
===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= max_ff_n40C_1v95 Corner ===================================

Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028687    0.148959    5.812126 2364.850830 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148959    0.000000 2364.850830 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008561    0.054188    1.994067 2366.844971 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.054188    0.000000 2366.844971 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009123    0.057012    2.073875 2368.918945 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.057012    0.000227 2368.919189 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.028703    0.149031    1.833996 2370.753174 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.149031    0.000000 2370.753174 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.015024    0.082917    1.928356 2372.681396 ^ cell0/SBwest_out[13] (fpgacell)
                                                         net208 (net)
                      0.082917    0.000455 2372.681885 ^ output208/A (sky130_fd_sc_hd__buf_2)
     1    0.034098    0.127273    0.149839 2372.831787 ^ output208/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[13] (net)
                      0.127302    0.001592 2372.833252 ^ io_west_out[13] (out)
                                           2372.833252   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.833252   data arrival time
---------------------------------------------------------------------------------------------
                                           5626.916504   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028687    0.148959    5.812126 2364.850830 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148959    0.000000 2364.850830 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008561    0.054188    1.994067 2366.844971 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.054188    0.000000 2366.844971 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009123    0.057012    2.073875 2368.918945 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.057012    0.000227 2368.919189 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.028703    0.149031    1.833996 2370.753174 ^ cell1/SBwest_out[13] (fpgacell)
                                                         bus1_0[13] (net)
                      0.149031    0.000000 2370.753174 ^ cell0/CBeast_in[13] (fpgacell)
     1    0.006218    0.045401    1.819444 2372.572510 ^ cell0/SBsouth_out[13] (fpgacell)
                                                         net180 (net)
                      0.045401    0.000227 2372.572754 ^ output180/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128861    0.141426 2372.714111 ^ output180/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[13] (net)
                      0.128890    0.001592 2372.715820 ^ io_south_out[13] (out)
                                           2372.715820   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.715820   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.034180   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015056    0.086435    5.829634 2364.868408 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.086435    0.000000 2364.868408 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007456    0.048765    1.910621 2366.779053 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048765    0.000000 2366.779053 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.054123    0.263446    1.615263 2368.394287 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.263447    0.001137 2368.395508 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.015085    0.086567    2.166871 2370.562256 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.086567    0.000000 2370.562256 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.011747    0.068441    1.699618 2372.261963 ^ cell0/SBwest_out[4] (fpgacell)
                                                         net226 (net)
                      0.068441    0.000227 2372.262207 ^ output226/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.127591    0.146656 2372.408691 ^ output226/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[4] (net)
                      0.127624    0.001592 2372.410400 ^ io_west_out[4] (out)
                                           2372.410400   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.410400   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.339355   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023423    0.117569    6.525625 2362.949463 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.117569    0.000455 2362.949951 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031356    0.161523    1.923809 2364.873535 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.161523    0.000000 2364.873535 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011656    0.067440    1.926310 2366.800049 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.067440    0.000000 2366.800049 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009723    0.058108    1.551143 2368.351074 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.058108    0.000227 2368.351318 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.031385    0.161653    1.911076 2370.262451 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.161653    0.000000 2370.262451 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.011089    0.068159    1.824674 2372.087158 ^ cell0/SBwest_out[12] (fpgacell)
                                                         net207 (net)
                      0.068159    0.000455 2372.087646 ^ output207/A (sky130_fd_sc_hd__buf_2)
     1    0.033967    0.127183    0.145974 2372.233398 ^ output207/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[12] (net)
                      0.127212    0.001592 2372.235107 ^ io_west_out[12] (out)
                                           2372.235107   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.235107   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.515137   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015056    0.086435    5.829634 2364.868408 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.086435    0.000000 2364.868408 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007456    0.048765    1.910621 2366.779053 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048765    0.000000 2366.779053 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.054123    0.263446    1.615263 2368.394287 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.263447    0.001137 2368.395508 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.015085    0.086567    2.166871 2370.562256 ^ cell1/SBwest_out[4] (fpgacell)
                                                         bus1_0[4] (net)
                      0.086567    0.000000 2370.562256 ^ cell0/CBeast_in[4] (fpgacell)
     1    0.006338    0.041460    1.456556 2372.018799 ^ cell0/SBsouth_out[4] (fpgacell)
                                                         net198 (net)
                      0.041460    0.000227 2372.019043 ^ output198/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.128615    0.140062 2372.159180 ^ output198/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[4] (net)
                      0.128644    0.001592 2372.160645 ^ io_south_out[4] (out)
                                           2372.160645   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.160645   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.589355   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014256    0.088368    5.885795 2364.924561 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.088368    0.000000 2364.924561 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009456    0.057520    1.749640 2366.674316 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.057520    0.000000 2366.674316 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.032262    0.162071    1.558874 2368.233154 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.162071    0.000682 2368.233887 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.014285    0.088494    2.027719 2370.261475 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.088494    0.000000 2370.261475 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.009663    0.066367    1.738954 2372.000488 ^ cell0/SBwest_out[5] (fpgacell)
                                                         net227 (net)
                      0.066367    0.000227 2372.000732 ^ output227/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.127592    0.146201 2372.146973 ^ output227/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[5] (net)
                      0.127625    0.001592 2372.148438 ^ io_west_out[5] (out)
                                           2372.148438   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.148438   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.601562   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028687    0.148959    5.812126 2364.850830 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148959    0.000000 2364.850830 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008561    0.054188    1.994067 2366.844971 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.054188    0.000000 2366.844971 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009123    0.057012    2.073875 2368.918945 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.057012    0.000227 2368.919189 ^ cell1/CBnorth_in[13] (fpgacell)
     3    0.209029    1.003971    2.483603 2371.402588 ^ cell1/CBeast_out[13] (fpgacell)
                                                         net124 (net)
                      1.006647    0.045247 2371.447998 ^ output124/A (sky130_fd_sc_hd__buf_2)
     1    0.199011    0.722692    0.505452 2371.953369 ^ output124/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[13] (net)
                      0.754394    0.118916 2372.072266 ^ io_east_out[13] (out)
                                           2372.072266   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.072266   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.677734   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023423    0.117569    6.525625 2362.949463 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.117569    0.000455 2362.949951 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031356    0.161523    1.923809 2364.873535 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.161523    0.000000 2364.873535 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011656    0.067440    1.926310 2366.800049 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.067440    0.000000 2366.800049 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009723    0.058108    1.551143 2368.351074 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.058108    0.000227 2368.351318 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.031385    0.161653    1.911076 2370.262451 ^ cell1/SBwest_out[12] (fpgacell)
                                                         bus1_0[12] (net)
                      0.161653    0.000000 2370.262451 ^ cell0/CBeast_in[12] (fpgacell)
     1    0.006665    0.045409    1.604803 2371.867188 ^ cell0/SBsouth_out[12] (fpgacell)
                                                         net179 (net)
                      0.045409    0.000227 2371.867432 ^ output179/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128861    0.141426 2372.008789 ^ output179/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[12] (net)
                      0.128890    0.001592 2372.010498 ^ io_south_out[12] (out)
                                           2372.010498   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2372.010498   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.739746   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013962    0.074344    6.643404 2363.067139 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.074344    0.000227 2363.067383 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015656    0.088133    1.550916 2364.618408 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088133    0.000000 2364.618408 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006156    0.042795    1.715080 2366.333496 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042795    0.000000 2366.333496 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030123    0.151340    1.884700 2368.218018 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.151340    0.000455 2368.218506 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015693    0.088299    1.993840 2370.212402 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.088299    0.000000 2370.212402 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.009976    0.060060    1.606850 2371.819336 ^ cell0/SBwest_out[6] (fpgacell)
                                                         net228 (net)
                      0.060060    0.000455 2371.819580 ^ output228/A (sky130_fd_sc_hd__buf_2)
     1    0.034116    0.127334    0.144382 2371.964111 ^ output228/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[6] (net)
                      0.127367    0.001592 2371.965576 ^ io_west_out[6] (out)
                                           2371.965576   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.965576   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.784180   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014256    0.088368    5.885795 2364.924561 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.088368    0.000000 2364.924561 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009456    0.057520    1.749640 2366.674316 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.057520    0.000000 2366.674316 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.032262    0.162071    1.558874 2368.233154 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.162071    0.000682 2368.233887 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.014285    0.088494    2.027719 2370.261475 ^ cell1/SBwest_out[5] (fpgacell)
                                                         bus1_0[5] (net)
                      0.088494    0.000000 2370.261475 ^ cell0/CBeast_in[5] (fpgacell)
     1    0.006465    0.048422    1.492481 2371.753906 ^ cell0/SBsouth_out[5] (fpgacell)
                                                         net199 (net)
                      0.048422    0.000227 2371.754150 ^ output199/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128848    0.142336 2371.896484 ^ output199/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[5] (net)
                      0.128878    0.001592 2371.898193 ^ io_south_out[5] (out)
                                           2371.898193   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.898193   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.852051   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013962    0.074344    6.643404 2363.067139 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.074344    0.000227 2363.067383 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015656    0.088133    1.550916 2364.618408 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088133    0.000000 2364.618408 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006156    0.042795    1.715080 2366.333496 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042795    0.000000 2366.333496 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030123    0.151340    1.884700 2368.218018 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.151340    0.000455 2368.218506 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.015693    0.088299    1.993840 2370.212402 ^ cell1/SBwest_out[6] (fpgacell)
                                                         bus1_0[6] (net)
                      0.088299    0.000000 2370.212402 ^ cell0/CBeast_in[6] (fpgacell)
     1    0.007118    0.047102    1.507715 2371.720215 ^ cell0/SBsouth_out[6] (fpgacell)
                                                         net200 (net)
                      0.047102    0.000227 2371.720215 ^ output200/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128857    0.141881 2371.862305 ^ output200/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[6] (net)
                      0.128886    0.001592 2371.863770 ^ io_south_out[6] (out)
                                           2371.863770   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.863770   data arrival time
---------------------------------------------------------------------------------------------
                                           5627.886230   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023423    0.117569    6.525625 2362.949463 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.117569    0.000455 2362.949951 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031356    0.161523    1.923809 2364.873535 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.161523    0.000000 2364.873535 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011656    0.067440    1.926310 2366.800049 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.067440    0.000000 2366.800049 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009723    0.058108    1.551143 2368.351074 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.058108    0.000227 2368.351318 ^ cell1/CBnorth_in[12] (fpgacell)
     3    0.118029    0.573089    2.257593 2370.608887 ^ cell1/CBeast_out[12] (fpgacell)
                                                         net123 (net)
                      0.582035    0.056161 2370.665039 ^ output123/A (sky130_fd_sc_hd__buf_2)
     1    0.158311    0.576139    0.426553 2371.091553 ^ output123/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[12] (net)
                      0.598328    0.089130 2371.180664 ^ io_east_out[12] (out)
                                           2371.180664   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2371.180664   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.569336   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015056    0.086435    5.829634 2364.868408 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.086435    0.000000 2364.868408 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007456    0.048765    1.910621 2366.779053 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048765    0.000000 2366.779053 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.054123    0.263446    1.615263 2368.394287 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.263447    0.001137 2368.395508 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.012899    0.069566    2.385150 2370.780518 ^ cell1/CBeast_out[4] (fpgacell)
                                                         net142 (net)
                      0.069566    0.000682 2370.781250 ^ output142/A (sky130_fd_sc_hd__buf_2)
     1    0.041426    0.153899    0.163027 2370.944336 ^ output142/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[4] (net)
                      0.154050    0.003865 2370.948242 ^ io_east_out[4] (out)
                                           2370.948242   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.948242   data arrival time
---------------------------------------------------------------------------------------------
                                           5628.801758   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028687    0.148959    5.812126 2364.850830 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148959    0.000000 2364.850830 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008561    0.054188    1.994067 2366.844971 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.054188    0.000000 2366.844971 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.009123    0.057012    2.073875 2368.918945 ^ cell3/SBsouth_out[13] (fpgacell)
                                                         bus3_1[13] (net)
                      0.057012    0.000227 2368.919189 ^ cell1/CBnorth_in[13] (fpgacell)
     1    0.006116    0.045018    1.678927 2370.597900 ^ cell1/SBsouth_out[13] (fpgacell)
                                                         net195 (net)
                      0.045018    0.000227 2370.598145 ^ output195/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128861    0.141199 2370.739502 ^ output195/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[29] (net)
                      0.128891    0.001592 2370.740967 ^ io_south_out[29] (out)
                                           2370.740967   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.740967   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.009277   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013962    0.074344    6.643404 2363.067139 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.074344    0.000227 2363.067383 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015656    0.088133    1.550916 2364.618408 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088133    0.000000 2364.618408 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006156    0.042795    1.715080 2366.333496 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042795    0.000000 2366.333496 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030123    0.151340    1.884700 2368.218018 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.151340    0.000455 2368.218506 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.014119    0.075065    2.109573 2370.328125 ^ cell1/CBeast_out[6] (fpgacell)
                                                         net144 (net)
                      0.075065    0.000909 2370.329102 ^ output144/A (sky130_fd_sc_hd__buf_2)
     1    0.045546    0.168697    0.173713 2370.502686 ^ output144/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[6] (net)
                      0.168909    0.005002 2370.507812 ^ io_east_out[6] (out)
                                           2370.507812   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.507812   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.242188   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014256    0.088368    5.885795 2364.924561 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.088368    0.000000 2364.924561 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009456    0.057520    1.749640 2366.674316 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.057520    0.000000 2366.674316 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.032262    0.162071    1.558874 2368.233154 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.162071    0.000682 2368.233887 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.016347    0.085130    2.044089 2370.277832 ^ cell1/CBeast_out[5] (fpgacell)
                                                         net143 (net)
                      0.085130    0.000682 2370.278564 ^ output143/A (sky130_fd_sc_hd__buf_2)
     1    0.044784    0.165917    0.174396 2370.452881 ^ output143/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[5] (net)
                      0.166105    0.004547 2370.457520 ^ io_east_out[5] (out)
                                           2370.457520   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.457520   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.292480   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015056    0.086435    5.829634 2364.868408 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.086435    0.000000 2364.868408 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007456    0.048765    1.910621 2366.779053 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048765    0.000000 2366.779053 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.054123    0.263446    1.615263 2368.394287 ^ cell3/SBsouth_out[4] (fpgacell)
                                                         bus3_1[4] (net)
                      0.263447    0.001137 2368.395508 ^ cell1/CBnorth_in[4] (fpgacell)
     1    0.006508    0.042171    1.912895 2370.308350 ^ cell1/SBsouth_out[4] (fpgacell)
                                                         net186 (net)
                      0.042171    0.000227 2370.308594 ^ output186/A (sky130_fd_sc_hd__buf_2)
     1    0.034445    0.128908    0.140290 2370.448730 ^ output186/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[20] (net)
                      0.128938    0.001592 2370.450439 ^ io_south_out[20] (out)
                                           2370.450439   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.450439   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.299316   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013962    0.074344    6.643404 2363.067139 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.074344    0.000227 2363.067383 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015656    0.088133    1.550916 2364.618408 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088133    0.000000 2364.618408 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006156    0.042795    1.715080 2366.333496 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042795    0.000000 2366.333496 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.030123    0.151340    1.884700 2368.218018 ^ cell3/SBsouth_out[6] (fpgacell)
                                                         bus3_1[6] (net)
                      0.151340    0.000455 2368.218506 ^ cell1/CBnorth_in[6] (fpgacell)
     1    0.007016    0.046691    1.874469 2370.093018 ^ cell1/SBsouth_out[6] (fpgacell)
                                                         net188 (net)
                      0.046691    0.000227 2370.093262 ^ output188/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128857    0.141654 2370.234863 ^ output188/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[22] (net)
                      0.128887    0.001592 2370.236572 ^ io_south_out[22] (out)
                                           2370.236572   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.236572   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.513672   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014256    0.088368    5.885795 2364.924561 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.088368    0.000000 2364.924561 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009456    0.057520    1.749640 2366.674316 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.057520    0.000000 2366.674316 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.032262    0.162071    1.558874 2368.233154 ^ cell3/SBsouth_out[5] (fpgacell)
                                                         bus3_1[5] (net)
                      0.162071    0.000682 2368.233887 ^ cell1/CBnorth_in[5] (fpgacell)
     1    0.006549    0.048729    1.763738 2369.997559 ^ cell1/SBsouth_out[5] (fpgacell)
                                                         net187 (net)
                      0.048729    0.000227 2369.997803 ^ output187/A (sky130_fd_sc_hd__buf_2)
     1    0.034446    0.128894    0.142336 2370.140137 ^ output187/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[21] (net)
                      0.128923    0.001592 2370.141602 ^ io_south_out[21] (out)
                                           2370.141602   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.141602   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.608887   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014885    0.082802    6.341907 2362.765625 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082802    0.000000 2362.765625 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012585    0.071551    1.805574 2364.571289 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.071551    0.000000 2364.571289 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008462    0.050391    1.857870 2366.429199 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.050391    0.000000 2366.429199 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014856    0.082667    1.515218 2367.944336 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.082667    0.000000 2367.944336 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.006854    0.043384    2.043635 2369.988037 ^ cell2/CBnorth_out[1] (fpgacell)
                                                         net157 (net)
                      0.043384    0.000227 2369.988281 ^ output157/A (sky130_fd_sc_hd__buf_2)
     1    0.034324    0.128477    0.140517 2370.128662 ^ output157/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[1] (net)
                      0.128507    0.001592 2370.130371 ^ io_north_out[1] (out)
                                           2370.130371   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.130371   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.619629   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023423    0.117569    6.525625 2362.949463 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.117569    0.000455 2362.949951 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031356    0.161523    1.923809 2364.873535 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.161523    0.000000 2364.873535 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011656    0.067440    1.926310 2366.800049 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.067440    0.000000 2366.800049 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.009723    0.058108    1.551143 2368.351074 ^ cell3/SBsouth_out[12] (fpgacell)
                                                         bus3_1[12] (net)
                      0.058108    0.000227 2368.351318 ^ cell1/CBnorth_in[12] (fpgacell)
     1    0.006707    0.045576    1.622993 2369.974365 ^ cell1/SBsouth_out[12] (fpgacell)
                                                         net194 (net)
                      0.045576    0.000227 2369.974609 ^ output194/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128860    0.141426 2370.115967 ^ output194/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[28] (net)
                      0.128889    0.001592 2370.117676 ^ io_south_out[28] (out)
                                           2370.117676   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.117676   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.632324   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028687    0.148959    5.812126 2364.850830 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148959    0.000000 2364.850830 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008561    0.054188    1.994067 2366.844971 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.054188    0.000000 2366.844971 ^ cell3/SBwest_in[13] (fpgacell)
     3    0.149656    0.721392    2.671868 2369.516846 ^ cell3/CBeast_out[13] (fpgacell)
                                                         net139 (net)
                      0.729619    0.059117 2369.575928 ^ output139/A (sky130_fd_sc_hd__buf_2)
     1    0.150279    0.546613    0.412683 2369.988525 ^ output139/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[29] (net)
                      0.566750    0.082764 2370.071289 ^ io_east_out[29] (out)
                                           2370.071289   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2370.071289   data arrival time
---------------------------------------------------------------------------------------------
                                           5629.678711   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014885    0.082802    6.341907 2362.765625 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082802    0.000000 2362.765625 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012585    0.071551    1.805574 2364.571289 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.071551    0.000000 2364.571289 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008462    0.050391    1.857870 2366.429199 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.050391    0.000000 2366.429199 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.014856    0.082667    1.515218 2367.944336 ^ cell3/SBwest_out[1] (fpgacell)
                                                         bus3_2[1] (net)
                      0.082667    0.000000 2367.944336 ^ cell2/CBeast_in[1] (fpgacell)
     1    0.010676    0.060759    1.551598 2369.495850 ^ cell2/SBwest_out[1] (fpgacell)
                                                         net210 (net)
                      0.060759    0.000455 2369.496338 ^ output210/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.127593    0.144837 2369.641113 ^ output210/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[17] (net)
                      0.127626    0.001592 2369.642822 ^ io_west_out[17] (out)
                                           2369.642822   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.642822   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.106934   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023423    0.117569    6.525625 2362.949463 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.117569    0.000455 2362.949951 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031356    0.161523    1.923809 2364.873535 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.161523    0.000000 2364.873535 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011656    0.067440    1.926310 2366.800049 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.067440    0.000000 2366.800049 ^ cell3/SBwest_in[12] (fpgacell)
     3    0.130605    0.631466    2.221441 2369.021484 ^ cell3/CBeast_out[12] (fpgacell)
                                                         net138 (net)
                      0.638630    0.052296 2369.073730 ^ output138/A (sky130_fd_sc_hd__buf_2)
     1    0.159044    0.574029    0.473847 2369.547607 ^ output138/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[28] (net)
                      0.576052    0.027967 2369.575439 ^ io_east_out[28] (out)
                                           2369.575439   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.575439   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.174316   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015056    0.086435    5.829634 2364.868408 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.086435    0.000000 2364.868408 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007456    0.048765    1.910621 2366.779053 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048765    0.000000 2366.779053 ^ cell3/SBwest_in[4] (fpgacell)
     3    0.119195    0.575310    2.260094 2369.039062 ^ cell3/CBeast_out[4] (fpgacell)
                                                         net130 (net)
                      0.579683    0.037744 2369.076904 ^ output130/A (sky130_fd_sc_hd__buf_2)
     1    0.139259    0.507774    0.388809 2369.465576 ^ output130/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[20] (net)
                      0.523845    0.071623 2369.537354 ^ io_east_out[20] (out)
                                           2369.537354   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.537354   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.212402   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014256    0.088368    5.885795 2364.924561 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.088368    0.000000 2364.924561 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009456    0.057520    1.749640 2366.674316 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.057520    0.000000 2366.674316 ^ cell3/SBwest_in[5] (fpgacell)
     3    0.171652    0.817617    2.250545 2368.924805 ^ cell3/CBeast_out[5] (fpgacell)
                                                         net131 (net)
                      0.818065    0.017735 2368.942383 ^ output131/A (sky130_fd_sc_hd__buf_2)
     1    0.140670    0.513092    0.389719 2369.332275 ^ output131/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[21] (net)
                      0.528303    0.070031 2369.402344 ^ io_east_out[21] (out)
                                           2369.402344   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.402344   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.348145   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013962    0.074344    6.643404 2363.067139 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.074344    0.000227 2363.067383 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015656    0.088133    1.550916 2364.618408 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088133    0.000000 2364.618408 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006156    0.042795    1.715080 2366.333496 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042795    0.000000 2366.333496 ^ cell3/SBwest_in[6] (fpgacell)
     3    0.167997    0.803796    2.543629 2368.876953 ^ cell3/CBeast_out[6] (fpgacell)
                                                         net132 (net)
                      0.804004    0.012506 2368.889404 ^ output132/A (sky130_fd_sc_hd__buf_2)
     1    0.130563    0.475228    0.373348 2369.262939 ^ output132/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[22] (net)
                      0.488579    0.063210 2369.326172 ^ io_east_out[22] (out)
                                           2369.326172   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.326172   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.423828   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014885    0.082802    6.341907 2362.765625 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082802    0.000000 2362.765625 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012585    0.071551    1.805574 2364.571289 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.071551    0.000000 2364.571289 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008462    0.050391    1.857870 2366.429199 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.050391    0.000000 2366.429199 ^ cell3/SBsouth_in[1] (fpgacell)
     3    0.174689    0.837685    2.273737 2368.702881 ^ cell3/CBeast_out[1] (fpgacell)
                                                         net126 (net)
                      0.838547    0.024329 2368.727295 ^ output126/A (sky130_fd_sc_hd__buf_2)
     1    0.102326    0.374060    0.315822 2369.042969 ^ output126/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[17] (net)
                      0.382566    0.045020 2369.088135 ^ io_east_out[17] (out)
                                           2369.088135   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.088135   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.661621   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028687    0.148959    5.812126 2364.850830 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148959    0.000000 2364.850830 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008561    0.054188    1.994067 2366.844971 ^ cell2/CBeast_out[13] (fpgacell)
                                                         bus2_3[13] (net)
                      0.054188    0.000000 2366.844971 ^ cell3/SBwest_in[13] (fpgacell)
     1    0.008536    0.050796    2.014986 2368.859863 ^ cell3/CBnorth_out[13] (fpgacell)
                                                         net167 (net)
                      0.050796    0.000227 2368.860107 ^ output167/A (sky130_fd_sc_hd__buf_2)
     1    0.039018    0.145267    0.153477 2369.013672 ^ output167/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[29] (net)
                      0.145341    0.002728 2369.016357 ^ io_north_out[29] (out)
                                           2369.016357   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.016357   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.733887   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023423    0.117569    6.525625 2362.949463 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.117569    0.000455 2362.949951 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031356    0.161523    1.923809 2364.873535 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.161523    0.000000 2364.873535 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.011656    0.067440    1.926310 2366.800049 ^ cell2/CBeast_out[12] (fpgacell)
                                                         bus2_3[12] (net)
                      0.067440    0.000000 2366.800049 ^ cell3/SBwest_in[12] (fpgacell)
     1    0.012023    0.065797    2.050683 2368.850586 ^ cell3/CBnorth_out[12] (fpgacell)
                                                         net166 (net)
                      0.065797    0.000455 2368.851074 ^ output166/A (sky130_fd_sc_hd__buf_2)
     1    0.037588    0.140120    0.153705 2369.004883 ^ output166/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[28] (net)
                      0.140181    0.002501 2369.007324 ^ io_north_out[28] (out)
                                           2369.007324   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2369.007324   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.742676   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013962    0.074344    6.643404 2363.067139 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.074344    0.000227 2363.067383 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015656    0.088133    1.550916 2364.618408 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088133    0.000000 2364.618408 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.006156    0.042795    1.715080 2366.333496 ^ cell2/CBeast_out[6] (fpgacell)
                                                         bus2_3[6] (net)
                      0.042795    0.000000 2366.333496 ^ cell3/SBwest_in[6] (fpgacell)
     1    0.008968    0.052508    2.501565 2368.834961 ^ cell3/CBnorth_out[6] (fpgacell)
                                                         net160 (net)
                      0.052508    0.000227 2368.835205 ^ output160/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128567    0.143245 2368.978516 ^ output160/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[22] (net)
                      0.128597    0.001592 2368.979980 ^ io_north_out[22] (out)
                                           2368.979980   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.979980   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.770020   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014256    0.088368    5.885795 2364.924561 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.088368    0.000000 2364.924561 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009456    0.057520    1.749640 2366.674316 ^ cell2/CBeast_out[5] (fpgacell)
                                                         bus2_3[5] (net)
                      0.057520    0.000000 2366.674316 ^ cell3/SBwest_in[5] (fpgacell)
     1    0.009146    0.053307    2.027036 2368.701172 ^ cell3/CBnorth_out[5] (fpgacell)
                                                         net159 (net)
                      0.053307    0.000227 2368.701416 ^ output159/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.128424    0.143473 2368.844971 ^ output159/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[21] (net)
                      0.128454    0.001592 2368.846436 ^ io_north_out[21] (out)
                                           2368.846436   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.846436   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.903809   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015056    0.086435    5.829634 2364.868408 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.086435    0.000000 2364.868408 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.007456    0.048765    1.910621 2366.779053 ^ cell2/CBeast_out[4] (fpgacell)
                                                         bus2_3[4] (net)
                      0.048765    0.000000 2366.779053 ^ cell3/SBwest_in[4] (fpgacell)
     1    0.008625    0.051000    1.874241 2368.653320 ^ cell3/CBnorth_out[4] (fpgacell)
                                                         net158 (net)
                      0.051000    0.000227 2368.653564 ^ output158/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128571    0.142791 2368.796387 ^ output158/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[20] (net)
                      0.128601    0.001592 2368.797852 ^ io_north_out[20] (out)
                                           2368.797852   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.797852   data arrival time
---------------------------------------------------------------------------------------------
                                           5630.952148   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014885    0.082802    6.341907 2362.765625 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082802    0.000000 2362.765625 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012585    0.071551    1.805574 2364.571289 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.071551    0.000000 2364.571289 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.008462    0.050391    1.857870 2366.429199 ^ cell1/CBnorth_out[1] (fpgacell)
                                                         bus1_3[1] (net)
                      0.050391    0.000000 2366.429199 ^ cell3/SBsouth_in[1] (fpgacell)
     1    0.007113    0.044480    1.993612 2368.422607 ^ cell3/CBnorth_out[1] (fpgacell)
                                                         net154 (net)
                      0.044480    0.000227 2368.422852 ^ output154/A (sky130_fd_sc_hd__buf_2)
     1    0.034430    0.128855    0.140972 2368.563965 ^ output154/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[17] (net)
                      0.128886    0.001592 2368.565430 ^ io_north_out[17] (out)
                                           2368.565430   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2368.565430   data arrival time
---------------------------------------------------------------------------------------------
                                           5631.184570   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[12] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023423    0.117569    6.525625 2362.949463 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.117569    0.000455 2362.949951 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031356    0.161523    1.923809 2364.873535 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.161523    0.000000 2364.873535 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.009499    0.054915    2.106617 2366.980225 ^ cell2/CBnorth_out[12] (fpgacell)
                                                         net151 (net)
                      0.054915    0.000227 2366.980469 ^ output151/A (sky130_fd_sc_hd__buf_2)
     1    0.034732    0.129901    0.144837 2367.125244 ^ output151/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[12] (net)
                      0.129931    0.001592 2367.126953 ^ io_north_out[12] (out)
                                           2367.126953   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.126953   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.623047   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[5] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014256    0.088368    5.885795 2364.924561 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.088368    0.000000 2364.924561 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009121    0.053197    2.048409 2366.972900 ^ cell2/CBnorth_out[5] (fpgacell)
                                                         net171 (net)
                      0.053197    0.000227 2366.973145 ^ output171/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.128424    0.143473 2367.116699 ^ output171/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[5] (net)
                      0.128454    0.001592 2367.118164 ^ io_north_out[5] (out)
                                           2367.118164   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2367.118164   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.631836   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[6] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013962    0.074344    6.643404 2363.067139 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.074344    0.000227 2363.067383 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015656    0.088133    1.550916 2364.618408 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088133    0.000000 2364.618408 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008979    0.052573    2.202342 2366.820557 ^ cell2/CBnorth_out[6] (fpgacell)
                                                         net172 (net)
                      0.052573    0.000227 2366.820801 ^ output172/A (sky130_fd_sc_hd__buf_2)
     1    0.034391    0.128692    0.143473 2366.964355 ^ output172/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[6] (net)
                      0.128722    0.001592 2366.965820 ^ io_north_out[6] (out)
                                           2366.965820   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.965820   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.784180   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[29] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028687    0.148959    5.812126 2364.850830 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148959    0.000000 2364.850830 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.013027    0.074198    1.921990 2366.772949 ^ cell2/SBwest_out[13] (fpgacell)
                                                         net223 (net)
                      0.074198    0.000227 2366.773193 ^ output223/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128186    0.148475 2366.921631 ^ output223/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[29] (net)
                      0.128217    0.001592 2366.923096 ^ io_west_out[29] (out)
                                           2366.923096   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.923096   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.826660   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[4] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015056    0.086435    5.829634 2364.868408 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.086435    0.000000 2364.868408 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.008568    0.050751    1.874241 2366.742676 ^ cell2/CBnorth_out[4] (fpgacell)
                                                         net170 (net)
                      0.050751    0.000227 2366.742920 ^ output170/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128571    0.142791 2366.885742 ^ output170/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[4] (net)
                      0.128601    0.001592 2366.887207 ^ io_north_out[4] (out)
                                           2366.887207   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.887207   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.862793   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[28] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.023423    0.117569    6.525625 2362.949463 ^ cell1/CBnorth_out[12] (fpgacell)
                                                         bus1_3[12] (net)
                      0.117569    0.000455 2362.949951 ^ cell3/SBsouth_in[12] (fpgacell)
     1    0.031356    0.161523    1.923809 2364.873535 ^ cell3/SBwest_out[12] (fpgacell)
                                                         bus3_2[12] (net)
                      0.161523    0.000000 2364.873535 ^ cell2/CBeast_in[12] (fpgacell)
     1    0.010339    0.065118    1.821945 2366.695557 ^ cell2/SBwest_out[12] (fpgacell)
                                                         net222 (net)
                      0.065118    0.000227 2366.695801 ^ output222/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.127592    0.145747 2366.841553 ^ output222/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[28] (net)
                      0.127625    0.001592 2366.843262 ^ io_west_out[28] (out)
                                           2366.843262   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.843262   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.906738   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[21] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.014256    0.088368    5.885795 2364.924561 ^ cell3/SBwest_out[5] (fpgacell)
                                                         bus3_2[5] (net)
                      0.088368    0.000000 2364.924561 ^ cell2/CBeast_in[5] (fpgacell)
     1    0.009248    0.064804    1.737362 2366.661865 ^ cell2/SBwest_out[5] (fpgacell)
                                                         net215 (net)
                      0.064804    0.000227 2366.662109 ^ output215/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.127592    0.145747 2366.807861 ^ output215/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[21] (net)
                      0.127625    0.001592 2366.809570 ^ io_west_out[21] (out)
                                           2366.809570   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.809570   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.940430   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[13] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.028687    0.148959    5.812126 2364.850830 ^ cell3/SBwest_out[13] (fpgacell)
                                                         bus3_2[13] (net)
                      0.148959    0.000000 2364.850830 ^ cell2/CBeast_in[13] (fpgacell)
     1    0.008527    0.050749    1.771241 2366.622070 ^ cell2/CBnorth_out[13] (fpgacell)
                                                         net152 (net)
                      0.050749    0.000227 2366.622314 ^ output152/A (sky130_fd_sc_hd__buf_2)
     1    0.034372    0.128627    0.142791 2366.765137 ^ output152/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[13] (net)
                      0.128657    0.001592 2366.766846 ^ io_north_out[13] (out)
                                           2366.766846   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.766846   data arrival time
---------------------------------------------------------------------------------------------
                                           5632.983398   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[20] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015056    0.086435    5.829634 2364.868408 ^ cell3/SBwest_out[4] (fpgacell)
                                                         bus3_2[4] (net)
                      0.086435    0.000000 2364.868408 ^ cell2/CBeast_in[4] (fpgacell)
     1    0.011250    0.066481    1.697799 2366.566162 ^ cell2/SBwest_out[4] (fpgacell)
                                                         net214 (net)
                      0.066481    0.000227 2366.566406 ^ output214/A (sky130_fd_sc_hd__buf_2)
     1    0.034347    0.128149    0.146429 2366.712891 ^ output214/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[20] (net)
                      0.128185    0.001819 2366.714600 ^ io_west_out[20] (out)
                                           2366.714600   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.714600   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.035645   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[22] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013962    0.074344    6.643404 2363.067139 ^ cell1/CBnorth_out[6] (fpgacell)
                                                         bus1_3[6] (net)
                      0.074344    0.000227 2363.067383 ^ cell3/SBsouth_in[6] (fpgacell)
     1    0.015656    0.088133    1.550916 2364.618408 ^ cell3/SBwest_out[6] (fpgacell)
                                                         bus3_2[6] (net)
                      0.088133    0.000000 2364.618408 ^ cell2/CBeast_in[6] (fpgacell)
     1    0.008889    0.055561    1.602757 2366.220947 ^ cell2/SBwest_out[6] (fpgacell)
                                                         net216 (net)
                      0.055561    0.000227 2366.221191 ^ output216/A (sky130_fd_sc_hd__buf_2)
     1    0.034208    0.128050    0.143700 2366.364990 ^ output216/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[22] (net)
                      0.128083    0.001592 2366.366699 ^ io_west_out[22] (out)
                                           2366.366699   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.366699   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.383301   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014885    0.082802    6.341907 2362.765625 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082802    0.000000 2362.765625 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012585    0.071551    1.805574 2364.571289 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.071551    0.000000 2364.571289 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.013792    0.073583    1.617991 2366.189209 ^ cell1/CBeast_out[1] (fpgacell)
                                                         net129 (net)
                      0.073583    0.000455 2366.189697 ^ output129/A (sky130_fd_sc_hd__buf_2)
     1    0.040765    0.151455    0.162800 2366.352539 ^ output129/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[1] (net)
                      0.151555    0.003183 2366.355713 ^ io_east_out[1] (out)
                                           2366.355713   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.355713   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.394531   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     3    0.166858    0.801636    6.552909 2365.591797 ^ cell3/CBeast_out[8] (fpgacell)
                                                         net134 (net)
                      0.804443    0.040700 2365.632324 ^ output134/A (sky130_fd_sc_hd__buf_2)
     1    0.155206    0.560499    0.460659 2366.093018 ^ output134/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[24] (net)
                      0.562243    0.025693 2366.118652 ^ io_east_out[24] (out)
                                           2366.118652   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.118652   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.631348   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     3    0.205623    0.984297    6.528126 2365.566895 ^ cell3/CBeast_out[9] (fpgacell)
                                                         net135 (net)
                      0.984650    0.017963 2365.584961 ^ output135/A (sky130_fd_sc_hd__buf_2)
     1    0.151954    0.553689    0.408136 2365.992920 ^ output135/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[25] (net)
                      0.571605    0.078899 2366.072021 ^ io_east_out[25] (out)
                                           2366.072021   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.072021   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.678223   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     3    0.119781    0.579110    6.490609 2365.529297 ^ cell3/CBeast_out[10] (fpgacell)
                                                         net136 (net)
                      0.585373    0.046612 2365.575928 ^ output136/A (sky130_fd_sc_hd__buf_2)
     1    0.150358    0.542874    0.453156 2366.029053 ^ output136/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[26] (net)
                      0.544491    0.024329 2366.053467 ^ io_east_out[26] (out)
                                           2366.053467   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.053467   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.696777   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     3    0.159487    0.769054    6.515165 2365.553955 ^ cell3/CBeast_out[11] (fpgacell)
                                                         net137 (net)
                      0.771983    0.041155 2365.595215 ^ output137/A (sky130_fd_sc_hd__buf_2)
     1    0.138231    0.503868    0.386308 2365.981445 ^ output137/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[27] (net)
                      0.520413    0.072305 2366.053711 ^ io_east_out[27] (out)
                                           2366.053711   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2366.053711   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.696289   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[17] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014885    0.082802    6.341907 2362.765625 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082802    0.000000 2362.765625 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.012585    0.071551    1.805574 2364.571289 ^ cell0/CBeast_out[1] (fpgacell)
                                                         bus0_1[1] (net)
                      0.071551    0.000000 2364.571289 ^ cell1/SBwest_in[1] (fpgacell)
     1    0.006716    0.043070    1.284661 2365.855957 ^ cell1/SBsouth_out[1] (fpgacell)
                                                         net182 (net)
                      0.043070    0.000227 2365.856201 ^ output182/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.128611    0.140517 2365.996582 ^ output182/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[17] (net)
                      0.128640    0.001592 2365.998291 ^ io_south_out[17] (out)
                                           2365.998291   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.998291   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.751953   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     3    0.188797    0.897671    6.446726 2365.485596 ^ cell3/CBeast_out[2] (fpgacell)
                                                         net127 (net)
                      0.898023    0.017053 2365.502441 ^ output127/A (sky130_fd_sc_hd__buf_2)
     1    0.099947    0.365869    0.308319 2365.810791 ^ output127/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[18] (net)
                      0.374580    0.045020 2365.855957 ^ io_east_out[18] (out)
                                           2365.855957   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.855957   data arrival time
---------------------------------------------------------------------------------------------
                                           5633.894043   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.010346    0.058752    6.092933 2365.131836 ^ cell3/CBnorth_out[10] (fpgacell)
                                                         net164 (net)
                      0.058752    0.000227 2365.131836 ^ output164/A (sky130_fd_sc_hd__buf_2)
     1    0.034430    0.128827    0.144837 2365.276855 ^ output164/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[26] (net)
                      0.128858    0.001592 2365.278320 ^ io_north_out[26] (out)
                                           2365.278320   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.278320   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.471680   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.009913    0.057680    6.083156 2365.121826 ^ cell3/CBnorth_out[8] (fpgacell)
                                                         net162 (net)
                      0.057680    0.000227 2365.122070 ^ output162/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128564    0.144610 2365.266846 ^ output162/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[24] (net)
                      0.128594    0.001592 2365.268311 ^ io_north_out[24] (out)
                                           2365.268311   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.268311   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.481934   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.015325    0.080399    6.047913 2365.086670 ^ cell3/CBnorth_out[11] (fpgacell)
                                                         net165 (net)
                      0.080399    0.000227 2365.086914 ^ output165/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128184    0.149839 2365.236816 ^ output165/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[27] (net)
                      0.128215    0.001592 2365.238281 ^ io_north_out[27] (out)
                                           2365.238281   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.238281   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.511719   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.012373    0.067230    6.038590 2365.077393 ^ cell3/CBnorth_out[9] (fpgacell)
                                                         net163 (net)
                      0.067230    0.000227 2365.077637 ^ output163/A (sky130_fd_sc_hd__buf_2)
     1    0.034481    0.129005    0.147111 2365.224609 ^ output163/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[25] (net)
                      0.129035    0.001592 2365.226318 ^ io_north_out[25] (out)
                                           2365.226318   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.226318   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.523438   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     3    0.165296    0.794601    5.744369 2364.783203 ^ cell3/CBeast_out[0] (fpgacell)
                                                         net125 (net)
                      0.799048    0.047521 2364.830566 ^ output125/A (sky130_fd_sc_hd__buf_2)
     1    0.104469    0.381803    0.325599 2365.156250 ^ output125/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[16] (net)
                      0.388716    0.041155 2365.197510 ^ io_east_out[16] (out)
                                           2365.197510   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.197510   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.552734   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.102770    7.366907 2356.264404 ^ cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.102770    0.000455 2356.264893 ^ cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.101117    2.392653 2358.657471 ^ cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.101117    0.000227 2358.657715 ^ cell3/SBsouth_in[7] (fpgacell)
     1    0.010265    0.039174    6.286882 2364.944580 v cell3/CBnorth_out[2] (fpgacell)
                                                         net155 (net)
                      0.039174    0.000227 2364.944824 v output155/A (sky130_fd_sc_hd__buf_2)
     1    0.034363    0.062927    0.120281 2365.065186 v output155/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[18] (net)
                      0.062979    0.001592 2365.066650 v io_north_out[18] (out)
                                           2365.066650   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2365.066650   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.683594   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     3    0.202733    0.969681    5.479251 2364.518066 ^ cell3/CBeast_out[3] (fpgacell)
                                                         net128 (net)
                      0.969915    0.014325 2364.532471 ^ output128/A (sky130_fd_sc_hd__buf_2)
     1    0.119985    0.437832    0.346518 2364.878906 ^ output128/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[19] (net)
                      0.449351    0.056389 2364.935303 ^ io_east_out[19] (out)
                                           2364.935303   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.935303   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.814453   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     3    0.108748    0.523338    5.363063 2364.401855 ^ cell3/CBeast_out[7] (fpgacell)
                                                         net133 (net)
                      0.525959    0.039336 2364.441162 ^ output133/A (sky130_fd_sc_hd__buf_2)
     1    0.142422    0.519065    0.395403 2364.836670 ^ output133/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[23] (net)
                      0.535150    0.072532 2364.909180 ^ io_east_out[23] (out)
                                           2364.909180   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.909180   data arrival time
---------------------------------------------------------------------------------------------
                                           5634.840820   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014885    0.082802    6.341907 2362.765625 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082802    0.000000 2362.765625 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.010385    0.059493    1.550689 2364.316406 ^ cell0/SBwest_out[1] (fpgacell)
                                                         net213 (net)
                      0.059493    0.000227 2364.316650 ^ output213/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.127978    0.144382 2364.460938 ^ output213/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[1] (net)
                      0.128011    0.001592 2364.462646 ^ io_west_out[1] (out)
                                           2364.462646   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.462646   data arrival time
---------------------------------------------------------------------------------------------
                                           5635.287598   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[1] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.014885    0.082802    6.341907 2362.765625 ^ cell1/SBwest_out[1] (fpgacell)
                                                         bus1_0[1] (net)
                      0.082802    0.000000 2362.765625 ^ cell0/CBeast_in[1] (fpgacell)
     1    0.006903    0.043858    1.476792 2364.242432 ^ cell0/SBsouth_out[1] (fpgacell)
                                                         net185 (net)
                      0.043858    0.000227 2364.242676 ^ output185/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.128609    0.140744 2364.383545 ^ output185/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[1] (net)
                      0.128638    0.001592 2364.385010 ^ io_south_out[1] (out)
                                           2364.385010   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2364.385010   data arrival time
---------------------------------------------------------------------------------------------
                                           5635.364746   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     3    0.021620    0.109585    6.789151 2363.212891 ^ cell1/CBeast_out[10] (fpgacell)
                                                         net121 (net)
                      0.109585    0.001364 2363.214355 ^ output121/A (sky130_fd_sc_hd__buf_2)
     1    0.047937    0.177310    0.185764 2363.400146 ^ output121/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[10] (net)
                      0.177781    0.007503 2363.407471 ^ io_east_out[10] (out)
                                           2363.407471   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.407471   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.342773   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     3    0.026750    0.132879    6.701385 2363.125244 ^ cell1/CBeast_out[11] (fpgacell)
                                                         net122 (net)
                      0.132879    0.000909 2363.125977 ^ output122/A (sky130_fd_sc_hd__buf_2)
     1    0.050768    0.187092    0.199179 2363.325195 ^ output122/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[11] (net)
                      0.187215    0.004093 2363.329346 ^ io_east_out[11] (out)
                                           2363.329346   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.329346   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.420898   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.013691    0.073572    6.662731 2363.086426 ^ cell1/CBeast_out[8] (fpgacell)
                                                         net146 (net)
                      0.073572    0.000909 2363.087402 ^ output146/A (sky130_fd_sc_hd__buf_2)
     1    0.047690    0.176459    0.178261 2363.265625 ^ output146/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[8] (net)
                      0.176726    0.005684 2363.271240 ^ io_east_out[8] (out)
                                           2363.271240   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.271240   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.479004   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019868    0.101539    6.519258 2362.943115 ^ cell1/CBeast_out[9] (fpgacell)
                                                         net147 (net)
                      0.101539    0.000682 2362.943604 ^ output147/A (sky130_fd_sc_hd__buf_2)
     1    0.046143    0.170817    0.180762 2363.124512 ^ output147/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[9] (net)
                      0.171094    0.005684 2363.130127 ^ io_east_out[9] (out)
                                           2363.130127   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.130127   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.620117   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.010970    0.063038    6.471282 2362.895020 ^ cell1/CBeast_out[2] (fpgacell)
                                                         net140 (net)
                      0.063038    0.000455 2362.895508 ^ output140/A (sky130_fd_sc_hd__buf_2)
     1    0.041193    0.153044    0.161208 2363.056641 ^ output140/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[2] (net)
                      0.153159    0.003411 2363.060059 ^ io_east_out[2] (out)
                                           2363.060059   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2363.060059   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.689941   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006916    0.047039    6.235041 2362.658691 ^ cell1/SBsouth_out[8] (fpgacell)
                                                         net190 (net)
                      0.047039    0.000227 2362.658936 ^ output190/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.128602    0.141654 2362.800781 ^ output190/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[24] (net)
                      0.128631    0.001592 2362.802246 ^ io_south_out[24] (out)
                                           2362.802246   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.802246   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.947754   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006408    0.042981    6.217533 2362.641357 ^ cell1/SBsouth_out[11] (fpgacell)
                                                         net193 (net)
                      0.042981    0.000227 2362.641602 ^ output193/A (sky130_fd_sc_hd__buf_2)
     1    0.034445    0.128907    0.140744 2362.782227 ^ output193/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[27] (net)
                      0.128936    0.001592 2362.783936 ^ io_south_out[27] (out)
                                           2362.783936   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.783936   data arrival time
---------------------------------------------------------------------------------------------
                                           5636.966309   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006467    0.042398    6.176834 2362.600586 ^ cell1/SBsouth_out[10] (fpgacell)
                                                         net192 (net)
                      0.042398    0.000227 2362.600830 ^ output192/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128867    0.140517 2362.741455 ^ output192/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[26] (net)
                      0.128897    0.001592 2362.742920 ^ io_south_out[26] (out)
                                           2362.742920   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.742920   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.007324   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006051    0.040716    6.064283 2362.488037 ^ cell1/SBsouth_out[9] (fpgacell)
                                                         net191 (net)
                      0.040716    0.000227 2362.488281 ^ output191/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128871    0.139835 2362.628174 ^ output191/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[25] (net)
                      0.128901    0.001592 2362.629639 ^ io_south_out[25] (out)
                                           2362.629639   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.629639   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.120117   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006951    0.043758    6.037681 2362.461426 ^ cell1/SBsouth_out[2] (fpgacell)
                                                         net183 (net)
                      0.043758    0.000227 2362.461670 ^ output183/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128864    0.140744 2362.602295 ^ output183/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[18] (net)
                      0.128894    0.001592 2362.604004 ^ io_south_out[18] (out)
                                           2362.604004   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.604004   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.145996   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.007935    0.050137    5.855555 2362.279297 ^ cell1/CBeast_out[0] (fpgacell)
                                                         net120 (net)
                      0.050137    0.000227 2362.279541 ^ output120/A (sky130_fd_sc_hd__buf_2)
     1    0.040562    0.150733    0.157343 2362.436768 ^ output120/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[0] (net)
                      0.150795    0.002501 2362.439453 ^ io_east_out[0] (out)
                                           2362.439453   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.439453   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.310547   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019795    0.100724    5.682978 2362.106689 ^ cell1/CBeast_out[7] (fpgacell)
                                                         net145 (net)
                      0.100724    0.001137 2362.107910 ^ output145/A (sky130_fd_sc_hd__buf_2)
     1    0.046223    0.171061    0.180989 2362.288818 ^ output145/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[7] (net)
                      0.171304    0.005230 2362.294189 ^ io_east_out[7] (out)
                                           2362.294189   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.294189   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.455566   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_east_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.016686    0.086694    5.468565 2361.892334 ^ cell1/CBeast_out[3] (fpgacell)
                                                         net141 (net)
                      0.086694    0.000455 2361.892822 ^ output141/A (sky130_fd_sc_hd__buf_2)
     1    0.042138    0.156345    0.168711 2362.061523 ^ output141/X (sky130_fd_sc_hd__buf_2)
                                                         io_east_out[3] (net)
                      0.156481    0.003865 2362.065430 ^ io_east_out[3] (out)
                                           2362.065430   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2362.065430   data arrival time
---------------------------------------------------------------------------------------------
                                           5637.685059   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.019823    0.057638    2.614797 2359.038574 v cell1/CBnorth_out[7] (fpgacell)
                                                         bus1_3[7] (net)
                      0.057638    0.000227 2359.038818 v cell3/SBsouth_in[7] (fpgacell)
     1    0.008876    0.035992    1.996341 2361.035156 v cell3/CBnorth_out[7] (fpgacell)
                                                         net161 (net)
                      0.035992    0.000227 2361.035400 v output161/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.062916    0.119144 2361.154541 v output161/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[23] (net)
                      0.062968    0.001592 2361.156006 v io_north_out[23] (out)
                                           2361.156006   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2361.156006   data arrival time
---------------------------------------------------------------------------------------------
                                           5638.594238   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.020123    0.058286    7.525842 2356.423340 v cell3/SBsouth_out[7] (fpgacell)
                                                         bus3_1[7] (net)
                      0.058286    0.000455 2356.423828 v cell1/CBnorth_in[7] (fpgacell)
     1    0.006259    0.030477    1.858325 2358.281982 v cell1/SBsouth_out[7] (fpgacell)
                                                         net189 (net)
                      0.030477    0.000227 2358.282227 v output189/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.063024    0.116870 2358.399170 v output189/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[23] (net)
                      0.063074    0.001592 2358.400879 v io_south_out[23] (out)
                                           2358.400879   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2358.400879   data arrival time
---------------------------------------------------------------------------------------------
                                           5641.349121   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.009987    0.038520    4.326012 2353.223389 v cell3/CBnorth_out[3] (fpgacell)
                                                         net156 (net)
                      0.038520    0.000227 2353.223633 v output156/A (sky130_fd_sc_hd__buf_2)
     1    0.034475    0.063093    0.120281 2353.343994 v output156/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[19] (net)
                      0.063146    0.001592 2353.345459 v io_north_out[19] (out)
                                           2353.345459   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2353.345459   data arrival time
---------------------------------------------------------------------------------------------
                                           5646.404297   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.012923    0.044005    7.769586 2348.897217 v cell1/CBnorth_out[3] (fpgacell)
                                                         bus1_3[3] (net)
                      0.044005    0.000227 2348.897461 v cell3/SBsouth_in[3] (fpgacell)
     1    0.011676    0.042270    4.197546 2353.094971 v cell3/CBnorth_out[0] (fpgacell)
                                                         net153 (net)
                      0.042270    0.000227 2353.095215 v output153/A (sky130_fd_sc_hd__buf_2)
     1    0.034472    0.063089    0.121645 2353.216797 v output153/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[16] (net)
                      0.063141    0.001592 2353.218506 v io_north_out[16] (out)
                                           2353.218506   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2353.218506   data arrival time
---------------------------------------------------------------------------------------------
                                           5646.531738   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012856    0.072819    5.136826 2339.769043 ^ cell2/CBeast_out[3] (fpgacell)
                                                         bus2_3[3] (net)
                      0.072819    0.000000 2339.769043 ^ cell3/SBwest_in[3] (fpgacell)
     1    0.033523    0.166869    1.357876 2341.126953 ^ cell3/SBsouth_out[3] (fpgacell)
                                                         bus3_1[3] (net)
                      0.166869    0.000682 2341.127686 ^ cell1/CBnorth_in[3] (fpgacell)
     1    0.007108    0.032176    4.792128 2345.919678 v cell1/SBsouth_out[3] (fpgacell)
                                                         net184 (net)
                      0.032176    0.000227 2345.919922 v output184/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.063024    0.117552 2346.037598 v output184/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[19] (net)
                      0.063074    0.001592 2346.039062 v io_south_out[19] (out)
                                           2346.039062   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2346.039062   data arrival time
---------------------------------------------------------------------------------------------
                                           5653.710938   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.010321    0.058641    6.369192 2341.001465 ^ cell2/CBnorth_out[10] (fpgacell)
                                                         net149 (net)
                      0.058641    0.000227 2341.001709 ^ output149/A (sky130_fd_sc_hd__buf_2)
     1    0.034472    0.128975    0.145064 2341.146729 ^ output149/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[10] (net)
                      0.129005    0.001592 2341.148438 ^ io_north_out[10] (out)
                                           2341.148438   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.148438   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.601562   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.009647    0.056554    6.358732 2340.990967 ^ cell2/CBnorth_out[8] (fpgacell)
                                                         net174 (net)
                      0.056554    0.000227 2340.991211 ^ output174/A (sky130_fd_sc_hd__buf_2)
     1    0.034317    0.128425    0.144155 2341.135498 ^ output174/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[8] (net)
                      0.128455    0.001592 2341.136963 ^ io_north_out[8] (out)
                                           2341.136963   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.136963   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.613281   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.015268    0.080139    6.324172 2340.956543 ^ cell2/CBnorth_out[11] (fpgacell)
                                                         net150 (net)
                      0.080139    0.000227 2340.956543 ^ output150/A (sky130_fd_sc_hd__buf_2)
     1    0.034430    0.128447    0.149839 2341.106445 ^ output150/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[11] (net)
                      0.128477    0.001592 2341.108154 ^ io_north_out[11] (out)
                                           2341.108154   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.108154   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.642090   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.012177    0.066457    6.314394 2340.946777 ^ cell2/CBnorth_out[9] (fpgacell)
                                                         net175 (net)
                      0.066457    0.000227 2340.946777 ^ output175/A (sky130_fd_sc_hd__buf_2)
     1    0.034619    0.129498    0.147111 2341.093994 ^ output175/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[9] (net)
                      0.129529    0.001592 2341.095703 ^ io_north_out[9] (out)
                                           2341.095703   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2341.095703   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.654297   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.010475    0.059108    6.132268 2340.764648 ^ cell2/CBnorth_out[2] (fpgacell)
                                                         net168 (net)
                      0.059108    0.000227 2340.764648 ^ output168/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.128564    0.144837 2340.909668 ^ output168/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[2] (net)
                      0.128594    0.001592 2340.911133 ^ io_north_out[2] (out)
                                           2340.911133   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.911133   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.838867   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[24] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.007339    0.053940    6.128630 2340.760986 ^ cell2/SBwest_out[8] (fpgacell)
                                                         net218 (net)
                      0.053940    0.000227 2340.761230 ^ output218/A (sky130_fd_sc_hd__buf_2)
     1    0.034208    0.128048    0.143245 2340.904297 ^ output218/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[24] (net)
                      0.128081    0.001592 2340.906006 ^ io_west_out[24] (out)
                                           2340.906006   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.906006   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.844238   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[18] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.009142    0.058405    6.028813 2340.661133 ^ cell2/SBwest_out[2] (fpgacell)
                                                         net211 (net)
                      0.058405    0.000227 2340.661377 ^ output211/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.127978    0.144155 2340.805420 ^ output211/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[18] (net)
                      0.128011    0.001592 2340.807129 ^ io_west_out[18] (out)
                                           2340.807129   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.807129   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.942871   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[25] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.009300    0.060398    6.025175 2340.657471 ^ cell2/SBwest_out[9] (fpgacell)
                                                         net219 (net)
                      0.060398    0.000227 2340.657715 ^ output219/A (sky130_fd_sc_hd__buf_2)
     1    0.034212    0.127675    0.144837 2340.802490 ^ output219/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[25] (net)
                      0.127708    0.001592 2340.804199 ^ io_west_out[25] (out)
                                           2340.804199   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.804199   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.946289   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[26] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.016401    0.086834    5.999937 2340.632324 ^ cell2/SBwest_out[10] (fpgacell)
                                                         net220 (net)
                      0.086834    0.000227 2340.632324 ^ output220/A (sky130_fd_sc_hd__buf_2)
     1    0.034208    0.127655    0.150749 2340.783203 ^ output220/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[26] (net)
                      0.127688    0.001592 2340.784668 ^ io_west_out[26] (out)
                                           2340.784668   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.784668   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.965332   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[27] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.014225    0.077179    6.003347 2340.635498 ^ cell2/SBwest_out[11] (fpgacell)
                                                         net221 (net)
                      0.077179    0.000227 2340.635742 ^ output221/A (sky130_fd_sc_hd__buf_2)
     1    0.034127    0.127372    0.148475 2340.784424 ^ output221/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[27] (net)
                      0.127405    0.001592 2340.785889 ^ io_west_out[27] (out)
                                           2340.785889   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2340.785889   data arrival time
---------------------------------------------------------------------------------------------
                                           5658.964355   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.008835    0.035900    2.272600 2336.904785 v cell2/CBnorth_out[7] (fpgacell)
                                                         net173 (net)
                      0.035900    0.000227 2336.905029 v output173/A (sky130_fd_sc_hd__buf_2)
     1    0.034357    0.062918    0.118916 2337.023926 v output173/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[7] (net)
                      0.062970    0.001592 2337.025635 v io_north_out[7] (out)
                                           2337.025635   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2337.025635   data arrival time
---------------------------------------------------------------------------------------------
                                           5662.724121   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[23] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009298    0.058720   15.851357 2322.492188 ^ cell2/CBeast_out[0] (fpgacell)
                                                         bus2_3[0] (net)
                      0.058720    0.000000 2322.492188 ^ cell3/SBwest_in[0] (fpgacell)
     1    0.029656    0.080196   12.140163 2334.632324 v cell3/SBwest_out[7] (fpgacell)
                                                         bus3_2[7] (net)
                      0.080196    0.000000 2334.632324 v cell2/CBeast_in[7] (fpgacell)
     1    0.011406    0.042744    1.705985 2336.338135 v cell2/SBwest_out[7] (fpgacell)
                                                         net217 (net)
                      0.042744    0.000227 2336.338379 v output217/A (sky130_fd_sc_hd__buf_2)
     1    0.034201    0.062704    0.121418 2336.459961 v output217/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[23] (net)
                      0.062762    0.001592 2336.461426 v io_west_out[23] (out)
                                           2336.461426   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2336.461426   data arrival time
---------------------------------------------------------------------------------------------
                                           5663.288574   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.009962    0.038461    8.566303 2315.207031 v cell2/CBnorth_out[3] (fpgacell)
                                                         net169 (net)
                      0.038461    0.000227 2315.207275 v output169/A (sky130_fd_sc_hd__buf_2)
     1    0.034356    0.062916    0.120053 2315.327393 v output169/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[3] (net)
                      0.062968    0.001592 2315.328857 v io_north_out[3] (out)
                                           2315.328857   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.328857   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.421387   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_north_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.011791    0.064886    8.502639 2315.143311 ^ cell2/CBnorth_out[0] (fpgacell)
                                                         net148 (net)
                      0.064886    0.000227 2315.143555 ^ output148/A (sky130_fd_sc_hd__buf_2)
     1    0.034627    0.129527    0.146883 2315.290527 ^ output148/X (sky130_fd_sc_hd__buf_2)
                                                         io_north_out[0] (net)
                      0.129558    0.001592 2315.291992 ^ io_north_out[0] (out)
                                           2315.291992   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2315.291992   data arrival time
---------------------------------------------------------------------------------------------
                                           5684.458008   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[19] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.008154    0.035567    5.736183 2312.376953 v cell2/SBwest_out[3] (fpgacell)
                                                         net212 (net)
                      0.035567    0.000227 2312.377197 v output212/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.062686    0.118689 2312.495850 v output212/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[19] (net)
                      0.062743    0.001592 2312.497559 v io_west_out[19] (out)
                                           2312.497559   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2312.497559   data arrival time
---------------------------------------------------------------------------------------------
                                           5687.252441   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.010785    0.063587    1.866056 2290.308594 ^ cell0/CBeast_out[11] (fpgacell)
                                                         bus0_1[11] (net)
                      0.063587    0.000000 2290.308594 ^ cell1/SBwest_in[11] (fpgacell)
     1    0.030962    0.154612    2.017487 2292.325928 ^ cell1/CBnorth_out[11] (fpgacell)
                                                         bus1_3[11] (net)
                      0.154612    0.000455 2292.326416 ^ cell3/SBsouth_in[11] (fpgacell)
     1    0.028356    0.146164    1.896524 2294.222900 ^ cell3/SBwest_out[11] (fpgacell)
                                                         bus3_2[11] (net)
                      0.146164    0.000000 2294.222900 ^ cell2/CBeast_in[11] (fpgacell)
     1    0.010756    0.063458    1.866056 2296.089111 ^ cell2/CBeast_out[11] (fpgacell)
                                                         bus2_3[11] (net)
                      0.063458    0.000000 2296.089111 ^ cell3/SBwest_in[11] (fpgacell)
     1    0.020823    0.106266    1.588887 2297.677979 ^ cell3/SBsouth_out[11] (fpgacell)
                                                         bus3_1[11] (net)
                      0.106266    0.000455 2297.678467 ^ cell1/CBnorth_in[11] (fpgacell)
     1    0.013023    0.070145    7.516065 2305.194336 ^ cell1/CBnorth_out[0] (fpgacell)
                                                         bus1_3[0] (net)
                      0.070145    0.000000 2305.194336 ^ cell3/SBsouth_in[0] (fpgacell)
     1    0.008061    0.052279    1.446324 2306.640625 ^ cell3/SBwest_out[0] (fpgacell)
                                                         bus3_2[0] (net)
                      0.052279    0.000000 2306.640625 ^ cell2/CBeast_in[0] (fpgacell)
     1    0.006890    0.044693    1.463604 2308.104248 ^ cell2/SBwest_out[0] (fpgacell)
                                                         net209 (net)
                      0.044693    0.000227 2308.104492 ^ output209/A (sky130_fd_sc_hd__buf_2)
     1    0.034346    0.128167    0.140972 2308.245605 ^ output209/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[16] (net)
                      0.128202    0.001819 2308.247314 ^ io_west_out[16] (out)
                                           2308.247314   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2308.247314   data arrival time
---------------------------------------------------------------------------------------------
                                           5691.502441   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.015599    0.083305    1.544777 2289.987305 ^ cell0/SBwest_out[11] (fpgacell)
                                                         net206 (net)
                      0.083305    0.000455 2289.987549 ^ output206/A (sky130_fd_sc_hd__buf_2)
     1    0.034110    0.127685    0.149839 2290.137451 ^ output206/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[11] (net)
                      0.127715    0.001592 2290.139160 ^ io_west_out[11] (out)
                                           2290.139160   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2290.139160   data arrival time
---------------------------------------------------------------------------------------------
                                           5709.610840   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[11] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.007885    0.051257    1.949275 2265.549316 ^ cell0/CBeast_out[10] (fpgacell)
                                                         bus0_1[10] (net)
                      0.051257    0.000000 2265.549316 ^ cell1/SBwest_in[10] (fpgacell)
     1    0.027523    0.136540    2.125262 2267.674561 ^ cell1/CBnorth_out[10] (fpgacell)
                                                         bus1_3[10] (net)
                      0.136540    0.000455 2267.675049 ^ cell3/SBsouth_in[10] (fpgacell)
     1    0.031956    0.162712    1.861281 2269.536377 ^ cell3/SBwest_out[10] (fpgacell)
                                                         bus3_2[10] (net)
                      0.162712    0.000000 2269.536377 ^ cell2/CBeast_in[10] (fpgacell)
     1    0.007856    0.051130    1.949275 2271.485596 ^ cell2/CBeast_out[10] (fpgacell)
                                                         bus2_3[10] (net)
                      0.051130    0.000000 2271.485596 ^ cell3/SBwest_in[10] (fpgacell)
     1    0.026362    0.133521    1.623221 2273.108887 ^ cell3/SBsouth_out[10] (fpgacell)
                                                         bus3_1[10] (net)
                      0.133521    0.000455 2273.109375 ^ cell1/CBnorth_in[10] (fpgacell)
     1    0.028385    0.146297   15.333172 2288.442383 ^ cell1/SBwest_out[11] (fpgacell)
                                                         bus1_0[11] (net)
                      0.146297    0.000000 2288.442383 ^ cell0/CBeast_in[11] (fpgacell)
     1    0.006238    0.042290    1.434501 2289.876953 ^ cell0/SBsouth_out[11] (fpgacell)
                                                         net178 (net)
                      0.042290    0.000227 2289.877197 ^ output178/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.128613    0.140290 2290.017578 ^ output178/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[11] (net)
                      0.128642    0.001592 2290.019043 ^ io_south_out[11] (out)
                                           2290.019043   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2290.019043   data arrival time
---------------------------------------------------------------------------------------------
                                           5709.730957   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.016998    0.089508    1.527496 2265.127441 ^ cell0/SBwest_out[10] (fpgacell)
                                                         net205 (net)
                      0.089508    0.000227 2265.127686 ^ output205/A (sky130_fd_sc_hd__buf_2)
     1    0.033990    0.126892    0.150976 2265.278809 ^ output205/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[10] (net)
                      0.126921    0.001592 2265.280273 ^ io_west_out[10] (out)
                                           2265.280273   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2265.280273   data arrival time
---------------------------------------------------------------------------------------------
                                           5734.469727   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[10] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.010885    0.064409    1.740546 2241.228760 ^ cell0/CBeast_out[9] (fpgacell)
                                                         bus0_1[9] (net)
                      0.064409    0.000000 2241.228760 ^ cell1/SBwest_in[9] (fpgacell)
     1    0.028123    0.139265    1.940180 2243.168945 ^ cell1/CBnorth_out[9] (fpgacell)
                                                         bus1_3[9] (net)
                      0.139265    0.000455 2243.169434 ^ cell3/SBsouth_in[9] (fpgacell)
     1    0.025856    0.136563    1.825356 2244.994629 ^ cell3/SBwest_out[9] (fpgacell)
                                                         bus3_2[9] (net)
                      0.136563    0.000000 2244.994629 ^ cell2/CBeast_in[9] (fpgacell)
     1    0.010856    0.064281    1.740546 2246.735352 ^ cell2/CBeast_out[9] (fpgacell)
                                                         bus2_3[9] (net)
                      0.064281    0.000000 2246.735352 ^ cell3/SBwest_in[9] (fpgacell)
     1    0.028923    0.145463    1.395165 2248.130371 ^ cell3/SBsouth_out[9] (fpgacell)
                                                         bus3_1[9] (net)
                      0.145463    0.000455 2248.130859 ^ cell1/CBnorth_in[9] (fpgacell)
     1    0.031985    0.162845   15.469141 2263.600098 ^ cell1/SBwest_out[10] (fpgacell)
                                                         bus1_0[10] (net)
                      0.162845    0.000000 2263.600098 ^ cell0/CBeast_in[10] (fpgacell)
     1    0.006597    0.042940    1.383569 2264.983643 ^ cell0/SBsouth_out[10] (fpgacell)
                                                         net177 (net)
                      0.042940    0.000227 2264.983887 ^ output177/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128866    0.140517 2265.124268 ^ output177/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[10] (net)
                      0.128896    0.001592 2265.125977 ^ io_south_out[10] (out)
                                           2265.125977   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2265.125977   data arrival time
---------------------------------------------------------------------------------------------
                                           5734.624512   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.009726    0.062102    1.597528 2241.085693 ^ cell0/SBwest_out[9] (fpgacell)
                                                         net231 (net)
                      0.062102    0.000227 2241.085938 ^ output231/A (sky130_fd_sc_hd__buf_2)
     1    0.034208    0.127661    0.145064 2241.230957 ^ output231/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[9] (net)
                      0.127694    0.001592 2241.232666 ^ io_west_out[9] (out)
                                           2241.232666   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2241.232666   data arrival time
---------------------------------------------------------------------------------------------
                                           5758.517578   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[9] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008785    0.055441    1.935860 2216.183350 ^ cell0/CBeast_out[8] (fpgacell)
                                                         bus0_1[8] (net)
                      0.055441    0.000000 2216.183350 ^ cell1/SBwest_in[8] (fpgacell)
     1    0.023923    0.120346    2.155048 2218.338379 ^ cell1/CBnorth_out[8] (fpgacell)
                                                         bus1_3[8] (net)
                      0.120346    0.000455 2218.338867 ^ cell3/SBsouth_in[8] (fpgacell)
     1    0.014956    0.088430    1.963599 2220.302490 ^ cell3/SBwest_out[8] (fpgacell)
                                                         bus3_2[8] (net)
                      0.088430    0.000000 2220.302490 ^ cell2/CBeast_in[8] (fpgacell)
     1    0.008756    0.055315    1.935632 2222.238037 ^ cell2/CBeast_out[8] (fpgacell)
                                                         bus2_3[8] (net)
                      0.055315    0.000000 2222.238037 ^ cell3/SBwest_in[8] (fpgacell)
     1    0.018723    0.097537    1.705303 2223.943359 ^ cell3/SBsouth_out[8] (fpgacell)
                                                         bus3_1[8] (net)
                      0.097537    0.000227 2223.943604 ^ cell1/CBnorth_in[8] (fpgacell)
     1    0.025885    0.136692   15.544629 2239.488281 ^ cell1/SBwest_out[9] (fpgacell)
                                                         bus1_0[9] (net)
                      0.136692    0.000000 2239.488281 ^ cell0/CBeast_in[9] (fpgacell)
     1    0.006138    0.041091    1.316039 2240.804199 ^ cell0/SBsouth_out[9] (fpgacell)
                                                         net203 (net)
                      0.041091    0.000227 2240.804443 ^ output203/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128870    0.140062 2240.944580 ^ output203/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[9] (net)
                      0.128900    0.001592 2240.946045 ^ io_south_out[9] (out)
                                           2240.946045   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2240.946045   data arrival time
---------------------------------------------------------------------------------------------
                                           5758.804199   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.008312    0.057631    1.741682 2215.989014 ^ cell0/SBwest_out[8] (fpgacell)
                                                         net230 (net)
                      0.057631    0.000455 2215.989502 ^ output230/A (sky130_fd_sc_hd__buf_2)
     1    0.034189    0.127978    0.144155 2216.133789 ^ output230/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[8] (net)
                      0.128011    0.001592 2216.135254 ^ io_west_out[8] (out)
                                           2216.135254   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2216.135254   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.614746   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[8] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012885    0.072954    5.136826 2202.069336 ^ cell0/CBeast_out[3] (fpgacell)
                                                         bus0_1[3] (net)
                      0.072954    0.000000 2202.069336 ^ cell1/SBwest_in[3] (fpgacell)
     1    0.014985    0.088559   12.178134 2214.247559 ^ cell1/SBwest_out[8] (fpgacell)
                                                         bus1_0[8] (net)
                      0.088559    0.000000 2214.247559 ^ cell0/CBeast_in[8] (fpgacell)
     1    0.007018    0.047443    1.525450 2215.772949 ^ cell0/SBsouth_out[8] (fpgacell)
                                                         net202 (net)
                      0.047443    0.000227 2215.773193 ^ output202/A (sky130_fd_sc_hd__buf_2)
     1    0.034362    0.128601    0.141881 2215.915039 ^ output202/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[8] (net)
                      0.128630    0.001592 2215.916504 ^ io_south_out[8] (out)
                                           2215.916504   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2215.916504   data arrival time
---------------------------------------------------------------------------------------------
                                           5783.833496   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.009797    0.061062    6.031087 2202.963623 ^ cell0/SBwest_out[2] (fpgacell)
                                                         net224 (net)
                      0.061062    0.000227 2202.963867 ^ output224/A (sky130_fd_sc_hd__buf_2)
     1    0.034127    0.127375    0.144837 2203.108643 ^ output224/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[2] (net)
                      0.127408    0.001592 2203.110352 ^ io_west_out[2] (out)
                                           2203.110352   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2203.110352   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.640137   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[2] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.007038    0.044130    5.718676 2202.651123 ^ cell0/SBsouth_out[2] (fpgacell)
                                                         net196 (net)
                      0.044130    0.000227 2202.651367 ^ output196/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128863    0.140972 2202.792480 ^ output196/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[2] (net)
                      0.128893    0.001592 2202.793945 ^ io_south_out[2] (out)
                                           2202.793945   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2202.793945   data arrival time
---------------------------------------------------------------------------------------------
                                           5796.956055   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.012140    0.043367    1.707804 2198.640381 v cell0/SBwest_out[7] (fpgacell)
                                                         net229 (net)
                      0.043367    0.000455 2198.640869 v output229/A (sky130_fd_sc_hd__buf_2)
     1    0.034201    0.062705    0.121645 2198.762451 v output229/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[7] (net)
                      0.062762    0.001592 2198.763916 v io_west_out[7] (out)
                                           2198.763916   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.763916   data arrival time
---------------------------------------------------------------------------------------------
                                           5800.986328   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[7] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007485    0.034762   16.005516 2179.142822 v cell0/CBeast_out[2] (fpgacell)
                                                         bus0_1[2] (net)
                      0.034762    0.000000 2179.142822 v cell1/SBwest_in[2] (fpgacell)
     1    0.013723    0.045536    2.002253 2181.145020 v cell1/CBnorth_out[2] (fpgacell)
                                                         bus1_3[2] (net)
                      0.045536    0.000227 2181.145264 v cell3/SBsouth_in[2] (fpgacell)
     1    0.015356    0.051199    1.344233 2182.489502 v cell3/SBwest_out[2] (fpgacell)
                                                         bus3_2[2] (net)
                      0.051199    0.000000 2182.489502 v cell2/CBeast_in[2] (fpgacell)
     1    0.007456    0.034700    1.888793 2184.378174 v cell2/CBeast_out[2] (fpgacell)
                                                         bus2_3[2] (net)
                      0.034700    0.000000 2184.378174 v cell3/SBwest_in[2] (fpgacell)
     1    0.031223    0.081528    1.261924 2185.640137 v cell3/SBsouth_out[2] (fpgacell)
                                                         bus3_1[2] (net)
                      0.081528    0.000455 2185.640625 v cell1/CBnorth_in[2] (fpgacell)
     1    0.029693    0.080268   11.291832 2196.932373 v cell1/SBwest_out[7] (fpgacell)
                                                         bus1_0[7] (net)
                      0.080268    0.000000 2196.932373 v cell0/CBeast_in[7] (fpgacell)
     1    0.006417    0.030797    1.539547 2198.471924 v cell0/SBsouth_out[7] (fpgacell)
                                                         net201 (net)
                      0.030797    0.000227 2198.472168 v output201/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.063024    0.117097 2198.589355 v output201/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[7] (net)
                      0.063074    0.001592 2198.591064 v io_south_out[7] (out)
                                           2198.591064   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2198.591064   data arrival time
---------------------------------------------------------------------------------------------
                                           5801.159180   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.008715    0.036779    5.737547 2168.874756 v cell0/SBwest_out[3] (fpgacell)
                                                         net225 (net)
                      0.036779    0.000227 2168.875000 v output225/A (sky130_fd_sc_hd__buf_2)
     1    0.034201    0.062704    0.119144 2168.994141 v output225/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[3] (net)
                      0.062761    0.001592 2168.995850 v io_west_out[3] (out)
                                           2168.995850   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2168.995850   data arrival time
---------------------------------------------------------------------------------------------
                                           5830.754395   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[3] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007238    0.032445    5.596348 2168.733643 v cell0/SBsouth_out[3] (fpgacell)
                                                         net197 (net)
                      0.032445    0.000227 2168.733887 v output197/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.063024    0.117780 2168.851562 v output197/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[3] (net)
                      0.063075    0.001592 2168.853271 v io_south_out[3] (out)
                                           2168.853271   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2168.853271   data arrival time
---------------------------------------------------------------------------------------------
                                           5830.896973   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_west_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.007120    0.045678    1.464287 2164.601562 ^ cell0/SBwest_out[0] (fpgacell)
                                                         net204 (net)
                      0.045678    0.000227 2164.601807 ^ output204/A (sky130_fd_sc_hd__buf_2)
     1    0.034200    0.127651    0.140744 2164.742432 ^ output204/X (sky130_fd_sc_hd__buf_2)
                                                         io_west_out[0] (net)
                      0.127684    0.001592 2164.744141 ^ io_west_out[0] (out)
                                           2164.744141   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2164.744141   data arrival time
---------------------------------------------------------------------------------------------
                                           5835.006348   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[0] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.008085    0.052385    1.556828 2163.137207 ^ cell1/SBwest_out[0] (fpgacell)
                                                         bus1_0[0] (net)
                      0.052385    0.000000 2163.137207 ^ cell0/CBeast_in[0] (fpgacell)
     1    0.006184    0.040635    1.377657 2164.514893 ^ cell0/SBsouth_out[0] (fpgacell)
                                                         net176 (net)
                      0.040635    0.000227 2164.515137 ^ output176/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128872    0.139835 2164.655029 ^ output176/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[0] (net)
                      0.128901    0.001592 2164.656494 ^ io_south_out[0] (out)
                                           2164.656494   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2164.656494   data arrival time
---------------------------------------------------------------------------------------------
                                           5835.093750   slack (MET)


Startpoint: io_west_in[16] (input port clocked by clk)
Endpoint: io_south_out[16] (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.003984    0.018164    0.010459 2000.010498 ^ io_west_in[16] (in)
                                                         io_west_in[16] (net)
                      0.018166    0.000000 2000.010498 ^ input92/A (sky130_fd_sc_hd__buf_1)
     1    0.012146    0.110828    0.103228 2000.113770 ^ input92/X (sky130_fd_sc_hd__buf_1)
                                                         net92 (net)
                      0.110835    0.000682 2000.114380 ^ cell2/SBwest_in[0] (fpgacell)
     1    0.035919    0.177906   16.429340 2016.543701 ^ cell2/SBsouth_out[1] (fpgacell)
                                                         bus2_0[1] (net)
                      0.177906    0.000682 2016.544434 ^ cell0/CBnorth_in[1] (fpgacell)
     1    0.013156    0.070743    7.763902 2024.308350 ^ cell0/CBnorth_out[0] (fpgacell)
                                                         bus0_2[0] (net)
                      0.070743    0.000000 2024.308350 ^ cell2/SBsouth_in[0] (fpgacell)
     1    0.037544    0.184980    1.461103 2025.769409 ^ cell2/SBsouth_out[0] (fpgacell)
                                                         bus2_0[0] (net)
                      0.184980    0.000682 2025.770142 ^ cell0/CBnorth_in[0] (fpgacell)
     1    0.008450    0.050337   16.048944 2041.819092 ^ cell0/CBnorth_out[1] (fpgacell)
                                                         bus0_2[1] (net)
                      0.050337    0.000227 2041.819336 ^ cell2/SBsouth_in[1] (fpgacell)
     1    0.012556    0.071419    1.754415 2043.573730 ^ cell2/CBeast_out[1] (fpgacell)
                                                         bus2_3[1] (net)
                      0.071419    0.000000 2043.573730 ^ cell3/SBwest_in[1] (fpgacell)
     1    0.035823    0.177505    1.382205 2044.955933 ^ cell3/SBsouth_out[1] (fpgacell)
                                                         bus3_1[1] (net)
                      0.177505    0.000682 2044.956543 ^ cell1/CBnorth_in[1] (fpgacell)
     1    0.015385    0.088370   15.617616 2060.574219 ^ cell1/SBwest_out[2] (fpgacell)
                                                         bus1_0[2] (net)
                      0.088370    0.000000 2060.574219 ^ cell0/CBeast_in[2] (fpgacell)
     1    0.013820    0.073678    1.783746 2062.357910 ^ cell0/CBnorth_out[2] (fpgacell)
                                                         bus0_2[2] (net)
                      0.073678    0.000227 2062.358154 ^ cell2/SBsouth_in[2] (fpgacell)
     1    0.031319    0.156222    1.233047 2063.591309 ^ cell2/SBsouth_out[2] (fpgacell)
                                                         bus2_0[2] (net)
                      0.156222    0.000455 2063.591797 ^ cell0/CBnorth_in[2] (fpgacell)
     1    0.013020    0.044186    7.814379 2071.406006 v cell0/CBnorth_out[3] (fpgacell)
                                                         bus0_2[3] (net)
                      0.044186    0.000227 2071.406250 v cell2/SBsouth_in[3] (fpgacell)
     1    0.033619    0.086580    1.295803 2072.702148 v cell2/SBsouth_out[3] (fpgacell)
                                                         bus2_0[3] (net)
                      0.086580    0.000682 2072.702881 v cell0/CBnorth_in[3] (fpgacell)
     1    0.019920    0.057833   11.801831 2084.504639 v cell0/CBnorth_out[7] (fpgacell)
                                                         bus0_2[7] (net)
                      0.057833    0.000227 2084.504883 v cell2/SBsouth_in[7] (fpgacell)
     1    0.020219    0.058481    1.292847 2085.797607 v cell2/SBsouth_out[7] (fpgacell)
                                                         bus2_0[7] (net)
                      0.058481    0.000455 2085.798096 v cell0/CBnorth_in[7] (fpgacell)
     1    0.024020    0.120785    6.726168 2092.524414 ^ cell0/CBnorth_out[8] (fpgacell)
                                                         bus0_2[8] (net)
                      0.120785    0.000455 2092.524658 ^ cell2/SBsouth_in[8] (fpgacell)
     1    0.018819    0.097968    1.763738 2094.288574 ^ cell2/SBsouth_out[8] (fpgacell)
                                                         bus2_0[8] (net)
                      0.097968    0.000227 2094.288818 ^ cell0/CBnorth_in[8] (fpgacell)
     1    0.028220    0.139706   15.829983 2110.118652 ^ cell0/CBnorth_out[9] (fpgacell)
                                                         bus0_2[9] (net)
                      0.139706    0.000455 2110.119141 ^ cell2/SBsouth_in[9] (fpgacell)
     1    0.029055    0.146078    1.566150 2111.685303 ^ cell2/SBsouth_out[9] (fpgacell)
                                                         bus2_0[9] (net)
                      0.146078    0.000455 2111.685791 ^ cell0/CBnorth_in[9] (fpgacell)
     1    0.027663    0.137184   15.844535 2127.530273 ^ cell0/CBnorth_out[10] (fpgacell)
                                                         bus0_2[10] (net)
                      0.137184    0.000455 2127.530762 ^ cell2/SBsouth_in[10] (fpgacell)
     1    0.026370    0.133560    1.734634 2129.265381 ^ cell2/SBsouth_out[10] (fpgacell)
                                                         bus2_0[10] (net)
                      0.133560    0.000455 2129.265869 ^ cell0/CBnorth_in[10] (fpgacell)
     1    0.030951    0.154556   15.658998 2144.924805 ^ cell0/CBnorth_out[11] (fpgacell)
                                                         bus0_2[11] (net)
                      0.154556    0.000455 2144.925293 ^ cell2/SBsouth_in[11] (fpgacell)
     1    0.020930    0.106750    1.794206 2146.719482 ^ cell2/SBsouth_out[11] (fpgacell)
                                                         bus2_0[11] (net)
                      0.106750    0.000455 2146.719971 ^ cell0/CBnorth_in[11] (fpgacell)
     1    0.009285    0.058663   14.860462 2161.580322 ^ cell0/CBeast_out[0] (fpgacell)
                                                         bus0_1[0] (net)
                      0.058663    0.000000 2161.580322 ^ cell1/SBwest_in[0] (fpgacell)
     1    0.006018    0.039940    1.465878 2163.046387 ^ cell1/SBsouth_out[0] (fpgacell)
                                                         net181 (net)
                      0.039940    0.000227 2163.046631 ^ output181/A (sky130_fd_sc_hd__buf_2)
     1    0.034433    0.128873    0.139607 2163.186035 ^ output181/X (sky130_fd_sc_hd__buf_2)
                                                         io_south_out[16] (net)
                      0.128902    0.001592 2163.187744 ^ io_south_out[16] (out)
                                           2163.187744   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                           -2163.187744   data arrival time
---------------------------------------------------------------------------------------------
                                           5836.562500   slack (MET)


Startpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Endpoint: config_data_out (output port clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.023594    0.083374    0.058266    0.058266 ^ clk (in)
                                                         clk (net)
                      0.083470    0.000000    0.058266 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062696    0.061596    0.119976    0.178242 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061713    0.002090    0.180332 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.110104    0.097381    0.139181    0.319512 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098476    0.008257    0.327769 ^ cell3/clk (fpgacell)
     3    0.089467    0.429890    2.041428    2.369196 ^ cell3/config_data_out (fpgacell)
                                                         net119 (net)
                      0.430329    0.012350    2.381546 ^ output119/A (sky130_fd_sc_hd__buf_2)
     1    0.120782    0.439641    0.366383    2.747929 ^ output119/X (sky130_fd_sc_hd__buf_2)
                                                         config_data_out (net)
                      0.444507    0.037456    2.785385 ^ config_data_out (out)
                                              2.785385   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock network delay (propagated)
                                 -0.250000 9999.750000   clock uncertainty
                                  0.000000 9999.750000   clock reconvergence pessimism
                               -2000.000000 7999.750000   output external delay
                                           7999.750000   data required time
---------------------------------------------------------------------------------------------
                                           7999.750000   data required time
                                             -2.785385   data arrival time
---------------------------------------------------------------------------------------------
                                           7996.964355   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012387    0.046640    0.031150 2000.031250 ^ config_en (in)
                                                         config_en (net)
                      0.046648    0.000000 2000.031250 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.129444    0.116372    0.120508 2000.151733 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.117656    0.010004 2000.161743 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     5    0.203337    0.173938    0.133241 2000.294922 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.227990    0.076398 2000.371338 ^ cell0/config_en (fpgacell)
                                           2000.371338   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023594    0.083374    0.058208 10000.058594 ^ clk (in)
                                                         clk (net)
                      0.083470    0.000000 10000.058594 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062696    0.061596    0.120053 10000.178711 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.065689    0.011823 10000.190430 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.151263    0.123981    0.143700 10000.333984 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.130123    0.020918 10000.354492 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.104492   clock uncertainty
                                  0.000000 10000.104492   clock reconvergence pessimism
                                 -2.286230 9997.818359   library setup time
                                           9997.818359   data required time
---------------------------------------------------------------------------------------------
                                           9997.818359   data required time
                                           -2000.371338   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.447266   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012387    0.046640    0.031150 2000.031250 ^ config_en (in)
                                                         config_en (net)
                      0.046648    0.000000 2000.031250 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.129444    0.116372    0.120508 2000.151733 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.117656    0.010004 2000.161743 ^ max_cap232/A (sky130_fd_sc_hd__buf_12)
     5    0.203337    0.173938    0.133241 2000.294922 ^ max_cap232/X (sky130_fd_sc_hd__buf_12)
                                                         net232 (net)
                      0.213311    0.063210 2000.358154 ^ cell1/config_en (fpgacell)
                                           2000.358154   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023594    0.083374    0.058208 10000.058594 ^ clk (in)
                                                         clk (net)
                      0.083470    0.000000 10000.058594 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062696    0.061596    0.120053 10000.178711 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.065689    0.011823 10000.190430 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.151263    0.123981    0.143700 10000.333984 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.146847    0.040018 10000.374023 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.124023   clock uncertainty
                                  0.000000 10000.124023   clock reconvergence pessimism
                                 -2.286230 9997.836914   library setup time
                                           9997.836914   data required time
---------------------------------------------------------------------------------------------
                                           9997.836914   data required time
                                           -2000.358154   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.479004   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012387    0.046640    0.031150 2000.031250 ^ config_en (in)
                                                         config_en (net)
                      0.046648    0.000000 2000.031250 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.129444    0.116372    0.120508 2000.151733 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.126463    0.026375 2000.178101 ^ cell2/config_en (fpgacell)
                                           2000.178101   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023594    0.083374    0.058208 10000.058594 ^ clk (in)
                                                         clk (net)
                      0.083470    0.000000 10000.058594 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062696    0.061596    0.120053 10000.178711 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061713    0.001819 10000.179688 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.110104    0.097381    0.139153 10000.319336 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099120    0.010914 10000.330078 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.080078   clock uncertainty
                                  0.000000 10000.080078   clock reconvergence pessimism
                                 -2.286230 9997.793945   library setup time
                                           9997.793945   data required time
---------------------------------------------------------------------------------------------
                                           9997.793945   data required time
                                           -2000.178101   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.615723   slack (MET)


Startpoint: config_en (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.012387    0.046640    0.031150 2000.031250 ^ config_en (in)
                                                         config_en (net)
                      0.046648    0.000000 2000.031250 ^ input2/A (sky130_fd_sc_hd__buf_12)
     7    0.129444    0.116372    0.120508 2000.151733 ^ input2/X (sky130_fd_sc_hd__buf_12)
                                                         net2 (net)
                      0.118335    0.012278 2000.163940 ^ cell3/config_en (fpgacell)
                                           2000.163940   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023594    0.083374    0.058208 10000.058594 ^ clk (in)
                                                         clk (net)
                      0.083470    0.000000 10000.058594 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062696    0.061596    0.120053 10000.178711 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061713    0.001819 10000.179688 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.110104    0.097381    0.139153 10000.319336 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098476    0.008185 10000.327148 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.077148   clock uncertainty
                                  0.000000 10000.077148   clock reconvergence pessimism
                                 -2.286230 9997.791016   library setup time
                                           9997.791016   data required time
---------------------------------------------------------------------------------------------
                                           9997.791016   data required time
                                           -2000.163940   data arrival time
---------------------------------------------------------------------------------------------
                                           7997.627441   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011528    0.043728    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043737    0.000000 2000.028931 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.122077    0.110314    0.115961 2000.144897 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.112255    0.011823 2000.156738 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     5    0.193563    0.164359    0.129148 2000.285889 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.217469    0.073669 2000.359497 ^ cell0/nrst (fpgacell)
                                           2000.359497   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023594    0.083374    0.058208 10000.058594 ^ clk (in)
                                                         clk (net)
                      0.083470    0.000000 10000.058594 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062696    0.061596    0.120053 10000.178711 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.065689    0.011823 10000.190430 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.151263    0.123981    0.143700 10000.333984 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.130123    0.020918 10000.354492 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.104492   clock uncertainty
                                  0.000000 10000.104492   clock reconvergence pessimism
                                 -1.362410 9998.742188   library setup time
                                           9998.742188   data required time
---------------------------------------------------------------------------------------------
                                           9998.742188   data required time
                                           -2000.359497   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.382324   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011528    0.043728    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043737    0.000000 2000.028931 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.122077    0.110314    0.115961 2000.144897 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.112255    0.011823 2000.156738 ^ max_cap233/A (sky130_fd_sc_hd__buf_12)
     5    0.193563    0.164359    0.129148 2000.285889 ^ max_cap233/X (sky130_fd_sc_hd__buf_12)
                                                         net233 (net)
                      0.205995    0.063665 2000.349487 ^ cell1/nrst (fpgacell)
                                           2000.349487   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023594    0.083374    0.058208 10000.058594 ^ clk (in)
                                                         clk (net)
                      0.083470    0.000000 10000.058594 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062696    0.061596    0.120053 10000.178711 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.065689    0.011823 10000.190430 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.151263    0.123981    0.143700 10000.333984 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.146847    0.040018 10000.374023 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.124023   clock uncertainty
                                  0.000000 10000.124023   clock reconvergence pessimism
                                 -1.362410 9998.761719   library setup time
                                           9998.761719   data required time
---------------------------------------------------------------------------------------------
                                           9998.761719   data required time
                                           -2000.349487   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.411133   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011528    0.043728    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043737    0.000000 2000.028931 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.122077    0.110314    0.115961 2000.144897 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.120138    0.025466 2000.170410 ^ cell2/nrst (fpgacell)
                                           2000.170410   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023594    0.083374    0.058208 10000.058594 ^ clk (in)
                                                         clk (net)
                      0.083470    0.000000 10000.058594 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062696    0.061596    0.120053 10000.178711 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061713    0.001819 10000.179688 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.110104    0.097381    0.139153 10000.319336 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099120    0.010914 10000.330078 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.080078   clock uncertainty
                                  0.000000 10000.080078   clock reconvergence pessimism
                                 -1.362410 9998.717773   library setup time
                                           9998.717773   data required time
---------------------------------------------------------------------------------------------
                                           9998.717773   data required time
                                           -2000.170410   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.547852   slack (MET)


Startpoint: nrst (input port clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 ^ input external delay
     2    0.011528    0.043728    0.028876 2000.028931 ^ nrst (in)
                                                         nrst (net)
                      0.043737    0.000000 2000.028931 ^ input118/A (sky130_fd_sc_hd__buf_12)
     7    0.122077    0.110314    0.115961 2000.144897 ^ input118/X (sky130_fd_sc_hd__buf_12)
                                                         net118 (net)
                      0.112345    0.012051 2000.156982 ^ cell3/nrst (fpgacell)
                                           2000.156982   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023594    0.083374    0.058208 10000.058594 ^ clk (in)
                                                         clk (net)
                      0.083470    0.000000 10000.058594 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062696    0.061596    0.120053 10000.178711 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061713    0.001819 10000.179688 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.110104    0.097381    0.139153 10000.319336 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098476    0.008185 10000.327148 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.077148   clock uncertainty
                                  0.000000 10000.077148   clock reconvergence pessimism
                                 -1.362410 9998.714844   library setup time
                                           9998.714844   data required time
---------------------------------------------------------------------------------------------
                                           9998.714844   data required time
                                           -2000.156982   data arrival time
---------------------------------------------------------------------------------------------
                                           7998.557617   slack (MET)


Startpoint: config_data_in (input port clocked by clk)
Endpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (propagated)
                               2000.000000 2000.000000 v input external delay
     2    0.003699    0.006034    0.003183 2000.003174 v config_data_in (in)
                                                         config_data_in (net)
                      0.006042    0.000000 2000.003174 v input1/A (sky130_fd_sc_hd__clkbuf_4)
     1    0.042494    0.067587    0.118916 2000.122192 v input1/X (sky130_fd_sc_hd__clkbuf_4)
                                                         net1 (net)
                      0.068239    0.005457 2000.127563 v cell0/config_data_in (fpgacell)
                                           2000.127563   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023594    0.083374    0.058208 10000.058594 ^ clk (in)
                                                         clk (net)
                      0.083470    0.000000 10000.058594 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062696    0.061596    0.120053 10000.178711 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.065689    0.011823 10000.190430 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.151263    0.123981    0.143700 10000.333984 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.130123    0.020918 10000.354492 ^ cell0/clk (fpgacell)
                                 -0.250000 10000.104492   clock uncertainty
                                  0.000000 10000.104492   clock reconvergence pessimism
                                  0.146400 10000.250977   library setup time
                                           10000.250977   data required time
---------------------------------------------------------------------------------------------
                                           10000.250977   data required time
                                           -2000.127563   data arrival time
---------------------------------------------------------------------------------------------
                                           8000.123047   slack (MET)


Startpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.023594    0.083374    0.058266    0.058266 ^ clk (in)
                                                         clk (net)
                      0.083470    0.000000    0.058266 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062696    0.061596    0.119976    0.178242 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.065689    0.012252    0.190494 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.151263    0.123981    0.143309    0.333803 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.146847    0.040080    0.373883 ^ cell1/clk (fpgacell)
     3    0.152355    0.734192    2.204018    2.577901 ^ cell1/config_data_out (fpgacell)
                                                         cell1_cram_out (net)
                      0.747327    0.077290    2.655191 ^ cell2/config_data_in (fpgacell)
                                              2.655191   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023594    0.083374    0.058208 10000.058594 ^ clk (in)
                                                         clk (net)
                      0.083470    0.000000 10000.058594 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062696    0.061596    0.120053 10000.178711 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061713    0.001819 10000.179688 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.110104    0.097381    0.139153 10000.319336 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099120    0.010914 10000.330078 ^ cell2/clk (fpgacell)
                                 -0.250000 10000.080078   clock uncertainty
                                  0.000000 10000.080078   clock reconvergence pessimism
                                  0.295790 10000.375977   library setup time
                                           10000.375977   data required time
---------------------------------------------------------------------------------------------
                                           10000.375977   data required time
                                             -2.655191   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.720703   slack (MET)


Startpoint: cell0 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell1 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.023594    0.083374    0.058266    0.058266 ^ clk (in)
                                                         clk (net)
                      0.083470    0.000000    0.058266 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062696    0.061596    0.119976    0.178242 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.065689    0.012252    0.190494 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.151263    0.123981    0.143309    0.333803 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.130123    0.021063    0.354867 ^ cell0/clk (fpgacell)
     3    0.123004    0.592190    2.131297    2.486164 ^ cell0/config_data_out (fpgacell)
                                                         cell0_cram_out (net)
                      0.597393    0.046882    2.533046 ^ cell1/config_data_in (fpgacell)
                                              2.533046   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023594    0.083374    0.058208 10000.058594 ^ clk (in)
                                                         clk (net)
                      0.083470    0.000000 10000.058594 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062696    0.061596    0.120053 10000.178711 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.065689    0.011823 10000.190430 ^ clkbuf_1_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.151263    0.123981    0.143700 10000.333984 ^ clkbuf_1_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_0__leaf_clk (net)
                      0.146847    0.040018 10000.374023 ^ cell1/clk (fpgacell)
                                 -0.250000 10000.124023   clock uncertainty
                                  0.000000 10000.124023   clock reconvergence pessimism
                                  0.295790 10000.418945   library setup time
                                           10000.418945   data required time
---------------------------------------------------------------------------------------------
                                           10000.418945   data required time
                                             -2.533046   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.886719   slack (MET)


Startpoint: cell2 (rising edge-triggered flip-flop clocked by clk)
Endpoint: cell3 (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                                  0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock source latency
     2    0.023594    0.083374    0.058266    0.058266 ^ clk (in)
                                                         clk (net)
                      0.083470    0.000000    0.058266 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062696    0.061596    0.119976    0.178242 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061713    0.002090    0.180332 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.110104    0.097381    0.139181    0.319512 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.099120    0.010331    0.329843 ^ cell2/clk (fpgacell)
     3    0.094051    0.452888    2.044014    2.373858 ^ cell2/config_data_out (fpgacell)
                                                         cell2_cram_out (net)
                      0.456724    0.035482    2.409340 ^ cell3/config_data_in (fpgacell)
                                              2.409340   data arrival time

                               10000.000000 10000.000000   clock clk (rise edge)
                                  0.000000 10000.000000   clock source latency
     2    0.023594    0.083374    0.058208 10000.058594 ^ clk (in)
                                                         clk (net)
                      0.083470    0.000000 10000.058594 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.062696    0.061596    0.120053 10000.178711 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_0_clk (net)
                      0.061713    0.001819 10000.179688 ^ clkbuf_1_1__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
     5    0.110104    0.097381    0.139153 10000.319336 ^ clkbuf_1_1__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                                         clknet_1_1__leaf_clk (net)
                      0.098476    0.008185 10000.327148 ^ cell3/clk (fpgacell)
                                 -0.250000 10000.077148   clock uncertainty
                                  0.000000 10000.077148   clock reconvergence pessimism
                                  0.295790 10000.373047   library setup time
                                           10000.373047   data required time
---------------------------------------------------------------------------------------------
                                           10000.373047   data required time
                                             -2.409340   data arrival time
---------------------------------------------------------------------------------------------
                                           9997.963867   slack (MET)



