<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p1065" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_1065{left:96px;bottom:47px;letter-spacing:-0.12px;word-spacing:0.03px;}
#t2_1065{left:808px;bottom:47px;letter-spacing:0.17px;}
#t3_1065{left:96px;bottom:1116px;letter-spacing:-0.17px;word-spacing:2.66px;}
#t4_1065{left:684px;bottom:1116px;letter-spacing:-0.17px;word-spacing:0.06px;}
#t5_1065{left:96px;bottom:1038px;letter-spacing:0.11px;word-spacing:-0.49px;}
#t6_1065{left:96px;bottom:1017px;letter-spacing:0.08px;word-spacing:-0.41px;}
#t7_1065{left:96px;bottom:996px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t8_1065{left:96px;bottom:960px;letter-spacing:0.1px;word-spacing:-0.45px;}
#t9_1065{left:96px;bottom:939px;letter-spacing:0.11px;word-spacing:-0.47px;}
#ta_1065{left:96px;bottom:918px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tb_1065{left:96px;bottom:882px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tc_1065{left:96px;bottom:852px;}
#td_1065{left:124px;bottom:852px;letter-spacing:0.12px;word-spacing:0.64px;}
#te_1065{left:124px;bottom:830px;letter-spacing:0.11px;word-spacing:-0.51px;}
#tf_1065{left:96px;bottom:795px;letter-spacing:0.12px;word-spacing:-0.44px;}
#tg_1065{left:96px;bottom:765px;}
#th_1065{left:124px;bottom:765px;letter-spacing:0.12px;word-spacing:-0.46px;}
#ti_1065{left:96px;bottom:737px;}
#tj_1065{left:124px;bottom:737px;letter-spacing:0.08px;word-spacing:1.89px;}
#tk_1065{left:124px;bottom:716px;letter-spacing:0.01px;word-spacing:-0.31px;}
#tl_1065{left:96px;bottom:688px;}
#tm_1065{left:124px;bottom:688px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tn_1065{left:96px;bottom:661px;}
#to_1065{left:124px;bottom:661px;letter-spacing:0.12px;word-spacing:-0.48px;}
#tp_1065{left:96px;bottom:626px;letter-spacing:0.12px;word-spacing:-0.45px;}
#tq_1065{left:96px;bottom:604px;letter-spacing:0.07px;word-spacing:-0.38px;}
#tr_1065{left:96px;bottom:569px;letter-spacing:0.12px;word-spacing:-0.45px;}
#ts_1065{left:96px;bottom:548px;letter-spacing:0.1px;word-spacing:-0.43px;}
#tt_1065{left:544px;bottom:548px;}
#tu_1065{left:550px;bottom:548px;letter-spacing:0.12px;word-spacing:-0.46px;}
#tv_1065{left:96px;bottom:526px;letter-spacing:0.09px;word-spacing:-0.44px;}
#tw_1065{left:96px;bottom:505px;letter-spacing:0.11px;word-spacing:-0.45px;}
#tx_1065{left:96px;bottom:484px;letter-spacing:0.13px;word-spacing:-0.46px;}
#ty_1065{left:96px;bottom:448px;letter-spacing:0.04px;word-spacing:-0.36px;}
#tz_1065{left:96px;bottom:427px;letter-spacing:0.13px;word-spacing:-0.48px;}
#t10_1065{left:96px;bottom:387px;}
#t11_1065{left:177px;bottom:387px;letter-spacing:0.17px;}
#t12_1065{left:96px;bottom:352px;letter-spacing:0.13px;word-spacing:-0.5px;}
#t13_1065{left:96px;bottom:331px;letter-spacing:0.1px;word-spacing:-0.46px;}
#t14_1065{left:96px;bottom:309px;letter-spacing:0.07px;word-spacing:-0.4px;}
#t15_1065{left:96px;bottom:274px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t16_1065{left:96px;bottom:253px;letter-spacing:0.14px;word-spacing:-0.88px;}
#t17_1065{left:96px;bottom:231px;letter-spacing:0.08px;word-spacing:-0.49px;}
#t18_1065{left:96px;bottom:210px;letter-spacing:0.12px;word-spacing:-0.44px;}
#t19_1065{left:96px;bottom:180px;}
#t1a_1065{left:124px;bottom:180px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1b_1065{left:96px;bottom:152px;}
#t1c_1065{left:124px;bottom:152px;letter-spacing:0.13px;word-spacing:-0.45px;}
#t1d_1065{left:96px;bottom:125px;}
#t1e_1065{left:124px;bottom:125px;letter-spacing:0.11px;word-spacing:-0.44px;}
#t1f_1065{left:396px;bottom:12px;letter-spacing:0.16px;}

.s1_1065{font-size:17px;font-family:Arial-Italic_62c;color:#000;}
.s2_1065{font-size:18px;font-family:Arial-BoldItalic_623;color:#000;}
.s3_1065{font-size:17px;font-family:Arial-BoldItalic_623;color:#000;}
.s4_1065{font-size:18px;font-family:TimesNewRoman_61y;color:#000;}
.s5_1065{font-size:18px;font-family:TimesNewRoman-Bold_61v;color:#000;}
.s6_1065{font-size:18px;font-family:TimesNewRoman_627;color:#000;}
.s7_1065{font-size:18px;font-family:Arial-Bold_61q;color:#000;}
.s8_1065{font-size:18px;font-family:Arial_62w;color:#00AB00;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts1065" type="text/css" >

@font-face {
	font-family: Arial-BoldItalic_623;
	src: url("fonts/Arial-BoldItalic_623.woff") format("woff");
}

@font-face {
	font-family: Arial-Bold_61q;
	src: url("fonts/Arial-Bold_61q.woff") format("woff");
}

@font-face {
	font-family: Arial-Italic_62c;
	src: url("fonts/Arial-Italic_62c.woff") format("woff");
}

@font-face {
	font-family: Arial_62w;
	src: url("fonts/Arial_62w.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman-Bold_61v;
	src: url("fonts/TimesNewRoman-Bold_61v.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_61y;
	src: url("fonts/TimesNewRoman_61y.woff") format("woff");
}

@font-face {
	font-family: TimesNewRoman_627;
	src: url("fonts/TimesNewRoman_627.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg1065Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg1065" style="-webkit-user-select: none;"><object width="935" height="1210" data="1065/1065.svg" type="image/svg+xml" id="pdf1065" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_1065" class="t s1_1065">Secure Virtual Machine </span><span id="t2_1065" class="t s2_1065">610 </span>
<span id="t3_1065" class="t s3_1065">24593—Rev. 3.41—June 2023 </span><span id="t4_1065" class="t s3_1065">AMD64 Technology </span>
<span id="t5_1065" class="t s4_1065">If a memory access results in a modification of the Accessed or Dirty bits in a page table entry, this </span>
<span id="t6_1065" class="t s4_1065">page table modification is treated similarly to data write accesses by SEV-SNP. For any such page </span>
<span id="t7_1065" class="t s4_1065">table modification access, the page size of the access is inherently 4KB. </span>
<span id="t8_1065" class="t s4_1065">If the virtual TOM feature (see Section 15.36.8) is enabled, then the Virtual TOM setting is used to </span>
<span id="t9_1065" class="t s4_1065">determine the C-bit for a given guest access. Guest physical addresses below Virtual TOM are </span>
<span id="ta_1065" class="t s4_1065">considered to have a C-bit set to 1. </span>
<span id="tb_1065" class="t s4_1065">The following page-fault error bits are set on an RMP check related #PF: </span>
<span id="tc_1065" class="t s5_1065">• </span><span id="td_1065" class="t s4_1065">Bit 31 (RMP): Set to 1 if the fault was caused due to an RMP check or a VMPL check failure, 0 </span>
<span id="te_1065" class="t s4_1065">otherwise. All RMP violations described in this section will set this bit to 1. </span>
<span id="tf_1065" class="t s4_1065">Additionally, the following page-fault error bits may be set on a #VMEXIT(NPF) in EXITINFO1: </span>
<span id="tg_1065" class="t s5_1065">• </span><span id="th_1065" class="t s4_1065">Bit 34 (ENC): Set to 1 if the guest’s effective C-bit was 1, 0 otherwise. </span>
<span id="ti_1065" class="t s5_1065">• </span><span id="tj_1065" class="t s4_1065">Bit 35 (SIZEM): Set to 1 if the fault was caused by a size mismatch between PVALIDATE or </span>
<span id="tk_1065" class="t s4_1065">RMPADJUST and the RMP, 0 otherwise. </span>
<span id="tl_1065" class="t s5_1065">• </span><span id="tm_1065" class="t s4_1065">Bit 36 (VMPL): Set to 1 if the fault was caused by a VMPL permission check failure, 0 otherwise. </span>
<span id="tn_1065" class="t s5_1065">• </span><span id="to_1065" class="t s4_1065">Bit 37 (SSS): Set to VMPL permission mask SSS (bit 4) value if VmplSSS is enabled. </span>
<span id="tp_1065" class="t s4_1065">The effective C-bit is always a 1 on any guest instruction fetch, page table access, or data write to </span>
<span id="tq_1065" class="t s4_1065">private (C=1) memory. </span>
<span id="tr_1065" class="t s4_1065">All RMP checks described in this section occur after page table and nested page table access checks </span>
<span id="ts_1065" class="t s4_1065">and have lower priority than existing paging checks. Table 15</span><span id="tt_1065" class="t s6_1065">-</span><span id="tu_1065" class="t s4_1065">39 reflects the relative priority of RMP </span>
<span id="tv_1065" class="t s4_1065">checks. Namely, VMPL checks have the lowest priority, preceded by page validation checks. For </span>
<span id="tw_1065" class="t s4_1065">example, if a guest access fails the Page-Size check and the Validated check, a #VMEXIT(NPF) will </span>
<span id="tx_1065" class="t s4_1065">occur instead of a #VC since the Page-Size check has priority over the page validation check. </span>
<span id="ty_1065" class="t s4_1065">A failure of the page validation check results in a #VC with error code PAGE_NOT_VALIDATED </span>
<span id="tz_1065" class="t s4_1065">(0x404). The faulting guest virtual address is saved to CR2 when this error occurs. </span>
<span id="t10_1065" class="t s7_1065">15.36.11 </span><span id="t11_1065" class="t s7_1065">Large Page Management </span>
<span id="t12_1065" class="t s4_1065">The hypervisor may need to convert a 2MB page assigned to a guest into 4KB pages. This conversion </span>
<span id="t13_1065" class="t s4_1065">is called page smashing and requires the hypervisor to alter the RMP. The hypervisor can use </span>
<span id="t14_1065" class="t s4_1065">RMPUPDATE to alter the size of the page in the RMP, but this will clear the validated bit. </span>
<span id="t15_1065" class="t s4_1065">To convert a 2MB page into 4KB pages without altering the validated status of the region, the </span>
<span id="t16_1065" class="t s4_1065">hypervisor may use the PSMASH instruction. PSMASH takes a 2MB aligned system physical address </span>
<span id="t17_1065" class="t s4_1065">and smashes the page while preserving the Validated bit in the RMP. After PSMASH successfully </span>
<span id="t18_1065" class="t s4_1065">completes, the RMP entries of the resulting 4KB pages have the following contents: </span>
<span id="t19_1065" class="t s5_1065">• </span><span id="t1a_1065" class="t s4_1065">Consecutive values in the Guest_Physical_Address fields </span>
<span id="t1b_1065" class="t s5_1065">• </span><span id="t1c_1065" class="t s4_1065">Page_Size set to 0 indicating 4KB pages </span>
<span id="t1d_1065" class="t s5_1065">• </span><span id="t1e_1065" class="t s4_1065">All other RMP fields copied from the original 2MB page RMP entry </span>
<span id="t1f_1065" class="t s8_1065">[AMD Public Use] </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
