

================================================================
== Vitis HLS Report for 'cshake256_simple_32_clone'
================================================================
* Date:           Tue May 20 14:34:47 2025

* Version:        2024.2.2 (Build 6049644 on Mar  5 2025)
* Project:        sikep503_hls
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.214 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      388|      388|  3.880 us|  3.880 us|  388|  388|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                                               |                                                     |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                            Instance                           |                        Module                       |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_cshake256_simple_absorb_clone_fu_38                        |cshake256_simple_absorb_clone                        |      294|      294|  2.940 us|  2.940 us|  294|  294|                                              no|
        |grp_KeccakF1600_StatePermute_fu_48                             |KeccakF1600_StatePermute                             |       42|       42|  0.420 us|  0.420 us|   42|   42|                                              no|
        |grp_cshake256_simple_32_clone_Pipeline_VITIS_LOOP_377_2_fu_55  |cshake256_simple_32_clone_Pipeline_VITIS_LOOP_377_2  |       19|       19|  0.190 us|  0.190 us|   18|   18|  loop auto-rewind stp (delay=0 clock cycles(s))|
        |grp_cshake256_simple_32_clone_Pipeline_VITIS_LOOP_570_1_fu_64  |cshake256_simple_32_clone_Pipeline_VITIS_LOOP_570_1  |       26|       26|  0.260 us|  0.260 us|   25|   25|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +---------------------------------------------------------------+-----------------------------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 8
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 9 [1/1] (3.25ns)   --->   "%s = alloca i32 1"   --->   Operation 9 'alloca' 's' <Predicate = true> <Delay = 3.25>
ST_1 : Operation 10 [1/1] (2.32ns)   --->   "%t = alloca i32 1" [src/sha3/fips202.c:558]   --->   Operation 10 'alloca' 't' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 11 [1/1] (2.32ns)   --->   "%t_38 = alloca i32 1" [src/sha3/fips202.c:558]   --->   Operation 11 'alloca' 't_38' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 12 [1/1] (2.32ns)   --->   "%t_39 = alloca i32 1" [src/sha3/fips202.c:558]   --->   Operation 12 'alloca' 't_39' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 13 [1/1] (2.32ns)   --->   "%t_40 = alloca i32 1" [src/sha3/fips202.c:558]   --->   Operation 13 'alloca' 't_40' <Predicate = true> <Delay = 2.32>
ST_1 : Operation 14 [2/2] (0.00ns)   --->   "%call_ln561 = call void @cshake256_simple_absorb.clone, i64 %s, i8 %in_r, i64 %KeccakF_RoundConstants" [src/sha3/fips202.c:561]   --->   Operation 14 'call' 'call_ln561' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 15 [1/2] (0.00ns)   --->   "%call_ln561 = call void @cshake256_simple_absorb.clone, i64 %s, i8 %in_r, i64 %KeccakF_RoundConstants" [src/sha3/fips202.c:561]   --->   Operation 15 'call' 'call_ln561' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 16 [2/2] (0.00ns)   --->   "%call_ln376 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [src/sha3/fips202.c:376->src/sha3/fips202.c:569]   --->   Operation 16 'call' 'call_ln376' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 17 [1/2] (0.00ns)   --->   "%call_ln376 = call void @KeccakF1600_StatePermute, i64 %s, i64 %KeccakF_RoundConstants" [src/sha3/fips202.c:376->src/sha3/fips202.c:569]   --->   Operation 17 'call' 'call_ln376' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 18 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cshake256_simple.32.clone_Pipeline_VITIS_LOOP_377_2, i8 %t_40, i8 %t_39, i8 %t_38, i8 %t, i64 %s"   --->   Operation 18 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 6 <SV = 5> <Delay = 4.95>
ST_6 : Operation 19 [1/2] (4.95ns)   --->   "%call_ln0 = call void @cshake256_simple.32.clone_Pipeline_VITIS_LOOP_377_2, i8 %t_40, i8 %t_39, i8 %t_38, i8 %t, i64 %s"   --->   Operation 19 'call' 'call_ln0' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 20 [2/2] (0.00ns)   --->   "%call_ln0 = call void @cshake256_simple.32.clone_Pipeline_VITIS_LOOP_570_1, i8 %t, i8 %t_38, i8 %t_39, i8 %t_40, i8 %output_r"   --->   Operation 20 'call' 'call_ln0' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 8 <SV = 7> <Delay = 4.95>
ST_8 : Operation 21 [1/1] (0.00ns)   --->   "%specbramwithbyteenable_ln0 = specbramwithbyteenable void @_ssdm_op_SpecBRAMWithByteEnable, i64 %s"   --->   Operation 21 'specbramwithbyteenable' 'specbramwithbyteenable_ln0' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 22 [1/2] (4.95ns)   --->   "%call_ln0 = call void @cshake256_simple.32.clone_Pipeline_VITIS_LOOP_570_1, i8 %t, i8 %t_38, i8 %t_39, i8 %t_40, i8 %output_r"   --->   Operation 22 'call' 'call_ln0' <Predicate = true> <Delay = 4.95> <CoreType = "Generic">   --->   Generic Core
ST_8 : Operation 23 [1/1] (0.00ns)   --->   "%ret_ln573 = ret" [src/sha3/fips202.c:573]   --->   Operation 23 'ret' 'ret_ln573' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ in_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ KeccakF_RoundConstants]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[11]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
s                          (alloca                ) [ 001111111]
t                          (alloca                ) [ 001111111]
t_38                       (alloca                ) [ 001111111]
t_39                       (alloca                ) [ 001111111]
t_40                       (alloca                ) [ 001111111]
call_ln561                 (call                  ) [ 000000000]
call_ln376                 (call                  ) [ 000000000]
call_ln0                   (call                  ) [ 000000000]
specbramwithbyteenable_ln0 (specbramwithbyteenable) [ 000000000]
call_ln0                   (call                  ) [ 000000000]
ret_ln573                  (ret                   ) [ 000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="output_r">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="in_r">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="KeccakF_RoundConstants">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF_RoundConstants"/><MemPortTyVec>1 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cshake256_simple_absorb.clone"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="KeccakF1600_StatePermute"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cshake256_simple.32.clone_Pipeline_VITIS_LOOP_377_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="cshake256_simple.32.clone_Pipeline_VITIS_LOOP_570_1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBRAMWithByteEnable"/></StgValue>
</bind>
</comp>

<comp id="18" class="1004" name="s_alloca_fu_18">
<pin_list>
<pin id="19" dir="0" index="0" bw="1" slack="0"/>
<pin id="20" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="s/1 "/>
</bind>
</comp>

<comp id="22" class="1004" name="t_alloca_fu_22">
<pin_list>
<pin id="23" dir="0" index="0" bw="1" slack="0"/>
<pin id="24" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t/1 "/>
</bind>
</comp>

<comp id="26" class="1004" name="t_38_alloca_fu_26">
<pin_list>
<pin id="27" dir="0" index="0" bw="1" slack="0"/>
<pin id="28" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_38/1 "/>
</bind>
</comp>

<comp id="30" class="1004" name="t_39_alloca_fu_30">
<pin_list>
<pin id="31" dir="0" index="0" bw="1" slack="0"/>
<pin id="32" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_39/1 "/>
</bind>
</comp>

<comp id="34" class="1004" name="t_40_alloca_fu_34">
<pin_list>
<pin id="35" dir="0" index="0" bw="1" slack="0"/>
<pin id="36" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_40/1 "/>
</bind>
</comp>

<comp id="38" class="1004" name="grp_cshake256_simple_absorb_clone_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="0" slack="0"/>
<pin id="40" dir="0" index="1" bw="64" slack="0"/>
<pin id="41" dir="0" index="2" bw="8" slack="0"/>
<pin id="42" dir="0" index="3" bw="64" slack="0"/>
<pin id="43" dir="1" index="4" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln561/1 "/>
</bind>
</comp>

<comp id="48" class="1004" name="grp_KeccakF1600_StatePermute_fu_48">
<pin_list>
<pin id="49" dir="0" index="0" bw="0" slack="0"/>
<pin id="50" dir="0" index="1" bw="64" slack="2147483647"/>
<pin id="51" dir="0" index="2" bw="64" slack="0"/>
<pin id="52" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln376/3 "/>
</bind>
</comp>

<comp id="55" class="1004" name="grp_cshake256_simple_32_clone_Pipeline_VITIS_LOOP_377_2_fu_55">
<pin_list>
<pin id="56" dir="0" index="0" bw="0" slack="0"/>
<pin id="57" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="58" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="59" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="60" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="61" dir="0" index="5" bw="64" slack="2147483647"/>
<pin id="62" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/5 "/>
</bind>
</comp>

<comp id="64" class="1004" name="grp_cshake256_simple_32_clone_Pipeline_VITIS_LOOP_570_1_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="0" slack="0"/>
<pin id="66" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="67" dir="0" index="2" bw="8" slack="2147483647"/>
<pin id="68" dir="0" index="3" bw="8" slack="2147483647"/>
<pin id="69" dir="0" index="4" bw="8" slack="2147483647"/>
<pin id="70" dir="0" index="5" bw="8" slack="0"/>
<pin id="71" dir="1" index="6" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln0/7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="21"><net_src comp="6" pin="0"/><net_sink comp="18" pin=0"/></net>

<net id="25"><net_src comp="6" pin="0"/><net_sink comp="22" pin=0"/></net>

<net id="29"><net_src comp="6" pin="0"/><net_sink comp="26" pin=0"/></net>

<net id="33"><net_src comp="6" pin="0"/><net_sink comp="30" pin=0"/></net>

<net id="37"><net_src comp="6" pin="0"/><net_sink comp="34" pin=0"/></net>

<net id="44"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="45"><net_src comp="18" pin="1"/><net_sink comp="38" pin=1"/></net>

<net id="46"><net_src comp="2" pin="0"/><net_sink comp="38" pin=2"/></net>

<net id="47"><net_src comp="4" pin="0"/><net_sink comp="38" pin=3"/></net>

<net id="53"><net_src comp="10" pin="0"/><net_sink comp="48" pin=0"/></net>

<net id="54"><net_src comp="4" pin="0"/><net_sink comp="48" pin=2"/></net>

<net id="63"><net_src comp="12" pin="0"/><net_sink comp="55" pin=0"/></net>

<net id="72"><net_src comp="14" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="73"><net_src comp="0" pin="0"/><net_sink comp="64" pin=5"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {7 8 }
 - Input state : 
	Port: cshake256_simple.32.clone : in_r | {1 2 }
	Port: cshake256_simple.32.clone : KeccakF_RoundConstants | {1 2 3 4 }
  - Chain level:
	State 1
		call_ln561 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|
| Operation|                        Functional Unit                        |   BRAM  |  Delay  |    FF   |   LUT   |   URAM  |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|
|          |            grp_cshake256_simple_absorb_clone_fu_38            |    0    | 38.2125 |   6837  |  16958  |    0    |
|   call   |               grp_KeccakF1600_StatePermute_fu_48              |    0    | 20.7445 |   6605  |  16657  |    0    |
|          | grp_cshake256_simple_32_clone_Pipeline_VITIS_LOOP_377_2_fu_55 |    0    |  1.588  |    15   |    35   |    0    |
|          | grp_cshake256_simple_32_clone_Pipeline_VITIS_LOOP_570_1_fu_64 |    0    |  6.352  |    34   |    82   |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|
|   Total  |                                                               |    0    |  66.897 |  13491  |  33732  |    0    |
|----------|---------------------------------------------------------------|---------|---------|---------|---------|---------|

Memories:
+----+--------+--------+--------+--------+
|    |  BRAM  |   FF   |   LUT  |  URAM  |
+----+--------+--------+--------+--------+
|  s |    4   |    0   |    0   |    0   |
|  t |    0   |   16   |    5   |    0   |
|t_38|    0   |   16   |    5   |    0   |
|t_39|    0   |   16   |    5   |    0   |
|t_40|    0   |   16   |    5   |    0   |
+----+--------+--------+--------+--------+
|Total|    4   |   64   |   20   |    0   |
+----+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+
|  Function |    0   |   66   |  13491 |  33732 |    0   |
|   Memory  |    4   |    -   |   64   |   20   |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+
|   Total   |    4   |   66   |  13555 |  33752 |    0   |
+-----------+--------+--------+--------+--------+--------+
