-- ==============================================================
-- RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
-- Version: 2022.1
-- Copyright (C) Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity krnl_globalSort_L3_seq_global_merge_L3 is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    p_read : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read9 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read11 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read12 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read13 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read14 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read15 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read16 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read17 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read18 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read19 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read20 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read21 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read22 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read23 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read24 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read25 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read26 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read27 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read28 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read29 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read30 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read31 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read32 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read33 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read34 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read35 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read36 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read37 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read38 : IN STD_LOGIC_VECTOR (31 downto 0);
    p_read39 : IN STD_LOGIC_VECTOR (31 downto 0);
    ap_return_0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_1 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_2 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_3 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_4 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_5 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_6 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_7 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_8 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_9 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_10 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_11 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_12 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_13 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_14 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_15 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_16 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_17 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_18 : OUT STD_LOGIC_VECTOR (31 downto 0);
    ap_return_19 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of krnl_globalSort_L3_seq_global_merge_L3 is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_state1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_ST_fsm_state2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_ST_fsm_state3 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_ST_fsm_state4 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv5_9 : STD_LOGIC_VECTOR (4 downto 0) := "01001";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv32_9 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001001";
    constant ap_const_lv4_F : STD_LOGIC_VECTOR (3 downto 0) := "1111";
    constant ap_const_lv4_E : STD_LOGIC_VECTOR (3 downto 0) := "1110";
    constant ap_const_lv4_D : STD_LOGIC_VECTOR (3 downto 0) := "1101";
    constant ap_const_lv4_C : STD_LOGIC_VECTOR (3 downto 0) := "1100";
    constant ap_const_lv4_B : STD_LOGIC_VECTOR (3 downto 0) := "1011";
    constant ap_const_lv4_A : STD_LOGIC_VECTOR (3 downto 0) := "1010";
    constant ap_const_lv4_9 : STD_LOGIC_VECTOR (3 downto 0) := "1001";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv4_8 : STD_LOGIC_VECTOR (3 downto 0) := "1000";
    constant ap_const_lv4_0 : STD_LOGIC_VECTOR (3 downto 0) := "0000";
    constant ap_const_lv4_7 : STD_LOGIC_VECTOR (3 downto 0) := "0111";
    constant ap_const_lv4_6 : STD_LOGIC_VECTOR (3 downto 0) := "0110";
    constant ap_const_lv4_1 : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    constant ap_const_lv4_5 : STD_LOGIC_VECTOR (3 downto 0) := "0101";
    constant ap_const_lv4_4 : STD_LOGIC_VECTOR (3 downto 0) := "0100";
    constant ap_const_lv4_2 : STD_LOGIC_VECTOR (3 downto 0) := "0010";
    constant ap_const_lv4_3 : STD_LOGIC_VECTOR (3 downto 0) := "0011";
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_FFFFFFFF : STD_LOGIC_VECTOR (31 downto 0) := "11111111111111111111111111111111";
    constant ap_const_lv5_1F : STD_LOGIC_VECTOR (4 downto 0) := "11111";

attribute shreg_extract : string;
    signal ap_CS_fsm : STD_LOGIC_VECTOR (3 downto 0) := "0001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_state1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state1 : signal is "none";
    signal idx_load_reg_1280 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_state2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state2 : signal is "none";
    signal tmp_3_fu_528_p3 : STD_LOGIC_VECTOR (0 downto 0);
    signal idx_1_load_reg_1286 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_start : STD_LOGIC;
    signal grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_done : STD_LOGIC;
    signal grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_idle : STD_LOGIC;
    signal grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_ready : STD_LOGIC;
    signal grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_idx_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_idx_out_ap_vld : STD_LOGIC;
    signal grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out_ap_vld : STD_LOGIC;
    signal grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_start_reg : STD_LOGIC := '0';
    signal ap_CS_fsm_state3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state3 : signal is "none";
    signal i_fu_134 : STD_LOGIC_VECTOR (4 downto 0);
    signal add_ln756_fu_901_p2 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_CS_fsm_state4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_state4 : signal is "none";
    signal idx_fu_138 : STD_LOGIC_VECTOR (31 downto 0);
    signal idx_4_fu_893_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal idx_1_fu_142 : STD_LOGIC_VECTOR (31 downto 0);
    signal idx_3_fu_885_p3 : STD_LOGIC_VECTOR (31 downto 0);
    signal id_9_060_fu_146 : STD_LOGIC_VECTOR (31 downto 0);
    signal id_0_fu_765_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln768_fu_722_p1 : STD_LOGIC_VECTOR (3 downto 0);
    signal id_8_061_fu_150 : STD_LOGIC_VECTOR (31 downto 0);
    signal dist_0_062_fu_154 : STD_LOGIC_VECTOR (31 downto 0);
    signal id_7_063_fu_158 : STD_LOGIC_VECTOR (31 downto 0);
    signal id_6_064_fu_162 : STD_LOGIC_VECTOR (31 downto 0);
    signal dist_1_065_fu_166 : STD_LOGIC_VECTOR (31 downto 0);
    signal id_5_066_fu_170 : STD_LOGIC_VECTOR (31 downto 0);
    signal id_4_067_fu_174 : STD_LOGIC_VECTOR (31 downto 0);
    signal dist_2_068_fu_178 : STD_LOGIC_VECTOR (31 downto 0);
    signal id_3_069_fu_182 : STD_LOGIC_VECTOR (31 downto 0);
    signal id_2_070_fu_186 : STD_LOGIC_VECTOR (31 downto 0);
    signal dist_3_071_fu_190 : STD_LOGIC_VECTOR (31 downto 0);
    signal id_1_072_fu_194 : STD_LOGIC_VECTOR (31 downto 0);
    signal id_0_073_fu_198 : STD_LOGIC_VECTOR (31 downto 0);
    signal dist_4_074_fu_202 : STD_LOGIC_VECTOR (31 downto 0);
    signal dist_9_075_fu_206 : STD_LOGIC_VECTOR (31 downto 0);
    signal dist_8_076_fu_210 : STD_LOGIC_VECTOR (31 downto 0);
    signal dist_5_077_fu_214 : STD_LOGIC_VECTOR (31 downto 0);
    signal dist_7_078_fu_218 : STD_LOGIC_VECTOR (31 downto 0);
    signal dist_6_079_fu_222 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_fu_725_p4 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_1_fu_733_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_2_fu_749_p12 : STD_LOGIC_VECTOR (31 downto 0);
    signal trunc_ln770_fu_881_p1 : STD_LOGIC_VECTOR (0 downto 0);
    signal idx_2_fu_875_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_NS_fsm : STD_LOGIC_VECTOR (3 downto 0);
    signal ap_ST_fsm_state1_blk : STD_LOGIC;
    signal ap_ST_fsm_state2_blk : STD_LOGIC;
    signal ap_ST_fsm_state3_blk : STD_LOGIC;
    signal ap_ST_fsm_state4_blk : STD_LOGIC;
    signal ap_ce_reg : STD_LOGIC;

    component krnl_globalSort_L3_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        idx : IN STD_LOGIC_VECTOR (31 downto 0);
        idx_1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read15 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read16 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read17 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read18 : IN STD_LOGIC_VECTOR (31 downto 0);
        p_read19 : IN STD_LOGIC_VECTOR (31 downto 0);
        min_idx_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        min_idx_out_ap_vld : OUT STD_LOGIC;
        min_value_out : OUT STD_LOGIC_VECTOR (31 downto 0);
        min_value_out_ap_vld : OUT STD_LOGIC );
    end component;


    component krnl_globalSort_L3_mux_232_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component krnl_globalSort_L3_mux_1032_32_1_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        din2_WIDTH : INTEGER;
        din3_WIDTH : INTEGER;
        din4_WIDTH : INTEGER;
        din5_WIDTH : INTEGER;
        din6_WIDTH : INTEGER;
        din7_WIDTH : INTEGER;
        din8_WIDTH : INTEGER;
        din9_WIDTH : INTEGER;
        din10_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        din2 : IN STD_LOGIC_VECTOR (31 downto 0);
        din3 : IN STD_LOGIC_VECTOR (31 downto 0);
        din4 : IN STD_LOGIC_VECTOR (31 downto 0);
        din5 : IN STD_LOGIC_VECTOR (31 downto 0);
        din6 : IN STD_LOGIC_VECTOR (31 downto 0);
        din7 : IN STD_LOGIC_VECTOR (31 downto 0);
        din8 : IN STD_LOGIC_VECTOR (31 downto 0);
        din9 : IN STD_LOGIC_VECTOR (31 downto 0);
        din10 : IN STD_LOGIC_VECTOR (31 downto 0);
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474 : component krnl_globalSort_L3_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_start,
        ap_done => grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_done,
        ap_idle => grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_idle,
        ap_ready => grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_ready,
        idx => idx_load_reg_1280,
        idx_1 => idx_1_load_reg_1286,
        p_read => p_read,
        p_read1 => p_read1,
        p_read2 => p_read2,
        p_read3 => p_read3,
        p_read4 => p_read4,
        p_read5 => p_read5,
        p_read6 => p_read6,
        p_read7 => p_read7,
        p_read8 => p_read8,
        p_read9 => p_read9,
        p_read10 => p_read10,
        p_read11 => p_read11,
        p_read12 => p_read12,
        p_read13 => p_read13,
        p_read14 => p_read14,
        p_read15 => p_read15,
        p_read16 => p_read16,
        p_read17 => p_read17,
        p_read18 => p_read18,
        p_read19 => p_read19,
        min_idx_out => grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_idx_out,
        min_idx_out_ap_vld => grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_idx_out_ap_vld,
        min_value_out => grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out,
        min_value_out_ap_vld => grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out_ap_vld);

    mux_232_32_1_1_U77 : component krnl_globalSort_L3_mux_232_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => idx_load_reg_1280,
        din1 => idx_1_load_reg_1286,
        din2 => grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_idx_out,
        dout => tmp_fu_725_p4);

    mux_1032_32_1_1_U78 : component krnl_globalSort_L3_mux_1032_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => p_read20,
        din1 => p_read21,
        din2 => p_read22,
        din3 => p_read23,
        din4 => p_read24,
        din5 => p_read25,
        din6 => p_read26,
        din7 => p_read27,
        din8 => p_read28,
        din9 => p_read29,
        din10 => tmp_fu_725_p4,
        dout => tmp_1_fu_733_p12);

    mux_1032_32_1_1_U79 : component krnl_globalSort_L3_mux_1032_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        din3_WIDTH => 32,
        din4_WIDTH => 32,
        din5_WIDTH => 32,
        din6_WIDTH => 32,
        din7_WIDTH => 32,
        din8_WIDTH => 32,
        din9_WIDTH => 32,
        din10_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => p_read30,
        din1 => p_read31,
        din2 => p_read32,
        din3 => p_read33,
        din4 => p_read34,
        din5 => p_read35,
        din6 => p_read36,
        din7 => p_read37,
        din8 => p_read38,
        din9 => p_read39,
        din10 => tmp_fu_725_p4,
        dout => tmp_2_fu_749_p12);

    mux_232_32_1_1_U80 : component krnl_globalSort_L3_mux_232_32_1_1
    generic map (
        ID => 1,
        NUM_STAGE => 1,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        din2_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        din0 => tmp_1_fu_733_p12,
        din1 => tmp_2_fu_749_p12,
        din2 => grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_idx_out,
        dout => id_0_fu_765_p4);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_state1;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_start_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_start_reg <= ap_const_logic_0;
            else
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_3_fu_528_p3 = ap_const_lv1_0))) then 
                    grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_start_reg <= ap_const_logic_1;
                elsif ((grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_ready = ap_const_logic_1)) then 
                    grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_start_reg <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;


    i_fu_134_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                i_fu_134 <= ap_const_lv5_9;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                i_fu_134 <= add_ln756_fu_901_p2;
            end if; 
        end if;
    end process;

    idx_1_fu_142_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                idx_1_fu_142 <= ap_const_lv32_9;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                idx_1_fu_142 <= idx_3_fu_885_p3;
            end if; 
        end if;
    end process;

    idx_fu_138_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
                idx_fu_138 <= ap_const_lv32_9;
            elsif ((ap_const_logic_1 = ap_CS_fsm_state4)) then 
                idx_fu_138 <= idx_4_fu_893_p3;
            end if; 
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln768_fu_722_p1 = ap_const_lv4_0) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                dist_0_062_fu_154 <= grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out;
                id_0_073_fu_198 <= id_0_fu_765_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln768_fu_722_p1 = ap_const_lv4_1) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                dist_1_065_fu_166 <= grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out;
                id_1_072_fu_194 <= id_0_fu_765_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln768_fu_722_p1 = ap_const_lv4_2) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                dist_2_068_fu_178 <= grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out;
                id_2_070_fu_186 <= id_0_fu_765_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln768_fu_722_p1 = ap_const_lv4_3) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                dist_3_071_fu_190 <= grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out;
                id_3_069_fu_182 <= id_0_fu_765_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln768_fu_722_p1 = ap_const_lv4_4) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                dist_4_074_fu_202 <= grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out;
                id_4_067_fu_174 <= id_0_fu_765_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln768_fu_722_p1 = ap_const_lv4_5) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                dist_5_077_fu_214 <= grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out;
                id_5_066_fu_170 <= id_0_fu_765_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln768_fu_722_p1 = ap_const_lv4_6) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                dist_6_079_fu_222 <= grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out;
                id_6_064_fu_162 <= id_0_fu_765_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln768_fu_722_p1 = ap_const_lv4_7) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                dist_7_078_fu_218 <= grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out;
                id_7_063_fu_158 <= id_0_fu_765_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((trunc_ln768_fu_722_p1 = ap_const_lv4_8) and (ap_const_logic_1 = ap_CS_fsm_state4))) then
                dist_8_076_fu_210 <= grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out;
                id_8_061_fu_150 <= id_0_fu_765_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state4) and ((trunc_ln768_fu_722_p1 = ap_const_lv4_9) or ((trunc_ln768_fu_722_p1 = ap_const_lv4_A) or ((trunc_ln768_fu_722_p1 = ap_const_lv4_B) or ((trunc_ln768_fu_722_p1 = ap_const_lv4_C) or ((trunc_ln768_fu_722_p1 = ap_const_lv4_D) or ((trunc_ln768_fu_722_p1 = ap_const_lv4_E) or (trunc_ln768_fu_722_p1 = ap_const_lv4_F))))))))) then
                dist_9_075_fu_206 <= grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_value_out;
                id_9_060_fu_146 <= id_0_fu_765_p4;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_3_fu_528_p3 = ap_const_lv1_0))) then
                idx_1_load_reg_1286 <= idx_1_fu_142;
                idx_load_reg_1280 <= idx_fu_138;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_CS_fsm_state1, ap_CS_fsm_state2, tmp_3_fu_528_p3, grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_done, ap_CS_fsm_state3)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_state1 => 
                if (((ap_start = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_state1))) then
                    ap_NS_fsm <= ap_ST_fsm_state2;
                else
                    ap_NS_fsm <= ap_ST_fsm_state1;
                end if;
            when ap_ST_fsm_state2 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_3_fu_528_p3 = ap_const_lv1_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state1;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state3 => 
                if (((ap_const_logic_1 = ap_CS_fsm_state3) and (grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_done = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_state4;
                else
                    ap_NS_fsm <= ap_ST_fsm_state3;
                end if;
            when ap_ST_fsm_state4 => 
                ap_NS_fsm <= ap_ST_fsm_state2;
            when others =>  
                ap_NS_fsm <= "XXXX";
        end case;
    end process;
    add_ln756_fu_901_p2 <= std_logic_vector(unsigned(i_fu_134) + unsigned(ap_const_lv5_1F));
    ap_CS_fsm_state1 <= ap_CS_fsm(0);
    ap_CS_fsm_state2 <= ap_CS_fsm(1);
    ap_CS_fsm_state3 <= ap_CS_fsm(2);
    ap_CS_fsm_state4 <= ap_CS_fsm(3);

    ap_ST_fsm_state1_blk_assign_proc : process(ap_start)
    begin
        if ((ap_start = ap_const_logic_0)) then 
            ap_ST_fsm_state1_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state1_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state2_blk <= ap_const_logic_0;

    ap_ST_fsm_state3_blk_assign_proc : process(grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_done)
    begin
        if ((grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_done = ap_const_logic_0)) then 
            ap_ST_fsm_state3_blk <= ap_const_logic_1;
        else 
            ap_ST_fsm_state3_blk <= ap_const_logic_0;
        end if; 
    end process;

    ap_ST_fsm_state4_blk <= ap_const_logic_0;

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_state1, ap_CS_fsm_state2, tmp_3_fu_528_p3)
    begin
        if ((((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_3_fu_528_p3 = ap_const_lv1_1)) or ((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_state1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_state1))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_CS_fsm_state2, tmp_3_fu_528_p3)
    begin
        if (((ap_const_logic_1 = ap_CS_fsm_state2) and (tmp_3_fu_528_p3 = ap_const_lv1_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;

    ap_return_0 <= dist_0_062_fu_154;
    ap_return_1 <= dist_1_065_fu_166;
    ap_return_10 <= id_0_073_fu_198;
    ap_return_11 <= id_1_072_fu_194;
    ap_return_12 <= id_2_070_fu_186;
    ap_return_13 <= id_3_069_fu_182;
    ap_return_14 <= id_4_067_fu_174;
    ap_return_15 <= id_5_066_fu_170;
    ap_return_16 <= id_6_064_fu_162;
    ap_return_17 <= id_7_063_fu_158;
    ap_return_18 <= id_8_061_fu_150;
    ap_return_19 <= id_9_060_fu_146;
    ap_return_2 <= dist_2_068_fu_178;
    ap_return_3 <= dist_3_071_fu_190;
    ap_return_4 <= dist_4_074_fu_202;
    ap_return_5 <= dist_5_077_fu_214;
    ap_return_6 <= dist_6_079_fu_222;
    ap_return_7 <= dist_7_078_fu_218;
    ap_return_8 <= dist_8_076_fu_210;
    ap_return_9 <= dist_9_075_fu_206;
    grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_start <= grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_ap_start_reg;
    idx_2_fu_875_p2 <= std_logic_vector(unsigned(tmp_fu_725_p4) + unsigned(ap_const_lv32_FFFFFFFF));
    idx_3_fu_885_p3 <= 
        idx_2_fu_875_p2 when (trunc_ln770_fu_881_p1(0) = '1') else 
        idx_1_fu_142;
    idx_4_fu_893_p3 <= 
        idx_fu_138 when (trunc_ln770_fu_881_p1(0) = '1') else 
        idx_2_fu_875_p2;
    tmp_3_fu_528_p3 <= i_fu_134(4 downto 4);
    trunc_ln768_fu_722_p1 <= i_fu_134(4 - 1 downto 0);
    trunc_ln770_fu_881_p1 <= grp_seq_global_merge_L3_Pipeline_VITIS_LOOP_760_3_fu_474_min_idx_out(1 - 1 downto 0);
end behav;
