// ==============================================================
// RTL generated by Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2021.2 (64-bit)
// Version: 2021.2
// Copyright (C) Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module ip_handler_top_ip_handler_check_ipv4_checksum_32_s (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_continue,
        ap_idle,
        ap_ready,
        iph_subSumsFifoOut_dout,
        iph_subSumsFifoOut_empty_n,
        iph_subSumsFifoOut_read,
        validChecksumFifo_din,
        validChecksumFifo_full_n,
        validChecksumFifo_write
);

parameter    ap_ST_fsm_pp0_stage0 = 1'd1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
input   ap_continue;
output   ap_idle;
output   ap_ready;
input  [543:0] iph_subSumsFifoOut_dout;
input   iph_subSumsFifoOut_empty_n;
output   iph_subSumsFifoOut_read;
output  [0:0] validChecksumFifo_din;
input   validChecksumFifo_full_n;
output   validChecksumFifo_write;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg iph_subSumsFifoOut_read;
reg validChecksumFifo_write;

(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
wire    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_enable_reg_pp0_iter2;
reg    ap_enable_reg_pp0_iter3;
reg    ap_enable_reg_pp0_iter4;
reg    ap_enable_reg_pp0_iter5;
reg    ap_idle_pp0;
wire   [0:0] tmp_i_nbreadreq_fu_290_p3;
reg    ap_done_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_block_state2_pp0_stage0_iter1;
wire    ap_block_state3_pp0_stage0_iter2;
wire    ap_block_state4_pp0_stage0_iter3;
wire    ap_block_state5_pp0_stage0_iter4;
reg   [0:0] tmp_i_reg_2857;
reg   [0:0] tmp_i_reg_2857_pp0_iter4_reg;
reg    ap_block_state6_pp0_stage0_iter5;
reg    ap_block_pp0_stage0_subdone;
reg    iph_subSumsFifoOut_blk_n;
wire    ap_block_pp0_stage0;
reg    validChecksumFifo_blk_n;
reg    ap_block_pp0_stage0_11001;
reg   [0:0] tmp_i_reg_2857_pp0_iter1_reg;
reg   [0:0] tmp_i_reg_2857_pp0_iter2_reg;
reg   [0:0] tmp_i_reg_2857_pp0_iter3_reg;
reg   [7:0] tmp_5_reg_2861;
reg   [7:0] tmp_6_reg_2866;
reg   [7:0] tmp_7_reg_2871;
reg   [7:0] tmp_8_reg_2876;
reg   [7:0] tmp_9_reg_2881;
reg   [7:0] tmp_s_reg_2886;
reg   [7:0] tmp_1_reg_2891;
reg   [7:0] tmp_2_reg_2896;
reg   [7:0] tmp_3_reg_2901;
reg   [7:0] tmp_4_reg_2906;
reg   [7:0] tmp_10_reg_2911;
reg   [7:0] tmp_11_reg_2916;
reg   [7:0] tmp_12_reg_2921;
reg   [7:0] tmp_13_reg_2926;
reg   [7:0] tmp_14_reg_2931;
reg   [7:0] tmp_15_reg_2936;
reg   [7:0] tmp_16_reg_2941;
reg   [7:0] tmp_17_reg_2946;
reg   [7:0] tmp_18_reg_2951;
reg   [7:0] tmp_19_reg_2956;
reg   [7:0] tmp_20_reg_2961;
reg   [7:0] trunc_ln144_1_reg_2966;
reg   [7:0] trunc_ln144_2_reg_2971;
reg   [7:0] trunc_ln144_3_reg_2976;
reg   [7:0] trunc_ln144_4_reg_2981;
reg   [7:0] trunc_ln144_5_reg_2986;
reg   [7:0] trunc_ln144_6_reg_2991;
wire   [7:0] trunc_ln885_fu_625_p1;
reg   [7:0] trunc_ln885_reg_2996;
reg   [7:0] trunc_ln885_1_reg_3001;
wire   [15:0] trunc_ln885_33_fu_639_p1;
reg   [15:0] trunc_ln885_33_reg_3006;
reg   [15:0] trunc_ln885_s_reg_3011;
reg   [0:0] tmp_reg_3016;
reg   [15:0] or_ln885_26_reg_3022;
reg   [7:0] trunc_ln885_3_reg_3027;
reg   [15:0] trunc_ln885_2_reg_3032;
reg   [0:0] tmp_35_reg_3037;
reg   [15:0] or_ln1_reg_3043;
reg   [7:0] trunc_ln885_5_reg_3048;
reg   [15:0] trunc_ln885_4_reg_3053;
reg   [0:0] tmp_36_reg_3058;
reg   [15:0] or_ln885_27_reg_3064;
reg   [7:0] trunc_ln885_7_reg_3069;
reg   [15:0] trunc_ln885_6_reg_3074;
reg   [0:0] tmp_37_reg_3079;
reg   [15:0] or_ln885_28_reg_3085;
reg   [15:0] or_ln885_29_reg_3090;
reg   [0:0] tmp_38_reg_3095;
reg   [15:0] or_ln885_30_reg_3101;
reg   [15:0] or_ln885_31_reg_3106;
reg   [0:0] tmp_39_reg_3111;
reg   [15:0] or_ln885_32_reg_3117;
reg   [15:0] or_ln885_33_reg_3122;
reg   [0:0] tmp_40_reg_3127;
reg   [15:0] or_ln885_34_reg_3133;
reg   [15:0] or_ln885_35_reg_3138;
reg   [0:0] tmp_41_reg_3143;
reg   [15:0] or_ln885_36_reg_3149;
reg   [15:0] or_ln885_37_reg_3154;
reg   [0:0] tmp_42_reg_3159;
reg   [15:0] or_ln885_38_reg_3165;
reg   [15:0] or_ln885_39_reg_3170;
reg   [0:0] tmp_43_reg_3175;
reg   [15:0] or_ln885_40_reg_3181;
reg   [15:0] or_ln885_41_reg_3186;
reg   [0:0] tmp_44_reg_3191;
reg   [15:0] or_ln885_42_reg_3197;
reg   [15:0] or_ln885_43_reg_3202;
reg   [0:0] tmp_45_reg_3207;
reg   [15:0] or_ln885_44_reg_3213;
reg   [15:0] or_ln885_45_reg_3218;
reg   [0:0] tmp_46_reg_3223;
reg   [15:0] or_ln885_46_reg_3229;
reg   [15:0] or_ln885_47_reg_3234;
reg   [0:0] tmp_47_reg_3239;
reg   [15:0] or_ln885_48_reg_3245;
reg   [15:0] or_ln885_49_reg_3250;
reg   [0:0] tmp_48_reg_3255;
reg   [15:0] or_ln885_50_reg_3261;
reg   [15:0] or_ln885_51_reg_3266;
reg   [0:0] tmp_49_reg_3271;
wire   [7:0] add_ln442_fu_1498_p2;
reg   [7:0] add_ln442_reg_3277;
wire   [7:0] add_ln442_1_fu_1534_p2;
reg   [7:0] add_ln442_1_reg_3282;
wire   [7:0] add_ln442_2_fu_1570_p2;
reg   [7:0] add_ln442_2_reg_3287;
wire   [7:0] add_ln442_3_fu_1606_p2;
reg   [7:0] add_ln442_3_reg_3292;
wire   [7:0] add_ln442_8_fu_1786_p2;
reg   [7:0] add_ln442_8_reg_3297;
wire   [7:0] add_ln442_9_fu_1822_p2;
reg   [7:0] add_ln442_9_reg_3302;
wire   [7:0] add_ln442_10_fu_1858_p2;
reg   [7:0] add_ln442_10_reg_3307;
wire   [7:0] add_ln442_11_fu_1894_p2;
reg   [7:0] add_ln442_11_reg_3312;
wire   [0:0] tmp_50_fu_2083_p3;
reg   [0:0] tmp_50_reg_3317;
reg   [7:0] trunc_ln4_reg_3322;
wire   [0:0] tmp_51_fu_2147_p3;
reg   [0:0] tmp_51_reg_3327;
reg   [7:0] trunc_ln452_1_reg_3332;
wire   [0:0] tmp_52_fu_2211_p3;
reg   [0:0] tmp_52_reg_3337;
reg   [7:0] trunc_ln452_2_reg_3342;
wire   [0:0] tmp_53_fu_2275_p3;
reg   [0:0] tmp_53_reg_3347;
reg   [7:0] trunc_ln452_3_reg_3352;
wire   [15:0] add_ln229_69_fu_2357_p2;
reg   [15:0] add_ln229_69_reg_3357;
wire   [15:0] add_ln229_70_fu_2411_p2;
reg   [15:0] add_ln229_70_reg_3363;
wire   [15:0] add_ln229_71_fu_2465_p2;
reg   [15:0] add_ln229_71_reg_3369;
wire   [15:0] add_ln229_72_fu_2519_p2;
reg   [15:0] add_ln229_72_reg_3375;
wire   [15:0] add_ln229_73_fu_2623_p2;
reg   [15:0] add_ln229_73_reg_3381;
wire   [15:0] add_ln229_74_fu_2663_p2;
reg   [15:0] add_ln229_74_reg_3387;
wire   [15:0] add_ln229_75_fu_2703_p2;
reg   [15:0] add_ln229_75_reg_3393;
wire   [15:0] add_ln229_76_fu_2743_p2;
reg   [15:0] add_ln229_76_reg_3399;
wire   [15:0] add_ln229_77_fu_2790_p2;
reg   [15:0] add_ln229_77_reg_3405;
wire   [15:0] add_ln229_78_fu_2812_p2;
reg   [15:0] add_ln229_78_reg_3411;
wire   [0:0] icmp_ln1064_fu_2851_p2;
reg   [0:0] icmp_ln1064_reg_3417;
reg    ap_block_pp0_stage0_01001;
wire   [16:0] tmp_sum_V_fu_315_p4;
wire   [16:0] trunc_ln144_fu_311_p1;
wire   [16:0] add_ln885_fu_653_p2;
wire   [16:0] tmp_sum_V_1_fu_325_p4;
wire   [16:0] or_ln_fu_677_p4;
wire   [16:0] add_ln885_30_fu_707_p2;
wire   [16:0] tmp_sum_V_2_fu_335_p4;
wire   [16:0] or_ln885_1_fu_731_p4;
wire   [16:0] add_ln885_31_fu_761_p2;
wire   [16:0] tmp_sum_V_3_fu_345_p4;
wire   [16:0] or_ln885_2_fu_785_p4;
wire   [16:0] add_ln885_32_fu_815_p2;
wire   [16:0] or_ln885_3_fu_839_p4;
wire   [16:0] or_ln885_4_fu_859_p4;
wire   [16:0] add_ln885_33_fu_869_p2;
wire   [16:0] or_ln885_5_fu_893_p4;
wire   [16:0] or_ln885_6_fu_913_p4;
wire   [16:0] add_ln885_34_fu_923_p2;
wire   [16:0] or_ln885_7_fu_947_p4;
wire   [16:0] or_ln885_8_fu_967_p4;
wire   [16:0] add_ln885_35_fu_977_p2;
wire   [16:0] or_ln885_9_fu_1001_p4;
wire   [16:0] or_ln885_s_fu_1021_p4;
wire   [16:0] add_ln885_36_fu_1031_p2;
wire   [16:0] or_ln885_10_fu_1055_p4;
wire   [16:0] or_ln885_11_fu_1075_p4;
wire   [16:0] add_ln885_37_fu_1085_p2;
wire   [16:0] or_ln885_12_fu_1109_p4;
wire   [16:0] or_ln885_13_fu_1129_p4;
wire   [16:0] add_ln885_38_fu_1139_p2;
wire   [16:0] or_ln885_14_fu_1163_p4;
wire   [16:0] or_ln885_15_fu_1183_p4;
wire   [16:0] add_ln885_39_fu_1193_p2;
wire   [16:0] or_ln885_16_fu_1217_p4;
wire   [16:0] or_ln885_17_fu_1237_p4;
wire   [16:0] add_ln885_40_fu_1247_p2;
wire   [16:0] or_ln885_18_fu_1271_p4;
wire   [16:0] or_ln885_19_fu_1291_p4;
wire   [16:0] add_ln885_41_fu_1301_p2;
wire   [16:0] or_ln885_20_fu_1325_p4;
wire   [16:0] or_ln885_21_fu_1345_p4;
wire   [16:0] add_ln885_42_fu_1355_p2;
wire   [16:0] or_ln885_22_fu_1379_p4;
wire   [16:0] or_ln885_23_fu_1399_p4;
wire   [16:0] add_ln885_43_fu_1409_p2;
wire   [16:0] or_ln885_25_fu_1453_p4;
wire   [16:0] or_ln885_24_fu_1433_p4;
wire   [16:0] add_ln885_44_fu_1463_p2;
wire   [15:0] zext_ln1691_fu_1477_p1;
wire   [15:0] add_ln229_fu_1483_p2;
wire   [7:0] zext_ln229_fu_1480_p1;
wire   [7:0] add_ln442_16_fu_1493_p2;
wire   [15:0] add_ln229_30_fu_1488_p2;
wire   [15:0] zext_ln1691_30_fu_1513_p1;
wire   [15:0] add_ln229_61_fu_1519_p2;
wire   [7:0] zext_ln229_1_fu_1516_p1;
wire   [7:0] add_ln442_17_fu_1529_p2;
wire   [15:0] add_ln229_32_fu_1524_p2;
wire   [15:0] zext_ln1691_31_fu_1549_p1;
wire   [15:0] add_ln229_63_fu_1555_p2;
wire   [7:0] zext_ln229_2_fu_1552_p1;
wire   [7:0] add_ln442_18_fu_1565_p2;
wire   [15:0] add_ln229_34_fu_1560_p2;
wire   [15:0] zext_ln1691_32_fu_1585_p1;
wire   [15:0] add_ln229_65_fu_1591_p2;
wire   [7:0] zext_ln229_3_fu_1588_p1;
wire   [7:0] add_ln442_19_fu_1601_p2;
wire   [15:0] add_ln229_36_fu_1596_p2;
wire   [15:0] zext_ln1691_33_fu_1621_p1;
wire   [15:0] add_ln229_67_fu_1627_p2;
wire   [7:0] zext_ln229_4_fu_1624_p1;
wire   [7:0] add_ln442_20_fu_1637_p2;
wire   [15:0] add_ln229_38_fu_1632_p2;
wire   [15:0] zext_ln1691_34_fu_1657_p1;
wire   [15:0] add_ln229_80_fu_1663_p2;
wire   [7:0] zext_ln229_5_fu_1660_p1;
wire   [7:0] add_ln442_21_fu_1673_p2;
wire   [15:0] add_ln229_40_fu_1668_p2;
wire   [15:0] zext_ln1691_35_fu_1693_p1;
wire   [15:0] add_ln229_81_fu_1699_p2;
wire   [7:0] zext_ln229_6_fu_1696_p1;
wire   [7:0] add_ln442_22_fu_1709_p2;
wire   [15:0] add_ln229_42_fu_1704_p2;
wire   [15:0] zext_ln1691_36_fu_1729_p1;
wire   [15:0] add_ln229_82_fu_1735_p2;
wire   [7:0] zext_ln229_7_fu_1732_p1;
wire   [7:0] add_ln442_23_fu_1745_p2;
wire   [15:0] add_ln229_44_fu_1740_p2;
wire   [15:0] zext_ln1691_37_fu_1765_p1;
wire   [15:0] add_ln229_83_fu_1771_p2;
wire   [7:0] zext_ln229_8_fu_1768_p1;
wire   [7:0] add_ln442_24_fu_1781_p2;
wire   [15:0] add_ln229_46_fu_1776_p2;
wire   [15:0] zext_ln1691_38_fu_1801_p1;
wire   [15:0] add_ln229_84_fu_1807_p2;
wire   [7:0] zext_ln229_9_fu_1804_p1;
wire   [7:0] add_ln442_25_fu_1817_p2;
wire   [15:0] add_ln229_48_fu_1812_p2;
wire   [15:0] zext_ln1691_39_fu_1837_p1;
wire   [15:0] add_ln229_85_fu_1843_p2;
wire   [7:0] zext_ln229_10_fu_1840_p1;
wire   [7:0] add_ln442_26_fu_1853_p2;
wire   [15:0] add_ln229_50_fu_1848_p2;
wire   [15:0] zext_ln1691_40_fu_1873_p1;
wire   [15:0] add_ln229_86_fu_1879_p2;
wire   [7:0] zext_ln229_11_fu_1876_p1;
wire   [7:0] add_ln442_27_fu_1889_p2;
wire   [15:0] add_ln229_52_fu_1884_p2;
wire   [15:0] zext_ln1691_41_fu_1909_p1;
wire   [15:0] add_ln229_87_fu_1915_p2;
wire   [7:0] zext_ln229_12_fu_1912_p1;
wire   [7:0] add_ln442_28_fu_1925_p2;
wire   [15:0] add_ln229_54_fu_1920_p2;
wire   [15:0] zext_ln1691_42_fu_1945_p1;
wire   [15:0] add_ln229_88_fu_1951_p2;
wire   [7:0] zext_ln229_13_fu_1948_p1;
wire   [7:0] add_ln442_29_fu_1961_p2;
wire   [15:0] add_ln229_56_fu_1956_p2;
wire   [15:0] zext_ln1691_43_fu_1981_p1;
wire   [15:0] add_ln229_89_fu_1987_p2;
wire   [7:0] zext_ln229_14_fu_1984_p1;
wire   [7:0] add_ln442_30_fu_1997_p2;
wire   [15:0] add_ln229_58_fu_1992_p2;
wire   [15:0] zext_ln1691_44_fu_2017_p1;
wire   [15:0] add_ln229_90_fu_2023_p2;
wire   [7:0] zext_ln229_15_fu_2020_p1;
wire   [7:0] add_ln442_31_fu_2033_p2;
wire   [15:0] add_ln229_60_fu_2028_p2;
wire   [7:0] trunc_ln442_8_fu_1791_p4;
wire   [15:0] tmp_17_i_fu_2053_p3;
wire   [7:0] trunc_ln3_fu_1503_p4;
wire   [15:0] tmp_18_i_fu_2065_p3;
wire   [16:0] zext_ln885_fu_2061_p1;
wire   [16:0] zext_ln885_30_fu_2073_p1;
wire   [16:0] add_ln885_45_fu_2077_p2;
wire   [15:0] zext_ln1691_45_fu_2091_p1;
wire   [15:0] add_ln229_91_fu_2095_p2;
wire   [15:0] add_ln229_62_fu_2101_p2;
wire   [7:0] trunc_ln442_9_fu_1827_p4;
wire   [15:0] tmp_19_i_fu_2117_p3;
wire   [7:0] trunc_ln442_1_fu_1539_p4;
wire   [15:0] tmp_20_i_fu_2129_p3;
wire   [16:0] zext_ln885_31_fu_2125_p1;
wire   [16:0] zext_ln885_32_fu_2137_p1;
wire   [16:0] add_ln885_46_fu_2141_p2;
wire   [15:0] zext_ln1691_46_fu_2155_p1;
wire   [15:0] add_ln229_92_fu_2159_p2;
wire   [15:0] add_ln229_64_fu_2165_p2;
wire   [7:0] trunc_ln442_s_fu_1863_p4;
wire   [15:0] tmp_21_i_fu_2181_p3;
wire   [7:0] trunc_ln442_2_fu_1575_p4;
wire   [15:0] tmp_22_i_fu_2193_p3;
wire   [16:0] zext_ln885_33_fu_2189_p1;
wire   [16:0] zext_ln885_34_fu_2201_p1;
wire   [16:0] add_ln885_47_fu_2205_p2;
wire   [15:0] zext_ln1691_47_fu_2219_p1;
wire   [15:0] add_ln229_93_fu_2223_p2;
wire   [15:0] add_ln229_66_fu_2229_p2;
wire   [7:0] trunc_ln442_10_fu_1899_p4;
wire   [15:0] tmp_23_i_fu_2245_p3;
wire   [7:0] trunc_ln442_3_fu_1611_p4;
wire   [15:0] tmp_24_i_fu_2257_p3;
wire   [16:0] zext_ln885_35_fu_2253_p1;
wire   [16:0] zext_ln885_36_fu_2265_p1;
wire   [16:0] add_ln885_48_fu_2269_p2;
wire   [15:0] zext_ln1691_48_fu_2283_p1;
wire   [15:0] add_ln229_94_fu_2287_p2;
wire   [15:0] add_ln229_68_fu_2293_p2;
wire   [7:0] trunc_ln442_11_fu_1935_p4;
wire   [7:0] add_ln442_12_fu_1930_p2;
wire   [15:0] tmp_25_i_fu_2309_p3;
wire   [7:0] trunc_ln442_4_fu_1647_p4;
wire   [7:0] add_ln442_4_fu_1642_p2;
wire   [15:0] tmp_26_i_fu_2321_p3;
wire   [16:0] zext_ln885_37_fu_2317_p1;
wire   [16:0] zext_ln885_38_fu_2329_p1;
wire   [16:0] add_ln885_49_fu_2333_p2;
wire   [0:0] tmp_54_fu_2339_p3;
wire   [15:0] zext_ln1691_49_fu_2347_p1;
wire   [15:0] add_ln229_95_fu_2351_p2;
wire   [7:0] trunc_ln442_12_fu_1971_p4;
wire   [7:0] add_ln442_13_fu_1966_p2;
wire   [15:0] tmp_27_i_fu_2363_p3;
wire   [7:0] trunc_ln442_5_fu_1683_p4;
wire   [7:0] add_ln442_5_fu_1678_p2;
wire   [15:0] tmp_28_i_fu_2375_p3;
wire   [16:0] zext_ln885_40_fu_2371_p1;
wire   [16:0] zext_ln885_41_fu_2383_p1;
wire   [16:0] add_ln885_50_fu_2387_p2;
wire   [0:0] tmp_55_fu_2393_p3;
wire   [15:0] zext_ln1691_50_fu_2401_p1;
wire   [15:0] add_ln229_96_fu_2405_p2;
wire   [7:0] trunc_ln442_13_fu_2007_p4;
wire   [7:0] add_ln442_14_fu_2002_p2;
wire   [15:0] tmp_29_i_fu_2417_p3;
wire   [7:0] trunc_ln442_6_fu_1719_p4;
wire   [7:0] add_ln442_6_fu_1714_p2;
wire   [15:0] tmp_30_i_fu_2429_p3;
wire   [16:0] zext_ln885_43_fu_2425_p1;
wire   [16:0] zext_ln885_44_fu_2437_p1;
wire   [16:0] add_ln885_51_fu_2441_p2;
wire   [0:0] tmp_56_fu_2447_p3;
wire   [15:0] zext_ln1691_51_fu_2455_p1;
wire   [15:0] add_ln229_97_fu_2459_p2;
wire   [7:0] trunc_ln442_14_fu_2043_p4;
wire   [7:0] add_ln442_15_fu_2038_p2;
wire   [15:0] tmp_31_i_fu_2471_p3;
wire   [7:0] trunc_ln442_7_fu_1755_p4;
wire   [7:0] add_ln442_7_fu_1750_p2;
wire   [15:0] tmp_32_i_fu_2483_p3;
wire   [16:0] zext_ln885_47_fu_2491_p1;
wire   [16:0] zext_ln885_46_fu_2479_p1;
wire   [16:0] add_ln885_52_fu_2495_p2;
wire   [0:0] tmp_57_fu_2501_p3;
wire   [15:0] zext_ln1691_52_fu_2509_p1;
wire   [15:0] add_ln229_98_fu_2513_p2;
wire   [7:0] zext_ln229_16_fu_2525_p1;
wire   [7:0] add_ln452_4_fu_2528_p2;
wire   [7:0] zext_ln229_17_fu_2538_p1;
wire   [7:0] add_ln452_5_fu_2541_p2;
wire   [7:0] zext_ln229_18_fu_2551_p1;
wire   [7:0] add_ln452_6_fu_2554_p2;
wire   [7:0] zext_ln229_19_fu_2564_p1;
wire   [7:0] add_ln452_7_fu_2567_p2;
wire   [7:0] add_ln452_fu_2533_p2;
wire   [15:0] tmp_33_i_fu_2589_p3;
wire   [16:0] zext_ln885_49_fu_2596_p1;
wire   [16:0] zext_ln885_39_fu_2577_p1;
wire   [16:0] add_ln885_53_fu_2600_p2;
wire   [0:0] tmp_58_fu_2606_p3;
wire   [15:0] zext_ln1691_53_fu_2614_p1;
wire   [15:0] add_ln229_99_fu_2618_p2;
wire   [7:0] add_ln452_1_fu_2546_p2;
wire   [15:0] tmp_34_i_fu_2629_p3;
wire   [16:0] zext_ln885_51_fu_2636_p1;
wire   [16:0] zext_ln885_42_fu_2580_p1;
wire   [16:0] add_ln885_54_fu_2640_p2;
wire   [0:0] tmp_59_fu_2646_p3;
wire   [15:0] zext_ln1691_54_fu_2654_p1;
wire   [15:0] add_ln229_100_fu_2658_p2;
wire   [7:0] add_ln452_2_fu_2559_p2;
wire   [15:0] tmp_35_i_fu_2669_p3;
wire   [16:0] zext_ln885_53_fu_2676_p1;
wire   [16:0] zext_ln885_45_fu_2583_p1;
wire   [16:0] add_ln885_55_fu_2680_p2;
wire   [0:0] tmp_60_fu_2686_p3;
wire   [15:0] zext_ln1691_55_fu_2694_p1;
wire   [15:0] add_ln229_101_fu_2698_p2;
wire   [7:0] add_ln452_3_fu_2572_p2;
wire   [15:0] tmp_36_i_fu_2709_p3;
wire   [16:0] zext_ln885_55_fu_2716_p1;
wire   [16:0] zext_ln885_48_fu_2586_p1;
wire   [16:0] add_ln885_56_fu_2720_p2;
wire   [0:0] tmp_61_fu_2726_p3;
wire   [15:0] zext_ln1691_56_fu_2734_p1;
wire   [15:0] add_ln229_102_fu_2738_p2;
wire   [16:0] zext_ln885_54_fu_2755_p1;
wire   [16:0] zext_ln885_50_fu_2749_p1;
wire   [16:0] zext_ln885_56_fu_2758_p1;
wire   [16:0] zext_ln885_52_fu_2752_p1;
wire   [16:0] add_ln885_57_fu_2761_p2;
wire   [0:0] tmp_62_fu_2773_p3;
wire   [15:0] zext_ln1691_57_fu_2781_p1;
wire   [15:0] add_ln229_103_fu_2785_p2;
wire   [16:0] add_ln885_58_fu_2767_p2;
wire   [0:0] tmp_63_fu_2795_p3;
wire   [15:0] zext_ln1691_59_fu_2803_p1;
wire   [15:0] add_ln229_104_fu_2807_p2;
wire   [16:0] zext_ln885_57_fu_2820_p1;
wire   [16:0] zext_ln1691_58_fu_2817_p1;
wire   [16:0] add_ln885_59_fu_2823_p2;
wire   [0:0] tmp_64_fu_2829_p3;
wire   [15:0] zext_ln1691_60_fu_2837_p1;
wire   [15:0] add_ln229_105_fu_2841_p2;
wire   [15:0] add_ln229_79_fu_2846_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_idle_pp0_0to4;
reg    ap_reset_idle_pp0;
wire    ap_enable_pp0;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 1'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter2 = 1'b0;
#0 ap_enable_reg_pp0_iter3 = 1'b0;
#0 ap_enable_reg_pp0_iter4 = 1'b0;
#0 ap_enable_reg_pp0_iter5 = 1'b0;
#0 ap_done_reg = 1'b0;
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage0_subdone) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
            ap_enable_reg_pp0_iter1 <= ap_start;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter2 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter3 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter3 <= ap_enable_reg_pp0_iter2;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter4 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter4 <= ap_enable_reg_pp0_iter3;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter5 <= 1'b0;
    end else begin
        if ((1'b0 == ap_block_pp0_stage0_subdone)) begin
            ap_enable_reg_pp0_iter5 <= ap_enable_reg_pp0_iter4;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_2857 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        add_ln229_69_reg_3357 <= add_ln229_69_fu_2357_p2;
        add_ln229_70_reg_3363 <= add_ln229_70_fu_2411_p2;
        add_ln229_71_reg_3369 <= add_ln229_71_fu_2465_p2;
        add_ln229_72_reg_3375 <= add_ln229_72_fu_2519_p2;
        add_ln442_10_reg_3307 <= add_ln442_10_fu_1858_p2;
        add_ln442_11_reg_3312 <= add_ln442_11_fu_1894_p2;
        add_ln442_1_reg_3282 <= add_ln442_1_fu_1534_p2;
        add_ln442_2_reg_3287 <= add_ln442_2_fu_1570_p2;
        add_ln442_3_reg_3292 <= add_ln442_3_fu_1606_p2;
        add_ln442_8_reg_3297 <= add_ln442_8_fu_1786_p2;
        add_ln442_9_reg_3302 <= add_ln442_9_fu_1822_p2;
        add_ln442_reg_3277 <= add_ln442_fu_1498_p2;
        tmp_50_reg_3317 <= add_ln885_45_fu_2077_p2[32'd16];
        tmp_51_reg_3327 <= add_ln885_46_fu_2141_p2[32'd16];
        tmp_52_reg_3337 <= add_ln885_47_fu_2205_p2[32'd16];
        tmp_53_reg_3347 <= add_ln885_48_fu_2269_p2[32'd16];
        trunc_ln452_1_reg_3332 <= {{add_ln229_64_fu_2165_p2[15:8]}};
        trunc_ln452_2_reg_3342 <= {{add_ln229_66_fu_2229_p2[15:8]}};
        trunc_ln452_3_reg_3352 <= {{add_ln229_68_fu_2293_p2[15:8]}};
        trunc_ln4_reg_3322 <= {{add_ln229_62_fu_2101_p2[15:8]}};
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2857_pp0_iter1_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln229_73_reg_3381 <= add_ln229_73_fu_2623_p2;
        add_ln229_74_reg_3387 <= add_ln229_74_fu_2663_p2;
        add_ln229_75_reg_3393 <= add_ln229_75_fu_2703_p2;
        add_ln229_76_reg_3399 <= add_ln229_76_fu_2743_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((tmp_i_reg_2857_pp0_iter2_reg == 1'd1) & (1'b0 == ap_block_pp0_stage0_11001))) begin
        add_ln229_77_reg_3405 <= add_ln229_77_fu_2790_p2;
        add_ln229_78_reg_3411 <= add_ln229_78_fu_2812_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_2857_pp0_iter3_reg == 1'd1))) begin
        icmp_ln1064_reg_3417 <= icmp_ln1064_fu_2851_p2;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        or_ln1_reg_3043 <= {{iph_subSumsFifoOut_dout[49:34]}};
        or_ln885_26_reg_3022 <= {{iph_subSumsFifoOut_dout[32:17]}};
        or_ln885_27_reg_3064 <= {{iph_subSumsFifoOut_dout[66:51]}};
        or_ln885_28_reg_3085 <= {{iph_subSumsFifoOut_dout[355:340]}};
        or_ln885_29_reg_3090 <= {{iph_subSumsFifoOut_dout[83:68]}};
        or_ln885_30_reg_3101 <= {{iph_subSumsFifoOut_dout[372:357]}};
        or_ln885_31_reg_3106 <= {{iph_subSumsFifoOut_dout[100:85]}};
        or_ln885_32_reg_3117 <= {{iph_subSumsFifoOut_dout[389:374]}};
        or_ln885_33_reg_3122 <= {{iph_subSumsFifoOut_dout[117:102]}};
        or_ln885_34_reg_3133 <= {{iph_subSumsFifoOut_dout[406:391]}};
        or_ln885_35_reg_3138 <= {{iph_subSumsFifoOut_dout[134:119]}};
        or_ln885_36_reg_3149 <= {{iph_subSumsFifoOut_dout[423:408]}};
        or_ln885_37_reg_3154 <= {{iph_subSumsFifoOut_dout[151:136]}};
        or_ln885_38_reg_3165 <= {{iph_subSumsFifoOut_dout[440:425]}};
        or_ln885_39_reg_3170 <= {{iph_subSumsFifoOut_dout[168:153]}};
        or_ln885_40_reg_3181 <= {{iph_subSumsFifoOut_dout[457:442]}};
        or_ln885_41_reg_3186 <= {{iph_subSumsFifoOut_dout[185:170]}};
        or_ln885_42_reg_3197 <= {{iph_subSumsFifoOut_dout[474:459]}};
        or_ln885_43_reg_3202 <= {{iph_subSumsFifoOut_dout[202:187]}};
        or_ln885_44_reg_3213 <= {{iph_subSumsFifoOut_dout[491:476]}};
        or_ln885_45_reg_3218 <= {{iph_subSumsFifoOut_dout[219:204]}};
        or_ln885_46_reg_3229 <= {{iph_subSumsFifoOut_dout[508:493]}};
        or_ln885_47_reg_3234 <= {{iph_subSumsFifoOut_dout[236:221]}};
        or_ln885_48_reg_3245 <= {{iph_subSumsFifoOut_dout[525:510]}};
        or_ln885_49_reg_3250 <= {{iph_subSumsFifoOut_dout[253:238]}};
        or_ln885_50_reg_3261 <= {{iph_subSumsFifoOut_dout[542:527]}};
        or_ln885_51_reg_3266 <= {{iph_subSumsFifoOut_dout[270:255]}};
        tmp_10_reg_2911 <= {{iph_subSumsFifoOut_dout[347:340]}};
        tmp_11_reg_2916 <= {{iph_subSumsFifoOut_dout[364:357]}};
        tmp_12_reg_2921 <= {{iph_subSumsFifoOut_dout[381:374]}};
        tmp_13_reg_2926 <= {{iph_subSumsFifoOut_dout[398:391]}};
        tmp_14_reg_2931 <= {{iph_subSumsFifoOut_dout[415:408]}};
        tmp_15_reg_2936 <= {{iph_subSumsFifoOut_dout[432:425]}};
        tmp_16_reg_2941 <= {{iph_subSumsFifoOut_dout[449:442]}};
        tmp_17_reg_2946 <= {{iph_subSumsFifoOut_dout[466:459]}};
        tmp_18_reg_2951 <= {{iph_subSumsFifoOut_dout[483:476]}};
        tmp_19_reg_2956 <= {{iph_subSumsFifoOut_dout[500:493]}};
        tmp_1_reg_2891 <= {{iph_subSumsFifoOut_dout[211:204]}};
        tmp_20_reg_2961 <= {{iph_subSumsFifoOut_dout[517:510]}};
        tmp_2_reg_2896 <= {{iph_subSumsFifoOut_dout[228:221]}};
        tmp_35_reg_3037 <= add_ln885_30_fu_707_p2[32'd16];
        tmp_36_reg_3058 <= add_ln885_31_fu_761_p2[32'd16];
        tmp_37_reg_3079 <= add_ln885_32_fu_815_p2[32'd16];
        tmp_38_reg_3095 <= add_ln885_33_fu_869_p2[32'd16];
        tmp_39_reg_3111 <= add_ln885_34_fu_923_p2[32'd16];
        tmp_3_reg_2901 <= {{iph_subSumsFifoOut_dout[245:238]}};
        tmp_40_reg_3127 <= add_ln885_35_fu_977_p2[32'd16];
        tmp_41_reg_3143 <= add_ln885_36_fu_1031_p2[32'd16];
        tmp_42_reg_3159 <= add_ln885_37_fu_1085_p2[32'd16];
        tmp_43_reg_3175 <= add_ln885_38_fu_1139_p2[32'd16];
        tmp_44_reg_3191 <= add_ln885_39_fu_1193_p2[32'd16];
        tmp_45_reg_3207 <= add_ln885_40_fu_1247_p2[32'd16];
        tmp_46_reg_3223 <= add_ln885_41_fu_1301_p2[32'd16];
        tmp_47_reg_3239 <= add_ln885_42_fu_1355_p2[32'd16];
        tmp_48_reg_3255 <= add_ln885_43_fu_1409_p2[32'd16];
        tmp_49_reg_3271 <= add_ln885_44_fu_1463_p2[32'd16];
        tmp_4_reg_2906 <= {{iph_subSumsFifoOut_dout[262:255]}};
        tmp_5_reg_2861 <= {{iph_subSumsFifoOut_dout[109:102]}};
        tmp_6_reg_2866 <= {{iph_subSumsFifoOut_dout[126:119]}};
        tmp_7_reg_2871 <= {{iph_subSumsFifoOut_dout[143:136]}};
        tmp_8_reg_2876 <= {{iph_subSumsFifoOut_dout[160:153]}};
        tmp_9_reg_2881 <= {{iph_subSumsFifoOut_dout[177:170]}};
        tmp_reg_3016 <= add_ln885_fu_653_p2[32'd16];
        tmp_s_reg_2886 <= {{iph_subSumsFifoOut_dout[194:187]}};
        trunc_ln144_1_reg_2966 <= {{iph_subSumsFifoOut_dout[24:17]}};
        trunc_ln144_2_reg_2971 <= {{iph_subSumsFifoOut_dout[41:34]}};
        trunc_ln144_3_reg_2976 <= {{iph_subSumsFifoOut_dout[58:51]}};
        trunc_ln144_4_reg_2981 <= {{iph_subSumsFifoOut_dout[75:68]}};
        trunc_ln144_5_reg_2986 <= {{iph_subSumsFifoOut_dout[92:85]}};
        trunc_ln144_6_reg_2991 <= {{iph_subSumsFifoOut_dout[534:527]}};
        trunc_ln885_1_reg_3001 <= {{iph_subSumsFifoOut_dout[279:272]}};
        trunc_ln885_2_reg_3032 <= {{iph_subSumsFifoOut_dout[304:289]}};
        trunc_ln885_33_reg_3006 <= trunc_ln885_33_fu_639_p1;
        trunc_ln885_3_reg_3027 <= {{iph_subSumsFifoOut_dout[296:289]}};
        trunc_ln885_4_reg_3053 <= {{iph_subSumsFifoOut_dout[321:306]}};
        trunc_ln885_5_reg_3048 <= {{iph_subSumsFifoOut_dout[313:306]}};
        trunc_ln885_6_reg_3074 <= {{iph_subSumsFifoOut_dout[338:323]}};
        trunc_ln885_7_reg_3069 <= {{iph_subSumsFifoOut_dout[330:323]}};
        trunc_ln885_reg_2996 <= trunc_ln885_fu_625_p1;
        trunc_ln885_s_reg_3011 <= {{iph_subSumsFifoOut_dout[287:272]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        tmp_i_reg_2857 <= tmp_i_nbreadreq_fu_290_p3;
        tmp_i_reg_2857_pp0_iter1_reg <= tmp_i_reg_2857;
    end
end

always @ (posedge ap_clk) begin
    if ((1'b0 == ap_block_pp0_stage0_11001)) begin
        tmp_i_reg_2857_pp0_iter2_reg <= tmp_i_reg_2857_pp0_iter1_reg;
        tmp_i_reg_2857_pp0_iter3_reg <= tmp_i_reg_2857_pp0_iter2_reg;
        tmp_i_reg_2857_pp0_iter4_reg <= tmp_i_reg_2857_pp0_iter3_reg;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = ap_done_reg;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter5 == 1'b0) & (ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter4 == 1'b0) & (ap_enable_reg_pp0_iter3 == 1'b0) & (ap_enable_reg_pp0_iter2 == 1'b0) & (ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0_0to4 = 1'b1;
    end else begin
        ap_idle_pp0_0to4 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (ap_idle_pp0_0to4 == 1'b1))) begin
        ap_reset_idle_pp0 = 1'b1;
    end else begin
        ap_reset_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_done_reg == 1'b0) & (tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        iph_subSumsFifoOut_blk_n = iph_subSumsFifoOut_empty_n;
    end else begin
        iph_subSumsFifoOut_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (ap_start == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        iph_subSumsFifoOut_read = 1'b1;
    end else begin
        iph_subSumsFifoOut_read = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (tmp_i_reg_2857_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        validChecksumFifo_blk_n = validChecksumFifo_full_n;
    end else begin
        validChecksumFifo_blk_n = 1'b1;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (tmp_i_reg_2857_pp0_iter4_reg == 1'd1) & (ap_enable_reg_pp0_iter5 == 1'b1))) begin
        validChecksumFifo_write = 1'b1;
    end else begin
        validChecksumFifo_write = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            ap_NS_fsm = ap_ST_fsm_pp0_stage0;
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign add_ln229_100_fu_2658_p2 = (add_ln229_70_reg_3363 + zext_ln1691_54_fu_2654_p1);

assign add_ln229_101_fu_2698_p2 = (add_ln229_71_reg_3369 + zext_ln1691_55_fu_2694_p1);

assign add_ln229_102_fu_2738_p2 = (add_ln229_72_reg_3375 + zext_ln1691_56_fu_2734_p1);

assign add_ln229_103_fu_2785_p2 = (add_ln229_73_reg_3381 + zext_ln1691_57_fu_2781_p1);

assign add_ln229_104_fu_2807_p2 = (add_ln229_74_reg_3387 + zext_ln1691_59_fu_2803_p1);

assign add_ln229_105_fu_2841_p2 = (add_ln229_77_reg_3405 + zext_ln1691_60_fu_2837_p1);

assign add_ln229_30_fu_1488_p2 = (add_ln229_fu_1483_p2 + trunc_ln885_s_reg_3011);

assign add_ln229_32_fu_1524_p2 = (add_ln229_61_fu_1519_p2 + trunc_ln885_2_reg_3032);

assign add_ln229_34_fu_1560_p2 = (add_ln229_63_fu_1555_p2 + trunc_ln885_4_reg_3053);

assign add_ln229_36_fu_1596_p2 = (add_ln229_65_fu_1591_p2 + trunc_ln885_6_reg_3074);

assign add_ln229_38_fu_1632_p2 = (add_ln229_67_fu_1627_p2 + or_ln885_28_reg_3085);

assign add_ln229_40_fu_1668_p2 = (add_ln229_80_fu_1663_p2 + or_ln885_30_reg_3101);

assign add_ln229_42_fu_1704_p2 = (add_ln229_81_fu_1699_p2 + or_ln885_32_reg_3117);

assign add_ln229_44_fu_1740_p2 = (add_ln229_82_fu_1735_p2 + or_ln885_34_reg_3133);

assign add_ln229_46_fu_1776_p2 = (add_ln229_83_fu_1771_p2 + or_ln885_36_reg_3149);

assign add_ln229_48_fu_1812_p2 = (add_ln229_84_fu_1807_p2 + or_ln885_38_reg_3165);

assign add_ln229_50_fu_1848_p2 = (add_ln229_85_fu_1843_p2 + or_ln885_40_reg_3181);

assign add_ln229_52_fu_1884_p2 = (add_ln229_86_fu_1879_p2 + or_ln885_42_reg_3197);

assign add_ln229_54_fu_1920_p2 = (add_ln229_87_fu_1915_p2 + or_ln885_44_reg_3213);

assign add_ln229_56_fu_1956_p2 = (add_ln229_88_fu_1951_p2 + or_ln885_46_reg_3229);

assign add_ln229_58_fu_1992_p2 = (add_ln229_89_fu_1987_p2 + or_ln885_48_reg_3245);

assign add_ln229_60_fu_2028_p2 = (add_ln229_90_fu_2023_p2 + or_ln885_51_reg_3266);

assign add_ln229_61_fu_1519_p2 = (or_ln885_26_reg_3022 + zext_ln1691_30_fu_1513_p1);

assign add_ln229_62_fu_2101_p2 = (add_ln229_91_fu_2095_p2 + tmp_17_i_fu_2053_p3);

assign add_ln229_63_fu_1555_p2 = (or_ln1_reg_3043 + zext_ln1691_31_fu_1549_p1);

assign add_ln229_64_fu_2165_p2 = (add_ln229_92_fu_2159_p2 + tmp_19_i_fu_2117_p3);

assign add_ln229_65_fu_1591_p2 = (or_ln885_27_reg_3064 + zext_ln1691_32_fu_1585_p1);

assign add_ln229_66_fu_2229_p2 = (add_ln229_93_fu_2223_p2 + tmp_21_i_fu_2181_p3);

assign add_ln229_67_fu_1627_p2 = (or_ln885_29_reg_3090 + zext_ln1691_33_fu_1621_p1);

assign add_ln229_68_fu_2293_p2 = (add_ln229_94_fu_2287_p2 + tmp_23_i_fu_2245_p3);

assign add_ln229_69_fu_2357_p2 = (add_ln229_95_fu_2351_p2 + tmp_25_i_fu_2309_p3);

assign add_ln229_70_fu_2411_p2 = (add_ln229_96_fu_2405_p2 + tmp_27_i_fu_2363_p3);

assign add_ln229_71_fu_2465_p2 = (add_ln229_97_fu_2459_p2 + tmp_29_i_fu_2417_p3);

assign add_ln229_72_fu_2519_p2 = (add_ln229_98_fu_2513_p2 + tmp_32_i_fu_2483_p3);

assign add_ln229_73_fu_2623_p2 = (add_ln229_99_fu_2618_p2 + tmp_33_i_fu_2589_p3);

assign add_ln229_74_fu_2663_p2 = (add_ln229_100_fu_2658_p2 + tmp_34_i_fu_2629_p3);

assign add_ln229_75_fu_2703_p2 = (add_ln229_101_fu_2698_p2 + tmp_35_i_fu_2669_p3);

assign add_ln229_76_fu_2743_p2 = (add_ln229_102_fu_2738_p2 + tmp_36_i_fu_2709_p3);

assign add_ln229_77_fu_2790_p2 = (add_ln229_103_fu_2785_p2 + add_ln229_75_reg_3393);

assign add_ln229_78_fu_2812_p2 = (add_ln229_104_fu_2807_p2 + add_ln229_76_reg_3399);

assign add_ln229_79_fu_2846_p2 = (add_ln229_105_fu_2841_p2 + add_ln229_78_reg_3411);

assign add_ln229_80_fu_1663_p2 = (or_ln885_31_reg_3106 + zext_ln1691_34_fu_1657_p1);

assign add_ln229_81_fu_1699_p2 = (or_ln885_33_reg_3122 + zext_ln1691_35_fu_1693_p1);

assign add_ln229_82_fu_1735_p2 = (or_ln885_35_reg_3138 + zext_ln1691_36_fu_1729_p1);

assign add_ln229_83_fu_1771_p2 = (or_ln885_37_reg_3154 + zext_ln1691_37_fu_1765_p1);

assign add_ln229_84_fu_1807_p2 = (or_ln885_39_reg_3170 + zext_ln1691_38_fu_1801_p1);

assign add_ln229_85_fu_1843_p2 = (or_ln885_41_reg_3186 + zext_ln1691_39_fu_1837_p1);

assign add_ln229_86_fu_1879_p2 = (or_ln885_43_reg_3202 + zext_ln1691_40_fu_1873_p1);

assign add_ln229_87_fu_1915_p2 = (or_ln885_45_reg_3218 + zext_ln1691_41_fu_1909_p1);

assign add_ln229_88_fu_1951_p2 = (or_ln885_47_reg_3234 + zext_ln1691_42_fu_1945_p1);

assign add_ln229_89_fu_1987_p2 = (or_ln885_49_reg_3250 + zext_ln1691_43_fu_1981_p1);

assign add_ln229_90_fu_2023_p2 = (or_ln885_50_reg_3261 + zext_ln1691_44_fu_2017_p1);

assign add_ln229_91_fu_2095_p2 = (tmp_18_i_fu_2065_p3 + zext_ln1691_45_fu_2091_p1);

assign add_ln229_92_fu_2159_p2 = (tmp_20_i_fu_2129_p3 + zext_ln1691_46_fu_2155_p1);

assign add_ln229_93_fu_2223_p2 = (tmp_22_i_fu_2193_p3 + zext_ln1691_47_fu_2219_p1);

assign add_ln229_94_fu_2287_p2 = (tmp_24_i_fu_2257_p3 + zext_ln1691_48_fu_2283_p1);

assign add_ln229_95_fu_2351_p2 = (tmp_26_i_fu_2321_p3 + zext_ln1691_49_fu_2347_p1);

assign add_ln229_96_fu_2405_p2 = (tmp_28_i_fu_2375_p3 + zext_ln1691_50_fu_2401_p1);

assign add_ln229_97_fu_2459_p2 = (tmp_30_i_fu_2429_p3 + zext_ln1691_51_fu_2455_p1);

assign add_ln229_98_fu_2513_p2 = (tmp_31_i_fu_2471_p3 + zext_ln1691_52_fu_2509_p1);

assign add_ln229_99_fu_2618_p2 = (add_ln229_69_reg_3357 + zext_ln1691_53_fu_2614_p1);

assign add_ln229_fu_1483_p2 = (trunc_ln885_33_reg_3006 + zext_ln1691_fu_1477_p1);

assign add_ln442_10_fu_1858_p2 = (add_ln442_26_fu_1853_p2 + tmp_16_reg_2941);

assign add_ln442_11_fu_1894_p2 = (add_ln442_27_fu_1889_p2 + tmp_17_reg_2946);

assign add_ln442_12_fu_1930_p2 = (add_ln442_28_fu_1925_p2 + tmp_18_reg_2951);

assign add_ln442_13_fu_1966_p2 = (add_ln442_29_fu_1961_p2 + tmp_19_reg_2956);

assign add_ln442_14_fu_2002_p2 = (add_ln442_30_fu_1997_p2 + tmp_20_reg_2961);

assign add_ln442_15_fu_2038_p2 = (add_ln442_31_fu_2033_p2 + tmp_4_reg_2906);

assign add_ln442_16_fu_1493_p2 = (trunc_ln885_reg_2996 + zext_ln229_fu_1480_p1);

assign add_ln442_17_fu_1529_p2 = (trunc_ln144_1_reg_2966 + zext_ln229_1_fu_1516_p1);

assign add_ln442_18_fu_1565_p2 = (trunc_ln144_2_reg_2971 + zext_ln229_2_fu_1552_p1);

assign add_ln442_19_fu_1601_p2 = (trunc_ln144_3_reg_2976 + zext_ln229_3_fu_1588_p1);

assign add_ln442_1_fu_1534_p2 = (add_ln442_17_fu_1529_p2 + trunc_ln885_3_reg_3027);

assign add_ln442_20_fu_1637_p2 = (trunc_ln144_4_reg_2981 + zext_ln229_4_fu_1624_p1);

assign add_ln442_21_fu_1673_p2 = (trunc_ln144_5_reg_2986 + zext_ln229_5_fu_1660_p1);

assign add_ln442_22_fu_1709_p2 = (tmp_5_reg_2861 + zext_ln229_6_fu_1696_p1);

assign add_ln442_23_fu_1745_p2 = (tmp_6_reg_2866 + zext_ln229_7_fu_1732_p1);

assign add_ln442_24_fu_1781_p2 = (tmp_7_reg_2871 + zext_ln229_8_fu_1768_p1);

assign add_ln442_25_fu_1817_p2 = (tmp_8_reg_2876 + zext_ln229_9_fu_1804_p1);

assign add_ln442_26_fu_1853_p2 = (tmp_9_reg_2881 + zext_ln229_10_fu_1840_p1);

assign add_ln442_27_fu_1889_p2 = (tmp_s_reg_2886 + zext_ln229_11_fu_1876_p1);

assign add_ln442_28_fu_1925_p2 = (tmp_1_reg_2891 + zext_ln229_12_fu_1912_p1);

assign add_ln442_29_fu_1961_p2 = (tmp_2_reg_2896 + zext_ln229_13_fu_1948_p1);

assign add_ln442_2_fu_1570_p2 = (add_ln442_18_fu_1565_p2 + trunc_ln885_5_reg_3048);

assign add_ln442_30_fu_1997_p2 = (tmp_3_reg_2901 + zext_ln229_14_fu_1984_p1);

assign add_ln442_31_fu_2033_p2 = (trunc_ln144_6_reg_2991 + zext_ln229_15_fu_2020_p1);

assign add_ln442_3_fu_1606_p2 = (add_ln442_19_fu_1601_p2 + trunc_ln885_7_reg_3069);

assign add_ln442_4_fu_1642_p2 = (add_ln442_20_fu_1637_p2 + tmp_10_reg_2911);

assign add_ln442_5_fu_1678_p2 = (add_ln442_21_fu_1673_p2 + tmp_11_reg_2916);

assign add_ln442_6_fu_1714_p2 = (add_ln442_22_fu_1709_p2 + tmp_12_reg_2921);

assign add_ln442_7_fu_1750_p2 = (add_ln442_23_fu_1745_p2 + tmp_13_reg_2926);

assign add_ln442_8_fu_1786_p2 = (add_ln442_24_fu_1781_p2 + tmp_14_reg_2931);

assign add_ln442_9_fu_1822_p2 = (add_ln442_25_fu_1817_p2 + tmp_15_reg_2936);

assign add_ln442_fu_1498_p2 = (add_ln442_16_fu_1493_p2 + trunc_ln885_1_reg_3001);

assign add_ln452_1_fu_2546_p2 = (add_ln452_5_fu_2541_p2 + add_ln442_9_reg_3302);

assign add_ln452_2_fu_2559_p2 = (add_ln452_6_fu_2554_p2 + add_ln442_10_reg_3307);

assign add_ln452_3_fu_2572_p2 = (add_ln452_7_fu_2567_p2 + add_ln442_11_reg_3312);

assign add_ln452_4_fu_2528_p2 = (add_ln442_reg_3277 + zext_ln229_16_fu_2525_p1);

assign add_ln452_5_fu_2541_p2 = (add_ln442_1_reg_3282 + zext_ln229_17_fu_2538_p1);

assign add_ln452_6_fu_2554_p2 = (add_ln442_2_reg_3287 + zext_ln229_18_fu_2551_p1);

assign add_ln452_7_fu_2567_p2 = (add_ln442_3_reg_3292 + zext_ln229_19_fu_2564_p1);

assign add_ln452_fu_2533_p2 = (add_ln452_4_fu_2528_p2 + add_ln442_8_reg_3297);

assign add_ln885_30_fu_707_p2 = (tmp_sum_V_1_fu_325_p4 + or_ln_fu_677_p4);

assign add_ln885_31_fu_761_p2 = (tmp_sum_V_2_fu_335_p4 + or_ln885_1_fu_731_p4);

assign add_ln885_32_fu_815_p2 = (tmp_sum_V_3_fu_345_p4 + or_ln885_2_fu_785_p4);

assign add_ln885_33_fu_869_p2 = (or_ln885_3_fu_839_p4 + or_ln885_4_fu_859_p4);

assign add_ln885_34_fu_923_p2 = (or_ln885_5_fu_893_p4 + or_ln885_6_fu_913_p4);

assign add_ln885_35_fu_977_p2 = (or_ln885_7_fu_947_p4 + or_ln885_8_fu_967_p4);

assign add_ln885_36_fu_1031_p2 = (or_ln885_9_fu_1001_p4 + or_ln885_s_fu_1021_p4);

assign add_ln885_37_fu_1085_p2 = (or_ln885_10_fu_1055_p4 + or_ln885_11_fu_1075_p4);

assign add_ln885_38_fu_1139_p2 = (or_ln885_12_fu_1109_p4 + or_ln885_13_fu_1129_p4);

assign add_ln885_39_fu_1193_p2 = (or_ln885_14_fu_1163_p4 + or_ln885_15_fu_1183_p4);

assign add_ln885_40_fu_1247_p2 = (or_ln885_16_fu_1217_p4 + or_ln885_17_fu_1237_p4);

assign add_ln885_41_fu_1301_p2 = (or_ln885_18_fu_1271_p4 + or_ln885_19_fu_1291_p4);

assign add_ln885_42_fu_1355_p2 = (or_ln885_20_fu_1325_p4 + or_ln885_21_fu_1345_p4);

assign add_ln885_43_fu_1409_p2 = (or_ln885_22_fu_1379_p4 + or_ln885_23_fu_1399_p4);

assign add_ln885_44_fu_1463_p2 = (or_ln885_25_fu_1453_p4 + or_ln885_24_fu_1433_p4);

assign add_ln885_45_fu_2077_p2 = (zext_ln885_fu_2061_p1 + zext_ln885_30_fu_2073_p1);

assign add_ln885_46_fu_2141_p2 = (zext_ln885_31_fu_2125_p1 + zext_ln885_32_fu_2137_p1);

assign add_ln885_47_fu_2205_p2 = (zext_ln885_33_fu_2189_p1 + zext_ln885_34_fu_2201_p1);

assign add_ln885_48_fu_2269_p2 = (zext_ln885_35_fu_2253_p1 + zext_ln885_36_fu_2265_p1);

assign add_ln885_49_fu_2333_p2 = (zext_ln885_37_fu_2317_p1 + zext_ln885_38_fu_2329_p1);

assign add_ln885_50_fu_2387_p2 = (zext_ln885_40_fu_2371_p1 + zext_ln885_41_fu_2383_p1);

assign add_ln885_51_fu_2441_p2 = (zext_ln885_43_fu_2425_p1 + zext_ln885_44_fu_2437_p1);

assign add_ln885_52_fu_2495_p2 = (zext_ln885_47_fu_2491_p1 + zext_ln885_46_fu_2479_p1);

assign add_ln885_53_fu_2600_p2 = (zext_ln885_49_fu_2596_p1 + zext_ln885_39_fu_2577_p1);

assign add_ln885_54_fu_2640_p2 = (zext_ln885_51_fu_2636_p1 + zext_ln885_42_fu_2580_p1);

assign add_ln885_55_fu_2680_p2 = (zext_ln885_53_fu_2676_p1 + zext_ln885_45_fu_2583_p1);

assign add_ln885_56_fu_2720_p2 = (zext_ln885_55_fu_2716_p1 + zext_ln885_48_fu_2586_p1);

assign add_ln885_57_fu_2761_p2 = (zext_ln885_54_fu_2755_p1 + zext_ln885_50_fu_2749_p1);

assign add_ln885_58_fu_2767_p2 = (zext_ln885_56_fu_2758_p1 + zext_ln885_52_fu_2752_p1);

assign add_ln885_59_fu_2823_p2 = (zext_ln885_57_fu_2820_p1 + zext_ln1691_58_fu_2817_p1);

assign add_ln885_fu_653_p2 = (tmp_sum_V_fu_315_p4 + trunc_ln144_fu_311_p1);

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_pp0_stage0_01001 = ((ap_done_reg == 1'b1) | ((tmp_i_reg_2857_pp0_iter4_reg == 1'd1) & (validChecksumFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (iph_subSumsFifoOut_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_11001 = ((ap_done_reg == 1'b1) | ((tmp_i_reg_2857_pp0_iter4_reg == 1'd1) & (validChecksumFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (iph_subSumsFifoOut_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_pp0_stage0_subdone = ((ap_done_reg == 1'b1) | ((tmp_i_reg_2857_pp0_iter4_reg == 1'd1) & (validChecksumFifo_full_n == 1'b0) & (ap_enable_reg_pp0_iter5 == 1'b1)) | ((ap_start == 1'b1) & ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (iph_subSumsFifoOut_empty_n == 1'b0)))));
end

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = ((ap_done_reg == 1'b1) | ((tmp_i_nbreadreq_fu_290_p3 == 1'd1) & (iph_subSumsFifoOut_empty_n == 1'b0)));
end

assign ap_block_state2_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage0_iter4 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state6_pp0_stage0_iter5 = ((tmp_i_reg_2857_pp0_iter4_reg == 1'd1) & (validChecksumFifo_full_n == 1'b0));
end

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_enable_reg_pp0_iter0 = ap_start;

assign icmp_ln1064_fu_2851_p2 = ((add_ln229_79_fu_2846_p2 == 16'd65535) ? 1'b1 : 1'b0);

assign or_ln885_10_fu_1055_p4 = {{iph_subSumsFifoOut_dout[424:408]}};

assign or_ln885_11_fu_1075_p4 = {{iph_subSumsFifoOut_dout[152:136]}};

assign or_ln885_12_fu_1109_p4 = {{iph_subSumsFifoOut_dout[441:425]}};

assign or_ln885_13_fu_1129_p4 = {{iph_subSumsFifoOut_dout[169:153]}};

assign or_ln885_14_fu_1163_p4 = {{iph_subSumsFifoOut_dout[458:442]}};

assign or_ln885_15_fu_1183_p4 = {{iph_subSumsFifoOut_dout[186:170]}};

assign or_ln885_16_fu_1217_p4 = {{iph_subSumsFifoOut_dout[475:459]}};

assign or_ln885_17_fu_1237_p4 = {{iph_subSumsFifoOut_dout[203:187]}};

assign or_ln885_18_fu_1271_p4 = {{iph_subSumsFifoOut_dout[492:476]}};

assign or_ln885_19_fu_1291_p4 = {{iph_subSumsFifoOut_dout[220:204]}};

assign or_ln885_1_fu_731_p4 = {{iph_subSumsFifoOut_dout[50:34]}};

assign or_ln885_20_fu_1325_p4 = {{iph_subSumsFifoOut_dout[509:493]}};

assign or_ln885_21_fu_1345_p4 = {{iph_subSumsFifoOut_dout[237:221]}};

assign or_ln885_22_fu_1379_p4 = {{iph_subSumsFifoOut_dout[526:510]}};

assign or_ln885_23_fu_1399_p4 = {{iph_subSumsFifoOut_dout[254:238]}};

assign or_ln885_24_fu_1433_p4 = {{iph_subSumsFifoOut_dout[543:527]}};

assign or_ln885_25_fu_1453_p4 = {{iph_subSumsFifoOut_dout[271:255]}};

assign or_ln885_2_fu_785_p4 = {{iph_subSumsFifoOut_dout[67:51]}};

assign or_ln885_3_fu_839_p4 = {{iph_subSumsFifoOut_dout[356:340]}};

assign or_ln885_4_fu_859_p4 = {{iph_subSumsFifoOut_dout[84:68]}};

assign or_ln885_5_fu_893_p4 = {{iph_subSumsFifoOut_dout[373:357]}};

assign or_ln885_6_fu_913_p4 = {{iph_subSumsFifoOut_dout[101:85]}};

assign or_ln885_7_fu_947_p4 = {{iph_subSumsFifoOut_dout[390:374]}};

assign or_ln885_8_fu_967_p4 = {{iph_subSumsFifoOut_dout[118:102]}};

assign or_ln885_9_fu_1001_p4 = {{iph_subSumsFifoOut_dout[407:391]}};

assign or_ln885_s_fu_1021_p4 = {{iph_subSumsFifoOut_dout[135:119]}};

assign or_ln_fu_677_p4 = {{iph_subSumsFifoOut_dout[33:17]}};

assign tmp_17_i_fu_2053_p3 = {{trunc_ln442_8_fu_1791_p4}, {add_ln442_8_fu_1786_p2}};

assign tmp_18_i_fu_2065_p3 = {{trunc_ln3_fu_1503_p4}, {add_ln442_fu_1498_p2}};

assign tmp_19_i_fu_2117_p3 = {{trunc_ln442_9_fu_1827_p4}, {add_ln442_9_fu_1822_p2}};

assign tmp_20_i_fu_2129_p3 = {{trunc_ln442_1_fu_1539_p4}, {add_ln442_1_fu_1534_p2}};

assign tmp_21_i_fu_2181_p3 = {{trunc_ln442_s_fu_1863_p4}, {add_ln442_10_fu_1858_p2}};

assign tmp_22_i_fu_2193_p3 = {{trunc_ln442_2_fu_1575_p4}, {add_ln442_2_fu_1570_p2}};

assign tmp_23_i_fu_2245_p3 = {{trunc_ln442_10_fu_1899_p4}, {add_ln442_11_fu_1894_p2}};

assign tmp_24_i_fu_2257_p3 = {{trunc_ln442_3_fu_1611_p4}, {add_ln442_3_fu_1606_p2}};

assign tmp_25_i_fu_2309_p3 = {{trunc_ln442_11_fu_1935_p4}, {add_ln442_12_fu_1930_p2}};

assign tmp_26_i_fu_2321_p3 = {{trunc_ln442_4_fu_1647_p4}, {add_ln442_4_fu_1642_p2}};

assign tmp_27_i_fu_2363_p3 = {{trunc_ln442_12_fu_1971_p4}, {add_ln442_13_fu_1966_p2}};

assign tmp_28_i_fu_2375_p3 = {{trunc_ln442_5_fu_1683_p4}, {add_ln442_5_fu_1678_p2}};

assign tmp_29_i_fu_2417_p3 = {{trunc_ln442_13_fu_2007_p4}, {add_ln442_14_fu_2002_p2}};

assign tmp_30_i_fu_2429_p3 = {{trunc_ln442_6_fu_1719_p4}, {add_ln442_6_fu_1714_p2}};

assign tmp_31_i_fu_2471_p3 = {{trunc_ln442_14_fu_2043_p4}, {add_ln442_15_fu_2038_p2}};

assign tmp_32_i_fu_2483_p3 = {{trunc_ln442_7_fu_1755_p4}, {add_ln442_7_fu_1750_p2}};

assign tmp_33_i_fu_2589_p3 = {{trunc_ln4_reg_3322}, {add_ln452_fu_2533_p2}};

assign tmp_34_i_fu_2629_p3 = {{trunc_ln452_1_reg_3332}, {add_ln452_1_fu_2546_p2}};

assign tmp_35_i_fu_2669_p3 = {{trunc_ln452_2_reg_3342}, {add_ln452_2_fu_2559_p2}};

assign tmp_36_i_fu_2709_p3 = {{trunc_ln452_3_reg_3352}, {add_ln452_3_fu_2572_p2}};

assign tmp_50_fu_2083_p3 = add_ln885_45_fu_2077_p2[32'd16];

assign tmp_51_fu_2147_p3 = add_ln885_46_fu_2141_p2[32'd16];

assign tmp_52_fu_2211_p3 = add_ln885_47_fu_2205_p2[32'd16];

assign tmp_53_fu_2275_p3 = add_ln885_48_fu_2269_p2[32'd16];

assign tmp_54_fu_2339_p3 = add_ln885_49_fu_2333_p2[32'd16];

assign tmp_55_fu_2393_p3 = add_ln885_50_fu_2387_p2[32'd16];

assign tmp_56_fu_2447_p3 = add_ln885_51_fu_2441_p2[32'd16];

assign tmp_57_fu_2501_p3 = add_ln885_52_fu_2495_p2[32'd16];

assign tmp_58_fu_2606_p3 = add_ln885_53_fu_2600_p2[32'd16];

assign tmp_59_fu_2646_p3 = add_ln885_54_fu_2640_p2[32'd16];

assign tmp_60_fu_2686_p3 = add_ln885_55_fu_2680_p2[32'd16];

assign tmp_61_fu_2726_p3 = add_ln885_56_fu_2720_p2[32'd16];

assign tmp_62_fu_2773_p3 = add_ln885_57_fu_2761_p2[32'd16];

assign tmp_63_fu_2795_p3 = add_ln885_58_fu_2767_p2[32'd16];

assign tmp_64_fu_2829_p3 = add_ln885_59_fu_2823_p2[32'd16];

assign tmp_i_nbreadreq_fu_290_p3 = iph_subSumsFifoOut_empty_n;

assign tmp_sum_V_1_fu_325_p4 = {{iph_subSumsFifoOut_dout[305:289]}};

assign tmp_sum_V_2_fu_335_p4 = {{iph_subSumsFifoOut_dout[322:306]}};

assign tmp_sum_V_3_fu_345_p4 = {{iph_subSumsFifoOut_dout[339:323]}};

assign tmp_sum_V_fu_315_p4 = {{iph_subSumsFifoOut_dout[288:272]}};

assign trunc_ln144_fu_311_p1 = iph_subSumsFifoOut_dout[16:0];

assign trunc_ln3_fu_1503_p4 = {{add_ln229_30_fu_1488_p2[15:8]}};

assign trunc_ln442_10_fu_1899_p4 = {{add_ln229_52_fu_1884_p2[15:8]}};

assign trunc_ln442_11_fu_1935_p4 = {{add_ln229_54_fu_1920_p2[15:8]}};

assign trunc_ln442_12_fu_1971_p4 = {{add_ln229_56_fu_1956_p2[15:8]}};

assign trunc_ln442_13_fu_2007_p4 = {{add_ln229_58_fu_1992_p2[15:8]}};

assign trunc_ln442_14_fu_2043_p4 = {{add_ln229_60_fu_2028_p2[15:8]}};

assign trunc_ln442_1_fu_1539_p4 = {{add_ln229_32_fu_1524_p2[15:8]}};

assign trunc_ln442_2_fu_1575_p4 = {{add_ln229_34_fu_1560_p2[15:8]}};

assign trunc_ln442_3_fu_1611_p4 = {{add_ln229_36_fu_1596_p2[15:8]}};

assign trunc_ln442_4_fu_1647_p4 = {{add_ln229_38_fu_1632_p2[15:8]}};

assign trunc_ln442_5_fu_1683_p4 = {{add_ln229_40_fu_1668_p2[15:8]}};

assign trunc_ln442_6_fu_1719_p4 = {{add_ln229_42_fu_1704_p2[15:8]}};

assign trunc_ln442_7_fu_1755_p4 = {{add_ln229_44_fu_1740_p2[15:8]}};

assign trunc_ln442_8_fu_1791_p4 = {{add_ln229_46_fu_1776_p2[15:8]}};

assign trunc_ln442_9_fu_1827_p4 = {{add_ln229_48_fu_1812_p2[15:8]}};

assign trunc_ln442_s_fu_1863_p4 = {{add_ln229_50_fu_1848_p2[15:8]}};

assign trunc_ln885_33_fu_639_p1 = iph_subSumsFifoOut_dout[15:0];

assign trunc_ln885_fu_625_p1 = iph_subSumsFifoOut_dout[7:0];

assign validChecksumFifo_din = icmp_ln1064_reg_3417;

assign zext_ln1691_30_fu_1513_p1 = tmp_35_reg_3037;

assign zext_ln1691_31_fu_1549_p1 = tmp_36_reg_3058;

assign zext_ln1691_32_fu_1585_p1 = tmp_37_reg_3079;

assign zext_ln1691_33_fu_1621_p1 = tmp_38_reg_3095;

assign zext_ln1691_34_fu_1657_p1 = tmp_39_reg_3111;

assign zext_ln1691_35_fu_1693_p1 = tmp_40_reg_3127;

assign zext_ln1691_36_fu_1729_p1 = tmp_41_reg_3143;

assign zext_ln1691_37_fu_1765_p1 = tmp_42_reg_3159;

assign zext_ln1691_38_fu_1801_p1 = tmp_43_reg_3175;

assign zext_ln1691_39_fu_1837_p1 = tmp_44_reg_3191;

assign zext_ln1691_40_fu_1873_p1 = tmp_45_reg_3207;

assign zext_ln1691_41_fu_1909_p1 = tmp_46_reg_3223;

assign zext_ln1691_42_fu_1945_p1 = tmp_47_reg_3239;

assign zext_ln1691_43_fu_1981_p1 = tmp_48_reg_3255;

assign zext_ln1691_44_fu_2017_p1 = tmp_49_reg_3271;

assign zext_ln1691_45_fu_2091_p1 = tmp_50_fu_2083_p3;

assign zext_ln1691_46_fu_2155_p1 = tmp_51_fu_2147_p3;

assign zext_ln1691_47_fu_2219_p1 = tmp_52_fu_2211_p3;

assign zext_ln1691_48_fu_2283_p1 = tmp_53_fu_2275_p3;

assign zext_ln1691_49_fu_2347_p1 = tmp_54_fu_2339_p3;

assign zext_ln1691_50_fu_2401_p1 = tmp_55_fu_2393_p3;

assign zext_ln1691_51_fu_2455_p1 = tmp_56_fu_2447_p3;

assign zext_ln1691_52_fu_2509_p1 = tmp_57_fu_2501_p3;

assign zext_ln1691_53_fu_2614_p1 = tmp_58_fu_2606_p3;

assign zext_ln1691_54_fu_2654_p1 = tmp_59_fu_2646_p3;

assign zext_ln1691_55_fu_2694_p1 = tmp_60_fu_2686_p3;

assign zext_ln1691_56_fu_2734_p1 = tmp_61_fu_2726_p3;

assign zext_ln1691_57_fu_2781_p1 = tmp_62_fu_2773_p3;

assign zext_ln1691_58_fu_2817_p1 = add_ln229_77_reg_3405;

assign zext_ln1691_59_fu_2803_p1 = tmp_63_fu_2795_p3;

assign zext_ln1691_60_fu_2837_p1 = tmp_64_fu_2829_p3;

assign zext_ln1691_fu_1477_p1 = tmp_reg_3016;

assign zext_ln229_10_fu_1840_p1 = tmp_44_reg_3191;

assign zext_ln229_11_fu_1876_p1 = tmp_45_reg_3207;

assign zext_ln229_12_fu_1912_p1 = tmp_46_reg_3223;

assign zext_ln229_13_fu_1948_p1 = tmp_47_reg_3239;

assign zext_ln229_14_fu_1984_p1 = tmp_48_reg_3255;

assign zext_ln229_15_fu_2020_p1 = tmp_49_reg_3271;

assign zext_ln229_16_fu_2525_p1 = tmp_50_reg_3317;

assign zext_ln229_17_fu_2538_p1 = tmp_51_reg_3327;

assign zext_ln229_18_fu_2551_p1 = tmp_52_reg_3337;

assign zext_ln229_19_fu_2564_p1 = tmp_53_reg_3347;

assign zext_ln229_1_fu_1516_p1 = tmp_35_reg_3037;

assign zext_ln229_2_fu_1552_p1 = tmp_36_reg_3058;

assign zext_ln229_3_fu_1588_p1 = tmp_37_reg_3079;

assign zext_ln229_4_fu_1624_p1 = tmp_38_reg_3095;

assign zext_ln229_5_fu_1660_p1 = tmp_39_reg_3111;

assign zext_ln229_6_fu_1696_p1 = tmp_40_reg_3127;

assign zext_ln229_7_fu_1732_p1 = tmp_41_reg_3143;

assign zext_ln229_8_fu_1768_p1 = tmp_42_reg_3159;

assign zext_ln229_9_fu_1804_p1 = tmp_43_reg_3175;

assign zext_ln229_fu_1480_p1 = tmp_reg_3016;

assign zext_ln885_30_fu_2073_p1 = tmp_18_i_fu_2065_p3;

assign zext_ln885_31_fu_2125_p1 = tmp_19_i_fu_2117_p3;

assign zext_ln885_32_fu_2137_p1 = tmp_20_i_fu_2129_p3;

assign zext_ln885_33_fu_2189_p1 = tmp_21_i_fu_2181_p3;

assign zext_ln885_34_fu_2201_p1 = tmp_22_i_fu_2193_p3;

assign zext_ln885_35_fu_2253_p1 = tmp_23_i_fu_2245_p3;

assign zext_ln885_36_fu_2265_p1 = tmp_24_i_fu_2257_p3;

assign zext_ln885_37_fu_2317_p1 = tmp_25_i_fu_2309_p3;

assign zext_ln885_38_fu_2329_p1 = tmp_26_i_fu_2321_p3;

assign zext_ln885_39_fu_2577_p1 = add_ln229_69_reg_3357;

assign zext_ln885_40_fu_2371_p1 = tmp_27_i_fu_2363_p3;

assign zext_ln885_41_fu_2383_p1 = tmp_28_i_fu_2375_p3;

assign zext_ln885_42_fu_2580_p1 = add_ln229_70_reg_3363;

assign zext_ln885_43_fu_2425_p1 = tmp_29_i_fu_2417_p3;

assign zext_ln885_44_fu_2437_p1 = tmp_30_i_fu_2429_p3;

assign zext_ln885_45_fu_2583_p1 = add_ln229_71_reg_3369;

assign zext_ln885_46_fu_2479_p1 = tmp_31_i_fu_2471_p3;

assign zext_ln885_47_fu_2491_p1 = tmp_32_i_fu_2483_p3;

assign zext_ln885_48_fu_2586_p1 = add_ln229_72_reg_3375;

assign zext_ln885_49_fu_2596_p1 = tmp_33_i_fu_2589_p3;

assign zext_ln885_50_fu_2749_p1 = add_ln229_73_reg_3381;

assign zext_ln885_51_fu_2636_p1 = tmp_34_i_fu_2629_p3;

assign zext_ln885_52_fu_2752_p1 = add_ln229_74_reg_3387;

assign zext_ln885_53_fu_2676_p1 = tmp_35_i_fu_2669_p3;

assign zext_ln885_54_fu_2755_p1 = add_ln229_75_reg_3393;

assign zext_ln885_55_fu_2716_p1 = tmp_36_i_fu_2709_p3;

assign zext_ln885_56_fu_2758_p1 = add_ln229_76_reg_3399;

assign zext_ln885_57_fu_2820_p1 = add_ln229_78_reg_3411;

assign zext_ln885_fu_2061_p1 = tmp_17_i_fu_2053_p3;

endmodule //ip_handler_top_ip_handler_check_ipv4_checksum_32_s
