

================================================================
== Vivado HLS Report for 'fft_streaming'
================================================================
* Date:           Thu Jul 13 07:37:51 2023

* Version:        2020.1 (Build 2897737 on Wed May 27 20:21:37 MDT 2020)
* Project:        fft_stages.proj
* Solution:       solution2
* Product family: zynquplus
* Target device:  xqzu5ev-ffrb900-1-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.635 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+----------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline |
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type   |
    +---------+---------+----------+----------+--------+--------+----------+
    |   559604|   568812| 5.596 ms | 5.688 ms |  279042|  283138| dataflow |
    +---------+---------+----------+----------+--------+--------+----------+

    + Detail: 
        * Instance: 
        +----------------+-------------+---------+---------+-----------+-----------+--------+--------+---------+
        |                |             |  Latency (cycles) |   Latency (absolute)  |     Interval    | Pipeline|
        |    Instance    |    Module   |   min   |   max   |    min    |    max    |   min  |   max  |   Type  |
        +----------------+-------------+---------+---------+-----------+-----------+--------+--------+---------+
        |fft_stage90_U0  |fft_stage90  |   279041|   283137|  2.790 ms |  2.831 ms |  279041|  283137|   none  |
        |fft_stage89_U0  |fft_stage89  |   139521|   141569|  1.395 ms |  1.416 ms |  139521|  141569|   none  |
        |fft_stage88_U0  |fft_stage88  |    69761|    70785|  0.698 ms |  0.708 ms |   69761|   70785|   none  |
        |fft_stage87_U0  |fft_stage87  |    34881|    35393|  0.349 ms |  0.354 ms |   34881|   35393|   none  |
        |fft_stage86_U0  |fft_stage86  |    17441|    17697|  0.174 ms |  0.177 ms |   17441|   17697|   none  |
        |fft_stage85_U0  |fft_stage85  |     8721|     8849| 87.210 us | 88.490 us |    8721|    8849|   none  |
        |fft_stage84_U0  |fft_stage84  |     4361|     4425| 43.610 us | 44.250 us |    4361|    4425|   none  |
        |fft_stage83_U0  |fft_stage83  |     2181|     2213| 21.810 us | 22.130 us |    2181|    2213|   none  |
        |fft_stage82_U0  |fft_stage82  |     1091|     1107| 10.910 us | 11.070 us |    1091|    1107|   none  |
        |fft_stage81_U0  |fft_stage81  |      546|      554|  5.460 us |  5.540 us |     546|     554|   none  |
        |bit_reverse_U0  |bit_reverse  |     2049|     3073| 20.490 us | 30.730 us |    2049|    3073|   none  |
        +----------------+-------------+---------+---------+-----------+-----------+--------+--------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  | URAM|
+-----------------+---------+-------+--------+--------+-----+
|DSP              |        -|      -|       -|       -|    -|
|Expression       |        -|      -|       0|     122|    -|
|FIFO             |        -|      -|       -|       -|    -|
|Instance         |      160|    600|   45972|  140517|    0|
|Memory           |       40|      -|       0|       0|    0|
|Multiplexer      |        -|      -|       -|     180|    -|
|Register         |        -|      -|      20|       -|    -|
+-----------------+---------+-------+--------+--------+-----+
|Total            |      200|    600|   45992|  140819|    0|
+-----------------+---------+-------+--------+--------+-----+
|Available        |      288|   1248|  234240|  117120|   64|
+-----------------+---------+-------+--------+--------+-----+
|Utilization (%)  |       69|     48|      19|     120|    0|
+-----------------+---------+-------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +----------------+-------------+---------+-------+------+-------+-----+
    |    Instance    |    Module   | BRAM_18K| DSP48E|  FF  |  LUT  | URAM|
    +----------------+-------------+---------+-------+------+-------+-----+
    |bit_reverse_U0  |bit_reverse  |        0|      0|    38|    151|    0|
    |fft_stage81_U0  |fft_stage81  |       16|     60|  4399|  13924|    0|
    |fft_stage82_U0  |fft_stage82  |       16|     60|  4607|  14042|    0|
    |fft_stage83_U0  |fft_stage83  |       16|     60|  4609|  14044|    0|
    |fft_stage84_U0  |fft_stage84  |       16|     60|  4611|  14047|    0|
    |fft_stage85_U0  |fft_stage85  |       16|     60|  4613|  14050|    0|
    |fft_stage86_U0  |fft_stage86  |       16|     60|  4615|  14050|    0|
    |fft_stage87_U0  |fft_stage87  |       16|     60|  4617|  14050|    0|
    |fft_stage88_U0  |fft_stage88  |       16|     60|  4619|  14052|    0|
    |fft_stage89_U0  |fft_stage89  |       16|     60|  4621|  14053|    0|
    |fft_stage90_U0  |fft_stage90  |       16|     60|  4623|  14054|    0|
    +----------------+-------------+---------+-------+------+-------+-----+
    |Total           |             |      160|    600| 45972| 140517|    0|
    +----------------+-------------+---------+-------+------+-------+-----+

    * DSP48E: 
    N/A

    * Memory: 
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |     Memory    |        Module        | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Stage1_R_V_U   |fft_streaming_StalbW  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage1_I_V_U   |fft_streaming_StalbW  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage2_R_V_U   |fft_streaming_Stancg  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage2_I_V_U   |fft_streaming_Stancg  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage3_R_V_U   |fft_streaming_Stancg  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage3_I_V_U   |fft_streaming_Stancg  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage4_R_V_U   |fft_streaming_Stancg  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage4_I_V_U   |fft_streaming_Stancg  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage5_R_V_U   |fft_streaming_Stancg  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage5_I_V_U   |fft_streaming_Stancg  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage6_R_V_U   |fft_streaming_Stancg  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage6_I_V_U   |fft_streaming_Stancg  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage7_R_V_U   |fft_streaming_Stancg  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage7_I_V_U   |fft_streaming_Stancg  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage8_R_V_U   |fft_streaming_Stancg  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage8_I_V_U   |fft_streaming_Stancg  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage9_R_V_U   |fft_streaming_Stancg  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage9_I_V_U   |fft_streaming_Stancg  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage10_R_V_U  |fft_streaming_Stancg  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    |Stage10_I_V_U  |fft_streaming_Stancg  |        2|  0|   0|    0|  1024|   22|     2|        45056|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total          |                      |       40|  0|   0|    0| 20480|  440|    40|       901120|
    +---------------+----------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name           | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |ap_channel_done_Stage10_I_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage10_R_V        |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage1_I_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage1_R_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage2_I_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage2_R_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage3_I_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage3_R_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage4_I_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage4_R_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage5_I_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage5_R_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage6_I_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage6_R_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage7_I_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage7_R_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage8_I_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage8_R_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage9_I_V         |    and   |      0|  0|   2|           1|           1|
    |ap_channel_done_Stage9_R_V         |    and   |      0|  0|   2|           1|           1|
    |ap_idle                            |    and   |      0|  0|   2|           1|           1|
    |bit_reverse_U0_ap_continue         |    and   |      0|  0|   2|           1|           1|
    |fft_stage81_U0_ap_continue         |    and   |      0|  0|   2|           1|           1|
    |fft_stage81_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |fft_stage82_U0_ap_continue         |    and   |      0|  0|   2|           1|           1|
    |fft_stage82_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |fft_stage83_U0_ap_continue         |    and   |      0|  0|   2|           1|           1|
    |fft_stage83_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |fft_stage84_U0_ap_continue         |    and   |      0|  0|   2|           1|           1|
    |fft_stage84_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |fft_stage85_U0_ap_continue         |    and   |      0|  0|   2|           1|           1|
    |fft_stage85_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |fft_stage86_U0_ap_continue         |    and   |      0|  0|   2|           1|           1|
    |fft_stage86_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |fft_stage87_U0_ap_continue         |    and   |      0|  0|   2|           1|           1|
    |fft_stage87_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |fft_stage88_U0_ap_continue         |    and   |      0|  0|   2|           1|           1|
    |fft_stage88_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |fft_stage89_U0_ap_continue         |    and   |      0|  0|   2|           1|           1|
    |fft_stage89_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |fft_stage90_U0_ap_start            |    and   |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage10_I_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage10_R_V  |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage1_I_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage1_R_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage2_I_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage2_R_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage3_I_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage3_R_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage4_I_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage4_R_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage5_I_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage5_R_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage6_I_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage6_R_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage7_I_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage7_R_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage8_I_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage8_R_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage9_I_V   |    or    |      0|  0|   2|           1|           1|
    |ap_sync_channel_write_Stage9_R_V   |    or    |      0|  0|   2|           1|           1|
    +-----------------------------------+----------+-------+---+----+------------+------------+
    |Total                              |          |      0|  0| 122|          61|          61|
    +-----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_channel_write_Stage10_I_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage10_R_V  |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage1_I_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage1_R_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage2_I_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage2_R_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage3_I_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage3_R_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage4_I_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage4_R_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage5_I_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage5_R_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage6_I_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage6_R_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage7_I_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage7_R_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage8_I_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage8_R_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage9_I_V   |   9|          2|    1|          2|
    |ap_sync_reg_channel_write_Stage9_R_V   |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  | 180|         40|   20|         40|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------+---+----+-----+-----------+
    |                  Name                 | FF| LUT| Bits| Const Bits|
    +---------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_channel_write_Stage10_I_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage10_R_V  |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage1_I_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage1_R_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage2_I_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage2_R_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage3_I_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage3_R_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage4_I_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage4_R_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage5_I_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage5_R_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage6_I_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage6_R_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage7_I_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage7_R_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage8_I_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage8_R_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage9_I_V   |  1|   0|    1|          0|
    |ap_sync_reg_channel_write_Stage9_R_V   |  1|   0|    1|          0|
    +---------------------------------------+---+----+-----+-----------+
    |Total                                  | 20|   0|   20|          0|
    +---------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+---------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object |    C Type    |
+------------------+-----+-----+------------+---------------+--------------+
|ap_clk            |  in |    1| ap_ctrl_hs | fft_streaming | return value |
|ap_rst            |  in |    1| ap_ctrl_hs | fft_streaming | return value |
|ap_start          |  in |    1| ap_ctrl_hs | fft_streaming | return value |
|ap_done           | out |    1| ap_ctrl_hs | fft_streaming | return value |
|ap_ready          | out |    1| ap_ctrl_hs | fft_streaming | return value |
|ap_idle           | out |    1| ap_ctrl_hs | fft_streaming | return value |
|X_R_V_address0    | out |   10|  ap_memory |     X_R_V     |     array    |
|X_R_V_ce0         | out |    1|  ap_memory |     X_R_V     |     array    |
|X_R_V_d0          | out |   22|  ap_memory |     X_R_V     |     array    |
|X_R_V_q0          |  in |   22|  ap_memory |     X_R_V     |     array    |
|X_R_V_we0         | out |    1|  ap_memory |     X_R_V     |     array    |
|X_R_V_address1    | out |   10|  ap_memory |     X_R_V     |     array    |
|X_R_V_ce1         | out |    1|  ap_memory |     X_R_V     |     array    |
|X_R_V_d1          | out |   22|  ap_memory |     X_R_V     |     array    |
|X_R_V_q1          |  in |   22|  ap_memory |     X_R_V     |     array    |
|X_R_V_we1         | out |    1|  ap_memory |     X_R_V     |     array    |
|X_I_V_address0    | out |   10|  ap_memory |     X_I_V     |     array    |
|X_I_V_ce0         | out |    1|  ap_memory |     X_I_V     |     array    |
|X_I_V_d0          | out |   22|  ap_memory |     X_I_V     |     array    |
|X_I_V_q0          |  in |   22|  ap_memory |     X_I_V     |     array    |
|X_I_V_we0         | out |    1|  ap_memory |     X_I_V     |     array    |
|X_I_V_address1    | out |   10|  ap_memory |     X_I_V     |     array    |
|X_I_V_ce1         | out |    1|  ap_memory |     X_I_V     |     array    |
|X_I_V_d1          | out |   22|  ap_memory |     X_I_V     |     array    |
|X_I_V_q1          |  in |   22|  ap_memory |     X_I_V     |     array    |
|X_I_V_we1         | out |    1|  ap_memory |     X_I_V     |     array    |
|OUT_R_V_address0  | out |   10|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_ce0       | out |    1|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_d0        | out |   22|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_q0        |  in |   22|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_we0       | out |    1|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_address1  | out |   10|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_ce1       | out |    1|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_d1        | out |   22|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_q1        |  in |   22|  ap_memory |    OUT_R_V    |     array    |
|OUT_R_V_we1       | out |    1|  ap_memory |    OUT_R_V    |     array    |
|OUT_I_V_address0  | out |   10|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_ce0       | out |    1|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_d0        | out |   22|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_q0        |  in |   22|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_we0       | out |    1|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_address1  | out |   10|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_ce1       | out |    1|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_d1        | out |   22|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_q1        |  in |   22|  ap_memory |    OUT_I_V    |     array    |
|OUT_I_V_we1       | out |    1|  ap_memory |    OUT_I_V    |     array    |
+------------------+-----+-----+------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 22
* Pipeline : 0
* Dataflow Pipeline: 1
  DF-Pipeline-0: Size = 22, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 23 [1/1] (1.35ns)   --->   "%Stage1_R_V = alloca [1024 x i22], align 4" [fft_stages.cpp:68]   --->   Operation 23 'alloca' 'Stage1_R_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 24 [1/1] (1.35ns)   --->   "%Stage1_I_V = alloca [1024 x i22], align 4" [fft_stages.cpp:68]   --->   Operation 24 'alloca' 'Stage1_I_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 25 [1/1] (1.35ns)   --->   "%Stage2_R_V = alloca [1024 x i22], align 4" [fft_stages.cpp:69]   --->   Operation 25 'alloca' 'Stage2_R_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 26 [1/1] (1.35ns)   --->   "%Stage2_I_V = alloca [1024 x i22], align 4" [fft_stages.cpp:69]   --->   Operation 26 'alloca' 'Stage2_I_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 27 [1/1] (1.35ns)   --->   "%Stage3_R_V = alloca [1024 x i22], align 4" [fft_stages.cpp:70]   --->   Operation 27 'alloca' 'Stage3_R_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 28 [1/1] (1.35ns)   --->   "%Stage3_I_V = alloca [1024 x i22], align 4" [fft_stages.cpp:70]   --->   Operation 28 'alloca' 'Stage3_I_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 29 [1/1] (1.35ns)   --->   "%Stage4_R_V = alloca [1024 x i22], align 4" [fft_stages.cpp:71]   --->   Operation 29 'alloca' 'Stage4_R_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 30 [1/1] (1.35ns)   --->   "%Stage4_I_V = alloca [1024 x i22], align 4" [fft_stages.cpp:71]   --->   Operation 30 'alloca' 'Stage4_I_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 31 [1/1] (1.35ns)   --->   "%Stage5_R_V = alloca [1024 x i22], align 4" [fft_stages.cpp:72]   --->   Operation 31 'alloca' 'Stage5_R_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 32 [1/1] (1.35ns)   --->   "%Stage5_I_V = alloca [1024 x i22], align 4" [fft_stages.cpp:72]   --->   Operation 32 'alloca' 'Stage5_I_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 33 [1/1] (1.35ns)   --->   "%Stage6_R_V = alloca [1024 x i22], align 4" [fft_stages.cpp:73]   --->   Operation 33 'alloca' 'Stage6_R_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 34 [1/1] (1.35ns)   --->   "%Stage6_I_V = alloca [1024 x i22], align 4" [fft_stages.cpp:73]   --->   Operation 34 'alloca' 'Stage6_I_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 35 [1/1] (1.35ns)   --->   "%Stage7_R_V = alloca [1024 x i22], align 4" [fft_stages.cpp:74]   --->   Operation 35 'alloca' 'Stage7_R_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 36 [1/1] (1.35ns)   --->   "%Stage7_I_V = alloca [1024 x i22], align 4" [fft_stages.cpp:74]   --->   Operation 36 'alloca' 'Stage7_I_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 37 [1/1] (1.35ns)   --->   "%Stage8_R_V = alloca [1024 x i22], align 4" [fft_stages.cpp:75]   --->   Operation 37 'alloca' 'Stage8_R_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 38 [1/1] (1.35ns)   --->   "%Stage8_I_V = alloca [1024 x i22], align 4" [fft_stages.cpp:75]   --->   Operation 38 'alloca' 'Stage8_I_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 39 [1/1] (1.35ns)   --->   "%Stage9_R_V = alloca [1024 x i22], align 4" [fft_stages.cpp:76]   --->   Operation 39 'alloca' 'Stage9_R_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 40 [1/1] (1.35ns)   --->   "%Stage9_I_V = alloca [1024 x i22], align 4" [fft_stages.cpp:76]   --->   Operation 40 'alloca' 'Stage9_I_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 41 [1/1] (1.35ns)   --->   "%Stage10_R_V = alloca [1024 x i22], align 4" [fft_stages.cpp:77]   --->   Operation 41 'alloca' 'Stage10_R_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 42 [1/1] (1.35ns)   --->   "%Stage10_I_V = alloca [1024 x i22], align 4" [fft_stages.cpp:77]   --->   Operation 42 'alloca' 'Stage10_I_V' <Predicate = true> <Delay = 1.35>
ST_1 : Operation 43 [2/2] (0.00ns)   --->   "call fastcc void @bit_reverse([1024 x i22]* %X_R_V, [1024 x i22]* %X_I_V, [1024 x i22]* %Stage1_R_V, [1024 x i22]* %Stage1_I_V)" [fft_stages.cpp:79]   --->   Operation 43 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 2 <SV = 1> <Delay = 0.00>
ST_2 : Operation 44 [1/2] (0.00ns)   --->   "call fastcc void @bit_reverse([1024 x i22]* %X_R_V, [1024 x i22]* %X_I_V, [1024 x i22]* %Stage1_R_V, [1024 x i22]* %Stage1_I_V)" [fft_stages.cpp:79]   --->   Operation 44 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 45 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage81([1024 x i22]* %Stage1_R_V, [1024 x i22]* %Stage1_I_V, [1024 x i22]* %Stage2_R_V, [1024 x i22]* %Stage2_I_V)" [fft_stages.cpp:80]   --->   Operation 45 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 4 <SV = 3> <Delay = 0.00>
ST_4 : Operation 46 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage81([1024 x i22]* %Stage1_R_V, [1024 x i22]* %Stage1_I_V, [1024 x i22]* %Stage2_R_V, [1024 x i22]* %Stage2_I_V)" [fft_stages.cpp:80]   --->   Operation 46 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 47 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage82([1024 x i22]* %Stage2_R_V, [1024 x i22]* %Stage2_I_V, [1024 x i22]* %Stage3_R_V, [1024 x i22]* %Stage3_I_V)" [fft_stages.cpp:81]   --->   Operation 47 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 0.00>
ST_6 : Operation 48 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage82([1024 x i22]* %Stage2_R_V, [1024 x i22]* %Stage2_I_V, [1024 x i22]* %Stage3_R_V, [1024 x i22]* %Stage3_I_V)" [fft_stages.cpp:81]   --->   Operation 48 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 0.00>
ST_7 : Operation 49 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage83([1024 x i22]* %Stage3_R_V, [1024 x i22]* %Stage3_I_V, [1024 x i22]* %Stage4_R_V, [1024 x i22]* %Stage4_I_V)" [fft_stages.cpp:82]   --->   Operation 49 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 8 <SV = 7> <Delay = 0.00>
ST_8 : Operation 50 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage83([1024 x i22]* %Stage3_R_V, [1024 x i22]* %Stage3_I_V, [1024 x i22]* %Stage4_R_V, [1024 x i22]* %Stage4_I_V)" [fft_stages.cpp:82]   --->   Operation 50 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 9 <SV = 8> <Delay = 0.00>
ST_9 : Operation 51 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage84([1024 x i22]* %Stage4_R_V, [1024 x i22]* %Stage4_I_V, [1024 x i22]* %Stage5_R_V, [1024 x i22]* %Stage5_I_V)" [fft_stages.cpp:83]   --->   Operation 51 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 10 <SV = 9> <Delay = 0.00>
ST_10 : Operation 52 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage84([1024 x i22]* %Stage4_R_V, [1024 x i22]* %Stage4_I_V, [1024 x i22]* %Stage5_R_V, [1024 x i22]* %Stage5_I_V)" [fft_stages.cpp:83]   --->   Operation 52 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 11 <SV = 10> <Delay = 0.00>
ST_11 : Operation 53 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage85([1024 x i22]* %Stage5_R_V, [1024 x i22]* %Stage5_I_V, [1024 x i22]* %Stage6_R_V, [1024 x i22]* %Stage6_I_V)" [fft_stages.cpp:84]   --->   Operation 53 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 12 <SV = 11> <Delay = 0.00>
ST_12 : Operation 54 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage85([1024 x i22]* %Stage5_R_V, [1024 x i22]* %Stage5_I_V, [1024 x i22]* %Stage6_R_V, [1024 x i22]* %Stage6_I_V)" [fft_stages.cpp:84]   --->   Operation 54 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 13 <SV = 12> <Delay = 0.00>
ST_13 : Operation 55 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage86([1024 x i22]* %Stage6_R_V, [1024 x i22]* %Stage6_I_V, [1024 x i22]* %Stage7_R_V, [1024 x i22]* %Stage7_I_V)" [fft_stages.cpp:85]   --->   Operation 55 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 14 <SV = 13> <Delay = 0.00>
ST_14 : Operation 56 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage86([1024 x i22]* %Stage6_R_V, [1024 x i22]* %Stage6_I_V, [1024 x i22]* %Stage7_R_V, [1024 x i22]* %Stage7_I_V)" [fft_stages.cpp:85]   --->   Operation 56 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 15 <SV = 14> <Delay = 0.00>
ST_15 : Operation 57 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage87([1024 x i22]* %Stage7_R_V, [1024 x i22]* %Stage7_I_V, [1024 x i22]* %Stage8_R_V, [1024 x i22]* %Stage8_I_V)" [fft_stages.cpp:86]   --->   Operation 57 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 16 <SV = 15> <Delay = 0.00>
ST_16 : Operation 58 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage87([1024 x i22]* %Stage7_R_V, [1024 x i22]* %Stage7_I_V, [1024 x i22]* %Stage8_R_V, [1024 x i22]* %Stage8_I_V)" [fft_stages.cpp:86]   --->   Operation 58 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 17 <SV = 16> <Delay = 0.00>
ST_17 : Operation 59 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage88([1024 x i22]* %Stage8_R_V, [1024 x i22]* %Stage8_I_V, [1024 x i22]* %Stage9_R_V, [1024 x i22]* %Stage9_I_V)" [fft_stages.cpp:87]   --->   Operation 59 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 18 <SV = 17> <Delay = 0.00>
ST_18 : Operation 60 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage88([1024 x i22]* %Stage8_R_V, [1024 x i22]* %Stage8_I_V, [1024 x i22]* %Stage9_R_V, [1024 x i22]* %Stage9_I_V)" [fft_stages.cpp:87]   --->   Operation 60 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 19 <SV = 18> <Delay = 0.00>
ST_19 : Operation 61 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage89([1024 x i22]* %Stage9_R_V, [1024 x i22]* %Stage9_I_V, [1024 x i22]* %Stage10_R_V, [1024 x i22]* %Stage10_I_V)" [fft_stages.cpp:88]   --->   Operation 61 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 20 <SV = 19> <Delay = 0.00>
ST_20 : Operation 62 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage89([1024 x i22]* %Stage9_R_V, [1024 x i22]* %Stage9_I_V, [1024 x i22]* %Stage10_R_V, [1024 x i22]* %Stage10_I_V)" [fft_stages.cpp:88]   --->   Operation 62 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 21 <SV = 20> <Delay = 0.00>
ST_21 : Operation 63 [2/2] (0.00ns)   --->   "call fastcc void @fft_stage90([1024 x i22]* %Stage10_R_V, [1024 x i22]* %Stage10_I_V, [1024 x i22]* %OUT_R_V, [1024 x i22]* %OUT_I_V)" [fft_stages.cpp:89]   --->   Operation 63 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 22 <SV = 21> <Delay = 0.00>
ST_22 : Operation 64 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecDataflowPipeline(i32 -1, i32 0, [1 x i8]* @p_str1) nounwind" [fft_stages.cpp:67]   --->   Operation 64 'specdataflowpipeline' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 65 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i22]* %X_R_V), !map !88"   --->   Operation 65 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 66 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i22]* %X_I_V), !map !94"   --->   Operation 66 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 67 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i22]* %OUT_R_V), !map !98"   --->   Operation 67 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 68 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([1024 x i22]* %OUT_I_V), !map !102"   --->   Operation 68 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 69 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([14 x i8]* @fft_streaming_str) nounwind"   --->   Operation 69 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 70 [1/2] (0.00ns)   --->   "call fastcc void @fft_stage90([1024 x i22]* %Stage10_R_V, [1024 x i22]* %Stage10_I_V, [1024 x i22]* %OUT_R_V, [1024 x i22]* %OUT_I_V)" [fft_stages.cpp:89]   --->   Operation 70 'call' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_22 : Operation 71 [1/1] (0.00ns)   --->   "ret void" [fft_stages.cpp:90]   --->   Operation 71 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ X_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ X_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ OUT_R_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ OUT_I_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ ref_4oPi_table_256_V]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_4]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_5]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_6]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_7]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
Port [ fourth_order_double_s]:  wired=0; compound=1; hidden=1; nouse=1; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=1; linkage=7; visibility=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
Stage1_R_V                (alloca              ) [ 00111000000000000000000]
Stage1_I_V                (alloca              ) [ 00111000000000000000000]
Stage2_R_V                (alloca              ) [ 00111110000000000000000]
Stage2_I_V                (alloca              ) [ 00111110000000000000000]
Stage3_R_V                (alloca              ) [ 00111111100000000000000]
Stage3_I_V                (alloca              ) [ 00111111100000000000000]
Stage4_R_V                (alloca              ) [ 00111111111000000000000]
Stage4_I_V                (alloca              ) [ 00111111111000000000000]
Stage5_R_V                (alloca              ) [ 00111111111110000000000]
Stage5_I_V                (alloca              ) [ 00111111111110000000000]
Stage6_R_V                (alloca              ) [ 00111111111111100000000]
Stage6_I_V                (alloca              ) [ 00111111111111100000000]
Stage7_R_V                (alloca              ) [ 00111111111111111000000]
Stage7_I_V                (alloca              ) [ 00111111111111111000000]
Stage8_R_V                (alloca              ) [ 00111111111111111110000]
Stage8_I_V                (alloca              ) [ 00111111111111111110000]
Stage9_R_V                (alloca              ) [ 00111111111111111111100]
Stage9_I_V                (alloca              ) [ 00111111111111111111100]
Stage10_R_V               (alloca              ) [ 00111111111111111111111]
Stage10_I_V               (alloca              ) [ 00111111111111111111111]
call_ln79                 (call                ) [ 00000000000000000000000]
call_ln80                 (call                ) [ 00000000000000000000000]
call_ln81                 (call                ) [ 00000000000000000000000]
call_ln82                 (call                ) [ 00000000000000000000000]
call_ln83                 (call                ) [ 00000000000000000000000]
call_ln84                 (call                ) [ 00000000000000000000000]
call_ln85                 (call                ) [ 00000000000000000000000]
call_ln86                 (call                ) [ 00000000000000000000000]
call_ln87                 (call                ) [ 00000000000000000000000]
call_ln88                 (call                ) [ 00000000000000000000000]
specdataflowpipeline_ln67 (specdataflowpipeline) [ 00000000000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000000000000000]
specbitsmap_ln0           (specbitsmap         ) [ 00000000000000000000000]
spectopmodule_ln0         (spectopmodule       ) [ 00000000000000000000000]
call_ln89                 (call                ) [ 00000000000000000000000]
ret_ln90                  (ret                 ) [ 00000000000000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="X_R_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_R_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="X_I_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="X_I_V"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="OUT_R_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_R_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="OUT_I_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="OUT_I_V"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="ref_4oPi_table_256_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="ref_4oPi_table_256_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="fourth_order_double_4">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_4"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="fourth_order_double_5">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_5"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="fourth_order_double_6">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_6"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="fourth_order_double_7">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_7"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="fourth_order_double_s">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fourth_order_double_s"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bit_reverse"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage81"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage82"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage83"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage84"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage85"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage86"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage87"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage88"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage89"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_stage90"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecDataflowPipeline"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str1"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="fft_streaming_str"/></StgValue>
</bind>
</comp>

<comp id="58" class="1004" name="Stage1_R_V_alloca_fu_58">
<pin_list>
<pin id="59" dir="0" index="0" bw="1" slack="0"/>
<pin id="60" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage1_R_V/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="Stage1_I_V_alloca_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="1" slack="0"/>
<pin id="64" dir="1" index="1" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage1_I_V/1 "/>
</bind>
</comp>

<comp id="66" class="1004" name="Stage2_R_V_alloca_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage2_R_V/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="Stage2_I_V_alloca_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage2_I_V/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="Stage3_R_V_alloca_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="1" slack="0"/>
<pin id="76" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage3_R_V/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="Stage3_I_V_alloca_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="1" slack="0"/>
<pin id="80" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage3_I_V/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="Stage4_R_V_alloca_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="1" slack="0"/>
<pin id="84" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage4_R_V/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="Stage4_I_V_alloca_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="1" slack="0"/>
<pin id="88" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage4_I_V/1 "/>
</bind>
</comp>

<comp id="90" class="1004" name="Stage5_R_V_alloca_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="1" slack="0"/>
<pin id="92" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage5_R_V/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="Stage5_I_V_alloca_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="1" slack="0"/>
<pin id="96" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage5_I_V/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="Stage6_R_V_alloca_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="1" slack="0"/>
<pin id="100" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage6_R_V/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="Stage6_I_V_alloca_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="1" slack="0"/>
<pin id="104" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage6_I_V/1 "/>
</bind>
</comp>

<comp id="106" class="1004" name="Stage7_R_V_alloca_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage7_R_V/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="Stage7_I_V_alloca_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage7_I_V/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="Stage8_R_V_alloca_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="1" slack="0"/>
<pin id="116" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage8_R_V/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="Stage8_I_V_alloca_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="1" slack="0"/>
<pin id="120" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage8_I_V/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="Stage9_R_V_alloca_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="1" slack="0"/>
<pin id="124" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage9_R_V/1 "/>
</bind>
</comp>

<comp id="126" class="1004" name="Stage9_I_V_alloca_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="1" slack="0"/>
<pin id="128" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage9_I_V/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="Stage10_R_V_alloca_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="1" slack="0"/>
<pin id="132" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage10_R_V/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="Stage10_I_V_alloca_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="0"/>
<pin id="136" dir="1" index="1" bw="22" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="Stage10_I_V/1 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fft_stage90_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="0" slack="0"/>
<pin id="140" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="141" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="142" dir="0" index="3" bw="22" slack="0"/>
<pin id="143" dir="0" index="4" bw="22" slack="0"/>
<pin id="144" dir="0" index="5" bw="256" slack="0"/>
<pin id="145" dir="0" index="6" bw="59" slack="0"/>
<pin id="146" dir="0" index="7" bw="52" slack="0"/>
<pin id="147" dir="0" index="8" bw="44" slack="0"/>
<pin id="148" dir="0" index="9" bw="33" slack="0"/>
<pin id="149" dir="0" index="10" bw="25" slack="0"/>
<pin id="150" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln89/21 "/>
</bind>
</comp>

<comp id="160" class="1004" name="grp_fft_stage89_fu_160">
<pin_list>
<pin id="161" dir="0" index="0" bw="0" slack="0"/>
<pin id="162" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="163" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="164" dir="0" index="3" bw="22" slack="2147483647"/>
<pin id="165" dir="0" index="4" bw="22" slack="2147483647"/>
<pin id="166" dir="0" index="5" bw="256" slack="0"/>
<pin id="167" dir="0" index="6" bw="59" slack="0"/>
<pin id="168" dir="0" index="7" bw="52" slack="0"/>
<pin id="169" dir="0" index="8" bw="44" slack="0"/>
<pin id="170" dir="0" index="9" bw="33" slack="0"/>
<pin id="171" dir="0" index="10" bw="25" slack="0"/>
<pin id="172" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln88/19 "/>
</bind>
</comp>

<comp id="180" class="1004" name="grp_fft_stage88_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="0" slack="0"/>
<pin id="182" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="184" dir="0" index="3" bw="22" slack="2147483647"/>
<pin id="185" dir="0" index="4" bw="22" slack="2147483647"/>
<pin id="186" dir="0" index="5" bw="256" slack="0"/>
<pin id="187" dir="0" index="6" bw="59" slack="0"/>
<pin id="188" dir="0" index="7" bw="52" slack="0"/>
<pin id="189" dir="0" index="8" bw="44" slack="0"/>
<pin id="190" dir="0" index="9" bw="33" slack="0"/>
<pin id="191" dir="0" index="10" bw="25" slack="0"/>
<pin id="192" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln87/17 "/>
</bind>
</comp>

<comp id="200" class="1004" name="grp_fft_stage87_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="0" slack="0"/>
<pin id="202" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="203" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="204" dir="0" index="3" bw="22" slack="2147483647"/>
<pin id="205" dir="0" index="4" bw="22" slack="2147483647"/>
<pin id="206" dir="0" index="5" bw="256" slack="0"/>
<pin id="207" dir="0" index="6" bw="59" slack="0"/>
<pin id="208" dir="0" index="7" bw="52" slack="0"/>
<pin id="209" dir="0" index="8" bw="44" slack="0"/>
<pin id="210" dir="0" index="9" bw="33" slack="0"/>
<pin id="211" dir="0" index="10" bw="25" slack="0"/>
<pin id="212" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln86/15 "/>
</bind>
</comp>

<comp id="220" class="1004" name="grp_fft_stage86_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="0" slack="0"/>
<pin id="222" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="223" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="224" dir="0" index="3" bw="22" slack="2147483647"/>
<pin id="225" dir="0" index="4" bw="22" slack="2147483647"/>
<pin id="226" dir="0" index="5" bw="256" slack="0"/>
<pin id="227" dir="0" index="6" bw="59" slack="0"/>
<pin id="228" dir="0" index="7" bw="52" slack="0"/>
<pin id="229" dir="0" index="8" bw="44" slack="0"/>
<pin id="230" dir="0" index="9" bw="33" slack="0"/>
<pin id="231" dir="0" index="10" bw="25" slack="0"/>
<pin id="232" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln85/13 "/>
</bind>
</comp>

<comp id="240" class="1004" name="grp_fft_stage85_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="0" slack="0"/>
<pin id="242" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="243" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="244" dir="0" index="3" bw="22" slack="2147483647"/>
<pin id="245" dir="0" index="4" bw="22" slack="2147483647"/>
<pin id="246" dir="0" index="5" bw="256" slack="0"/>
<pin id="247" dir="0" index="6" bw="59" slack="0"/>
<pin id="248" dir="0" index="7" bw="52" slack="0"/>
<pin id="249" dir="0" index="8" bw="44" slack="0"/>
<pin id="250" dir="0" index="9" bw="33" slack="0"/>
<pin id="251" dir="0" index="10" bw="25" slack="0"/>
<pin id="252" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln84/11 "/>
</bind>
</comp>

<comp id="260" class="1004" name="grp_fft_stage84_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="0" slack="0"/>
<pin id="262" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="263" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="264" dir="0" index="3" bw="22" slack="2147483647"/>
<pin id="265" dir="0" index="4" bw="22" slack="2147483647"/>
<pin id="266" dir="0" index="5" bw="256" slack="0"/>
<pin id="267" dir="0" index="6" bw="59" slack="0"/>
<pin id="268" dir="0" index="7" bw="52" slack="0"/>
<pin id="269" dir="0" index="8" bw="44" slack="0"/>
<pin id="270" dir="0" index="9" bw="33" slack="0"/>
<pin id="271" dir="0" index="10" bw="25" slack="0"/>
<pin id="272" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln83/9 "/>
</bind>
</comp>

<comp id="280" class="1004" name="grp_fft_stage83_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="0" slack="0"/>
<pin id="282" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="283" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="284" dir="0" index="3" bw="22" slack="2147483647"/>
<pin id="285" dir="0" index="4" bw="22" slack="2147483647"/>
<pin id="286" dir="0" index="5" bw="256" slack="0"/>
<pin id="287" dir="0" index="6" bw="59" slack="0"/>
<pin id="288" dir="0" index="7" bw="52" slack="0"/>
<pin id="289" dir="0" index="8" bw="44" slack="0"/>
<pin id="290" dir="0" index="9" bw="33" slack="0"/>
<pin id="291" dir="0" index="10" bw="25" slack="0"/>
<pin id="292" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln82/7 "/>
</bind>
</comp>

<comp id="300" class="1004" name="grp_fft_stage82_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="0" slack="0"/>
<pin id="302" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="303" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="304" dir="0" index="3" bw="22" slack="2147483647"/>
<pin id="305" dir="0" index="4" bw="22" slack="2147483647"/>
<pin id="306" dir="0" index="5" bw="256" slack="0"/>
<pin id="307" dir="0" index="6" bw="59" slack="0"/>
<pin id="308" dir="0" index="7" bw="52" slack="0"/>
<pin id="309" dir="0" index="8" bw="44" slack="0"/>
<pin id="310" dir="0" index="9" bw="33" slack="0"/>
<pin id="311" dir="0" index="10" bw="25" slack="0"/>
<pin id="312" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln81/5 "/>
</bind>
</comp>

<comp id="320" class="1004" name="grp_fft_stage81_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="0" slack="0"/>
<pin id="322" dir="0" index="1" bw="22" slack="2147483647"/>
<pin id="323" dir="0" index="2" bw="22" slack="2147483647"/>
<pin id="324" dir="0" index="3" bw="22" slack="2147483647"/>
<pin id="325" dir="0" index="4" bw="22" slack="2147483647"/>
<pin id="326" dir="0" index="5" bw="256" slack="0"/>
<pin id="327" dir="0" index="6" bw="59" slack="0"/>
<pin id="328" dir="0" index="7" bw="52" slack="0"/>
<pin id="329" dir="0" index="8" bw="44" slack="0"/>
<pin id="330" dir="0" index="9" bw="33" slack="0"/>
<pin id="331" dir="0" index="10" bw="25" slack="0"/>
<pin id="332" dir="1" index="11" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln80/3 "/>
</bind>
</comp>

<comp id="340" class="1004" name="grp_bit_reverse_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="0" slack="0"/>
<pin id="342" dir="0" index="1" bw="22" slack="0"/>
<pin id="343" dir="0" index="2" bw="22" slack="0"/>
<pin id="344" dir="0" index="3" bw="22" slack="0"/>
<pin id="345" dir="0" index="4" bw="22" slack="0"/>
<pin id="346" dir="1" index="5" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln79/1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="61"><net_src comp="20" pin="0"/><net_sink comp="58" pin=0"/></net>

<net id="65"><net_src comp="20" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="69"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="73"><net_src comp="20" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="77"><net_src comp="20" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="81"><net_src comp="20" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="85"><net_src comp="20" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="89"><net_src comp="20" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="93"><net_src comp="20" pin="0"/><net_sink comp="90" pin=0"/></net>

<net id="97"><net_src comp="20" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="101"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="105"><net_src comp="20" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="20" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="117"><net_src comp="20" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="20" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="129"><net_src comp="20" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="133"><net_src comp="20" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="137"><net_src comp="20" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="151"><net_src comp="42" pin="0"/><net_sink comp="138" pin=0"/></net>

<net id="152"><net_src comp="4" pin="0"/><net_sink comp="138" pin=3"/></net>

<net id="153"><net_src comp="6" pin="0"/><net_sink comp="138" pin=4"/></net>

<net id="154"><net_src comp="8" pin="0"/><net_sink comp="138" pin=5"/></net>

<net id="155"><net_src comp="10" pin="0"/><net_sink comp="138" pin=6"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="138" pin=7"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="138" pin=8"/></net>

<net id="158"><net_src comp="16" pin="0"/><net_sink comp="138" pin=9"/></net>

<net id="159"><net_src comp="18" pin="0"/><net_sink comp="138" pin=10"/></net>

<net id="173"><net_src comp="40" pin="0"/><net_sink comp="160" pin=0"/></net>

<net id="174"><net_src comp="8" pin="0"/><net_sink comp="160" pin=5"/></net>

<net id="175"><net_src comp="10" pin="0"/><net_sink comp="160" pin=6"/></net>

<net id="176"><net_src comp="12" pin="0"/><net_sink comp="160" pin=7"/></net>

<net id="177"><net_src comp="14" pin="0"/><net_sink comp="160" pin=8"/></net>

<net id="178"><net_src comp="16" pin="0"/><net_sink comp="160" pin=9"/></net>

<net id="179"><net_src comp="18" pin="0"/><net_sink comp="160" pin=10"/></net>

<net id="193"><net_src comp="38" pin="0"/><net_sink comp="180" pin=0"/></net>

<net id="194"><net_src comp="8" pin="0"/><net_sink comp="180" pin=5"/></net>

<net id="195"><net_src comp="10" pin="0"/><net_sink comp="180" pin=6"/></net>

<net id="196"><net_src comp="12" pin="0"/><net_sink comp="180" pin=7"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="180" pin=8"/></net>

<net id="198"><net_src comp="16" pin="0"/><net_sink comp="180" pin=9"/></net>

<net id="199"><net_src comp="18" pin="0"/><net_sink comp="180" pin=10"/></net>

<net id="213"><net_src comp="36" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="214"><net_src comp="8" pin="0"/><net_sink comp="200" pin=5"/></net>

<net id="215"><net_src comp="10" pin="0"/><net_sink comp="200" pin=6"/></net>

<net id="216"><net_src comp="12" pin="0"/><net_sink comp="200" pin=7"/></net>

<net id="217"><net_src comp="14" pin="0"/><net_sink comp="200" pin=8"/></net>

<net id="218"><net_src comp="16" pin="0"/><net_sink comp="200" pin=9"/></net>

<net id="219"><net_src comp="18" pin="0"/><net_sink comp="200" pin=10"/></net>

<net id="233"><net_src comp="34" pin="0"/><net_sink comp="220" pin=0"/></net>

<net id="234"><net_src comp="8" pin="0"/><net_sink comp="220" pin=5"/></net>

<net id="235"><net_src comp="10" pin="0"/><net_sink comp="220" pin=6"/></net>

<net id="236"><net_src comp="12" pin="0"/><net_sink comp="220" pin=7"/></net>

<net id="237"><net_src comp="14" pin="0"/><net_sink comp="220" pin=8"/></net>

<net id="238"><net_src comp="16" pin="0"/><net_sink comp="220" pin=9"/></net>

<net id="239"><net_src comp="18" pin="0"/><net_sink comp="220" pin=10"/></net>

<net id="253"><net_src comp="32" pin="0"/><net_sink comp="240" pin=0"/></net>

<net id="254"><net_src comp="8" pin="0"/><net_sink comp="240" pin=5"/></net>

<net id="255"><net_src comp="10" pin="0"/><net_sink comp="240" pin=6"/></net>

<net id="256"><net_src comp="12" pin="0"/><net_sink comp="240" pin=7"/></net>

<net id="257"><net_src comp="14" pin="0"/><net_sink comp="240" pin=8"/></net>

<net id="258"><net_src comp="16" pin="0"/><net_sink comp="240" pin=9"/></net>

<net id="259"><net_src comp="18" pin="0"/><net_sink comp="240" pin=10"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="260" pin=0"/></net>

<net id="274"><net_src comp="8" pin="0"/><net_sink comp="260" pin=5"/></net>

<net id="275"><net_src comp="10" pin="0"/><net_sink comp="260" pin=6"/></net>

<net id="276"><net_src comp="12" pin="0"/><net_sink comp="260" pin=7"/></net>

<net id="277"><net_src comp="14" pin="0"/><net_sink comp="260" pin=8"/></net>

<net id="278"><net_src comp="16" pin="0"/><net_sink comp="260" pin=9"/></net>

<net id="279"><net_src comp="18" pin="0"/><net_sink comp="260" pin=10"/></net>

<net id="293"><net_src comp="28" pin="0"/><net_sink comp="280" pin=0"/></net>

<net id="294"><net_src comp="8" pin="0"/><net_sink comp="280" pin=5"/></net>

<net id="295"><net_src comp="10" pin="0"/><net_sink comp="280" pin=6"/></net>

<net id="296"><net_src comp="12" pin="0"/><net_sink comp="280" pin=7"/></net>

<net id="297"><net_src comp="14" pin="0"/><net_sink comp="280" pin=8"/></net>

<net id="298"><net_src comp="16" pin="0"/><net_sink comp="280" pin=9"/></net>

<net id="299"><net_src comp="18" pin="0"/><net_sink comp="280" pin=10"/></net>

<net id="313"><net_src comp="26" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="314"><net_src comp="8" pin="0"/><net_sink comp="300" pin=5"/></net>

<net id="315"><net_src comp="10" pin="0"/><net_sink comp="300" pin=6"/></net>

<net id="316"><net_src comp="12" pin="0"/><net_sink comp="300" pin=7"/></net>

<net id="317"><net_src comp="14" pin="0"/><net_sink comp="300" pin=8"/></net>

<net id="318"><net_src comp="16" pin="0"/><net_sink comp="300" pin=9"/></net>

<net id="319"><net_src comp="18" pin="0"/><net_sink comp="300" pin=10"/></net>

<net id="333"><net_src comp="24" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="334"><net_src comp="8" pin="0"/><net_sink comp="320" pin=5"/></net>

<net id="335"><net_src comp="10" pin="0"/><net_sink comp="320" pin=6"/></net>

<net id="336"><net_src comp="12" pin="0"/><net_sink comp="320" pin=7"/></net>

<net id="337"><net_src comp="14" pin="0"/><net_sink comp="320" pin=8"/></net>

<net id="338"><net_src comp="16" pin="0"/><net_sink comp="320" pin=9"/></net>

<net id="339"><net_src comp="18" pin="0"/><net_sink comp="320" pin=10"/></net>

<net id="347"><net_src comp="22" pin="0"/><net_sink comp="340" pin=0"/></net>

<net id="348"><net_src comp="0" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="349"><net_src comp="2" pin="0"/><net_sink comp="340" pin=2"/></net>

<net id="350"><net_src comp="58" pin="1"/><net_sink comp="340" pin=3"/></net>

<net id="351"><net_src comp="62" pin="1"/><net_sink comp="340" pin=4"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: OUT_R_V | {21 22 }
	Port: OUT_I_V | {21 22 }
 - Input state : 
	Port: fft_streaming : X_R_V | {1 2 }
	Port: fft_streaming : X_I_V | {1 2 }
	Port: fft_streaming : ref_4oPi_table_256_V | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: fft_streaming : fourth_order_double_4 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: fft_streaming : fourth_order_double_5 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: fft_streaming : fourth_order_double_6 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: fft_streaming : fourth_order_double_7 | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
	Port: fft_streaming : fourth_order_double_s | {3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 }
  - Chain level:
	State 1
		call_ln79 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|---------|---------|---------|
| Operation|     Functional Unit    |   BRAM  |  DSP48E |  Delay  |    FF   |   LUT   |   URAM  |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|          | grp_fft_stage90_fu_138 |    0    |    60   | 30.5135 |   5551  |  11782  |    0    |
|          | grp_fft_stage89_fu_160 |    0    |    60   | 30.5135 |   5549  |  11781  |    0    |
|          | grp_fft_stage88_fu_180 |    0    |    60   | 30.5135 |   5547  |  11778  |    0    |
|          | grp_fft_stage87_fu_200 |    0    |    60   | 30.5135 |   5545  |  11778  |    0    |
|          | grp_fft_stage86_fu_220 |    0    |    60   | 30.5135 |   5543  |  11778  |    0    |
|   call   | grp_fft_stage85_fu_240 |    0    |    60   | 30.5135 |   5541  |  11778  |    0    |
|          | grp_fft_stage84_fu_260 |    0    |    60   | 30.5135 |   5539  |  11773  |    0    |
|          | grp_fft_stage83_fu_280 |    0    |    60   | 30.5135 |   5537  |  11772  |    0    |
|          | grp_fft_stage82_fu_300 |    0    |    60   | 30.5135 |   5535  |  11769  |    0    |
|          | grp_fft_stage81_fu_320 |    0    |    60   | 29.0035 |   5382  |  11631  |    0    |
|          | grp_bit_reverse_fu_340 |    0    |    0    |  5.494  |   127   |   113   |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|
|   Total  |                        |    0    |   600   | 309.119 |  55396  |  117733 |    0    |
|----------|------------------------|---------|---------|---------|---------|---------|---------|

Memories:
+---------------------+--------+--------+--------+--------+
|                     |  BRAM  |   FF   |   LUT  |  URAM  |
+---------------------+--------+--------+--------+--------+
|     Stage10_I_V     |    2   |    0   |    0   |    0   |
|     Stage10_R_V     |    2   |    0   |    0   |    0   |
|      Stage1_I_V     |    2   |    0   |    0   |    0   |
|      Stage1_R_V     |    2   |    0   |    0   |    0   |
|      Stage2_I_V     |    2   |    0   |    0   |    0   |
|      Stage2_R_V     |    2   |    0   |    0   |    0   |
|      Stage3_I_V     |    2   |    0   |    0   |    0   |
|      Stage3_R_V     |    2   |    0   |    0   |    0   |
|      Stage4_I_V     |    2   |    0   |    0   |    0   |
|      Stage4_R_V     |    2   |    0   |    0   |    0   |
|      Stage5_I_V     |    2   |    0   |    0   |    0   |
|      Stage5_R_V     |    2   |    0   |    0   |    0   |
|      Stage6_I_V     |    2   |    0   |    0   |    0   |
|      Stage6_R_V     |    2   |    0   |    0   |    0   |
|      Stage7_I_V     |    2   |    0   |    0   |    0   |
|      Stage7_R_V     |    2   |    0   |    0   |    0   |
|      Stage8_I_V     |    2   |    0   |    0   |    0   |
|      Stage8_R_V     |    2   |    0   |    0   |    0   |
|      Stage9_I_V     |    2   |    0   |    0   |    0   |
|      Stage9_R_V     |    2   |    0   |    0   |    0   |
|fourth_order_double_4|    -   |   59   |   236  |    -   |
|fourth_order_double_5|    -   |   52   |   208  |    -   |
|fourth_order_double_6|    -   |   44   |   176  |    -   |
|fourth_order_double_7|    -   |   33   |   132  |    -   |
|fourth_order_double_s|    -   |   25   |   100  |    -   |
| ref_4oPi_table_256_V|    8   |    0   |    0   |    -   |
+---------------------+--------+--------+--------+--------+
|        Total        |   48   |   213  |   852  |    0   |
+---------------------+--------+--------+--------+--------+

* Register list:
N/A

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+--------+--------+--------+
|           |  BRAM  | DSP48E |  Delay |   FF   |   LUT  |  URAM  |
+-----------+--------+--------+--------+--------+--------+--------+
|  Function |    0   |   600  |   309  |  55396 | 117733 |    0   |
|   Memory  |   48   |    -   |    -   |   213  |   852  |    0   |
|Multiplexer|    -   |    -   |    -   |    -   |    -   |    -   |
|  Register |    -   |    -   |    -   |    -   |    -   |    -   |
+-----------+--------+--------+--------+--------+--------+--------+
|   Total   |   48   |   600  |   309  |  55609 | 118585 |    0   |
+-----------+--------+--------+--------+--------+--------+--------+
