verilog xil_defaultlib --include "../../../../../block_diagram/ipshared/6b77/rtl" --include "../../../../../block_diagram/ipshared/b65a" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/b37e/hdl" --include "../../../../../block_diagram/ipshared/5bb9/hdl/verilog" --include "../../../../../block_diagram/ipshared/f90c/hdl/verilog" --include "../../../../../block_diagram/ipshared/0ab1/hdl" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xlconcat_0_0/sim/m3_for_arty_a7_xlconcat_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xlconcat_1_0/sim/m3_for_arty_a7_xlconcat_1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xlconstant_1_0/sim/m3_for_arty_a7_xlconstant_1_0.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cm3_dap_ahb_ap.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cm3_wic.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cm3_nvic.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cm3_dwt.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/AhbToAxi.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cm3_mpu.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cm3_bus_matrix.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/models.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cmsdk.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cm3_tpiu.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/dapswjdp.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cm3_fpb.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cm3_dpu.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cm3_itm.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cm3_etm.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cortexm3.v" \
"../../../../../block_diagram/ipshared/6b77/rtl/cortexm3_integration.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_Cortex_M3_0_0/sim/m3_for_arty_a7_Cortex_M3_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_i_interconnect_aresetn_0/sim/m3_for_arty_a7_i_interconnect_aresetn_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_i_peripheral_aresetn1_0/sim/m3_for_arty_a7_i_peripheral_aresetn1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_i_sysresetn_or_0/sim/m3_for_arty_a7_i_sysresetn_or_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_i_inv_dbgresetn_0/sim/m3_for_arty_a7_i_inv_dbgresetn_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_i_inv_sysresetn1_0/sim/m3_for_arty_a7_i_inv_sysresetn1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0_clk_wiz.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_clk_wiz_0_0/m3_for_arty_a7_clk_wiz_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xlconstant_1_1/sim/m3_for_arty_a7_xlconstant_1_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xbar_1/sim/m3_for_arty_a7_xbar_1.v" \
"../../../../../block_diagram/ipshared/2fbd/sim/cmos_decode.v" \
"../../../../../block_diagram/ipshared/2fbd/sim/count_reset.v" \
"../../../../../block_diagram/ipshared/2fbd/sim/rgb_change.v" \
"../../../../../block_diagram/ipshared/2fbd/sim/OV_Sensor_ML.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_OV_Sensor_0_0/sim/m3_for_arty_a7_OV_Sensor_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_v_vid_in_axi4s_0_0/sim/m3_for_arty_a7_v_vid_in_axi4s_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_addr_decode.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_read.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_reg.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_reg_bank.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_top.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_ctrl_write.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_ar_channel.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_aw_channel.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_b_channel.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_arbiter.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_fsm.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_cmd_translator.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_fifo.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_incr_cmd.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_r_channel.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_simple_fifo.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_wrap_cmd.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_wr_cmd_fsm.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_axi_mc_w_channel.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_axic_register_slice.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_axi_register_slice.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_axi_upsizer.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_a_upsizer.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_and.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_latch_and.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_latch_or.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_carry_or.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_command_fifo.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_comparator.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_comparator_sel.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_comparator_sel_static.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_r_upsizer.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/axi/mig_7series_v4_1_ddr_w_upsizer.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v4_1_clk_ibuf.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v4_1_infrastructure.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v4_1_iodelay_ctrl.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/clocking/mig_7series_v4_1_tempmon.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_arb_mux.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_arb_row_col.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_arb_select.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_bank_cntrl.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_bank_common.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_bank_compare.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_bank_mach.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_bank_queue.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_bank_state.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_col_mach.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_mc.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_rank_cntrl.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_rank_common.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_rank_mach.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/controller/mig_7series_v4_1_round_robin_arb.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/ecc/mig_7series_v4_1_ecc_buf.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/ecc/mig_7series_v4_1_ecc_dec_fix.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/ecc/mig_7series_v4_1_ecc_gen.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/ecc/mig_7series_v4_1_ecc_merge_enc.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/ecc/mig_7series_v4_1_fi_xor.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/ip_top/mig_7series_v4_1_memc_ui_top_axi.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/ip_top/mig_7series_v4_1_mem_intfc.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_group_io.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_byte_lane.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_calib_top.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_if_post_fifo.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_mc_phy_wrapper.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_of_pre_fifo.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_4lanes.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ck_addr_cmd_delay.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_dqs_found_cal_hr.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_init.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_cntlr.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_data.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_edge.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_lim.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_mux.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_po_cntlr.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_ocd_samp.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_oclkdelay_cal.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_prbs_rdlvl.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_rdlvl.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_tempmon.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_top.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrcal.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_phy_wrlvl_off_delay.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_ddr_prbs_gen.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_poc_cc.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_poc_edge_store.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_poc_meta.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_poc_pd.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_poc_tap_base.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/phy/mig_7series_v4_1_poc_top.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/ui/mig_7series_v4_1_ui_cmd.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/ui/mig_7series_v4_1_ui_rd_data.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/ui/mig_7series_v4_1_ui_top.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/ui/mig_7series_v4_1_ui_wr_data.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/m3_for_arty_a7_mig_7series_0_1_mig_sim.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mig_7series_0_1/m3_for_arty_a7_mig_7series_0_1/user_design/rtl/m3_for_arty_a7_mig_7series_0_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/sim/bd_d531.v" \

sv xil_defaultlib --include "../../../../../block_diagram/ipshared/6b77/rtl" --include "../../../../../block_diagram/ipshared/b65a" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/b37e/hdl" --include "../../../../../block_diagram/ipshared/5bb9/hdl/verilog" --include "../../../../../block_diagram/ipshared/f90c/hdl/verilog" --include "../../../../../block_diagram/ipshared/0ab1/hdl" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_10/sim/bd_d531_s00a2s_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_16/sim/bd_d531_s01a2s_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_23/sim/bd_d531_s02a2s_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_29/sim/bd_d531_m00s2a_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_35/sim/bd_d531_m00e_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_30/sim/bd_d531_m00arn_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_31/sim/bd_d531_m00rn_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_32/sim/bd_d531_m00awn_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_33/sim/bd_d531_m00wn_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_34/sim/bd_d531_m00bn_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_24/sim/bd_d531_sarn_1.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_25/sim/bd_d531_srn_1.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_26/sim/bd_d531_sawn_1.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_27/sim/bd_d531_swn_1.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_28/sim/bd_d531_sbn_1.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_20/sim/bd_d531_s02mmu_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_21/sim/bd_d531_s02tr_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_22/sim/bd_d531_s02sic_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_17/sim/bd_d531_sawn_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_18/sim/bd_d531_swn_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_19/sim/bd_d531_sbn_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_13/sim/bd_d531_s01mmu_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_14/sim/bd_d531_s01tr_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_15/sim/bd_d531_s01sic_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_11/sim/bd_d531_sarn_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_12/sim/bd_d531_srn_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_7/sim/bd_d531_s00mmu_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_8/sim/bd_d531_s00tr_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_9/sim/bd_d531_s00sic_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_2/sim/bd_d531_arsw_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_3/sim/bd_d531_rsw_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_4/sim/bd_d531_awsw_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_5/sim/bd_d531_wsw_0.sv" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_6/sim/bd_d531_bsw_0.sv" \

verilog xil_defaultlib --include "../../../../../block_diagram/ipshared/6b77/rtl" --include "../../../../../block_diagram/ipshared/b65a" --include "../../../../../block_diagram/ipshared/ec67/hdl" --include "../../../../../block_diagram/ipshared/b37e/hdl" --include "../../../../../block_diagram/ipshared/5bb9/hdl/verilog" --include "../../../../../block_diagram/ipshared/f90c/hdl/verilog" --include "../../../../../block_diagram/ipshared/0ab1/hdl" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/bd_0/ip/ip_0/sim/bd_d531_one_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_smc_3/sim/m3_for_arty_a7_axi_smc_3.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_v_axi4s_vid_out_0_0/sim/m3_for_arty_a7_v_axi4s_vid_out_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_clk_wiz_1/m3_for_arty_a7_clk_wiz_1_clk_wiz.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_clk_wiz_1/m3_for_arty_a7_clk_wiz_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_clk_wiz_0/m3_for_arty_a7_clk_wiz_0_clk_wiz.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_clk_wiz_0/m3_for_arty_a7_clk_wiz_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xbar_3/sim/m3_for_arty_a7_xbar_3.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_0/hdl/tdata_m3_for_arty_a7_axis_subset_converter_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_0/hdl/tuser_m3_for_arty_a7_axis_subset_converter_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_0/hdl/tstrb_m3_for_arty_a7_axis_subset_converter_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_0/hdl/tkeep_m3_for_arty_a7_axis_subset_converter_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_0/hdl/tid_m3_for_arty_a7_axis_subset_converter_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_0/hdl/tdest_m3_for_arty_a7_axis_subset_converter_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_0/hdl/tlast_m3_for_arty_a7_axis_subset_converter_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_0/hdl/top_m3_for_arty_a7_axis_subset_converter_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_0/sim/m3_for_arty_a7_axis_subset_converter_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_tri_io_buf_0_0/sim/m3_for_arty_a7_tri_io_buf_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_blk_mem_gen_0_0/sim/m3_for_arty_a7_blk_mem_gen_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axi_protocol_convert_0_1/sim/m3_for_arty_a7_axi_protocol_convert_0_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_util_vector_logic_0_0/sim/m3_for_arty_a7_util_vector_logic_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xbar_0/sim/m3_for_arty_a7_xbar_0.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/And_3.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/apply_3_3_s.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/AXIvideo2Mat.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/Block_Mat_exit1247_p.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/CvtColor.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/Dilate.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/Dilate229.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/Erode.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/fifo_w8_d2_A.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/fifo_w8_d7_A.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/fifo_w16_d2_A.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/fifo_w16_d4_A.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/fifo_w16_d5_A.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/fifo_w16_d7_A.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/fifo_w16_d8_A.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/fifo_w16_d10_A.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/fifo_w16_d11_A.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/fifo_w16_d12_A.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/Filter2D.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/Filter2D_k_buf_0_bkb.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/GaussianBlur.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/Get_hsv.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/Mat2AXIvideo.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/Split.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/start_for_And_3_U0.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/start_for_CvtColoyd2.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/start_for_Dilate2Ffa.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/start_for_Dilate_U0.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/start_for_Erode_U0.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/start_for_GaussiaEe0.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/start_for_Get_hsvzec.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/start_for_Mat2AXIDeQ.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/start_for_Split_U0.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/start_for_ThreshoAem.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/start_for_ThreshoBew.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/start_for_ThreshoCeG.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/threshold2_ama_admb6.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/threshold2_AXILiteS_s_axi.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/threshold2_mac_muncg.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/threshold2_mac_muocq.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/threshold2_mac_muqcK.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/threshold2_mul_mulbW.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/threshold2_mul_murcU.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/threshold2_mux_32kbM.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/threshold2_udiv_2pcA.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/Threshold_l.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/Threshold_l227.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/Threshold_l228.v" \
"../../../../../block_diagram/ipshared/357a/hdl/verilog/threshold2.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_threshold2_0_1/sim/m3_for_arty_a7_threshold2_0_1.v" \
"../../../../../block_diagram/ipshared/0bc9/hdl/verilog/AXIvideo2Mat.v" \
"../../../../../block_diagram/ipshared/0bc9/hdl/verilog/Block_Mat_exit75_pro.v" \
"../../../../../block_diagram/ipshared/0bc9/hdl/verilog/create_mask.v" \
"../../../../../block_diagram/ipshared/0bc9/hdl/verilog/fifo_w16_d3_A.v" \
"../../../../../block_diagram/ipshared/0bc9/hdl/verilog/fifo_w32_d2_A.v" \
"../../../../../block_diagram/ipshared/0bc9/hdl/verilog/fifo_w32_d3_A.v" \
"../../../../../block_diagram/ipshared/0bc9/hdl/verilog/mask_AXILiteS_s_axi.v" \
"../../../../../block_diagram/ipshared/0bc9/hdl/verilog/Mat2AXIvideo.v" \
"../../../../../block_diagram/ipshared/0bc9/hdl/verilog/start_for_create_bkb.v" \
"../../../../../block_diagram/ipshared/0bc9/hdl/verilog/start_for_Mat2AXIcud.v" \
"../../../../../block_diagram/ipshared/0bc9/hdl/verilog/mask.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_mask_0_0/sim/m3_for_arty_a7_mask_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xlconstant_0_1/sim/m3_for_arty_a7_xlconstant_0_1.v" \
"../../../../../block_diagram/sim/m3_for_arty_a7.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/AXIvideo2Mat.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/Block_Mat_exit2817_p.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/Duplicate.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/Duplicate60.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/fifo_w32_d4_A.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/fifo_w32_d5_A.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/fifo_w32_d6_A.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/fifo_w32_d7_A.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/find_boundary_shrink.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/find_boundary_shrink_1.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/Mat2AXIvideo.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/projection1_hls_AXILiteS_s_axi.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/Reduce.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/Reduce_my.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/Reduce_my_dst_bufbkb.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/reduce_opr.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/start_for_DuplicadEe.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/start_for_Duplicaibs.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/start_for_find_bofYi.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/start_for_find_bog8j.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/start_for_Mat2AXIhbi.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/start_for_Reduce_eOg.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/start_for_Reduce_U0.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/start_for_U8toBincud.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/U8toBin.v" \
"../../../../../block_diagram/ipshared/8b69/hdl/verilog/projection1_hls.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_projection1_hls_0_1/sim/m3_for_arty_a7_projection1_hls_0_1.v" \
"../../../../../block_diagram/ipshared/2a4e/hdl/verilog/AXIvideo2Mat.v" \
"../../../../../block_diagram/ipshared/2a4e/hdl/verilog/Block_Mat_exit1614_p.v" \
"../../../../../block_diagram/ipshared/2a4e/hdl/verilog/Duplicate.v" \
"../../../../../block_diagram/ipshared/2a4e/hdl/verilog/find_boundary.v" \
"../../../../../block_diagram/ipshared/2a4e/hdl/verilog/Not_r.v" \
"../../../../../block_diagram/ipshared/2a4e/hdl/verilog/projection_mul_hls_AXILiteS_s_axi.v" \
"../../../../../block_diagram/ipshared/2a4e/hdl/verilog/Reduce_my.v" \
"../../../../../block_diagram/ipshared/2a4e/hdl/verilog/start_for_Duplicacud.v" \
"../../../../../block_diagram/ipshared/2a4e/hdl/verilog/start_for_Mat2AXIg8j.v" \
"../../../../../block_diagram/ipshared/2a4e/hdl/verilog/start_for_Not_U0.v" \
"../../../../../block_diagram/ipshared/2a4e/hdl/verilog/start_for_U8toBindEe.v" \
"../../../../../block_diagram/ipshared/2a4e/hdl/verilog/U8toBin.v" \
"../../../../../block_diagram/ipshared/2a4e/hdl/verilog/projection_mul_hls.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_projection_mul_hls_0_0/sim/m3_for_arty_a7_projection_mul_hls_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_broadcaster_0_0/hdl/tdata_m3_for_arty_a7_axis_broadcaster_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_broadcaster_0_0/hdl/tuser_m3_for_arty_a7_axis_broadcaster_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_broadcaster_0_0/hdl/top_m3_for_arty_a7_axis_broadcaster_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_broadcaster_0_0/sim/m3_for_arty_a7_axis_broadcaster_0_0.v" \
"../../../../../block_diagram/ipshared/6808/hdl/verilog/AXIvideo2Mat.v" \
"../../../../../block_diagram/ipshared/6808/hdl/verilog/Block_Mat_exit88_pro.v" \
"../../../../../block_diagram/ipshared/6808/hdl/verilog/draw_line.v" \
"../../../../../block_diagram/ipshared/6808/hdl/verilog/draw_line_hls_AXILiteS_s_axi.v" \
"../../../../../block_diagram/ipshared/6808/hdl/verilog/draw_middle_line.v" \
"../../../../../block_diagram/ipshared/6808/hdl/verilog/Mat2AXIvideo.v" \
"../../../../../block_diagram/ipshared/6808/hdl/verilog/start_for_draw_mibkb.v" \
"../../../../../block_diagram/ipshared/6808/hdl/verilog/start_for_Mat2AXIcud.v" \
"../../../../../block_diagram/ipshared/6808/hdl/verilog/draw_line_hls.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_draw_line_hls_0_0/sim/m3_for_arty_a7_draw_line_hls_0_0.v" \
"../../../../../block_diagram/ipshared/ce70/hdl/verilog/AXIvideo2Mat.v" \
"../../../../../block_diagram/ipshared/ce70/hdl/verilog/Block_Mat_exit1211_p.v" \
"../../../../../block_diagram/ipshared/ce70/hdl/verilog/cut.v" \
"../../../../../block_diagram/ipshared/ce70/hdl/verilog/fifo_w16_d6_A.v" \
"../../../../../block_diagram/ipshared/ce70/hdl/verilog/Mat2AXIvideo.v" \
"../../../../../block_diagram/ipshared/ce70/hdl/verilog/Resize.v" \
"../../../../../block_diagram/ipshared/ce70/hdl/verilog/resize_hls_axis_AXILiteS_s_axi.v" \
"../../../../../block_diagram/ipshared/ce70/hdl/verilog/resize_hls_axis_mfYi.v" \
"../../../../../block_diagram/ipshared/ce70/hdl/verilog/resize_hls_axis_sdEe.v" \
"../../../../../block_diagram/ipshared/ce70/hdl/verilog/resize_hls_axis_ueOg.v" \
"../../../../../block_diagram/ipshared/ce70/hdl/verilog/Resize_opr_linear.v" \
"../../../../../block_diagram/ipshared/ce70/hdl/verilog/Resize_opr_linearbkb.v" \
"../../../../../block_diagram/ipshared/ce70/hdl/verilog/start_for_cut_U0.v" \
"../../../../../block_diagram/ipshared/ce70/hdl/verilog/start_for_Mat2AXIg8j.v" \
"../../../../../block_diagram/ipshared/ce70/hdl/verilog/start_for_Resize_U0.v" \
"../../../../../block_diagram/ipshared/ce70/hdl/verilog/start_for_Threshohbi.v" \
"../../../../../block_diagram/ipshared/ce70/hdl/verilog/Threshold.v" \
"../../../../../block_diagram/ipshared/ce70/hdl/verilog/resize_hls_axis.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_resize_hls_axis_0_0/sim/m3_for_arty_a7_resize_hls_axis_0_0.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/AXIvideo2Mat.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/Block_proc.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/contrast_hls_rom_AXILiteS_s_axi.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/Duplicate_my.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/fifo_w6_d2_A.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/minus_vector.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/minus_vector26.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/minus_vector26_mabkb.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/minus_vector27.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/minus_vector27_macud.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/minus_vector28.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/minus_vector28_madEe.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/minus_vector29.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/minus_vector29_maeOg.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/minus_vector30.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/minus_vector30_mafYi.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/minus_vector31.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/minus_vector31_mag8j.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/minus_vector32.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/minus_vector32_mahbi.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/minus_vector33.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/minus_vector33_maibs.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/minus_vector34.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/minus_vector34_majbC.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/minus_vector35.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/minus_vector35_makbM.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/minus_vector_masklbW.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/start_for_Duplicamb6.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/start_for_minus_vncg.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/start_for_minus_vocq.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/start_for_minus_vpcA.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/start_for_minus_vqcK.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/start_for_minus_vrcU.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/start_for_minus_vsc4.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/start_for_minus_vtde.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/start_for_minus_vudo.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/start_for_minus_vvdy.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/start_for_minus_vwdI.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/start_for_minus_vxdS.v" \
"../../../../../block_diagram/ipshared/b403/hdl/verilog/contrast_hls_rom.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_contrast_hls_rom_0_0/sim/m3_for_arty_a7_contrast_hls_rom_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_bound_fsm_0_0/sim/m3_for_arty_a7_bound_fsm_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_blk_mem_gen_0_1/sim/m3_for_arty_a7_blk_mem_gen_0_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_bound_x_min_0/sim/m3_for_arty_a7_bound_x_min_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_bound_x_min_1/sim/m3_for_arty_a7_bound_x_min_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_bound_x_max_0/sim/m3_for_arty_a7_bound_x_max_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_resize_ctrl_0_0/sim/m3_for_arty_a7_resize_ctrl_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_sort_0_0/sim/m3_for_arty_a7_sort_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_xlconstant_1_4/sim/m3_for_arty_a7_xlconstant_1_4.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_combine_0_0/sim/m3_for_arty_a7_combine_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_1/hdl/tdata_m3_for_arty_a7_axis_subset_converter_0_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_1/hdl/tuser_m3_for_arty_a7_axis_subset_converter_0_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_1/hdl/tstrb_m3_for_arty_a7_axis_subset_converter_0_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_1/hdl/tkeep_m3_for_arty_a7_axis_subset_converter_0_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_1/hdl/tid_m3_for_arty_a7_axis_subset_converter_0_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_1/hdl/tdest_m3_for_arty_a7_axis_subset_converter_0_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_1/hdl/tlast_m3_for_arty_a7_axis_subset_converter_0_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_1/hdl/top_m3_for_arty_a7_axis_subset_converter_0_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_subset_converter_0_1/sim/m3_for_arty_a7_axis_subset_converter_0_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_switch_0_0/sim/m3_for_arty_a7_axis_switch_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_axis_switch_1_0/sim/m3_for_arty_a7_axis_switch_1_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_judge_0_0/sim/m3_for_arty_a7_judge_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_gpio_allocate_0_0/sim/m3_for_arty_a7_gpio_allocate_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_hold_0_0/sim/m3_for_arty_a7_hold_0_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_12/sim/m3_for_arty_a7_auto_pc_12.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_11/sim/m3_for_arty_a7_auto_pc_11.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_cc_8/sim/m3_for_arty_a7_auto_cc_8.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_10/sim/m3_for_arty_a7_auto_pc_10.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_9/sim/m3_for_arty_a7_auto_pc_9.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_8/sim/m3_for_arty_a7_auto_pc_8.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_cc_7/sim/m3_for_arty_a7_auto_cc_7.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_cc_6/sim/m3_for_arty_a7_auto_cc_6.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_cc_5/sim/m3_for_arty_a7_auto_cc_5.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_cc_4/sim/m3_for_arty_a7_auto_cc_4.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_cc_3/sim/m3_for_arty_a7_auto_cc_3.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_cc_2/sim/m3_for_arty_a7_auto_cc_2.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_cc_1/sim/m3_for_arty_a7_auto_cc_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_cc_0/sim/m3_for_arty_a7_auto_cc_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_7/sim/m3_for_arty_a7_auto_pc_7.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_5/sim/m3_for_arty_a7_auto_pc_5.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_4/sim/m3_for_arty_a7_auto_pc_4.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_3/sim/m3_for_arty_a7_auto_pc_3.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_2/sim/m3_for_arty_a7_auto_pc_2.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_1/sim/m3_for_arty_a7_auto_pc_1.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_0/sim/m3_for_arty_a7_auto_pc_0.v" \
"../../../../../block_diagram/ip/m3_for_arty_a7_auto_pc_6/sim/m3_for_arty_a7_auto_pc_6.v" \

verilog xil_defaultlib "glbl.v"

nosort
