Classic Timing Analyzer report for CPU16
Wed Jun 29 12:52:45 2011
Quartus II Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CLOCK_50'
  7. Clock Hold: 'CLOCK_50'
  8. tsu
  9. tco
 10. th
 11. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2010 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                                                                              ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+---------------------------------------------+------------+----------+--------------+
; Type                         ; Slack                                    ; Required Time ; Actual Time                      ; From                               ; To                                          ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+---------------------------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A                                      ; None          ; 8.436 ns                         ; KEY[0]                             ; CPU16_Fibo:inst|register_B[11]              ; --         ; CLOCK_50 ; 0            ;
; Worst-case tco               ; N/A                                      ; None          ; 14.338 ns                        ; CPU16_Fibo:inst|output_port[15]    ; HEX3[6]                                     ; CLOCK_50   ; --       ; 0            ;
; Worst-case th                ; N/A                                      ; None          ; -1.748 ns                        ; KEY[0]                             ; CPU16_Fibo:inst|time_counter[5]             ; --         ; CLOCK_50 ; 0            ;
; Clock Setup: 'CLOCK_50'      ; N/A                                      ; None          ; 55.92 MHz ( period = 17.884 ns ) ; CPU16_Fibo:inst|adder_aux[0]       ; CPU16_Fibo:inst|register_D[9]               ; CLOCK_50   ; CLOCK_50 ; 0            ;
; Clock Hold: 'CLOCK_50'       ; Not operational: Clock Skew > Data Delay ; None          ; N/A                              ; CPU16_Fibo:inst|program_counter[2] ; CPU16_Fibo:inst|program_address_register[2] ; CLOCK_50   ; CLOCK_50 ; 403          ;
; Total number of failed paths ;                                          ;               ;                                  ;                                    ;                                             ;            ;          ; 403          ;
+------------------------------+------------------------------------------+---------------+----------------------------------+------------------------------------+---------------------------------------------+------------+----------+--------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                                                            ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                                                               ; Setting            ; From ; To ; Entity Name ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                                                          ; EP2C20F484C7       ;      ;    ;             ;
; Timing Models                                                                                        ; Final              ;      ;    ;             ;
; Default hold multicycle                                                                              ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                                                            ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                                                               ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                                                       ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                                                     ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                                                                ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                                                              ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                                                     ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                                                 ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                                                        ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                                                    ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                                                    ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node                                                ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                                                                ; 10                 ;      ;    ;             ;
; Number of paths to report                                                                            ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                                                         ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                                                               ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                                                           ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                                                         ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis                                       ; Off                ;      ;    ;             ;
; Reports worst-case timing paths for each clock domain and analysis                                   ; On                 ;      ;    ;             ;
; Specifies the maximum number of worst-case timing paths to report for each clock domain and analysis ; 100                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation                                  ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                                                           ; Near End           ;      ;    ;             ;
+------------------------------------------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CLOCK_50        ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


Parallel compilation was disabled, but you have multiple processors available. Enable parallel compilation to reduce compilation time.
+-------------------------------------+
; Parallel Compilation                ;
+----------------------------+--------+
; Processors                 ; Number ;
+----------------------------+--------+
; Number detected on machine ; 2      ;
; Maximum allowed            ; 1      ;
+----------------------------+--------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CLOCK_50'                                                                                                                                                                                                                                                    ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack                                   ; Actual fmax (period)                                ; From                          ; To                             ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A                                     ; 55.92 MHz ( period = 17.884 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_D[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.629 ns                ;
; N/A                                     ; 56.77 MHz ( period = 17.614 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_D[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.502 ns                ;
; N/A                                     ; 56.81 MHz ( period = 17.604 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_A[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.463 ns                ;
; N/A                                     ; 56.88 MHz ( period = 17.580 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_B[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.467 ns                ;
; N/A                                     ; 57.06 MHz ( period = 17.526 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_A[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.424 ns                ;
; N/A                                     ; 57.19 MHz ( period = 17.486 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_C[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.440 ns                ;
; N/A                                     ; 57.21 MHz ( period = 17.478 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_C[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.412 ns                ;
; N/A                                     ; 57.37 MHz ( period = 17.432 ns )                    ; CPU16_Fibo:inst|adder_aux[2]  ; CPU16_Fibo:inst|register_A[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.378 ns                ;
; N/A                                     ; 57.39 MHz ( period = 17.426 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_D[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.404 ns                ;
; N/A                                     ; 57.47 MHz ( period = 17.400 ns )                    ; CPU16_Fibo:inst|adder_aux[6]  ; CPU16_Fibo:inst|register_B[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.356 ns                ;
; N/A                                     ; 57.62 MHz ( period = 17.354 ns )                    ; CPU16_Fibo:inst|adder_aux[2]  ; CPU16_Fibo:inst|register_A[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.339 ns                ;
; N/A                                     ; 57.79 MHz ( period = 17.304 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_C[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.344 ns                ;
; N/A                                     ; 57.79 MHz ( period = 17.304 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_B[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.348 ns                ;
; N/A                                     ; 57.80 MHz ( period = 17.302 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_A[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.311 ns                ;
; N/A                                     ; 57.82 MHz ( period = 17.296 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_C[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.316 ns                ;
; N/A                                     ; 57.94 MHz ( period = 17.260 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_A[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.290 ns                ;
; N/A                                     ; 58.00 MHz ( period = 17.240 ns )                    ; CPU16_Fibo:inst|adder_aux[3]  ; CPU16_Fibo:inst|register_A[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.298 ns                ;
; N/A                                     ; 58.20 MHz ( period = 17.182 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_A[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.266 ns                ;
; N/A                                     ; 58.27 MHz ( period = 17.162 ns )                    ; CPU16_Fibo:inst|adder_aux[3]  ; CPU16_Fibo:inst|register_A[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.259 ns                ;
; N/A                                     ; 58.38 MHz ( period = 17.130 ns )                    ; CPU16_Fibo:inst|adder_aux[2]  ; CPU16_Fibo:inst|register_A[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.226 ns                ;
; N/A                                     ; 58.39 MHz ( period = 17.126 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_C[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.253 ns                ;
; N/A                                     ; 58.39 MHz ( period = 17.126 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_B[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.249 ns                ;
; N/A                                     ; 58.40 MHz ( period = 17.124 ns )                    ; CPU16_Fibo:inst|adder_aux[6]  ; CPU16_Fibo:inst|register_B[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.237 ns                ;
; N/A                                     ; 58.42 MHz ( period = 17.118 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_C[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.225 ns                ;
; N/A                                     ; 58.52 MHz ( period = 17.088 ns )                    ; CPU16_Fibo:inst|adder_aux[2]  ; CPU16_Fibo:inst|register_A[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.205 ns                ;
; N/A                                     ; 58.59 MHz ( period = 17.068 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_D[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.212 ns                ;
; N/A                                     ; 58.64 MHz ( period = 17.052 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_A[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.211 ns                ;
; N/A                                     ; 58.68 MHz ( period = 17.042 ns )                    ; CPU16_Fibo:inst|adder_aux[4]  ; CPU16_Fibo:inst|register_B[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.190 ns                ;
; N/A                                     ; 58.79 MHz ( period = 17.010 ns )                    ; CPU16_Fibo:inst|adder_aux[2]  ; CPU16_Fibo:inst|register_A[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.181 ns                ;
; N/A                                     ; 58.87 MHz ( period = 16.986 ns )                    ; CPU16_Fibo:inst|adder_aux[5]  ; CPU16_Fibo:inst|register_B[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.168 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.976 ns )                    ; CPU16_Fibo:inst|adder_aux[3]  ; CPU16_Fibo:inst|register_D[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.168 ns                ;
; N/A                                     ; 58.91 MHz ( period = 16.974 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_A[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.172 ns                ;
; N/A                                     ; 58.97 MHz ( period = 16.958 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_B[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.132 ns                ;
; N/A                                     ; 59.01 MHz ( period = 16.946 ns )                    ; CPU16_Fibo:inst|adder_aux[6]  ; CPU16_Fibo:inst|register_B[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.138 ns                ;
; N/A                                     ; 59.02 MHz ( period = 16.944 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_C[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.172 ns                ;
; N/A                                     ; 59.04 MHz ( period = 16.938 ns )                    ; CPU16_Fibo:inst|adder_aux[3]  ; CPU16_Fibo:inst|register_A[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.146 ns                ;
; N/A                                     ; 59.05 MHz ( period = 16.936 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_C[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.144 ns                ;
; N/A                                     ; 59.05 MHz ( period = 16.934 ns )                    ; CPU16_Fibo:inst|adder_aux[4]  ; CPU16_Fibo:inst|register_C[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.156 ns                ;
; N/A                                     ; 59.12 MHz ( period = 16.914 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_A[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.108 ns                ;
; N/A                                     ; 59.14 MHz ( period = 16.908 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_C[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.145 ns                ;
; N/A                                     ; 59.17 MHz ( period = 16.900 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_C[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.117 ns                ;
; N/A                                     ; 59.19 MHz ( period = 16.896 ns )                    ; CPU16_Fibo:inst|adder_aux[3]  ; CPU16_Fibo:inst|register_A[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.125 ns                ;
; N/A                                     ; 59.34 MHz ( period = 16.852 ns )                    ; CPU16_Fibo:inst|adder_aux[7]  ; CPU16_Fibo:inst|register_D[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.063 ns                ;
; N/A                                     ; 59.45 MHz ( period = 16.822 ns )                    ; CPU16_Fibo:inst|adder_aux[6]  ; CPU16_Fibo:inst|register_A[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.075 ns                ;
; N/A                                     ; 59.45 MHz ( period = 16.822 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_A[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.072 ns                ;
; N/A                                     ; 59.45 MHz ( period = 16.820 ns )                    ; CPU16_Fibo:inst|adder_aux[8]  ; CPU16_Fibo:inst|register_B[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.098 ns                ;
; N/A                                     ; 59.46 MHz ( period = 16.818 ns )                    ; CPU16_Fibo:inst|adder_aux[3]  ; CPU16_Fibo:inst|register_A[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.101 ns                ;
; N/A                                     ; 59.54 MHz ( period = 16.796 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_C[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.090 ns                ;
; N/A                                     ; 59.54 MHz ( period = 16.796 ns )                    ; CPU16_Fibo:inst|adder_aux[9]  ; CPU16_Fibo:inst|register_B[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.094 ns                ;
; N/A                                     ; 59.55 MHz ( period = 16.792 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_C[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.094 ns                ;
; N/A                                     ; 59.58 MHz ( period = 16.784 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_C[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.066 ns                ;
; N/A                                     ; 59.64 MHz ( period = 16.766 ns )                    ; CPU16_Fibo:inst|adder_aux[4]  ; CPU16_Fibo:inst|register_B[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.071 ns                ;
; N/A                                     ; 59.69 MHz ( period = 16.752 ns )                    ; CPU16_Fibo:inst|adder_aux[4]  ; CPU16_Fibo:inst|register_C[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.060 ns                ;
; N/A                                     ; 59.70 MHz ( period = 16.750 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_A[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.059 ns                ;
; N/A                                     ; 59.72 MHz ( period = 16.744 ns )                    ; CPU16_Fibo:inst|adder_aux[6]  ; CPU16_Fibo:inst|register_A[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.036 ns                ;
; N/A                                     ; 59.73 MHz ( period = 16.742 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_D[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.034 ns                ;
; N/A                                     ; 59.73 MHz ( period = 16.742 ns )                    ; CPU16_Fibo:inst|adder_aux[2]  ; CPU16_Fibo:inst|register_A[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.023 ns                ;
; N/A                                     ; 59.74 MHz ( period = 16.740 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_B[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.066 ns                ;
; N/A                                     ; 59.77 MHz ( period = 16.732 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_D[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.039 ns                ;
; N/A                                     ; 59.77 MHz ( period = 16.732 ns )                    ; CPU16_Fibo:inst|adder_aux[5]  ; CPU16_Fibo:inst|register_D[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.051 ns                ;
; N/A                                     ; 59.78 MHz ( period = 16.728 ns )                    ; CPU16_Fibo:inst|adder_aux[2]  ; CPU16_Fibo:inst|register_C[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 59.79 MHz ( period = 16.724 ns )                    ; CPU16_Fibo:inst|adder_aux[4]  ; CPU16_Fibo:inst|register_D[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.041 ns                ;
; N/A                                     ; 59.79 MHz ( period = 16.724 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_B[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.063 ns                ;
; N/A                                     ; 59.84 MHz ( period = 16.710 ns )                    ; CPU16_Fibo:inst|adder_aux[5]  ; CPU16_Fibo:inst|register_B[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.049 ns                ;
; N/A                                     ; 59.85 MHz ( period = 16.708 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_A[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.038 ns                ;
; N/A                                     ; 59.86 MHz ( period = 16.706 ns )                    ; CPU16_Fibo:inst|adder_aux[3]  ; CPU16_Fibo:inst|register_D[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.041 ns                ;
; N/A                                     ; 59.88 MHz ( period = 16.700 ns )                    ; CPU16_Fibo:inst|adder_aux[3]  ; CPU16_Fibo:inst|register_B[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.020 ns                ;
; N/A                                     ; 59.90 MHz ( period = 16.694 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_A[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.007 ns                ;
; N/A                                     ; 59.92 MHz ( period = 16.690 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_C[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.034 ns                ;
; N/A                                     ; 59.94 MHz ( period = 16.682 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_C[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.006 ns                ;
; N/A                                     ; 59.94 MHz ( period = 16.682 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_B[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.013 ns                ;
; N/A                                     ; 60.00 MHz ( period = 16.668 ns )                    ; CPU16_Fibo:inst|adder_aux[2]  ; CPU16_Fibo:inst|register_B[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.988 ns                ;
; N/A                                     ; 60.00 MHz ( period = 16.668 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_D[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.020 ns                ;
; N/A                                     ; 60.00 MHz ( period = 16.668 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_C[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.020 ns                ;
; N/A                                     ; 60.02 MHz ( period = 16.660 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_C[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.992 ns                ;
; N/A                                     ; 60.06 MHz ( period = 16.650 ns )                    ; CPU16_Fibo:inst|adder_aux[2]  ; CPU16_Fibo:inst|register_A[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.987 ns                ;
; N/A                                     ; 60.13 MHz ( period = 16.632 ns )                    ; CPU16_Fibo:inst|adder_aux[6]  ; CPU16_Fibo:inst|register_D[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.982 ns                ;
; N/A                                     ; 60.13 MHz ( period = 16.630 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_A[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.014 ns                ;
; N/A                                     ; 60.14 MHz ( period = 16.628 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_B[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 5.000 ns                ;
; N/A                                     ; 60.16 MHz ( period = 16.622 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_C[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.988 ns                ;
; N/A                                     ; 60.18 MHz ( period = 16.618 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_C[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.995 ns                ;
; N/A                                     ; 60.19 MHz ( period = 16.614 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_C[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.960 ns                ;
; N/A                                     ; 60.20 MHz ( period = 16.612 ns )                    ; CPU16_Fibo:inst|adder_aux[6]  ; CPU16_Fibo:inst|register_C[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.982 ns                ;
; N/A                                     ; 60.20 MHz ( period = 16.610 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_C[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.967 ns                ;
; N/A                                     ; 60.25 MHz ( period = 16.598 ns )                    ; CPU16_Fibo:inst|adder_aux[7]  ; CPU16_Fibo:inst|register_B[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.926 ns                ;
; N/A                                     ; 60.28 MHz ( period = 16.588 ns )                    ; CPU16_Fibo:inst|adder_aux[4]  ; CPU16_Fibo:inst|register_B[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.972 ns                ;
; N/A                                     ; 60.34 MHz ( period = 16.574 ns )                    ; CPU16_Fibo:inst|adder_aux[2]  ; CPU16_Fibo:inst|register_D[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.951 ns                ;
; N/A                                     ; 60.34 MHz ( period = 16.574 ns )                    ; CPU16_Fibo:inst|adder_aux[4]  ; CPU16_Fibo:inst|register_C[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.969 ns                ;
; N/A                                     ; 60.36 MHz ( period = 16.566 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_A[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.948 ns                ;
; N/A                                     ; 60.39 MHz ( period = 16.560 ns )                    ; CPU16_Fibo:inst|adder_aux[6]  ; CPU16_Fibo:inst|register_B[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.955 ns                ;
; N/A                                     ; 60.39 MHz ( period = 16.558 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_A[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.940 ns                ;
; N/A                                     ; 60.42 MHz ( period = 16.550 ns )                    ; CPU16_Fibo:inst|adder_aux[3]  ; CPU16_Fibo:inst|register_A[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.943 ns                ;
; N/A                                     ; 60.44 MHz ( period = 16.546 ns )                    ; CPU16_Fibo:inst|adder_aux[2]  ; CPU16_Fibo:inst|register_C[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.942 ns                ;
; N/A                                     ; 60.44 MHz ( period = 16.544 ns )                    ; CPU16_Fibo:inst|adder_aux[6]  ; CPU16_Fibo:inst|register_B[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.952 ns                ;
; N/A                                     ; 60.45 MHz ( period = 16.542 ns )                    ; CPU16_Fibo:inst|adder_aux[3]  ; CPU16_Fibo:inst|register_C[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.961 ns                ;
; N/A                                     ; 60.47 MHz ( period = 16.536 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_B[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.963 ns                ;
; N/A                                     ; 60.49 MHz ( period = 16.532 ns )                    ; CPU16_Fibo:inst|adder_aux[5]  ; CPU16_Fibo:inst|register_B[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.950 ns                ;
; N/A                                     ; 60.53 MHz ( period = 16.522 ns )                    ; CPU16_Fibo:inst|adder_aux[4]  ; CPU16_Fibo:inst|register_A[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.938 ns                ;
; N/A                                     ; 60.53 MHz ( period = 16.520 ns )                    ; CPU16_Fibo:inst|adder_aux[6]  ; CPU16_Fibo:inst|register_A[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.923 ns                ;
; N/A                                     ; 60.54 MHz ( period = 16.518 ns )                    ; CPU16_Fibo:inst|adder_aux[3]  ; CPU16_Fibo:inst|register_D[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.943 ns                ;
; N/A                                     ; 60.59 MHz ( period = 16.504 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_D[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.948 ns                ;
; N/A                                     ; 60.59 MHz ( period = 16.504 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_B[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.914 ns                ;
; N/A                                     ; 60.69 MHz ( period = 16.478 ns )                    ; CPU16_Fibo:inst|adder_aux[6]  ; CPU16_Fibo:inst|register_A[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.902 ns                ;
; N/A                                     ; 60.71 MHz ( period = 16.472 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_D[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.907 ns                ;
; N/A                                     ; 60.75 MHz ( period = 16.462 ns )                    ; CPU16_Fibo:inst|adder_aux[5]  ; CPU16_Fibo:inst|register_D[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.924 ns                ;
; N/A                                     ; 60.76 MHz ( period = 16.458 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_D[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.928 ns                ;
; N/A                                     ; 60.76 MHz ( period = 16.458 ns )                    ; CPU16_Fibo:inst|adder_aux[3]  ; CPU16_Fibo:inst|register_A[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.907 ns                ;
; N/A                                     ; 60.78 MHz ( period = 16.454 ns )                    ; CPU16_Fibo:inst|adder_aux[4]  ; CPU16_Fibo:inst|register_D[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.914 ns                ;
; N/A                                     ; 60.80 MHz ( period = 16.448 ns )                    ; CPU16_Fibo:inst|adder_aux[6]  ; CPU16_Fibo:inst|register_B[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.889 ns                ;
; N/A                                     ; 60.81 MHz ( period = 16.446 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_C[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.909 ns                ;
; N/A                                     ; 60.81 MHz ( period = 16.444 ns )                    ; CPU16_Fibo:inst|adder_aux[4]  ; CPU16_Fibo:inst|register_A[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.899 ns                ;
; N/A                                     ; 60.83 MHz ( period = 16.438 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_C[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.881 ns                ;
; N/A                                     ; 60.85 MHz ( period = 16.434 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_D[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.916 ns                ;
; N/A                                     ; 60.86 MHz ( period = 16.430 ns )                    ; CPU16_Fibo:inst|adder_aux[6]  ; CPU16_Fibo:inst|register_C[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.886 ns                ;
; N/A                                     ; 60.89 MHz ( period = 16.424 ns )                    ; CPU16_Fibo:inst|adder_aux[3]  ; CPU16_Fibo:inst|register_B[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.901 ns                ;
; N/A                                     ; 60.97 MHz ( period = 16.402 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_A[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.868 ns                ;
; N/A                                     ; 60.98 MHz ( period = 16.400 ns )                    ; CPU16_Fibo:inst|adder_aux[6]  ; CPU16_Fibo:inst|register_A[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.878 ns                ;
; N/A                                     ; 60.98 MHz ( period = 16.398 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_D[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.894 ns                ;
; N/A                                     ; 61.00 MHz ( period = 16.394 ns )                    ; CPU16_Fibo:inst|adder_aux[7]  ; CPU16_Fibo:inst|register_D[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.838 ns                ;
; N/A                                     ; 61.00 MHz ( period = 16.394 ns )                    ; CPU16_Fibo:inst|adder_aux[2]  ; CPU16_Fibo:inst|register_A[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.863 ns                ;
; N/A                                     ; 61.01 MHz ( period = 16.392 ns )                    ; CPU16_Fibo:inst|adder_aux[4]  ; CPU16_Fibo:inst|register_C[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.888 ns                ;
; N/A                                     ; 61.01 MHz ( period = 16.392 ns )                    ; CPU16_Fibo:inst|adder_aux[2]  ; CPU16_Fibo:inst|register_B[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.869 ns                ;
; N/A                                     ; 61.03 MHz ( period = 16.386 ns )                    ; CPU16_Fibo:inst|adder_aux[2]  ; CPU16_Fibo:inst|register_A[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.855 ns                ;
; N/A                                     ; 61.04 MHz ( period = 16.384 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_D[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.883 ns                ;
; N/A                                     ; 61.09 MHz ( period = 16.368 ns )                    ; CPU16_Fibo:inst|adder_aux[2]  ; CPU16_Fibo:inst|register_C[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.851 ns                ;
; N/A                                     ; 61.10 MHz ( period = 16.366 ns )                    ; CPU16_Fibo:inst|adder_aux[8]  ; CPU16_Fibo:inst|register_B[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.880 ns                ;
; N/A                                     ; 61.12 MHz ( period = 16.362 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_A[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.856 ns                ;
; N/A                                     ; 61.12 MHz ( period = 16.360 ns )                    ; CPU16_Fibo:inst|adder_aux[3]  ; CPU16_Fibo:inst|register_C[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.865 ns                ;
; N/A                                     ; 61.14 MHz ( period = 16.356 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_D[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.864 ns                ;
; N/A                                     ; 61.14 MHz ( period = 16.356 ns )                    ; CPU16_Fibo:inst|adder_aux[4]  ; CPU16_Fibo:inst|register_C[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.861 ns                ;
; N/A                                     ; 61.17 MHz ( period = 16.348 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_B[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.865 ns                ;
; N/A                                     ; 61.26 MHz ( period = 16.324 ns )                    ; CPU16_Fibo:inst|adder_aux[7]  ; CPU16_Fibo:inst|register_C[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.804 ns                ;
; N/A                                     ; 61.30 MHz ( period = 16.314 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_A[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.817 ns                ;
; N/A                                     ; 61.30 MHz ( period = 16.312 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_C[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.854 ns                ;
; N/A                                     ; 61.32 MHz ( period = 16.308 ns )                    ; CPU16_Fibo:inst|adder_aux[5]  ; CPU16_Fibo:inst|register_A[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.837 ns                ;
; N/A                                     ; 61.33 MHz ( period = 16.304 ns )                    ; CPU16_Fibo:inst|adder_aux[2]  ; CPU16_Fibo:inst|register_D[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.824 ns                ;
; N/A                                     ; 61.33 MHz ( period = 16.304 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_C[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.826 ns                ;
; N/A                                     ; 61.39 MHz ( period = 16.290 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_B[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.846 ns                ;
; N/A                                     ; 61.41 MHz ( period = 16.284 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_D[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.809 ns                ;
; N/A                                     ; 61.45 MHz ( period = 16.274 ns )                    ; CPU16_Fibo:inst|adder_aux[5]  ; CPU16_Fibo:inst|register_D[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.826 ns                ;
; N/A                                     ; 61.46 MHz ( period = 16.270 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_A[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.820 ns                ;
; N/A                                     ; 61.48 MHz ( period = 16.266 ns )                    ; CPU16_Fibo:inst|adder_aux[4]  ; CPU16_Fibo:inst|register_D[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.816 ns                ;
; N/A                                     ; 61.49 MHz ( period = 16.264 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_D[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.819 ns                ;
; N/A                                     ; 61.49 MHz ( period = 16.264 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_C[0]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.824 ns                ;
; N/A                                     ; 61.53 MHz ( period = 16.252 ns )                    ; CPU16_Fibo:inst|adder_aux[6]  ; CPU16_Fibo:inst|register_C[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.795 ns                ;
; N/A                                     ; 61.55 MHz ( period = 16.246 ns )                    ; CPU16_Fibo:inst|adder_aux[3]  ; CPU16_Fibo:inst|register_B[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.802 ns                ;
; N/A                                     ; 61.58 MHz ( period = 16.240 ns )                    ; CPU16_Fibo:inst|adder_aux[4]  ; CPU16_Fibo:inst|register_C[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.810 ns                ;
; N/A                                     ; 61.61 MHz ( period = 16.230 ns )                    ; CPU16_Fibo:inst|adder_aux[5]  ; CPU16_Fibo:inst|register_A[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.798 ns                ;
; N/A                                     ; 61.61 MHz ( period = 16.230 ns )                    ; CPU16_Fibo:inst|adder_aux[2]  ; CPU16_Fibo:inst|register_A[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.783 ns                ;
; N/A                                     ; 61.65 MHz ( period = 16.220 ns )                    ; CPU16_Fibo:inst|adder_aux[4]  ; CPU16_Fibo:inst|register_A[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.786 ns                ;
; N/A                                     ; 61.68 MHz ( period = 16.214 ns )                    ; CPU16_Fibo:inst|adder_aux[2]  ; CPU16_Fibo:inst|register_B[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 61.68 MHz ( period = 16.212 ns )                    ; CPU16_Fibo:inst|adder_aux[11] ; CPU16_Fibo:inst|register_B[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.828 ns                ;
; N/A                                     ; 61.72 MHz ( period = 16.202 ns )                    ; CPU16_Fibo:inst|adder_aux[4]  ; CPU16_Fibo:inst|register_B[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.789 ns                ;
; N/A                                     ; 61.72 MHz ( period = 16.202 ns )                    ; CPU16_Fibo:inst|adder_aux[3]  ; CPU16_Fibo:inst|register_A[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.783 ns                ;
; N/A                                     ; 61.75 MHz ( period = 16.194 ns )                    ; CPU16_Fibo:inst|adder_aux[3]  ; CPU16_Fibo:inst|register_A[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.775 ns                ;
; N/A                                     ; 61.78 MHz ( period = 16.186 ns )                    ; CPU16_Fibo:inst|adder_aux[2]  ; CPU16_Fibo:inst|register_C[5]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.770 ns                ;
; N/A                                     ; 61.78 MHz ( period = 16.186 ns )                    ; CPU16_Fibo:inst|adder_aux[4]  ; CPU16_Fibo:inst|register_B[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.786 ns                ;
; N/A                                     ; 61.80 MHz ( period = 16.182 ns )                    ; CPU16_Fibo:inst|adder_aux[3]  ; CPU16_Fibo:inst|register_C[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.774 ns                ;
; N/A                                     ; 61.81 MHz ( period = 16.178 ns )                    ; CPU16_Fibo:inst|adder_aux[4]  ; CPU16_Fibo:inst|register_A[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.765 ns                ;
; N/A                                     ; 61.82 MHz ( period = 16.176 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_D[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.774 ns                ;
; N/A                                     ; 61.83 MHz ( period = 16.174 ns )                    ; CPU16_Fibo:inst|adder_aux[6]  ; CPU16_Fibo:inst|register_D[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.757 ns                ;
; N/A                                     ; 61.85 MHz ( period = 16.168 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_B[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.783 ns                ;
; N/A                                     ; 61.88 MHz ( period = 16.160 ns )                    ; CPU16_Fibo:inst|adder_aux[3]  ; CPU16_Fibo:inst|register_D[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.751 ns                ;
; N/A                                     ; 61.91 MHz ( period = 16.152 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_B[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.777 ns                ;
; N/A                                     ; 61.92 MHz ( period = 16.150 ns )                    ; CPU16_Fibo:inst|adder_aux[2]  ; CPU16_Fibo:inst|register_C[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.743 ns                ;
; N/A                                     ; 61.93 MHz ( period = 16.146 ns )                    ; CPU16_Fibo:inst|adder_aux[5]  ; CPU16_Fibo:inst|register_B[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.767 ns                ;
; N/A                                     ; 61.93 MHz ( period = 16.146 ns )                    ; CPU16_Fibo:inst|adder_aux[7]  ; CPU16_Fibo:inst|register_C[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.713 ns                ;
; N/A                                     ; 61.94 MHz ( period = 16.144 ns )                    ; CPU16_Fibo:inst|adder_aux[7]  ; CPU16_Fibo:inst|register_B[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.708 ns                ;
; N/A                                     ; 61.95 MHz ( period = 16.142 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_A[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.755 ns                ;
; N/A                                     ; 61.95 MHz ( period = 16.142 ns )                    ; CPU16_Fibo:inst|adder_aux[2]  ; CPU16_Fibo:inst|register_A[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.732 ns                ;
; N/A                                     ; 61.97 MHz ( period = 16.138 ns )                    ; CPU16_Fibo:inst|adder_aux[4]  ; CPU16_Fibo:inst|register_C[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.750 ns                ;
; N/A                                     ; 62.00 MHz ( period = 16.130 ns )                    ; CPU16_Fibo:inst|adder_aux[5]  ; CPU16_Fibo:inst|register_B[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.764 ns                ;
; N/A                                     ; 62.04 MHz ( period = 16.118 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_B[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.731 ns                ;
; N/A                                     ; 62.05 MHz ( period = 16.116 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_D[2]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.754 ns                ;
; N/A                                     ; 62.05 MHz ( period = 16.116 ns )                    ; CPU16_Fibo:inst|adder_aux[2]  ; CPU16_Fibo:inst|register_D[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.726 ns                ;
; N/A                                     ; 62.05 MHz ( period = 16.116 ns )                    ; CPU16_Fibo:inst|adder_aux[4]  ; CPU16_Fibo:inst|register_C[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.736 ns                ;
; N/A                                     ; 62.08 MHz ( period = 16.108 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_C[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.748 ns                ;
; N/A                                     ; 62.10 MHz ( period = 16.102 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_B[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.728 ns                ;
; N/A                                     ; 62.11 MHz ( period = 16.100 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_C[4]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.720 ns                ;
; N/A                                     ; 62.11 MHz ( period = 16.100 ns )                    ; CPU16_Fibo:inst|adder_aux[4]  ; CPU16_Fibo:inst|register_A[13] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.741 ns                ;
; N/A                                     ; 62.15 MHz ( period = 16.090 ns )                    ; CPU16_Fibo:inst|adder_aux[4]  ; CPU16_Fibo:inst|register_B[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.723 ns                ;
; N/A                                     ; 62.16 MHz ( period = 16.088 ns )                    ; CPU16_Fibo:inst|adder_aux[7]  ; CPU16_Fibo:inst|register_A[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.679 ns                ;
; N/A                                     ; 62.16 MHz ( period = 16.088 ns )                    ; CPU16_Fibo:inst|adder_aux[8]  ; CPU16_Fibo:inst|register_A[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.740 ns                ;
; N/A                                     ; 62.18 MHz ( period = 16.082 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_C[1]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.709 ns                ;
; N/A                                     ; 62.24 MHz ( period = 16.066 ns )                    ; CPU16_Fibo:inst|adder_aux[4]  ; CPU16_Fibo:inst|register_C[15] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.711 ns                ;
; N/A                                     ; 62.32 MHz ( period = 16.046 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_B[3]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.723 ns                ;
; N/A                                     ; 62.34 MHz ( period = 16.040 ns )                    ; CPU16_Fibo:inst|adder_aux[6]  ; CPU16_Fibo:inst|register_A[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.684 ns                ;
; N/A                                     ; 62.35 MHz ( period = 16.038 ns )                    ; CPU16_Fibo:inst|adder_aux[3]  ; CPU16_Fibo:inst|register_A[14] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.703 ns                ;
; N/A                                     ; 62.36 MHz ( period = 16.036 ns )                    ; CPU16_Fibo:inst|adder_aux[7]  ; CPU16_Fibo:inst|register_D[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.646 ns                ;
; N/A                                     ; 62.37 MHz ( period = 16.034 ns )                    ; CPU16_Fibo:inst|adder_aux[5]  ; CPU16_Fibo:inst|register_B[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.701 ns                ;
; N/A                                     ; 62.37 MHz ( period = 16.034 ns )                    ; CPU16_Fibo:inst|adder_aux[2]  ; CPU16_Fibo:inst|register_C[11] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.692 ns                ;
; N/A                                     ; 62.37 MHz ( period = 16.034 ns )                    ; CPU16_Fibo:inst|adder_aux[9]  ; CPU16_Fibo:inst|register_A[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.721 ns                ;
; N/A                                     ; 62.37 MHz ( period = 16.034 ns )                    ; CPU16_Fibo:inst|adder_aux[6]  ; CPU16_Fibo:inst|register_C[10] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.687 ns                ;
; N/A                                     ; 62.39 MHz ( period = 16.028 ns )                    ; CPU16_Fibo:inst|adder_aux[8]  ; CPU16_Fibo:inst|register_D[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.712 ns                ;
; N/A                                     ; 62.45 MHz ( period = 16.014 ns )                    ; CPU16_Fibo:inst|adder_aux[0]  ; CPU16_Fibo:inst|register_A[6]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.696 ns                ;
; N/A                                     ; 62.45 MHz ( period = 16.014 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_A[12] ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.673 ns                ;
; N/A                                     ; 62.46 MHz ( period = 16.010 ns )                    ; CPU16_Fibo:inst|adder_aux[7]  ; CPU16_Fibo:inst|register_A[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.640 ns                ;
; N/A                                     ; 62.46 MHz ( period = 16.010 ns )                    ; CPU16_Fibo:inst|adder_aux[8]  ; CPU16_Fibo:inst|register_A[9]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.701 ns                ;
; N/A                                     ; 62.48 MHz ( period = 16.006 ns )                    ; CPU16_Fibo:inst|adder_aux[1]  ; CPU16_Fibo:inst|register_B[8]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.665 ns                ;
; N/A                                     ; 62.48 MHz ( period = 16.006 ns )                    ; CPU16_Fibo:inst|adder_aux[5]  ; CPU16_Fibo:inst|register_A[7]  ; CLOCK_50   ; CLOCK_50 ; None                        ; None                      ; 4.685 ns                ;
; Timing analysis restricted to 200 rows. ; To change the limit use Settings (Assignments menu) ;                               ;                                ;            ;          ;                             ;                           ;                         ;
+-----------------------------------------+-----------------------------------------------------+-------------------------------+--------------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Hold: 'CLOCK_50'                                                                                                                                                                                                                                    ;
+------------------------------------------+-----------------------------------------------------+---------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Minimum Slack                            ; From                                                ; To                                          ; From Clock ; To Clock ; Required Hold Relationship ; Required Shortest P2P Time ; Actual Shortest P2P Time ;
+------------------------------------------+-----------------------------------------------------+---------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|program_counter[2]                  ; CPU16_Fibo:inst|program_address_register[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.736 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[6]             ; CPU16_Fibo:inst|program_address_register[6] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.909 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|program_counter[5]                  ; CPU16_Fibo:inst|memory_address_register[5]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|program_counter[0]                  ; CPU16_Fibo:inst|memory_address_register[0]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.900 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|program_counter[5]                  ; CPU16_Fibo:inst|program_address_register[5] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.977 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|program_counter[1]                  ; CPU16_Fibo:inst|program_address_register[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.029 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_return2               ; CPU16_Fibo:inst|memory_address_register[4]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.443 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|program_counter[4]                  ; CPU16_Fibo:inst|program_address_register[4] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.048 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_return2               ; CPU16_Fibo:inst|memory_address_register[5]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.450 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|program_counter[6]                  ; CPU16_Fibo:inst|memory_address_register[6]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.086 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|program_counter[7]                  ; CPU16_Fibo:inst|memory_address_register[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_return2               ; CPU16_Fibo:inst|memory_address_register[3]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.620 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|program_counter[3]                  ; CPU16_Fibo:inst|program_address_register[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.245 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_return2               ; CPU16_Fibo:inst|memory_address_register[6]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|program_counter[0]                  ; CPU16_Fibo:inst|program_address_register[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.283 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[2]             ; CPU16_Fibo:inst|program_address_register[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.282 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|program_counter[1]                  ; CPU16_Fibo:inst|memory_address_register[1]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_return2               ; CPU16_Fibo:inst|memory_address_register[2]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.735 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_return2               ; CPU16_Fibo:inst|memory_address_register[1]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.739 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|program_counter[4]                  ; CPU16_Fibo:inst|memory_address_register[4]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|program_counter[3]                  ; CPU16_Fibo:inst|memory_address_register[3]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.308 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.reset_pc                      ; CPU16_Fibo:inst|program_address_register[7] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|program_counter[2]                  ; CPU16_Fibo:inst|memory_address_register[2]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.339 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|program_counter[7]                  ; CPU16_Fibo:inst|program_address_register[7] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[5]             ; CPU16_Fibo:inst|program_address_register[5] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.381 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[7]             ; CPU16_Fibo:inst|program_address_register[7] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.342 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|program_counter[6]                  ; CPU16_Fibo:inst|program_address_register[6] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.439 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|register_out[1]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.737 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[0]             ; CPU16_Fibo:inst|memory_address_register[0]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.465 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_return2               ; CPU16_Fibo:inst|memory_address_register[0]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.933 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.reset_pc                      ; CPU16_Fibo:inst|program_address_register[5] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.635 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[4]             ; CPU16_Fibo:inst|program_address_register[4] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.631 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[1]             ; CPU16_Fibo:inst|program_address_register[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[4]             ; CPU16_Fibo:inst|memory_address_register[4]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.598 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_return2               ; CPU16_Fibo:inst|memory_address_register[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.076 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.reset_pc                      ; CPU16_Fibo:inst|program_address_register[6] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.734 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|register_out[11]            ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.968 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|register_out[2]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.183 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|register_out[5]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.056 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[1]             ; CPU16_Fibo:inst|memory_address_register[1]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[2]             ; CPU16_Fibo:inst|memory_address_register[2]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.754 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[0]             ; CPU16_Fibo:inst|program_address_register[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.871 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|program_counter[1]                  ; CPU16_Fibo:inst|register_out[1]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.718 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|stack_pointer[7]                    ; CPU16_Fibo:inst|memory_address_register[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.905 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.reset_pc                      ; CPU16_Fibo:inst|program_address_register[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.962 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.reset_pc                      ; CPU16_Fibo:inst|program_address_register[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.963 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.reset_pc                      ; CPU16_Fibo:inst|program_address_register[4] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[7]             ; CPU16_Fibo:inst|memory_address_register[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.934 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|program_counter[5]                  ; CPU16_Fibo:inst|register_out[5]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.827 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|program_counter[2]                  ; CPU16_Fibo:inst|register_out[2]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.983 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|stack_pointer[1]                    ; CPU16_Fibo:inst|memory_address_register[1]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.022 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|memory_address_register[2]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.510 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|register_out[3]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.509 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[3]             ; CPU16_Fibo:inst|program_address_register[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|register_out[6]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.372 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_D[11]                      ; CPU16_Fibo:inst|register_out[11]            ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|register_out[7]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.401 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[5]             ; CPU16_Fibo:inst|memory_address_register[5]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.116 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|program_counter[4]                  ; CPU16_Fibo:inst|register_out[4]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.952 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_push                  ; CPU16_Fibo:inst|memory_address_register[2]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.645 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|program_counter[6]                  ; CPU16_Fibo:inst|register_out[6]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.067 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|register_out[10]            ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.536 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[6]             ; CPU16_Fibo:inst|memory_address_register[6]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.252 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|program_counter[0]                  ; CPU16_Fibo:inst|register_out[0]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.117 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|register_out[4]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.566 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|program_counter[3]                  ; CPU16_Fibo:inst|register_out[3]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.304 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|stack_pointer[4]                    ; CPU16_Fibo:inst|memory_address_register[4]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.322 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_D[13]                      ; CPU16_Fibo:inst|register_out[13]            ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.208 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|register_out[9]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.649 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|memory_address_register[3]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.843 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|memory_address_register[0]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.855 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|memory_address_register[1]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.862 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|stack_pointer[2]                    ; CPU16_Fibo:inst|memory_address_register[2]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.434 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|stack_pointer[3]                    ; CPU16_Fibo:inst|memory_address_register[3]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.435 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|program_counter[7]                  ; CPU16_Fibo:inst|register_out[7]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_C[4]                       ; CPU16_Fibo:inst|adder_aux[4]                ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 1.447 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|stack_pointer[0]                    ; CPU16_Fibo:inst|memory_address_register[0]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.471 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|register_out[0]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.785 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.decode                        ; CPU16_Fibo:inst|memory_address_register[2]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.964 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_push                  ; CPU16_Fibo:inst|memory_address_register[3]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.978 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|memory_address_register[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.984 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|register_out[8]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.834 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.reset_pc                      ; CPU16_Fibo:inst|program_address_register[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.594 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_push                  ; CPU16_Fibo:inst|memory_address_register[0]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.990 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_C[4]                       ; CPU16_Fibo:inst|memory_address_register[4]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.544 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.reset_pc                      ; CPU16_Fibo:inst|program_address_register[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.608 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|memory_address_register[4]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.998 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_push                  ; CPU16_Fibo:inst|memory_address_register[1]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.997 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.decode                        ; CPU16_Fibo:inst|memory_address_register[0]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.001 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|memory_address_register[6]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.050 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.decode                        ; CPU16_Fibo:inst|memory_address_register[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.094 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.decode                        ; CPU16_Fibo:inst|program_address_register[6] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.173 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_push                  ; CPU16_Fibo:inst|memory_address_register[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.119 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_pop                   ; CPU16_Fibo:inst|program_address_register[6] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.186 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_push                  ; CPU16_Fibo:inst|memory_address_register[4]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.decode                        ; CPU16_Fibo:inst|memory_address_register[4]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.133 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_B[10]                      ; CPU16_Fibo:inst|register_out[10]            ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_loadR                 ; CPU16_Fibo:inst|program_address_register[6] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.225 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|memory_address_register[5]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.176 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_push                  ; CPU16_Fibo:inst|memory_address_register[6]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.185 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[8]             ; CPU16_Fibo:inst|register_out[2]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.742 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[9]             ; CPU16_Fibo:inst|register_out[1]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.602 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[8]             ; CPU16_Fibo:inst|register_out[0]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.decode                        ; CPU16_Fibo:inst|memory_address_register[1]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.246 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_C[7]                       ; CPU16_Fibo:inst|register_out[7]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.636 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_return                ; CPU16_Fibo:inst|program_address_register[6] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.341 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[9]             ; CPU16_Fibo:inst|register_out[11]            ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|program_address_register[6] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.346 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.decode                        ; CPU16_Fibo:inst|memory_address_register[3]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.296 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_push                  ; CPU16_Fibo:inst|memory_address_register[5]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.311 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.decode                        ; CPU16_Fibo:inst|memory_address_register[5]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.315 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.decode                        ; CPU16_Fibo:inst|program_address_register[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.365 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.decode                        ; CPU16_Fibo:inst|program_address_register[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.377 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_return2               ; CPU16_Fibo:inst|program_address_register[6] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.382 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_pop                   ; CPU16_Fibo:inst|memory_address_register[5]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.328 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_pop                   ; CPU16_Fibo:inst|program_address_register[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.378 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_pop                   ; CPU16_Fibo:inst|program_address_register[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.390 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.decode                        ; CPU16_Fibo:inst|program_address_register[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.396 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.decode                        ; CPU16_Fibo:inst|program_address_register[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.394 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_C[15]                      ; CPU16_Fibo:inst|register_out[15]            ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.744 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_pop                   ; CPU16_Fibo:inst|program_address_register[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.409 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_pop                   ; CPU16_Fibo:inst|program_address_register[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.407 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.decode                        ; CPU16_Fibo:inst|program_address_register[4] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.414 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_loadR                 ; CPU16_Fibo:inst|program_address_register[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.417 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_B[8]                       ; CPU16_Fibo:inst|register_out[8]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_pop                   ; CPU16_Fibo:inst|program_address_register[4] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.427 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_loadR                 ; CPU16_Fibo:inst|program_address_register[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.429 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_C[13]                      ; CPU16_Fibo:inst|register_out[13]            ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_loadR                 ; CPU16_Fibo:inst|memory_address_register[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.389 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_loadR                 ; CPU16_Fibo:inst|program_address_register[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_D[15]                      ; CPU16_Fibo:inst|register_out[15]            ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.788 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_loadR                 ; CPU16_Fibo:inst|program_address_register[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.446 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_C[11]                      ; CPU16_Fibo:inst|register_out[11]            ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.773 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[8]             ; CPU16_Fibo:inst|register_out[6]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.764 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_storeR                ; CPU16_Fibo:inst|program_address_register[6] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.460 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[9]             ; CPU16_Fibo:inst|register_out[7]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.775 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_loadR                 ; CPU16_Fibo:inst|program_address_register[4] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.466 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_B[2]                       ; CPU16_Fibo:inst|register_out[2]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.989 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[9]             ; CPU16_Fibo:inst|register_out[5]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.844 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[8]             ; CPU16_Fibo:inst|register_out[10]            ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.850 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_return                ; CPU16_Fibo:inst|memory_address_register[5]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.483 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_return                ; CPU16_Fibo:inst|program_address_register[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.533 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|program_address_register[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.538 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_return                ; CPU16_Fibo:inst|program_address_register[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.545 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|program_address_register[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.550 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_D[1]                       ; CPU16_Fibo:inst|register_out[1]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.928 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_return                ; CPU16_Fibo:inst|program_address_register[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.564 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_C[5]                       ; CPU16_Fibo:inst|register_out[5]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.901 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_return                ; CPU16_Fibo:inst|program_address_register[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.562 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|program_address_register[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.569 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.decode                        ; CPU16_Fibo:inst|memory_address_register[6]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.515 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|program_address_register[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.567 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|stack_pointer[6]                    ; CPU16_Fibo:inst|memory_address_register[6]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.078 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_return2               ; CPU16_Fibo:inst|program_address_register[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.574 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_return                ; CPU16_Fibo:inst|program_address_register[4] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.582 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_return2               ; CPU16_Fibo:inst|program_address_register[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.586 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|program_address_register[4] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.587 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[8]             ; CPU16_Fibo:inst|register_out[3]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.064 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_A[11]                      ; CPU16_Fibo:inst|register_out[11]            ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.931 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_return2               ; CPU16_Fibo:inst|program_address_register[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.605 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_C[8]                       ; CPU16_Fibo:inst|adder_aux[8]                ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.068 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_return2               ; CPU16_Fibo:inst|program_address_register[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.603 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_A[13]                      ; CPU16_Fibo:inst|register_out[13]            ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.948 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_return2               ; CPU16_Fibo:inst|program_address_register[4] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.623 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_C[1]                       ; CPU16_Fibo:inst|register_out[1]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.976 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[8]             ; CPU16_Fibo:inst|register_out[4]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 3.924 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_C[7]                       ; CPU16_Fibo:inst|adder_aux[7]                ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.145 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_storeR                ; CPU16_Fibo:inst|program_address_register[2] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.652 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|register_out[13]            ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.448 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[3]             ; CPU16_Fibo:inst|memory_address_register[3]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.140 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_storeR                ; CPU16_Fibo:inst|program_address_register[3] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.664 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_pop                   ; CPU16_Fibo:inst|memory_address_register[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.611 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_storeR                ; CPU16_Fibo:inst|program_address_register[1] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.683 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_storeR                ; CPU16_Fibo:inst|program_address_register[0] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.681 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_push                  ; CPU16_Fibo:inst|program_address_register[6] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.698 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_D[9]                       ; CPU16_Fibo:inst|register_out[9]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.044 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_storeR                ; CPU16_Fibo:inst|program_address_register[4] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.701 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|register_out[15]            ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.492 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_pop                   ; CPU16_Fibo:inst|memory_address_register[1]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.669 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_C[1]                       ; CPU16_Fibo:inst|program_address_register[6] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.284 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_pop                   ; CPU16_Fibo:inst|memory_address_register[3]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.676 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.decode                        ; CPU16_Fibo:inst|program_address_register[5] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.732 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_C[7]                       ; CPU16_Fibo:inst|memory_address_register[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.233 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_store                 ; CPU16_Fibo:inst|program_address_register[6] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.743 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_D[5]                       ; CPU16_Fibo:inst|register_out[5]             ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.088 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_pop                   ; CPU16_Fibo:inst|program_address_register[5] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.745 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_D[8]                       ; CPU16_Fibo:inst|adder_aux[8]                ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.206 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_pop                   ; CPU16_Fibo:inst|memory_address_register[2]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.714 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_pop                   ; CPU16_Fibo:inst|memory_address_register[4]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.716 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_call                  ; CPU16_Fibo:inst|register_out[12]            ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.575 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_C[2]                       ; CPU16_Fibo:inst|program_address_register[6] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.340 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_B[14]                      ; CPU16_Fibo:inst|register_out[14]            ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.121 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|stack_pointer[5]                    ; CPU16_Fibo:inst|memory_address_register[5]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.285 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_pop                   ; CPU16_Fibo:inst|memory_address_register[6]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.728 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_loadR                 ; CPU16_Fibo:inst|program_address_register[5] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.784 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|instruction_register[1]             ; CPU16_Fibo:inst|adder_aux[7]                ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.293 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_D[15]                      ; CPU16_Fibo:inst|adder_aux[15]               ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.289 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_return                ; CPU16_Fibo:inst|memory_address_register[7]  ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.766 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|register_C[14]                      ; CPU16_Fibo:inst|adder_aux[14]               ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 2.302 ns                 ;
; Not operational: Clock Skew > Data Delay ; CPU16_Fibo:inst|state.execute_jump                  ; CPU16_Fibo:inst|program_address_register[6] ; CLOCK_50   ; CLOCK_50 ; None                       ; None                       ; 4.392 ns                 ;
; Timing analysis restricted to 200 rows.  ; To change the limit use Settings (Assignments menu) ;                                             ;            ;          ;                            ;                            ;                          ;
+------------------------------------------+-----------------------------------------------------+---------------------------------------------+------------+----------+----------------------------+----------------------------+--------------------------+


+--------------------------------------------------------------------------------------------------+
; tsu                                                                                              ;
+-------+--------------+------------+--------+------------------------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From   ; To                                       ; To Clock ;
+-------+--------------+------------+--------+------------------------------------------+----------+
; N/A   ; None         ; 8.436 ns   ; KEY[0] ; CPU16_Fibo:inst|register_B[11]           ; CLOCK_50 ;
; N/A   ; None         ; 7.952 ns   ; KEY[0] ; CPU16_Fibo:inst|register_B[4]            ; CLOCK_50 ;
; N/A   ; None         ; 7.937 ns   ; KEY[0] ; CPU16_Fibo:inst|register_B[6]            ; CLOCK_50 ;
; N/A   ; None         ; 7.893 ns   ; KEY[0] ; CPU16_Fibo:inst|register_D[2]            ; CLOCK_50 ;
; N/A   ; None         ; 7.882 ns   ; KEY[0] ; CPU16_Fibo:inst|register_B[7]            ; CLOCK_50 ;
; N/A   ; None         ; 7.867 ns   ; KEY[0] ; CPU16_Fibo:inst|register_D[6]            ; CLOCK_50 ;
; N/A   ; None         ; 7.867 ns   ; KEY[0] ; CPU16_Fibo:inst|register_D[7]            ; CLOCK_50 ;
; N/A   ; None         ; 7.812 ns   ; KEY[0] ; CPU16_Fibo:inst|register_B[12]           ; CLOCK_50 ;
; N/A   ; None         ; 7.790 ns   ; KEY[0] ; CPU16_Fibo:inst|register_B[13]           ; CLOCK_50 ;
; N/A   ; None         ; 7.723 ns   ; KEY[0] ; CPU16_Fibo:inst|register_B[8]            ; CLOCK_50 ;
; N/A   ; None         ; 7.680 ns   ; KEY[0] ; CPU16_Fibo:inst|register_B[5]            ; CLOCK_50 ;
; N/A   ; None         ; 7.662 ns   ; KEY[0] ; CPU16_Fibo:inst|register_B[2]            ; CLOCK_50 ;
; N/A   ; None         ; 7.617 ns   ; KEY[0] ; CPU16_Fibo:inst|register_D[4]            ; CLOCK_50 ;
; N/A   ; None         ; 7.607 ns   ; KEY[0] ; CPU16_Fibo:inst|register_D[5]            ; CLOCK_50 ;
; N/A   ; None         ; 7.512 ns   ; KEY[0] ; CPU16_Fibo:inst|register_D[10]           ; CLOCK_50 ;
; N/A   ; None         ; 7.448 ns   ; KEY[0] ; CPU16_Fibo:inst|register_B[9]            ; CLOCK_50 ;
; N/A   ; None         ; 7.326 ns   ; KEY[0] ; CPU16_Fibo:inst|register_A[5]            ; CLOCK_50 ;
; N/A   ; None         ; 7.321 ns   ; KEY[0] ; CPU16_Fibo:inst|register_A[7]            ; CLOCK_50 ;
; N/A   ; None         ; 7.313 ns   ; KEY[0] ; CPU16_Fibo:inst|register_A[4]            ; CLOCK_50 ;
; N/A   ; None         ; 7.179 ns   ; KEY[0] ; CPU16_Fibo:inst|register_D[15]           ; CLOCK_50 ;
; N/A   ; None         ; 7.176 ns   ; KEY[0] ; CPU16_Fibo:inst|register_D[9]            ; CLOCK_50 ;
; N/A   ; None         ; 7.174 ns   ; KEY[0] ; CPU16_Fibo:inst|register_D[12]           ; CLOCK_50 ;
; N/A   ; None         ; 7.174 ns   ; KEY[0] ; CPU16_Fibo:inst|register_D[13]           ; CLOCK_50 ;
; N/A   ; None         ; 7.161 ns   ; KEY[0] ; CPU16_Fibo:inst|register_B[10]           ; CLOCK_50 ;
; N/A   ; None         ; 7.143 ns   ; KEY[0] ; CPU16_Fibo:inst|register_B[15]           ; CLOCK_50 ;
; N/A   ; None         ; 7.014 ns   ; KEY[0] ; CPU16_Fibo:inst|register_C[5]            ; CLOCK_50 ;
; N/A   ; None         ; 6.977 ns   ; KEY[0] ; CPU16_Fibo:inst|register_A[6]            ; CLOCK_50 ;
; N/A   ; None         ; 6.954 ns   ; KEY[0] ; CPU16_Fibo:inst|register_C[6]            ; CLOCK_50 ;
; N/A   ; None         ; 6.943 ns   ; KEY[0] ; CPU16_Fibo:inst|register_C[4]            ; CLOCK_50 ;
; N/A   ; None         ; 6.939 ns   ; KEY[0] ; CPU16_Fibo:inst|register_C[2]            ; CLOCK_50 ;
; N/A   ; None         ; 6.938 ns   ; KEY[0] ; CPU16_Fibo:inst|register_C[7]            ; CLOCK_50 ;
; N/A   ; None         ; 6.900 ns   ; KEY[0] ; CPU16_Fibo:inst|register_D[11]           ; CLOCK_50 ;
; N/A   ; None         ; 6.798 ns   ; KEY[0] ; CPU16_Fibo:inst|register_D[8]            ; CLOCK_50 ;
; N/A   ; None         ; 6.760 ns   ; KEY[0] ; CPU16_Fibo:inst|register_B[3]            ; CLOCK_50 ;
; N/A   ; None         ; 6.745 ns   ; KEY[0] ; CPU16_Fibo:inst|register_C[12]           ; CLOCK_50 ;
; N/A   ; None         ; 6.685 ns   ; KEY[0] ; CPU16_Fibo:inst|register_D[3]            ; CLOCK_50 ;
; N/A   ; None         ; 6.485 ns   ; KEY[0] ; CPU16_Fibo:inst|register_C[9]            ; CLOCK_50 ;
; N/A   ; None         ; 6.400 ns   ; KEY[0] ; CPU16_Fibo:inst|register_A[2]            ; CLOCK_50 ;
; N/A   ; None         ; 6.400 ns   ; KEY[0] ; CPU16_Fibo:inst|register_A[3]            ; CLOCK_50 ;
; N/A   ; None         ; 6.249 ns   ; KEY[0] ; CPU16_Fibo:inst|register_D[14]           ; CLOCK_50 ;
; N/A   ; None         ; 6.247 ns   ; KEY[0] ; CPU16_Fibo:inst|register_A[13]           ; CLOCK_50 ;
; N/A   ; None         ; 6.243 ns   ; KEY[0] ; CPU16_Fibo:inst|register_A[8]            ; CLOCK_50 ;
; N/A   ; None         ; 6.223 ns   ; KEY[0] ; CPU16_Fibo:inst|register_A[12]           ; CLOCK_50 ;
; N/A   ; None         ; 6.214 ns   ; KEY[0] ; CPU16_Fibo:inst|register_B[14]           ; CLOCK_50 ;
; N/A   ; None         ; 6.189 ns   ; KEY[0] ; CPU16_Fibo:inst|register_C[13]           ; CLOCK_50 ;
; N/A   ; None         ; 6.187 ns   ; KEY[0] ; CPU16_Fibo:inst|register_C[10]           ; CLOCK_50 ;
; N/A   ; None         ; 6.175 ns   ; KEY[0] ; CPU16_Fibo:inst|register_C[11]           ; CLOCK_50 ;
; N/A   ; None         ; 6.169 ns   ; KEY[0] ; CPU16_Fibo:inst|register_C[8]            ; CLOCK_50 ;
; N/A   ; None         ; 6.068 ns   ; KEY[0] ; CPU16_Fibo:inst|register_C[15]           ; CLOCK_50 ;
; N/A   ; None         ; 6.068 ns   ; KEY[0] ; CPU16_Fibo:inst|register_C[14]           ; CLOCK_50 ;
; N/A   ; None         ; 6.067 ns   ; KEY[0] ; CPU16_Fibo:inst|register_C[3]            ; CLOCK_50 ;
; N/A   ; None         ; 5.858 ns   ; KEY[0] ; CPU16_Fibo:inst|register_A[15]           ; CLOCK_50 ;
; N/A   ; None         ; 5.634 ns   ; KEY[0] ; CPU16_Fibo:inst|register_A[10]           ; CLOCK_50 ;
; N/A   ; None         ; 5.585 ns   ; KEY[0] ; CPU16_Fibo:inst|register_A[11]           ; CLOCK_50 ;
; N/A   ; None         ; 5.579 ns   ; KEY[0] ; CPU16_Fibo:inst|register_A[9]            ; CLOCK_50 ;
; N/A   ; None         ; 5.002 ns   ; KEY[0] ; CPU16_Fibo:inst|register_A[14]           ; CLOCK_50 ;
; N/A   ; None         ; 4.522 ns   ; KEY[0] ; CPU16_Fibo:inst|output_port[12]          ; CLOCK_50 ;
; N/A   ; None         ; 4.522 ns   ; KEY[0] ; CPU16_Fibo:inst|output_port[13]          ; CLOCK_50 ;
; N/A   ; None         ; 4.522 ns   ; KEY[0] ; CPU16_Fibo:inst|output_port[14]          ; CLOCK_50 ;
; N/A   ; None         ; 4.522 ns   ; KEY[0] ; CPU16_Fibo:inst|output_port[15]          ; CLOCK_50 ;
; N/A   ; None         ; 3.767 ns   ; KEY[0] ; CPU16_Fibo:inst|stack_pointer[0]         ; CLOCK_50 ;
; N/A   ; None         ; 3.767 ns   ; KEY[0] ; CPU16_Fibo:inst|stack_pointer[1]         ; CLOCK_50 ;
; N/A   ; None         ; 3.767 ns   ; KEY[0] ; CPU16_Fibo:inst|stack_pointer[2]         ; CLOCK_50 ;
; N/A   ; None         ; 3.767 ns   ; KEY[0] ; CPU16_Fibo:inst|stack_pointer[3]         ; CLOCK_50 ;
; N/A   ; None         ; 3.767 ns   ; KEY[0] ; CPU16_Fibo:inst|stack_pointer[4]         ; CLOCK_50 ;
; N/A   ; None         ; 3.767 ns   ; KEY[0] ; CPU16_Fibo:inst|stack_pointer[5]         ; CLOCK_50 ;
; N/A   ; None         ; 3.767 ns   ; KEY[0] ; CPU16_Fibo:inst|stack_pointer[6]         ; CLOCK_50 ;
; N/A   ; None         ; 3.767 ns   ; KEY[0] ; CPU16_Fibo:inst|stack_pointer[7]         ; CLOCK_50 ;
; N/A   ; None         ; 3.752 ns   ; KEY[0] ; CPU16_Fibo:inst|register_D[1]            ; CLOCK_50 ;
; N/A   ; None         ; 3.647 ns   ; KEY[0] ; CPU16_Fibo:inst|output_port[4]           ; CLOCK_50 ;
; N/A   ; None         ; 3.647 ns   ; KEY[0] ; CPU16_Fibo:inst|output_port[5]           ; CLOCK_50 ;
; N/A   ; None         ; 3.647 ns   ; KEY[0] ; CPU16_Fibo:inst|output_port[6]           ; CLOCK_50 ;
; N/A   ; None         ; 3.647 ns   ; KEY[0] ; CPU16_Fibo:inst|output_port[7]           ; CLOCK_50 ;
; N/A   ; None         ; 3.623 ns   ; KEY[0] ; CPU16_Fibo:inst|output_port[0]           ; CLOCK_50 ;
; N/A   ; None         ; 3.623 ns   ; KEY[0] ; CPU16_Fibo:inst|output_port[1]           ; CLOCK_50 ;
; N/A   ; None         ; 3.623 ns   ; KEY[0] ; CPU16_Fibo:inst|output_port[2]           ; CLOCK_50 ;
; N/A   ; None         ; 3.623 ns   ; KEY[0] ; CPU16_Fibo:inst|output_port[3]           ; CLOCK_50 ;
; N/A   ; None         ; 3.616 ns   ; KEY[0] ; CPU16_Fibo:inst|output_port[8]           ; CLOCK_50 ;
; N/A   ; None         ; 3.616 ns   ; KEY[0] ; CPU16_Fibo:inst|output_port[9]           ; CLOCK_50 ;
; N/A   ; None         ; 3.616 ns   ; KEY[0] ; CPU16_Fibo:inst|output_port[10]          ; CLOCK_50 ;
; N/A   ; None         ; 3.616 ns   ; KEY[0] ; CPU16_Fibo:inst|output_port[11]          ; CLOCK_50 ;
; N/A   ; None         ; 3.431 ns   ; KEY[0] ; CPU16_Fibo:inst|instruction_register[0]  ; CLOCK_50 ;
; N/A   ; None         ; 3.431 ns   ; KEY[0] ; CPU16_Fibo:inst|instruction_register[1]  ; CLOCK_50 ;
; N/A   ; None         ; 3.431 ns   ; KEY[0] ; CPU16_Fibo:inst|instruction_register[2]  ; CLOCK_50 ;
; N/A   ; None         ; 3.431 ns   ; KEY[0] ; CPU16_Fibo:inst|instruction_register[3]  ; CLOCK_50 ;
; N/A   ; None         ; 3.431 ns   ; KEY[0] ; CPU16_Fibo:inst|instruction_register[4]  ; CLOCK_50 ;
; N/A   ; None         ; 3.431 ns   ; KEY[0] ; CPU16_Fibo:inst|instruction_register[5]  ; CLOCK_50 ;
; N/A   ; None         ; 3.431 ns   ; KEY[0] ; CPU16_Fibo:inst|instruction_register[6]  ; CLOCK_50 ;
; N/A   ; None         ; 3.431 ns   ; KEY[0] ; CPU16_Fibo:inst|instruction_register[7]  ; CLOCK_50 ;
; N/A   ; None         ; 3.431 ns   ; KEY[0] ; CPU16_Fibo:inst|instruction_register[8]  ; CLOCK_50 ;
; N/A   ; None         ; 3.431 ns   ; KEY[0] ; CPU16_Fibo:inst|instruction_register[9]  ; CLOCK_50 ;
; N/A   ; None         ; 3.431 ns   ; KEY[0] ; CPU16_Fibo:inst|instruction_register[10] ; CLOCK_50 ;
; N/A   ; None         ; 3.431 ns   ; KEY[0] ; CPU16_Fibo:inst|instruction_register[11] ; CLOCK_50 ;
; N/A   ; None         ; 3.431 ns   ; KEY[0] ; CPU16_Fibo:inst|instruction_register[12] ; CLOCK_50 ;
; N/A   ; None         ; 3.431 ns   ; KEY[0] ; CPU16_Fibo:inst|instruction_register[13] ; CLOCK_50 ;
; N/A   ; None         ; 3.431 ns   ; KEY[0] ; CPU16_Fibo:inst|instruction_register[14] ; CLOCK_50 ;
; N/A   ; None         ; 3.431 ns   ; KEY[0] ; CPU16_Fibo:inst|instruction_register[15] ; CLOCK_50 ;
; N/A   ; None         ; 3.122 ns   ; KEY[0] ; CPU16_Fibo:inst|register_C[1]            ; CLOCK_50 ;
; N/A   ; None         ; 3.085 ns   ; KEY[0] ; CPU16_Fibo:inst|program_counter[0]       ; CLOCK_50 ;
; N/A   ; None         ; 3.085 ns   ; KEY[0] ; CPU16_Fibo:inst|program_counter[1]       ; CLOCK_50 ;
; N/A   ; None         ; 3.085 ns   ; KEY[0] ; CPU16_Fibo:inst|program_counter[2]       ; CLOCK_50 ;
; N/A   ; None         ; 3.085 ns   ; KEY[0] ; CPU16_Fibo:inst|program_counter[3]       ; CLOCK_50 ;
; N/A   ; None         ; 3.085 ns   ; KEY[0] ; CPU16_Fibo:inst|program_counter[4]       ; CLOCK_50 ;
; N/A   ; None         ; 3.085 ns   ; KEY[0] ; CPU16_Fibo:inst|program_counter[5]       ; CLOCK_50 ;
; N/A   ; None         ; 3.085 ns   ; KEY[0] ; CPU16_Fibo:inst|program_counter[6]       ; CLOCK_50 ;
; N/A   ; None         ; 3.085 ns   ; KEY[0] ; CPU16_Fibo:inst|program_counter[7]       ; CLOCK_50 ;
; N/A   ; None         ; 2.880 ns   ; KEY[0] ; CPU16_Fibo:inst|register_A[0]            ; CLOCK_50 ;
; N/A   ; None         ; 2.851 ns   ; KEY[0] ; CPU16_Fibo:inst|register_A[1]            ; CLOCK_50 ;
; N/A   ; None         ; 2.660 ns   ; KEY[0] ; CPU16_Fibo:inst|time_counter[7]          ; CLOCK_50 ;
; N/A   ; None         ; 2.660 ns   ; KEY[0] ; CPU16_Fibo:inst|time_counter[6]          ; CLOCK_50 ;
; N/A   ; None         ; 2.660 ns   ; KEY[0] ; CPU16_Fibo:inst|time_counter[4]          ; CLOCK_50 ;
; N/A   ; None         ; 2.660 ns   ; KEY[0] ; CPU16_Fibo:inst|time_counter[2]          ; CLOCK_50 ;
; N/A   ; None         ; 2.660 ns   ; KEY[0] ; CPU16_Fibo:inst|time_counter[1]          ; CLOCK_50 ;
; N/A   ; None         ; 2.557 ns   ; KEY[0] ; CPU16_Fibo:inst|register_B[0]            ; CLOCK_50 ;
; N/A   ; None         ; 2.557 ns   ; KEY[0] ; CPU16_Fibo:inst|register_C[0]            ; CLOCK_50 ;
; N/A   ; None         ; 2.548 ns   ; KEY[0] ; CPU16_Fibo:inst|register_D[0]            ; CLOCK_50 ;
; N/A   ; None         ; 2.360 ns   ; KEY[0] ; CPU16_Fibo:inst|time_counter[3]          ; CLOCK_50 ;
; N/A   ; None         ; 2.360 ns   ; KEY[0] ; CPU16_Fibo:inst|time_counter[0]          ; CLOCK_50 ;
; N/A   ; None         ; 2.322 ns   ; KEY[0] ; CPU16_Fibo:inst|register_B[1]            ; CLOCK_50 ;
; N/A   ; None         ; 1.996 ns   ; KEY[0] ; CPU16_Fibo:inst|time_counter[5]          ; CLOCK_50 ;
+-------+--------------+------------+--------+------------------------------------------+----------+


+--------------------------------------------------------------------------------------------+
; tco                                                                                        ;
+-------+--------------+------------+---------------------------------+---------+------------+
; Slack ; Required tco ; Actual tco ; From                            ; To      ; From Clock ;
+-------+--------------+------------+---------------------------------+---------+------------+
; N/A   ; None         ; 14.338 ns  ; CPU16_Fibo:inst|output_port[15] ; HEX3[6] ; CLOCK_50   ;
; N/A   ; None         ; 14.158 ns  ; CPU16_Fibo:inst|output_port[15] ; HEX3[1] ; CLOCK_50   ;
; N/A   ; None         ; 13.842 ns  ; CPU16_Fibo:inst|output_port[15] ; HEX3[5] ; CLOCK_50   ;
; N/A   ; None         ; 13.313 ns  ; CPU16_Fibo:inst|output_port[15] ; HEX3[2] ; CLOCK_50   ;
; N/A   ; None         ; 13.183 ns  ; CPU16_Fibo:inst|output_port[14] ; HEX3[6] ; CLOCK_50   ;
; N/A   ; None         ; 13.163 ns  ; CPU16_Fibo:inst|output_port[13] ; HEX3[6] ; CLOCK_50   ;
; N/A   ; None         ; 13.002 ns  ; CPU16_Fibo:inst|output_port[14] ; HEX3[1] ; CLOCK_50   ;
; N/A   ; None         ; 12.960 ns  ; CPU16_Fibo:inst|output_port[13] ; HEX3[1] ; CLOCK_50   ;
; N/A   ; None         ; 12.717 ns  ; CPU16_Fibo:inst|output_port[9]  ; HEX2[6] ; CLOCK_50   ;
; N/A   ; None         ; 12.687 ns  ; CPU16_Fibo:inst|output_port[14] ; HEX3[5] ; CLOCK_50   ;
; N/A   ; None         ; 12.667 ns  ; CPU16_Fibo:inst|output_port[13] ; HEX3[5] ; CLOCK_50   ;
; N/A   ; None         ; 12.598 ns  ; CPU16_Fibo:inst|output_port[14] ; HEX3[0] ; CLOCK_50   ;
; N/A   ; None         ; 12.572 ns  ; CPU16_Fibo:inst|output_port[13] ; HEX3[0] ; CLOCK_50   ;
; N/A   ; None         ; 12.532 ns  ; CPU16_Fibo:inst|output_port[8]  ; HEX2[6] ; CLOCK_50   ;
; N/A   ; None         ; 12.509 ns  ; CPU16_Fibo:inst|output_port[13] ; HEX3[3] ; CLOCK_50   ;
; N/A   ; None         ; 12.497 ns  ; CPU16_Fibo:inst|output_port[12] ; HEX3[6] ; CLOCK_50   ;
; N/A   ; None         ; 12.437 ns  ; CPU16_Fibo:inst|output_port[13] ; HEX3[4] ; CLOCK_50   ;
; N/A   ; None         ; 12.390 ns  ; CPU16_Fibo:inst|output_port[10] ; HEX2[6] ; CLOCK_50   ;
; N/A   ; None         ; 12.358 ns  ; CPU16_Fibo:inst|output_port[12] ; HEX3[0] ; CLOCK_50   ;
; N/A   ; None         ; 12.331 ns  ; CPU16_Fibo:inst|output_port[8]  ; HEX2[0] ; CLOCK_50   ;
; N/A   ; None         ; 12.315 ns  ; CPU16_Fibo:inst|output_port[12] ; HEX3[3] ; CLOCK_50   ;
; N/A   ; None         ; 12.301 ns  ; CPU16_Fibo:inst|output_port[1]  ; HEX0[2] ; CLOCK_50   ;
; N/A   ; None         ; 12.295 ns  ; CPU16_Fibo:inst|output_port[12] ; HEX3[1] ; CLOCK_50   ;
; N/A   ; None         ; 12.283 ns  ; CPU16_Fibo:inst|output_port[11] ; HEX2[6] ; CLOCK_50   ;
; N/A   ; None         ; 12.280 ns  ; CPU16_Fibo:inst|output_port[1]  ; HEX0[6] ; CLOCK_50   ;
; N/A   ; None         ; 12.269 ns  ; CPU16_Fibo:inst|output_port[11] ; HEX2[0] ; CLOCK_50   ;
; N/A   ; None         ; 12.241 ns  ; CPU16_Fibo:inst|output_port[9]  ; HEX2[5] ; CLOCK_50   ;
; N/A   ; None         ; 12.235 ns  ; CPU16_Fibo:inst|output_port[15] ; HEX3[0] ; CLOCK_50   ;
; N/A   ; None         ; 12.198 ns  ; CPU16_Fibo:inst|output_port[14] ; HEX3[3] ; CLOCK_50   ;
; N/A   ; None         ; 12.179 ns  ; CPU16_Fibo:inst|output_port[12] ; HEX3[4] ; CLOCK_50   ;
; N/A   ; None         ; 12.156 ns  ; CPU16_Fibo:inst|output_port[14] ; HEX3[2] ; CLOCK_50   ;
; N/A   ; None         ; 12.110 ns  ; CPU16_Fibo:inst|output_port[9]  ; HEX2[0] ; CLOCK_50   ;
; N/A   ; None         ; 12.110 ns  ; CPU16_Fibo:inst|output_port[1]  ; HEX0[4] ; CLOCK_50   ;
; N/A   ; None         ; 12.106 ns  ; CPU16_Fibo:inst|output_port[13] ; HEX3[2] ; CLOCK_50   ;
; N/A   ; None         ; 12.094 ns  ; CPU16_Fibo:inst|output_port[14] ; HEX3[4] ; CLOCK_50   ;
; N/A   ; None         ; 12.094 ns  ; CPU16_Fibo:inst|output_port[1]  ; HEX0[3] ; CLOCK_50   ;
; N/A   ; None         ; 12.081 ns  ; CPU16_Fibo:inst|output_port[3]  ; HEX0[6] ; CLOCK_50   ;
; N/A   ; None         ; 12.077 ns  ; CPU16_Fibo:inst|output_port[0]  ; HEX0[6] ; CLOCK_50   ;
; N/A   ; None         ; 12.076 ns  ; CPU16_Fibo:inst|output_port[0]  ; HEX0[4] ; CLOCK_50   ;
; N/A   ; None         ; 12.075 ns  ; CPU16_Fibo:inst|output_port[3]  ; HEX0[2] ; CLOCK_50   ;
; N/A   ; None         ; 12.057 ns  ; CPU16_Fibo:inst|output_port[0]  ; HEX0[3] ; CLOCK_50   ;
; N/A   ; None         ; 12.044 ns  ; CPU16_Fibo:inst|output_port[0]  ; HEX0[2] ; CLOCK_50   ;
; N/A   ; None         ; 12.026 ns  ; CPU16_Fibo:inst|output_port[8]  ; HEX2[5] ; CLOCK_50   ;
; N/A   ; None         ; 12.021 ns  ; CPU16_Fibo:inst|output_port[8]  ; HEX2[3] ; CLOCK_50   ;
; N/A   ; None         ; 12.003 ns  ; CPU16_Fibo:inst|output_port[8]  ; HEX2[4] ; CLOCK_50   ;
; N/A   ; None         ; 11.998 ns  ; CPU16_Fibo:inst|output_port[12] ; HEX3[5] ; CLOCK_50   ;
; N/A   ; None         ; 11.998 ns  ; CPU16_Fibo:inst|output_port[8]  ; HEX2[1] ; CLOCK_50   ;
; N/A   ; None         ; 11.974 ns  ; CPU16_Fibo:inst|output_port[10] ; HEX2[0] ; CLOCK_50   ;
; N/A   ; None         ; 11.943 ns  ; CPU16_Fibo:inst|output_port[1]  ; HEX0[1] ; CLOCK_50   ;
; N/A   ; None         ; 11.939 ns  ; CPU16_Fibo:inst|output_port[1]  ; HEX0[5] ; CLOCK_50   ;
; N/A   ; None         ; 11.935 ns  ; CPU16_Fibo:inst|output_port[11] ; HEX2[1] ; CLOCK_50   ;
; N/A   ; None         ; 11.898 ns  ; CPU16_Fibo:inst|output_port[9]  ; HEX2[2] ; CLOCK_50   ;
; N/A   ; None         ; 11.898 ns  ; CPU16_Fibo:inst|output_port[1]  ; HEX0[0] ; CLOCK_50   ;
; N/A   ; None         ; 11.896 ns  ; CPU16_Fibo:inst|output_port[6]  ; HEX1[6] ; CLOCK_50   ;
; N/A   ; None         ; 11.889 ns  ; CPU16_Fibo:inst|output_port[10] ; HEX2[5] ; CLOCK_50   ;
; N/A   ; None         ; 11.872 ns  ; CPU16_Fibo:inst|output_port[7]  ; HEX1[6] ; CLOCK_50   ;
; N/A   ; None         ; 11.856 ns  ; CPU16_Fibo:inst|output_port[5]  ; HEX1[6] ; CLOCK_50   ;
; N/A   ; None         ; 11.805 ns  ; CPU16_Fibo:inst|output_port[9]  ; HEX2[3] ; CLOCK_50   ;
; N/A   ; None         ; 11.804 ns  ; CPU16_Fibo:inst|output_port[6]  ; HEX1[0] ; CLOCK_50   ;
; N/A   ; None         ; 11.801 ns  ; CPU16_Fibo:inst|output_port[6]  ; HEX1[5] ; CLOCK_50   ;
; N/A   ; None         ; 11.796 ns  ; CPU16_Fibo:inst|output_port[5]  ; HEX1[4] ; CLOCK_50   ;
; N/A   ; None         ; 11.787 ns  ; CPU16_Fibo:inst|output_port[9]  ; HEX2[4] ; CLOCK_50   ;
; N/A   ; None         ; 11.786 ns  ; CPU16_Fibo:inst|output_port[5]  ; HEX1[5] ; CLOCK_50   ;
; N/A   ; None         ; 11.783 ns  ; CPU16_Fibo:inst|output_port[6]  ; HEX1[2] ; CLOCK_50   ;
; N/A   ; None         ; 11.777 ns  ; CPU16_Fibo:inst|output_port[7]  ; HEX1[5] ; CLOCK_50   ;
; N/A   ; None         ; 11.776 ns  ; CPU16_Fibo:inst|output_port[9]  ; HEX2[1] ; CLOCK_50   ;
; N/A   ; None         ; 11.774 ns  ; CPU16_Fibo:inst|output_port[11] ; HEX2[5] ; CLOCK_50   ;
; N/A   ; None         ; 11.772 ns  ; CPU16_Fibo:inst|output_port[6]  ; HEX1[1] ; CLOCK_50   ;
; N/A   ; None         ; 11.761 ns  ; CPU16_Fibo:inst|output_port[5]  ; HEX1[0] ; CLOCK_50   ;
; N/A   ; None         ; 11.752 ns  ; CPU16_Fibo:inst|output_port[7]  ; HEX1[0] ; CLOCK_50   ;
; N/A   ; None         ; 11.745 ns  ; CPU16_Fibo:inst|output_port[5]  ; HEX1[2] ; CLOCK_50   ;
; N/A   ; None         ; 11.736 ns  ; CPU16_Fibo:inst|output_port[7]  ; HEX1[2] ; CLOCK_50   ;
; N/A   ; None         ; 11.734 ns  ; CPU16_Fibo:inst|output_port[5]  ; HEX1[1] ; CLOCK_50   ;
; N/A   ; None         ; 11.725 ns  ; CPU16_Fibo:inst|output_port[7]  ; HEX1[1] ; CLOCK_50   ;
; N/A   ; None         ; 11.722 ns  ; CPU16_Fibo:inst|output_port[3]  ; HEX0[5] ; CLOCK_50   ;
; N/A   ; None         ; 11.717 ns  ; CPU16_Fibo:inst|output_port[3]  ; HEX0[1] ; CLOCK_50   ;
; N/A   ; None         ; 11.713 ns  ; CPU16_Fibo:inst|output_port[0]  ; HEX0[1] ; CLOCK_50   ;
; N/A   ; None         ; 11.707 ns  ; CPU16_Fibo:inst|output_port[0]  ; HEX0[5] ; CLOCK_50   ;
; N/A   ; None         ; 11.707 ns  ; CPU16_Fibo:inst|output_port[2]  ; HEX0[6] ; CLOCK_50   ;
; N/A   ; None         ; 11.703 ns  ; CPU16_Fibo:inst|output_port[2]  ; HEX0[2] ; CLOCK_50   ;
; N/A   ; None         ; 11.703 ns  ; CPU16_Fibo:inst|output_port[2]  ; HEX0[4] ; CLOCK_50   ;
; N/A   ; None         ; 11.699 ns  ; CPU16_Fibo:inst|output_port[5]  ; HEX1[3] ; CLOCK_50   ;
; N/A   ; None         ; 11.687 ns  ; CPU16_Fibo:inst|output_port[2]  ; HEX0[3] ; CLOCK_50   ;
; N/A   ; None         ; 11.668 ns  ; CPU16_Fibo:inst|output_port[3]  ; HEX0[0] ; CLOCK_50   ;
; N/A   ; None         ; 11.667 ns  ; CPU16_Fibo:inst|output_port[0]  ; HEX0[0] ; CLOCK_50   ;
; N/A   ; None         ; 11.666 ns  ; CPU16_Fibo:inst|output_port[10] ; HEX2[3] ; CLOCK_50   ;
; N/A   ; None         ; 11.658 ns  ; CPU16_Fibo:inst|output_port[8]  ; HEX2[2] ; CLOCK_50   ;
; N/A   ; None         ; 11.644 ns  ; CPU16_Fibo:inst|output_port[10] ; HEX2[4] ; CLOCK_50   ;
; N/A   ; None         ; 11.641 ns  ; CPU16_Fibo:inst|output_port[10] ; HEX2[1] ; CLOCK_50   ;
; N/A   ; None         ; 11.627 ns  ; CPU16_Fibo:inst|output_port[6]  ; HEX1[4] ; CLOCK_50   ;
; N/A   ; None         ; 11.552 ns  ; CPU16_Fibo:inst|output_port[10] ; HEX2[2] ; CLOCK_50   ;
; N/A   ; None         ; 11.535 ns  ; CPU16_Fibo:inst|output_port[4]  ; HEX1[6] ; CLOCK_50   ;
; N/A   ; None         ; 11.533 ns  ; CPU16_Fibo:inst|output_port[6]  ; HEX1[3] ; CLOCK_50   ;
; N/A   ; None         ; 11.472 ns  ; CPU16_Fibo:inst|output_port[4]  ; HEX1[4] ; CLOCK_50   ;
; N/A   ; None         ; 11.441 ns  ; CPU16_Fibo:inst|output_port[12] ; HEX3[2] ; CLOCK_50   ;
; N/A   ; None         ; 11.440 ns  ; CPU16_Fibo:inst|output_port[4]  ; HEX1[5] ; CLOCK_50   ;
; N/A   ; None         ; 11.434 ns  ; CPU16_Fibo:inst|output_port[11] ; HEX2[2] ; CLOCK_50   ;
; N/A   ; None         ; 11.420 ns  ; CPU16_Fibo:inst|output_port[4]  ; HEX1[0] ; CLOCK_50   ;
; N/A   ; None         ; 11.404 ns  ; CPU16_Fibo:inst|output_port[4]  ; HEX1[2] ; CLOCK_50   ;
; N/A   ; None         ; 11.394 ns  ; CPU16_Fibo:inst|output_port[4]  ; HEX1[1] ; CLOCK_50   ;
; N/A   ; None         ; 11.375 ns  ; CPU16_Fibo:inst|output_port[4]  ; HEX1[3] ; CLOCK_50   ;
; N/A   ; None         ; 11.340 ns  ; CPU16_Fibo:inst|output_port[2]  ; HEX0[1] ; CLOCK_50   ;
; N/A   ; None         ; 11.335 ns  ; CPU16_Fibo:inst|output_port[2]  ; HEX0[5] ; CLOCK_50   ;
; N/A   ; None         ; 11.295 ns  ; CPU16_Fibo:inst|output_port[2]  ; HEX0[0] ; CLOCK_50   ;
+-------+--------------+------------+---------------------------------+---------+------------+


+--------------------------------------------------------------------------------------------------------+
; th                                                                                                     ;
+---------------+-------------+-----------+--------+------------------------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From   ; To                                       ; To Clock ;
+---------------+-------------+-----------+--------+------------------------------------------+----------+
; N/A           ; None        ; -1.748 ns ; KEY[0] ; CPU16_Fibo:inst|time_counter[5]          ; CLOCK_50 ;
; N/A           ; None        ; -2.074 ns ; KEY[0] ; CPU16_Fibo:inst|register_B[1]            ; CLOCK_50 ;
; N/A           ; None        ; -2.112 ns ; KEY[0] ; CPU16_Fibo:inst|time_counter[3]          ; CLOCK_50 ;
; N/A           ; None        ; -2.112 ns ; KEY[0] ; CPU16_Fibo:inst|time_counter[0]          ; CLOCK_50 ;
; N/A           ; None        ; -2.300 ns ; KEY[0] ; CPU16_Fibo:inst|register_D[0]            ; CLOCK_50 ;
; N/A           ; None        ; -2.309 ns ; KEY[0] ; CPU16_Fibo:inst|register_B[0]            ; CLOCK_50 ;
; N/A           ; None        ; -2.309 ns ; KEY[0] ; CPU16_Fibo:inst|register_C[0]            ; CLOCK_50 ;
; N/A           ; None        ; -2.412 ns ; KEY[0] ; CPU16_Fibo:inst|time_counter[7]          ; CLOCK_50 ;
; N/A           ; None        ; -2.412 ns ; KEY[0] ; CPU16_Fibo:inst|time_counter[6]          ; CLOCK_50 ;
; N/A           ; None        ; -2.412 ns ; KEY[0] ; CPU16_Fibo:inst|time_counter[4]          ; CLOCK_50 ;
; N/A           ; None        ; -2.412 ns ; KEY[0] ; CPU16_Fibo:inst|time_counter[2]          ; CLOCK_50 ;
; N/A           ; None        ; -2.412 ns ; KEY[0] ; CPU16_Fibo:inst|time_counter[1]          ; CLOCK_50 ;
; N/A           ; None        ; -2.603 ns ; KEY[0] ; CPU16_Fibo:inst|register_A[1]            ; CLOCK_50 ;
; N/A           ; None        ; -2.632 ns ; KEY[0] ; CPU16_Fibo:inst|register_A[0]            ; CLOCK_50 ;
; N/A           ; None        ; -2.837 ns ; KEY[0] ; CPU16_Fibo:inst|program_counter[0]       ; CLOCK_50 ;
; N/A           ; None        ; -2.837 ns ; KEY[0] ; CPU16_Fibo:inst|program_counter[1]       ; CLOCK_50 ;
; N/A           ; None        ; -2.837 ns ; KEY[0] ; CPU16_Fibo:inst|program_counter[2]       ; CLOCK_50 ;
; N/A           ; None        ; -2.837 ns ; KEY[0] ; CPU16_Fibo:inst|program_counter[3]       ; CLOCK_50 ;
; N/A           ; None        ; -2.837 ns ; KEY[0] ; CPU16_Fibo:inst|program_counter[4]       ; CLOCK_50 ;
; N/A           ; None        ; -2.837 ns ; KEY[0] ; CPU16_Fibo:inst|program_counter[5]       ; CLOCK_50 ;
; N/A           ; None        ; -2.837 ns ; KEY[0] ; CPU16_Fibo:inst|program_counter[6]       ; CLOCK_50 ;
; N/A           ; None        ; -2.837 ns ; KEY[0] ; CPU16_Fibo:inst|program_counter[7]       ; CLOCK_50 ;
; N/A           ; None        ; -2.874 ns ; KEY[0] ; CPU16_Fibo:inst|register_C[1]            ; CLOCK_50 ;
; N/A           ; None        ; -3.141 ns ; KEY[0] ; CPU16_Fibo:inst|instruction_register[0]  ; CLOCK_50 ;
; N/A           ; None        ; -3.141 ns ; KEY[0] ; CPU16_Fibo:inst|instruction_register[1]  ; CLOCK_50 ;
; N/A           ; None        ; -3.141 ns ; KEY[0] ; CPU16_Fibo:inst|instruction_register[2]  ; CLOCK_50 ;
; N/A           ; None        ; -3.141 ns ; KEY[0] ; CPU16_Fibo:inst|instruction_register[3]  ; CLOCK_50 ;
; N/A           ; None        ; -3.141 ns ; KEY[0] ; CPU16_Fibo:inst|instruction_register[4]  ; CLOCK_50 ;
; N/A           ; None        ; -3.141 ns ; KEY[0] ; CPU16_Fibo:inst|instruction_register[5]  ; CLOCK_50 ;
; N/A           ; None        ; -3.141 ns ; KEY[0] ; CPU16_Fibo:inst|instruction_register[6]  ; CLOCK_50 ;
; N/A           ; None        ; -3.141 ns ; KEY[0] ; CPU16_Fibo:inst|instruction_register[7]  ; CLOCK_50 ;
; N/A           ; None        ; -3.141 ns ; KEY[0] ; CPU16_Fibo:inst|instruction_register[8]  ; CLOCK_50 ;
; N/A           ; None        ; -3.141 ns ; KEY[0] ; CPU16_Fibo:inst|instruction_register[9]  ; CLOCK_50 ;
; N/A           ; None        ; -3.141 ns ; KEY[0] ; CPU16_Fibo:inst|instruction_register[10] ; CLOCK_50 ;
; N/A           ; None        ; -3.141 ns ; KEY[0] ; CPU16_Fibo:inst|instruction_register[11] ; CLOCK_50 ;
; N/A           ; None        ; -3.141 ns ; KEY[0] ; CPU16_Fibo:inst|instruction_register[12] ; CLOCK_50 ;
; N/A           ; None        ; -3.141 ns ; KEY[0] ; CPU16_Fibo:inst|instruction_register[13] ; CLOCK_50 ;
; N/A           ; None        ; -3.141 ns ; KEY[0] ; CPU16_Fibo:inst|instruction_register[14] ; CLOCK_50 ;
; N/A           ; None        ; -3.141 ns ; KEY[0] ; CPU16_Fibo:inst|instruction_register[15] ; CLOCK_50 ;
; N/A           ; None        ; -3.368 ns ; KEY[0] ; CPU16_Fibo:inst|output_port[8]           ; CLOCK_50 ;
; N/A           ; None        ; -3.368 ns ; KEY[0] ; CPU16_Fibo:inst|output_port[9]           ; CLOCK_50 ;
; N/A           ; None        ; -3.368 ns ; KEY[0] ; CPU16_Fibo:inst|output_port[10]          ; CLOCK_50 ;
; N/A           ; None        ; -3.368 ns ; KEY[0] ; CPU16_Fibo:inst|output_port[11]          ; CLOCK_50 ;
; N/A           ; None        ; -3.375 ns ; KEY[0] ; CPU16_Fibo:inst|output_port[0]           ; CLOCK_50 ;
; N/A           ; None        ; -3.375 ns ; KEY[0] ; CPU16_Fibo:inst|output_port[1]           ; CLOCK_50 ;
; N/A           ; None        ; -3.375 ns ; KEY[0] ; CPU16_Fibo:inst|output_port[2]           ; CLOCK_50 ;
; N/A           ; None        ; -3.375 ns ; KEY[0] ; CPU16_Fibo:inst|output_port[3]           ; CLOCK_50 ;
; N/A           ; None        ; -3.399 ns ; KEY[0] ; CPU16_Fibo:inst|output_port[4]           ; CLOCK_50 ;
; N/A           ; None        ; -3.399 ns ; KEY[0] ; CPU16_Fibo:inst|output_port[5]           ; CLOCK_50 ;
; N/A           ; None        ; -3.399 ns ; KEY[0] ; CPU16_Fibo:inst|output_port[6]           ; CLOCK_50 ;
; N/A           ; None        ; -3.399 ns ; KEY[0] ; CPU16_Fibo:inst|output_port[7]           ; CLOCK_50 ;
; N/A           ; None        ; -3.504 ns ; KEY[0] ; CPU16_Fibo:inst|register_D[1]            ; CLOCK_50 ;
; N/A           ; None        ; -3.519 ns ; KEY[0] ; CPU16_Fibo:inst|stack_pointer[0]         ; CLOCK_50 ;
; N/A           ; None        ; -3.519 ns ; KEY[0] ; CPU16_Fibo:inst|stack_pointer[1]         ; CLOCK_50 ;
; N/A           ; None        ; -3.519 ns ; KEY[0] ; CPU16_Fibo:inst|stack_pointer[2]         ; CLOCK_50 ;
; N/A           ; None        ; -3.519 ns ; KEY[0] ; CPU16_Fibo:inst|stack_pointer[3]         ; CLOCK_50 ;
; N/A           ; None        ; -3.519 ns ; KEY[0] ; CPU16_Fibo:inst|stack_pointer[4]         ; CLOCK_50 ;
; N/A           ; None        ; -3.519 ns ; KEY[0] ; CPU16_Fibo:inst|stack_pointer[5]         ; CLOCK_50 ;
; N/A           ; None        ; -3.519 ns ; KEY[0] ; CPU16_Fibo:inst|stack_pointer[6]         ; CLOCK_50 ;
; N/A           ; None        ; -3.519 ns ; KEY[0] ; CPU16_Fibo:inst|stack_pointer[7]         ; CLOCK_50 ;
; N/A           ; None        ; -4.274 ns ; KEY[0] ; CPU16_Fibo:inst|output_port[12]          ; CLOCK_50 ;
; N/A           ; None        ; -4.274 ns ; KEY[0] ; CPU16_Fibo:inst|output_port[13]          ; CLOCK_50 ;
; N/A           ; None        ; -4.274 ns ; KEY[0] ; CPU16_Fibo:inst|output_port[14]          ; CLOCK_50 ;
; N/A           ; None        ; -4.274 ns ; KEY[0] ; CPU16_Fibo:inst|output_port[15]          ; CLOCK_50 ;
; N/A           ; None        ; -4.754 ns ; KEY[0] ; CPU16_Fibo:inst|register_A[14]           ; CLOCK_50 ;
; N/A           ; None        ; -5.331 ns ; KEY[0] ; CPU16_Fibo:inst|register_A[9]            ; CLOCK_50 ;
; N/A           ; None        ; -5.337 ns ; KEY[0] ; CPU16_Fibo:inst|register_A[11]           ; CLOCK_50 ;
; N/A           ; None        ; -5.386 ns ; KEY[0] ; CPU16_Fibo:inst|register_A[10]           ; CLOCK_50 ;
; N/A           ; None        ; -5.610 ns ; KEY[0] ; CPU16_Fibo:inst|register_A[15]           ; CLOCK_50 ;
; N/A           ; None        ; -5.819 ns ; KEY[0] ; CPU16_Fibo:inst|register_C[3]            ; CLOCK_50 ;
; N/A           ; None        ; -5.820 ns ; KEY[0] ; CPU16_Fibo:inst|register_C[15]           ; CLOCK_50 ;
; N/A           ; None        ; -5.820 ns ; KEY[0] ; CPU16_Fibo:inst|register_C[14]           ; CLOCK_50 ;
; N/A           ; None        ; -5.921 ns ; KEY[0] ; CPU16_Fibo:inst|register_C[8]            ; CLOCK_50 ;
; N/A           ; None        ; -5.927 ns ; KEY[0] ; CPU16_Fibo:inst|register_C[11]           ; CLOCK_50 ;
; N/A           ; None        ; -5.939 ns ; KEY[0] ; CPU16_Fibo:inst|register_C[10]           ; CLOCK_50 ;
; N/A           ; None        ; -5.941 ns ; KEY[0] ; CPU16_Fibo:inst|register_C[13]           ; CLOCK_50 ;
; N/A           ; None        ; -5.966 ns ; KEY[0] ; CPU16_Fibo:inst|register_B[14]           ; CLOCK_50 ;
; N/A           ; None        ; -5.975 ns ; KEY[0] ; CPU16_Fibo:inst|register_A[12]           ; CLOCK_50 ;
; N/A           ; None        ; -5.995 ns ; KEY[0] ; CPU16_Fibo:inst|register_A[8]            ; CLOCK_50 ;
; N/A           ; None        ; -5.999 ns ; KEY[0] ; CPU16_Fibo:inst|register_A[13]           ; CLOCK_50 ;
; N/A           ; None        ; -6.001 ns ; KEY[0] ; CPU16_Fibo:inst|register_D[14]           ; CLOCK_50 ;
; N/A           ; None        ; -6.152 ns ; KEY[0] ; CPU16_Fibo:inst|register_A[2]            ; CLOCK_50 ;
; N/A           ; None        ; -6.152 ns ; KEY[0] ; CPU16_Fibo:inst|register_A[3]            ; CLOCK_50 ;
; N/A           ; None        ; -6.237 ns ; KEY[0] ; CPU16_Fibo:inst|register_C[9]            ; CLOCK_50 ;
; N/A           ; None        ; -6.437 ns ; KEY[0] ; CPU16_Fibo:inst|register_D[3]            ; CLOCK_50 ;
; N/A           ; None        ; -6.497 ns ; KEY[0] ; CPU16_Fibo:inst|register_C[12]           ; CLOCK_50 ;
; N/A           ; None        ; -6.512 ns ; KEY[0] ; CPU16_Fibo:inst|register_B[3]            ; CLOCK_50 ;
; N/A           ; None        ; -6.550 ns ; KEY[0] ; CPU16_Fibo:inst|register_D[8]            ; CLOCK_50 ;
; N/A           ; None        ; -6.652 ns ; KEY[0] ; CPU16_Fibo:inst|register_D[11]           ; CLOCK_50 ;
; N/A           ; None        ; -6.690 ns ; KEY[0] ; CPU16_Fibo:inst|register_C[7]            ; CLOCK_50 ;
; N/A           ; None        ; -6.691 ns ; KEY[0] ; CPU16_Fibo:inst|register_C[2]            ; CLOCK_50 ;
; N/A           ; None        ; -6.695 ns ; KEY[0] ; CPU16_Fibo:inst|register_C[4]            ; CLOCK_50 ;
; N/A           ; None        ; -6.706 ns ; KEY[0] ; CPU16_Fibo:inst|register_C[6]            ; CLOCK_50 ;
; N/A           ; None        ; -6.729 ns ; KEY[0] ; CPU16_Fibo:inst|register_A[6]            ; CLOCK_50 ;
; N/A           ; None        ; -6.766 ns ; KEY[0] ; CPU16_Fibo:inst|register_C[5]            ; CLOCK_50 ;
; N/A           ; None        ; -6.895 ns ; KEY[0] ; CPU16_Fibo:inst|register_B[15]           ; CLOCK_50 ;
; N/A           ; None        ; -6.913 ns ; KEY[0] ; CPU16_Fibo:inst|register_B[10]           ; CLOCK_50 ;
; N/A           ; None        ; -6.926 ns ; KEY[0] ; CPU16_Fibo:inst|register_D[12]           ; CLOCK_50 ;
; N/A           ; None        ; -6.926 ns ; KEY[0] ; CPU16_Fibo:inst|register_D[13]           ; CLOCK_50 ;
; N/A           ; None        ; -6.928 ns ; KEY[0] ; CPU16_Fibo:inst|register_D[9]            ; CLOCK_50 ;
; N/A           ; None        ; -6.931 ns ; KEY[0] ; CPU16_Fibo:inst|register_D[15]           ; CLOCK_50 ;
; N/A           ; None        ; -7.065 ns ; KEY[0] ; CPU16_Fibo:inst|register_A[4]            ; CLOCK_50 ;
; N/A           ; None        ; -7.073 ns ; KEY[0] ; CPU16_Fibo:inst|register_A[7]            ; CLOCK_50 ;
; N/A           ; None        ; -7.078 ns ; KEY[0] ; CPU16_Fibo:inst|register_A[5]            ; CLOCK_50 ;
; N/A           ; None        ; -7.200 ns ; KEY[0] ; CPU16_Fibo:inst|register_B[9]            ; CLOCK_50 ;
; N/A           ; None        ; -7.264 ns ; KEY[0] ; CPU16_Fibo:inst|register_D[10]           ; CLOCK_50 ;
; N/A           ; None        ; -7.359 ns ; KEY[0] ; CPU16_Fibo:inst|register_D[5]            ; CLOCK_50 ;
; N/A           ; None        ; -7.369 ns ; KEY[0] ; CPU16_Fibo:inst|register_D[4]            ; CLOCK_50 ;
; N/A           ; None        ; -7.414 ns ; KEY[0] ; CPU16_Fibo:inst|register_B[2]            ; CLOCK_50 ;
; N/A           ; None        ; -7.432 ns ; KEY[0] ; CPU16_Fibo:inst|register_B[5]            ; CLOCK_50 ;
; N/A           ; None        ; -7.475 ns ; KEY[0] ; CPU16_Fibo:inst|register_B[8]            ; CLOCK_50 ;
; N/A           ; None        ; -7.542 ns ; KEY[0] ; CPU16_Fibo:inst|register_B[13]           ; CLOCK_50 ;
; N/A           ; None        ; -7.564 ns ; KEY[0] ; CPU16_Fibo:inst|register_B[12]           ; CLOCK_50 ;
; N/A           ; None        ; -7.619 ns ; KEY[0] ; CPU16_Fibo:inst|register_D[6]            ; CLOCK_50 ;
; N/A           ; None        ; -7.619 ns ; KEY[0] ; CPU16_Fibo:inst|register_D[7]            ; CLOCK_50 ;
; N/A           ; None        ; -7.634 ns ; KEY[0] ; CPU16_Fibo:inst|register_B[7]            ; CLOCK_50 ;
; N/A           ; None        ; -7.645 ns ; KEY[0] ; CPU16_Fibo:inst|register_D[2]            ; CLOCK_50 ;
; N/A           ; None        ; -7.689 ns ; KEY[0] ; CPU16_Fibo:inst|register_B[6]            ; CLOCK_50 ;
; N/A           ; None        ; -7.704 ns ; KEY[0] ; CPU16_Fibo:inst|register_B[4]            ; CLOCK_50 ;
; N/A           ; None        ; -8.188 ns ; KEY[0] ; CPU16_Fibo:inst|register_B[11]           ; CLOCK_50 ;
+---------------+-------------+-----------+--------+------------------------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition
    Info: Processing started: Wed Jun 29 12:52:43 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off CPU16 -c CPU16 --timing_analysis_only
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "CPU16_Fibo:inst|register_out[0]" is a latch
    Warning: Node "CPU16_Fibo:inst|program_address_register[0]" is a latch
    Warning: Node "CPU16_Fibo:inst|program_address_register[1]" is a latch
    Warning: Node "CPU16_Fibo:inst|program_address_register[2]" is a latch
    Warning: Node "CPU16_Fibo:inst|program_address_register[3]" is a latch
    Warning: Node "CPU16_Fibo:inst|program_address_register[4]" is a latch
    Warning: Node "CPU16_Fibo:inst|program_address_register[5]" is a latch
    Warning: Node "CPU16_Fibo:inst|program_address_register[6]" is a latch
    Warning: Node "CPU16_Fibo:inst|program_address_register[7]" is a latch
    Warning: Node "CPU16_Fibo:inst|register_out[1]" is a latch
    Warning: Node "CPU16_Fibo:inst|register_out[2]" is a latch
    Warning: Node "CPU16_Fibo:inst|register_out[3]" is a latch
    Warning: Node "CPU16_Fibo:inst|register_out[4]" is a latch
    Warning: Node "CPU16_Fibo:inst|register_out[5]" is a latch
    Warning: Node "CPU16_Fibo:inst|register_out[6]" is a latch
    Warning: Node "CPU16_Fibo:inst|register_out[7]" is a latch
    Warning: Node "CPU16_Fibo:inst|register_out[8]" is a latch
    Warning: Node "CPU16_Fibo:inst|register_out[9]" is a latch
    Warning: Node "CPU16_Fibo:inst|register_out[10]" is a latch
    Warning: Node "CPU16_Fibo:inst|register_out[11]" is a latch
    Warning: Node "CPU16_Fibo:inst|register_out[12]" is a latch
    Warning: Node "CPU16_Fibo:inst|register_out[13]" is a latch
    Warning: Node "CPU16_Fibo:inst|register_out[14]" is a latch
    Warning: Node "CPU16_Fibo:inst|register_out[15]" is a latch
    Warning: Node "CPU16_Fibo:inst|memory_address_register[0]" is a latch
    Warning: Node "CPU16_Fibo:inst|memory_address_register[1]" is a latch
    Warning: Node "CPU16_Fibo:inst|memory_address_register[2]" is a latch
    Warning: Node "CPU16_Fibo:inst|memory_address_register[3]" is a latch
    Warning: Node "CPU16_Fibo:inst|memory_address_register[4]" is a latch
    Warning: Node "CPU16_Fibo:inst|memory_address_register[5]" is a latch
    Warning: Node "CPU16_Fibo:inst|memory_address_register[6]" is a latch
    Warning: Node "CPU16_Fibo:inst|memory_address_register[7]" is a latch
    Warning: Node "CPU16_Fibo:inst|adder_aux[0]" is a latch
    Warning: Node "CPU16_Fibo:inst|adder_aux[12]" is a latch
    Warning: Node "CPU16_Fibo:inst|adder_aux[13]" is a latch
    Warning: Node "CPU16_Fibo:inst|adder_aux[14]" is a latch
    Warning: Node "CPU16_Fibo:inst|adder_aux[15]" is a latch
    Warning: Node "CPU16_Fibo:inst|adder_aux[2]" is a latch
    Warning: Node "CPU16_Fibo:inst|adder_aux[4]" is a latch
    Warning: Node "CPU16_Fibo:inst|adder_aux[7]" is a latch
    Warning: Node "CPU16_Fibo:inst|adder_aux[11]" is a latch
    Warning: Node "CPU16_Fibo:inst|adder_aux[1]" is a latch
    Warning: Node "CPU16_Fibo:inst|adder_aux[3]" is a latch
    Warning: Node "CPU16_Fibo:inst|adder_aux[5]" is a latch
    Warning: Node "CPU16_Fibo:inst|adder_aux[6]" is a latch
    Warning: Node "CPU16_Fibo:inst|adder_aux[8]" is a latch
    Warning: Node "CPU16_Fibo:inst|adder_aux[9]" is a latch
    Warning: Node "CPU16_Fibo:inst|adder_aux[10]" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CLOCK_50" is an undefined clock
Warning: Found 15 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "CPU16_Fibo:inst|state.execute_pop" as buffer
    Info: Detected ripple clock "CPU16_Fibo:inst|state.execute_addR" as buffer
    Info: Detected gated clock "CPU16_Fibo:inst|Selector10~0" as buffer
    Info: Detected ripple clock "CPU16_Fibo:inst|state.execute_loadR" as buffer
    Info: Detected ripple clock "CPU16_Fibo:inst|state.execute_return" as buffer
    Info: Detected ripple clock "CPU16_Fibo:inst|state.decode" as buffer
    Info: Detected gated clock "CPU16_Fibo:inst|WideOr7~0" as buffer
    Info: Detected ripple clock "CPU16_Fibo:inst|state.execute_return2" as buffer
    Info: Detected ripple clock "CPU16_Fibo:inst|state.execute_storeR" as buffer
    Info: Detected ripple clock "CPU16_Fibo:inst|state.execute_push" as buffer
    Info: Detected ripple clock "CPU16_Fibo:inst|state.execute_store" as buffer
    Info: Detected gated clock "CPU16_Fibo:inst|WideOr12" as buffer
    Info: Detected gated clock "CPU16_Fibo:inst|WideOr9~0" as buffer
    Info: Detected ripple clock "CPU16_Fibo:inst|state.execute_call" as buffer
    Info: Detected ripple clock "ct:inst6|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated|safe_q[20]" as buffer
Info: Clock "CLOCK_50" has Internal fmax of 55.92 MHz between source register "CPU16_Fibo:inst|adder_aux[0]" and destination register "CPU16_Fibo:inst|register_D[9]" (period= 17.884 ns)
    Info: + Longest register to register delay is 5.629 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCCOMB_X19_Y17_N6; Fanout = 8; REG Node = 'CPU16_Fibo:inst|adder_aux[0]'
        Info: 2: + IC(1.110 ns) + CELL(0.495 ns) = 1.605 ns; Loc. = LCCOMB_X24_Y17_N0; Fanout = 2; COMB Node = 'CPU16_Fibo:inst|Add18~1'
        Info: 3: + IC(0.000 ns) + CELL(0.080 ns) = 1.685 ns; Loc. = LCCOMB_X24_Y17_N2; Fanout = 2; COMB Node = 'CPU16_Fibo:inst|Add18~3'
        Info: 4: + IC(0.000 ns) + CELL(0.080 ns) = 1.765 ns; Loc. = LCCOMB_X24_Y17_N4; Fanout = 2; COMB Node = 'CPU16_Fibo:inst|Add18~5'
        Info: 5: + IC(0.000 ns) + CELL(0.080 ns) = 1.845 ns; Loc. = LCCOMB_X24_Y17_N6; Fanout = 2; COMB Node = 'CPU16_Fibo:inst|Add18~7'
        Info: 6: + IC(0.000 ns) + CELL(0.080 ns) = 1.925 ns; Loc. = LCCOMB_X24_Y17_N8; Fanout = 2; COMB Node = 'CPU16_Fibo:inst|Add18~9'
        Info: 7: + IC(0.000 ns) + CELL(0.080 ns) = 2.005 ns; Loc. = LCCOMB_X24_Y17_N10; Fanout = 2; COMB Node = 'CPU16_Fibo:inst|Add18~11'
        Info: 8: + IC(0.000 ns) + CELL(0.080 ns) = 2.085 ns; Loc. = LCCOMB_X24_Y17_N12; Fanout = 2; COMB Node = 'CPU16_Fibo:inst|Add18~13'
        Info: 9: + IC(0.000 ns) + CELL(0.174 ns) = 2.259 ns; Loc. = LCCOMB_X24_Y17_N14; Fanout = 2; COMB Node = 'CPU16_Fibo:inst|Add18~15'
        Info: 10: + IC(0.000 ns) + CELL(0.080 ns) = 2.339 ns; Loc. = LCCOMB_X24_Y17_N16; Fanout = 2; COMB Node = 'CPU16_Fibo:inst|Add18~17'
        Info: 11: + IC(0.000 ns) + CELL(0.458 ns) = 2.797 ns; Loc. = LCCOMB_X24_Y17_N18; Fanout = 1; COMB Node = 'CPU16_Fibo:inst|Add18~18'
        Info: 12: + IC(1.159 ns) + CELL(0.178 ns) = 4.134 ns; Loc. = LCCOMB_X26_Y18_N12; Fanout = 1; COMB Node = 'CPU16_Fibo:inst|Selector91~3'
        Info: 13: + IC(0.284 ns) + CELL(0.178 ns) = 4.596 ns; Loc. = LCCOMB_X26_Y18_N30; Fanout = 1; COMB Node = 'CPU16_Fibo:inst|Selector91~4'
        Info: 14: + IC(0.291 ns) + CELL(0.178 ns) = 5.065 ns; Loc. = LCCOMB_X26_Y18_N2; Fanout = 1; COMB Node = 'CPU16_Fibo:inst|Selector91~5'
        Info: 15: + IC(0.290 ns) + CELL(0.178 ns) = 5.533 ns; Loc. = LCCOMB_X26_Y18_N8; Fanout = 1; COMB Node = 'CPU16_Fibo:inst|Selector91~6'
        Info: 16: + IC(0.000 ns) + CELL(0.096 ns) = 5.629 ns; Loc. = LCFF_X26_Y18_N9; Fanout = 15; REG Node = 'CPU16_Fibo:inst|register_D[9]'
        Info: Total cell delay = 2.495 ns ( 44.32 % )
        Info: Total interconnect delay = 3.134 ns ( 55.68 % )
    Info: - Smallest clock skew is -3.351 ns
        Info: + Shortest clock path from clock "CLOCK_50" to destination register is 5.765 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.034 ns) + CELL(0.879 ns) = 2.939 ns; Loc. = LCFF_X7_Y13_N21; Fanout = 12; REG Node = 'ct:inst6|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated|safe_q[20]'
            Info: 3: + IC(1.244 ns) + CELL(0.000 ns) = 4.183 ns; Loc. = CLKCTRL_G0; Fanout = 222; COMB Node = 'ct:inst6|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated|safe_q[20]~clkctrl'
            Info: 4: + IC(0.980 ns) + CELL(0.602 ns) = 5.765 ns; Loc. = LCFF_X26_Y18_N9; Fanout = 15; REG Node = 'CPU16_Fibo:inst|register_D[9]'
            Info: Total cell delay = 2.507 ns ( 43.49 % )
            Info: Total interconnect delay = 3.258 ns ( 56.51 % )
        Info: - Longest clock path from clock "CLOCK_50" to source register is 9.116 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.034 ns) + CELL(0.879 ns) = 2.939 ns; Loc. = LCFF_X7_Y13_N21; Fanout = 12; REG Node = 'ct:inst6|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated|safe_q[20]'
            Info: 3: + IC(1.782 ns) + CELL(0.879 ns) = 5.600 ns; Loc. = LCFF_X20_Y14_N1; Fanout = 71; REG Node = 'CPU16_Fibo:inst|state.execute_addR'
            Info: 4: + IC(1.961 ns) + CELL(0.000 ns) = 7.561 ns; Loc. = CLKCTRL_G10; Fanout = 16; COMB Node = 'CPU16_Fibo:inst|state.execute_addR~clkctrl'
            Info: 5: + IC(1.377 ns) + CELL(0.178 ns) = 9.116 ns; Loc. = LCCOMB_X19_Y17_N6; Fanout = 8; REG Node = 'CPU16_Fibo:inst|adder_aux[0]'
            Info: Total cell delay = 2.962 ns ( 32.49 % )
            Info: Total interconnect delay = 6.154 ns ( 67.51 % )
    Info: + Micro clock to output delay of source is 0.000 ns
    Info: + Micro setup delay of destination is -0.038 ns
    Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two
Warning: Circuit may not operate. Detected 201 non-operational path(s) clocked by clock "CLOCK_50" with clock skew larger than data delay. See Compilation Report for details.
Info: Found hold time violation between source  pin or register "CPU16_Fibo:inst|program_counter[2]" and destination pin or register "CPU16_Fibo:inst|program_address_register[2]" for clock "CLOCK_50" (Hold time is 3.402 ns)
    Info: + Largest clock skew is 5.415 ns
        Info: + Longest clock path from clock "CLOCK_50" to destination register is 11.192 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.034 ns) + CELL(0.879 ns) = 2.939 ns; Loc. = LCFF_X7_Y13_N21; Fanout = 12; REG Node = 'ct:inst6|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated|safe_q[20]'
            Info: 3: + IC(1.782 ns) + CELL(0.879 ns) = 5.600 ns; Loc. = LCFF_X20_Y14_N7; Fanout = 2; REG Node = 'CPU16_Fibo:inst|state.execute_store'
            Info: 4: + IC(0.390 ns) + CELL(0.545 ns) = 6.535 ns; Loc. = LCCOMB_X20_Y14_N24; Fanout = 3; COMB Node = 'CPU16_Fibo:inst|WideOr9~0'
            Info: 5: + IC(0.320 ns) + CELL(0.322 ns) = 7.177 ns; Loc. = LCCOMB_X20_Y14_N12; Fanout = 3; COMB Node = 'CPU16_Fibo:inst|WideOr7~0'
            Info: 6: + IC(0.302 ns) + CELL(0.178 ns) = 7.657 ns; Loc. = LCCOMB_X20_Y14_N4; Fanout = 1; COMB Node = 'CPU16_Fibo:inst|WideOr12'
            Info: 7: + IC(1.914 ns) + CELL(0.000 ns) = 9.571 ns; Loc. = CLKCTRL_G8; Fanout = 16; COMB Node = 'CPU16_Fibo:inst|WideOr12~clkctrl'
            Info: 8: + IC(1.443 ns) + CELL(0.178 ns) = 11.192 ns; Loc. = LCCOMB_X20_Y15_N14; Fanout = 2; REG Node = 'CPU16_Fibo:inst|program_address_register[2]'
            Info: Total cell delay = 4.007 ns ( 35.80 % )
            Info: Total interconnect delay = 7.185 ns ( 64.20 % )
        Info: - Shortest clock path from clock "CLOCK_50" to source register is 5.777 ns
            Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
            Info: 2: + IC(1.034 ns) + CELL(0.879 ns) = 2.939 ns; Loc. = LCFF_X7_Y13_N21; Fanout = 12; REG Node = 'ct:inst6|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated|safe_q[20]'
            Info: 3: + IC(1.244 ns) + CELL(0.000 ns) = 4.183 ns; Loc. = CLKCTRL_G0; Fanout = 222; COMB Node = 'ct:inst6|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated|safe_q[20]~clkctrl'
            Info: 4: + IC(0.992 ns) + CELL(0.602 ns) = 5.777 ns; Loc. = LCFF_X19_Y15_N21; Fanout = 5; REG Node = 'CPU16_Fibo:inst|program_counter[2]'
            Info: Total cell delay = 2.507 ns ( 43.40 % )
            Info: Total interconnect delay = 3.270 ns ( 56.60 % )
    Info: - Micro clock to output delay of source is 0.277 ns
    Info: - Shortest register to register delay is 1.736 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X19_Y15_N21; Fanout = 5; REG Node = 'CPU16_Fibo:inst|program_counter[2]'
        Info: 2: + IC(0.603 ns) + CELL(0.322 ns) = 0.925 ns; Loc. = LCCOMB_X20_Y15_N0; Fanout = 1; COMB Node = 'CPU16_Fibo:inst|Selector6~0'
        Info: 3: + IC(0.290 ns) + CELL(0.521 ns) = 1.736 ns; Loc. = LCCOMB_X20_Y15_N14; Fanout = 2; REG Node = 'CPU16_Fibo:inst|program_address_register[2]'
        Info: Total cell delay = 0.843 ns ( 48.56 % )
        Info: Total interconnect delay = 0.893 ns ( 51.44 % )
    Info: + Micro hold delay of destination is 0.000 ns
Info: tsu for register "CPU16_Fibo:inst|register_B[11]" (data pin = "KEY[0]", clock pin = "CLOCK_50") is 8.436 ns
    Info: + Longest pin to register delay is 14.253 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 55; PIN Node = 'KEY[0]'
        Info: 2: + IC(7.077 ns) + CELL(0.544 ns) = 8.485 ns; Loc. = LCCOMB_X21_Y22_N2; Fanout = 1; COMB Node = 'CPU16_Fibo:inst|register_B[11]~9'
        Info: 3: + IC(0.300 ns) + CELL(0.491 ns) = 9.276 ns; Loc. = LCCOMB_X21_Y22_N12; Fanout = 3; COMB Node = 'CPU16_Fibo:inst|register_B[11]~10'
        Info: 4: + IC(1.512 ns) + CELL(0.545 ns) = 11.333 ns; Loc. = LCCOMB_X24_Y22_N4; Fanout = 6; COMB Node = 'CPU16_Fibo:inst|register_B[11]~12'
        Info: 5: + IC(2.162 ns) + CELL(0.758 ns) = 14.253 ns; Loc. = LCFF_X23_Y15_N17; Fanout = 15; REG Node = 'CPU16_Fibo:inst|register_B[11]'
        Info: Total cell delay = 3.202 ns ( 22.47 % )
        Info: Total interconnect delay = 11.051 ns ( 77.53 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "CLOCK_50" to destination register is 5.779 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.034 ns) + CELL(0.879 ns) = 2.939 ns; Loc. = LCFF_X7_Y13_N21; Fanout = 12; REG Node = 'ct:inst6|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated|safe_q[20]'
        Info: 3: + IC(1.244 ns) + CELL(0.000 ns) = 4.183 ns; Loc. = CLKCTRL_G0; Fanout = 222; COMB Node = 'ct:inst6|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated|safe_q[20]~clkctrl'
        Info: 4: + IC(0.994 ns) + CELL(0.602 ns) = 5.779 ns; Loc. = LCFF_X23_Y15_N17; Fanout = 15; REG Node = 'CPU16_Fibo:inst|register_B[11]'
        Info: Total cell delay = 2.507 ns ( 43.38 % )
        Info: Total interconnect delay = 3.272 ns ( 56.62 % )
Info: tco from clock "CLOCK_50" to destination pin "HEX3[6]" through register "CPU16_Fibo:inst|output_port[15]" is 14.338 ns
    Info: + Longest clock path from clock "CLOCK_50" to source register is 5.755 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.034 ns) + CELL(0.879 ns) = 2.939 ns; Loc. = LCFF_X7_Y13_N21; Fanout = 12; REG Node = 'ct:inst6|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated|safe_q[20]'
        Info: 3: + IC(1.244 ns) + CELL(0.000 ns) = 4.183 ns; Loc. = CLKCTRL_G0; Fanout = 222; COMB Node = 'ct:inst6|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated|safe_q[20]~clkctrl'
        Info: 4: + IC(0.970 ns) + CELL(0.602 ns) = 5.755 ns; Loc. = LCFF_X24_Y20_N7; Fanout = 5; REG Node = 'CPU16_Fibo:inst|output_port[15]'
        Info: Total cell delay = 2.507 ns ( 43.56 % )
        Info: Total interconnect delay = 3.248 ns ( 56.44 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 8.306 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X24_Y20_N7; Fanout = 5; REG Node = 'CPU16_Fibo:inst|output_port[15]'
        Info: 2: + IC(2.038 ns) + CELL(0.512 ns) = 2.550 ns; Loc. = LCCOMB_X24_Y20_N0; Fanout = 1; COMB Node = '7449:inst1|33'
        Info: 3: + IC(2.916 ns) + CELL(2.840 ns) = 8.306 ns; Loc. = PIN_D4; Fanout = 0; PIN Node = 'HEX3[6]'
        Info: Total cell delay = 3.352 ns ( 40.36 % )
        Info: Total interconnect delay = 4.954 ns ( 59.64 % )
Info: th for register "CPU16_Fibo:inst|time_counter[5]" (data pin = "KEY[0]", clock pin = "CLOCK_50") is -1.748 ns
    Info: + Longest clock path from clock "CLOCK_50" to destination register is 5.779 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_L1; Fanout = 2; CLK Node = 'CLOCK_50'
        Info: 2: + IC(1.034 ns) + CELL(0.879 ns) = 2.939 ns; Loc. = LCFF_X7_Y13_N21; Fanout = 12; REG Node = 'ct:inst6|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated|safe_q[20]'
        Info: 3: + IC(1.244 ns) + CELL(0.000 ns) = 4.183 ns; Loc. = CLKCTRL_G0; Fanout = 222; COMB Node = 'ct:inst6|lpm_counter:lpm_counter_component|cntr_8mh:auto_generated|safe_q[20]~clkctrl'
        Info: 4: + IC(0.994 ns) + CELL(0.602 ns) = 5.779 ns; Loc. = LCFF_X19_Y14_N17; Fanout = 4; REG Node = 'CPU16_Fibo:inst|time_counter[5]'
        Info: Total cell delay = 2.507 ns ( 43.38 % )
        Info: Total interconnect delay = 3.272 ns ( 56.62 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 7.813 ns
        Info: 1: + IC(0.000 ns) + CELL(0.864 ns) = 0.864 ns; Loc. = PIN_R22; Fanout = 55; PIN Node = 'KEY[0]'
        Info: 2: + IC(6.191 ns) + CELL(0.758 ns) = 7.813 ns; Loc. = LCFF_X19_Y14_N17; Fanout = 4; REG Node = 'CPU16_Fibo:inst|time_counter[5]'
        Info: Total cell delay = 1.622 ns ( 20.76 % )
        Info: Total interconnect delay = 6.191 ns ( 79.24 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 52 warnings
    Info: Peak virtual memory: 183 megabytes
    Info: Processing ended: Wed Jun 29 12:52:48 2011
    Info: Elapsed time: 00:00:05
    Info: Total CPU time (on all processors): 00:00:01


