/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  reg [8:0] _02_;
  wire [11:0] _03_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [7:0] celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_1z;
  wire [31:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire celloutsig_0_22z;
  wire [9:0] celloutsig_0_23z;
  wire [4:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire celloutsig_0_27z;
  wire celloutsig_0_29z;
  wire [2:0] celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire [5:0] celloutsig_0_32z;
  wire celloutsig_0_35z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_43z;
  wire [15:0] celloutsig_0_46z;
  wire celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire celloutsig_0_6z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [12:0] celloutsig_1_0z;
  wire celloutsig_1_11z;
  wire celloutsig_1_14z;
  wire [2:0] celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire [4:0] celloutsig_1_2z;
  wire [6:0] celloutsig_1_3z;
  wire [12:0] celloutsig_1_5z;
  wire [14:0] celloutsig_1_7z;
  wire celloutsig_1_8z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_31z = !(celloutsig_0_8z ? celloutsig_0_26z : in_data[27]);
  assign celloutsig_0_13z = ~(celloutsig_0_1z | celloutsig_0_3z);
  assign celloutsig_0_8z = ~((celloutsig_0_1z | celloutsig_0_0z) & (celloutsig_0_2z[1] | celloutsig_0_1z));
  assign celloutsig_0_12z = ~((celloutsig_0_8z | in_data[51]) & (celloutsig_0_9z | celloutsig_0_3z));
  assign celloutsig_0_27z = ~((celloutsig_0_13z | celloutsig_0_15z) & (celloutsig_0_5z | celloutsig_0_8z));
  assign celloutsig_1_14z = celloutsig_1_8z | celloutsig_1_3z[6];
  assign celloutsig_0_0z = in_data[69] ^ in_data[33];
  assign celloutsig_1_1z = in_data[146] ^ in_data[179];
  assign celloutsig_0_9z = celloutsig_0_1z ^ _01_;
  assign celloutsig_0_10z = celloutsig_0_1z ^ in_data[2];
  assign celloutsig_0_1z = in_data[26] ^ in_data[66];
  assign celloutsig_0_15z = celloutsig_0_10z ^ celloutsig_0_0z;
  assign celloutsig_0_16z = celloutsig_0_0z ^ celloutsig_0_4z;
  assign celloutsig_0_18z = celloutsig_0_3z ^ celloutsig_0_14z[5];
  assign celloutsig_0_29z = celloutsig_0_9z ^ celloutsig_0_22z;
  reg [13:0] _19_;
  always_ff @(negedge celloutsig_1_19z[0], posedge clkin_data[32])
    if (clkin_data[32]) _19_ <= 14'h0000;
    else _19_ <= { celloutsig_0_14z[3:0], celloutsig_0_32z, celloutsig_0_16z, celloutsig_0_35z, celloutsig_0_1z, celloutsig_0_26z };
  assign out_data[13:0] = _19_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[64])
    if (!clkin_data[64]) _02_ <= 9'h000;
    else _02_ <= { celloutsig_1_5z[2:0], celloutsig_1_2z, celloutsig_1_14z };
  reg [11:0] _21_;
  always_ff @(negedge celloutsig_1_19z[0], negedge clkin_data[32])
    if (!clkin_data[32]) _21_ <= 12'h000;
    else _21_ <= { celloutsig_0_2z[1], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_1z, celloutsig_0_2z, celloutsig_0_0z };
  assign { _03_[11:8], _01_, _03_[6:4], _00_, _03_[2:0] } = _21_;
  assign celloutsig_0_32z = { celloutsig_0_20z[2:0], celloutsig_0_22z, celloutsig_0_31z, celloutsig_0_1z } & { celloutsig_0_25z[4:1], celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_43z = { celloutsig_0_31z, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_29z } & { celloutsig_0_4z, celloutsig_0_31z, celloutsig_0_5z, celloutsig_0_6z };
  assign celloutsig_1_19z = { celloutsig_1_1z, celloutsig_1_18z, celloutsig_1_14z } & _02_[4:0];
  assign celloutsig_0_14z = { celloutsig_0_4z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_12z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_13z } & { _01_, _03_[6:4], _00_, celloutsig_0_11z, celloutsig_0_5z, celloutsig_0_0z };
  assign celloutsig_0_46z = { celloutsig_0_20z[13:9], celloutsig_0_3z, celloutsig_0_23z } / { 1'h1, in_data[88], celloutsig_0_14z, celloutsig_0_43z, celloutsig_0_29z, celloutsig_0_27z };
  assign celloutsig_0_23z = { celloutsig_0_20z[4:1], celloutsig_0_16z, celloutsig_0_9z, celloutsig_0_16z, celloutsig_0_10z, celloutsig_0_4z, celloutsig_0_3z } / { 1'h1, celloutsig_0_17z, celloutsig_0_18z, celloutsig_0_21z, celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_11z, celloutsig_0_3z, celloutsig_0_12z, celloutsig_0_10z };
  assign celloutsig_0_25z = celloutsig_0_20z[16:12] / { 1'h1, celloutsig_0_20z[23:20] };
  assign celloutsig_0_3z = { celloutsig_0_2z[0], celloutsig_0_2z, celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_0z } >= { in_data[14:11], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z };
  assign celloutsig_0_35z = { celloutsig_0_32z[1:0], celloutsig_0_18z } >= celloutsig_0_25z[3:1];
  assign celloutsig_1_11z = celloutsig_1_7z[7:1] >= { celloutsig_1_0z[5:0], celloutsig_1_8z };
  assign celloutsig_0_17z = { _03_[8], _01_, _03_[6:4], celloutsig_0_6z } >= { in_data[56:52], celloutsig_0_13z };
  assign celloutsig_0_21z = { celloutsig_0_20z[30:11], celloutsig_0_8z, celloutsig_0_0z } >= { celloutsig_0_11z, celloutsig_0_11z, celloutsig_0_4z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_14z, celloutsig_0_11z, celloutsig_0_8z };
  assign celloutsig_0_4z = { in_data[77:73], celloutsig_0_0z, celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z } > { in_data[49:45], celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_2z };
  assign celloutsig_0_6z = { in_data[43:27], celloutsig_0_1z } > in_data[56:39];
  assign celloutsig_0_5z = ! { in_data[82:72], celloutsig_0_4z, celloutsig_0_0z, celloutsig_0_3z, celloutsig_0_0z };
  assign celloutsig_0_11z = ! { celloutsig_0_8z, celloutsig_0_5z, celloutsig_0_8z, celloutsig_0_0z };
  assign celloutsig_0_26z = ! { _03_[11:8], _01_, _03_[6:4], celloutsig_0_9z, celloutsig_0_0z, celloutsig_0_4z, celloutsig_0_1z, celloutsig_0_16z, celloutsig_0_3z };
  assign celloutsig_0_2z = in_data[34:32] * in_data[68:66];
  assign celloutsig_1_8z = & celloutsig_1_3z[6:1];
  assign celloutsig_0_22z = & celloutsig_0_20z[8:2];
  assign celloutsig_1_2z = celloutsig_1_0z[5:1] <<< in_data[112:108];
  assign celloutsig_1_7z = in_data[149:135] <<< in_data[132:118];
  assign celloutsig_1_0z = in_data[138:126] - in_data[175:163];
  assign celloutsig_0_20z = { in_data[59:39], celloutsig_0_11z, celloutsig_0_17z, celloutsig_0_4z, celloutsig_0_14z } - { in_data[22:6], celloutsig_0_1z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_8z, celloutsig_0_9z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_1z, celloutsig_0_8z, celloutsig_0_1z, celloutsig_0_4z };
  assign celloutsig_1_3z = { celloutsig_1_2z[2], celloutsig_1_1z, celloutsig_1_2z } ~^ { in_data[146:141], celloutsig_1_1z };
  assign celloutsig_1_5z = in_data[129:117] ~^ in_data[133:121];
  assign celloutsig_1_18z = celloutsig_1_5z[9:7] ~^ { celloutsig_1_5z[7:6], celloutsig_1_11z };
  assign { _03_[7], _03_[3] } = { _01_, _00_ };
  assign { out_data[130:128], out_data[100:96], out_data[47:32] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_46z };
endmodule
