$date
	Sun Sep  3 19:46:45 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_delay $end
$var wire 16 ! out [15:0] $end
$var reg 1 " clk $end
$var reg 16 # in [15:0] $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 16 $ in [15:0] $end
$var reg 16 % out [15:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx %
bx $
bx #
0"
bx !
$end
#5
b1 #
b1 $
1"
#10
0"
#15
b1 !
b1 %
b10 #
b10 $
1"
#20
0"
#25
b10 !
b10 %
b11 #
b11 $
1"
#30
0"
#35
b11 !
b11 %
b100 #
b100 $
1"
#40
0"
#45
b100 !
b100 %
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
