--------------------------------------------------
State after executing cycle: 0
IF.nop: False
IF.PC: 4

ID.nop: False
ID.Instr: 00000000000000000000000010000011

EX.nop: False
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 0
EX.Rs: 0
EX.Rt: 0
EX.Wrt_reg_addr: 1
EX.rd_mem: 1
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 0
MEM.Rs: 0
MEM.Rt: 0
MEM.Wrt_reg_addr: 1
MEM.rd_mem: 1
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 0
WB.Rt: 0
WB.Wrt_reg_addr: 1
WB.wrt_enable: 1
WB.wrt_data: 00000000000000000000000000001000
--------------------------------------------------
State after executing cycle: 1
IF.nop: False
IF.PC: 8

ID.nop: False
ID.Instr: 00000000010000010000000100010011

EX.nop: False
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 4
EX.Rs: 2
EX.Rt: 4
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000100
MEM.Store_data: 4
MEM.Rs: 2
MEM.Rt: 4
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 2
WB.Rt: 4
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
WB.wrt_data: 00000000000000000000000000000100
--------------------------------------------------
State after executing cycle: 2
IF.nop: False
IF.PC: 4

ID.nop: False
ID.Instr: 11111110000100010001111011100011

EX.nop: False
EX.Read_data1: 00000000000000000000000000000100
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: -4
EX.Rs: 2
EX.Rt: 1
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 1
EX.wrt_enable: 0

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000001
MEM.Store_data: 1
MEM.Rs: 2
MEM.Rt: 1
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 2
WB.Rt: 1
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.wrt_data: 00000000000000000000000000000001
--------------------------------------------------
State after executing cycle: 3
IF.nop: False
IF.PC: 8

ID.nop: False
ID.Instr: 00000000010000010000000100010011

EX.nop: False
EX.Read_data1: 00000000000000000000000000000100
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 4
EX.Rs: 2
EX.Rt: 4
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 2
EX.wrt_enable: 1

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000001000
MEM.Store_data: 4
MEM.Rs: 2
MEM.Rt: 4
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 2
WB.Rt: 4
WB.Wrt_reg_addr: 0
WB.wrt_enable: 1
WB.wrt_data: 00000000000000000000000000001000
--------------------------------------------------
State after executing cycle: 4
IF.nop: False
IF.PC: 12

ID.nop: False
ID.Instr: 11111110000100010001111011100011

EX.nop: False
EX.Read_data1: 00000000000000000000000000001000
EX.Read_data2: 00000000000000000000000000001000
EX.Imm: -4
EX.Rs: 2
EX.Rt: 1
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 1
EX.wrt_enable: 0

MEM.nop: False
MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 1
MEM.Rs: 2
MEM.Rt: 1
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: False
WB.Wrt_data: 0
WB.Rs: 2
WB.Rt: 1
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.wrt_data: 00000000000000000000000000000000
--------------------------------------------------
State after executing cycle: 5
IF.nop: True
IF.PC: 12

ID.nop: True
ID.Instr: 11111111111111111111111111111111

EX.nop: False
EX.Read_data1: 00000000000000000000000000000000
EX.Read_data2: 00000000000000000000000000000000
EX.Imm: 0
EX.Rs: 31
EX.Rt: 31
EX.Wrt_reg_addr: 0
EX.rd_mem: 0
EX.wrt_mem: 0
EX.alu_op: 0
EX.wrt_enable: 0

MEM.nop: True
MEM.ALUresult: 00000000000000000000000000000000
MEM.Store_data: 31
MEM.Rs: 31
MEM.Rt: 31
MEM.Wrt_reg_addr: 0
MEM.rd_mem: 0
MEM.wrt_mem: 0
MEM.wrt_enable: 0

WB.nop: True
WB.Wrt_data: 0
WB.Rs: 31
WB.Rt: 31
WB.Wrt_reg_addr: 0
WB.wrt_enable: 0
WB.wrt_data: 00000000000000000000000000000000
