
*** Running vivado
    with args -log Conv_1_Channel.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source Conv_1_Channel.tcl


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Conv_1_Channel.tcl -notrace
Command: synth_design -top Conv_1_Channel -part xc7a100tcsg324-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 20793 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1432.875 ; gain = 84.855 ; free physical = 10803 ; free virtual = 24121
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'Conv_1_Channel' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_1_Channel.sv:3]
INFO: [Synth 8-6157] synthesizing module 'Conv_Kernel_3by3' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:4]
INFO: [Synth 8-6157] synthesizing module 'FP_Round' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/FP_Round.sv:7]
	Parameter NUM_M bound to: 7 - type: integer 
	Parameter NUM_F bound to: 10 - type: integer 
	Parameter NUM_P bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'FP_Round' (1#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/FP_Round.sv:7]
WARNING: [Synth 8-350] instance 'rounding' of module 'FP_Round' requires 5 connections, but only 2 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:41]
INFO: [Synth 8-6157] synthesizing module 'Mult_Add_Pipelined_NC' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/.Xil/Vivado-20778-andrew-debian/realtime/Mult_Add_Pipelined_NC_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Mult_Add_Pipelined_NC' (2#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/.Xil/Vivado-20778-andrew-debian/realtime/Mult_Add_Pipelined_NC_stub.v:6]
WARNING: [Synth 8-689] width (58) of port connection 'C' does not match port width (48) of module 'Mult_Add_Pipelined_NC' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:53]
WARNING: [Synth 8-350] instance 'M0_0' of module 'Mult_Add_Pipelined_NC' requires 9 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:47]
INFO: [Synth 8-6157] synthesizing module 'Mult_Add_Pipelined_COL' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/.Xil/Vivado-20778-andrew-debian/realtime/Mult_Add_Pipelined_COL_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'Mult_Add_Pipelined_COL' (3#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/.Xil/Vivado-20778-andrew-debian/realtime/Mult_Add_Pipelined_COL_stub.v:6]
WARNING: [Synth 8-350] instance 'M0_1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:58]
WARNING: [Synth 8-350] instance 'M0_2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:69]
WARNING: [Synth 8-350] instance 'M1_0' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:80]
WARNING: [Synth 8-350] instance 'M1_1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:91]
WARNING: [Synth 8-350] instance 'M1_2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:102]
WARNING: [Synth 8-350] instance 'M2_0' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:113]
WARNING: [Synth 8-350] instance 'M2_1' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:124]
WARNING: [Synth 8-350] instance 'M2_2' of module 'Mult_Add_Pipelined_COL' requires 10 connections, but only 8 given [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:135]
INFO: [Synth 8-6155] done synthesizing module 'Conv_Kernel_3by3' (4#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/new/Conv_Kernel_3by3.sv:4]
INFO: [Synth 8-6157] synthesizing module 'ReLU' [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/ReLU.sv:8]
	Parameter WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'ReLU' (5#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/imports/rtl/ReLU.sv:8]
WARNING: [Synth 8-5856] 3D RAM y_reg  for this pattern/configuration is not supported. This will most likely be implemented in registers
INFO: [Synth 8-6155] done synthesizing module 'Conv_1_Channel' (6#1) [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/new/Conv_1_Channel.sv:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1561.789 ; gain = 213.770 ; free physical = 10728 ; free virtual = 24051
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1561.789 ; gain = 213.770 ; free physical = 10751 ; free virtual = 24074
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 1561.789 ; gain = 213.770 ; free physical = 10750 ; free virtual = 24074
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'kernel/M0_0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC/Mult_Add_Pipelined_NC_in_context.xdc] for cell 'kernel/M0_0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'kernel/M0_1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'kernel/M0_1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'kernel/M0_2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'kernel/M0_2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'kernel/M1_0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'kernel/M1_0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'kernel/M1_1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'kernel/M1_1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'kernel/M1_2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'kernel/M1_2'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'kernel/M2_0'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'kernel/M2_0'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'kernel/M2_1'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'kernel/M2_1'
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'kernel/M2_2'
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL/Mult_Add_Pipelined_COL_in_context.xdc] for cell 'kernel/M2_2'
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1917.586 ; gain = 0.000 ; free physical = 10368 ; free virtual = 23730
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1917.586 ; gain = 0.000 ; free physical = 10368 ; free virtual = 23730
Constraint Validation Runtime : Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1920.586 ; gain = 3.000 ; free physical = 10364 ; free virtual = 23726
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1925.586 ; gain = 577.566 ; free physical = 10526 ; free virtual = 23878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1925.586 ; gain = 577.566 ; free physical = 10526 ; free virtual = 23878
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for kernel/M0_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kernel/M0_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kernel/M0_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kernel/M1_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kernel/M1_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kernel/M1_2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kernel/M2_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kernel/M2_1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for kernel/M2_2. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 1925.586 ; gain = 577.566 ; free physical = 10529 ; free virtual = 23880
---------------------------------------------------------------------------------
INFO: [Synth 8-5545] ROM "y_reg[27][27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5546] ROM "row" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:19 . Memory (MB): peak = 1925.586 ; gain = 577.566 ; free physical = 10504 ; free virtual = 23858
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |Conv_1_Channel__GB0 |           1|     32574|
|2     |Conv_1_Channel__GB1 |           1|      9444|
|3     |Conv_1_Channel__GB2 |           1|     11018|
|4     |Conv_1_Channel__GB3 |           1|     21621|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 784   
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 816   
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module Conv_1_Channel 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 2     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	               18 Bit    Registers := 784   
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 816   
Module FP_Round 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     48 Bit       Adders := 1     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 2     
Module ReLU 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "row" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5545] ROM "y_reg[27][7]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][6]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][5]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][4]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][3]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][8]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][9]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][10]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][11]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][12]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][13]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][14]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][15]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][16]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][17]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][18]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][19]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][20]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][21]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][22]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][23]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][24]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][25]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][26]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "y_reg[27][27]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:45 ; elapsed = 00:00:49 . Memory (MB): peak = 2267.742 ; gain = 919.723 ; free physical = 10427 ; free virtual = 23807
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |Conv_1_Channel__GB0 |           1|     28037|
|2     |Conv_1_Channel__GB1 |           1|      8118|
|3     |Conv_1_Channel__GB2 |           1|      9470|
|4     |Conv_1_Channel__GB3 |           1|     14344|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 2267.742 ; gain = 919.723 ; free physical = 10430 ; free virtual = 23816
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:53 . Memory (MB): peak = 2267.742 ; gain = 919.723 ; free physical = 10429 ; free virtual = 23816
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------------+------------+----------+
|      |RTL Partition       |Replication |Instances |
+------+--------------------+------------+----------+
|1     |Conv_1_Channel__GB0 |           1|     28037|
|2     |Conv_1_Channel__GB1 |           1|      8118|
|3     |Conv_1_Channel__GB2 |           1|      9470|
|4     |Conv_1_Channel__GB3 |           1|     14344|
+------+--------------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:57 ; elapsed = 00:01:01 . Memory (MB): peak = 2267.742 ; gain = 919.723 ; free physical = 10428 ; free virtual = 23812
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[47]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[46]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[45]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[44]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[43]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[42]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[41]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[40]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[39]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[38]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[37]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[36]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[35]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[34]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[33]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[32]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_1  has unconnected pin C[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[47]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[46]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[45]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[44]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[43]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[42]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[41]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[40]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[39]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[38]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[37]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[36]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[35]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[34]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[33]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[32]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[31]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[30]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[29]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[28]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[27]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[26]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[25]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[24]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[23]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[22]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[21]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[20]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[19]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[18]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[17]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[16]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[15]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[14]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[13]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[12]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[11]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[10]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[9]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[8]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[7]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[6]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[5]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[4]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[3]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[2]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[1]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M0_2  has unconnected pin C[0]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M1_0  has unconnected pin C[47]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M1_0  has unconnected pin C[46]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M1_0  has unconnected pin C[45]
CRITICAL WARNING: [Synth 8-4442] BlackBox module \kernel/M1_0  has unconnected pin C[44]
INFO: [Common 17-14] Message 'Synth 8-4442' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 2267.742 ; gain = 919.723 ; free physical = 10420 ; free virtual = 23804
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 2267.742 ; gain = 919.723 ; free physical = 10417 ; free virtual = 23804
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:00 ; elapsed = 00:01:05 . Memory (MB): peak = 2267.742 ; gain = 919.723 ; free physical = 10413 ; free virtual = 23803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:01 ; elapsed = 00:01:06 . Memory (MB): peak = 2267.742 ; gain = 919.723 ; free physical = 10414 ; free virtual = 23804
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:04 ; elapsed = 00:01:08 . Memory (MB): peak = 2267.742 ; gain = 919.723 ; free physical = 10413 ; free virtual = 23803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 2267.742 ; gain = 919.723 ; free physical = 10415 ; free virtual = 23803
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-----------------------+----------+
|      |BlackBox name          |Instances |
+------+-----------------------+----------+
|1     |Mult_Add_Pipelined_NC  |         1|
|2     |Mult_Add_Pipelined_COL |         8|
+------+-----------------------+----------+

Report Cell Usage: 
+------+---------------------------+------+
|      |Cell                       |Count |
+------+---------------------------+------+
|1     |Mult_Add_Pipelined_COL     |     1|
|2     |Mult_Add_Pipelined_COL__10 |     1|
|3     |Mult_Add_Pipelined_COL__11 |     1|
|4     |Mult_Add_Pipelined_COL__12 |     1|
|5     |Mult_Add_Pipelined_COL__13 |     1|
|6     |Mult_Add_Pipelined_COL__14 |     1|
|7     |Mult_Add_Pipelined_COL__8  |     1|
|8     |Mult_Add_Pipelined_COL__9  |     1|
|9     |Mult_Add_Pipelined_NC      |     1|
|10    |BUFG                       |     1|
|11    |CARRY4                     |    10|
|12    |LUT1                       |    13|
|13    |LUT2                       |    30|
|14    |LUT3                       |   439|
|15    |LUT4                       |    56|
|16    |LUT5                       |  1644|
|17    |LUT6                       | 16100|
|18    |MUXF7                      |  4536|
|19    |MUXF8                      |    72|
|20    |FDRE                       | 13382|
|21    |FDSE                       |    14|
|22    |IBUF                       | 16383|
|23    |OBUF                       | 14113|
+------+---------------------------+------+

Report Instance Areas: 
+------+---------+-----------------+------+
|      |Instance |Module           |Cells |
+------+---------+-----------------+------+
|1     |top      |                 | 67657|
|2     |  kernel |Conv_Kernel_3by3 | 22067|
+------+---------+-----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 2267.742 ; gain = 919.723 ; free physical = 10415 ; free virtual = 23803
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 384 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:59 ; elapsed = 00:01:04 . Memory (MB): peak = 2267.742 ; gain = 555.926 ; free physical = 10470 ; free virtual = 23858
Synthesis Optimization Complete : Time (s): cpu = 00:01:04 ; elapsed = 00:01:09 . Memory (MB): peak = 2267.750 ; gain = 919.723 ; free physical = 10470 ; free virtual = 23858
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 4618 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2267.750 ; gain = 0.000 ; free physical = 10355 ; free virtual = 23739
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
82 Infos, 12 Warnings, 100 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:15 ; elapsed = 00:01:19 . Memory (MB): peak = 2267.750 ; gain = 919.875 ; free physical = 10430 ; free virtual = 23815
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2267.750 ; gain = 0.000 ; free physical = 10430 ; free virtual = 23815
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/synth_1/Conv_1_Channel.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 2291.754 ; gain = 24.004 ; free physical = 10388 ; free virtual = 23785
INFO: [runtcl-4] Executing : report_utilization -file Conv_1_Channel_utilization_synth.rpt -pb Conv_1_Channel_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Mar 11 21:59:03 2021...
