--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -v 25 project_r.ncd
project.pcf

Design file:              project_r.ncd
Physical constraint file: project.pcf
Device,package,speed:     xc7a100t,csg324,C,-1 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report, limited to 25 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 
50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1618 paths analyzed, 139 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.593ns.
--------------------------------------------------------------------------------
Slack:                  4.407ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_23 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.507ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.866 - 0.917)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_23 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.DQ      Tcko                  0.518   df/count<23>
                                                       df/count_23
    SLICE_X89Y80.A2      net (fanout=2)        1.136   df/count<23>
    SLICE_X89Y80.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y77.B2      net (fanout=1)        0.940   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y87.D1      net (fanout=1)        0.758   df/clkout_rstpot
    OLOGIC_X1Y87.CLK     Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.507ns (1.958ns logic, 3.549ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------
Slack:                  4.649ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_30 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.262ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.866 - 0.920)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_30 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y82.CQ      Tcko                  0.518   df/count<31>
                                                       df/count_30
    SLICE_X89Y77.C4      net (fanout=2)        0.787   df/count<30>
    SLICE_X89Y77.CMUX    Tilo                  0.356   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>6
    SLICE_X89Y77.B1      net (fanout=1)        0.812   df/count[31]_GND_2_o_equal_3_o<31>5
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y87.D1      net (fanout=1)        0.758   df/clkout_rstpot
    OLOGIC_X1Y87.CLK     Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.262ns (2.190ns logic, 3.072ns route)
                                                       (41.6% logic, 58.4% route)

--------------------------------------------------------------------------------
Slack:                  4.727ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_19 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.188ns (Levels of Logic = 3)
  Clock Path Skew:      -0.050ns (0.866 - 0.916)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_19 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y79.DQ      Tcko                  0.518   df/count<19>
                                                       df/count_19
    SLICE_X89Y80.A1      net (fanout=2)        0.817   df/count<19>
    SLICE_X89Y80.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y77.B2      net (fanout=1)        0.940   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y87.D1      net (fanout=1)        0.758   df/clkout_rstpot
    OLOGIC_X1Y87.CLK     Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.188ns (1.958ns logic, 3.230ns route)
                                                       (37.7% logic, 62.3% route)

--------------------------------------------------------------------------------
Slack:                  4.748ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_11 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.171ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.866 - 0.912)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_11 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y77.DQ      Tcko                  0.518   df/count<11>
                                                       df/count_11
    SLICE_X89Y76.D2      net (fanout=2)        1.120   df/count<11>
    SLICE_X89Y76.D       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>3
                                                       df/count[31]_GND_2_o_equal_3_o<31>4
    SLICE_X89Y77.B4      net (fanout=1)        0.620   df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y87.D1      net (fanout=1)        0.758   df/clkout_rstpot
    OLOGIC_X1Y87.CLK     Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.171ns (1.958ns logic, 3.213ns route)
                                                       (37.9% logic, 62.1% route)

--------------------------------------------------------------------------------
Slack:                  4.849ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_31 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.062ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.866 - 0.920)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_31 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y82.DQ      Tcko                  0.518   df/count<31>
                                                       df/count_31
    SLICE_X89Y77.C5      net (fanout=2)        0.620   df/count<31>
    SLICE_X89Y77.CMUX    Tilo                  0.323   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>6
    SLICE_X89Y77.B1      net (fanout=1)        0.812   df/count[31]_GND_2_o_equal_3_o<31>5
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y87.D1      net (fanout=1)        0.758   df/clkout_rstpot
    OLOGIC_X1Y87.CLK     Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.062ns (2.157ns logic, 2.905ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  4.889ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_22 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.025ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.866 - 0.917)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_22 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.CQ      Tcko                  0.518   df/count<23>
                                                       df/count_22
    SLICE_X89Y80.A3      net (fanout=2)        0.654   df/count<22>
    SLICE_X89Y80.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y77.B2      net (fanout=1)        0.940   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y87.D1      net (fanout=1)        0.758   df/clkout_rstpot
    OLOGIC_X1Y87.CLK     Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      5.025ns (1.958ns logic, 3.067ns route)
                                                       (39.0% logic, 61.0% route)

--------------------------------------------------------------------------------
Slack:                  4.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_23 (FF)
  Destination:          df/count_29 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.052ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.162 - 0.183)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_23 to df/count_29
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.DQ      Tcko                  0.518   df/count<23>
                                                       df/count_23
    SLICE_X89Y80.A2      net (fanout=2)        1.136   df/count<23>
    SLICE_X89Y80.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y77.B2      net (fanout=1)        0.940   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.B       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o_01
    SLICE_X88Y82.SR      net (fanout=8)        0.847   df/count[31]_GND_2_o_equal_3_o_0
    SLICE_X88Y82.CLK     Tsrck                 0.524   df/count<31>
                                                       df/count_29
    -------------------------------------------------  ---------------------------
    Total                                      5.052ns (1.414ns logic, 3.638ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  4.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_23 (FF)
  Destination:          df/count_28 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.052ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.162 - 0.183)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_23 to df/count_28
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.DQ      Tcko                  0.518   df/count<23>
                                                       df/count_23
    SLICE_X89Y80.A2      net (fanout=2)        1.136   df/count<23>
    SLICE_X89Y80.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y77.B2      net (fanout=1)        0.940   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.B       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o_01
    SLICE_X88Y82.SR      net (fanout=8)        0.847   df/count[31]_GND_2_o_equal_3_o_0
    SLICE_X88Y82.CLK     Tsrck                 0.524   df/count<31>
                                                       df/count_28
    -------------------------------------------------  ---------------------------
    Total                                      5.052ns (1.414ns logic, 3.638ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  4.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_23 (FF)
  Destination:          df/count_30 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.052ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.162 - 0.183)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_23 to df/count_30
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.DQ      Tcko                  0.518   df/count<23>
                                                       df/count_23
    SLICE_X89Y80.A2      net (fanout=2)        1.136   df/count<23>
    SLICE_X89Y80.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y77.B2      net (fanout=1)        0.940   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.B       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o_01
    SLICE_X88Y82.SR      net (fanout=8)        0.847   df/count[31]_GND_2_o_equal_3_o_0
    SLICE_X88Y82.CLK     Tsrck                 0.524   df/count<31>
                                                       df/count_30
    -------------------------------------------------  ---------------------------
    Total                                      5.052ns (1.414ns logic, 3.638ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  4.892ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_23 (FF)
  Destination:          df/count_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      5.052ns (Levels of Logic = 3)
  Clock Path Skew:      -0.021ns (0.162 - 0.183)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_23 to df/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.DQ      Tcko                  0.518   df/count<23>
                                                       df/count_23
    SLICE_X89Y80.A2      net (fanout=2)        1.136   df/count<23>
    SLICE_X89Y80.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y77.B2      net (fanout=1)        0.940   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.B       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o_01
    SLICE_X88Y82.SR      net (fanout=8)        0.847   df/count[31]_GND_2_o_equal_3_o_0
    SLICE_X88Y82.CLK     Tsrck                 0.524   df/count<31>
                                                       df/count_31
    -------------------------------------------------  ---------------------------
    Total                                      5.052ns (1.414ns logic, 3.638ns route)
                                                       (28.0% logic, 72.0% route)

--------------------------------------------------------------------------------
Slack:                  4.963ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_5 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.956ns (Levels of Logic = 3)
  Clock Path Skew:      -0.046ns (0.866 - 0.912)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_5 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X89Y77.DMUX    Tshcko                0.594   df/count<4>
                                                       df/count_5
    SLICE_X89Y76.A2      net (fanout=2)        0.810   df/count<5>
    SLICE_X89Y76.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>3
                                                       df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X89Y77.B3      net (fanout=1)        0.639   df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y87.D1      net (fanout=1)        0.758   df/clkout_rstpot
    OLOGIC_X1Y87.CLK     Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.956ns (2.034ns logic, 2.922ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack:                  5.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_23 (FF)
  Destination:          df/count_0 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.908ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.153 - 0.183)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_23 to df/count_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.DQ      Tcko                  0.518   df/count<23>
                                                       df/count_23
    SLICE_X89Y80.A2      net (fanout=2)        1.136   df/count<23>
    SLICE_X89Y80.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y77.B2      net (fanout=1)        0.940   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.B       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o_01
    SLICE_X88Y75.SR      net (fanout=8)        0.703   df/count[31]_GND_2_o_equal_3_o_0
    SLICE_X88Y75.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_0
    -------------------------------------------------  ---------------------------
    Total                                      4.908ns (1.414ns logic, 3.494ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  5.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_23 (FF)
  Destination:          df/count_3 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.908ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.153 - 0.183)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_23 to df/count_3
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.DQ      Tcko                  0.518   df/count<23>
                                                       df/count_23
    SLICE_X89Y80.A2      net (fanout=2)        1.136   df/count<23>
    SLICE_X89Y80.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y77.B2      net (fanout=1)        0.940   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.B       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o_01
    SLICE_X88Y75.SR      net (fanout=8)        0.703   df/count[31]_GND_2_o_equal_3_o_0
    SLICE_X88Y75.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_3
    -------------------------------------------------  ---------------------------
    Total                                      4.908ns (1.414ns logic, 3.494ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  5.027ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_23 (FF)
  Destination:          df/count_2 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.908ns (Levels of Logic = 3)
  Clock Path Skew:      -0.030ns (0.153 - 0.183)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_23 to df/count_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.DQ      Tcko                  0.518   df/count<23>
                                                       df/count_23
    SLICE_X89Y80.A2      net (fanout=2)        1.136   df/count<23>
    SLICE_X89Y80.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y77.B2      net (fanout=1)        0.940   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.B       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o_01
    SLICE_X88Y75.SR      net (fanout=8)        0.703   df/count[31]_GND_2_o_equal_3_o_0
    SLICE_X88Y75.CLK     Tsrck                 0.524   df/count<3>
                                                       df/count_2
    -------------------------------------------------  ---------------------------
    Total                                      4.908ns (1.414ns logic, 3.494ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  5.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_23 (FF)
  Destination:          df/count_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.911ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.160 - 0.183)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_23 to df/count_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.DQ      Tcko                  0.518   df/count<23>
                                                       df/count_23
    SLICE_X89Y80.A2      net (fanout=2)        1.136   df/count<23>
    SLICE_X89Y80.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y77.B2      net (fanout=1)        0.940   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.B       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o_01
    SLICE_X88Y81.SR      net (fanout=8)        0.706   df/count[31]_GND_2_o_equal_3_o_0
    SLICE_X88Y81.CLK     Tsrck                 0.524   df/count<27>
                                                       df/count_24
    -------------------------------------------------  ---------------------------
    Total                                      4.911ns (1.414ns logic, 3.497ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  5.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_23 (FF)
  Destination:          df/count_26 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.911ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.160 - 0.183)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_23 to df/count_26
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.DQ      Tcko                  0.518   df/count<23>
                                                       df/count_23
    SLICE_X89Y80.A2      net (fanout=2)        1.136   df/count<23>
    SLICE_X89Y80.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y77.B2      net (fanout=1)        0.940   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.B       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o_01
    SLICE_X88Y81.SR      net (fanout=8)        0.706   df/count[31]_GND_2_o_equal_3_o_0
    SLICE_X88Y81.CLK     Tsrck                 0.524   df/count<27>
                                                       df/count_26
    -------------------------------------------------  ---------------------------
    Total                                      4.911ns (1.414ns logic, 3.497ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  5.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_23 (FF)
  Destination:          df/count_27 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.911ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.160 - 0.183)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_23 to df/count_27
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.DQ      Tcko                  0.518   df/count<23>
                                                       df/count_23
    SLICE_X89Y80.A2      net (fanout=2)        1.136   df/count<23>
    SLICE_X89Y80.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y77.B2      net (fanout=1)        0.940   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.B       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o_01
    SLICE_X88Y81.SR      net (fanout=8)        0.706   df/count[31]_GND_2_o_equal_3_o_0
    SLICE_X88Y81.CLK     Tsrck                 0.524   df/count<27>
                                                       df/count_27
    -------------------------------------------------  ---------------------------
    Total                                      4.911ns (1.414ns logic, 3.497ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  5.031ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_23 (FF)
  Destination:          df/count_25 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.911ns (Levels of Logic = 3)
  Clock Path Skew:      -0.023ns (0.160 - 0.183)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_23 to df/count_25
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.DQ      Tcko                  0.518   df/count<23>
                                                       df/count_23
    SLICE_X89Y80.A2      net (fanout=2)        1.136   df/count<23>
    SLICE_X89Y80.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y77.B2      net (fanout=1)        0.940   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.B       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o_01
    SLICE_X88Y81.SR      net (fanout=8)        0.706   df/count[31]_GND_2_o_equal_3_o_0
    SLICE_X88Y81.CLK     Tsrck                 0.524   df/count<27>
                                                       df/count_25
    -------------------------------------------------  ---------------------------
    Total                                      4.911ns (1.414ns logic, 3.497ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  5.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_23 (FF)
  Destination:          df/count_7 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.905ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.155 - 0.183)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_23 to df/count_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.DQ      Tcko                  0.518   df/count<23>
                                                       df/count_23
    SLICE_X89Y80.A2      net (fanout=2)        1.136   df/count<23>
    SLICE_X89Y80.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y77.B2      net (fanout=1)        0.940   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.B       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o_01
    SLICE_X88Y76.SR      net (fanout=8)        0.700   df/count[31]_GND_2_o_equal_3_o_0
    SLICE_X88Y76.CLK     Tsrck                 0.524   df/count<7>
                                                       df/count_7
    -------------------------------------------------  ---------------------------
    Total                                      4.905ns (1.414ns logic, 3.491ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  5.032ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_23 (FF)
  Destination:          df/count_6 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.905ns (Levels of Logic = 3)
  Clock Path Skew:      -0.028ns (0.155 - 0.183)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_23 to df/count_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.DQ      Tcko                  0.518   df/count<23>
                                                       df/count_23
    SLICE_X89Y80.A2      net (fanout=2)        1.136   df/count<23>
    SLICE_X89Y80.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y77.B2      net (fanout=1)        0.940   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.B       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o_01
    SLICE_X88Y76.SR      net (fanout=8)        0.700   df/count[31]_GND_2_o_equal_3_o_0
    SLICE_X88Y76.CLK     Tsrck                 0.524   df/count<7>
                                                       df/count_6
    -------------------------------------------------  ---------------------------
    Total                                      4.905ns (1.414ns logic, 3.491ns route)
                                                       (28.8% logic, 71.2% route)

--------------------------------------------------------------------------------
Slack:                  5.035ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_3 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.887ns (Levels of Logic = 3)
  Clock Path Skew:      -0.043ns (0.866 - 0.909)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_3 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y75.DQ      Tcko                  0.518   df/count<3>
                                                       df/count_3
    SLICE_X89Y76.A1      net (fanout=2)        0.817   df/count<3>
    SLICE_X89Y76.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>3
                                                       df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X89Y77.B3      net (fanout=1)        0.639   df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y87.D1      net (fanout=1)        0.758   df/clkout_rstpot
    OLOGIC_X1Y87.CLK     Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.887ns (1.958ns logic, 2.929ns route)
                                                       (40.1% logic, 59.9% route)

--------------------------------------------------------------------------------
Slack:                  5.045ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_7 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.875ns (Levels of Logic = 3)
  Clock Path Skew:      -0.045ns (0.866 - 0.911)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_7 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y76.DQ      Tcko                  0.518   df/count<7>
                                                       df/count_7
    SLICE_X89Y76.D1      net (fanout=2)        0.824   df/count<7>
    SLICE_X89Y76.D       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>3
                                                       df/count[31]_GND_2_o_equal_3_o<31>4
    SLICE_X89Y77.B4      net (fanout=1)        0.620   df/count[31]_GND_2_o_equal_3_o<31>3
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y87.D1      net (fanout=1)        0.758   df/clkout_rstpot
    OLOGIC_X1Y87.CLK     Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.875ns (1.958ns logic, 2.917ns route)
                                                       (40.2% logic, 59.8% route)

--------------------------------------------------------------------------------
Slack:                  5.099ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_21 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.815ns (Levels of Logic = 3)
  Clock Path Skew:      -0.051ns (0.866 - 0.917)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_21 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y80.BQ      Tcko                  0.518   df/count<23>
                                                       df/count_21
    SLICE_X89Y80.A4      net (fanout=2)        0.444   df/count<21>
    SLICE_X89Y80.A       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o<31>2
    SLICE_X89Y77.B2      net (fanout=1)        0.940   df/count[31]_GND_2_o_equal_3_o<31>1
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y87.D1      net (fanout=1)        0.758   df/clkout_rstpot
    OLOGIC_X1Y87.CLK     Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.815ns (1.958ns logic, 2.857ns route)
                                                       (40.7% logic, 59.3% route)

--------------------------------------------------------------------------------
Slack:                  5.118ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_28 (FF)
  Destination:          df/clkout_1 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.793ns (Levels of Logic = 3)
  Clock Path Skew:      -0.054ns (0.866 - 0.920)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_28 to df/clkout_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y82.AQ      Tcko                  0.518   df/count<31>
                                                       df/count_28
    SLICE_X89Y81.A2      net (fanout=2)        0.809   df/count<28>
    SLICE_X89Y81.A       Tilo                  0.124   df/count[31]_GND_2_o_equal_3_o<31>4
                                                       df/count[31]_GND_2_o_equal_3_o<31>5
    SLICE_X89Y77.B5      net (fanout=1)        0.553   df/count[31]_GND_2_o_equal_3_o<31>4
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.BMUX    Tilo                  0.358   df/clkout
                                                       df/clkout_rstpot
    OLOGIC_X1Y87.D1      net (fanout=1)        0.758   df/clkout_rstpot
    OLOGIC_X1Y87.CLK     Todck                 0.834   df/clkout_1
                                                       df/clkout_1
    -------------------------------------------------  ---------------------------
    Total                                      4.793ns (1.958ns logic, 2.835ns route)
                                                       (40.9% logic, 59.1% route)

--------------------------------------------------------------------------------
Slack:                  5.158ns (requirement - (data path - clock path skew + uncertainty))
  Source:               df/count_30 (FF)
  Destination:          df/count_31 (FF)
  Requirement:          10.000ns
  Data Path Delay:      4.807ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 10.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: df/count_30 to df/count_31
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X88Y82.CQ      Tcko                  0.518   df/count<31>
                                                       df/count_30
    SLICE_X89Y77.C4      net (fanout=2)        0.787   df/count<30>
    SLICE_X89Y77.CMUX    Tilo                  0.356   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>6
    SLICE_X89Y77.B1      net (fanout=1)        0.812   df/count[31]_GND_2_o_equal_3_o<31>5
    SLICE_X89Y77.B       Tilo                  0.124   df/count<4>
                                                       df/count[31]_GND_2_o_equal_3_o<31>7
    SLICE_X89Y80.B4      net (fanout=3)        0.715   df/count[31]_GND_2_o_equal_3_o
    SLICE_X89Y80.B       Tilo                  0.124   df/clkout
                                                       df/count[31]_GND_2_o_equal_3_o_01
    SLICE_X88Y82.SR      net (fanout=8)        0.847   df/count[31]_GND_2_o_equal_3_o_0
    SLICE_X88Y82.CLK     Tsrck                 0.524   df/count<31>
                                                       df/count_31
    -------------------------------------------------  ---------------------------
    Total                                      4.807ns (1.646ns logic, 3.161ns route)
                                                       (34.2% logic, 65.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sys_clk_pin = PERIOD TIMEGRP "sys_clk_pin" 100 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.845ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.155ns (464.037MHz) (Tbcper_I(Fmax))
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGCTRL_X0Y31.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 8.526ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.474ns (678.426MHz) (Tockper)
  Physical resource: df/clkout_1/CLK
  Logical resource: df/clkout_1/CK
  Location pin: OLOGIC_X1Y87.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 8.526ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.737ns (Tospwh)
  Physical resource: df/clkout_1/SR
  Logical resource: df/clkout_1/SR
  Location pin: OLOGIC_X1Y87.SR
  Clock network: reset_IBUF
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X88Y75.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X88Y75.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_0/CK
  Location pin: SLICE_X88Y75.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X88Y75.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X88Y75.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_2/CK
  Location pin: SLICE_X88Y75.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X88Y75.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X88Y75.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<3>/CLK
  Logical resource: df/count_3/CK
  Location pin: SLICE_X88Y75.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X88Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X88Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_6/CK
  Location pin: SLICE_X88Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X88Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X88Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<7>/CLK
  Logical resource: df/count_7/CK
  Location pin: SLICE_X88Y76.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_8/CK
  Location pin: SLICE_X88Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_8/CK
  Location pin: SLICE_X88Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_8/CK
  Location pin: SLICE_X88Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_9/CK
  Location pin: SLICE_X88Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 0.500ns (Tch)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_9/CK
  Location pin: SLICE_X88Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_9/CK
  Location pin: SLICE_X88Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 9.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 0.500ns (Tcl)
  Physical resource: df/count<11>/CLK
  Logical resource: df/count_10/CK
  Location pin: SLICE_X88Y77.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    5.593|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1618 paths, 0 nets, and 105 connections

Design statistics:
   Minimum period:   5.593ns{1}   (Maximum frequency: 178.795MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Wed Oct 18 00:09:25 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 773 MB



