

        *** GPGPU-Sim Simulator Version 3.2.2  [build 0] ***


GPGPU-Sim PTX: simulation mode 0 (can change with PTX_SIM_MODE_FUNC environment variable:
               1=functional simulation only, 0=detailed performance simulator)
GPGPU-Sim: Configuration options:

-network_mode                           1 # Interconnection network mode
-inter_config_file   config_fermi_islip.icnt # Interconnection network config file
-gpgpu_ptx_use_cuobjdump                    1 # Use cuobjdump to extract ptx and sass from binaries
-gpgpu_experimental_lib_support                    0 # Try to extract code from cuda libraries [Broken because of unknown cudaGetExportTable]
-gpgpu_ptx_convert_to_ptxplus                    0 # Convert SASS (native ISA) to ptxplus and run ptxplus
-gpgpu_ptx_force_max_capability                   20 # Force maximum compute capability
-gpgpu_ptx_inst_debug_to_file                    0 # Dump executed instructions' debug information to file
-gpgpu_ptx_inst_debug_file       inst_debug.txt # Executed instructions' debug output file
-gpgpu_ptx_inst_debug_thread_uid                    1 # Thread UID for executed instructions' debug output
-gpgpu_simd_model                       1 # 1 = post-dominator
-gpgpu_shader_core_pipeline              1536:32 # shader core pipeline config, i.e., {<nthread>:<warpsize>}
-gpgpu_tex_cache:l1  4:128:24,L:R:m:N:L,F:128:4,128:2 # per-shader L1 texture cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>:<rf>}
-gpgpu_const_cache:l1 64:64:2,L:R:f:N:L,A:2:32,4 # per-shader L1 constant memory cache  (READ-ONLY) config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:il1     4:128:4,L:R:f:N:L,A:2:32,4 # shader L1 instruction cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>} 
-gpgpu_cache:dl1     32:128:4,L:L:m:N:H,A:32:8,8 # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PrefL1                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gpgpu_cache:dl1PreShared                 none # per-shader L1 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq> | none}
-gmem_skip_L1D                          0 # global memory access skip L1D cache (implements -Xptxas -dlcm=cg, default=no skip)
-gpgpu_perfect_mem                      0 # enable perfect memory mode (no cache miss)
-n_regfile_gating_group                    4 # group of lanes that should be read/written together)
-gpgpu_clock_gated_reg_file                    0 # enable clock gated reg file for power calculations
-gpgpu_clock_gated_lanes                    0 # enable clock gated lanes for power calculations
-gpgpu_shader_registers                32768 # Number of registers per shader core. Limits number of concurrent CTAs. (default 8192)
-gpgpu_shader_cta                       8 # Maximum number of concurrent CTAs in shader (default 8)
-gpgpu_num_cta_barriers                   16 # Maximum number of named barriers per CTA (default 16)
-gpgpu_n_clusters                      15 # number of processing clusters
-gpgpu_n_cores_per_cluster                    1 # number of simd cores per cluster
-gpgpu_n_cluster_ejection_buffer_size                    8 # number of packets in ejection buffer
-gpgpu_n_ldst_response_buffer_size                    2 # number of response packets in ld/st unit ejection buffer
-gpgpu_shmem_size                   16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size                   49152 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefL1                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_size_PrefShared                16384 # Size of shared memory per shader core (default 16kB)
-gpgpu_shmem_num_banks                   32 # Number of banks in the shared memory in each shader core (default 16)
-gpgpu_shmem_limited_broadcast                    0 # Limit shared memory to do one broadcast per cycle (default on)
-gpgpu_shmem_warp_parts                    1 # Number of portions a warp is divided into for shared memory bank conflict check 
-gpgpu_warpdistro_shader                   -1 # Specify which shader core to collect the warp size distribution from
-gpgpu_warp_issue_shader                    0 # Specify which shader core to collect the warp issue distribution from
-gpgpu_local_mem_map                    1 # Mapping from local memory space address to simulated GPU physical address space (default = enabled)
-gpgpu_num_reg_banks                   16 # Number of register banks (default = 8)
-gpgpu_reg_bank_use_warp_id                    0 # Use warp ID in mapping registers to banks (default = off)
-gpgpu_operand_collector_num_units_sp                    6 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_sfu                    8 # number of collector units (default = 4)
-gpgpu_operand_collector_num_units_mem                    2 # number of collector units (default = 2)
-gpgpu_operand_collector_num_units_gen                    0 # number of collector units (default = 0)
-gpgpu_operand_collector_num_in_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_in_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_operand_collector_num_out_ports_sp                    2 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_sfu                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_mem                    1 # number of collector unit in ports (default = 1)
-gpgpu_operand_collector_num_out_ports_gen                    0 # number of collector unit in ports (default = 0)
-gpgpu_coalesce_arch                   13 # Coalescing arch (default = 13, anything else is off for now)
-gpgpu_num_sched_per_core                    2 # Number of warp schedulers per core
-gpgpu_max_insn_issue_per_warp                    1 # Max number of instructions that can be issued per warp in one cycle by scheduler
-gpgpu_simt_core_sim_order                    1 # Select the simulation order of cores in a cluster (0=Fix, 1=Round-Robin)
-gpgpu_pipeline_widths        2,1,1,2,1,1,2 # Pipeline widths ID_OC_SP,ID_OC_SFU,ID_OC_MEM,OC_EX_SP,OC_EX_SFU,OC_EX_MEM,EX_WB
-gpgpu_num_sp_units                     2 # Number of SP units (default=1)
-gpgpu_num_sfu_units                    1 # Number of SF units (default=1)
-gpgpu_num_mem_units                    1 # Number if ldst units (default=1) WARNING: not hooked up to anything
-gpgpu_scheduler                      gto # Scheduler configuration: < lrr | gto | two_level_active > If two_level_active:<num_active_warps>:<inner_prioritization>:<outer_prioritization>For complete list of prioritization values see shader.h enum scheduler_prioritization_typeDefault: gto
-gpgpu_dram_scheduler                    1 # 0 = fifo, 1 = FR-FCFS (defaul)
-gpgpu_dram_partition_queues              8:8:8:8 # i2$:$2d:d2$:$2i
-l2_ideal                               0 # Use a ideal L2 cache that always hit
-gpgpu_cache:dl2     64:128:8,L:B:m:W:L,A:32:4,4:0,32 # unified banked L2 data cache config  {<nsets>:<bsize>:<assoc>,<rep>:<wr>:<alloc>:<wr_alloc>,<mshr>:<N>:<merge>,<mq>}
-gpgpu_cache:dl2_texture_only                    0 # L2 cache used for texture only
-gpgpu_n_mem                            6 # number of memory modules (e.g. memory controllers) in gpu
-gpgpu_n_sub_partition_per_mchannel                    2 # number of memory subpartition in each memory module
-gpgpu_n_mem_per_ctrlr                    2 # number of memory chips per memory controller
-gpgpu_memlatency_stat                   14 # track and display latency statistics 0x2 enables MC, 0x4 enables queue logs
-gpgpu_frfcfs_dram_sched_queue_size                   16 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_return_queue_size                  116 # 0 = unlimited (default); # entries per chip
-gpgpu_dram_buswidth                    4 # default = 4 bytes (8 bytes per cycle at DDR)
-gpgpu_dram_burst_length                    8 # Burst length of each DRAM request (default = 4 data bus cycle)
-dram_data_command_freq_ratio                    4 # Frequency ratio between DRAM data bus and command bus (default = 2 times, i.e. DDR)
-gpgpu_dram_timing_opt nbk=16:CCD=2:RRD=6:RCD=6:RAS=2:RP=1:RC=1: CL=5:WL=4:CDLR=5:WR=20:nbkgrp=4:CCDL=3:RTPL=2 # DRAM timing parameters = {nbk:tCCD:tRRD:tRCD:tRAS:tRP:tRC:CL:WL:tCDLR:tWR:nbkgrp:tCCDL:tRTPL}
-rop_latency                          120 # ROP queue latency (default 85)
-dram_latency                         100 # DRAM latency (default 30)
-gpgpu_mem_addr_mapping dramid@8;00000000.00000000.00000000.00000000.0000RRRR.RRRRRRRR.BBBCCCCB.CCSSSSSS # mapping memory address to dram model {dramid@<start bit>;<memory address map>}
-gpgpu_mem_addr_test                    0 # run sweep test to check address mapping for aliased address
-gpgpu_mem_address_mask                    1 # 0 = old addressing mask, 1 = new addressing mask, 2 = new add. mask + flipped bank sel and chip sel bits
-gpuwattch_xml_file  gpuwattch_gtx480.xml_ReRAM # GPUWattch XML file
-power_simulation_enabled                    1 # Turn on power simulator (1=On, 0=Off)
-power_per_cycle_dump                    0 # Dump detailed power output each cycle
-power_trace_enabled                    1 # produce a file for the power trace (1=On, 0=Off)
-power_trace_zlevel                     6 # Compression level of the power trace output log (0=no comp, 9=highest)
-steady_power_levels_enabled                    0 # produce a file for the steady power levels (1=On, 0=Off)
-steady_state_definition                  8:4 # allowed deviation:number of samples
-gpgpu_max_cycle                        0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_insn                         0 # terminates gpu simulation early (0 = no limit)
-gpgpu_max_cta                          0 # terminates gpu simulation early (0 = no limit)
-gpgpu_runtime_stat                   500 # display runtime statistics such as dram utilization {<freq>:<flag>}
-liveness_message_freq                    1 # Minimum number of seconds between simulation liveness messages (0 = always print)
-gpgpu_flush_l1_cache                    0 # Flush L1 cache at the end of each kernel call
-gpgpu_flush_l2_cache                    0 # Flush L2 cache at the end of each kernel call
-gpgpu_deadlock_detect                    1 # Stop the simulation at deadlock (1=on (default), 0=off)
-gpgpu_ptx_instruction_classification                    0 # if enabled will classify ptx instruction types per kernel (Max 255 kernels now)
-gpgpu_ptx_sim_mode                     0 # Select between Performance (default) or Functional simulation (1)
-gpgpu_clock_domains 700.0:700.0:700.0:533.0 # Clock Domain Frequencies in MhZ {<Core Clock>:<ICNT Clock>:<L2 Clock>:<DRAM Clock>}
-gpgpu_max_concurrent_kernel                    8 # maximum kernels that can run concurrently on GPU
-gpgpu_cflog_interval                    0 # Interval between each snapshot in control flow logger
-visualizer_enabled                     0 # Turn on visualizer output (1=On, 0=Off)
-visualizer_outputfile                 NULL # Specifies the output log file for visualizer
-visualizer_zlevel                      6 # Compression level of the visualizer output log (0=no comp, 9=highest)
-trace_enabled                          0 # Turn on traces
-trace_components                    none # comma seperated list of traces to enable. Complete list found in trace_streams.tup. Default none
-trace_sampling_core                    0 # The core which is printed using CORE_DPRINTF. Default 0
-trace_sampling_memory_partition                   -1 # The memory partition which is printed using MEMPART_DPRINTF. Default -1 (i.e. all)
-enable_ptx_file_line_stats                    1 # Turn on PTX source line statistic profiling. (1 = On)
-ptx_line_stats_filename gpgpu_inst_stats.txt # Output file for PTX source line statistics.
-save_embedded_ptx                      0 # saves ptx files embedded in binary as <n>.ptx
-keep                                   0 # keep intermediate files created by GPGPU-Sim when interfacing with external programs
-gpgpu_ptx_save_converted_ptxplus                    0 # Saved converted ptxplus to a file
-ptx_opcode_latency_int         4,13,4,5,145 # Opcode latencies for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,19,25,145
-ptx_opcode_latency_fp          4,13,4,5,39 # Opcode latencies for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,30
-ptx_opcode_latency_dp         8,19,8,8,330 # Opcode latencies for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,335
-ptx_opcode_initiation_int            1,2,2,1,8 # Opcode initiation intervals for integers <ADD,MAX,MUL,MAD,DIV>Default 1,1,4,4,32
-ptx_opcode_initiation_fp            1,2,1,1,4 # Opcode initiation intervals for single precision floating points <ADD,MAX,MUL,MAD,DIV>Default 1,1,1,1,5
-ptx_opcode_initiation_dp         8,16,8,8,130 # Opcode initiation intervals for double precision floating points <ADD,MAX,MUL,MAD,DIV>Default 8,8,8,8,130
DRAM Timing Options:
nbk                                    16 # number of banks
CCD                                     2 # column to column delay
RRD                                     6 # minimal delay between activation of rows in different banks
RCD                                     6 # row to column delay
RAS                                     2 # time needed to activate row
RP                                      1 # time needed to precharge (deactivate) row
RC                                      1 # row cycle time
CDLR                                    5 # switching from write to read (changes tWTR)
WR                                     20 # last data-in to row precharge
CL                                      5 # CAS latency
WL                                      4 # Write latency
nbkgrp                                  4 # number of bank groups
CCDL                                    3 # column to column delay between accesses to different bank groups
RTPL                                    2 # read to precharge delay between accesses to different bank groups
Total number of memory sub partition = 12
addr_dec_mask[CHIP]  = 0000000000000000 	high:64 low:0
addr_dec_mask[BK]    = 000000000000e100 	high:16 low:8
addr_dec_mask[ROW]   = 000000000fff0000 	high:28 low:16
addr_dec_mask[COL]   = 0000000000001eff 	high:13 low:0
addr_dec_mask[BURST] = 000000000000003f 	high:6 low:0
sub_partition_id_mask = 0000000000000100
GPGPU-Sim uArch: clock freqs: 700000000.000000:700000000.000000:700000000.000000:533000000.000000
GPGPU-Sim uArch: clock periods: 0.00000000142857142857:0.00000000142857142857:0.00000000142857142857:0.00000000187617260788
*** Initializing Memory Statistics ***
GPGPU-Sim uArch: interconnect node map (shaderID+MemID to icntID)
GPGPU-Sim uArch: Memory nodes ID start from index: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
GPGPU-Sim uArch: interconnect node reverse map (icntID to shaderID+MemID)
GPGPU-Sim uArch: Memory nodes start from ID: 15
GPGPU-Sim uArch:    0   1   2   3   4
GPGPU-Sim uArch:    5   6   7   8   9
GPGPU-Sim uArch:   10  11  12  13  14
GPGPU-Sim uArch:   15  16  17  18  19
GPGPU-Sim uArch:   20  21  22  23  24
GPGPU-Sim uArch:   25  26
946d83661dcffab52d175729df4aea02  /home/bing/cu_learn/im2col/src/bin/main
GPGPU-Sim uArch: performance model initialization complete.
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 1, filename=/home/bing/cu_learn/im2col/src/col2im.cu
self exe links to: /home/bing/cu_learn/im2col/src/bin/main
Running md5sum using "md5sum /home/bing/cu_learn/im2col/src/bin/main "
Running cuobjdump using "$CUDA_INSTALL_PATH/bin/cuobjdump -ptx -elf -sass /home/bing/cu_learn/im2col/src/bin/main > _cuobjdump_complete_output_ByCUTr"
Parsing file _cuobjdump_complete_output_ByCUTr
######### cuobjdump parser ########
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_1.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/col2im.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_2.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/cuda_conv.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_3.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/fc.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_4.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/im2col.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_5.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/pooling.cu
## Adding new section ELF
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
## Adding new section PTX
Adding ptx filename: _cuobjdump_6.ptx
Adding arch: sm_20
Adding identifier: /home/bing/cu_learn/im2col/src/sigmoid.cu
Done parsing!!!
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401370, fat_cubin_handle = 1
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x040 (_1.ptx:79) @%p1 bra $Lt_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x0d0 (_1.ptx:99) @%p2 bra $Lt_0_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x0f0 (_1.ptx:104) bra.uni $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x100 (_1.ptx:108) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x120 (_1.ptx:112) @%p3 bra $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x140 (_1.ptx:117) bra.uni $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x150 (_1.ptx:122) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x178 (_1.ptx:127) @%p4 bra $Lt_0_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x250 (_1.ptx:157) @!%p5 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2e0 (_1.ptx:178) @%p6 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2e8 (_1.ptx:180) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x2f8 (_1.ptx:182) @%p7 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x300 (_1.ptx:183) bra.uni $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x310 (_1.ptx:188) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x330 (_1.ptx:192) @%p8 bra $Lt_0_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x338 (_1.ptx:195) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x380 (_1.ptx:227) @%p1 bra $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x410 (_1.ptx:247) @%p2 bra $Lt_1_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x430 (_1.ptx:252) bra.uni $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x440 (_1.ptx:256) div.s32 %r21, %r6, %r15;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x460 (_1.ptx:260) @%p3 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x480 (_1.ptx:265) bra.uni $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x490 (_1.ptx:270) mov.s32 %r27, %r26;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x4b8 (_1.ptx:275) @%p4 bra $Lt_1_9218;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x590 (_1.ptx:305) @!%p5 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x620 (_1.ptx:326) @%p6 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x628 (_1.ptx:328) add.s32 %r27, %r27, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x638 (_1.ptx:330) @%p7 bra $Lt_1_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x640 (_1.ptx:331) bra.uni $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x650 (_1.ptx:336) st.global.f64 [%rd5+0], %fd1;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x670 (_1.ptx:340) @%p8 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x678 (_1.ptx:343) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _1.ptx
Adding _cuobjdump_1.ptx with cubin handle 1
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_ELMcBv"
Running: cat _ptx_ELMcBv | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_r3Pxiz
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_r3Pxiz --output-file  /dev/null 2> _ptx_ELMcBvinfo"
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIdEviPKT_iiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_ELMcBv _ptx2_r3Pxiz _ptx_ELMcBvinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17col2im_gpu_kernelIfEviPKT_iiiiiiiiPS0_ : hostFun 0x0x401380, fat_cubin_handle = 1
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 2, filename=/home/bing/cu_learn/im2col/src/cuda_conv.cu
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 3, filename=/home/bing/cu_learn/im2col/src/fc.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z12BiasBackwardIfEviiPKT_PS0_ : hostFun 0x0x4043e0, fat_cubin_handle = 3
GPGPU-Sim PTX: instruction assembly for function '_Z13fc_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z13fc_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x718 (_3.ptx:84) @%p1 bra $Lt_0_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x738 (_3.ptx:88) @%p2 bra $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x830 (_3.ptx:122) @%p3 bra $Lt_0_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x838 (_3.ptx:126) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z13fc_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z13fc_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdw_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x8d8 (_3.ptx:163) @%p1 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x8f8 (_3.ptx:167) @%p2 bra $Lt_1_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x9f0 (_3.ptx:201) @%p3 bra $Lt_1_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x9f8 (_3.ptx:205) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdw_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdw_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z17convdx_gpu_kernelPfS_S_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'...
GPGPU-Sim PTX: reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xa98 (_3.ptx:242) @%p1 bra $Lt_2_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xab8 (_3.ptx:246) @%p2 bra $Lt_2_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xba8 (_3.ptx:279) @%p3 bra $Lt_2_3330;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xbb0 (_3.ptx:283) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17convdx_gpu_kernelPfS_S_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17convdx_gpu_kernelPfS_S_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z11BiasForwardIfEvPT_S1_iii'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'...
GPGPU-Sim PTX: reconvergence points for _Z11BiasForwardIfEvPT_S1_iii...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xc50 (_3.ptx:319) @%p1 bra $Lt_3_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xcc8 (_3.ptx:337) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11BiasForwardIfEvPT_S1_iii
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11BiasForwardIfEvPT_S1_iii'.
GPGPU-Sim PTX: instruction assembly for function '_Z12BiasBackwardIfEviiPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xd10 (_3.ptx:362) @%p1 bra $Lt_4_1282;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xde0 (_3.ptx:391) @%p2 bra $Lt_4_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0xde8 (_3.ptx:394) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12BiasBackwardIfEviiPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12BiasBackwardIfEviiPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _3.ptx
Adding _cuobjdump_3.ptx with cubin handle 3
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_e6TdSD"
Running: cat _ptx_e6TdSD | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_DdWTtI
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_DdWTtI --output-file  /dev/null 2> _ptx_e6TdSDinfo"
GPGPU-Sim PTX: Kernel '_Z12BiasBackwardIfEviiPKT_PS0_' : regs=13, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z11BiasForwardIfEvPT_S1_iii' : regs=8, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z17convdx_gpu_kernelPfS_S_iii' : regs=12, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z17convdw_gpu_kernelPfS_S_iii' : regs=15, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: Kernel '_Z13fc_gpu_kernelPfS_S_iii' : regs=14, lmem=0, smem=0, cmem=68
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_e6TdSD _ptx2_DdWTtI _ptx_e6TdSDinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11BiasForwardIfEvPT_S1_iii : hostFun 0x0x4043d0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdx_gpu_kernelPfS_S_iii : hostFun 0x0x402be0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z17convdw_gpu_kernelPfS_S_iii : hostFun 0x0x402cd0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFunction _Z13fc_gpu_kernelPfS_S_iii : hostFun 0x0x402dc0, fat_cubin_handle = 3
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 4, filename=/home/bing/cu_learn/im2col/src/im2col.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bb0, fat_cubin_handle = 4
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0xe30 (_4.ptx:78) @%p1 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0xee0 (_4.ptx:103) @!%p2 bra $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0xfd8 (_4.ptx:139) @!%p3 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0xff8 (_4.ptx:143) @%p4 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1008 (_4.ptx:145) @%p5 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1018 (_4.ptx:147) @%p6 bra $Lt_0_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1050 (_4.ptx:155) bra.uni $L_0_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1060 (_4.ptx:160) st.global.f32 [%rd12+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1080 (_4.ptx:164) @%p7 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1088 (_4.ptx:165) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x10b0 (_4.ptx:170) @%p8 bra $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10b8 (_4.ptx:172) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x10c8 (_4.ptx:174) @%p9 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x10d0 (_4.ptx:177) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1118 (_4.ptx:208) @%p1 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x11c8 (_4.ptx:233) @!%p2 bra $Lt_1_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x12c0 (_4.ptx:269) @!%p3 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x12e0 (_4.ptx:273) @%p4 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x12f0 (_4.ptx:275) @%p5 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1300 (_4.ptx:277) @%p6 bra $Lt_1_10242;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1338 (_4.ptx:285) bra.uni $L_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1348 (_4.ptx:290) st.global.f64 [%rd12+0], %fd1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1368 (_4.ptx:294) @%p7 bra $Lt_1_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1370 (_4.ptx:295) mul.lo.u64 %rd16, %rd10, %rd9;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x1398 (_4.ptx:300) @%p8 bra $Lt_1_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13a0 (_4.ptx:302) add.u32 %r6, %r6, %r11;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x13b0 (_4.ptx:304) @%p9 bra $Lt_1_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x13b8 (_4.ptx:307) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _4.ptx
Adding _cuobjdump_4.ptx with cubin handle 4
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_p6GZBN"
Running: cat _ptx_p6GZBN | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_L87gKS
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_L87gKS --output-file  /dev/null 2> _ptx_p6GZBNinfo"
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIdEviPKT_iiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: Kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' : regs=21, lmem=0, smem=0, cmem=88
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_p6GZBN _ptx2_L87gKS _ptx_p6GZBNinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ : hostFun 0x0x404bc0, fat_cubin_handle = 4
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 5, filename=/home/bing/cu_learn/im2col/src/pooling.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi : hostFun 0x0x405b60, fat_cubin_handle = 5
GPGPU-Sim PTX: instruction assembly for function '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'...
GPGPU-Sim PTX: reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1400 (_5.ptx:83) @%p1 bra $Lt_0_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x14a8 (_5.ptx:106) @%p2 bra $Lt_0_6658;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x14c8 (_5.ptx:111) bra.uni $Lt_0_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x14d8 (_5.ptx:115) rem.s32 %r24, %r6, %r17;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x14f0 (_5.ptx:118) @%p3 bra $Lt_0_7170;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1518 (_5.ptx:124) bra.uni $Lt_0_6914;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1528 (_5.ptx:129) mov.s32 %r30, %r23;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1550 (_5.ptx:134) @%p4 bra $Lt_0_10498;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1610 (_5.ptx:160) @!%p5 bra $Lt_0_8194;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x1678 (_5.ptx:175) @%p6 bra $Lt_0_8962;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1698 (_5.ptx:181) add.s32 %r51, %r51, 1;
GPGPU-Sim PTX:  9 (potential) branch divergence @  PC=0x16b0 (_5.ptx:184) @%p7 bra $Lt_0_8706;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16b8 (_5.ptx:186) add.s32 %r30, %r30, 1;
GPGPU-Sim PTX: 10 (potential) branch divergence @  PC=0x16c8 (_5.ptx:188) @%p8 bra $Lt_0_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX: 11 (potential) branch divergence @  PC=0x16d0 (_5.ptx:189) bra.uni $Lt_0_7426;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x16e0 (_5.ptx:194) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX: 12 (potential) branch divergence @  PC=0x1700 (_5.ptx:198) @%p9 bra $Lt_0_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1708 (_5.ptx:201) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'...
GPGPU-Sim PTX: reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1750 (_5.ptx:234) @%p1 bra $Lt_1_4098;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1828 (_5.ptx:264) @%p2 bra $Lt_1_7938;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x18f8 (_5.ptx:292) @!%p3 bra $Lt_1_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1950 (_5.ptx:305) @!%p4 bra $Lt_1_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1968 (_5.ptx:311) add.s32 %r46, %r46, 1;
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1980 (_5.ptx:314) @%p5 bra $Lt_1_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1988 (_5.ptx:316) add.s32 %r22, %r22, 1;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1998 (_5.ptx:318) @%p6 bra $Lt_1_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x19a0 (_5.ptx:319) bra.uni $Lt_1_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19b8 (_5.ptx:325) st.global.f32 [%rd5+0], %f1;
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x19e8 (_5.ptx:332) @%p7 bra $Lt_1_4610;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x19f0 (_5.ptx:335) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _5.ptx
Adding _cuobjdump_5.ptx with cubin handle 5
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_8gAKfY"
Running: cat _ptx_8gAKfY | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_yApAM3
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_yApAM3 --output-file  /dev/null 2> _ptx_8gAKfYinfo"
GPGPU-Sim PTX: Kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' : regs=22, lmem=0, smem=0, cmem=96
GPGPU-Sim PTX: Kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' : regs=23, lmem=0, smem=0, cmem=112
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_8gAKfY _ptx2_yApAM3 _ptx_8gAKfYinfo"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ : hostFun 0x0x405b50, fat_cubin_handle = 5
GPGPU-Sim PTX: __cudaRegisterFatBinary, fat_cubin_handle = 6, filename=/home/bing/cu_learn/im2col/src/sigmoid.cu
GPGPU-Sim PTX: __cudaRegisterFunction _Z14SigmoidForwardIfEviPKT_PS0_ : hostFun 0x0x406590, fat_cubin_handle = 6
GPGPU-Sim PTX: instruction assembly for function '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1a38 (_6.ptx:72) @%p1 bra $Lt_0_2050;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1a98 (_6.ptx:86) @!%p2 bra $Lt_0_3074;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1ab8 (_6.ptx:91) bra.uni $Lt_0_2818;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ac8 (_6.ptx:95) add.u64 %rd9, %rd2, %rd4;
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1af8 (_6.ptx:101) @%p3 bra $Lt_0_2562;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1b00 (_6.ptx:104) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z12ReLUBackwardIfEviPKT_S2_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z12ReLUBackwardIfEviPKT_S2_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z11ReLUForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1b48 (_6.ptx:128) @%p1 bra $Lt_1_1794;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1be0 (_6.ptx:150) @%p2 bra $Lt_1_2306;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1be8 (_6.ptx:153) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z11ReLUForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z11ReLUForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: instruction assembly for function '_Z14SigmoidForwardIfEviPKT_PS0_'...   done.
GPGPU-Sim PTX: finding reconvergence points for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate dominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: Finding immediate postdominators for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'...
GPGPU-Sim PTX: reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_...
GPGPU-Sim PTX:  1 (potential) branch divergence @  PC=0x1c30 (_6.ptx:178) @%p1 bra $Lt_2_4354;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX:  2 (potential) branch divergence @  PC=0x1cc0 (_6.ptx:199) @!%p2 bra $Lt_2_5378;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  3 (potential) branch divergence @  PC=0x1df0 (_6.ptx:248) @%p3 bra $Lt_2_5890;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  4 (potential) branch divergence @  PC=0x1e10 (_6.ptx:253) bra.uni $Lt_2_5634;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e88 (_6.ptx:275) mov.f64 %fd42, 0d3ff0000000000000;// 1
GPGPU-Sim PTX:  5 (potential) branch divergence @  PC=0x1e28 (_6.ptx:257) @%p4 bra $Lt_2_6402;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  6 (potential) branch divergence @  PC=0x1e40 (_6.ptx:261) bra.uni $Lt_2_6146;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1e50 (_6.ptx:266) mov.s32 %r18, 0;
GPGPU-Sim PTX:  7 (potential) branch divergence @  PC=0x1f08 (_6.ptx:291) bra.uni $Lt_2_5122;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x1ff0 (_6.ptx:329) mov.f64 %fd73, 0d3fe0000000000000;// 0.5
GPGPU-Sim PTX:  8 (potential) branch divergence @  PC=0x2038 (_6.ptx:338) @%p6 bra $Lt_2_4866;
GPGPU-Sim PTX:    immediate post dominator      @  PC=0x2040 (_6.ptx:341) exit;
GPGPU-Sim PTX: ... end of reconvergence points for _Z14SigmoidForwardIfEviPKT_PS0_
GPGPU-Sim PTX: ... done pre-decoding instructions for '_Z14SigmoidForwardIfEviPKT_PS0_'.
GPGPU-Sim PTX: finished parsing EMBEDDED .ptx file _6.ptx
Adding _cuobjdump_6.ptx with cubin handle 6
GPGPU-Sim PTX: extracting embedded .ptx to temporary file "_ptx_ebwRM9"
Running: cat _ptx_ebwRM9 | sed 's/.version 1.5/.version 1.4/' | sed 's/, texmode_independent//' | sed 's/\(\.extern \.const\[1\] .b8 \w\+\)\[\]/\1\[1\]/' | sed 's/const\[.\]/const\[0\]/g' > _ptx2_zxncNf
GPGPU-Sim PTX: generating ptxinfo using "$CUDA_INSTALL_PATH/bin/ptxas --gpu-name=sm_20 -v _ptx2_zxncNf --output-file  /dev/null 2> _ptx_ebwRM9info"
GPGPU-Sim PTX: Kernel '_Z14SigmoidForwardIfEviPKT_PS0_' : regs=26, lmem=0, smem=0, cmem=60
GPGPU-Sim PTX: Kernel '_Z11ReLUForwardIfEviPKT_PS0_' : regs=10, lmem=0, smem=0, cmem=56
GPGPU-Sim PTX: Kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' : regs=9, lmem=0, smem=0, cmem=64
GPGPU-Sim PTX: removing ptxinfo using "rm -f _ptx_ebwRM9 _ptx2_zxncNf _ptx_ebwRM9info"
GPGPU-Sim PTX: loading globals with explicit initializers... 
GPGPU-Sim PTX: finished loading globals (0 bytes total).
GPGPU-Sim PTX: loading constants with explicit initializers...  done.
GPGPU-Sim PTX: __cudaRegisterFunction _Z11ReLUForwardIfEviPKT_PS0_ : hostFun 0x0x406510, fat_cubin_handle = 6
GPGPU-Sim PTX: __cudaRegisterFunction _Z12ReLUBackwardIfEviPKT_S2_PS0_ : hostFun 0x0x406480, fat_cubin_handle = 6

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: Shader 2 bind to kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,0)
GPGPU-Sim uArch: cycles simulated: 500  inst.: 2048 (ipc= 4.1) sim_rate=2048 (inst/sec) elapsed = 0:0:00:01 / Sat Jul 28 12:18:06 2018
GPGPU-Sim PTX: 100000 instructions simulated : ctaid=(0,0,0) tid=(383,0,0)
GPGPU-Sim uArch: cycles simulated: 4500  inst.: 139264 (ipc=30.9) sim_rate=69632 (inst/sec) elapsed = 0:0:00:02 / Sat Jul 28 12:18:07 2018
GPGPU-Sim PTX: 200000 instructions simulated : ctaid=(0,0,0) tid=(479,0,0)
GPGPU-Sim PTX: 300000 instructions simulated : ctaid=(0,0,0) tid=(447,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6898,0), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9153,0), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 1 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 1.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 1 
gpu_sim_cycle = 9154
gpu_sim_insn = 314944
gpu_ipc =      34.4051
gpu_tot_sim_cycle = 9154
gpu_tot_sim_insn = 314944
gpu_tot_ipc =      34.4051
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 0
gpu_stall_icnt2sh    = 0
gpu_total_sim_rate=157472

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 6712
	L1I_total_cache_misses = 166
	L1I_total_cache_miss_rate = 0.0247
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[1]: Access = 1227, Miss = 423, Miss_rate = 0.345, Pending_hits = 13, Reservation_fails = 0
	L1D_cache_core[2]: Access = 150, Miss = 57, Miss_rate = 0.380, Pending_hits = 2, Reservation_fails = 0
	L1D_cache_core[3]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[4]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[5]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[6]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[7]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[8]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[9]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[10]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[11]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[12]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[13]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_cache_core[14]: Access = 0, Miss = 0, Miss_rate = -nan, Pending_hits = 0, Reservation_fails = 0
	L1D_total_cache_accesses = 1377
	L1D_total_cache_misses = 480
	L1D_total_cache_miss_rate = 0.3486
	L1D_total_cache_pending_hits = 15
	L1D_total_cache_reservation_fails = 0
	L1D_cache_data_port_util = 0.055
	L1D_cache_fill_port_util = 0.002
L1C_cache:
	L1C_total_cache_accesses = 194
	L1C_total_cache_misses = 32
	L1C_total_cache_miss_rate = 0.1649
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 882
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 15
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 30
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 162
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 32
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 6546
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 166
Shader 0 warp_id issue ditsribution:
warp_id:

distro:

gpgpu_n_tot_thrd_icount = 377728
gpgpu_n_tot_w_icount = 11804
gpgpu_n_stall_shd_mem = 477
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 30
gpgpu_n_mem_write_global = 450
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 2
gpgpu_n_load_insn  = 14400
gpgpu_n_store_insn = 14400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 6208
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 477
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:367	W0_Idle:8750	W0_Scoreboard:11211	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:0	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:11804
traffic_breakdown_coretomem[CONST_ACC_R] = 16 {8:2,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 240 {8:30,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 61200 {136:450,}
traffic_breakdown_coretomem[INST_ACC_R] = 112 {8:14,}
traffic_breakdown_memtocore[CONST_ACC_R] = 144 {72:2,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4080 {136:30,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 3600 {8:450,}
traffic_breakdown_memtocore[INST_ACC_R] = 1904 {136:14,}
maxmrqlatency = 82 
maxdqlatency = 0 
maxmflatency = 354 
averagemflatency = 267 
max_icnt2mem_latency = 41 
max_icnt2sh_latency = 9153 
mrq_lat_table:328 	38 	306 	89 	125 	39 	8 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	5 	477 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	330 	157 	9 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	14 	4 	7 	7 	0 	0 	0 	0 	105 	332 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1 	13 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0         0         0         0      3004      3233      2668      2640         0         0         0         0         0         0         0         0 
dram[1]:       233         0         0         0      3016      3238      2673      2643         0         0         0         0         0         0         0         0 
dram[2]:       518         0         0         0      3040      2920      2618      2652         0         0         0         0         0         0         0         0 
dram[3]:      1625         0         0         0      2987      2974      2622      2648         0         0         0         0         0         0         0         0 
dram[4]:      1105         0         0         0      2903      2992      3863      2652         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0      3214      2945      2636      2664         0         0         0         0         0         0         0         0 
average row accesses per activate:
dram[0]:       inf      -nan      -nan      -nan 20.000000 20.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[1]:  1.000000      -nan      -nan      -nan 20.000000 20.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[2]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
dram[5]:      -nan      -nan      -nan      -nan 20.000000 24.000000 55.000000 54.000000      -nan      -nan      -nan      -nan      -nan      -nan      -nan      -nan 
average row locality = 933/28 = 33.321430
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         0         0         0        10        10        30        28         0         0         0         0         0         0         0         0 
dram[1]:         1         0         0         0        10        10        30        28         0         0         0         0         0         0         0         0 
dram[2]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[3]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[4]:         2         0         0         0        10        12        30        28         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        29        28         0         0         0         0         0         0         0         0 
total reads: 483
min_bank_accesses = 0!
chip skew: 82/79 = 1.04
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:        530    none      none      none         134       135       139       138    none      none      none      none      none      none      none      none  
dram[1]:          0    none      none      none         140       141       139       141    none      none      none      none      none      none      none      none  
dram[2]:          0    none      none      none         133       131       143       138    none      none      none      none      none      none      none      none  
dram[3]:          0    none      none      none         133       135       142       140    none      none      none      none      none      none      none      none  
dram[4]:          0    none      none      none         135       135       138       140    none      none      none      none      none      none      none      none  
dram[5]:     none      none      none      none         131       132       140       139    none      none      none      none      none      none      none      none  
maximum mf latency per bank:
dram[0]:        266         0         0         0       291       294       340       321         0         0         0         0         0         0         0         0
dram[1]:          0         0         0         0       349       354       341       331         0         0         0         0         0         0         0         0
dram[2]:          0         0         0         0       302       284       308       327         0         0         0         0         0         0         0         0
dram[3]:          0         0         0         0       287       307       304       334         0         0         0         0         0         0         0         0
dram[4]:          0         0         0         0       288       287       297       332         0         0         0         0         0         0         0         0
dram[5]:          0         0         0         0       284       284       308       335         0         0         0         0         0         0         0         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6970 n_nop=6659 n_act=5 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.0878
n_activity=1591 dram_eff=0.3847
bk0: 2a 6960i bk1: 0a 6971i bk2: 0a 6972i bk3: 0a 6973i bk4: 20a 6745i bk5: 20a 6759i bk6: 60a 6346i bk7: 56a 6379i bk8: 0a 6966i bk9: 0a 6968i bk10: 0a 6969i bk11: 0a 6969i bk12: 0a 6969i bk13: 0a 6969i bk14: 0a 6970i bk15: 0a 6970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.120373
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6970 n_nop=6659 n_act=5 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.0878
n_activity=1624 dram_eff=0.3768
bk0: 2a 6961i bk1: 0a 6972i bk2: 0a 6973i bk3: 0a 6973i bk4: 20a 6772i bk5: 20a 6760i bk6: 60a 6360i bk7: 56a 6396i bk8: 0a 6966i bk9: 0a 6967i bk10: 0a 6968i bk11: 0a 6968i bk12: 0a 6968i bk13: 0a 6969i bk14: 0a 6970i bk15: 0a 6971i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=6 avg=0.194261
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6970 n_nop=6649 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.09067
n_activity=1678 dram_eff=0.3766
bk0: 4a 6957i bk1: 0a 6971i bk2: 0a 6972i bk3: 0a 6973i bk4: 20a 6779i bk5: 24a 6749i bk6: 60a 6356i bk7: 56a 6368i bk8: 0a 6966i bk9: 0a 6967i bk10: 0a 6969i bk11: 0a 6970i bk12: 0a 6970i bk13: 0a 6970i bk14: 0a 6970i bk15: 0a 6970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0994261
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x8000df80, atomic=0 1 entries : 0x7ff9946cbd40 :  mf: uid=  8733, sid01:w15, part=3, addr=0x8000df80, load , size=128, unknown  status = IN_PARTITION_DRAM (9153), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6970 n_nop=6650 n_act=5 n_pre=0 n_req=158 n_rd=163 n_write=152 bw_util=0.09039
n_activity=1648 dram_eff=0.3823
bk0: 4a 6956i bk1: 0a 6970i bk2: 0a 6972i bk3: 0a 6973i bk4: 20a 6773i bk5: 24a 6723i bk6: 59a 6353i bk7: 56a 6346i bk8: 0a 6968i bk9: 0a 6968i bk10: 0a 6969i bk11: 0a 6970i bk12: 0a 6970i bk13: 0a 6970i bk14: 0a 6970i bk15: 0a 6970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.119512
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6970 n_nop=6649 n_act=5 n_pre=0 n_req=158 n_rd=164 n_write=152 bw_util=0.09067
n_activity=1671 dram_eff=0.3782
bk0: 4a 6957i bk1: 0a 6971i bk2: 0a 6971i bk3: 0a 6973i bk4: 20a 6759i bk5: 24a 6710i bk6: 60a 6416i bk7: 56a 6390i bk8: 0a 6966i bk9: 0a 6967i bk10: 0a 6969i bk11: 0a 6969i bk12: 0a 6969i bk13: 0a 6970i bk14: 0a 6970i bk15: 0a 6970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.127834
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=6970 n_nop=6660 n_act=4 n_pre=0 n_req=153 n_rd=158 n_write=148 bw_util=0.0878
n_activity=1621 dram_eff=0.3775
bk0: 0a 6971i bk1: 0a 6972i bk2: 0a 6973i bk3: 0a 6973i bk4: 20a 6773i bk5: 24a 6731i bk6: 58a 6422i bk7: 56a 6369i bk8: 0a 6966i bk9: 0a 6967i bk10: 0a 6969i bk11: 0a 6969i bk12: 0a 6969i bk13: 0a 6970i bk14: 0a 6970i bk15: 0a 6970i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=4 avg=0.0938307

========= L2 cache stats =========
L2_cache_bank[0]: Access = 42, Miss = 41, Miss_rate = 0.976, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[1]: Access = 38, Miss = 38, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[2]: Access = 42, Miss = 41, Miss_rate = 0.976, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[3]: Access = 38, Miss = 38, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[4]: Access = 46, Miss = 42, Miss_rate = 0.913, Pending_hits = 3, Reservation_fails = 0
L2_cache_bank[5]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[6]: Access = 46, Miss = 42, Miss_rate = 0.913, Pending_hits = 2, Reservation_fails = 0
L2_cache_bank[7]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[8]: Access = 45, Miss = 42, Miss_rate = 0.933, Pending_hits = 1, Reservation_fails = 0
L2_cache_bank[9]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[10]: Access = 39, Miss = 39, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_cache_bank[11]: Access = 40, Miss = 40, Miss_rate = 1.000, Pending_hits = 0, Reservation_fails = 0
L2_total_cache_accesses = 496
L2_total_cache_misses = 483
L2_total_cache_miss_rate = 0.9738
L2_total_cache_pending_hits = 8
L2_total_cache_reservation_fails = 0
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 4
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 1
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 6
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 7
L2_cache_data_port_util = 0.000
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=676
icnt_total_pkts_simt_to_mem=2296
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.82863
	minimum = 6
	maximum = 76
Network latency average = 9.20464
	minimum = 6
	maximum = 76
Slowest packet = 69
Flit latency average = 7.85363
	minimum = 6
	maximum = 72
Slowest flit = 193
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00401363
	minimum = 0 (at node 0)
	maximum = 0.0470832 (at node 1)
Accepted packet rate average = 0.00401363
	minimum = 0 (at node 0)
	maximum = 0.0470832 (at node 1)
Injected flit rate average = 0.0120247
	minimum = 0 (at node 0)
	maximum = 0.22187 (at node 1)
Accepted flit rate average= 0.0120247
	minimum = 0 (at node 0)
	maximum = 0.0604107 (at node 1)
Injected packet length average = 2.99597
Accepted packet length average = 2.99597
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 9.82863 (1 samples)
	minimum = 6 (1 samples)
	maximum = 76 (1 samples)
Network latency average = 9.20464 (1 samples)
	minimum = 6 (1 samples)
	maximum = 76 (1 samples)
Flit latency average = 7.85363 (1 samples)
	minimum = 6 (1 samples)
	maximum = 72 (1 samples)
Fragmentation average = 0 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0 (1 samples)
Injected packet rate average = 0.00401363 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0470832 (1 samples)
Accepted packet rate average = 0.00401363 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0470832 (1 samples)
Injected flit rate average = 0.0120247 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.22187 (1 samples)
Accepted flit rate average = 0.0120247 (1 samples)
	minimum = 0 (1 samples)
	maximum = 0.0604107 (1 samples)
Injected packet size average = 2.99597 (1 samples)
Accepted packet size average = 2.99597 (1 samples)
Hops average = 1 (1 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 2 sec (2 sec)
gpgpu_simulation_rate = 157472 (inst/sec)
gpgpu_simulation_rate = 4577 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 3 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 4 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 5 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 6 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 7 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 8 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 9 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 10 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 11 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 12 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 13 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 14 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 0 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 1 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: Shader 2 bind to kernel 2 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,9154)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,9154)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,9154)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,9154)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,9154)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,9154)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,9154)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,9154)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,9154)
GPGPU-Sim PTX: 400000 instructions simulated : ctaid=(0,10,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 9654  inst.: 397984 (ipc=166.1) sim_rate=132661 (inst/sec) elapsed = 0:0:00:03 / Sat Jul 28 12:18:08 2018
GPGPU-Sim PTX: 500000 instructions simulated : ctaid=(1,38,0) tid=(7,3,0)
GPGPU-Sim PTX: 600000 instructions simulated : ctaid=(0,39,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 10654  inst.: 609920 (ipc=196.7) sim_rate=152480 (inst/sec) elapsed = 0:0:00:04 / Sat Jul 28 12:18:09 2018
GPGPU-Sim PTX: 700000 instructions simulated : ctaid=(2,7,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 11654  inst.: 679792 (ipc=145.9) sim_rate=135958 (inst/sec) elapsed = 0:0:00:05 / Sat Jul 28 12:18:10 2018
GPGPU-Sim PTX: 800000 instructions simulated : ctaid=(1,22,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 12654  inst.: 780784 (ipc=133.1) sim_rate=130130 (inst/sec) elapsed = 0:0:00:06 / Sat Jul 28 12:18:11 2018
GPGPU-Sim PTX: 900000 instructions simulated : ctaid=(1,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 13654  inst.: 883328 (ipc=126.3) sim_rate=126189 (inst/sec) elapsed = 0:0:00:07 / Sat Jul 28 12:18:12 2018
GPGPU-Sim PTX: 1000000 instructions simulated : ctaid=(1,19,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 14654  inst.: 988288 (ipc=122.4) sim_rate=123536 (inst/sec) elapsed = 0:0:00:08 / Sat Jul 28 12:18:13 2018
GPGPU-Sim PTX: 1100000 instructions simulated : ctaid=(1,11,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 15654  inst.: 1099040 (ipc=120.6) sim_rate=122115 (inst/sec) elapsed = 0:0:00:09 / Sat Jul 28 12:18:14 2018
GPGPU-Sim PTX: 1200000 instructions simulated : ctaid=(0,28,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 16654  inst.: 1205376 (ipc=118.7) sim_rate=120537 (inst/sec) elapsed = 0:0:00:10 / Sat Jul 28 12:18:15 2018
GPGPU-Sim PTX: 1300000 instructions simulated : ctaid=(2,1,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 17654  inst.: 1309200 (ipc=117.0) sim_rate=119018 (inst/sec) elapsed = 0:0:00:11 / Sat Jul 28 12:18:16 2018
GPGPU-Sim PTX: 1400000 instructions simulated : ctaid=(0,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 18154  inst.: 1362784 (ipc=116.4) sim_rate=113565 (inst/sec) elapsed = 0:0:00:12 / Sat Jul 28 12:18:17 2018
GPGPU-Sim PTX: 1500000 instructions simulated : ctaid=(2,26,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 19154  inst.: 1467760 (ipc=115.3) sim_rate=112904 (inst/sec) elapsed = 0:0:00:13 / Sat Jul 28 12:18:18 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10057,9154), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(10058,9154)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (10176,9154), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(10177,9154)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10277,9154), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10278,9154)
GPGPU-Sim PTX: 1600000 instructions simulated : ctaid=(2,9,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 13 finished CTA #1 (10494,9154), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(10495,9154)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10600,9154), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10601,9154)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (10746,9154), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(10747,9154)
GPGPU-Sim uArch: cycles simulated: 20154  inst.: 1581968 (ipc=115.2) sim_rate=112997 (inst/sec) elapsed = 0:0:00:14 / Sat Jul 28 12:18:19 2018
GPGPU-Sim uArch: Shader 12 finished CTA #1 (11175,9154), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(11176,9154)
GPGPU-Sim PTX: 1700000 instructions simulated : ctaid=(2,13,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11414,9154), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11415,9154)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (11622,9154), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(11623,9154)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (11687,9154), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(11688,9154)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (11715,9154), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(11716,9154)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (11767,9154), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(11768,9154)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (11827,9154), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(11828,9154)
GPGPU-Sim uArch: cycles simulated: 21154  inst.: 1703632 (ipc=115.7) sim_rate=113575 (inst/sec) elapsed = 0:0:00:15 / Sat Jul 28 12:18:20 2018
GPGPU-Sim PTX: 1800000 instructions simulated : ctaid=(0,25,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (12194,9154), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(12195,9154)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (12288,9154), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(12289,9154)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (12298,9154), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(12299,9154)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12345,9154), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12346,9154)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12363,9154), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12364,9154)
GPGPU-Sim uArch: cycles simulated: 21654  inst.: 1771072 (ipc=116.5) sim_rate=110692 (inst/sec) elapsed = 0:0:00:16 / Sat Jul 28 12:18:21 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12591,9154), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12592,9154)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (12642,9154), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(12643,9154)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (12649,9154), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(12650,9154)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (12684,9154), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(12685,9154)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12712,9154), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12713,9154)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (12739,9154), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(12740,9154)
GPGPU-Sim PTX: 1900000 instructions simulated : ctaid=(2,26,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 11 finished CTA #1 (12933,9154), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(12934,9154)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (13059,9154), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(13060,9154)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (13079,9154), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(13080,9154)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (13155,9154), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(13156,9154)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13186,9154), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13187,9154)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (13316,9154), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(13317,9154)
GPGPU-Sim uArch: cycles simulated: 22654  inst.: 1913552 (ipc=118.4) sim_rate=112561 (inst/sec) elapsed = 0:0:00:17 / Sat Jul 28 12:18:22 2018
GPGPU-Sim PTX: 2000000 instructions simulated : ctaid=(2,16,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13526,9154), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13527,9154)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13547,9154), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13548,9154)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (13724,9154), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(13725,9154)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (13732,9154), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(13733,9154)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (13802,9154), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(13803,9154)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (13932,9154), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(13933,9154)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13964,9154), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13965,9154)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (13965,9154), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(13966,9154)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (14102,9154), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(14103,9154)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (14169,9154), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(14170,9154)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (14178,9154), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(14179,9154)
GPGPU-Sim PTX: 2100000 instructions simulated : ctaid=(1,53,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (14276,9154), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(14277,9154)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (14344,9154), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(14345,9154)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (14393,9154), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(14394,9154)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (14457,9154), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(14458,9154)
GPGPU-Sim uArch: cycles simulated: 23654  inst.: 2058176 (ipc=120.2) sim_rate=114343 (inst/sec) elapsed = 0:0:00:18 / Sat Jul 28 12:18:23 2018
GPGPU-Sim uArch: Shader 13 finished CTA #4 (14541,9154), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(14542,9154)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (14619,9154), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(14620,9154)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (14700,9154), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(14701,9154)
GPGPU-Sim uArch: Shader 11 finished CTA #2 (14716,9154), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(14717,9154)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (14768,9154), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(14769,9154)
GPGPU-Sim uArch: Shader 9 finished CTA #2 (14780,9154), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(14781,9154)
GPGPU-Sim PTX: 2200000 instructions simulated : ctaid=(1,37,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 11 finished CTA #3 (14949,9154), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(14950,9154)
GPGPU-Sim uArch: cycles simulated: 24154  inst.: 2135328 (ipc=121.4) sim_rate=112385 (inst/sec) elapsed = 0:0:00:19 / Sat Jul 28 12:18:24 2018
GPGPU-Sim uArch: Shader 14 finished CTA #6 (15186,9154), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(15187,9154)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (15311,9154), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(15312,9154)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (15386,9154), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(15387,9154)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (15434,9154), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(15435,9154)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (15479,9154), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(15480,9154)
GPGPU-Sim PTX: 2300000 instructions simulated : ctaid=(0,20,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 13 finished CTA #5 (15561,9154), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(15562,9154)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (15656,9154), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(15657,9154)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (15691,9154), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(15692,9154)
GPGPU-Sim uArch: Shader 11 finished CTA #4 (15693,9154), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(15694,9154)
GPGPU-Sim uArch: Shader 8 finished CTA #4 (15704,9154), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(15705,9154)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (15812,9154), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(15813,9154)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (15820,9154), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(15821,9154)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (15964,9154), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(15965,9154)
GPGPU-Sim uArch: cycles simulated: 25154  inst.: 2285440 (ipc=123.2) sim_rate=114272 (inst/sec) elapsed = 0:0:00:20 / Sat Jul 28 12:18:25 2018
GPGPU-Sim uArch: Shader 4 finished CTA #2 (16052,9154), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(16053,9154)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (16139,9154), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(16140,9154)
GPGPU-Sim PTX: 2400000 instructions simulated : ctaid=(0,38,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (16237,9154), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(16238,9154)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (16288,9154), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(16289,9154)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (16290,9154), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(16291,9154)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (16342,9154), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(16343,9154)
GPGPU-Sim uArch: Shader 13 finished CTA #6 (16348,9154), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(16349,9154)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (16443,9154), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(16444,9154)
GPGPU-Sim PTX: 2500000 instructions simulated : ctaid=(2,31,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 8 finished CTA #5 (16900,9154), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(16901,9154)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (16959,9154), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(16960,9154)
GPGPU-Sim uArch: cycles simulated: 26154  inst.: 2438960 (ipc=124.9) sim_rate=116140 (inst/sec) elapsed = 0:0:00:21 / Sat Jul 28 12:18:26 2018
GPGPU-Sim uArch: Shader 11 finished CTA #5 (17130,9154), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(17131,9154)
GPGPU-Sim uArch: Shader 14 finished CTA #7 (17265,9154), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(17266,9154)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (17285,9154), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(17286,9154)
GPGPU-Sim uArch: Shader 12 finished CTA #7 (17338,9154), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(17339,9154)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (17438,9154), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(17439,9154)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (17446,9154), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(17447,9154)
GPGPU-Sim PTX: 2600000 instructions simulated : ctaid=(1,48,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #6 (17494,9154), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(17495,9154)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (17497,9154), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(17498,9154)
GPGPU-Sim uArch: cycles simulated: 26654  inst.: 2514256 (ipc=125.7) sim_rate=114284 (inst/sec) elapsed = 0:0:00:22 / Sat Jul 28 12:18:27 2018
GPGPU-Sim uArch: Shader 5 finished CTA #6 (17535,9154), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(17536,9154)
GPGPU-Sim uArch: Shader 8 finished CTA #6 (17600,9154), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(17601,9154)
GPGPU-Sim uArch: Shader 1 finished CTA #4 (17879,9154), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(17880,9154)
GPGPU-Sim uArch: Shader 10 finished CTA #5 (17881,9154), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(17882,9154)
GPGPU-Sim uArch: Shader 6 finished CTA #4 (17975,9154), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(17976,9154)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (18013,9154), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(18014,9154)
GPGPU-Sim PTX: 2700000 instructions simulated : ctaid=(2,62,0) tid=(3,3,0)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (18323,9154), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(18324,9154)
GPGPU-Sim uArch: Shader 6 finished CTA #6 (18341,9154), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(18342,9154)
GPGPU-Sim uArch: Shader 13 finished CTA #7 (18370,9154), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(18371,9154)
GPGPU-Sim uArch: cycles simulated: 27654  inst.: 2665120 (ipc=127.0) sim_rate=115874 (inst/sec) elapsed = 0:0:00:23 / Sat Jul 28 12:18:28 2018
GPGPU-Sim uArch: Shader 3 finished CTA #4 (18576,9154), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(18577,9154)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (18760,9154), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(18761,9154)
GPGPU-Sim PTX: 2800000 instructions simulated : ctaid=(1,49,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (18802,9154), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(18803,9154)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (19084,9154), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(19085,9154)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (19113,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (19191,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (19254,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19258,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (19296,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19321,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (19380,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (19457,9154), 6 CTAs running
GPGPU-Sim PTX: 2900000 instructions simulated : ctaid=(0,65,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #7 (19490,9154), 7 CTAs running
GPGPU-Sim uArch: cycles simulated: 28654  inst.: 2809424 (ipc=127.9) sim_rate=117059 (inst/sec) elapsed = 0:0:00:24 / Sat Jul 28 12:18:29 2018
GPGPU-Sim uArch: Shader 1 finished CTA #5 (19555,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (19660,9154), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (19765,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (19766,9154), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19815,9154), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19817,9154), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (19945,9154), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (19954,9154), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 29154  inst.: 2883024 (ipc=128.4) sim_rate=115320 (inst/sec) elapsed = 0:0:00:25 / Sat Jul 28 12:18:30 2018
GPGPU-Sim uArch: Shader 9 finished CTA #1 (20106,9154), 6 CTAs running
GPGPU-Sim PTX: 3000000 instructions simulated : ctaid=(0,60,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 0 finished CTA #7 (20190,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (20200,9154), 5 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (20289,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (20378,9154), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (20394,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20478,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (20524,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20526,9154), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (20535,9154), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (20743,9154), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (20777,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (20802,9154), 5 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (20821,9154), 6 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (20863,9154), 5 CTAs running
GPGPU-Sim PTX: 3100000 instructions simulated : ctaid=(0,49,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (20945,9154), 6 CTAs running
GPGPU-Sim uArch: cycles simulated: 30154  inst.: 3013040 (ipc=128.5) sim_rate=115886 (inst/sec) elapsed = 0:0:00:26 / Sat Jul 28 12:18:31 2018
GPGPU-Sim uArch: Shader 0 finished CTA #1 (21082,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (21222,9154), 5 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #6 (21251,9154), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (21255,9154), 5 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (21313,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (21427,9154), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (21528,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (21652,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 3200000 instructions simulated : ctaid=(1,66,0) tid=(7,1,0)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (21785,9154), 6 CTAs running
GPGPU-Sim uArch: cycles simulated: 31154  inst.: 3144848 (ipc=128.6) sim_rate=116475 (inst/sec) elapsed = 0:0:00:27 / Sat Jul 28 12:18:32 2018
GPGPU-Sim uArch: Shader 10 finished CTA #1 (22044,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22055,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (22126,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (22142,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22162,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22223,9154), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (22275,9154), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #7 (22336,9154), 5 CTAs running
GPGPU-Sim PTX: 3300000 instructions simulated : ctaid=(0,53,0) tid=(7,7,0)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (22467,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (22624,9154), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (22704,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (22713,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (22721,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (22728,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (22740,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (22830,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #3 (22958,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22963,9154), 6 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (22976,9154), 5 CTAs running
GPGPU-Sim uArch: cycles simulated: 32154  inst.: 3274960 (ipc=128.7) sim_rate=116962 (inst/sec) elapsed = 0:0:00:28 / Sat Jul 28 12:18:33 2018
GPGPU-Sim uArch: Shader 1 finished CTA #1 (23025,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (23152,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (23178,9154), 4 CTAs running
GPGPU-Sim PTX: 3400000 instructions simulated : ctaid=(0,66,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (23256,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23406,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (23406,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (23465,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (23478,9154), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (23482,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23499,9154), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (23499,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #4 (23500,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (23543,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23553,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (23594,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #4 (23624,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (23652,9154), 5 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (23666,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (23717,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (23914,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (23989,9154), 1 CTAs running
GPGPU-Sim uArch: cycles simulated: 33154  inst.: 3394192 (ipc=128.3) sim_rate=117041 (inst/sec) elapsed = 0:0:00:29 / Sat Jul 28 12:18:34 2018
GPGPU-Sim uArch: Shader 1 finished CTA #4 (24061,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #5 (24066,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #4 (24067,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (24069,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (24081,9154), 3 CTAs running
GPGPU-Sim PTX: 3500000 instructions simulated : ctaid=(2,71,0) tid=(3,7,0)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (24118,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #6 (24169,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (24180,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (24184,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (24240,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (24290,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #1 (24314,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (24325,9154), 4 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (24345,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #2 (24445,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (24453,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (24482,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (24506,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (24515,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #5 (24547,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #5 (24594,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #3 (24641,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (24665,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (24672,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (24676,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (24699,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (24756,9154), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (24848,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (24950,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (24963,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (24974,9154), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (25013,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (25033,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #6 (25058,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #4 (25085,9154), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (25221,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #7 (25396,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #5 (25497,9154), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 2 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 5.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 2 
gpu_sim_cycle = 25498
gpu_sim_insn = 3147264
gpu_ipc =     123.4318
gpu_tot_sim_cycle = 34652
gpu_tot_sim_insn = 3462208
gpu_tot_ipc =      99.9137
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 3287
gpu_stall_icnt2sh    = 21354
gpu_total_sim_rate=119386

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 71446
	L1I_total_cache_misses = 964
	L1I_total_cache_miss_rate = 0.0135
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4484, Miss = 2236, Miss_rate = 0.499, Pending_hits = 37, Reservation_fails = 15192
	L1D_cache_core[1]: Access = 6117, Miss = 2836, Miss_rate = 0.464, Pending_hits = 55, Reservation_fails = 17547
	L1D_cache_core[2]: Access = 5146, Miss = 2365, Miss_rate = 0.460, Pending_hits = 56, Reservation_fails = 16153
	L1D_cache_core[3]: Access = 4920, Miss = 2504, Miss_rate = 0.509, Pending_hits = 68, Reservation_fails = 18174
	L1D_cache_core[4]: Access = 5232, Miss = 2618, Miss_rate = 0.500, Pending_hits = 76, Reservation_fails = 18362
	L1D_cache_core[5]: Access = 5402, Miss = 2653, Miss_rate = 0.491, Pending_hits = 78, Reservation_fails = 18058
	L1D_cache_core[6]: Access = 5604, Miss = 2918, Miss_rate = 0.521, Pending_hits = 94, Reservation_fails = 17533
	L1D_cache_core[7]: Access = 5200, Miss = 2780, Miss_rate = 0.535, Pending_hits = 70, Reservation_fails = 17485
	L1D_cache_core[8]: Access = 5360, Miss = 2763, Miss_rate = 0.515, Pending_hits = 96, Reservation_fails = 16806
	L1D_cache_core[9]: Access = 5200, Miss = 2647, Miss_rate = 0.509, Pending_hits = 79, Reservation_fails = 17233
	L1D_cache_core[10]: Access = 5168, Miss = 2566, Miss_rate = 0.497, Pending_hits = 50, Reservation_fails = 16712
	L1D_cache_core[11]: Access = 5424, Miss = 2735, Miss_rate = 0.504, Pending_hits = 78, Reservation_fails = 17324
	L1D_cache_core[12]: Access = 5914, Miss = 2542, Miss_rate = 0.430, Pending_hits = 102, Reservation_fails = 15717
	L1D_cache_core[13]: Access = 6012, Miss = 2646, Miss_rate = 0.440, Pending_hits = 91, Reservation_fails = 17518
	L1D_cache_core[14]: Access = 5754, Miss = 2479, Miss_rate = 0.431, Pending_hits = 90, Reservation_fails = 16697
	L1D_total_cache_accesses = 80937
	L1D_total_cache_misses = 39288
	L1D_total_cache_miss_rate = 0.4854
	L1D_total_cache_pending_hits = 1120
	L1D_total_cache_reservation_fails = 256511
	L1D_cache_data_port_util = 0.107
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 2786
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.1608
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1035
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 9379
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 109534
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 2338
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 1056
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 29909
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 146977
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 70482
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 964
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
544, 544, 544, 544, 544, 544, 544, 544, 272, 272, 272, 272, 272, 272, 272, 272, 
gpgpu_n_tot_thrd_icount = 4137856
gpgpu_n_tot_w_icount = 129308
gpgpu_n_stall_shd_mem = 303716
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 9379
gpgpu_n_mem_write_global = 31050
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 601920
gpgpu_n_store_insn = 302400
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 79936
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 303716
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:473781	W0_Idle:65230	W0_Scoreboard:90693	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:36144	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:93164
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 75032 {8:9379,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3243600 {40:9000,72:1800,136:20250,}
traffic_breakdown_coretomem[INST_ACC_R] = 592 {8:74,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1275544 {136:9379,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 248400 {8:31050,}
traffic_breakdown_memtocore[INST_ACC_R] = 10064 {136:74,}
maxmrqlatency = 181 
maxdqlatency = 0 
maxmflatency = 642 
averagemflatency = 239 
max_icnt2mem_latency = 280 
max_icnt2sh_latency = 34651 
mrq_lat_table:786 	114 	402 	123 	167 	99 	52 	20 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	29306 	11043 	95 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	1792 	2195 	4617 	25772 	6118 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2912 	4998 	1460 	24 	0 	0 	0 	0 	105 	332 	6368 	22710 	1535 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	47 	18 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
maximum service time to same row:
dram[0]:         0       233         0         0      3004      3233      2668      2640      1345      1355      1369      1349      1400      1485      2635      9093 
dram[1]:       233       609         0         0      3016      3238      2673      2643      1344      1400      1365      1374      1397      1478      3952         0 
dram[2]:       518      1345         0         0      3040      2920      2618      2652      1344      1486      1356      1482      1394      1553      4971         0 
dram[3]:      1625         0         0         0      2987      2974      2622      2648      1340      1397      1352      1382      1478      1428      5966         0 
dram[4]:      1105         0         0         0      2903      2992      3863      2652      1362      1415      1356      1382      1474      1419      6923         0 
dram[5]:         0         0         0         0      3214      2945      2636      2664      1358      1496      1352      1507      1657      1355      8017         0 
average row accesses per activate:
dram[0]:       inf  1.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000  2.000000 
dram[1]:  1.000000  2.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[2]:  2.000000  1.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
dram[5]:      -nan      -nan      -nan      -nan 20.000000 24.000000 55.000000 54.000000  4.000000  4.000000 32.000000 32.000000 32.000000 32.000000  2.000000      -nan 
average row locality = 1763/74 = 23.824324
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         1         1         0         0        10        10        30        28         2         4        32        32        32        32         2         2 
dram[1]:         1         2         0         0        10        10        30        28         2         4        32        32        32        32         2         0 
dram[2]:         2         1         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[3]:         2         0         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[4]:         2         0         0         0        10        12        30        28         4         4        32        32        32        32         2         0 
dram[5]:         0         0         0         0        10        12        29        28         4         4        32        32        32        32         2         0 
total reads: 1313
min_bank_accesses = 0!
chip skew: 221/217 = 1.02
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:       2363         0    none      none         134       135       139       138     17187     22369     18956     20470      4150      2937      8678     11307
dram[1]:          0         0    none      none         140       141       139       141     24462     17744     18690     18781      5463      2750      9126    none  
dram[2]:          0         0    none      none         133       131       143       138     17333     23399     19468     16639      2236      3548     13270    none  
dram[3]:          0    none      none      none         133       135       142       140     23434     17847     17638     18013      2816      4429      8685    none  
dram[4]:          0    none      none      none         135       135       138       140     18983     22088     17672     18835      4741      2550      7334    none  
dram[5]:     none      none      none      none         131       132       140       139     20550     22553     17654     18620      5209      3371      5497    none  
maximum mf latency per bank:
dram[0]:        266         0         0         0       291       294       340       321       333       389       452       525       575       496       458       424
dram[1]:          0         0         0         0       349       354       341       331       363       383       477       484       642       574       342         0
dram[2]:          0         0         0         0       302       284       308       327       388       442       520       578       549       594       347         0
dram[3]:          0         0         0         0       287       307       304       334       460       374       551       576       545       493       342         0
dram[4]:          0         0         0         0       288       287       297       332       400       368       519       523       552       595       336         0
dram[5]:          0         0         0         0       284       284       308       335       359       478       465       570       439       586       403         0

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26385 n_nop=25787 n_act=14 n_pre=0 n_req=292 n_rd=436 n_write=148 bw_util=0.04427
n_activity=2585 dram_eff=0.4518
bk0: 2a 26374i bk1: 2a 26374i bk2: 0a 26384i bk3: 0a 26386i bk4: 20a 26158i bk5: 20a 26174i bk6: 60a 25763i bk7: 56a 25797i bk8: 4a 26353i bk9: 8a 26338i bk10: 64a 26180i bk11: 64a 26121i bk12: 64a 26078i bk13: 64a 26052i bk14: 4a 26370i bk15: 4a 26370i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.084404
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26385 n_nop=25790 n_act=13 n_pre=0 n_req=291 n_rd=434 n_write=148 bw_util=0.04412
n_activity=2602 dram_eff=0.4473
bk0: 2a 26374i bk1: 4a 26372i bk2: 0a 26387i bk3: 0a 26388i bk4: 20a 26189i bk5: 20a 26177i bk6: 60a 25777i bk7: 56a 25813i bk8: 4a 26368i bk9: 8a 26339i bk10: 64a 26155i bk11: 64a 26130i bk12: 64a 26037i bk13: 64a 26104i bk14: 4a 26368i bk15: 0a 26383i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.127686
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26385 n_nop=25778 n_act=13 n_pre=0 n_req=297 n_rd=442 n_write=152 bw_util=0.04503
n_activity=2658 dram_eff=0.447
bk0: 4a 26369i bk1: 2a 26368i bk2: 0a 26385i bk3: 0a 26388i bk4: 20a 26194i bk5: 24a 26164i bk6: 60a 25771i bk7: 56a 25785i bk8: 8a 26354i bk9: 8a 26345i bk10: 64a 26202i bk11: 64a 26203i bk12: 64a 26155i bk13: 64a 26175i bk14: 4a 26368i bk15: 0a 26381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=7 avg=0.0501042
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26385 n_nop=25781 n_act=12 n_pre=0 n_req=296 n_rd=440 n_write=152 bw_util=0.04487
n_activity=2610 dram_eff=0.4536
bk0: 4a 26369i bk1: 0a 26383i bk2: 0a 26385i bk3: 0a 26386i bk4: 20a 26187i bk5: 24a 26137i bk6: 60a 25769i bk7: 56a 25764i bk8: 8a 26357i bk9: 8a 26352i bk10: 64a 26167i bk11: 64a 26103i bk12: 64a 26088i bk13: 64a 26052i bk14: 4a 26368i bk15: 0a 26382i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.109229
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26385 n_nop=25781 n_act=12 n_pre=0 n_req=296 n_rd=440 n_write=152 bw_util=0.04487
n_activity=2636 dram_eff=0.4492
bk0: 4a 26370i bk1: 0a 26384i bk2: 0a 26384i bk3: 0a 26386i bk4: 20a 26173i bk5: 24a 26126i bk6: 60a 25833i bk7: 56a 25810i bk8: 8a 26349i bk9: 8a 26356i bk10: 64a 26162i bk11: 64a 26098i bk12: 64a 26075i bk13: 64a 25967i bk14: 4a 26367i bk15: 0a 26381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.116885
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=26385 n_nop=25792 n_act=11 n_pre=0 n_req=291 n_rd=434 n_write=148 bw_util=0.04412
n_activity=2628 dram_eff=0.4429
bk0: 0a 26385i bk1: 0a 26386i bk2: 0a 26387i bk3: 0a 26387i bk4: 20a 26189i bk5: 24a 26148i bk6: 58a 25840i bk7: 56a 25787i bk8: 8a 26341i bk9: 8a 26355i bk10: 64a 26220i bk11: 64a 26197i bk12: 64a 26222i bk13: 64a 26165i bk14: 4a 26367i bk15: 0a 26381i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=5 avg=0.0408944

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3355, Miss = 109, Miss_rate = 0.032, Pending_hits = 52, Reservation_fails = 63
L2_cache_bank[1]: Access = 3528, Miss = 109, Miss_rate = 0.031, Pending_hits = 53, Reservation_fails = 115
L2_cache_bank[2]: Access = 3535, Miss = 109, Miss_rate = 0.031, Pending_hits = 50, Reservation_fails = 2
L2_cache_bank[3]: Access = 3305, Miss = 108, Miss_rate = 0.033, Pending_hits = 54, Reservation_fails = 88
L2_cache_bank[4]: Access = 3370, Miss = 112, Miss_rate = 0.033, Pending_hits = 67, Reservation_fails = 37
L2_cache_bank[5]: Access = 3224, Miss = 109, Miss_rate = 0.034, Pending_hits = 53, Reservation_fails = 95
L2_cache_bank[6]: Access = 3237, Miss = 112, Miss_rate = 0.035, Pending_hits = 59, Reservation_fails = 0
L2_cache_bank[7]: Access = 3368, Miss = 108, Miss_rate = 0.032, Pending_hits = 54, Reservation_fails = 0
L2_cache_bank[8]: Access = 3436, Miss = 112, Miss_rate = 0.033, Pending_hits = 60, Reservation_fails = 0
L2_cache_bank[9]: Access = 3330, Miss = 108, Miss_rate = 0.032, Pending_hits = 48, Reservation_fails = 0
L2_cache_bank[10]: Access = 3525, Miss = 109, Miss_rate = 0.031, Pending_hits = 57, Reservation_fails = 0
L2_cache_bank[11]: Access = 3305, Miss = 108, Miss_rate = 0.033, Pending_hits = 52, Reservation_fails = 189
L2_total_cache_accesses = 40518
L2_total_cache_misses = 1313
L2_total_cache_miss_rate = 0.0324
L2_total_cache_pending_hits = 659
L2_total_cache_reservation_fails = 589
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 7886
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 642
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 851
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 291
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 30600
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 47
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 16
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 11
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 298
L2_cache_data_port_util = 0.297
L2_cache_fill_port_util = 0.013

icnt_total_pkts_mem_to_simt=78360
icnt_total_pkts_simt_to_mem=134118
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.6257
	minimum = 6
	maximum = 244
Network latency average = 18.0274
	minimum = 6
	maximum = 204
Slowest packet = 3139
Flit latency average = 16.6776
	minimum = 6
	maximum = 204
Slowest flit = 9528
Fragmentation average = 0.00715856
	minimum = 0
	maximum = 160
Injected packet rate average = 0.116268
	minimum = 0.090713 (at node 0)
	maximum = 0.136991 (at node 17)
Accepted packet rate average = 0.116268
	minimum = 0.090713 (at node 0)
	maximum = 0.136991 (at node 17)
Injected flit rate average = 0.304317
	minimum = 0.224331 (at node 20)
	maximum = 0.39458 (at node 13)
Accepted flit rate average= 0.304317
	minimum = 0.158169 (at node 12)
	maximum = 0.437015 (at node 17)
Injected packet length average = 2.61739
Accepted packet length average = 2.61739
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.7271 (2 samples)
	minimum = 6 (2 samples)
	maximum = 160 (2 samples)
Network latency average = 13.616 (2 samples)
	minimum = 6 (2 samples)
	maximum = 140 (2 samples)
Flit latency average = 12.2656 (2 samples)
	minimum = 6 (2 samples)
	maximum = 138 (2 samples)
Fragmentation average = 0.00357928 (2 samples)
	minimum = 0 (2 samples)
	maximum = 80 (2 samples)
Injected packet rate average = 0.0601406 (2 samples)
	minimum = 0.0453565 (2 samples)
	maximum = 0.0920372 (2 samples)
Accepted packet rate average = 0.0601406 (2 samples)
	minimum = 0.0453565 (2 samples)
	maximum = 0.0920372 (2 samples)
Injected flit rate average = 0.158171 (2 samples)
	minimum = 0.112166 (2 samples)
	maximum = 0.308225 (2 samples)
Accepted flit rate average = 0.158171 (2 samples)
	minimum = 0.0790846 (2 samples)
	maximum = 0.248713 (2 samples)
Injected packet size average = 2.63002 (2 samples)
Accepted packet size average = 2.63002 (2 samples)
Hops average = 1 (2 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 29 sec (29 sec)
gpgpu_simulation_rate = 119386 (inst/sec)
gpgpu_simulation_rate = 1194 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (3,72,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 9 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 10 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 11 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 12 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 13 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 14 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 0 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 1 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 2 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 3 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 4 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 5 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 6 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: Shader 7 bind to kernel 3 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,34652)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,34652)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,34652)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,34652)
GPGPU-Sim uArch: core:  8, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(5,34652)
GPGPU-Sim uArch: core:  8, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core: 10, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core: 11, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core: 13, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(6,34652)
GPGPU-Sim uArch: core:  8, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core: 10, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core: 11, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core: 13, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core:  6, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core:  7, cta: 6 initialized @(7,34652)
GPGPU-Sim uArch: core:  8, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core: 10, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core: 11, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core: 12, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core: 13, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core: 14, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core:  0, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core:  2, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core:  5, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core:  6, cta: 7 initialized @(8,34652)
GPGPU-Sim uArch: core:  7, cta: 7 initialized @(8,34652)
GPGPU-Sim PTX: 3600000 instructions simulated : ctaid=(2,15,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 35152  inst.: 3539008 (ipc=153.6) sim_rate=117966 (inst/sec) elapsed = 0:0:00:30 / Sat Jul 28 12:18:35 2018
GPGPU-Sim PTX: 3700000 instructions simulated : ctaid=(0,27,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 36152  inst.: 3672288 (ipc=140.1) sim_rate=118460 (inst/sec) elapsed = 0:0:00:31 / Sat Jul 28 12:18:36 2018
GPGPU-Sim PTX: 3800000 instructions simulated : ctaid=(0,39,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1748,34652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(1749,34652)
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1756,34652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(1757,34652)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1768,34652), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1769,34652)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1780,34652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1781,34652)
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1792,34652), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(1793,34652)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1797,34652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1798,34652)
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1799,34652), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(1800,34652)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1813,34652), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1814,34652)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1815,34652), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1816,34652)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1823,34652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1824,34652)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1824,34652), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1825,34652)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (1826,34652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(1827,34652)
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1837,34652), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(1838,34652)
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1840,34652), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(1841,34652)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1858,34652), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1859,34652)
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1864,34652), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(1865,34652)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1868,34652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1869,34652)
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1869,34652), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(1870,34652)
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1870,34652), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(1871,34652)
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1872,34652), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(1873,34652)
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1874,34652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(1875,34652)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1876,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1876,34652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1877,34652)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(1877,34652)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1890,34652), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1891,34652)
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1894,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1894,34652), 7 CTAs running
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(1895,34652)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(1895,34652)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1897,34652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1898,34652)
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1901,34652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(1902,34652)
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1913,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (1913,34652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(1914,34652)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(1914,34652)
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1915,34652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(1916,34652)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1916,34652), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1917,34652)
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1920,34652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(1921,34652)
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1922,34652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(1923,34652)
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1925,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1925,34652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(1926,34652)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(1926,34652)
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1928,34652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(1929,34652)
GPGPU-Sim uArch: Shader 12 finished CTA #2 (1934,34652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(1935,34652)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1942,34652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1943,34652)
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1943,34652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(1944,34652)
GPGPU-Sim uArch: Shader 1 finished CTA #5 (1944,34652), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 5 initialized @(1945,34652)
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1948,34652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(1949,34652)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1951,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (1951,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (1951,34652), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1952,34652)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(1952,34652)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(1952,34652)
GPGPU-Sim uArch: Shader 0 finished CTA #4 (1953,34652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(1954,34652)
GPGPU-Sim uArch: Shader 1 finished CTA #6 (1957,34652), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 6 initialized @(1958,34652)
GPGPU-Sim uArch: Shader 14 finished CTA #2 (1958,34652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(1959,34652)
GPGPU-Sim uArch: Shader 0 finished CTA #5 (1979,34652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 5 initialized @(1980,34652)
GPGPU-Sim uArch: Shader 13 finished CTA #2 (1982,34652), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(1983,34652)
GPGPU-Sim uArch: Shader 1 finished CTA #7 (1983,34652), 7 CTAs running
GPGPU-Sim uArch: core:  1, cta: 7 initialized @(1984,34652)
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1988,34652), 7 CTAs running
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(1989,34652)
GPGPU-Sim uArch: Shader 2 finished CTA #4 (1995,34652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(1996,34652)
GPGPU-Sim uArch: Shader 3 finished CTA #4 (1997,34652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(1998,34652)
GPGPU-Sim uArch: Shader 14 finished CTA #4 (1998,34652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(1999,34652)
GPGPU-Sim uArch: cycles simulated: 36652  inst.: 3764656 (ipc=151.2) sim_rate=117645 (inst/sec) elapsed = 0:0:00:32 / Sat Jul 28 12:18:37 2018
GPGPU-Sim uArch: Shader 0 finished CTA #6 (2000,34652), 7 CTAs running
GPGPU-Sim uArch: core:  0, cta: 6 initialized @(2001,34652)
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2007,34652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(2008,34652)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2011,34652), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2012,34652)
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2014,34652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(2015,34652)
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2017,34652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(2018,34652)
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2018,34652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(2019,34652)
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2021,34652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 5 initialized @(2022,34652)
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2023,34652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(2024,34652)
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2027,34652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(2028,34652)
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2030,34652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 4 initialized @(2031,34652)
GPGPU-Sim uArch: Shader 2 finished CTA #6 (2040,34652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 6 initialized @(2041,34652)
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2041,34652), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(2042,34652)
GPGPU-Sim uArch: Shader 14 finished CTA #6 (2047,34652), 7 CTAs running
GPGPU-Sim uArch: core: 14, cta: 6 initialized @(2048,34652)
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2049,34652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 5 initialized @(2050,34652)
GPGPU-Sim PTX: 3900000 instructions simulated : ctaid=(0,48,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2052,34652), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(2053,34652)
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2054,34652), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(2055,34652)
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2057,34652), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(2058,34652)
GPGPU-Sim uArch: Shader 4 finished CTA #6 (2058,34652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 6 initialized @(2059,34652)
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2061,34652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 4 initialized @(2062,34652)
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2063,34652), 7 CTAs running
GPGPU-Sim uArch: core:  2, cta: 5 initialized @(2064,34652)
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2069,34652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 4 initialized @(2070,34652)
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2070,34652), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 4 initialized @(2071,34652)
GPGPU-Sim uArch: Shader 4 finished CTA #5 (2075,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2075,34652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 5 initialized @(2076,34652)
GPGPU-Sim uArch: core:  6, cta: 4 initialized @(2076,34652)
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2078,34652), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 4 initialized @(2079,34652)
GPGPU-Sim uArch: Shader 3 finished CTA #6 (2082,34652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 6 initialized @(2083,34652)
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2087,34652), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 5 initialized @(2088,34652)
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2089,34652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 5 initialized @(2090,34652)
GPGPU-Sim uArch: Shader 4 finished CTA #7 (2091,34652), 7 CTAs running
GPGPU-Sim uArch: core:  4, cta: 7 initialized @(2092,34652)
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2093,34652), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(2094,34652)
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2104,34652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 5 initialized @(2105,34652)
GPGPU-Sim uArch: Shader 3 finished CTA #7 (2106,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #7 (2106,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2106,34652), 7 CTAs running
GPGPU-Sim uArch: core:  3, cta: 7 initialized @(2107,34652)
GPGPU-Sim uArch: core:  9, cta: 7 initialized @(2107,34652)
GPGPU-Sim uArch: core: 11, cta: 4 initialized @(2107,34652)
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2108,34652), 7 CTAs running
GPGPU-Sim uArch: core: 10, cta: 4 initialized @(2109,34652)
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2109,34652), 7 CTAs running
GPGPU-Sim uArch: core:  6, cta: 5 initialized @(2110,34652)
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2110,34652), 7 CTAs running
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(2111,34652)
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2113,34652), 7 CTAs running
GPGPU-Sim uArch: core:  7, cta: 5 initialized @(2114,34652)
GPGPU-Sim uArch: Shader 5 finished CTA #6 (2120,34652), 7 CTAs running
GPGPU-Sim uArch: core:  5, cta: 6 initialized @(2121,34652)
GPGPU-Sim uArch: Shader 12 finished CTA #6 (2125,34652), 7 CTAs running
GPGPU-Sim uArch: core: 12, cta: 6 initialized @(2126,34652)
GPGPU-Sim uArch: Shader 9 finished CTA #6 (2131,34652), 7 CTAs running
GPGPU-Sim uArch: core:  9, cta: 6 initialized @(2132,34652)
GPGPU-Sim uArch: Shader 11 finished CTA #5 (2136,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #4 (2137,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #6 (2139,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #6 (2142,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #7 (2145,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #7 (2145,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #5 (2150,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #7 (2151,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #5 (2162,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #7 (2163,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #6 (2168,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #6 (2172,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #7 (2176,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #6 (2176,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #7 (2178,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #7 (2198,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #7 (2199,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #4 (2232,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #3 (2253,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #7 (2261,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #5 (2270,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #6 (2325,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #7 (2327,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #7 (2365,34652), 5 CTAs running
GPGPU-Sim PTX: 4000000 instructions simulated : ctaid=(1,50,0) tid=(7,3,0)
GPGPU-Sim uArch: Shader 14 finished CTA #1 (2501,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2533,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (2533,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2533,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2535,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2613,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (2627,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2659,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2669,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (2687,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2695,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2699,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (2699,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2709,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2711,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (2713,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (2719,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (2721,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2723,34652), 7 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (2731,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #4 (2733,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (2735,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (2737,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2737,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #5 (2739,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (2741,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2741,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (2741,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (2745,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (2745,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (2747,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (2749,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (2751,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (2755,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2755,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (2757,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (2759,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (2761,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (2765,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #3 (2772,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (2777,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (2777,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #2 (2779,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (2786,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (2788,34652), 6 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (2789,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #5 (2790,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (2791,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (2792,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2793,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (2794,34652), 5 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (2796,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (2797,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (2798,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (2800,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (2801,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (2802,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (2810,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #7 (2812,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (2822,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #6 (2833,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #6 (2839,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #4 (2842,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #5 (2850,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #5 (2853,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (2856,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (2862,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #6 (2866,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #7 (2866,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #6 (2870,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #4 (2877,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #6 (2877,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (2880,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #5 (2882,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (2892,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #4 (2894,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #5 (2909,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #4 (2913,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #5 (2914,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #6 (2916,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (2934,34652), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #5 (2939,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #3 (2940,34652), 4 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #4 (2940,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #4 (2945,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (2952,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #7 (2954,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #4 (2954,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #5 (2955,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #6 (2958,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #6 (2965,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #4 (2967,34652), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #5 (2970,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #6 (2982,34652), 2 CTAs running
GPGPU-Sim uArch: cycles simulated: 37652  inst.: 3902272 (ipc=146.7) sim_rate=118250 (inst/sec) elapsed = 0:0:00:33 / Sat Jul 28 12:18:38 2018
GPGPU-Sim uArch: Shader 4 finished CTA #7 (3018,34652), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #5 (3030,34652), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 3 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 4.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 3 
gpu_sim_cycle = 3031
gpu_sim_insn = 440064
gpu_ipc =     145.1877
gpu_tot_sim_cycle = 37683
gpu_tot_sim_insn = 3902272
gpu_tot_ipc =     103.5552
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4964
gpu_stall_icnt2sh    = 28875
gpu_total_sim_rate=118250

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 79942
	L1I_total_cache_misses = 1684
	L1I_total_cache_miss_rate = 0.0211
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4694, Miss = 2327, Miss_rate = 0.496, Pending_hits = 53, Reservation_fails = 15916
	L1D_cache_core[1]: Access = 6341, Miss = 2933, Miss_rate = 0.463, Pending_hits = 75, Reservation_fails = 18158
	L1D_cache_core[2]: Access = 5356, Miss = 2456, Miss_rate = 0.459, Pending_hits = 69, Reservation_fails = 16826
	L1D_cache_core[3]: Access = 5144, Miss = 2601, Miss_rate = 0.506, Pending_hits = 88, Reservation_fails = 19009
	L1D_cache_core[4]: Access = 5456, Miss = 2715, Miss_rate = 0.498, Pending_hits = 93, Reservation_fails = 19355
	L1D_cache_core[5]: Access = 5612, Miss = 2744, Miss_rate = 0.489, Pending_hits = 89, Reservation_fails = 18879
	L1D_cache_core[6]: Access = 5800, Miss = 3003, Miss_rate = 0.518, Pending_hits = 112, Reservation_fails = 18301
	L1D_cache_core[7]: Access = 5396, Miss = 2865, Miss_rate = 0.531, Pending_hits = 90, Reservation_fails = 18238
	L1D_cache_core[8]: Access = 5514, Miss = 2830, Miss_rate = 0.513, Pending_hits = 103, Reservation_fails = 17752
	L1D_cache_core[9]: Access = 5424, Miss = 2744, Miss_rate = 0.506, Pending_hits = 96, Reservation_fails = 18029
	L1D_cache_core[10]: Access = 5350, Miss = 2645, Miss_rate = 0.494, Pending_hits = 64, Reservation_fails = 17458
	L1D_cache_core[11]: Access = 5606, Miss = 2814, Miss_rate = 0.502, Pending_hits = 90, Reservation_fails = 18007
	L1D_cache_core[12]: Access = 6124, Miss = 2633, Miss_rate = 0.430, Pending_hits = 122, Reservation_fails = 16335
	L1D_cache_core[13]: Access = 6180, Miss = 2719, Miss_rate = 0.440, Pending_hits = 109, Reservation_fails = 18255
	L1D_cache_core[14]: Access = 5964, Miss = 2570, Miss_rate = 0.431, Pending_hits = 108, Reservation_fails = 17402
	L1D_total_cache_accesses = 83961
	L1D_total_cache_misses = 40599
	L1D_total_cache_miss_rate = 0.4835
	L1D_total_cache_pending_hits = 1361
	L1D_total_cache_reservation_fails = 267920
	L1D_cache_data_port_util = 0.099
	L1D_cache_fill_port_util = 0.025
L1C_cache:
	L1C_total_cache_accesses = 4514
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0992
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 39800
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1276
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10539
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 117233
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 4066
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30060
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 150687
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 78258
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 1684
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
614, 614, 614, 614, 614, 614, 614, 614, 342, 342, 342, 342, 342, 342, 307, 307, 
gpgpu_n_tot_thrd_icount = 4621696
gpgpu_n_tot_w_icount = 144428
gpgpu_n_stall_shd_mem = 316853
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10539
gpgpu_n_mem_write_global = 32346
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 624960
gpgpu_n_store_insn = 313920
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 130624
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 316853
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:489263	W0_Idle:97779	W0_Scoreboard:115500	W1:0	W2:0	W3:0	W4:0	W5:0	W6:0	W7:0	W8:0	W9:0	W10:0	W11:0	W12:0	W13:0	W14:0	W15:0	W16:38160	W17:0	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:106268
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 84312 {8:10539,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3366864 {40:9504,72:1872,136:20970,}
traffic_breakdown_coretomem[INST_ACC_R] = 952 {8:119,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1433304 {136:10539,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 258768 {8:32346,}
traffic_breakdown_memtocore[INST_ACC_R] = 16184 {136:119,}
maxmrqlatency = 181 
maxdqlatency = 0 
maxmflatency = 642 
averagemflatency = 241 
max_icnt2mem_latency = 280 
max_icnt2sh_latency = 37682 
mrq_lat_table:929 	158 	447 	154 	193 	121 	104 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30297 	12451 	152 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2358 	2664 	5192 	26472 	6309 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	2987 	5719 	1811 	37 	0 	0 	0 	0 	105 	332 	6368 	22710 	2831 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	48 	22 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         1         0         0         0         0         0         0         0         0         0         0         0        32        32         2         2 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0        32        32         2         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0        32        32         2         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0        32        32         2         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0        32        32         2         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0        32        32         2         0 
maximum service time to same row:
dram[0]:       573       233         0         0      3004      3233      2668      2640      1345      1355      1369      1349      1400      1485      2635      9093 
dram[1]:       233       609         0         0      3016      3238      2673      2643      1344      1400      1365      1374      1397      1478      3952      2279 
dram[2]:       518      1345         0         0      3040      2920      2618      2652      1344      1486      1356      1482      1394      1553      4971      2276 
dram[3]:      1625         0         0         0      2987      2974      2622      2648      1340      1397      1352      1382      1478      1428      5966      2295 
dram[4]:      1105         0         0         0      2903      2992      3863      2652      1362      1415      1356      1382      1474      1419      6923      2290 
dram[5]:         0       233         0         0      3214      2945      2636      2664      1358      1496      1352      1507      1657      1355      8017      2308 
average row accesses per activate:
dram[0]:  3.000000  1.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 25.000000 25.500000  7.000000  7.000000 
dram[1]:  1.000000  2.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 25.000000 26.000000  5.000000 10.000000 
dram[2]:  2.000000  1.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 25.000000 26.000000  7.000000 10.000000 
dram[3]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 25.000000 26.000000  7.000000 10.000000 
dram[4]:  2.000000      -nan      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 25.000000 26.000000  7.000000 10.000000 
dram[5]:      -nan  1.000000      -nan      -nan 20.000000 24.000000 55.000000 54.000000  4.000000  4.000000 32.000000 32.000000 25.000000 26.000000  7.000000 10.000000 
average row locality = 2128/101 = 21.069307
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:         3         1         0         0        10        10        30        28         2         4        32        32        50        51        14        14 
dram[1]:         1         2         0         0        10        10        30        28         2         4        32        32        50        52        15        10 
dram[2]:         2         1         0         0        10        12        30        28         4         4        32        32        50        52        14        10 
dram[3]:         2         0         0         0        10        12        30        28         4         4        32        32        50        52        14        10 
dram[4]:         2         0         0         0        10        12        30        28         4         4        32        32        50        52        14        10 
dram[5]:         0         1         0         0        10        12        29        28         4         4        32        32        50        52        14        10 
total reads: 1678
min_bank_accesses = 0!
chip skew: 281/278 = 1.01
number of total write accesses:
dram[0]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0        10        10        28        26         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0        10        12        28        26         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0        10        12        26        26         0         0         0         0         0         0         0         0 
total reads: 450
min_bank_accesses = 0!
chip skew: 76/74 = 1.03
average mf latency per bank:
dram[0]:        787         0    none      none         134       135       139       138     17187     22369     18956     20470      3294      2530      2930      3214
dram[1]:          0         0    none      none         140       141       139       141     24462     17744     18690     18781      4267      2432      3508      1691
dram[2]:          0         0    none      none         133       131       143       138     17333     23399     19468     16639      2106      3044      3613      1857
dram[3]:          0    none      none      none         133       135       142       140     23434     17847     17638     18013      2468      3529      3170      1727
dram[4]:          0    none      none      none         135       135       138       140     18983     22088     17672     18835      3704      2338      2734      1792
dram[5]:     none           0    none      none         131       132       140       139     20550     22553     17654     18620      3983      2845      2329      1987
maximum mf latency per bank:
dram[0]:        266         0         0         0       291       294       340       321       333       389       452       525       575       513       458       424
dram[1]:          0         0         0         0       349       354       341       331       363       383       477       484       642       574       539       366
dram[2]:          0         0         0         0       302       284       308       327       388       442       520       578       549       614       426       410
dram[3]:          0         0         0         0       287       307       304       334       460       374       551       576       545       595       488       364
dram[4]:          0         0         0         0       288       287       297       332       400       368       519       523       552       595       401       389
dram[5]:          0         0         0         0       284       284       308       335       359       478       465       570       469       586       408       456

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28693 n_nop=27959 n_act=19 n_pre=5 n_req=355 n_rd=562 n_write=148 bw_util=0.04949
n_activity=3034 dram_eff=0.468
bk0: 6a 28665i bk1: 2a 28681i bk2: 0a 28691i bk3: 0a 28694i bk4: 20a 28466i bk5: 20a 28482i bk6: 60a 28071i bk7: 56a 28105i bk8: 4a 28661i bk9: 8a 28647i bk10: 64a 28489i bk11: 64a 28431i bk12: 100a 28280i bk13: 102a 28171i bk14: 28a 28613i bk15: 28a 28583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.113861
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28693 n_nop=27967 n_act=18 n_pre=4 n_req=352 n_rd=556 n_write=148 bw_util=0.04907
n_activity=3025 dram_eff=0.4655
bk0: 2a 28679i bk1: 4a 28678i bk2: 0a 28694i bk3: 0a 28696i bk4: 20a 28497i bk5: 20a 28485i bk6: 60a 28085i bk7: 56a 28121i bk8: 4a 28676i bk9: 8a 28647i bk10: 64a 28465i bk11: 64a 28441i bk12: 100a 28242i bk13: 104a 28229i bk14: 30a 28503i bk15: 20a 28620i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.155892
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28693 n_nop=27959 n_act=17 n_pre=3 n_req=357 n_rd=562 n_write=152 bw_util=0.04977
n_activity=3070 dram_eff=0.4651
bk0: 4a 28675i bk1: 2a 28676i bk2: 0a 28693i bk3: 0a 28696i bk4: 20a 28502i bk5: 24a 28472i bk6: 60a 28079i bk7: 56a 28093i bk8: 8a 28662i bk9: 8a 28654i bk10: 64a 28511i bk11: 64a 28512i bk12: 100a 28362i bk13: 104a 28300i bk14: 28a 28610i bk15: 20a 28629i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0870596
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28693 n_nop=27962 n_act=16 n_pre=3 n_req=356 n_rd=560 n_write=152 bw_util=0.04963
n_activity=3012 dram_eff=0.4728
bk0: 4a 28674i bk1: 0a 28689i bk2: 0a 28692i bk3: 0a 28693i bk4: 20a 28495i bk5: 24a 28445i bk6: 60a 28077i bk7: 56a 28072i bk8: 8a 28666i bk9: 8a 28661i bk10: 64a 28476i bk11: 64a 28412i bk12: 100a 28292i bk13: 104a 28206i bk14: 28a 28603i bk15: 20a 28619i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=12 avg=0.1293
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28693 n_nop=27962 n_act=16 n_pre=3 n_req=356 n_rd=560 n_write=152 bw_util=0.04963
n_activity=3042 dram_eff=0.4681
bk0: 4a 28675i bk1: 0a 28689i bk2: 0a 28690i bk3: 0a 28693i bk4: 20a 28480i bk5: 24a 28434i bk6: 60a 28141i bk7: 56a 28119i bk8: 8a 28658i bk9: 8a 28665i bk10: 64a 28471i bk11: 64a 28408i bk12: 100a 28276i bk13: 104a 28121i bk14: 28a 28603i bk15: 20a 28621i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=11 avg=0.130624
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=28693 n_nop=27970 n_act=16 n_pre=3 n_req=352 n_rd=556 n_write=148 bw_util=0.04907
n_activity=3051 dram_eff=0.4615
bk0: 0a 28690i bk1: 2a 28683i bk2: 0a 28693i bk3: 0a 28695i bk4: 20a 28497i bk5: 24a 28456i bk6: 58a 28148i bk7: 56a 28096i bk8: 8a 28650i bk9: 8a 28664i bk10: 64a 28529i bk11: 64a 28506i bk12: 100a 28423i bk13: 104a 28296i bk14: 28a 28607i bk15: 20a 28609i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=8 avg=0.0586206

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3589, Miss = 141, Miss_rate = 0.039, Pending_hits = 108, Reservation_fails = 255
L2_cache_bank[1]: Access = 3731, Miss = 140, Miss_rate = 0.038, Pending_hits = 109, Reservation_fails = 115
L2_cache_bank[2]: Access = 3754, Miss = 140, Miss_rate = 0.037, Pending_hits = 105, Reservation_fails = 108
L2_cache_bank[3]: Access = 3509, Miss = 138, Miss_rate = 0.039, Pending_hits = 109, Reservation_fails = 88
L2_cache_bank[4]: Access = 3573, Miss = 142, Miss_rate = 0.040, Pending_hits = 122, Reservation_fails = 37
L2_cache_bank[5]: Access = 3426, Miss = 139, Miss_rate = 0.041, Pending_hits = 106, Reservation_fails = 95
L2_cache_bank[6]: Access = 3440, Miss = 142, Miss_rate = 0.041, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[7]: Access = 3570, Miss = 138, Miss_rate = 0.039, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[8]: Access = 3641, Miss = 142, Miss_rate = 0.039, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[9]: Access = 3532, Miss = 138, Miss_rate = 0.039, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[10]: Access = 3729, Miss = 139, Miss_rate = 0.037, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[11]: Access = 3525, Miss = 139, Miss_rate = 0.039, Pending_hits = 111, Reservation_fails = 304
L2_total_cache_accesses = 43019
L2_total_cache_misses = 1678
L2_total_cache_miss_rate = 0.0390
L2_total_cache_pending_hits = 1320
L2_total_cache_reservation_fails = 1002
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8032
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1294
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1213
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 397
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 450
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 80
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 25
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 14
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 605
L2_cache_data_port_util = 0.283
L2_cache_fill_port_util = 0.015

icnt_total_pkts_mem_to_simt=85681
icnt_total_pkts_simt_to_mem=140147
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 26.0732
	minimum = 6
	maximum = 168
Network latency average = 18.6469
	minimum = 6
	maximum = 161
Slowest packet = 85186
Flit latency average = 16.1563
	minimum = 6
	maximum = 159
Slowest flit = 223955
Fragmentation average = 0.0761695
	minimum = 0
	maximum = 94
Injected packet rate average = 0.0611215
	minimum = 0.0448697 (at node 8)
	maximum = 0.0772022 (at node 15)
Accepted packet rate average = 0.0611215
	minimum = 0.0448697 (at node 8)
	maximum = 0.0772022 (at node 15)
Injected flit rate average = 0.163129
	minimum = 0.0993072 (at node 13)
	maximum = 0.243484 (at node 15)
Accepted flit rate average= 0.163129
	minimum = 0.12933 (at node 13)
	maximum = 0.178159 (at node 5)
Injected packet length average = 2.66893
Accepted packet length average = 2.66893
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.5092 (3 samples)
	minimum = 6 (3 samples)
	maximum = 162.667 (3 samples)
Network latency average = 15.293 (3 samples)
	minimum = 6 (3 samples)
	maximum = 147 (3 samples)
Flit latency average = 13.5625 (3 samples)
	minimum = 6 (3 samples)
	maximum = 145 (3 samples)
Fragmentation average = 0.027776 (3 samples)
	minimum = 0 (3 samples)
	maximum = 84.6667 (3 samples)
Injected packet rate average = 0.0604676 (3 samples)
	minimum = 0.0451942 (3 samples)
	maximum = 0.0870922 (3 samples)
Accepted packet rate average = 0.0604676 (3 samples)
	minimum = 0.0451942 (3 samples)
	maximum = 0.0870922 (3 samples)
Injected flit rate average = 0.159824 (3 samples)
	minimum = 0.107879 (3 samples)
	maximum = 0.286645 (3 samples)
Accepted flit rate average = 0.159824 (3 samples)
	minimum = 0.0958332 (3 samples)
	maximum = 0.225195 (3 samples)
Injected packet size average = 2.64313 (3 samples)
Accepted packet size average = 2.64313 (3 samples)
Hops average = 1 (3 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 33 sec (33 sec)
gpgpu_simulation_rate = 118250 (inst/sec)
gpgpu_simulation_rate = 1141 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,37683)
GPGPU-Sim uArch: Shader 11 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,37683)
GPGPU-Sim uArch: Shader 12 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,37683)
GPGPU-Sim uArch: Shader 13 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,37683)
GPGPU-Sim uArch: Shader 14 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,37683)
GPGPU-Sim uArch: Shader 0 bind to kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,37683)
GPGPU-Sim PTX: 4100000 instructions simulated : ctaid=(1,0,0) tid=(255,0,0)
GPGPU-Sim uArch: cycles simulated: 39683  inst.: 4073728 (ipc=85.7) sim_rate=119815 (inst/sec) elapsed = 0:0:00:34 / Sat Jul 28 12:18:39 2018
GPGPU-Sim PTX: 4200000 instructions simulated : ctaid=(5,0,0) tid=(191,0,0)
GPGPU-Sim PTX: 4300000 instructions simulated : ctaid=(4,0,0) tid=(2,0,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3381,37683), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3791,37683), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3794,37683), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3905,37683), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3905,37683), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3934,37683), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 4 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 10.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 4 
gpu_sim_cycle = 3935
gpu_sim_insn = 334884
gpu_ipc =      85.1039
gpu_tot_sim_cycle = 41618
gpu_tot_sim_insn = 4237156
gpu_tot_ipc =     101.8107
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4964
gpu_stall_icnt2sh    = 31088
gpu_total_sim_rate=124622

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 86594
	L1I_total_cache_misses = 2180
	L1I_total_cache_miss_rate = 0.0252
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4900, Miss = 2388, Miss_rate = 0.487, Pending_hits = 59, Reservation_fails = 16189
	L1D_cache_core[1]: Access = 6341, Miss = 2933, Miss_rate = 0.463, Pending_hits = 75, Reservation_fails = 18158
	L1D_cache_core[2]: Access = 5356, Miss = 2456, Miss_rate = 0.459, Pending_hits = 69, Reservation_fails = 16826
	L1D_cache_core[3]: Access = 5144, Miss = 2601, Miss_rate = 0.506, Pending_hits = 88, Reservation_fails = 19009
	L1D_cache_core[4]: Access = 5456, Miss = 2715, Miss_rate = 0.498, Pending_hits = 93, Reservation_fails = 19355
	L1D_cache_core[5]: Access = 5612, Miss = 2744, Miss_rate = 0.489, Pending_hits = 89, Reservation_fails = 18879
	L1D_cache_core[6]: Access = 5800, Miss = 3003, Miss_rate = 0.518, Pending_hits = 112, Reservation_fails = 18301
	L1D_cache_core[7]: Access = 5396, Miss = 2865, Miss_rate = 0.531, Pending_hits = 90, Reservation_fails = 18238
	L1D_cache_core[8]: Access = 5514, Miss = 2830, Miss_rate = 0.513, Pending_hits = 103, Reservation_fails = 17752
	L1D_cache_core[9]: Access = 5424, Miss = 2744, Miss_rate = 0.506, Pending_hits = 96, Reservation_fails = 18029
	L1D_cache_core[10]: Access = 5680, Miss = 2742, Miss_rate = 0.483, Pending_hits = 74, Reservation_fails = 17962
	L1D_cache_core[11]: Access = 5938, Miss = 2912, Miss_rate = 0.490, Pending_hits = 99, Reservation_fails = 18547
	L1D_cache_core[12]: Access = 6454, Miss = 2730, Miss_rate = 0.423, Pending_hits = 131, Reservation_fails = 16859
	L1D_cache_core[13]: Access = 6510, Miss = 2816, Miss_rate = 0.433, Pending_hits = 119, Reservation_fails = 18782
	L1D_cache_core[14]: Access = 6296, Miss = 2668, Miss_rate = 0.424, Pending_hits = 117, Reservation_fails = 17943
	L1D_total_cache_accesses = 85821
	L1D_total_cache_misses = 41147
	L1D_total_cache_miss_rate = 0.4795
	L1D_total_cache_pending_hits = 1414
	L1D_total_cache_reservation_fails = 270829
	L1D_cache_data_port_util = 0.097
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 5600
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0800
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 41059
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1329
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10907
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 120142
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5152
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 30240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 150687
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 84414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2180
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
744, 744, 744, 744, 744, 744, 744, 744, 472, 472, 352, 352, 352, 352, 317, 317, 
gpgpu_n_tot_thrd_icount = 4997824
gpgpu_n_tot_w_icount = 156182
gpgpu_n_stall_shd_mem = 321082
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10907
gpgpu_n_mem_write_global = 32526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 636480
gpgpu_n_store_insn = 319680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 165376
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 321082
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:492800	W0_Idle:113829	W0_Scoreboard:129609	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:117488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 87256 {8:10907,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3391344 {40:9504,72:1872,136:21150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1240 {8:155,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1483352 {136:10907,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 260208 {8:32526,}
traffic_breakdown_memtocore[INST_ACC_R] = 21080 {136:155,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 642 
averagemflatency = 242 
max_icnt2mem_latency = 280 
max_icnt2sh_latency = 41617 
mrq_lat_table:1152 	187 	533 	204 	288 	223 	197 	70 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30305 	12948 	195 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	2654 	2836 	5303 	26477 	6309 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3045 	5845 	1944 	85 	3 	0 	0 	0 	105 	332 	6368 	22710 	3011 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	25 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         1         0         0         0         0         0         0         0         0         0         0        32        32        12        12 
dram[1]:         3         2         0         0         0         0         0         0         0         0         0         0        32        32        12        10 
dram[2]:         2         1         0         0         0         0         0         0         0         0         0         0        32        32        12        10 
dram[3]:         2         0         0         0         0         0         0         0         0         0         0         0        32        32        12        10 
dram[4]:         2         0         0         0         0         0         0         0         0         0         0         0        32        32        12        10 
dram[5]:         0         3         0         0         0         0         0         0         0         0         0         0        32        32        12        10 
maximum service time to same row:
dram[0]:      1852      2234         0         0      3004      3233      2668      2640      1345      1355      1369      1349      1400      1485      2635      9093 
dram[1]:      2205      1854         0         0      3016      3238      2673      2643      1344      1400      1365      1374      1397      1478      3952      2279 
dram[2]:      1916      1345         0         0      3040      2920      2618      2652      1344      1486      1356      1482      1394      1553      4971      2276 
dram[3]:      1625      2421         0         0      2987      2974      2622      2648      1340      1397      1352      1382      1478      1428      5966      2295 
dram[4]:      1345      2417         0         0      2903      2992      3863      2652      1362      1415      1356      1382      1474      1419      6923      2290 
dram[5]:      2471      2196         0         0      3214      2945      2636      2664      1358      1496      1352      1507      1657      1355      8017      2308 
average row accesses per activate:
dram[0]: 14.500000 11.500000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 25.000000 25.500000 17.333334 16.666666 
dram[1]: 13.500000 12.000000      -nan      -nan 20.000000 20.000000 58.000000 54.000000  2.000000  4.000000 32.000000 32.000000 25.000000 26.000000 13.250000 23.000000 
dram[2]: 11.000000 11.500000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 25.000000 26.000000 17.333334 25.000000 
dram[3]: 11.000000 22.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 25.000000 26.000000 17.333334 25.000000 
dram[4]: 11.000000 22.000000      -nan      -nan 20.000000 24.000000 58.000000 54.000000  4.000000  4.000000 32.000000 32.000000 25.000000 26.000000 17.333334 25.000000 
dram[5]: 22.000000 12.500000      -nan      -nan 20.000000 24.000000 55.000000 54.000000  4.000000  4.000000 32.000000 32.000000 25.000000 26.000000 16.666666 25.000000 
average row locality = 2854/125 = 22.832001
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        21        15         0         0        10        10        30        28         2         4        32        32        50        51        44        44 
dram[1]:        19        16         0         0        10        10        30        28         2         4        32        32        50        52        45        40 
dram[2]:        16        15         0         0        10        12        30        28         4         4        32        32        50        52        44        42 
dram[3]:        16        14         0         0        10        12        30        28         4         4        32        32        50        52        44        42 
dram[4]:        16        14         0         0        10        12        30        28         4         4        32        32        50        52        44        42 
dram[5]:        14        17         0         0        10        12        29        28         4         4        32        32        50        52        44        42 
total reads: 2224
min_bank_accesses = 0!
chip skew: 373/370 = 1.01
number of total write accesses:
dram[0]:         8         8         0         0        10        10        28        26         0         0         0         0         0         0         8         6 
dram[1]:         8         8         0         0        10        10        28        26         0         0         0         0         0         0         8         6 
dram[2]:         6         8         0         0        10        12        28        26         0         0         0         0         0         0         8         8 
dram[3]:         6         8         0         0        10        12        28        26         0         0         0         0         0         0         8         8 
dram[4]:         6         8         0         0        10        12        28        26         0         0         0         0         0         0         8         8 
dram[5]:         8         8         0         0        10        12        26        26         0         0         0         0         0         0         6         8 
total reads: 630
min_bank_accesses = 0!
chip skew: 106/104 = 1.02
average mf latency per bank:
dram[0]:        261       194    none      none         134       135       139       138     17187     22369     18956     20470      3294      2530      1009      1124
dram[1]:        174       200    none      none         140       141       139       141     24462     17744     18690     18781      4267      2432      1182       590
dram[2]:        218       197    none      none         133       131       143       138     17333     23399     19468     16639      2106      3044      1192       635
dram[3]:        181       199    none      none         133       135       142       140     23434     17847     17638     18013      2468      3529      1030       572
dram[4]:        190       182    none      none         135       135       138       140     18983     22088     17672     18835      3704      2338       919       601
dram[5]:        219       176    none      none         131       132       140       139     20550     22553     17654     18620      3983      2845       860       619
maximum mf latency per bank:
dram[0]:        495       420         0         0       291       294       340       321       333       389       452       525       575       513       566       555
dram[1]:        370       429         0         0       349       354       341       331       363       383       477       484       642       574       539       522
dram[2]:        516       443         0         0       302       284       308       327       388       442       520       578       549       614       609       595
dram[3]:        368       387         0         0       287       307       304       334       460       374       551       576       545       595       488       496
dram[4]:        397       368         0         0       288       287       297       332       400       368       519       523       552       595       412       546
dram[5]:        460       432         0         0       284       284       308       335       359       478       465       570       469       586       532       534

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents
MSHR: tag=0x80043080, atomic=0 1 entries : 0x7ff99729af60 :  mf: uid=449474, sid10:w15, part=0, addr=0x80043080, load , size=128, unknown  status = IN_PARTITION_DRAM (41617), 

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31689 n_nop=30704 n_act=23 n_pre=9 n_req=477 n_rd=745 n_write=208 bw_util=0.06015
n_activity=3838 dram_eff=0.4966
bk0: 41a 31374i bk1: 30a 31332i bk2: 0a 31685i bk3: 0a 31689i bk4: 20a 31461i bk5: 20a 31477i bk6: 60a 31066i bk7: 56a 31100i bk8: 4a 31657i bk9: 8a 31643i bk10: 64a 31486i bk11: 64a 31429i bk12: 100a 31278i bk13: 102a 31169i bk14: 88a 31197i bk15: 88a 31150i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.193001
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31689 n_nop=30711 n_act=22 n_pre=8 n_req=474 n_rd=740 n_write=208 bw_util=0.05983
n_activity=3824 dram_eff=0.4958
bk0: 38a 31387i bk1: 32a 31318i bk2: 0a 31687i bk3: 0a 31691i bk4: 20a 31492i bk5: 20a 31480i bk6: 60a 31081i bk7: 56a 31117i bk8: 4a 31672i bk9: 8a 31643i bk10: 64a 31461i bk11: 64a 31437i bk12: 100a 31240i bk13: 104a 31227i bk14: 90a 31110i bk15: 80a 31124i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.22522
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31689 n_nop=30707 n_act=21 n_pre=7 n_req=477 n_rd=742 n_write=212 bw_util=0.06021
n_activity=3824 dram_eff=0.499
bk0: 32a 31378i bk1: 30a 31343i bk2: 0a 31687i bk3: 0a 31691i bk4: 20a 31497i bk5: 24a 31468i bk6: 60a 31075i bk7: 56a 31089i bk8: 8a 31658i bk9: 8a 31650i bk10: 64a 31507i bk11: 64a 31508i bk12: 100a 31359i bk13: 104a 31297i bk14: 88a 31224i bk15: 84a 31045i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.190003
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x80034f80, atomic=0 1 entries : 0x7ff99738d9e0 :  mf: uid=449473, sid10:w15, part=3, addr=0x80034f80, load , size=128, unknown  status = IN_PARTITION_DRAM (41614), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31689 n_nop=30711 n_act=20 n_pre=6 n_req=476 n_rd=740 n_write=212 bw_util=0.06008
n_activity=3850 dram_eff=0.4945
bk0: 32a 31476i bk1: 28a 31359i bk2: 0a 31685i bk3: 0a 31687i bk4: 20a 31491i bk5: 24a 31441i bk6: 60a 31073i bk7: 56a 31068i bk8: 8a 31662i bk9: 8a 31657i bk10: 64a 31472i bk11: 64a 31409i bk12: 100a 31290i bk13: 104a 31204i bk14: 88a 31255i bk15: 84a 31105i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.191202
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31689 n_nop=30711 n_act=20 n_pre=6 n_req=476 n_rd=740 n_write=212 bw_util=0.06008
n_activity=3870 dram_eff=0.492
bk0: 32a 31383i bk1: 28a 31400i bk2: 0a 31683i bk3: 0a 31686i bk4: 20a 31476i bk5: 24a 31430i bk6: 60a 31137i bk7: 56a 31115i bk8: 8a 31654i bk9: 8a 31661i bk10: 64a 31468i bk11: 64a 31405i bk12: 100a 31274i bk13: 104a 31120i bk14: 88a 31244i bk15: 84a 31086i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.214901
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=31689 n_nop=30715 n_act=20 n_pre=6 n_req=474 n_rd=740 n_write=208 bw_util=0.05983
n_activity=3828 dram_eff=0.4953
bk0: 28a 31332i bk1: 34a 31335i bk2: 0a 31686i bk3: 0a 31690i bk4: 20a 31492i bk5: 24a 31451i bk6: 58a 31144i bk7: 56a 31092i bk8: 8a 31646i bk9: 8a 31660i bk10: 64a 31525i bk11: 64a 31503i bk12: 100a 31420i bk13: 104a 31294i bk14: 88a 31223i bk15: 84a 31074i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.152261

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3649, Miss = 189, Miss_rate = 0.052, Pending_hits = 114, Reservation_fails = 448
L2_cache_bank[1]: Access = 3775, Miss = 184, Miss_rate = 0.049, Pending_hits = 109, Reservation_fails = 115
L2_cache_bank[2]: Access = 3814, Miss = 188, Miss_rate = 0.049, Pending_hits = 108, Reservation_fails = 192
L2_cache_bank[3]: Access = 3553, Miss = 182, Miss_rate = 0.051, Pending_hits = 109, Reservation_fails = 88
L2_cache_bank[4]: Access = 3617, Miss = 186, Miss_rate = 0.051, Pending_hits = 122, Reservation_fails = 37
L2_cache_bank[5]: Access = 3474, Miss = 185, Miss_rate = 0.053, Pending_hits = 106, Reservation_fails = 95
L2_cache_bank[6]: Access = 3484, Miss = 186, Miss_rate = 0.053, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[7]: Access = 3618, Miss = 184, Miss_rate = 0.051, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[8]: Access = 3685, Miss = 186, Miss_rate = 0.050, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[9]: Access = 3578, Miss = 184, Miss_rate = 0.051, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[10]: Access = 3773, Miss = 183, Miss_rate = 0.049, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[11]: Access = 3583, Miss = 187, Miss_rate = 0.052, Pending_hits = 117, Reservation_fails = 509
L2_total_cache_accesses = 43603
L2_total_cache_misses = 2224
L2_total_cache_miss_rate = 0.0510
L2_total_cache_pending_hits = 1335
L2_total_cache_reservation_fails = 1484
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1294
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1573
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 397
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 95
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1087
L2_cache_data_port_util = 0.256
L2_cache_fill_port_util = 0.018

icnt_total_pkts_mem_to_simt=87881
icnt_total_pkts_simt_to_mem=141451
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 21.0103
	minimum = 6
	maximum = 146
Network latency average = 16.339
	minimum = 6
	maximum = 126
Slowest packet = 86315
Flit latency average = 15.3505
	minimum = 6
	maximum = 122
Slowest flit = 226305
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0109935
	minimum = 0 (at node 1)
	maximum = 0.0264295 (at node 11)
Accepted packet rate average = 0.0109935
	minimum = 0 (at node 1)
	maximum = 0.0264295 (at node 11)
Injected flit rate average = 0.0329804
	minimum = 0 (at node 1)
	maximum = 0.0599746 (at node 15)
Accepted flit rate average= 0.0329804
	minimum = 0 (at node 1)
	maximum = 0.0996188 (at node 11)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 20.6344 (4 samples)
	minimum = 6 (4 samples)
	maximum = 158.5 (4 samples)
Network latency average = 15.5545 (4 samples)
	minimum = 6 (4 samples)
	maximum = 141.75 (4 samples)
Flit latency average = 14.0095 (4 samples)
	minimum = 6 (4 samples)
	maximum = 139.25 (4 samples)
Fragmentation average = 0.020832 (4 samples)
	minimum = 0 (4 samples)
	maximum = 63.5 (4 samples)
Injected packet rate average = 0.0480991 (4 samples)
	minimum = 0.0338957 (4 samples)
	maximum = 0.0719265 (4 samples)
Accepted packet rate average = 0.0480991 (4 samples)
	minimum = 0.0338957 (4 samples)
	maximum = 0.0719265 (4 samples)
Injected flit rate average = 0.128113 (4 samples)
	minimum = 0.0809096 (4 samples)
	maximum = 0.229977 (4 samples)
Accepted flit rate average = 0.128113 (4 samples)
	minimum = 0.0718749 (4 samples)
	maximum = 0.193801 (4 samples)
Injected packet size average = 2.66352 (4 samples)
Accepted packet size average = 2.66352 (4 samples)
Hops average = 1 (4 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 34 sec (34 sec)
gpgpu_simulation_rate = 124622 (inst/sec)
gpgpu_simulation_rate = 1224 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,41618)
GPGPU-Sim uArch: Shader 2 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,41618)
GPGPU-Sim uArch: Shader 3 bind to kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,41618)
GPGPU-Sim PTX: 4400000 instructions simulated : ctaid=(2,0,0) tid=(151,0,0)
GPGPU-Sim uArch: cycles simulated: 42118  inst.: 4267108 (ipc=59.9) sim_rate=121917 (inst/sec) elapsed = 0:0:00:35 / Sat Jul 28 12:18:40 2018
GPGPU-Sim PTX: 4500000 instructions simulated : ctaid=(2,0,0) tid=(119,0,0)
GPGPU-Sim PTX: 4600000 instructions simulated : ctaid=(0,0,0) tid=(151,0,0)
GPGPU-Sim PTX: 4700000 instructions simulated : ctaid=(1,0,0) tid=(311,0,0)
GPGPU-Sim uArch: cycles simulated: 44618  inst.: 4547236 (ipc=103.4) sim_rate=126312 (inst/sec) elapsed = 0:0:00:36 / Sat Jul 28 12:18:41 2018
GPGPU-Sim PTX: 4800000 instructions simulated : ctaid=(1,0,0) tid=(503,0,0)
GPGPU-Sim PTX: 4900000 instructions simulated : ctaid=(1,0,0) tid=(247,0,0)
GPGPU-Sim PTX: 5000000 instructions simulated : ctaid=(0,0,0) tid=(407,0,0)
GPGPU-Sim PTX: 5100000 instructions simulated : ctaid=(0,0,0) tid=(87,0,0)
GPGPU-Sim uArch: cycles simulated: 47118  inst.: 4859300 (ipc=113.1) sim_rate=131332 (inst/sec) elapsed = 0:0:00:37 / Sat Jul 28 12:18:42 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5607,41618), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 5200000 instructions simulated : ctaid=(0,0,0) tid=(471,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7040,41618), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7044,41618), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 5 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 2.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 5 
gpu_sim_cycle = 7045
gpu_sim_insn = 692480
gpu_ipc =      98.2938
gpu_tot_sim_cycle = 48663
gpu_tot_sim_insn = 4929636
gpu_tot_ipc =     101.3015
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 4964
gpu_stall_icnt2sh    = 31088
gpu_total_sim_rate=133233

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 101074
	L1I_total_cache_misses = 2252
	L1I_total_cache_miss_rate = 0.0223
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 4900, Miss = 2388, Miss_rate = 0.487, Pending_hits = 59, Reservation_fails = 16189
	L1D_cache_core[1]: Access = 7645, Miss = 3369, Miss_rate = 0.441, Pending_hits = 79, Reservation_fails = 18158
	L1D_cache_core[2]: Access = 6660, Miss = 2892, Miss_rate = 0.434, Pending_hits = 73, Reservation_fails = 16826
	L1D_cache_core[3]: Access = 5796, Miss = 2819, Miss_rate = 0.486, Pending_hits = 90, Reservation_fails = 19009
	L1D_cache_core[4]: Access = 5456, Miss = 2715, Miss_rate = 0.498, Pending_hits = 93, Reservation_fails = 19355
	L1D_cache_core[5]: Access = 5612, Miss = 2744, Miss_rate = 0.489, Pending_hits = 89, Reservation_fails = 18879
	L1D_cache_core[6]: Access = 5800, Miss = 3003, Miss_rate = 0.518, Pending_hits = 112, Reservation_fails = 18301
	L1D_cache_core[7]: Access = 5396, Miss = 2865, Miss_rate = 0.531, Pending_hits = 90, Reservation_fails = 18238
	L1D_cache_core[8]: Access = 5514, Miss = 2830, Miss_rate = 0.513, Pending_hits = 103, Reservation_fails = 17752
	L1D_cache_core[9]: Access = 5424, Miss = 2744, Miss_rate = 0.506, Pending_hits = 96, Reservation_fails = 18029
	L1D_cache_core[10]: Access = 5680, Miss = 2742, Miss_rate = 0.483, Pending_hits = 74, Reservation_fails = 17962
	L1D_cache_core[11]: Access = 5938, Miss = 2912, Miss_rate = 0.490, Pending_hits = 99, Reservation_fails = 18547
	L1D_cache_core[12]: Access = 6454, Miss = 2730, Miss_rate = 0.423, Pending_hits = 131, Reservation_fails = 16859
	L1D_cache_core[13]: Access = 6510, Miss = 2816, Miss_rate = 0.433, Pending_hits = 119, Reservation_fails = 18782
	L1D_cache_core[14]: Access = 6296, Miss = 2668, Miss_rate = 0.424, Pending_hits = 117, Reservation_fails = 17943
	L1D_total_cache_accesses = 89081
	L1D_total_cache_misses = 42237
	L1D_total_cache_miss_rate = 0.4741
	L1D_total_cache_pending_hits = 1424
	L1D_total_cache_reservation_fails = 270829
	L1D_cache_data_port_util = 0.097
	L1D_cache_fill_port_util = 0.024
L1C_cache:
	L1C_total_cache_accesses = 6008
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0746
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 43219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1339
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 10997
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 120142
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 5560
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 31240
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 150687
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 98822
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2252
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
744, 744, 744, 744, 744, 744, 744, 744, 472, 472, 352, 352, 352, 352, 317, 317, 
gpgpu_n_tot_thrd_icount = 5829824
gpgpu_n_tot_w_icount = 182182
gpgpu_n_stall_shd_mem = 322342
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 10997
gpgpu_n_mem_write_global = 33526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 668480
gpgpu_n_store_insn = 351680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 178432
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 322342
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:493265	W0_Idle:116990	W0_Scoreboard:139395	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:50	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:143488
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 87976 {8:10997,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 3527344 {40:9504,72:1872,136:22150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 1495592 {136:10997,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 268208 {8:33526,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 642 
averagemflatency = 243 
max_icnt2mem_latency = 280 
max_icnt2sh_latency = 48662 
mrq_lat_table:1795 	296 	970 	434 	592 	488 	292 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	30305 	14038 	195 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	3514 	3073 	5303 	26477 	6309 	24 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	3106 	5867 	1950 	86 	3 	0 	0 	0 	105 	332 	6368 	22710 	4011 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	49 	38 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:         4         1         0         0        20        20        58        54         0         0         0         0        32        32        12        12 
dram[1]:         3         2         0         0        20        20        58        54         0         0         0         0        32        32        12        10 
dram[2]:         2         1         0         0        20        24        58        54         0         0         0         0        32        32        12        10 
dram[3]:         2         0         0         0        20        24        58        54         0         0         0         0        32        32        12        10 
dram[4]:         2         0         0         0        20        24        58        54         0         0         0         0        32        32        12        10 
dram[5]:         0         3         0         0        20        24        55        54         0         0         0         0        32        32        12        10 
maximum service time to same row:
dram[0]:      1852      2234      1382      2376      3004      3233      2668      2640      1345      1355      1369      1349      1400      1485      2635      9093 
dram[1]:      2205      1854      1415      1504      3016      3238      2673      2643      1344      1400      1365      1374      1397      1478      3952      2279 
dram[2]:      1916      1345      1558      1525      3040      2920      2618      2652      1344      1486      1356      1482      1394      1553      4971      2276 
dram[3]:      1625      2421      1735      1570      2987      2974      2622      2648      1340      1397      1352      1382      1478      1428      5966      2295 
dram[4]:      1345      2417      1926      1294      2903      2992      3863      2652      1362      1415      1356      1382      1474      1419      6923      2290 
dram[5]:      2471      2196      2123      1332      3214      2945      2636      2664      1358      1496      1352      1507      1657      1355      8017      2308 
average row accesses per activate:
dram[0]: 30.500000 29.500000 64.000000 64.000000 42.000000 42.000000 35.000000 33.000000  2.000000  4.000000 32.000000 32.000000 25.000000 25.500000 17.333334 16.666666 
dram[1]: 29.500000 30.000000 64.000000 64.000000 42.000000 42.000000 35.000000 32.000000  2.000000  4.000000 32.000000 32.000000 25.000000 26.000000 13.250000 23.000000 
dram[2]: 29.000000 29.500000 64.000000 64.000000 42.000000 44.000000 35.000000 32.000000  4.000000  4.000000 32.000000 32.000000 25.000000 26.000000 17.333334 25.000000 
dram[3]: 29.000000 58.000000 64.000000 64.000000 42.000000 44.000000 35.000000 32.000000  4.000000  4.000000 32.000000 32.000000 25.000000 26.000000 17.333334 25.000000 
dram[4]: 29.000000 58.000000 64.000000 64.000000 42.000000 44.000000 35.000000 31.000000  4.000000  4.000000 32.000000 32.000000 25.000000 26.000000 17.333334 25.000000 
dram[5]: 58.000000 30.500000 64.000000 64.000000 42.000000 44.000000 33.500000 31.000000  4.000000  4.000000 32.000000 32.000000 25.000000 26.000000 16.666666 25.000000 
average row locality = 4944/161 = 30.708075
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        37        33        32        32        42        42        40        38         2         4        32        32        50        51        44        44 
dram[1]:        35        34        32        32        42        42        40        36         2         4        32        32        50        52        45        40 
dram[2]:        34        33        32        32        42        44        40        36         4         4        32        32        50        52        44        42 
dram[3]:        34        32        32        32        42        44        40        36         4         4        32        32        50        52        44        42 
dram[4]:        34        32        32        32        42        44        40        36         4         4        32        32        50        52        44        42 
dram[5]:        32        35        32        32        42        44        39        36         4         4        32        32        50        52        44        42 
total reads: 3314
bank skew: 52/2 = 26.00
chip skew: 555/550 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        42        44        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        42        44        28        26         0         0         0         0         0         0         6         8 
total reads: 1630
min_bank_accesses = 0!
chip skew: 274/270 = 1.01
average mf latency per bank:
dram[0]:        197       159       137       139       135       139       154       154     17187     22369     18956     20470      3294      2530      1009      1124
dram[1]:        155       163       141       139       138       143       154       153     24462     17744     18690     18781      4267      2432      1182       590
dram[2]:        166       162       137       139       136       135       158       151     17333     23399     19468     16639      2106      3044      1192       635
dram[3]:        150       161       137       140       136       133       158       151     23434     17847     17638     18013      2468      3529      1030       572
dram[4]:        154       153       135       142       139       134       153       158     18983     22088     17672     18835      3704      2338       919       601
dram[5]:        168       156       136       142       135       133       155       157     20550     22553     17654     18620      3983      2845       860       619
maximum mf latency per bank:
dram[0]:        495       420       343       348       327       363       340       321       333       389       452       525       575       513       566       555
dram[1]:        370       429       375       336       349       454       341       331       363       383       477       484       642       574       539       522
dram[2]:        516       443       381       381       335       320       314       327       388       442       520       578       549       614       609       595
dram[3]:        368       387       365       374       327       311       336       334       460       374       551       576       545       595       488       496
dram[4]:        397       368       316       363       392       320       304       332       400       368       519       523       552       595       412       546
dram[5]:        460       432       329       367       357       303       314       335       359       478       465       570       469       586       532       534

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=37053 n_nop=35361 n_act=29 n_pre=13 n_req=825 n_rd=1110 n_write=540 bw_util=0.08906
n_activity=7011 dram_eff=0.4707
bk0: 74a 36230i bk1: 66a 36176i bk2: 64a 36114i bk3: 64a 36017i bk4: 84a 35917i bk5: 84a 35812i bk6: 80a 36306i bk7: 76a 36297i bk8: 4a 37017i bk9: 8a 37003i bk10: 64a 36849i bk11: 64a 36792i bk12: 100a 36641i bk13: 102a 36532i bk14: 88a 36562i bk15: 88a 36516i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.274715
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=37053 n_nop=35373 n_act=28 n_pre=12 n_req=820 n_rd=1100 n_write=540 bw_util=0.08852
n_activity=6961 dram_eff=0.4712
bk0: 70a 36216i bk1: 68a 36184i bk2: 64a 35956i bk3: 64a 35964i bk4: 84a 35897i bk5: 84a 35798i bk6: 80a 36283i bk7: 72a 36279i bk8: 4a 37033i bk9: 8a 37004i bk10: 64a 36824i bk11: 64a 36801i bk12: 100a 36604i bk13: 104a 36591i bk14: 90a 36474i bk15: 80a 36489i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.327153
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=37053 n_nop=35361 n_act=27 n_pre=11 n_req=827 n_rd=1106 n_write=548 bw_util=0.08928
n_activity=7016 dram_eff=0.4715
bk0: 68a 36220i bk1: 66a 36167i bk2: 64a 36049i bk3: 64a 36007i bk4: 84a 35866i bk5: 88a 35894i bk6: 80a 36211i bk7: 72a 36249i bk8: 8a 37019i bk9: 8a 37012i bk10: 64a 36871i bk11: 64a 36872i bk12: 100a 36723i bk13: 104a 36661i bk14: 88a 36588i bk15: 84a 36410i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.263838
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents
MSHR: tag=0x80051d80, atomic=0 1 entries : 0x7ff9977161f0 :  mf: uid=468621, sid01:w15, part=3, addr=0x80051d80, load , size=128, unknown  status = IN_PARTITION_DRAM (48661), 

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=37053 n_nop=35365 n_act=26 n_pre=10 n_req=826 n_rd=1104 n_write=548 bw_util=0.08917
n_activity=7016 dram_eff=0.4709
bk0: 68a 36409i bk1: 64a 36161i bk2: 64a 36021i bk3: 64a 35958i bk4: 84a 35794i bk5: 88a 35885i bk6: 80a 36235i bk7: 72a 36323i bk8: 8a 37022i bk9: 8a 37019i bk10: 64a 36834i bk11: 64a 36772i bk12: 100a 36653i bk13: 104a 36568i bk14: 88a 36621i bk15: 84a 36471i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.257388
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=37053 n_nop=35369 n_act=26 n_pre=10 n_req=824 n_rd=1104 n_write=544 bw_util=0.08895
n_activity=7090 dram_eff=0.4649
bk0: 68a 36316i bk1: 64a 36220i bk2: 64a 36108i bk3: 64a 36027i bk4: 84a 35795i bk5: 88a 35884i bk6: 80a 36343i bk7: 72a 36393i bk8: 8a 37014i bk9: 8a 37022i bk10: 64a 36829i bk11: 64a 36767i bk12: 100a 36637i bk13: 104a 36483i bk14: 88a 36610i bk15: 84a 36452i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.284134
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x8005e580, atomic=0 1 entries : 0x7ff9975e83f0 :  mf: uid=468622, sid02:w15, part=5, addr=0x8005e580, load , size=128, unknown  status = IN_PARTITION_DRAM (48662), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=37053 n_nop=35374 n_act=26 n_pre=10 n_req=822 n_rd=1103 n_write=540 bw_util=0.08868
n_activity=7020 dram_eff=0.4681
bk0: 64a 36206i bk1: 70a 36147i bk2: 64a 36103i bk3: 64a 36031i bk4: 83a 35881i bk5: 88a 35894i bk6: 78a 36374i bk7: 72a 36347i bk8: 8a 37007i bk9: 8a 37022i bk10: 64a 36887i bk11: 64a 36866i bk12: 100a 36783i bk13: 104a 36658i bk14: 88a 36587i bk15: 84a 36439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.228672

========= L2 cache stats =========
L2_cache_bank[0]: Access = 3739, Miss = 279, Miss_rate = 0.075, Pending_hits = 114, Reservation_fails = 448
L2_cache_bank[1]: Access = 3867, Miss = 276, Miss_rate = 0.071, Pending_hits = 109, Reservation_fails = 115
L2_cache_bank[2]: Access = 3905, Miss = 278, Miss_rate = 0.071, Pending_hits = 108, Reservation_fails = 192
L2_cache_bank[3]: Access = 3643, Miss = 272, Miss_rate = 0.075, Pending_hits = 109, Reservation_fails = 88
L2_cache_bank[4]: Access = 3711, Miss = 278, Miss_rate = 0.075, Pending_hits = 122, Reservation_fails = 37
L2_cache_bank[5]: Access = 3564, Miss = 275, Miss_rate = 0.077, Pending_hits = 106, Reservation_fails = 95
L2_cache_bank[6]: Access = 3578, Miss = 278, Miss_rate = 0.078, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[7]: Access = 3708, Miss = 274, Miss_rate = 0.074, Pending_hits = 107, Reservation_fails = 0
L2_cache_bank[8]: Access = 3779, Miss = 278, Miss_rate = 0.074, Pending_hits = 114, Reservation_fails = 0
L2_cache_bank[9]: Access = 3668, Miss = 274, Miss_rate = 0.075, Pending_hits = 103, Reservation_fails = 0
L2_cache_bank[10]: Access = 3865, Miss = 275, Miss_rate = 0.071, Pending_hits = 112, Reservation_fails = 0
L2_cache_bank[11]: Access = 3673, Miss = 277, Miss_rate = 0.075, Pending_hits = 117, Reservation_fails = 509
L2_total_cache_accesses = 44700
L2_total_cache_misses = 3314
L2_total_cache_miss_rate = 0.0741
L2_total_cache_pending_hits = 1335
L2_total_cache_reservation_fails = 1484
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 8040
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 1294
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 1663
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 397
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 31896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1087
L2_cache_data_port_util = 0.219
L2_cache_fill_port_util = 0.023

icnt_total_pkts_mem_to_simt=89366
icnt_total_pkts_simt_to_mem=146548
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.96354
	minimum = 6
	maximum = 67
Network latency average = 8.63902
	minimum = 6
	maximum = 67
Slowest packet = 87523
Flit latency average = 6.86509
	minimum = 6
	maximum = 63
Slowest flit = 230365
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0115343
	minimum = 0 (at node 0)
	maximum = 0.0618879 (at node 1)
Accepted packet rate average = 0.0115343
	minimum = 0 (at node 0)
	maximum = 0.0618879 (at node 1)
Injected flit rate average = 0.0346029
	minimum = 0 (at node 0)
	maximum = 0.288999 (at node 1)
Accepted flit rate average= 0.0346029
	minimum = 0 (at node 0)
	maximum = 0.0823279 (at node 1)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.3003 (5 samples)
	minimum = 6 (5 samples)
	maximum = 140.2 (5 samples)
Network latency average = 14.1714 (5 samples)
	minimum = 6 (5 samples)
	maximum = 126.8 (5 samples)
Flit latency average = 12.5806 (5 samples)
	minimum = 6 (5 samples)
	maximum = 124 (5 samples)
Fragmentation average = 0.0166656 (5 samples)
	minimum = 0 (5 samples)
	maximum = 50.8 (5 samples)
Injected packet rate average = 0.0407861 (5 samples)
	minimum = 0.0271165 (5 samples)
	maximum = 0.0699188 (5 samples)
Accepted packet rate average = 0.0407861 (5 samples)
	minimum = 0.0271165 (5 samples)
	maximum = 0.0699188 (5 samples)
Injected flit rate average = 0.109411 (5 samples)
	minimum = 0.0647277 (5 samples)
	maximum = 0.241782 (5 samples)
Accepted flit rate average = 0.109411 (5 samples)
	minimum = 0.0574999 (5 samples)
	maximum = 0.171506 (5 samples)
Injected packet size average = 2.68255 (5 samples)
Accepted packet size average = 2.68255 (5 samples)
Hops average = 1 (5 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 0 min, 37 sec (37 sec)
gpgpu_simulation_rate = 133233 (inst/sec)
gpgpu_simulation_rate = 1315 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,48663)
GPGPU-Sim uArch: Shader 5 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,48663)
GPGPU-Sim uArch: Shader 6 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,48663)
GPGPU-Sim uArch: Shader 7 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,48663)
GPGPU-Sim uArch: Shader 8 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,48663)
GPGPU-Sim uArch: Shader 9 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,48663)
GPGPU-Sim uArch: Shader 10 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,48663)
GPGPU-Sim uArch: Shader 11 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,48663)
GPGPU-Sim uArch: Shader 12 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,48663)
GPGPU-Sim uArch: Shader 13 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,48663)
GPGPU-Sim uArch: Shader 14 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,48663)
GPGPU-Sim uArch: Shader 0 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,48663)
GPGPU-Sim uArch: Shader 1 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,48663)
GPGPU-Sim uArch: Shader 2 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,48663)
GPGPU-Sim uArch: Shader 3 bind to kernel 6 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,48663)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,48663)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,48663)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,48663)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,48663)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,48663)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,48663)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,48663)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,48663)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,48663)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,48663)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,48663)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,48663)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,48663)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,48663)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,48663)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,48663)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,48663)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,48663)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,48663)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,48663)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,48663)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,48663)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,48663)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,48663)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,48663)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,48663)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,48663)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,48663)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,48663)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,48663)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,48663)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,48663)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,48663)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,48663)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,48663)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,48663)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,48663)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,48663)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,48663)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,48663)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,48663)
GPGPU-Sim PTX: 5300000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 49163  inst.: 5072860 (ipc=286.4) sim_rate=133496 (inst/sec) elapsed = 0:0:00:38 / Sat Jul 28 12:18:43 2018
GPGPU-Sim PTX: 5400000 instructions simulated : ctaid=(3,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 50663  inst.: 5190540 (ipc=130.5) sim_rate=133090 (inst/sec) elapsed = 0:0:00:39 / Sat Jul 28 12:18:44 2018
GPGPU-Sim PTX: 5500000 instructions simulated : ctaid=(3,7,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 51663  inst.: 5277388 (ipc=115.9) sim_rate=131934 (inst/sec) elapsed = 0:0:00:40 / Sat Jul 28 12:18:45 2018
GPGPU-Sim PTX: 5600000 instructions simulated : ctaid=(2,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 52663  inst.: 5363692 (ipc=108.5) sim_rate=130821 (inst/sec) elapsed = 0:0:00:41 / Sat Jul 28 12:18:46 2018
GPGPU-Sim PTX: 5700000 instructions simulated : ctaid=(2,4,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 53663  inst.: 5455508 (ipc=105.2) sim_rate=129893 (inst/sec) elapsed = 0:0:00:42 / Sat Jul 28 12:18:47 2018
GPGPU-Sim PTX: 5800000 instructions simulated : ctaid=(2,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 55163  inst.: 5589932 (ipc=101.6) sim_rate=129998 (inst/sec) elapsed = 0:0:00:43 / Sat Jul 28 12:18:48 2018
GPGPU-Sim PTX: 5900000 instructions simulated : ctaid=(5,1,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 56163  inst.: 5678924 (ipc=99.9) sim_rate=129066 (inst/sec) elapsed = 0:0:00:44 / Sat Jul 28 12:18:49 2018
GPGPU-Sim PTX: 6000000 instructions simulated : ctaid=(2,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 56663  inst.: 5725692 (ipc=99.5) sim_rate=127237 (inst/sec) elapsed = 0:0:00:45 / Sat Jul 28 12:18:50 2018
GPGPU-Sim PTX: 6100000 instructions simulated : ctaid=(5,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 57663  inst.: 5816092 (ipc=98.5) sim_rate=126436 (inst/sec) elapsed = 0:0:00:46 / Sat Jul 28 12:18:51 2018
GPGPU-Sim uArch: cycles simulated: 58663  inst.: 5908124 (ipc=97.8) sim_rate=125704 (inst/sec) elapsed = 0:0:00:47 / Sat Jul 28 12:18:52 2018
GPGPU-Sim PTX: 6200000 instructions simulated : ctaid=(2,5,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 59663  inst.: 5995652 (ipc=96.9) sim_rate=124909 (inst/sec) elapsed = 0:0:00:48 / Sat Jul 28 12:18:53 2018
GPGPU-Sim PTX: 6300000 instructions simulated : ctaid=(4,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 60663  inst.: 6086508 (ipc=96.4) sim_rate=124214 (inst/sec) elapsed = 0:0:00:49 / Sat Jul 28 12:18:54 2018
GPGPU-Sim PTX: 6400000 instructions simulated : ctaid=(3,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 61663  inst.: 6177484 (ipc=96.0) sim_rate=123549 (inst/sec) elapsed = 0:0:00:50 / Sat Jul 28 12:18:55 2018
GPGPU-Sim PTX: 6500000 instructions simulated : ctaid=(5,6,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 62663  inst.: 6260732 (ipc=95.1) sim_rate=122759 (inst/sec) elapsed = 0:0:00:51 / Sat Jul 28 12:18:56 2018
GPGPU-Sim PTX: 6600000 instructions simulated : ctaid=(1,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 63663  inst.: 6344884 (ipc=94.3) sim_rate=122017 (inst/sec) elapsed = 0:0:00:52 / Sat Jul 28 12:18:57 2018
GPGPU-Sim PTX: 6700000 instructions simulated : ctaid=(4,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 64663  inst.: 6434556 (ipc=94.1) sim_rate=121406 (inst/sec) elapsed = 0:0:00:53 / Sat Jul 28 12:18:58 2018
GPGPU-Sim PTX: 6800000 instructions simulated : ctaid=(1,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 66163  inst.: 6568308 (ipc=93.6) sim_rate=121635 (inst/sec) elapsed = 0:0:00:54 / Sat Jul 28 12:18:59 2018
GPGPU-Sim PTX: 6900000 instructions simulated : ctaid=(3,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 67163  inst.: 6660900 (ipc=93.6) sim_rate=121107 (inst/sec) elapsed = 0:0:00:55 / Sat Jul 28 12:19:00 2018
GPGPU-Sim PTX: 7000000 instructions simulated : ctaid=(2,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 68163  inst.: 6751284 (ipc=93.4) sim_rate=120558 (inst/sec) elapsed = 0:0:00:56 / Sat Jul 28 12:19:01 2018
GPGPU-Sim PTX: 7100000 instructions simulated : ctaid=(5,7,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 69163  inst.: 6834788 (ipc=92.9) sim_rate=119908 (inst/sec) elapsed = 0:0:00:57 / Sat Jul 28 12:19:02 2018
GPGPU-Sim PTX: 7200000 instructions simulated : ctaid=(0,6,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 70163  inst.: 6918788 (ipc=92.5) sim_rate=119289 (inst/sec) elapsed = 0:0:00:58 / Sat Jul 28 12:19:03 2018
GPGPU-Sim uArch: cycles simulated: 70663  inst.: 6968300 (ipc=92.7) sim_rate=118106 (inst/sec) elapsed = 0:0:00:59 / Sat Jul 28 12:19:04 2018
GPGPU-Sim PTX: 7300000 instructions simulated : ctaid=(3,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 71663  inst.: 7056020 (ipc=92.5) sim_rate=117600 (inst/sec) elapsed = 0:0:01:00 / Sat Jul 28 12:19:05 2018
GPGPU-Sim uArch: cycles simulated: 72163  inst.: 7102012 (ipc=92.4) sim_rate=116426 (inst/sec) elapsed = 0:0:01:01 / Sat Jul 28 12:19:06 2018
GPGPU-Sim PTX: 7400000 instructions simulated : ctaid=(1,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 73163  inst.: 7195516 (ipc=92.5) sim_rate=116056 (inst/sec) elapsed = 0:0:01:02 / Sat Jul 28 12:19:07 2018
GPGPU-Sim PTX: 7500000 instructions simulated : ctaid=(0,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 74163  inst.: 7278428 (ipc=92.1) sim_rate=115530 (inst/sec) elapsed = 0:0:01:03 / Sat Jul 28 12:19:08 2018
GPGPU-Sim PTX: 7600000 instructions simulated : ctaid=(1,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 75163  inst.: 7369980 (ipc=92.1) sim_rate=115155 (inst/sec) elapsed = 0:0:01:04 / Sat Jul 28 12:19:09 2018
GPGPU-Sim PTX: 7700000 instructions simulated : ctaid=(1,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 75663  inst.: 7415268 (ipc=92.1) sim_rate=114081 (inst/sec) elapsed = 0:0:01:05 / Sat Jul 28 12:19:10 2018
GPGPU-Sim uArch: cycles simulated: 76663  inst.: 7504772 (ipc=92.0) sim_rate=113708 (inst/sec) elapsed = 0:0:01:06 / Sat Jul 28 12:19:11 2018
GPGPU-Sim PTX: 7800000 instructions simulated : ctaid=(3,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 77163  inst.: 7553628 (ipc=92.1) sim_rate=112740 (inst/sec) elapsed = 0:0:01:07 / Sat Jul 28 12:19:12 2018
GPGPU-Sim uArch: cycles simulated: 77663  inst.: 7597596 (ipc=92.0) sim_rate=111729 (inst/sec) elapsed = 0:0:01:08 / Sat Jul 28 12:19:13 2018
GPGPU-Sim PTX: 7900000 instructions simulated : ctaid=(6,4,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 78163  inst.: 7643076 (ipc=92.0) sim_rate=110769 (inst/sec) elapsed = 0:0:01:09 / Sat Jul 28 12:19:14 2018
GPGPU-Sim uArch: cycles simulated: 78663  inst.: 7682308 (ipc=91.8) sim_rate=109747 (inst/sec) elapsed = 0:0:01:10 / Sat Jul 28 12:19:15 2018
GPGPU-Sim PTX: 8000000 instructions simulated : ctaid=(0,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 79163  inst.: 7726460 (ipc=91.7) sim_rate=108823 (inst/sec) elapsed = 0:0:01:11 / Sat Jul 28 12:19:16 2018
GPGPU-Sim uArch: cycles simulated: 79663  inst.: 7775300 (ipc=91.8) sim_rate=107990 (inst/sec) elapsed = 0:0:01:12 / Sat Jul 28 12:19:17 2018
GPGPU-Sim PTX: 8100000 instructions simulated : ctaid=(3,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 80663  inst.: 7861916 (ipc=91.6) sim_rate=107697 (inst/sec) elapsed = 0:0:01:13 / Sat Jul 28 12:19:18 2018
GPGPU-Sim uArch: cycles simulated: 81163  inst.: 7908300 (ipc=91.7) sim_rate=106868 (inst/sec) elapsed = 0:0:01:14 / Sat Jul 28 12:19:19 2018
GPGPU-Sim PTX: 8200000 instructions simulated : ctaid=(2,7,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 82163  inst.: 8000220 (ipc=91.7) sim_rate=106669 (inst/sec) elapsed = 0:0:01:15 / Sat Jul 28 12:19:20 2018
GPGPU-Sim PTX: 8300000 instructions simulated : ctaid=(5,1,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 82663  inst.: 8040580 (ipc=91.5) sim_rate=105797 (inst/sec) elapsed = 0:0:01:16 / Sat Jul 28 12:19:21 2018
GPGPU-Sim PTX: 8400000 instructions simulated : ctaid=(2,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 83663  inst.: 8130012 (ipc=91.4) sim_rate=105584 (inst/sec) elapsed = 0:0:01:17 / Sat Jul 28 12:19:22 2018
GPGPU-Sim uArch: cycles simulated: 84163  inst.: 8174180 (ipc=91.4) sim_rate=104797 (inst/sec) elapsed = 0:0:01:18 / Sat Jul 28 12:19:23 2018
GPGPU-Sim PTX: 8500000 instructions simulated : ctaid=(0,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 85163  inst.: 8261020 (ipc=91.3) sim_rate=104569 (inst/sec) elapsed = 0:0:01:19 / Sat Jul 28 12:19:24 2018
GPGPU-Sim uArch: cycles simulated: 85663  inst.: 8307660 (ipc=91.3) sim_rate=103845 (inst/sec) elapsed = 0:0:01:20 / Sat Jul 28 12:19:25 2018
GPGPU-Sim PTX: 8600000 instructions simulated : ctaid=(0,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 86163  inst.: 8354268 (ipc=91.3) sim_rate=103139 (inst/sec) elapsed = 0:0:01:21 / Sat Jul 28 12:19:26 2018
GPGPU-Sim PTX: 8700000 instructions simulated : ctaid=(0,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 87163  inst.: 8441644 (ipc=91.2) sim_rate=102946 (inst/sec) elapsed = 0:0:01:22 / Sat Jul 28 12:19:27 2018
GPGPU-Sim uArch: cycles simulated: 87663  inst.: 8483412 (ipc=91.1) sim_rate=102209 (inst/sec) elapsed = 0:0:01:23 / Sat Jul 28 12:19:28 2018
GPGPU-Sim PTX: 8800000 instructions simulated : ctaid=(3,7,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 88663  inst.: 8574220 (ipc=91.1) sim_rate=102074 (inst/sec) elapsed = 0:0:01:24 / Sat Jul 28 12:19:29 2018
GPGPU-Sim PTX: 8900000 instructions simulated : ctaid=(5,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 89163  inst.: 8616852 (ipc=91.0) sim_rate=101374 (inst/sec) elapsed = 0:0:01:25 / Sat Jul 28 12:19:30 2018
GPGPU-Sim uArch: cycles simulated: 90163  inst.: 8708252 (ipc=91.1) sim_rate=101258 (inst/sec) elapsed = 0:0:01:26 / Sat Jul 28 12:19:31 2018
GPGPU-Sim PTX: 9000000 instructions simulated : ctaid=(2,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 91163  inst.: 8795148 (ipc=91.0) sim_rate=101093 (inst/sec) elapsed = 0:0:01:27 / Sat Jul 28 12:19:32 2018
GPGPU-Sim PTX: 9100000 instructions simulated : ctaid=(2,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 92163  inst.: 8883588 (ipc=90.9) sim_rate=100949 (inst/sec) elapsed = 0:0:01:28 / Sat Jul 28 12:19:33 2018
GPGPU-Sim PTX: 9200000 instructions simulated : ctaid=(5,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 92663  inst.: 8924548 (ipc=90.8) sim_rate=100275 (inst/sec) elapsed = 0:0:01:29 / Sat Jul 28 12:19:34 2018
GPGPU-Sim PTX: 9300000 instructions simulated : ctaid=(5,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 93663  inst.: 9017316 (ipc=90.8) sim_rate=100192 (inst/sec) elapsed = 0:0:01:30 / Sat Jul 28 12:19:35 2018
GPGPU-Sim uArch: cycles simulated: 94163  inst.: 9063140 (ipc=90.8) sim_rate=99594 (inst/sec) elapsed = 0:0:01:31 / Sat Jul 28 12:19:36 2018
GPGPU-Sim PTX: 9400000 instructions simulated : ctaid=(1,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 95163  inst.: 9149276 (ipc=90.7) sim_rate=99448 (inst/sec) elapsed = 0:0:01:32 / Sat Jul 28 12:19:37 2018
GPGPU-Sim uArch: cycles simulated: 95663  inst.: 9192692 (ipc=90.7) sim_rate=98846 (inst/sec) elapsed = 0:0:01:33 / Sat Jul 28 12:19:38 2018
GPGPU-Sim PTX: 9500000 instructions simulated : ctaid=(3,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 96663  inst.: 9287564 (ipc=90.8) sim_rate=98803 (inst/sec) elapsed = 0:0:01:34 / Sat Jul 28 12:19:39 2018
GPGPU-Sim PTX: 9600000 instructions simulated : ctaid=(0,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 97663  inst.: 9373492 (ipc=90.7) sim_rate=98668 (inst/sec) elapsed = 0:0:01:35 / Sat Jul 28 12:19:40 2018
GPGPU-Sim PTX: 9700000 instructions simulated : ctaid=(0,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 98163  inst.: 9420948 (ipc=90.7) sim_rate=98134 (inst/sec) elapsed = 0:0:01:36 / Sat Jul 28 12:19:41 2018
GPGPU-Sim uArch: cycles simulated: 99163  inst.: 9505052 (ipc=90.6) sim_rate=97990 (inst/sec) elapsed = 0:0:01:37 / Sat Jul 28 12:19:42 2018
GPGPU-Sim PTX: 9800000 instructions simulated : ctaid=(2,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 99663  inst.: 9553060 (ipc=90.7) sim_rate=97480 (inst/sec) elapsed = 0:0:01:38 / Sat Jul 28 12:19:43 2018
GPGPU-Sim PTX: 9900000 instructions simulated : ctaid=(1,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 100663  inst.: 9640428 (ipc=90.6) sim_rate=97378 (inst/sec) elapsed = 0:0:01:39 / Sat Jul 28 12:19:44 2018
GPGPU-Sim uArch: cycles simulated: 101163  inst.: 9683124 (ipc=90.5) sim_rate=96831 (inst/sec) elapsed = 0:0:01:40 / Sat Jul 28 12:19:45 2018
GPGPU-Sim PTX: 10000000 instructions simulated : ctaid=(1,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 102163  inst.: 9776628 (ipc=90.6) sim_rate=96798 (inst/sec) elapsed = 0:0:01:41 / Sat Jul 28 12:19:46 2018
GPGPU-Sim PTX: 10100000 instructions simulated : ctaid=(3,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 102663  inst.: 9822196 (ipc=90.6) sim_rate=96296 (inst/sec) elapsed = 0:0:01:42 / Sat Jul 28 12:19:47 2018
GPGPU-Sim PTX: 10200000 instructions simulated : ctaid=(0,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 103663  inst.: 9915060 (ipc=90.6) sim_rate=96262 (inst/sec) elapsed = 0:0:01:43 / Sat Jul 28 12:19:48 2018
GPGPU-Sim uArch: cycles simulated: 104163  inst.: 9958404 (ipc=90.6) sim_rate=95753 (inst/sec) elapsed = 0:0:01:44 / Sat Jul 28 12:19:49 2018
GPGPU-Sim PTX: 10300000 instructions simulated : ctaid=(6,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 105163  inst.: 10043228 (ipc=90.5) sim_rate=95649 (inst/sec) elapsed = 0:0:01:45 / Sat Jul 28 12:19:50 2018
GPGPU-Sim uArch: cycles simulated: 105663  inst.: 10088348 (ipc=90.5) sim_rate=95173 (inst/sec) elapsed = 0:0:01:46 / Sat Jul 28 12:19:51 2018
GPGPU-Sim PTX: 10400000 instructions simulated : ctaid=(2,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 106663  inst.: 10178756 (ipc=90.5) sim_rate=95128 (inst/sec) elapsed = 0:0:01:47 / Sat Jul 28 12:19:52 2018
GPGPU-Sim PTX: 10500000 instructions simulated : ctaid=(4,7,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 107163  inst.: 10223268 (ipc=90.5) sim_rate=94659 (inst/sec) elapsed = 0:0:01:48 / Sat Jul 28 12:19:53 2018
GPGPU-Sim PTX: 10600000 instructions simulated : ctaid=(5,5,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 108163  inst.: 10315972 (ipc=90.5) sim_rate=94641 (inst/sec) elapsed = 0:0:01:49 / Sat Jul 28 12:19:54 2018
GPGPU-Sim uArch: cycles simulated: 109163  inst.: 10400964 (ipc=90.4) sim_rate=94554 (inst/sec) elapsed = 0:0:01:50 / Sat Jul 28 12:19:55 2018
GPGPU-Sim PTX: 10700000 instructions simulated : ctaid=(1,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 109663  inst.: 10446140 (ipc=90.4) sim_rate=94109 (inst/sec) elapsed = 0:0:01:51 / Sat Jul 28 12:19:56 2018
GPGPU-Sim uArch: cycles simulated: 110163  inst.: 10486972 (ipc=90.4) sim_rate=93633 (inst/sec) elapsed = 0:0:01:52 / Sat Jul 28 12:19:57 2018
GPGPU-Sim PTX: 10800000 instructions simulated : ctaid=(1,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 110663  inst.: 10533324 (ipc=90.4) sim_rate=93215 (inst/sec) elapsed = 0:0:01:53 / Sat Jul 28 12:19:58 2018
GPGPU-Sim PTX: 10900000 instructions simulated : ctaid=(2,4,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 111663  inst.: 10623820 (ipc=90.4) sim_rate=93191 (inst/sec) elapsed = 0:0:01:54 / Sat Jul 28 12:19:59 2018
GPGPU-Sim uArch: cycles simulated: 112163  inst.: 10664012 (ipc=90.3) sim_rate=92730 (inst/sec) elapsed = 0:0:01:55 / Sat Jul 28 12:20:00 2018
GPGPU-Sim PTX: 11000000 instructions simulated : ctaid=(4,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 113163  inst.: 10760020 (ipc=90.4) sim_rate=92758 (inst/sec) elapsed = 0:0:01:56 / Sat Jul 28 12:20:01 2018
GPGPU-Sim uArch: cycles simulated: 113663  inst.: 10807988 (ipc=90.4) sim_rate=92375 (inst/sec) elapsed = 0:0:01:57 / Sat Jul 28 12:20:02 2018
GPGPU-Sim PTX: 11100000 instructions simulated : ctaid=(5,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 114163  inst.: 10849484 (ipc=90.4) sim_rate=91944 (inst/sec) elapsed = 0:0:01:58 / Sat Jul 28 12:20:03 2018
GPGPU-Sim uArch: cycles simulated: 114663  inst.: 10896612 (ipc=90.4) sim_rate=91568 (inst/sec) elapsed = 0:0:01:59 / Sat Jul 28 12:20:04 2018
GPGPU-Sim PTX: 11200000 instructions simulated : ctaid=(5,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 115663  inst.: 10986876 (ipc=90.4) sim_rate=91557 (inst/sec) elapsed = 0:0:02:00 / Sat Jul 28 12:20:05 2018
GPGPU-Sim PTX: 11300000 instructions simulated : ctaid=(4,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 116163  inst.: 11032428 (ipc=90.4) sim_rate=91177 (inst/sec) elapsed = 0:0:02:01 / Sat Jul 28 12:20:06 2018
GPGPU-Sim PTX: 11400000 instructions simulated : ctaid=(4,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 117163  inst.: 11122860 (ipc=90.4) sim_rate=91170 (inst/sec) elapsed = 0:0:02:02 / Sat Jul 28 12:20:07 2018
GPGPU-Sim uArch: cycles simulated: 117663  inst.: 11168660 (ipc=90.4) sim_rate=90802 (inst/sec) elapsed = 0:0:02:03 / Sat Jul 28 12:20:08 2018
GPGPU-Sim PTX: 11500000 instructions simulated : ctaid=(6,5,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 118663  inst.: 11255532 (ipc=90.4) sim_rate=90770 (inst/sec) elapsed = 0:0:02:04 / Sat Jul 28 12:20:09 2018
GPGPU-Sim uArch: cycles simulated: 119163  inst.: 11300148 (ipc=90.4) sim_rate=90401 (inst/sec) elapsed = 0:0:02:05 / Sat Jul 28 12:20:10 2018
GPGPU-Sim PTX: 11600000 instructions simulated : ctaid=(0,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 119663  inst.: 11341684 (ipc=90.3) sim_rate=90013 (inst/sec) elapsed = 0:0:02:06 / Sat Jul 28 12:20:11 2018
GPGPU-Sim PTX: 11700000 instructions simulated : ctaid=(1,2,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 120663  inst.: 11428964 (ipc=90.3) sim_rate=89991 (inst/sec) elapsed = 0:0:02:07 / Sat Jul 28 12:20:12 2018
GPGPU-Sim PTX: 11800000 instructions simulated : ctaid=(2,7,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 121663  inst.: 11522924 (ipc=90.3) sim_rate=90022 (inst/sec) elapsed = 0:0:02:08 / Sat Jul 28 12:20:13 2018
GPGPU-Sim uArch: cycles simulated: 122163  inst.: 11567540 (ipc=90.3) sim_rate=89670 (inst/sec) elapsed = 0:0:02:09 / Sat Jul 28 12:20:14 2018
GPGPU-Sim PTX: 11900000 instructions simulated : ctaid=(0,0,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 123163  inst.: 11661364 (ipc=90.4) sim_rate=89702 (inst/sec) elapsed = 0:0:02:10 / Sat Jul 28 12:20:15 2018
GPGPU-Sim uArch: cycles simulated: 123663  inst.: 11702748 (ipc=90.3) sim_rate=89333 (inst/sec) elapsed = 0:0:02:11 / Sat Jul 28 12:20:16 2018
GPGPU-Sim PTX: 12000000 instructions simulated : ctaid=(5,2,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 124663  inst.: 11789060 (ipc=90.3) sim_rate=89311 (inst/sec) elapsed = 0:0:02:12 / Sat Jul 28 12:20:17 2018
GPGPU-Sim PTX: 12100000 instructions simulated : ctaid=(4,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 125163  inst.: 11830748 (ipc=90.2) sim_rate=88952 (inst/sec) elapsed = 0:0:02:13 / Sat Jul 28 12:20:18 2018
GPGPU-Sim uArch: cycles simulated: 125663  inst.: 11878908 (ipc=90.3) sim_rate=88648 (inst/sec) elapsed = 0:0:02:14 / Sat Jul 28 12:20:19 2018
GPGPU-Sim PTX: 12200000 instructions simulated : ctaid=(5,4,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 126163  inst.: 11923028 (ipc=90.2) sim_rate=88318 (inst/sec) elapsed = 0:0:02:15 / Sat Jul 28 12:20:20 2018
GPGPU-Sim PTX: 12300000 instructions simulated : ctaid=(3,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 127163  inst.: 12016196 (ipc=90.3) sim_rate=88354 (inst/sec) elapsed = 0:0:02:16 / Sat Jul 28 12:20:21 2018
GPGPU-Sim uArch: cycles simulated: 127663  inst.: 12060076 (ipc=90.3) sim_rate=88029 (inst/sec) elapsed = 0:0:02:17 / Sat Jul 28 12:20:22 2018
GPGPU-Sim uArch: cycles simulated: 128163  inst.: 12107460 (ipc=90.3) sim_rate=87735 (inst/sec) elapsed = 0:0:02:18 / Sat Jul 28 12:20:23 2018
GPGPU-Sim PTX: 12400000 instructions simulated : ctaid=(0,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 129163  inst.: 12195684 (ipc=90.3) sim_rate=87738 (inst/sec) elapsed = 0:0:02:19 / Sat Jul 28 12:20:24 2018
GPGPU-Sim PTX: 12500000 instructions simulated : ctaid=(3,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 129663  inst.: 12241140 (ipc=90.3) sim_rate=87436 (inst/sec) elapsed = 0:0:02:20 / Sat Jul 28 12:20:25 2018
GPGPU-Sim PTX: 12600000 instructions simulated : ctaid=(2,7,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 130663  inst.: 12330828 (ipc=90.3) sim_rate=87452 (inst/sec) elapsed = 0:0:02:21 / Sat Jul 28 12:20:26 2018
GPGPU-Sim uArch: cycles simulated: 131163  inst.: 12382068 (ipc=90.3) sim_rate=87197 (inst/sec) elapsed = 0:0:02:22 / Sat Jul 28 12:20:27 2018
GPGPU-Sim PTX: 12700000 instructions simulated : ctaid=(2,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 131663  inst.: 12424692 (ipc=90.3) sim_rate=86885 (inst/sec) elapsed = 0:0:02:23 / Sat Jul 28 12:20:28 2018
GPGPU-Sim uArch: cycles simulated: 132163  inst.: 12468684 (ipc=90.3) sim_rate=86588 (inst/sec) elapsed = 0:0:02:24 / Sat Jul 28 12:20:29 2018
GPGPU-Sim PTX: 12800000 instructions simulated : ctaid=(4,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 132663  inst.: 12515852 (ipc=90.3) sim_rate=86316 (inst/sec) elapsed = 0:0:02:25 / Sat Jul 28 12:20:30 2018
GPGPU-Sim uArch: cycles simulated: 133163  inst.: 12563804 (ipc=90.3) sim_rate=86053 (inst/sec) elapsed = 0:0:02:26 / Sat Jul 28 12:20:31 2018
GPGPU-Sim PTX: 12900000 instructions simulated : ctaid=(5,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 134163  inst.: 12641356 (ipc=90.2) sim_rate=85995 (inst/sec) elapsed = 0:0:02:27 / Sat Jul 28 12:20:32 2018
GPGPU-Sim uArch: cycles simulated: 134663  inst.: 12691564 (ipc=90.3) sim_rate=85753 (inst/sec) elapsed = 0:0:02:28 / Sat Jul 28 12:20:33 2018
GPGPU-Sim PTX: 13000000 instructions simulated : ctaid=(0,1,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 135663  inst.: 12780444 (ipc=90.2) sim_rate=85774 (inst/sec) elapsed = 0:0:02:29 / Sat Jul 28 12:20:34 2018
GPGPU-Sim PTX: 13100000 instructions simulated : ctaid=(0,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 136163  inst.: 12826508 (ipc=90.2) sim_rate=85510 (inst/sec) elapsed = 0:0:02:30 / Sat Jul 28 12:20:35 2018
GPGPU-Sim PTX: 13200000 instructions simulated : ctaid=(1,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 137163  inst.: 12917132 (ipc=90.3) sim_rate=85543 (inst/sec) elapsed = 0:0:02:31 / Sat Jul 28 12:20:36 2018
GPGPU-Sim uArch: cycles simulated: 137663  inst.: 12962532 (ipc=90.3) sim_rate=85279 (inst/sec) elapsed = 0:0:02:32 / Sat Jul 28 12:20:37 2018
GPGPU-Sim PTX: 13300000 instructions simulated : ctaid=(0,1,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 138663  inst.: 13048540 (ipc=90.2) sim_rate=85284 (inst/sec) elapsed = 0:0:02:33 / Sat Jul 28 12:20:38 2018
GPGPU-Sim uArch: cycles simulated: 139163  inst.: 13088756 (ipc=90.2) sim_rate=84991 (inst/sec) elapsed = 0:0:02:34 / Sat Jul 28 12:20:39 2018
GPGPU-Sim PTX: 13400000 instructions simulated : ctaid=(2,4,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 140163  inst.: 13182220 (ipc=90.2) sim_rate=85046 (inst/sec) elapsed = 0:0:02:35 / Sat Jul 28 12:20:40 2018
GPGPU-Sim PTX: 13500000 instructions simulated : ctaid=(4,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 140663  inst.: 13227428 (ipc=90.2) sim_rate=84791 (inst/sec) elapsed = 0:0:02:36 / Sat Jul 28 12:20:41 2018
GPGPU-Sim uArch: cycles simulated: 141163  inst.: 13275452 (ipc=90.2) sim_rate=84557 (inst/sec) elapsed = 0:0:02:37 / Sat Jul 28 12:20:42 2018
GPGPU-Sim uArch: cycles simulated: 141663  inst.: 13313020 (ipc=90.1) sim_rate=84259 (inst/sec) elapsed = 0:0:02:38 / Sat Jul 28 12:20:43 2018
GPGPU-Sim PTX: 13600000 instructions simulated : ctaid=(0,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 142163  inst.: 13361796 (ipc=90.2) sim_rate=84036 (inst/sec) elapsed = 0:0:02:39 / Sat Jul 28 12:20:44 2018
GPGPU-Sim PTX: 13700000 instructions simulated : ctaid=(1,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 143163  inst.: 13438556 (ipc=90.0) sim_rate=83990 (inst/sec) elapsed = 0:0:02:40 / Sat Jul 28 12:20:45 2018
GPGPU-Sim uArch: cycles simulated: 143663  inst.: 13487716 (ipc=90.1) sim_rate=83774 (inst/sec) elapsed = 0:0:02:41 / Sat Jul 28 12:20:46 2018
GPGPU-Sim PTX: 13800000 instructions simulated : ctaid=(4,3,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 144663  inst.: 13580452 (ipc=90.1) sim_rate=83829 (inst/sec) elapsed = 0:0:02:42 / Sat Jul 28 12:20:47 2018
GPGPU-Sim PTX: 13900000 instructions simulated : ctaid=(4,3,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 145163  inst.: 13624100 (ipc=90.1) sim_rate=83583 (inst/sec) elapsed = 0:0:02:43 / Sat Jul 28 12:20:48 2018
GPGPU-Sim uArch: cycles simulated: 145663  inst.: 13667004 (ipc=90.1) sim_rate=83335 (inst/sec) elapsed = 0:0:02:44 / Sat Jul 28 12:20:49 2018
GPGPU-Sim PTX: 14000000 instructions simulated : ctaid=(4,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 146663  inst.: 13763268 (ipc=90.1) sim_rate=83413 (inst/sec) elapsed = 0:0:02:45 / Sat Jul 28 12:20:50 2018
GPGPU-Sim uArch: cycles simulated: 147163  inst.: 13803612 (ipc=90.1) sim_rate=83154 (inst/sec) elapsed = 0:0:02:46 / Sat Jul 28 12:20:51 2018
GPGPU-Sim PTX: 14100000 instructions simulated : ctaid=(2,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 148163  inst.: 13895924 (ipc=90.1) sim_rate=83209 (inst/sec) elapsed = 0:0:02:47 / Sat Jul 28 12:20:52 2018
GPGPU-Sim PTX: 14200000 instructions simulated : ctaid=(5,1,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 148663  inst.: 13939220 (ipc=90.1) sim_rate=82971 (inst/sec) elapsed = 0:0:02:48 / Sat Jul 28 12:20:53 2018
GPGPU-Sim PTX: 14300000 instructions simulated : ctaid=(5,5,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 149663  inst.: 14031308 (ipc=90.1) sim_rate=83025 (inst/sec) elapsed = 0:0:02:49 / Sat Jul 28 12:20:54 2018
GPGPU-Sim uArch: cycles simulated: 150163  inst.: 14078828 (ipc=90.1) sim_rate=82816 (inst/sec) elapsed = 0:0:02:50 / Sat Jul 28 12:20:55 2018
GPGPU-Sim PTX: 14400000 instructions simulated : ctaid=(1,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 150663  inst.: 14124228 (ipc=90.1) sim_rate=82597 (inst/sec) elapsed = 0:0:02:51 / Sat Jul 28 12:20:56 2018
GPGPU-Sim PTX: 14500000 instructions simulated : ctaid=(4,4,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 151663  inst.: 14215156 (ipc=90.2) sim_rate=82646 (inst/sec) elapsed = 0:0:02:52 / Sat Jul 28 12:20:57 2018
GPGPU-Sim uArch: cycles simulated: 152163  inst.: 14256940 (ipc=90.1) sim_rate=82410 (inst/sec) elapsed = 0:0:02:53 / Sat Jul 28 12:20:58 2018
GPGPU-Sim PTX: 14600000 instructions simulated : ctaid=(4,3,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 153163  inst.: 14347116 (ipc=90.1) sim_rate=82454 (inst/sec) elapsed = 0:0:02:54 / Sat Jul 28 12:20:59 2018
GPGPU-Sim uArch: cycles simulated: 153663  inst.: 14386772 (ipc=90.1) sim_rate=82210 (inst/sec) elapsed = 0:0:02:55 / Sat Jul 28 12:21:00 2018
GPGPU-Sim PTX: 14700000 instructions simulated : ctaid=(6,6,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 154163  inst.: 14433060 (ipc=90.1) sim_rate=82006 (inst/sec) elapsed = 0:0:02:56 / Sat Jul 28 12:21:01 2018
GPGPU-Sim PTX: 14800000 instructions simulated : ctaid=(0,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 155163  inst.: 14524868 (ipc=90.1) sim_rate=82061 (inst/sec) elapsed = 0:0:02:57 / Sat Jul 28 12:21:02 2018
GPGPU-Sim uArch: cycles simulated: 155663  inst.: 14569596 (ipc=90.1) sim_rate=81851 (inst/sec) elapsed = 0:0:02:58 / Sat Jul 28 12:21:03 2018
GPGPU-Sim PTX: 14900000 instructions simulated : ctaid=(3,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 156163  inst.: 14614228 (ipc=90.1) sim_rate=81643 (inst/sec) elapsed = 0:0:02:59 / Sat Jul 28 12:21:04 2018
GPGPU-Sim uArch: cycles simulated: 157163  inst.: 14699020 (ipc=90.0) sim_rate=81661 (inst/sec) elapsed = 0:0:03:00 / Sat Jul 28 12:21:05 2018
GPGPU-Sim PTX: 15000000 instructions simulated : ctaid=(4,3,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 157663  inst.: 14742124 (ipc=90.0) sim_rate=81448 (inst/sec) elapsed = 0:0:03:01 / Sat Jul 28 12:21:06 2018
GPGPU-Sim PTX: 15100000 instructions simulated : ctaid=(5,6,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 158663  inst.: 14832212 (ipc=90.0) sim_rate=81495 (inst/sec) elapsed = 0:0:03:02 / Sat Jul 28 12:21:07 2018
GPGPU-Sim uArch: cycles simulated: 159163  inst.: 14874788 (ipc=90.0) sim_rate=81282 (inst/sec) elapsed = 0:0:03:03 / Sat Jul 28 12:21:08 2018
GPGPU-Sim PTX: 15200000 instructions simulated : ctaid=(0,2,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 160163  inst.: 14962732 (ipc=90.0) sim_rate=81319 (inst/sec) elapsed = 0:0:03:04 / Sat Jul 28 12:21:09 2018
GPGPU-Sim uArch: cycles simulated: 160663  inst.: 15009884 (ipc=90.0) sim_rate=81134 (inst/sec) elapsed = 0:0:03:05 / Sat Jul 28 12:21:10 2018
GPGPU-Sim PTX: 15300000 instructions simulated : ctaid=(4,1,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 161163  inst.: 15054444 (ipc=90.0) sim_rate=80937 (inst/sec) elapsed = 0:0:03:06 / Sat Jul 28 12:21:11 2018
GPGPU-Sim uArch: cycles simulated: 161663  inst.: 15101620 (ipc=90.0) sim_rate=80757 (inst/sec) elapsed = 0:0:03:07 / Sat Jul 28 12:21:12 2018
GPGPU-Sim PTX: 15400000 instructions simulated : ctaid=(0,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 162163  inst.: 15144916 (ipc=90.0) sim_rate=80558 (inst/sec) elapsed = 0:0:03:08 / Sat Jul 28 12:21:13 2018
GPGPU-Sim PTX: 15500000 instructions simulated : ctaid=(6,1,0) tid=(1,7,0)
GPGPU-Sim uArch: cycles simulated: 163163  inst.: 15235852 (ipc=90.0) sim_rate=80612 (inst/sec) elapsed = 0:0:03:09 / Sat Jul 28 12:21:14 2018
GPGPU-Sim uArch: cycles simulated: 163663  inst.: 15282340 (ipc=90.0) sim_rate=80433 (inst/sec) elapsed = 0:0:03:10 / Sat Jul 28 12:21:15 2018
GPGPU-Sim PTX: 15600000 instructions simulated : ctaid=(3,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 164663  inst.: 15362436 (ipc=89.9) sim_rate=80431 (inst/sec) elapsed = 0:0:03:11 / Sat Jul 28 12:21:16 2018
GPGPU-Sim uArch: cycles simulated: 165163  inst.: 15413988 (ipc=90.0) sim_rate=80281 (inst/sec) elapsed = 0:0:03:12 / Sat Jul 28 12:21:17 2018
GPGPU-Sim PTX: 15700000 instructions simulated : ctaid=(5,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 165663  inst.: 15456460 (ipc=90.0) sim_rate=80085 (inst/sec) elapsed = 0:0:03:13 / Sat Jul 28 12:21:18 2018
GPGPU-Sim PTX: 15800000 instructions simulated : ctaid=(0,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 166663  inst.: 15551780 (ipc=90.0) sim_rate=80163 (inst/sec) elapsed = 0:0:03:14 / Sat Jul 28 12:21:19 2018
GPGPU-Sim uArch: cycles simulated: 167163  inst.: 15596588 (ipc=90.0) sim_rate=79982 (inst/sec) elapsed = 0:0:03:15 / Sat Jul 28 12:21:20 2018
GPGPU-Sim PTX: 15900000 instructions simulated : ctaid=(3,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 167663  inst.: 15643588 (ipc=90.0) sim_rate=79814 (inst/sec) elapsed = 0:0:03:16 / Sat Jul 28 12:21:21 2018
GPGPU-Sim uArch: cycles simulated: 168163  inst.: 15687284 (ipc=90.0) sim_rate=79630 (inst/sec) elapsed = 0:0:03:17 / Sat Jul 28 12:21:22 2018
GPGPU-Sim PTX: 16000000 instructions simulated : ctaid=(2,5,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 168663  inst.: 15733660 (ipc=90.0) sim_rate=79462 (inst/sec) elapsed = 0:0:03:18 / Sat Jul 28 12:21:23 2018
GPGPU-Sim uArch: cycles simulated: 169163  inst.: 15774668 (ipc=90.0) sim_rate=79269 (inst/sec) elapsed = 0:0:03:19 / Sat Jul 28 12:21:24 2018
GPGPU-Sim PTX: 16100000 instructions simulated : ctaid=(4,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 169663  inst.: 15815180 (ipc=90.0) sim_rate=78682 (inst/sec) elapsed = 0:0:03:21 / Sat Jul 28 12:21:26 2018
GPGPU-Sim uArch: cycles simulated: 170163  inst.: 15864316 (ipc=90.0) sim_rate=78536 (inst/sec) elapsed = 0:0:03:22 / Sat Jul 28 12:21:27 2018
GPGPU-Sim uArch: cycles simulated: 170663  inst.: 15906812 (ipc=90.0) sim_rate=78358 (inst/sec) elapsed = 0:0:03:23 / Sat Jul 28 12:21:28 2018
GPGPU-Sim PTX: 16200000 instructions simulated : ctaid=(3,0,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 171163  inst.: 15950196 (ipc=90.0) sim_rate=78187 (inst/sec) elapsed = 0:0:03:24 / Sat Jul 28 12:21:29 2018
GPGPU-Sim PTX: 16300000 instructions simulated : ctaid=(2,6,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 172163  inst.: 16042468 (ipc=90.0) sim_rate=78255 (inst/sec) elapsed = 0:0:03:25 / Sat Jul 28 12:21:30 2018
GPGPU-Sim uArch: cycles simulated: 172663  inst.: 16084332 (ipc=90.0) sim_rate=78079 (inst/sec) elapsed = 0:0:03:26 / Sat Jul 28 12:21:31 2018
GPGPU-Sim PTX: 16400000 instructions simulated : ctaid=(1,7,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 173163  inst.: 16127276 (ipc=89.9) sim_rate=77909 (inst/sec) elapsed = 0:0:03:27 / Sat Jul 28 12:21:32 2018
GPGPU-Sim uArch: cycles simulated: 173663  inst.: 16171700 (ipc=89.9) sim_rate=77748 (inst/sec) elapsed = 0:0:03:28 / Sat Jul 28 12:21:33 2018
GPGPU-Sim PTX: 16500000 instructions simulated : ctaid=(0,0,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 174163  inst.: 16215172 (ipc=89.9) sim_rate=77584 (inst/sec) elapsed = 0:0:03:29 / Sat Jul 28 12:21:34 2018
GPGPU-Sim uArch: cycles simulated: 175163  inst.: 16301644 (ipc=89.9) sim_rate=77626 (inst/sec) elapsed = 0:0:03:30 / Sat Jul 28 12:21:35 2018
GPGPU-Sim PTX: 16600000 instructions simulated : ctaid=(3,0,0) tid=(7,3,0)
GPGPU-Sim uArch: cycles simulated: 176163  inst.: 16391860 (ipc=89.9) sim_rate=77686 (inst/sec) elapsed = 0:0:03:31 / Sat Jul 28 12:21:36 2018
GPGPU-Sim PTX: 16700000 instructions simulated : ctaid=(0,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 176663  inst.: 16435716 (ipc=89.9) sim_rate=77526 (inst/sec) elapsed = 0:0:03:32 / Sat Jul 28 12:21:37 2018
GPGPU-Sim uArch: cycles simulated: 177163  inst.: 16482524 (ipc=89.9) sim_rate=77382 (inst/sec) elapsed = 0:0:03:33 / Sat Jul 28 12:21:38 2018
GPGPU-Sim PTX: 16800000 instructions simulated : ctaid=(3,6,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 177663  inst.: 16528972 (ipc=89.9) sim_rate=77238 (inst/sec) elapsed = 0:0:03:34 / Sat Jul 28 12:21:39 2018
GPGPU-Sim uArch: cycles simulated: 178163  inst.: 16573764 (ipc=89.9) sim_rate=77087 (inst/sec) elapsed = 0:0:03:35 / Sat Jul 28 12:21:40 2018
GPGPU-Sim PTX: 16900000 instructions simulated : ctaid=(3,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 178663  inst.: 16619244 (ipc=89.9) sim_rate=76940 (inst/sec) elapsed = 0:0:03:36 / Sat Jul 28 12:21:41 2018
GPGPU-Sim uArch: cycles simulated: 179163  inst.: 16661260 (ipc=89.9) sim_rate=76780 (inst/sec) elapsed = 0:0:03:37 / Sat Jul 28 12:21:42 2018
GPGPU-Sim PTX: 17000000 instructions simulated : ctaid=(0,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 180163  inst.: 16754732 (ipc=89.9) sim_rate=76856 (inst/sec) elapsed = 0:0:03:38 / Sat Jul 28 12:21:43 2018
GPGPU-Sim uArch: cycles simulated: 180663  inst.: 16799012 (ipc=89.9) sim_rate=76707 (inst/sec) elapsed = 0:0:03:39 / Sat Jul 28 12:21:44 2018
GPGPU-Sim PTX: 17100000 instructions simulated : ctaid=(5,4,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 181663  inst.: 16892836 (ipc=89.9) sim_rate=76785 (inst/sec) elapsed = 0:0:03:40 / Sat Jul 28 12:21:45 2018
GPGPU-Sim PTX: 17200000 instructions simulated : ctaid=(0,2,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 182163  inst.: 16931276 (ipc=89.9) sim_rate=76612 (inst/sec) elapsed = 0:0:03:41 / Sat Jul 28 12:21:46 2018
GPGPU-Sim uArch: cycles simulated: 182663  inst.: 16981260 (ipc=89.9) sim_rate=76492 (inst/sec) elapsed = 0:0:03:42 / Sat Jul 28 12:21:47 2018
GPGPU-Sim PTX: 17300000 instructions simulated : ctaid=(1,0,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 183163  inst.: 17020892 (ipc=89.9) sim_rate=76326 (inst/sec) elapsed = 0:0:03:43 / Sat Jul 28 12:21:48 2018
GPGPU-Sim uArch: cycles simulated: 184163  inst.: 17108748 (ipc=89.9) sim_rate=76378 (inst/sec) elapsed = 0:0:03:44 / Sat Jul 28 12:21:49 2018
GPGPU-Sim PTX: 17400000 instructions simulated : ctaid=(2,2,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 184663  inst.: 17158572 (ipc=89.9) sim_rate=76260 (inst/sec) elapsed = 0:0:03:45 / Sat Jul 28 12:21:50 2018
GPGPU-Sim PTX: 17500000 instructions simulated : ctaid=(2,1,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 185663  inst.: 17253420 (ipc=90.0) sim_rate=76342 (inst/sec) elapsed = 0:0:03:46 / Sat Jul 28 12:21:51 2018
GPGPU-Sim uArch: cycles simulated: 186163  inst.: 17295468 (ipc=89.9) sim_rate=76191 (inst/sec) elapsed = 0:0:03:47 / Sat Jul 28 12:21:52 2018
GPGPU-Sim PTX: 17600000 instructions simulated : ctaid=(2,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 187163  inst.: 17385908 (ipc=89.9) sim_rate=75920 (inst/sec) elapsed = 0:0:03:49 / Sat Jul 28 12:21:54 2018
GPGPU-Sim PTX: 17700000 instructions simulated : ctaid=(1,0,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 187663  inst.: 17431564 (ipc=89.9) sim_rate=75789 (inst/sec) elapsed = 0:0:03:50 / Sat Jul 28 12:21:55 2018
GPGPU-Sim uArch: cycles simulated: 188163  inst.: 17472660 (ipc=89.9) sim_rate=75639 (inst/sec) elapsed = 0:0:03:51 / Sat Jul 28 12:21:56 2018
GPGPU-Sim PTX: 17800000 instructions simulated : ctaid=(0,7,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 189163  inst.: 17566380 (ipc=89.9) sim_rate=75717 (inst/sec) elapsed = 0:0:03:52 / Sat Jul 28 12:21:57 2018
GPGPU-Sim uArch: cycles simulated: 189663  inst.: 17606996 (ipc=89.9) sim_rate=75566 (inst/sec) elapsed = 0:0:03:53 / Sat Jul 28 12:21:58 2018
GPGPU-Sim PTX: 17900000 instructions simulated : ctaid=(1,7,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 190663  inst.: 17698052 (ipc=89.9) sim_rate=75632 (inst/sec) elapsed = 0:0:03:54 / Sat Jul 28 12:21:59 2018
GPGPU-Sim PTX: 18000000 instructions simulated : ctaid=(1,1,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 191663  inst.: 17788540 (ipc=89.9) sim_rate=75695 (inst/sec) elapsed = 0:0:03:55 / Sat Jul 28 12:22:00 2018
GPGPU-Sim PTX: 18100000 instructions simulated : ctaid=(4,5,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 192163  inst.: 17826404 (ipc=89.9) sim_rate=75535 (inst/sec) elapsed = 0:0:03:56 / Sat Jul 28 12:22:01 2018
GPGPU-Sim PTX: 18200000 instructions simulated : ctaid=(2,3,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 193163  inst.: 17921156 (ipc=89.9) sim_rate=75616 (inst/sec) elapsed = 0:0:03:57 / Sat Jul 28 12:22:02 2018
GPGPU-Sim uArch: cycles simulated: 193663  inst.: 17962244 (ipc=89.9) sim_rate=75471 (inst/sec) elapsed = 0:0:03:58 / Sat Jul 28 12:22:03 2018
GPGPU-Sim uArch: cycles simulated: 194163  inst.: 18003628 (ipc=89.9) sim_rate=75328 (inst/sec) elapsed = 0:0:03:59 / Sat Jul 28 12:22:04 2018
GPGPU-Sim PTX: 18300000 instructions simulated : ctaid=(5,7,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 195163  inst.: 18093476 (ipc=89.9) sim_rate=75389 (inst/sec) elapsed = 0:0:04:00 / Sat Jul 28 12:22:05 2018
GPGPU-Sim PTX: 18400000 instructions simulated : ctaid=(1,7,0) tid=(7,1,0)
GPGPU-Sim uArch: cycles simulated: 195663  inst.: 18141780 (ipc=89.9) sim_rate=75277 (inst/sec) elapsed = 0:0:04:01 / Sat Jul 28 12:22:06 2018
GPGPU-Sim PTX: 18500000 instructions simulated : ctaid=(6,4,0) tid=(1,3,0)
GPGPU-Sim uArch: cycles simulated: 196663  inst.: 18229140 (ipc=89.9) sim_rate=75327 (inst/sec) elapsed = 0:0:04:02 / Sat Jul 28 12:22:07 2018
GPGPU-Sim uArch: cycles simulated: 197163  inst.: 18275108 (ipc=89.9) sim_rate=75206 (inst/sec) elapsed = 0:0:04:03 / Sat Jul 28 12:22:08 2018
GPGPU-Sim PTX: 18600000 instructions simulated : ctaid=(2,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 198163  inst.: 18367396 (ipc=89.9) sim_rate=75276 (inst/sec) elapsed = 0:0:04:04 / Sat Jul 28 12:22:09 2018
GPGPU-Sim PTX: 18700000 instructions simulated : ctaid=(0,2,0) tid=(7,0,0)
GPGPU-Sim uArch: cycles simulated: 198663  inst.: 18413780 (ipc=89.9) sim_rate=75158 (inst/sec) elapsed = 0:0:04:05 / Sat Jul 28 12:22:10 2018
GPGPU-Sim uArch: cycles simulated: 199163  inst.: 18455996 (ipc=89.9) sim_rate=75024 (inst/sec) elapsed = 0:0:04:06 / Sat Jul 28 12:22:11 2018
GPGPU-Sim PTX: 18800000 instructions simulated : ctaid=(4,6,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 200163  inst.: 18548228 (ipc=89.9) sim_rate=75094 (inst/sec) elapsed = 0:0:04:07 / Sat Jul 28 12:22:12 2018
GPGPU-Sim uArch: cycles simulated: 200663  inst.: 18595644 (ipc=89.9) sim_rate=74982 (inst/sec) elapsed = 0:0:04:08 / Sat Jul 28 12:22:13 2018
GPGPU-Sim PTX: 18900000 instructions simulated : ctaid=(1,7,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 201663  inst.: 18686404 (ipc=89.9) sim_rate=75045 (inst/sec) elapsed = 0:0:04:09 / Sat Jul 28 12:22:14 2018
GPGPU-Sim PTX: 19000000 instructions simulated : ctaid=(4,3,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 202163  inst.: 18728492 (ipc=89.9) sim_rate=74913 (inst/sec) elapsed = 0:0:04:10 / Sat Jul 28 12:22:15 2018
GPGPU-Sim uArch: cycles simulated: 202663  inst.: 18775564 (ipc=89.9) sim_rate=74803 (inst/sec) elapsed = 0:0:04:11 / Sat Jul 28 12:22:16 2018
GPGPU-Sim PTX: 19100000 instructions simulated : ctaid=(2,6,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 203663  inst.: 18865084 (ipc=89.9) sim_rate=74861 (inst/sec) elapsed = 0:0:04:12 / Sat Jul 28 12:22:17 2018
GPGPU-Sim uArch: cycles simulated: 204163  inst.: 18907556 (ipc=89.9) sim_rate=74733 (inst/sec) elapsed = 0:0:04:13 / Sat Jul 28 12:22:18 2018
GPGPU-Sim PTX: 19200000 instructions simulated : ctaid=(4,6,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 205163  inst.: 18992444 (ipc=89.9) sim_rate=74773 (inst/sec) elapsed = 0:0:04:14 / Sat Jul 28 12:22:19 2018
GPGPU-Sim PTX: 19300000 instructions simulated : ctaid=(5,5,0) tid=(7,4,0)
GPGPU-Sim uArch: cycles simulated: 205663  inst.: 19037124 (ipc=89.9) sim_rate=74655 (inst/sec) elapsed = 0:0:04:15 / Sat Jul 28 12:22:20 2018
GPGPU-Sim PTX: 19400000 instructions simulated : ctaid=(2,0,0) tid=(7,7,0)
GPGPU-Sim uArch: cycles simulated: 206663  inst.: 19124644 (ipc=89.8) sim_rate=74705 (inst/sec) elapsed = 0:0:04:16 / Sat Jul 28 12:22:21 2018
GPGPU-Sim uArch: cycles simulated: 207163  inst.: 19171444 (ipc=89.9) sim_rate=74597 (inst/sec) elapsed = 0:0:04:17 / Sat Jul 28 12:22:22 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (158643,48663), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (158674,48663), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (158735,48663), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (158746,48663), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (158765,48663), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (158807,48663), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (158816,48663), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (158846,48663), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (158880,48663), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (158906,48663), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (158909,48663), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (158913,48663), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (158915,48663), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (158918,48663), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (158919,48663), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (158923,48663), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (158925,48663), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (158935,48663), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (158937,48663), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (158937,48663), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (158940,48663), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (158943,48663), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (158948,48663), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (158978,48663), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (158987,48663), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (158994,48663), 3 CTAs running
GPGPU-Sim uArch: cycles simulated: 207663  inst.: 19207132 (ipc=89.8) sim_rate=74446 (inst/sec) elapsed = 0:0:04:18 / Sat Jul 28 12:22:23 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (159017,48663), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (159017,48663), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #2 (159031,48663), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (159042,48663), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (159042,48663), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (159047,48663), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (159050,48663), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (159051,48663), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (159054,48663), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (159063,48663), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (159093,48663), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (159111,48663), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (159141,48663), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (159178,48663), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 19500000 instructions simulated : ctaid=(3,0,0) tid=(7,5,0)
GPGPU-Sim uArch: cycles simulated: 209163  inst.: 19247148 (ipc=89.2) sim_rate=74313 (inst/sec) elapsed = 0:0:04:19 / Sat Jul 28 12:22:24 2018
GPGPU-Sim uArch: cycles simulated: 211163  inst.: 19300836 (ipc=88.4) sim_rate=74233 (inst/sec) elapsed = 0:0:04:20 / Sat Jul 28 12:22:25 2018
GPGPU-Sim PTX: 19600000 instructions simulated : ctaid=(0,5,0) tid=(7,2,0)
GPGPU-Sim uArch: cycles simulated: 212663  inst.: 19339652 (ipc=87.9) sim_rate=74098 (inst/sec) elapsed = 0:0:04:21 / Sat Jul 28 12:22:26 2018
GPGPU-Sim uArch: cycles simulated: 214663  inst.: 19391884 (ipc=87.1) sim_rate=74014 (inst/sec) elapsed = 0:0:04:22 / Sat Jul 28 12:22:27 2018
GPGPU-Sim PTX: 19700000 instructions simulated : ctaid=(5,0,0) tid=(7,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #3 (167170,48663), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (167378,48663), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (167428,48663), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (167448,48663), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 216663  inst.: 19437252 (ipc=86.4) sim_rate=73905 (inst/sec) elapsed = 0:0:04:23 / Sat Jul 28 12:22:28 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (168592,48663), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (168625,48663), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (168661,48663), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (168685,48663), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #2 (170321,48663), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (170372,48663), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (170580,48663), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (170592,48663), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (171388,48663), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (171409,48663), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (171445,48663), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #3 (171469,48663), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 6 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 7.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 6 
gpu_sim_cycle = 171470
gpu_sim_insn = 14548864
gpu_ipc =      84.8479
gpu_tot_sim_cycle = 220133
gpu_tot_sim_insn = 19478500
gpu_tot_ipc =      88.4851
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 18857
gpu_stall_icnt2sh    = 64604
gpu_total_sim_rate=74062

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 383650
	L1I_total_cache_misses = 2252
	L1I_total_cache_miss_rate = 0.0059
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33302, Miss = 16549, Miss_rate = 0.497, Pending_hits = 2677, Reservation_fails = 39894
	L1D_cache_core[1]: Access = 36548, Miss = 18049, Miss_rate = 0.494, Pending_hits = 2697, Reservation_fails = 39900
	L1D_cache_core[2]: Access = 36064, Miss = 18047, Miss_rate = 0.500, Pending_hits = 2687, Reservation_fails = 31843
	L1D_cache_core[3]: Access = 35887, Miss = 18532, Miss_rate = 0.516, Pending_hits = 2800, Reservation_fails = 47229
	L1D_cache_core[4]: Access = 45244, Miss = 23098, Miss_rate = 0.511, Pending_hits = 3674, Reservation_fails = 62221
	L1D_cache_core[5]: Access = 45400, Miss = 23131, Miss_rate = 0.509, Pending_hits = 3581, Reservation_fails = 65176
	L1D_cache_core[6]: Access = 45588, Miss = 23395, Miss_rate = 0.513, Pending_hits = 3629, Reservation_fails = 60929
	L1D_cache_core[7]: Access = 44497, Miss = 22761, Miss_rate = 0.512, Pending_hits = 3680, Reservation_fails = 64425
	L1D_cache_core[8]: Access = 44613, Miss = 23211, Miss_rate = 0.520, Pending_hits = 3625, Reservation_fails = 68793
	L1D_cache_core[9]: Access = 44026, Miss = 22596, Miss_rate = 0.513, Pending_hits = 3619, Reservation_fails = 71059
	L1D_cache_core[10]: Access = 44278, Miss = 22691, Miss_rate = 0.512, Pending_hits = 3628, Reservation_fails = 57759
	L1D_cache_core[11]: Access = 45726, Miss = 23325, Miss_rate = 0.510, Pending_hits = 3795, Reservation_fails = 58257
	L1D_cache_core[12]: Access = 46242, Miss = 23151, Miss_rate = 0.501, Pending_hits = 3572, Reservation_fails = 63784
	L1D_cache_core[13]: Access = 46298, Miss = 23236, Miss_rate = 0.502, Pending_hits = 3558, Reservation_fails = 64900
	L1D_cache_core[14]: Access = 44896, Miss = 22082, Miss_rate = 0.492, Pending_hits = 3687, Reservation_fails = 62428
	L1D_total_cache_accesses = 638609
	L1D_total_cache_misses = 323854
	L1D_total_cache_miss_rate = 0.5071
	L1D_total_cache_pending_hits = 50909
	L1D_total_cache_reservation_fails = 858597
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 6680
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0671
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50824
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33111
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 250132
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6232
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 2698
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290743
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 608465
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 381398
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2252
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5291, 5291, 5291, 5291, 5291, 5291, 744, 744, 472, 472, 352, 352, 352, 352, 317, 317, 
gpgpu_n_tot_thrd_icount = 22126272
gpgpu_n_tot_w_icount = 691446
gpgpu_n_stall_shd_mem = 1291526
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33110
gpgpu_n_mem_write_global = 293526
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3871680
gpgpu_n_store_insn = 1951680
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 198400
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1291526
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1720718	W0_Idle:123593	W0_Scoreboard:3251337	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72466	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:580336
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 264880 {8:33110,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19687344 {40:161504,72:73872,136:58150,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4502960 {136:33110,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2348208 {8:293526,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 837 
averagemflatency = 201 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 220132 
mrq_lat_table:3454 	460 	983 	449 	606 	505 	292 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	302087 	24209 	355 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17867 	38658 	103541 	158754 	7920 	71 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12682 	17179 	3167 	94 	3 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	128914 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	388 	42 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54         0         0        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:      1852      2234     42276     43772    118967    121888      2668      2640      1345      1355      1369      1349      1400      1485      2635      9093 
dram[1]:      2747      1854     42622     45081    119222    122212      2673      2643      1344      1400      1365      1374      1397      1478      3952      2279 
dram[2]:      1916      1345     42912     45462    120692    122579      2618      2652      1344      1486      1356      1482      1394      1553      4971      2276 
dram[3]:      1625      2421     43202     45819    121066    122962      2622      2648      1340      1397      1352      1382      1478      1428      5966      2295 
dram[4]:      1345      2417     43397     46489    121502    123264      3863      2652      1362      1415      1356      1382      1474      1419      6923      2290 
dram[5]:      2471      2196     43585     46816    121736    123638      2636      2664      1358      1496      1352      1507      1657      1355      8017      2308 
average row accesses per activate:
dram[0]: 31.000000 30.333334 48.000000 48.000000 33.333332 33.333332 35.000000 33.000000  2.000000  4.000000 22.000000 23.000000 27.333334 27.666666 21.000000 20.500000 
dram[1]: 30.333334 30.666666 48.000000 48.000000 33.333332 33.333332 35.000000 32.000000  2.000000  4.000000 22.000000 23.000000 27.333334 28.000000 17.000000 26.000000 
dram[2]: 30.000000 30.333334 48.000000 48.000000 33.333332 34.666668 35.000000 32.000000  4.000000  4.000000 22.000000 23.000000 27.333334 28.000000 21.000000 27.333334 
dram[3]: 30.000000 45.000000 48.000000 48.000000 33.333332 34.000000 35.000000 32.000000  4.000000  4.000000 22.000000 23.000000 27.333334 28.000000 21.000000 27.333334 
dram[4]: 30.000000 45.000000 48.000000 48.000000 33.333332 34.000000 35.000000 31.000000  4.000000  4.000000 23.000000 23.000000 27.333334 28.000000 21.000000 27.333334 
dram[5]: 45.000000 31.000000 48.000000 48.000000 33.333332 34.000000 33.500000 31.000000  4.000000  4.000000 23.000000 23.000000 27.333334 28.000000 20.500000 27.333334 
average row locality = 6826/233 = 29.296137
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        69        65        64        64        58        58        40        38         2         4        44        46        82        83        76        76 
dram[1]:        67        66        64        64        58        58        40        36         2         4        44        46        82        84        77        72 
dram[2]:        66        65        64        64        58        60        40        36         4         4        44        46        82        84        76        74 
dram[3]:        66        64        64        64        58        58        40        36         4         4        44        46        82        84        76        74 
dram[4]:        66        64        64        64        58        58        40        36         4         4        46        46        82        84        76        74 
dram[5]:        64        67        64        64        58        58        39        36         4         4        46        46        82        84        76        74 
total reads: 5196
bank skew: 84/2 = 42.00
chip skew: 869/864 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        42        44        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        42        44        28        26         0         0         0         0         0         0         6         8 
total reads: 1630
min_bank_accesses = 0!
chip skew: 274/270 = 1.01
average mf latency per bank:
dram[0]:       1177      1440      1258      1260       681       693       154       154     17187     22369    102301    103371      2961      2255      1380      1338
dram[1]:       1183      1373      1287      1279       679       685       154       153     24462     17744    102367    101501      3485      2212      1486      1266
dram[2]:       1318      1122      1254      1247       665       647       158       151     17333     23399    103372    100099      1991      2722      1442      1072
dram[3]:       1413      1220      1263      1258       691       589       158       151     23434     17847    108742    109025      2203      3054      1565      1109
dram[4]:       1238      1349      1306      1266       689       589       153       158     18983     22088    121854    102793      3137      2086      1287      1039
dram[5]:       1236      1297      1310      1260       674       593       155       157     20550     22553    116674     92465      3249      2431      1218      1344
maximum mf latency per bank:
dram[0]:        619       473       345       375       353       363       340       321       333       389       712       727       728       663       837       561
dram[1]:        370       493       375       387       350       454       341       331       363       383       612       607       642       612       539       596
dram[2]:        574       443       381       381       360       388       314       327       388       442       550       578       549       614       609       596
dram[3]:        442       387       365       374       353       349       336       334       460       374       551       601       545       661       488       541
dram[4]:        397       409       390       363       396       357       304       332       400       368       524       523       593       595       702       546
dram[5]:        460       432       393       367       375       361       314       335       359       478       634       570       561       586       701       534

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=167615 n_nop=165271 n_act=41 n_pre=25 n_req=1139 n_rd=1738 n_write=540 bw_util=0.02718
n_activity=9518 dram_eff=0.4787
bk0: 138a 166656i bk1: 130a 166593i bk2: 128a 166534i bk3: 128a 166440i bk4: 116a 166406i bk5: 116a 166294i bk6: 80a 166867i bk7: 76a 166858i bk8: 4a 167580i bk9: 8a 167567i bk10: 88a 167349i bk11: 92a 167265i bk12: 164a 167053i bk13: 166a 166954i bk14: 152a 166986i bk15: 152a 166935i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0617009
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=167615 n_nop=165283 n_act=40 n_pre=24 n_req=1134 n_rd=1728 n_write=540 bw_util=0.02706
n_activity=9457 dram_eff=0.4796
bk0: 134a 166641i bk1: 132a 166606i bk2: 128a 166379i bk3: 128a 166387i bk4: 116a 166384i bk5: 116a 166287i bk6: 80a 166842i bk7: 72a 166838i bk8: 4a 167593i bk9: 8a 167567i bk10: 88a 167323i bk11: 92a 167269i bk12: 164a 167019i bk13: 168a 166973i bk14: 154a 166895i bk15: 144a 166912i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0731796
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=167615 n_nop=165271 n_act=39 n_pre=23 n_req=1141 n_rd=1734 n_write=548 bw_util=0.02723
n_activity=9517 dram_eff=0.4796
bk0: 132a 166627i bk1: 130a 166590i bk2: 128a 166472i bk3: 128a 166430i bk4: 116a 166355i bk5: 120a 166383i bk6: 80a 166771i bk7: 72a 166810i bk8: 8a 167581i bk9: 8a 167576i bk10: 88a 167367i bk11: 92a 167349i bk12: 164a 167103i bk13: 168a 167065i bk14: 152a 167013i bk15: 148a 166824i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0587298
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=167615 n_nop=165279 n_act=38 n_pre=22 n_req=1138 n_rd=1728 n_write=548 bw_util=0.02716
n_activity=9483 dram_eff=0.48
bk0: 132a 166828i bk1: 128a 166585i bk2: 128a 166444i bk3: 128a 166379i bk4: 116a 166282i bk5: 116a 166377i bk6: 80a 166792i bk7: 72a 166882i bk8: 8a 167583i bk9: 8a 167584i bk10: 88a 167330i bk11: 92a 167225i bk12: 164a 167051i bk13: 168a 166973i bk14: 152a 167023i bk15: 148a 166877i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0582406
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=167615 n_nop=165279 n_act=38 n_pre=22 n_req=1138 n_rd=1732 n_write=544 bw_util=0.02716
n_activity=9574 dram_eff=0.4755
bk0: 132a 166740i bk1: 128a 166636i bk2: 128a 166529i bk3: 128a 166446i bk4: 116a 166285i bk5: 116a 166380i bk6: 80a 166903i bk7: 72a 166954i bk8: 8a 167576i bk9: 8a 167585i bk10: 92a 167313i bk11: 92a 167232i bk12: 164a 167024i bk13: 168a 166887i bk14: 152a 167017i bk15: 148a 166876i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0637473
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=167615 n_nop=165283 n_act=38 n_pre=22 n_req=1136 n_rd=1732 n_write=540 bw_util=0.02711
n_activity=9520 dram_eff=0.4773
bk0: 128a 166627i bk1: 134a 166573i bk2: 128a 166529i bk3: 128a 166457i bk4: 116a 166368i bk5: 116a 166389i bk6: 78a 166933i bk7: 72a 166908i bk8: 8a 167570i bk9: 8a 167587i bk10: 92a 167369i bk11: 92a 167326i bk12: 164a 167198i bk13: 168a 167071i bk14: 152a 167008i bk15: 148a 166842i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0516601

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26579, Miss = 435, Miss_rate = 0.016, Pending_hits = 394, Reservation_fails = 2469
L2_cache_bank[1]: Access = 27790, Miss = 434, Miss_rate = 0.016, Pending_hits = 386, Reservation_fails = 1914
L2_cache_bank[2]: Access = 26737, Miss = 434, Miss_rate = 0.016, Pending_hits = 393, Reservation_fails = 2148
L2_cache_bank[3]: Access = 27029, Miss = 430, Miss_rate = 0.016, Pending_hits = 385, Reservation_fails = 1989
L2_cache_bank[4]: Access = 25532, Miss = 434, Miss_rate = 0.017, Pending_hits = 407, Reservation_fails = 1532
L2_cache_bank[5]: Access = 25842, Miss = 433, Miss_rate = 0.017, Pending_hits = 388, Reservation_fails = 1678
L2_cache_bank[6]: Access = 26516, Miss = 434, Miss_rate = 0.016, Pending_hits = 390, Reservation_fails = 1251
L2_cache_bank[7]: Access = 27499, Miss = 430, Miss_rate = 0.016, Pending_hits = 383, Reservation_fails = 1903
L2_cache_bank[8]: Access = 31115, Miss = 436, Miss_rate = 0.014, Pending_hits = 387, Reservation_fails = 1868
L2_cache_bank[9]: Access = 26483, Miss = 430, Miss_rate = 0.016, Pending_hits = 371, Reservation_fails = 1633
L2_cache_bank[10]: Access = 30642, Miss = 433, Miss_rate = 0.014, Pending_hits = 384, Reservation_fails = 1812
L2_cache_bank[11]: Access = 25049, Miss = 433, Miss_rate = 0.017, Pending_hits = 378, Reservation_fails = 2002
L2_total_cache_accesses = 326813
L2_total_cache_misses = 5196
L2_total_cache_miss_rate = 0.0159
L2_total_cache_pending_hits = 4646
L2_total_cache_reservation_fails = 22199
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 24960
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4605
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3545
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 21112
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 291896
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1087
L2_cache_data_port_util = 0.241
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=459931
icnt_total_pkts_simt_to_mem=868661
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.569
	minimum = 6
	maximum = 303
Network latency average = 13.1975
	minimum = 6
	maximum = 273
Slowest packet = 91070
Flit latency average = 13.4664
	minimum = 6
	maximum = 269
Slowest flit = 240160
Fragmentation average = 0.0038123
	minimum = 0
	maximum = 181
Injected packet rate average = 0.121871
	minimum = 0.0827317 (at node 0)
	maximum = 0.159421 (at node 23)
Accepted packet rate average = 0.121871
	minimum = 0.0827317 (at node 0)
	maximum = 0.159421 (at node 23)
Injected flit rate average = 0.236015
	minimum = 0.168426 (at node 26)
	maximum = 0.317595 (at node 12)
Accepted flit rate average= 0.236015
	minimum = 0.110398 (at node 0)
	maximum = 0.41311 (at node 23)
Injected packet length average = 1.9366
Accepted packet length average = 1.9366
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.5117 (6 samples)
	minimum = 6 (6 samples)
	maximum = 167.333 (6 samples)
Network latency average = 14.0091 (6 samples)
	minimum = 6 (6 samples)
	maximum = 151.167 (6 samples)
Flit latency average = 12.7282 (6 samples)
	minimum = 6 (6 samples)
	maximum = 148.167 (6 samples)
Fragmentation average = 0.0145234 (6 samples)
	minimum = 0 (6 samples)
	maximum = 72.5 (6 samples)
Injected packet rate average = 0.0543003 (6 samples)
	minimum = 0.0363857 (6 samples)
	maximum = 0.0848359 (6 samples)
Accepted packet rate average = 0.0543003 (6 samples)
	minimum = 0.0363857 (6 samples)
	maximum = 0.0848359 (6 samples)
Injected flit rate average = 0.130512 (6 samples)
	minimum = 0.0820107 (6 samples)
	maximum = 0.254417 (6 samples)
Accepted flit rate average = 0.130512 (6 samples)
	minimum = 0.0663163 (6 samples)
	maximum = 0.211774 (6 samples)
Injected packet size average = 2.40352 (6 samples)
Accepted packet size average = 2.40352 (6 samples)
Hops average = 1 (6 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 23 sec (263 sec)
gpgpu_simulation_rate = 74062 (inst/sec)
gpgpu_simulation_rate = 837 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (7,8,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,220133)
GPGPU-Sim uArch: Shader 1 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,220133)
GPGPU-Sim uArch: Shader 2 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,220133)
GPGPU-Sim uArch: Shader 3 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,220133)
GPGPU-Sim uArch: Shader 4 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,220133)
GPGPU-Sim uArch: Shader 5 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,220133)
GPGPU-Sim uArch: Shader 6 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,220133)
GPGPU-Sim uArch: Shader 7 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,220133)
GPGPU-Sim uArch: Shader 8 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,220133)
GPGPU-Sim uArch: Shader 9 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,220133)
GPGPU-Sim uArch: Shader 10 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,220133)
GPGPU-Sim uArch: Shader 11 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,220133)
GPGPU-Sim uArch: Shader 12 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,220133)
GPGPU-Sim uArch: Shader 13 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,220133)
GPGPU-Sim uArch: Shader 14 bind to kernel 7 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,220133)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,220133)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,220133)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,220133)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,220133)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,220133)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,220133)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,220133)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,220133)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,220133)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,220133)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,220133)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,220133)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,220133)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,220133)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,220133)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,220133)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,220133)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,220133)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,220133)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,220133)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,220133)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,220133)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,220133)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,220133)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,220133)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,220133)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,220133)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,220133)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,220133)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,220133)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,220133)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,220133)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,220133)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,220133)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,220133)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,220133)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,220133)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,220133)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,220133)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,220133)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,220133)
GPGPU-Sim PTX: 19800000 instructions simulated : ctaid=(6,5,0) tid=(7,6,0)
GPGPU-Sim uArch: cycles simulated: 220633  inst.: 19578620 (ipc=200.2) sim_rate=73881 (inst/sec) elapsed = 0:0:04:25 / Sat Jul 28 12:22:30 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (945,220133), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (948,220133), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (954,220133), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (958,220133), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (960,220133), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (974,220133), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #1 (1016,220133), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1024,220133), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1034,220133), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1043,220133), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (1055,220133), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (1058,220133), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (1059,220133), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1061,220133), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1063,220133), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1067,220133), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (1069,220133), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (1071,220133), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1073,220133), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1077,220133), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #1 (1079,220133), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (1093,220133), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (1100,220133), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1100,220133), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (1118,220133), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1119,220133), 3 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (1119,220133), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (1122,220133), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (1124,220133), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (1126,220133), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (1128,220133), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (1132,220133), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1134,220133), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1139,220133), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (1141,220133), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (1143,220133), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1148,220133), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1151,220133), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #2 (1151,220133), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (1152,220133), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (1154,220133), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #1 (1160,220133), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (1163,220133), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (1174,220133), 1 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (1176,220133), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (1178,220133), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #3 (1178,220133), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (1195,220133), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (1205,220133), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (1214,220133), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (1214,220133), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (1217,220133), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (1220,220133), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (1227,220133), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #3 (1229,220133), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (1230,220133), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 7 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 9.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 7 
gpu_sim_cycle = 1231
gpu_sim_insn = 116864
gpu_ipc =      94.9342
gpu_tot_sim_cycle = 221364
gpu_tot_sim_insn = 19595364
gpu_tot_ipc =      88.5210
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22067
gpu_stall_icnt2sh    = 68063
gpu_total_sim_rate=73944

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 385666
	L1I_total_cache_misses = 2252
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33388, Miss = 16589, Miss_rate = 0.497, Pending_hits = 2685, Reservation_fails = 40229
	L1D_cache_core[1]: Access = 36634, Miss = 18089, Miss_rate = 0.494, Pending_hits = 2705, Reservation_fails = 40300
	L1D_cache_core[2]: Access = 36150, Miss = 18087, Miss_rate = 0.500, Pending_hits = 2695, Reservation_fails = 32250
	L1D_cache_core[3]: Access = 35969, Miss = 18570, Miss_rate = 0.516, Pending_hits = 2808, Reservation_fails = 47602
	L1D_cache_core[4]: Access = 45326, Miss = 23137, Miss_rate = 0.510, Pending_hits = 3680, Reservation_fails = 62605
	L1D_cache_core[5]: Access = 45482, Miss = 23170, Miss_rate = 0.509, Pending_hits = 3587, Reservation_fails = 65528
	L1D_cache_core[6]: Access = 45668, Miss = 23433, Miss_rate = 0.513, Pending_hits = 3635, Reservation_fails = 61286
	L1D_cache_core[7]: Access = 44583, Miss = 22801, Miss_rate = 0.511, Pending_hits = 3688, Reservation_fails = 64757
	L1D_cache_core[8]: Access = 44699, Miss = 23251, Miss_rate = 0.520, Pending_hits = 3633, Reservation_fails = 69092
	L1D_cache_core[9]: Access = 44112, Miss = 22636, Miss_rate = 0.513, Pending_hits = 3627, Reservation_fails = 71386
	L1D_cache_core[10]: Access = 44362, Miss = 22730, Miss_rate = 0.512, Pending_hits = 3636, Reservation_fails = 58105
	L1D_cache_core[11]: Access = 45786, Miss = 23353, Miss_rate = 0.510, Pending_hits = 3800, Reservation_fails = 58315
	L1D_cache_core[12]: Access = 46300, Miss = 23179, Miss_rate = 0.501, Pending_hits = 3576, Reservation_fails = 63810
	L1D_cache_core[13]: Access = 46358, Miss = 23265, Miss_rate = 0.502, Pending_hits = 3562, Reservation_fails = 64900
	L1D_cache_core[14]: Access = 44960, Miss = 22112, Miss_rate = 0.492, Pending_hits = 3692, Reservation_fails = 62433
	L1D_total_cache_accesses = 639777
	L1D_total_cache_misses = 324402
	L1D_total_cache_miss_rate = 0.5071
	L1D_total_cache_pending_hits = 51009
	L1D_total_cache_reservation_fails = 862598
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 7128
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0629
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261148
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33659
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 253513
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6680
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290743
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 609085
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 383414
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2252
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5326, 5326, 5326, 5326, 5326, 5326, 779, 779, 472, 472, 352, 352, 352, 352, 317, 317, 
gpgpu_n_tot_thrd_icount = 22251712
gpgpu_n_tot_w_icount = 695366
gpgpu_n_stall_shd_mem = 1296359
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33658
gpgpu_n_mem_write_global = 294046
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3878080
gpgpu_n_store_insn = 1954880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 211968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1296359
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1726562	W0_Idle:131372	W0_Scoreboard:3268792	W1:22	W2:32	W3:44	W4:66	W5:68	W6:66	W7:44	W8:72690	W9:30	W10:28	W11:32	W12:22	W13:8	W14:6	W15:12	W16:38160	W17:4	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:584032
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 269264 {8:33658,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19719664 {40:161808,72:74016,136:58222,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4577488 {136:33658,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352368 {8:294046,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 837 
averagemflatency = 202 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 221363 
mrq_lat_table:3493 	471 	992 	459 	620 	523 	294 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	302592 	24637 	490 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	17943 	38846 	103912 	159146 	7954 	78 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12703 	17548 	3322 	97 	3 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	129434 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	389 	44 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54         0         0        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:      1852      2234     42276     43772    118967    121888      2668      2640      1345      1355      1369      1349      1400      1485      2635      9093 
dram[1]:      2747      1854     42622     45081    119222    122212      2673      2643      1344      1400      1365      1374      1397      1478      3952      2279 
dram[2]:      1916      1345     42912     45462    120692    122579      2618      2652      1344      1486      1356      1482      1394      1553      4971      2276 
dram[3]:      1625      2421     43202     45819    121066    122962      2622      2648      1340      1397      1352      1382      1478      1428      5966      2295 
dram[4]:      1345      2417     43397     46489    121502    123264      3863      2652      1362      1415      1356      1382      1474      1419      6923      2290 
dram[5]:      2471      2196     43585     46816    121736    123638      2636      2664      1358      1496      1352      1507      1657      1355      8017      2308 
average row accesses per activate:
dram[0]: 31.000000 30.333334 48.000000 48.000000 33.333332 33.333332 35.000000 33.000000  2.000000  4.000000 17.333334 18.333334 27.333334 27.666666 21.000000 16.799999 
dram[1]: 30.333334 30.666666 48.000000 48.000000 33.333332 33.333332 35.000000 32.000000  2.000000  4.000000 17.333334 18.666666 27.333334 28.000000 17.000000 26.000000 
dram[2]: 30.000000 30.333334 48.000000 48.000000 33.333332 34.666668 35.000000 32.000000  4.000000  4.000000 17.333334 18.666666 27.333334 28.000000 21.000000 27.333334 
dram[3]: 30.000000 45.000000 48.000000 48.000000 33.333332 34.000000 35.000000 32.000000  4.000000  4.000000 17.333334 18.000000 27.333334 28.000000 21.000000 27.333334 
dram[4]: 30.000000 45.000000 48.000000 48.000000 33.333332 34.000000 35.000000 31.000000  4.000000  4.000000 18.000000 18.000000 27.333334 28.000000 21.000000 27.333334 
dram[5]: 45.000000 31.000000 48.000000 48.000000 33.333332 34.000000 33.500000 31.000000  4.000000  4.000000 18.000000 18.000000 27.333334 28.000000 20.500000 27.333334 
average row locality = 6929/246 = 28.166666
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        69        65        64        64        58        58        40        38         2         4        52        55        82        83        76        78 
dram[1]:        67        66        64        64        58        58        40        36         2         4        52        56        82        84        77        72 
dram[2]:        66        65        64        64        58        60        40        36         4         4        52        56        82        84        76        74 
dram[3]:        66        64        64        64        58        58        40        36         4         4        52        54        82        84        76        74 
dram[4]:        66        64        64        64        58        58        40        36         4         4        54        54        82        84        76        74 
dram[5]:        64        67        64        64        58        58        39        36         4         4        54        54        82        84        76        74 
total reads: 5299
bank skew: 84/2 = 42.00
chip skew: 888/880 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        42        42        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        42        44        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        42        44        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        42        44        28        26         0         0         0         0         0         0         6         8 
total reads: 1630
min_bank_accesses = 0!
chip skew: 274/270 = 1.01
average mf latency per bank:
dram[0]:       1177      1440      1258      1260       681       693       154       154     17187     22369     87047     86986      2961      2255      1380      1483
dram[1]:       1183      1373      1287      1279       679       685       154       153     24462     17744     87099     83948      3485      2212      1486      1266
dram[2]:       1318      1122      1254      1247       665       647       158       151     17333     23399     87938     82805      1991      2722      1442      1072
dram[3]:       1413      1220      1263      1258       691       589       158       151     23434     17847     92542     93354      2203      3054      1565      1109
dram[4]:       1238      1349      1306      1266       689       589       153       158     18983     22088    104247     88020      3137      2086      1287      1039
dram[5]:       1236      1297      1310      1260       674       593       155       157     20550     22553     99832     79211      3249      2431      1218      1344
maximum mf latency per bank:
dram[0]:        619       473       345       375       353       363       340       321       333       389       712       727       728       663       837       668
dram[1]:        370       493       375       387       350       454       341       331       363       383       612       622       642       612       539       596
dram[2]:        574       443       381       381       360       388       314       327       388       442       567       629       549       614       609       596
dram[3]:        442       387       365       374       353       349       336       334       460       374       632       601       545       661       488       541
dram[4]:        397       409       390       363       396       357       304       332       400       368       559       593       593       595       702       546
dram[5]:        460       432       393       367       375       361       314       335       359       478       634       600       561       586       701       534

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=168552 n_nop=166164 n_act=44 n_pre=28 n_req=1158 n_rd=1776 n_write=540 bw_util=0.02748
n_activity=9657 dram_eff=0.4797
bk0: 138a 167592i bk1: 130a 167529i bk2: 128a 167470i bk3: 128a 167376i bk4: 116a 167342i bk5: 116a 167230i bk6: 80a 167803i bk7: 76a 167795i bk8: 4a 168517i bk9: 8a 168507i bk10: 104a 168234i bk11: 110a 168116i bk12: 164a 167989i bk13: 166a 167891i bk14: 152a 167923i bk15: 156a 167855i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0625979
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=168552 n_nop=166180 n_act=42 n_pre=26 n_req=1152 n_rd=1764 n_write=540 bw_util=0.02734
n_activity=9582 dram_eff=0.4809
bk0: 134a 167578i bk1: 132a 167543i bk2: 128a 167316i bk3: 128a 167324i bk4: 116a 167321i bk5: 116a 167224i bk6: 80a 167780i bk7: 72a 167776i bk8: 4a 168531i bk9: 8a 168505i bk10: 104a 168209i bk11: 112a 168127i bk12: 164a 167954i bk13: 168a 167909i bk14: 154a 167831i bk15: 144a 167848i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0735797
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=168552 n_nop=166168 n_act=41 n_pre=25 n_req=1159 n_rd=1770 n_write=548 bw_util=0.0275
n_activity=9648 dram_eff=0.4805
bk0: 132a 167564i bk1: 130a 167527i bk2: 128a 167409i bk3: 128a 167367i bk4: 116a 167292i bk5: 120a 167320i bk6: 80a 167708i bk7: 72a 167747i bk8: 8a 168518i bk9: 8a 168515i bk10: 104a 168254i bk11: 112a 168208i bk12: 164a 168037i bk13: 168a 168001i bk14: 152a 167949i bk15: 148a 167761i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.05905
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=168552 n_nop=166180 n_act=40 n_pre=24 n_req=1154 n_rd=1760 n_write=548 bw_util=0.02739
n_activity=9602 dram_eff=0.4807
bk0: 132a 167765i bk1: 128a 167522i bk2: 128a 167381i bk3: 128a 167316i bk4: 116a 167219i bk5: 116a 167314i bk6: 80a 167729i bk7: 72a 167819i bk8: 8a 168520i bk9: 8a 168522i bk10: 104a 168218i bk11: 108a 168099i bk12: 164a 167986i bk13: 168a 167910i bk14: 152a 167960i bk15: 148a 167814i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0583618
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=168552 n_nop=166180 n_act=40 n_pre=24 n_req=1154 n_rd=1764 n_write=544 bw_util=0.02739
n_activity=9681 dram_eff=0.4768
bk0: 132a 167677i bk1: 128a 167573i bk2: 128a 167466i bk3: 128a 167383i bk4: 116a 167222i bk5: 116a 167317i bk6: 80a 167840i bk7: 72a 167891i bk8: 8a 168513i bk9: 8a 168522i bk10: 108a 168201i bk11: 108a 168087i bk12: 164a 167960i bk13: 168a 167824i bk14: 152a 167954i bk15: 148a 167813i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0649177
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=168552 n_nop=166184 n_act=40 n_pre=24 n_req=1152 n_rd=1764 n_write=540 bw_util=0.02734
n_activity=9633 dram_eff=0.4784
bk0: 128a 167564i bk1: 134a 167510i bk2: 128a 167466i bk3: 128a 167394i bk4: 116a 167305i bk5: 116a 167326i bk6: 78a 167870i bk7: 72a 167845i bk8: 8a 168507i bk9: 8a 168525i bk10: 108a 168249i bk11: 108a 168176i bk12: 164a 168132i bk13: 168a 168007i bk14: 152a 167945i bk15: 148a 167779i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0528739

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26667, Miss = 443, Miss_rate = 0.017, Pending_hits = 407, Reservation_fails = 2573
L2_cache_bank[1]: Access = 27904, Miss = 445, Miss_rate = 0.016, Pending_hits = 411, Reservation_fails = 2256
L2_cache_bank[2]: Access = 26823, Miss = 442, Miss_rate = 0.016, Pending_hits = 410, Reservation_fails = 2336
L2_cache_bank[3]: Access = 27131, Miss = 440, Miss_rate = 0.016, Pending_hits = 408, Reservation_fails = 2262
L2_cache_bank[4]: Access = 25614, Miss = 442, Miss_rate = 0.017, Pending_hits = 424, Reservation_fails = 1845
L2_cache_bank[5]: Access = 25942, Miss = 443, Miss_rate = 0.017, Pending_hits = 406, Reservation_fails = 1941
L2_cache_bank[6]: Access = 26604, Miss = 442, Miss_rate = 0.017, Pending_hits = 409, Reservation_fails = 1567
L2_cache_bank[7]: Access = 27587, Miss = 438, Miss_rate = 0.016, Pending_hits = 398, Reservation_fails = 2126
L2_cache_bank[8]: Access = 31199, Miss = 444, Miss_rate = 0.014, Pending_hits = 400, Reservation_fails = 1955
L2_cache_bank[9]: Access = 26563, Miss = 438, Miss_rate = 0.016, Pending_hits = 383, Reservation_fails = 1760
L2_cache_bank[10]: Access = 30720, Miss = 441, Miss_rate = 0.014, Pending_hits = 400, Reservation_fails = 1965
L2_cache_bank[11]: Access = 25127, Miss = 441, Miss_rate = 0.018, Pending_hits = 394, Reservation_fails = 2139
L2_total_cache_accesses = 327881
L2_total_cache_misses = 5299
L2_total_cache_miss_rate = 0.0162
L2_total_cache_pending_hits = 4850
L2_total_cache_reservation_fails = 24725
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25201
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3648
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23638
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1630
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1087
L2_cache_data_port_util = 0.240
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=463191
icnt_total_pkts_simt_to_mem=870609
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 25.6367
	minimum = 6
	maximum = 220
Network latency average = 17.5178
	minimum = 6
	maximum = 220
Slowest packet = 654284
Flit latency average = 14.8009
	minimum = 6
	maximum = 220
Slowest flit = 1329766
Fragmentation average = 0.0365169
	minimum = 0
	maximum = 62
Injected packet rate average = 0.0642657
	minimum = 0.0438668 (at node 12)
	maximum = 0.0926076 (at node 16)
Accepted packet rate average = 0.0642657
	minimum = 0.0438668 (at node 12)
	maximum = 0.0926076 (at node 16)
Injected flit rate average = 0.156693
	minimum = 0.0787977 (at node 11)
	maximum = 0.323314 (at node 16)
Accepted flit rate average= 0.156693
	minimum = 0.112916 (at node 25)
	maximum = 0.193339 (at node 0)
Injected packet length average = 2.4382
Accepted packet length average = 2.4382
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.5296 (7 samples)
	minimum = 6 (7 samples)
	maximum = 174.857 (7 samples)
Network latency average = 14.5103 (7 samples)
	minimum = 6 (7 samples)
	maximum = 161 (7 samples)
Flit latency average = 13.0243 (7 samples)
	minimum = 6 (7 samples)
	maximum = 158.429 (7 samples)
Fragmentation average = 0.0176653 (7 samples)
	minimum = 0 (7 samples)
	maximum = 71 (7 samples)
Injected packet rate average = 0.0557239 (7 samples)
	minimum = 0.0374544 (7 samples)
	maximum = 0.0859462 (7 samples)
Accepted packet rate average = 0.0557239 (7 samples)
	minimum = 0.0374544 (7 samples)
	maximum = 0.0859462 (7 samples)
Injected flit rate average = 0.134252 (7 samples)
	minimum = 0.0815517 (7 samples)
	maximum = 0.26426 (7 samples)
Accepted flit rate average = 0.134252 (7 samples)
	minimum = 0.0729735 (7 samples)
	maximum = 0.20914 (7 samples)
Injected packet size average = 2.40923 (7 samples)
Accepted packet size average = 2.40923 (7 samples)
Hops average = 1 (7 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 25 sec (265 sec)
gpgpu_simulation_rate = 73944 (inst/sec)
gpgpu_simulation_rate = 835 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_in memcpy success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b60 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 11 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,221364)
GPGPU-Sim uArch: Shader 12 bind to kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,221364)
GPGPU-Sim PTX: 19900000 instructions simulated : ctaid=(1,0,0) tid=(119,0,0)
GPGPU-Sim uArch: cycles simulated: 221864  inst.: 19624836 (ipc=58.9) sim_rate=73777 (inst/sec) elapsed = 0:0:04:26 / Sat Jul 28 12:22:31 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1977,221364), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2278,221364), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 8 '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi').
GPGPU-Sim uArch: GPU detected kernel '_Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi' finished on shader 11.
kernel_name = _Z14MaxPoolForwardIfEviPKT_iiiiiiiiPS0_Pi 
kernel_launch_uid = 8 
gpu_sim_cycle = 2279
gpu_sim_insn = 94721
gpu_ipc =      41.5625
gpu_tot_sim_cycle = 223643
gpu_tot_sim_insn = 19690085
gpu_tot_ipc =      88.0425
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22067
gpu_stall_icnt2sh    = 68188
gpu_total_sim_rate=74022

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 387408
	L1I_total_cache_misses = 2252
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33388, Miss = 16589, Miss_rate = 0.497, Pending_hits = 2685, Reservation_fails = 40229
	L1D_cache_core[1]: Access = 36634, Miss = 18089, Miss_rate = 0.494, Pending_hits = 2705, Reservation_fails = 40300
	L1D_cache_core[2]: Access = 36150, Miss = 18087, Miss_rate = 0.500, Pending_hits = 2695, Reservation_fails = 32250
	L1D_cache_core[3]: Access = 35969, Miss = 18570, Miss_rate = 0.516, Pending_hits = 2808, Reservation_fails = 47602
	L1D_cache_core[4]: Access = 45326, Miss = 23137, Miss_rate = 0.510, Pending_hits = 3680, Reservation_fails = 62605
	L1D_cache_core[5]: Access = 45482, Miss = 23170, Miss_rate = 0.509, Pending_hits = 3587, Reservation_fails = 65528
	L1D_cache_core[6]: Access = 45668, Miss = 23433, Miss_rate = 0.513, Pending_hits = 3635, Reservation_fails = 61286
	L1D_cache_core[7]: Access = 44583, Miss = 22801, Miss_rate = 0.511, Pending_hits = 3688, Reservation_fails = 64757
	L1D_cache_core[8]: Access = 44699, Miss = 23251, Miss_rate = 0.520, Pending_hits = 3633, Reservation_fails = 69092
	L1D_cache_core[9]: Access = 44112, Miss = 22636, Miss_rate = 0.513, Pending_hits = 3627, Reservation_fails = 71386
	L1D_cache_core[10]: Access = 44362, Miss = 22730, Miss_rate = 0.512, Pending_hits = 3636, Reservation_fails = 58105
	L1D_cache_core[11]: Access = 46074, Miss = 23449, Miss_rate = 0.509, Pending_hits = 3800, Reservation_fails = 58645
	L1D_cache_core[12]: Access = 46462, Miss = 23233, Miss_rate = 0.500, Pending_hits = 3576, Reservation_fails = 64004
	L1D_cache_core[13]: Access = 46358, Miss = 23265, Miss_rate = 0.502, Pending_hits = 3562, Reservation_fails = 64900
	L1D_cache_core[14]: Access = 44960, Miss = 22112, Miss_rate = 0.492, Pending_hits = 3692, Reservation_fails = 62433
	L1D_total_cache_accesses = 640227
	L1D_total_cache_misses = 324552
	L1D_total_cache_miss_rate = 0.5069
	L1D_total_cache_pending_hits = 51009
	L1D_total_cache_reservation_fails = 863122
	L1D_cache_data_port_util = 0.091
	L1D_cache_fill_port_util = 0.012
L1C_cache:
	L1C_total_cache_accesses = 7435
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0603
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 261448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 33759
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254037
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 6987
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3218
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 290793
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 609085
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 385156
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2252
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5326, 5326, 5326, 5326, 5326, 5326, 779, 779, 472, 472, 352, 352, 352, 352, 317, 317, 
gpgpu_n_tot_thrd_icount = 22357952
gpgpu_n_tot_w_icount = 698686
gpgpu_n_stall_shd_mem = 1297183
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 33758
gpgpu_n_mem_write_global = 294096
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3881280
gpgpu_n_store_insn = 1956480
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 221792
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1297183
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1727002	W0_Idle:132537	W0_Scoreboard:3272407	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:72702	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:587202
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 270064 {8:33758,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19726464 {40:161808,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4591088 {136:33758,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2352768 {8:294096,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 837 
averagemflatency = 202 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 223642 
mrq_lat_table:3590 	492 	1053 	474 	626 	523 	294 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	302592 	24787 	490 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	18062 	38877 	103912 	159146 	7954 	78 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	12740 	17563 	3338 	128 	4 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	129484 	0 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	390 	46 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54         0         0        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54         0         0        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:      1852      2234     42276     43772    118967    121888      2668      2640      1345      1355      1369      1349      1400      1485      2635      9093 
dram[1]:      2747      1854     42622     45081    119222    122212      2673      2643      1344      1400      1365      1374      1397      1478      3952      2279 
dram[2]:      1916      1345     42912     45462    120692    122579      2618      2652      1344      1486      1356      1482      1394      1553      4971      2276 
dram[3]:      1625      2421     43202     45819    121066    122962      2622      2648      1340      1397      1352      1382      1478      1428      5966      2295 
dram[4]:      1345      2417     43397     46489    121502    123264      3863      2652      1362      1415      1356      1382      1474      1419      6923      2290 
dram[5]:      2471      2196     43585     46816    121736    123638      2636      2664      1358      1496      1352      1507      1657      1355      8017      2308 
average row accesses per activate:
dram[0]: 31.000000 30.333334 48.000000 48.000000 39.333332 38.666668 35.000000 33.000000  2.000000  4.000000 17.333334 18.333334 27.333334 27.666666 21.000000 16.799999 
dram[1]: 30.333334 30.666666 48.000000 48.000000 39.333332 38.666668 35.000000 32.000000  2.000000  4.000000 17.333334 18.666666 27.333334 28.000000 17.000000 26.000000 
dram[2]: 30.000000 30.333334 48.000000 48.000000 38.666668 40.000000 35.000000 32.000000  4.000000  4.000000 17.333334 18.666666 27.333334 28.000000 21.000000 27.333334 
dram[3]: 30.000000 45.000000 48.000000 48.000000 38.666668 39.333332 35.000000 32.000000  4.000000  4.000000 17.333334 18.000000 27.333334 28.000000 21.000000 27.333334 
dram[4]: 30.000000 45.000000 48.000000 48.000000 38.666668 40.000000 35.000000 31.000000  4.000000  4.000000 18.000000 18.000000 27.333334 28.000000 21.000000 27.333334 
dram[5]: 45.000000 31.000000 48.000000 48.000000 38.666668 40.000000 33.500000 31.000000  4.000000  4.000000 18.000000 18.000000 27.333334 28.000000 20.500000 27.333334 
average row locality = 7129/246 = 28.979675
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        69        65        64        64        72        70        40        38         2         4        52        55        82        83        76        78 
dram[1]:        67        66        64        64        71        70        40        36         2         4        52        56        82        84        77        72 
dram[2]:        66        65        64        64        70        72        40        36         4         4        52        56        82        84        76        74 
dram[3]:        66        64        64        64        70        70        40        36         4         4        52        54        82        84        76        74 
dram[4]:        66        64        64        64        70        71        40        36         4         4        54        54        82        84        76        74 
dram[5]:        64        67        64        64        70        72        39        36         4         4        54        54        82        84        76        74 
total reads: 5449
bank skew: 84/2 = 42.00
chip skew: 914/904 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        30        28         0         0         0         0         0         0         8         6 
dram[1]:        24        26        32        32        47        46        30        28         0         0         0         0         0         0         8         6 
dram[2]:        24        26        32        32        46        48        30        28         0         0         0         0         0         0         8         8 
dram[3]:        24        26        32        32        46        48        30        28         0         0         0         0         0         0         8         8 
dram[4]:        24        26        32        32        46        49        30        26         0         0         0         0         0         0         8         8 
dram[5]:        26        26        32        32        46        48        28        26         0         0         0         0         0         0         6         8 
total reads: 1680
min_bank_accesses = 0!
chip skew: 282/278 = 1.01
average mf latency per bank:
dram[0]:       1177      1440      1258      1260       610       627       154       154     17187     22369     87047     86986      2961      2255      1380      1483
dram[1]:       1183      1373      1287      1279       608       623       154       153     24462     17744     87099     83948      3485      2212      1486      1266
dram[2]:       1318      1122      1254      1247       602       592       158       151     17333     23399     87938     82805      1991      2722      1442      1072
dram[3]:       1413      1220      1263      1258       624       537       158       151     23434     17847     92542     93354      2203      3054      1565      1109
dram[4]:       1238      1349      1306      1266       624       530       153       158     18983     22088    104247     88020      3137      2086      1287      1039
dram[5]:       1236      1297      1310      1260       610       537       155       157     20550     22553     99832     79211      3249      2431      1218      1344
maximum mf latency per bank:
dram[0]:        619       473       345       375       382       394       340       321       333       389       712       727       728       663       837       668
dram[1]:        370       493       375       387       374       454       341       331       363       383       612       622       642       612       539       596
dram[2]:        574       443       381       381       360       407       314       327       388       442       567       629       549       614       609       596
dram[3]:        442       387       365       374       353       349       336       334       460       374       632       601       545       661       488       541
dram[4]:        397       409       390       363       396       357       304       332       400       368       559       593       593       595       702       546
dram[5]:        460       432       393       367       375       374       314       335       359       478       634       600       561       586       701       534

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=170287 n_nop=167831 n_act=44 n_pre=28 n_req=1192 n_rd=1828 n_write=556 bw_util=0.028
n_activity=9957 dram_eff=0.4789
bk0: 138a 169327i bk1: 130a 169264i bk2: 128a 169205i bk3: 128a 169111i bk4: 144a 168951i bk5: 140a 168837i bk6: 80a 169538i bk7: 76a 169530i bk8: 4a 170252i bk9: 8a 170242i bk10: 104a 169969i bk11: 110a 169851i bk12: 164a 169724i bk13: 166a 169626i bk14: 152a 169658i bk15: 156a 169590i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0624299
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=170287 n_nop=167847 n_act=42 n_pre=26 n_req=1186 n_rd=1814 n_write=558 bw_util=0.02786
n_activity=9886 dram_eff=0.4799
bk0: 134a 169313i bk1: 132a 169278i bk2: 128a 169051i bk3: 128a 169059i bk4: 142a 168917i bk5: 140a 168840i bk6: 80a 169515i bk7: 72a 169511i bk8: 4a 170266i bk9: 8a 170240i bk10: 104a 169944i bk11: 112a 169862i bk12: 164a 169689i bk13: 168a 169644i bk14: 154a 169566i bk15: 144a 169583i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0732763
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents
MSHR: tag=0x800c2480, atomic=0 1 entries : 0x7ff995077490 :  mf: uid=1899872, sid11:w15, part=2, addr=0x800c2480, load , size=128, unknown  status = IN_PARTITION_DRAM (223642), 

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=170287 n_nop=167840 n_act=41 n_pre=25 n_req=1191 n_rd=1817 n_write=564 bw_util=0.02796
n_activity=9921 dram_eff=0.48
bk0: 132a 169299i bk1: 130a 169262i bk2: 128a 169144i bk3: 128a 169102i bk4: 140a 168909i bk5: 143a 168913i bk6: 80a 169443i bk7: 72a 169482i bk8: 8a 170253i bk9: 8a 170250i bk10: 104a 169989i bk11: 112a 169943i bk12: 164a 169772i bk13: 168a 169736i bk14: 152a 169684i bk15: 148a 169496i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0587831
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=170287 n_nop=167851 n_act=40 n_pre=24 n_req=1186 n_rd=1808 n_write=564 bw_util=0.02786
n_activity=9888 dram_eff=0.4798
bk0: 132a 169500i bk1: 128a 169257i bk2: 128a 169116i bk3: 128a 169051i bk4: 140a 168836i bk5: 140a 168927i bk6: 80a 169464i bk7: 72a 169554i bk8: 8a 170255i bk9: 8a 170257i bk10: 104a 169953i bk11: 108a 169834i bk12: 164a 169721i bk13: 168a 169645i bk14: 152a 169695i bk15: 148a 169549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0581783
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=170287 n_nop=167847 n_act=40 n_pre=24 n_req=1188 n_rd=1814 n_write=562 bw_util=0.02791
n_activity=9989 dram_eff=0.4757
bk0: 132a 169412i bk1: 128a 169308i bk2: 128a 169201i bk3: 128a 169118i bk4: 140a 168847i bk5: 142a 168914i bk6: 80a 169575i bk7: 72a 169626i bk8: 8a 170248i bk9: 8a 170257i bk10: 108a 169936i bk11: 108a 169822i bk12: 164a 169695i bk13: 168a 169559i bk14: 152a 169689i bk15: 148a 169548i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0645675
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x800be580, atomic=0 1 entries : 0x7ff997763890 :  mf: uid=1899871, sid11:w15, part=5, addr=0x800be580, load , size=128, unknown  status = IN_PARTITION_DRAM (223637), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=170287 n_nop=167851 n_act=40 n_pre=24 n_req=1186 n_rd=1816 n_write=556 bw_util=0.02786
n_activity=9933 dram_eff=0.4776
bk0: 128a 169299i bk1: 134a 169245i bk2: 128a 169201i bk3: 128a 169129i bk4: 140a 168930i bk5: 144a 168930i bk6: 78a 169605i bk7: 72a 169580i bk8: 8a 170242i bk9: 8a 170260i bk10: 108a 169984i bk11: 108a 169911i bk12: 164a 169867i bk13: 168a 169742i bk14: 152a 169680i bk15: 148a 169514i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0527462

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26681, Miss = 457, Miss_rate = 0.017, Pending_hits = 407, Reservation_fails = 2573
L2_cache_bank[1]: Access = 27916, Miss = 457, Miss_rate = 0.016, Pending_hits = 411, Reservation_fails = 2256
L2_cache_bank[2]: Access = 26836, Miss = 455, Miss_rate = 0.017, Pending_hits = 410, Reservation_fails = 2336
L2_cache_bank[3]: Access = 27143, Miss = 452, Miss_rate = 0.017, Pending_hits = 408, Reservation_fails = 2262
L2_cache_bank[4]: Access = 25626, Miss = 454, Miss_rate = 0.018, Pending_hits = 424, Reservation_fails = 1845
L2_cache_bank[5]: Access = 25954, Miss = 455, Miss_rate = 0.018, Pending_hits = 406, Reservation_fails = 1941
L2_cache_bank[6]: Access = 26616, Miss = 454, Miss_rate = 0.017, Pending_hits = 409, Reservation_fails = 1567
L2_cache_bank[7]: Access = 27599, Miss = 450, Miss_rate = 0.016, Pending_hits = 398, Reservation_fails = 2126
L2_cache_bank[8]: Access = 31211, Miss = 456, Miss_rate = 0.015, Pending_hits = 400, Reservation_fails = 1955
L2_cache_bank[9]: Access = 26576, Miss = 451, Miss_rate = 0.017, Pending_hits = 383, Reservation_fails = 1760
L2_cache_bank[10]: Access = 30732, Miss = 453, Miss_rate = 0.015, Pending_hits = 400, Reservation_fails = 1965
L2_cache_bank[11]: Access = 25141, Miss = 455, Miss_rate = 0.018, Pending_hits = 394, Reservation_fails = 2139
L2_total_cache_accesses = 328031
L2_total_cache_misses = 5449
L2_total_cache_miss_rate = 0.0166
L2_total_cache_pending_hits = 4850
L2_total_cache_reservation_fails = 24725
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25201
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 3748
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23638
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 292416
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1087
L2_cache_data_port_util = 0.238
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=463741
icnt_total_pkts_simt_to_mem=870959
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 19.8267
	minimum = 6
	maximum = 140
Network latency average = 17.59
	minimum = 6
	maximum = 115
Slowest packet = 655863
Flit latency average = 19.2789
	minimum = 6
	maximum = 111
Slowest flit = 1334174
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00487543
	minimum = 0 (at node 0)
	maximum = 0.0421237 (at node 11)
Accepted packet rate average = 0.00487543
	minimum = 0 (at node 0)
	maximum = 0.0421237 (at node 11)
Injected flit rate average = 0.0146263
	minimum = 0 (at node 0)
	maximum = 0.0982887 (at node 11)
Accepted flit rate average= 0.0146263
	minimum = 0 (at node 0)
	maximum = 0.154454 (at node 11)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 19.5667 (8 samples)
	minimum = 6 (8 samples)
	maximum = 170.5 (8 samples)
Network latency average = 14.8953 (8 samples)
	minimum = 6 (8 samples)
	maximum = 155.25 (8 samples)
Flit latency average = 13.8061 (8 samples)
	minimum = 6 (8 samples)
	maximum = 152.5 (8 samples)
Fragmentation average = 0.0154572 (8 samples)
	minimum = 0 (8 samples)
	maximum = 62.125 (8 samples)
Injected packet rate average = 0.0493679 (8 samples)
	minimum = 0.0327726 (8 samples)
	maximum = 0.0804684 (8 samples)
Accepted packet rate average = 0.0493679 (8 samples)
	minimum = 0.0327726 (8 samples)
	maximum = 0.0804684 (8 samples)
Injected flit rate average = 0.119299 (8 samples)
	minimum = 0.0713578 (8 samples)
	maximum = 0.243513 (8 samples)
Accepted flit rate average = 0.119299 (8 samples)
	minimum = 0.0638518 (8 samples)
	maximum = 0.202304 (8 samples)
Injected packet size average = 2.41652 (8 samples)
Accepted packet size average = 2.41652 (8 samples)
Hops average = 1 (8 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 4 min, 26 sec (266 sec)
gpgpu_simulation_rate = 74022 (inst/sec)
gpgpu_simulation_rate = 840 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 13 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,223643)
GPGPU-Sim uArch: Shader 14 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,223643)
GPGPU-Sim uArch: Shader 0 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,223643)
GPGPU-Sim uArch: Shader 1 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,223643)
GPGPU-Sim uArch: Shader 2 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,223643)
GPGPU-Sim uArch: Shader 3 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,223643)
GPGPU-Sim uArch: Shader 4 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,223643)
GPGPU-Sim uArch: Shader 5 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,223643)
GPGPU-Sim uArch: Shader 6 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,223643)
GPGPU-Sim uArch: Shader 7 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,223643)
GPGPU-Sim uArch: Shader 8 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,223643)
GPGPU-Sim uArch: Shader 9 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,223643)
GPGPU-Sim uArch: Shader 10 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,223643)
GPGPU-Sim uArch: Shader 11 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,223643)
GPGPU-Sim uArch: Shader 12 bind to kernel 9 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,223643)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,223643)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,223643)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,223643)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,223643)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,223643)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,223643)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,223643)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,223643)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,223643)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,223643)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,223643)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,223643)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,223643)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,223643)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,223643)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,223643)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,223643)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,223643)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,223643)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,223643)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,223643)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,223643)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,223643)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,223643)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,223643)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,223643)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,223643)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,223643)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,223643)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,223643)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,223643)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,223643)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,223643)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,223643)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,223643)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,223643)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,223643)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,223643)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,223643)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,223643)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,223643)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,223643)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,223643)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,223643)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,223643)
GPGPU-Sim uArch: core: 13, cta: 4 initialized @(5,223643)
GPGPU-Sim uArch: core: 14, cta: 4 initialized @(5,223643)
GPGPU-Sim uArch: core:  0, cta: 4 initialized @(5,223643)
GPGPU-Sim PTX: 20000000 instructions simulated : ctaid=(0,53,0) tid=(5,2,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (110,223643), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (113,223643), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (113,223643), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (113,223643), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (113,223643), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (113,223643), 3 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #0 (114,223643), 3 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (114,223643), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (114,223643), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (114,223643), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (115,223643), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (115,223643), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #0 (115,223643), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (115,223643), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (115,223643), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (116,223643), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (116,223643), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (116,223643), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (116,223643), 2 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (116,223643), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (116,223643), 3 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (116,223643), 2 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (117,223643), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (117,223643), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (117,223643), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (117,223643), 2 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (117,223643), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (117,223643), 1 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (118,223643), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (118,223643), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (120,223643), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (120,223643), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #3 (120,223643), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #2 (122,223643), 1 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #3 (122,223643), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (122,223643), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #2 (122,223643), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (123,223643), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (123,223643), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (124,223643), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (124,223643), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #3 (124,223643), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #2 (124,223643), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (124,223643), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (124,223643), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (124,223643), 4 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (125,223643), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (125,223643), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (126,223643), 4 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (127,223643), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (128,223643), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #3 (129,223643), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (129,223643), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (130,223643), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (130,223643), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (132,223643), 3 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #3 (137,223643), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (138,223643), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #4 (139,223643), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #4 (141,223643), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #3 (144,223643), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #4 (145,223643), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 224143  inst.: 19774933 (ipc=169.7) sim_rate=74063 (inst/sec) elapsed = 0:0:04:27 / Sat Jul 28 12:22:32 2018
GPGPU-Sim uArch: cycles simulated: 228143  inst.: 19775917 (ipc=19.1) sim_rate=73790 (inst/sec) elapsed = 0:0:04:28 / Sat Jul 28 12:22:33 2018
GPGPU-Sim uArch: cycles simulated: 236143  inst.: 19777805 (ipc= 7.0) sim_rate=73523 (inst/sec) elapsed = 0:0:04:29 / Sat Jul 28 12:22:34 2018
GPGPU-Sim uArch: cycles simulated: 244143  inst.: 19779677 (ipc= 4.4) sim_rate=73258 (inst/sec) elapsed = 0:0:04:30 / Sat Jul 28 12:22:35 2018
GPGPU-Sim uArch: cycles simulated: 252143  inst.: 19781589 (ipc= 3.2) sim_rate=72994 (inst/sec) elapsed = 0:0:04:31 / Sat Jul 28 12:22:36 2018
GPGPU-Sim uArch: cycles simulated: 259643  inst.: 19783349 (ipc= 2.6) sim_rate=72732 (inst/sec) elapsed = 0:0:04:32 / Sat Jul 28 12:22:37 2018
GPGPU-Sim uArch: cycles simulated: 265643  inst.: 19784789 (ipc= 2.3) sim_rate=72471 (inst/sec) elapsed = 0:0:04:33 / Sat Jul 28 12:22:38 2018
GPGPU-Sim uArch: cycles simulated: 273143  inst.: 19786589 (ipc= 1.9) sim_rate=72213 (inst/sec) elapsed = 0:0:04:34 / Sat Jul 28 12:22:39 2018
GPGPU-Sim uArch: cycles simulated: 280643  inst.: 19788317 (ipc= 1.7) sim_rate=71957 (inst/sec) elapsed = 0:0:04:35 / Sat Jul 28 12:22:40 2018
GPGPU-Sim uArch: cycles simulated: 288143  inst.: 19790117 (ipc= 1.6) sim_rate=71703 (inst/sec) elapsed = 0:0:04:36 / Sat Jul 28 12:22:41 2018
GPGPU-Sim uArch: cycles simulated: 296143  inst.: 19791989 (ipc= 1.4) sim_rate=71451 (inst/sec) elapsed = 0:0:04:37 / Sat Jul 28 12:22:42 2018
GPGPU-Sim uArch: cycles simulated: 303143  inst.: 19793645 (ipc= 1.3) sim_rate=71200 (inst/sec) elapsed = 0:0:04:38 / Sat Jul 28 12:22:43 2018
GPGPU-Sim uArch: cycles simulated: 309143  inst.: 19795085 (ipc= 1.2) sim_rate=70950 (inst/sec) elapsed = 0:0:04:39 / Sat Jul 28 12:22:44 2018
GPGPU-Sim uArch: cycles simulated: 316143  inst.: 19796741 (ipc= 1.2) sim_rate=70702 (inst/sec) elapsed = 0:0:04:40 / Sat Jul 28 12:22:45 2018
GPGPU-Sim uArch: cycles simulated: 323643  inst.: 19798541 (ipc= 1.1) sim_rate=70457 (inst/sec) elapsed = 0:0:04:41 / Sat Jul 28 12:22:46 2018
GPGPU-Sim uArch: cycles simulated: 331643  inst.: 19800413 (ipc= 1.0) sim_rate=70214 (inst/sec) elapsed = 0:0:04:42 / Sat Jul 28 12:22:47 2018
GPGPU-Sim uArch: cycles simulated: 338643  inst.: 19802069 (ipc= 1.0) sim_rate=69971 (inst/sec) elapsed = 0:0:04:43 / Sat Jul 28 12:22:48 2018
GPGPU-Sim PTX: 20100000 instructions simulated : ctaid=(0,0,0) tid=(5,0,0)
GPGPU-Sim uArch: cycles simulated: 344643  inst.: 19803509 (ipc= 0.9) sim_rate=69730 (inst/sec) elapsed = 0:0:04:44 / Sat Jul 28 12:22:49 2018
GPGPU-Sim uArch: cycles simulated: 352143  inst.: 19805309 (ipc= 0.9) sim_rate=69492 (inst/sec) elapsed = 0:0:04:45 / Sat Jul 28 12:22:50 2018
GPGPU-Sim uArch: cycles simulated: 359143  inst.: 19806965 (ipc= 0.9) sim_rate=69255 (inst/sec) elapsed = 0:0:04:46 / Sat Jul 28 12:22:51 2018
GPGPU-Sim uArch: cycles simulated: 366643  inst.: 19808693 (ipc= 0.8) sim_rate=69019 (inst/sec) elapsed = 0:0:04:47 / Sat Jul 28 12:22:52 2018
GPGPU-Sim uArch: cycles simulated: 373643  inst.: 19810349 (ipc= 0.8) sim_rate=68785 (inst/sec) elapsed = 0:0:04:48 / Sat Jul 28 12:22:53 2018
GPGPU-Sim uArch: cycles simulated: 381143  inst.: 19812149 (ipc= 0.8) sim_rate=68554 (inst/sec) elapsed = 0:0:04:49 / Sat Jul 28 12:22:54 2018
GPGPU-Sim uArch: cycles simulated: 388143  inst.: 19813805 (ipc= 0.8) sim_rate=68323 (inst/sec) elapsed = 0:0:04:50 / Sat Jul 28 12:22:55 2018
GPGPU-Sim uArch: cycles simulated: 394643  inst.: 19815317 (ipc= 0.7) sim_rate=68093 (inst/sec) elapsed = 0:0:04:51 / Sat Jul 28 12:22:56 2018
GPGPU-Sim uArch: cycles simulated: 396143  inst.: 19815677 (ipc= 0.7) sim_rate=67861 (inst/sec) elapsed = 0:0:04:52 / Sat Jul 28 12:22:57 2018
GPGPU-Sim uArch: cycles simulated: 399143  inst.: 19816389 (ipc= 0.7) sim_rate=67632 (inst/sec) elapsed = 0:0:04:53 / Sat Jul 28 12:22:58 2018
GPGPU-Sim uArch: cycles simulated: 403643  inst.: 19817477 (ipc= 0.7) sim_rate=67406 (inst/sec) elapsed = 0:0:04:54 / Sat Jul 28 12:22:59 2018
GPGPU-Sim uArch: cycles simulated: 407643  inst.: 19818413 (ipc= 0.7) sim_rate=67181 (inst/sec) elapsed = 0:0:04:55 / Sat Jul 28 12:23:00 2018
GPGPU-Sim uArch: cycles simulated: 412143  inst.: 19819493 (ipc= 0.7) sim_rate=66957 (inst/sec) elapsed = 0:0:04:56 / Sat Jul 28 12:23:01 2018
GPGPU-Sim uArch: cycles simulated: 416143  inst.: 19820429 (ipc= 0.7) sim_rate=66735 (inst/sec) elapsed = 0:0:04:57 / Sat Jul 28 12:23:02 2018
GPGPU-Sim uArch: cycles simulated: 419643  inst.: 19821293 (ipc= 0.7) sim_rate=66514 (inst/sec) elapsed = 0:0:04:58 / Sat Jul 28 12:23:03 2018
GPGPU-Sim uArch: cycles simulated: 424143  inst.: 19822301 (ipc= 0.7) sim_rate=66295 (inst/sec) elapsed = 0:0:04:59 / Sat Jul 28 12:23:04 2018
GPGPU-Sim uArch: cycles simulated: 428143  inst.: 19823237 (ipc= 0.7) sim_rate=66077 (inst/sec) elapsed = 0:0:05:00 / Sat Jul 28 12:23:05 2018
GPGPU-Sim uArch: cycles simulated: 431143  inst.: 19823957 (ipc= 0.6) sim_rate=65860 (inst/sec) elapsed = 0:0:05:01 / Sat Jul 28 12:23:06 2018
GPGPU-Sim uArch: cycles simulated: 431643  inst.: 19824101 (ipc= 0.6) sim_rate=65642 (inst/sec) elapsed = 0:0:05:02 / Sat Jul 28 12:23:07 2018
GPGPU-Sim uArch: cycles simulated: 434143  inst.: 19824677 (ipc= 0.6) sim_rate=65427 (inst/sec) elapsed = 0:0:05:03 / Sat Jul 28 12:23:08 2018
GPGPU-Sim uArch: cycles simulated: 438143  inst.: 19825605 (ipc= 0.6) sim_rate=65215 (inst/sec) elapsed = 0:0:05:04 / Sat Jul 28 12:23:09 2018
GPGPU-Sim uArch: cycles simulated: 440143  inst.: 19826117 (ipc= 0.6) sim_rate=65003 (inst/sec) elapsed = 0:0:05:05 / Sat Jul 28 12:23:10 2018
GPGPU-Sim uArch: cycles simulated: 443643  inst.: 19826909 (ipc= 0.6) sim_rate=64793 (inst/sec) elapsed = 0:0:05:06 / Sat Jul 28 12:23:11 2018
GPGPU-Sim uArch: cycles simulated: 447643  inst.: 19827909 (ipc= 0.6) sim_rate=64586 (inst/sec) elapsed = 0:0:05:07 / Sat Jul 28 12:23:12 2018
GPGPU-Sim uArch: cycles simulated: 452643  inst.: 19829069 (ipc= 0.6) sim_rate=64380 (inst/sec) elapsed = 0:0:05:08 / Sat Jul 28 12:23:13 2018
GPGPU-Sim uArch: cycles simulated: 456143  inst.: 19829885 (ipc= 0.6) sim_rate=64174 (inst/sec) elapsed = 0:0:05:09 / Sat Jul 28 12:23:14 2018
GPGPU-Sim uArch: cycles simulated: 460643  inst.: 19830941 (ipc= 0.6) sim_rate=63970 (inst/sec) elapsed = 0:0:05:10 / Sat Jul 28 12:23:15 2018
GPGPU-Sim uArch: cycles simulated: 465143  inst.: 19832021 (ipc= 0.6) sim_rate=63768 (inst/sec) elapsed = 0:0:05:11 / Sat Jul 28 12:23:16 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (243635,223643), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 9 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 13.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 9 
gpu_sim_cycle = 243636
gpu_sim_insn = 142456
gpu_ipc =       0.5847
gpu_tot_sim_cycle = 467279
gpu_tot_sim_insn = 19832541
gpu_tot_ipc =      42.4426
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22067
gpu_stall_icnt2sh    = 68188
gpu_total_sim_rate=63770

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 392931
	L1I_total_cache_misses = 2252
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33388, Miss = 16589, Miss_rate = 0.497, Pending_hits = 2685, Reservation_fails = 40229
	L1D_cache_core[1]: Access = 36634, Miss = 18089, Miss_rate = 0.494, Pending_hits = 2705, Reservation_fails = 40300
	L1D_cache_core[2]: Access = 36150, Miss = 18087, Miss_rate = 0.500, Pending_hits = 2695, Reservation_fails = 32250
	L1D_cache_core[3]: Access = 35969, Miss = 18570, Miss_rate = 0.516, Pending_hits = 2808, Reservation_fails = 47602
	L1D_cache_core[4]: Access = 45326, Miss = 23137, Miss_rate = 0.510, Pending_hits = 3680, Reservation_fails = 62605
	L1D_cache_core[5]: Access = 45482, Miss = 23170, Miss_rate = 0.509, Pending_hits = 3587, Reservation_fails = 65528
	L1D_cache_core[6]: Access = 45668, Miss = 23433, Miss_rate = 0.513, Pending_hits = 3635, Reservation_fails = 61286
	L1D_cache_core[7]: Access = 44583, Miss = 22801, Miss_rate = 0.511, Pending_hits = 3688, Reservation_fails = 64757
	L1D_cache_core[8]: Access = 44699, Miss = 23251, Miss_rate = 0.520, Pending_hits = 3633, Reservation_fails = 69092
	L1D_cache_core[9]: Access = 44112, Miss = 22636, Miss_rate = 0.513, Pending_hits = 3627, Reservation_fails = 71386
	L1D_cache_core[10]: Access = 44362, Miss = 22730, Miss_rate = 0.512, Pending_hits = 3636, Reservation_fails = 58105
	L1D_cache_core[11]: Access = 46074, Miss = 23449, Miss_rate = 0.509, Pending_hits = 3800, Reservation_fails = 58645
	L1D_cache_core[12]: Access = 46462, Miss = 23233, Miss_rate = 0.500, Pending_hits = 3576, Reservation_fails = 64004
	L1D_cache_core[13]: Access = 48859, Miss = 24990, Miss_rate = 0.511, Pending_hits = 3562, Reservation_fails = 64900
	L1D_cache_core[14]: Access = 44960, Miss = 22112, Miss_rate = 0.492, Pending_hits = 3692, Reservation_fails = 62433
	L1D_total_cache_accesses = 642728
	L1D_total_cache_misses = 326277
	L1D_total_cache_miss_rate = 0.5076
	L1D_total_cache_pending_hits = 51009
	L1D_total_cache_reservation_fails = 863122
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7691
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0582
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34685
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254037
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7243
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 609085
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 390679
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2252
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5347, 5347, 5347, 5347, 5347, 5347, 800, 800, 493, 493, 352, 352, 352, 352, 317, 317, 
gpgpu_n_tot_thrd_icount = 22673856
gpgpu_n_tot_w_icount = 708558
gpgpu_n_stall_shd_mem = 1297283
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34684
gpgpu_n_mem_write_global = 294896
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894088
gpgpu_n_store_insn = 1962880
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 229888
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1297283
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1727072	W0_Idle:381398	W0_Scoreboard:3504452	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79928	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:589848
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 277472 {8:34684,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758464 {40:162608,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4717024 {136:34684,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359168 {8:294896,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 837 
averagemflatency = 202 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 467278 
mrq_lat_table:4413 	634 	1065 	528 	632 	523 	294 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	303392 	25713 	490 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19788 	38877 	103912 	159146 	7954 	78 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13650 	17579 	3338 	128 	4 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	129609 	675 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	876 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54         3         4        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:     63554     63602     58392     64480    118967    121888     59283     65344     58351     63517     46247     58357     63525     59316     64454     59266 
dram[1]:     59329     65364     64513     58402    119222    122212     63567     59344     59232     58359     46204     45243     63536     64509     58394     64459 
dram[2]:     64428     58428     63557     59329    120692    122579     63541     59274     64442     64470     57449     57404     58392     65348     58347     63531 
dram[3]:     63532     59329     64481     64513    121066    122962     58382     65353     58366     63531     57437     45322     63587     63535     64460     58394 
dram[4]:     58423     65352     58394     63556    121502    123264     59274     64423     59281     58373     57404     45252     64448     59316     64460     64512 
dram[5]:     59330     64442     64513     63558    121736    123638     63569     59332     64458     58360     46212     57439     58409     64428     58352     63537 
average row accesses per activate:
dram[0]: 14.571428 14.428572 17.500000 17.500000 18.571428 16.000000 13.166667 11.000000  2.000000  2.285714  5.153846  5.461538 13.142858 13.285714 10.333333  9.300000 
dram[1]: 14.285714 14.571428 17.666666 17.333334 16.125000 15.875000 11.714286 10.571428  1.857143  2.333333  5.307693  5.833333 13.000000 13.285714 10.444445 11.125000 
dram[2]: 14.142858 14.285714 17.666666 17.333334 15.875000 16.500000 11.714286 12.166667  2.285714  2.666667  4.400000  5.071429 13.142858 13.285714  9.600000 10.222222 
dram[3]: 14.285714 16.666666 17.500000 17.500000 15.750000 16.250000 11.428572 10.571428  2.285714  2.666667  5.583333  5.666667 13.142858 13.285714 10.333333 13.000000 
dram[4]: 14.000000 16.500000 17.666666 17.666666 15.875000 16.500000 13.333333 10.428572  2.166667  2.285714  5.230769  4.666667 13.000000 13.285714  9.500000 11.625000 
dram[5]: 16.666666 14.428572 17.500000 17.500000 15.875000 18.857143 11.285714 10.142858  2.285714  2.125000  5.916667  5.000000 12.857142 13.285714 10.222222 11.625000 
average row locality = 8166/757 = 10.787318
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        78        75        73        73        84        82        49        49        12        13        61        64        92        93        84        86 
dram[1]:        76        76        74        72        82        81        52        46        11        12        61        66        91        93        86        82 
dram[2]:        75        74        74        72        81        84        52        45        13        14        60        66        92        93        86        83 
dram[3]:        76        74        73        73        80        82        50        46        14        14        61        62        92        93        84        83 
dram[4]:        74        73        74        74        81        83        50        47        12        13        64        63        91        93        86        84 
dram[5]:        74        75        73        73        81        84        51        45        13        14        64        64        90        93        85        84 
total reads: 6375
bank skew: 93/11 = 8.45
chip skew: 1068/1057 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        30        28         2         3         6         7         0         0         9         7 
dram[1]:        24        26        32        32        47        46        30        28         2         2         8         4         0         0         8         7 
dram[2]:        24        26        32        32        46        48        30        28         3         2         6         5         0         0        10         9 
dram[3]:        24        26        32        32        46        48        30        28         2         2         6         6         0         0         9         8 
dram[4]:        24        26        32        32        46        49        30        26         1         3         4         7         0         0         9         9 
dram[5]:        26        26        32        32        46        48        28        26         3         3         7         6         0         0         7         9 
total reads: 1791
min_bank_accesses = 0!
chip skew: 301/296 = 1.02
average mf latency per bank:
dram[0]:       1096      1323      1173      1175       578       593       166       170      2642      5740     67594     67418      2668      2041      1269      1362
dram[1]:       1100      1264      1191      1201       578       592       170       168      3948      5220     65674     67196      3166      2023      1369      1139
dram[2]:       1222      1045      1161      1172      1454       563       173       165      4481      6017     69316     65348      1804      2484      1289       982
dram[3]:       1298      1124      1178      1173       596       512       173       167      6023      4626     71859     74165      1992      2784      1436      1026
dram[4]:       1159      1250      1208      1171       592       506       167       174      6003      5670     82823     67935      2853      1909      1166       945
dram[5]:       1139      1215      1220      1174       580       512       171       171      5285      5461     75966     61144      2984      2222      1112      1213
maximum mf latency per bank:
dram[0]:        619       473       345       375       382       394       340       321       333       389       712       727       728       663       837       668
dram[1]:        370       493       375       387       374       454       341       331       363       383       612       622       642       612       539       596
dram[2]:        574       443       381       381       360       407       314       327       388       442       567       629       549       614       609       596
dram[3]:        442       387       365       374       353       349       336       334       460       374       632       601       545       661       488       541
dram[4]:        397       409       390       363       396       357       304       332       400       368       559       593       593       595       702       546
dram[5]:        460       432       393       367       375       374       314       335       359       478       634       600       561       586       701       534

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=355798 n_nop=352826 n_act=128 n_pre=112 n_req=1366 n_rd=2136 n_write=596 bw_util=0.01536
n_activity=11919 dram_eff=0.4584
bk0: 156a 354764i bk1: 150a 354699i bk2: 146a 354635i bk3: 146a 354556i bk4: 168a 354389i bk5: 164a 354264i bk6: 98a 354984i bk7: 98a 354962i bk8: 24a 355677i bk9: 26a 355646i bk10: 122a 355305i bk11: 128a 355171i bk12: 184a 355148i bk13: 186a 355059i bk14: 168a 355076i bk15: 172a 355010i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0302756
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=355798 n_nop=352850 n_act=125 n_pre=109 n_req=1357 n_rd=2122 n_write=592 bw_util=0.01526
n_activity=11830 dram_eff=0.4588
bk0: 152a 354750i bk1: 152a 354704i bk2: 148a 354486i bk3: 144a 354508i bk4: 164a 354351i bk5: 162a 354272i bk6: 104a 354925i bk7: 92a 354943i bk8: 22a 355688i bk9: 24a 355672i bk10: 122a 355278i bk11: 132a 355226i bk12: 182a 355120i bk13: 186a 355081i bk14: 172a 355004i bk15: 164a 354998i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0352813
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=355798 n_nop=352824 n_act=130 n_pre=114 n_req=1365 n_rd=2128 n_write=602 bw_util=0.01535
n_activity=11933 dram_eff=0.4576
bk0: 150a 354735i bk1: 148a 354708i bk2: 148a 354585i bk3: 144a 354556i bk4: 162a 354342i bk5: 168a 354338i bk6: 104a 354866i bk7: 90a 354926i bk8: 26a 355657i bk9: 28a 355653i bk10: 120a 355336i bk11: 132a 355284i bk12: 184a 355195i bk13: 186a 355175i bk14: 172a 355088i bk15: 166a 354920i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0284291
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=355798 n_nop=352858 n_act=122 n_pre=106 n_req=1356 n_rd=2114 n_write=598 bw_util=0.01524
n_activity=11782 dram_eff=0.4604
bk0: 152a 354932i bk1: 148a 354698i bk2: 146a 354559i bk3: 146a 354496i bk4: 160a 354274i bk5: 164a 354350i bk6: 100a 354871i bk7: 92a 354985i bk8: 28a 355679i bk9: 28a 355667i bk10: 122a 355309i bk11: 124a 355171i bk12: 184a 355148i bk13: 186a 355080i bk14: 168a 355116i bk15: 166a 354981i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0282211
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=355798 n_nop=352840 n_act=127 n_pre=111 n_req=1360 n_rd=2124 n_write=596 bw_util=0.01529
n_activity=11947 dram_eff=0.4553
bk0: 148a 354854i bk1: 146a 354749i bk2: 148a 354636i bk3: 148a 354549i bk4: 162a 354280i bk5: 166a 354333i bk6: 100a 355017i bk7: 94a 355053i bk8: 24a 355689i bk9: 26a 355666i bk10: 128a 355313i bk11: 126a 355157i bk12: 182a 355119i bk13: 186a 355000i bk14: 172a 355111i bk15: 168a 354963i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0312453
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=355798 n_nop=352838 n_act=126 n_pre=110 n_req=1362 n_rd=2126 n_write=598 bw_util=0.01531
n_activity=11922 dram_eff=0.457
bk0: 148a 354735i bk1: 150a 354694i bk2: 146a 354643i bk3: 146a 354579i bk4: 162a 354355i bk5: 168a 354363i bk6: 102a 355022i bk7: 90a 355013i bk8: 26a 355647i bk9: 28a 355670i bk10: 128a 355320i bk11: 128a 355258i bk12: 180a 355297i bk13: 186a 355179i bk14: 170a 355101i bk15: 168a 354927i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0254808

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26757, Miss = 533, Miss_rate = 0.020, Pending_hits = 407, Reservation_fails = 2573
L2_cache_bank[1]: Access = 27994, Miss = 535, Miss_rate = 0.019, Pending_hits = 411, Reservation_fails = 2256
L2_cache_bank[2]: Access = 26914, Miss = 533, Miss_rate = 0.020, Pending_hits = 410, Reservation_fails = 2336
L2_cache_bank[3]: Access = 27219, Miss = 528, Miss_rate = 0.019, Pending_hits = 408, Reservation_fails = 2262
L2_cache_bank[4]: Access = 26505, Miss = 533, Miss_rate = 0.020, Pending_hits = 424, Reservation_fails = 1845
L2_cache_bank[5]: Access = 26030, Miss = 531, Miss_rate = 0.020, Pending_hits = 406, Reservation_fails = 1941
L2_cache_bank[6]: Access = 26692, Miss = 530, Miss_rate = 0.020, Pending_hits = 409, Reservation_fails = 1567
L2_cache_bank[7]: Access = 27676, Miss = 527, Miss_rate = 0.019, Pending_hits = 398, Reservation_fails = 2126
L2_cache_bank[8]: Access = 31287, Miss = 532, Miss_rate = 0.017, Pending_hits = 400, Reservation_fails = 1955
L2_cache_bank[9]: Access = 26655, Miss = 530, Miss_rate = 0.020, Pending_hits = 383, Reservation_fails = 1760
L2_cache_bank[10]: Access = 30810, Miss = 531, Miss_rate = 0.017, Pending_hits = 400, Reservation_fails = 1965
L2_cache_bank[11]: Access = 25218, Miss = 532, Miss_rate = 0.021, Pending_hits = 394, Reservation_fails = 2139
L2_total_cache_accesses = 329757
L2_total_cache_misses = 6375
L2_total_cache_miss_rate = 0.0193
L2_total_cache_pending_hits = 4850
L2_total_cache_reservation_fails = 24725
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25201
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4674
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23638
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293216
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1087
L2_cache_data_port_util = 0.114
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=469171
icnt_total_pkts_simt_to_mem=873485
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.37891
	minimum = 6
	maximum = 16
Network latency average = 7.37862
	minimum = 6
	maximum = 16
Slowest packet = 656182
Flit latency average = 6.09741
	minimum = 6
	maximum = 12
Slowest flit = 1334975
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000524766
	minimum = 0 (at node 0)
	maximum = 0.00708434 (at node 13)
Accepted packet rate average = 0.000524766
	minimum = 0 (at node 0)
	maximum = 0.00708434 (at node 13)
Injected flit rate average = 0.00120945
	minimum = 0 (at node 0)
	maximum = 0.0103679 (at node 13)
Accepted flit rate average= 0.00120945
	minimum = 0 (at node 0)
	maximum = 0.0222873 (at node 13)
Injected packet length average = 2.30475
Accepted packet length average = 2.30475
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 18.2125 (9 samples)
	minimum = 6 (9 samples)
	maximum = 153.333 (9 samples)
Network latency average = 14.0601 (9 samples)
	minimum = 6 (9 samples)
	maximum = 139.778 (9 samples)
Flit latency average = 12.9496 (9 samples)
	minimum = 6 (9 samples)
	maximum = 136.889 (9 samples)
Fragmentation average = 0.0137397 (9 samples)
	minimum = 0 (9 samples)
	maximum = 55.2222 (9 samples)
Injected packet rate average = 0.0439409 (9 samples)
	minimum = 0.0291312 (9 samples)
	maximum = 0.0723146 (9 samples)
Accepted packet rate average = 0.0439409 (9 samples)
	minimum = 0.0291312 (9 samples)
	maximum = 0.0723146 (9 samples)
Injected flit rate average = 0.106178 (9 samples)
	minimum = 0.0634291 (9 samples)
	maximum = 0.217608 (9 samples)
Accepted flit rate average = 0.106178 (9 samples)
	minimum = 0.0567571 (9 samples)
	maximum = 0.182302 (9 samples)
Injected packet size average = 2.41638 (9 samples)
Accepted packet size average = 2.41638 (9 samples)
Hops average = 1 (9 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 11 sec (311 sec)
gpgpu_simulation_rate = 63770 (inst/sec)
gpgpu_simulation_rate = 1502 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,63,1) blockDim = (8,8,1) 
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,467279)
GPGPU-Sim uArch: Shader 2 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,467279)
GPGPU-Sim uArch: Shader 3 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,467279)
GPGPU-Sim uArch: Shader 4 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,467279)
GPGPU-Sim uArch: Shader 5 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,467279)
GPGPU-Sim uArch: Shader 6 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,467279)
GPGPU-Sim uArch: Shader 7 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,467279)
GPGPU-Sim uArch: Shader 8 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,467279)
GPGPU-Sim uArch: Shader 9 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,467279)
GPGPU-Sim uArch: Shader 10 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,467279)
GPGPU-Sim uArch: Shader 11 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,467279)
GPGPU-Sim uArch: Shader 12 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,467279)
GPGPU-Sim uArch: Shader 13 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,467279)
GPGPU-Sim uArch: Shader 14 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,467279)
GPGPU-Sim uArch: Shader 0 bind to kernel 10 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,467279)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,467279)
GPGPU-Sim uArch: core:  2, cta: 1 initialized @(2,467279)
GPGPU-Sim uArch: core:  3, cta: 1 initialized @(2,467279)
GPGPU-Sim uArch: core:  4, cta: 1 initialized @(2,467279)
GPGPU-Sim uArch: core:  5, cta: 1 initialized @(2,467279)
GPGPU-Sim uArch: core:  6, cta: 1 initialized @(2,467279)
GPGPU-Sim uArch: core:  7, cta: 1 initialized @(2,467279)
GPGPU-Sim uArch: core:  8, cta: 1 initialized @(2,467279)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,467279)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,467279)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,467279)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,467279)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,467279)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,467279)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,467279)
GPGPU-Sim uArch: core:  1, cta: 2 initialized @(3,467279)
GPGPU-Sim uArch: core:  2, cta: 2 initialized @(3,467279)
GPGPU-Sim uArch: core:  3, cta: 2 initialized @(3,467279)
GPGPU-Sim uArch: core:  4, cta: 2 initialized @(3,467279)
GPGPU-Sim uArch: core:  5, cta: 2 initialized @(3,467279)
GPGPU-Sim uArch: core:  6, cta: 2 initialized @(3,467279)
GPGPU-Sim uArch: core:  7, cta: 2 initialized @(3,467279)
GPGPU-Sim uArch: core:  8, cta: 2 initialized @(3,467279)
GPGPU-Sim uArch: core:  9, cta: 2 initialized @(3,467279)
GPGPU-Sim uArch: core: 10, cta: 2 initialized @(3,467279)
GPGPU-Sim uArch: core: 11, cta: 2 initialized @(3,467279)
GPGPU-Sim uArch: core: 12, cta: 2 initialized @(3,467279)
GPGPU-Sim uArch: core: 13, cta: 2 initialized @(3,467279)
GPGPU-Sim uArch: core: 14, cta: 2 initialized @(3,467279)
GPGPU-Sim uArch: core:  0, cta: 2 initialized @(3,467279)
GPGPU-Sim uArch: core:  1, cta: 3 initialized @(4,467279)
GPGPU-Sim uArch: core:  2, cta: 3 initialized @(4,467279)
GPGPU-Sim uArch: core:  3, cta: 3 initialized @(4,467279)
GPGPU-Sim uArch: core:  4, cta: 3 initialized @(4,467279)
GPGPU-Sim uArch: core:  5, cta: 3 initialized @(4,467279)
GPGPU-Sim uArch: core:  6, cta: 3 initialized @(4,467279)
GPGPU-Sim uArch: core:  7, cta: 3 initialized @(4,467279)
GPGPU-Sim uArch: core:  8, cta: 3 initialized @(4,467279)
GPGPU-Sim uArch: core:  9, cta: 3 initialized @(4,467279)
GPGPU-Sim uArch: core: 10, cta: 3 initialized @(4,467279)
GPGPU-Sim uArch: core: 11, cta: 3 initialized @(4,467279)
GPGPU-Sim uArch: core: 12, cta: 3 initialized @(4,467279)
GPGPU-Sim uArch: core: 13, cta: 3 initialized @(4,467279)
GPGPU-Sim uArch: core: 14, cta: 3 initialized @(4,467279)
GPGPU-Sim uArch: core:  0, cta: 3 initialized @(4,467279)
GPGPU-Sim uArch: core:  1, cta: 4 initialized @(5,467279)
GPGPU-Sim uArch: core:  2, cta: 4 initialized @(5,467279)
GPGPU-Sim uArch: core:  3, cta: 4 initialized @(5,467279)
GPGPU-Sim PTX: 20200000 instructions simulated : ctaid=(0,29,0) tid=(5,4,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (109,467279), 3 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #0 (109,467279), 3 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #0 (109,467279), 3 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (109,467279), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #0 (110,467279), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (113,467279), 3 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #1 (113,467279), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (113,467279), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (114,467279), 3 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #0 (114,467279), 3 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (115,467279), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #0 (115,467279), 3 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #1 (115,467279), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #1 (115,467279), 2 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #0 (115,467279), 3 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #1 (116,467279), 2 CTAs running
GPGPU-Sim uArch: Shader 6 finished CTA #2 (116,467279), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #1 (116,467279), 2 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #2 (117,467279), 1 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #1 (117,467279), 2 CTAs running
GPGPU-Sim uArch: Shader 7 finished CTA #2 (117,467279), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #1 (117,467279), 2 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #1 (117,467279), 2 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #1 (117,467279), 2 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #1 (117,467279), 3 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #1 (117,467279), 2 CTAs running
GPGPU-Sim uArch: Shader 5 finished CTA #2 (118,467279), 1 CTAs running
GPGPU-Sim uArch: Shader 8 finished CTA #2 (118,467279), 1 CTAs running
GPGPU-Sim uArch: Shader 9 finished CTA #2 (118,467279), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #2 (118,467279), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #2 (118,467279), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #2 (118,467279), 2 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #2 (118,467279), 1 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #2 (120,467279), 1 CTAs running
GPGPU-Sim uArch: Shader 10 finished CTA #2 (120,467279), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #3 (120,467279), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (121,467279), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #3 (122,467279), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #3 (122,467279), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #3 (123,467279), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #3 (123,467279), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #3 (123,467279), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #3 (123,467279), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #3 (123,467279), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #3 (123,467279), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #3 (124,467279), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (125,467279), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #0 (126,467279), 4 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #1 (126,467279), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #1 (129,467279), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #2 (129,467279), 2 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #2 (129,467279), 2 CTAs running
GPGPU-Sim uArch: Shader 4 finished CTA #3 (129,467279), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #3 (129,467279), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #1 (130,467279), 4 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #2 (133,467279), 3 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #3 (134,467279), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #3 (138,467279), 2 CTAs running
GPGPU-Sim uArch: Shader 2 finished CTA #4 (138,467279), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #4 (139,467279), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #3 (143,467279), 1 CTAs running
GPGPU-Sim uArch: Shader 3 finished CTA #4 (148,467279), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: cycles simulated: 467779  inst.: 19917317 (ipc=169.6) sim_rate=63837 (inst/sec) elapsed = 0:0:05:12 / Sat Jul 28 12:23:17 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (601,467279), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 10 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 1.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 10 
gpu_sim_cycle = 602
gpu_sim_insn = 84776
gpu_ipc =     140.8239
gpu_tot_sim_cycle = 467881
gpu_tot_sim_insn = 19917317
gpu_tot_ipc =      42.5692
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22067
gpu_stall_icnt2sh    = 68188
gpu_total_sim_rate=63837

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394449
	L1I_total_cache_misses = 2252
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33388, Miss = 16589, Miss_rate = 0.497, Pending_hits = 2685, Reservation_fails = 40229
	L1D_cache_core[1]: Access = 36637, Miss = 18091, Miss_rate = 0.494, Pending_hits = 2705, Reservation_fails = 40300
	L1D_cache_core[2]: Access = 36150, Miss = 18087, Miss_rate = 0.500, Pending_hits = 2695, Reservation_fails = 32250
	L1D_cache_core[3]: Access = 35969, Miss = 18570, Miss_rate = 0.516, Pending_hits = 2808, Reservation_fails = 47602
	L1D_cache_core[4]: Access = 45326, Miss = 23137, Miss_rate = 0.510, Pending_hits = 3680, Reservation_fails = 62605
	L1D_cache_core[5]: Access = 45482, Miss = 23170, Miss_rate = 0.509, Pending_hits = 3587, Reservation_fails = 65528
	L1D_cache_core[6]: Access = 45668, Miss = 23433, Miss_rate = 0.513, Pending_hits = 3635, Reservation_fails = 61286
	L1D_cache_core[7]: Access = 44583, Miss = 22801, Miss_rate = 0.511, Pending_hits = 3688, Reservation_fails = 64757
	L1D_cache_core[8]: Access = 44699, Miss = 23251, Miss_rate = 0.520, Pending_hits = 3633, Reservation_fails = 69092
	L1D_cache_core[9]: Access = 44112, Miss = 22636, Miss_rate = 0.513, Pending_hits = 3627, Reservation_fails = 71386
	L1D_cache_core[10]: Access = 44362, Miss = 22730, Miss_rate = 0.512, Pending_hits = 3636, Reservation_fails = 58105
	L1D_cache_core[11]: Access = 46074, Miss = 23449, Miss_rate = 0.509, Pending_hits = 3800, Reservation_fails = 58645
	L1D_cache_core[12]: Access = 46462, Miss = 23233, Miss_rate = 0.500, Pending_hits = 3576, Reservation_fails = 64004
	L1D_cache_core[13]: Access = 48859, Miss = 24990, Miss_rate = 0.511, Pending_hits = 3562, Reservation_fails = 64900
	L1D_cache_core[14]: Access = 44960, Miss = 22112, Miss_rate = 0.492, Pending_hits = 3692, Reservation_fails = 62433
	L1D_total_cache_accesses = 642731
	L1D_total_cache_misses = 326279
	L1D_total_cache_miss_rate = 0.5076
	L1D_total_cache_pending_hits = 51009
	L1D_total_cache_reservation_fails = 863122
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7945
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0564
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34687
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254037
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7497
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291592
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 609085
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392197
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2252
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5368, 5368, 5368, 5368, 5368, 5368, 821, 821, 493, 493, 352, 352, 352, 352, 317, 317, 
gpgpu_n_tot_thrd_icount = 22758976
gpgpu_n_tot_w_icount = 711218
gpgpu_n_stall_shd_mem = 1297283
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34686
gpgpu_n_mem_write_global = 294897
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894104
gpgpu_n_store_insn = 1962888
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 237968
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1297283
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1727139	W0_Idle:382446	W0_Scoreboard:3505449	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:0	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592494
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 277488 {8:34686,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19758504 {40:162609,72:74016,136:58272,}
traffic_breakdown_coretomem[INST_ACC_R] = 1296 {8:162,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4717296 {136:34686,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359176 {8:294897,}
traffic_breakdown_memtocore[INST_ACC_R] = 22032 {136:162,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 837 
averagemflatency = 202 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 467880 
mrq_lat_table:4414 	634 	1065 	528 	632 	523 	294 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	303394 	25714 	490 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19791 	38877 	103912 	159146 	7954 	78 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13652 	17579 	3338 	128 	4 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	129609 	676 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	878 	48 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54         3         4        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:     63554     63602     58392     64480    118967    121888     59283     65344     58351     63517     46247     58357     63525     59316     64454     59266 
dram[1]:     59329     65364     64513     58402    119222    122212     63567     59344     59232     58359     46204     45243     63536     64509     58394     64459 
dram[2]:     64428     58428     63557     59329    120692    122579     63541     59274     64442     64470     57449     57404     58392     65348     58347     63531 
dram[3]:     63532     59329     64481     64513    121066    122962     58382     65353     58366     63531     57437     45322     63587     63535     64460     58394 
dram[4]:     58423     65352     58394     63556    121502    123264     59274     64423     59281     58373     57404     45252     64448     59316     64460     64512 
dram[5]:     59330     64442     64513     63558    121736    123638     63569     59332     64458     58360     46212     57439     58409     64428     58352     63537 
average row accesses per activate:
dram[0]: 14.571428 14.428572 17.500000 17.500000 18.571428 16.000000 13.166667 11.000000  2.000000  2.285714  5.153846  5.461538 13.142858 13.285714 10.333333  9.300000 
dram[1]: 14.285714 14.571428 17.666666 17.333334 16.125000 15.875000 11.714286 10.571428  1.857143  2.333333  5.307693  5.833333 13.000000 13.285714 10.444445 11.125000 
dram[2]: 14.142858 14.285714 17.666666 17.333334 15.875000 16.500000 11.714286 12.166667  2.285714  2.666667  4.400000  5.071429 13.142858 13.285714  9.600000 10.222222 
dram[3]: 14.285714 16.666666 17.500000 17.500000 15.750000 16.250000 11.428572 10.714286  2.285714  2.666667  5.583333  5.666667 13.142858 13.285714 10.333333 13.000000 
dram[4]: 14.000000 16.500000 17.666666 17.666666 15.875000 16.500000 13.333333 10.428572  2.166667  2.285714  5.230769  4.666667 13.000000 13.285714  9.500000 11.625000 
dram[5]: 16.666666 14.428572 17.500000 17.500000 15.875000 18.857143 11.285714 10.142858  2.285714  2.125000  5.916667  5.000000 12.857142 13.285714 10.222222 11.625000 
average row locality = 8167/757 = 10.788639
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        78        75        73        73        84        82        49        49        12        13        61        64        92        93        84        86 
dram[1]:        76        76        74        72        82        81        52        46        11        12        61        66        91        93        86        82 
dram[2]:        75        74        74        72        81        84        52        45        13        14        60        66        92        93        86        83 
dram[3]:        76        74        73        73        80        82        50        47        14        14        61        62        92        93        84        83 
dram[4]:        74        73        74        74        81        83        50        47        12        13        64        63        91        93        86        84 
dram[5]:        74        75        73        73        81        84        51        45        13        14        64        64        90        93        85        84 
total reads: 6376
bank skew: 93/11 = 8.45
chip skew: 1068/1058 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        30        28         2         3         6         7         0         0         9         7 
dram[1]:        24        26        32        32        47        46        30        28         2         2         8         4         0         0         8         7 
dram[2]:        24        26        32        32        46        48        30        28         3         2         6         5         0         0        10         9 
dram[3]:        24        26        32        32        46        48        30        28         2         2         6         6         0         0         9         8 
dram[4]:        24        26        32        32        46        49        30        26         1         3         4         7         0         0         9         9 
dram[5]:        26        26        32        32        46        48        28        26         3         3         7         6         0         0         7         9 
total reads: 1791
min_bank_accesses = 0!
chip skew: 301/296 = 1.02
average mf latency per bank:
dram[0]:       1096      1323      1173      1175       578       593       166       170      2642      5740     67594     67418      2668      2041      1269      1362
dram[1]:       1100      1264      1191      1201       578       592       170       168      3948      5220     65674     67196      3166      2023      1369      1139
dram[2]:       1222      1045      1161      1172      1457       563       173       165      4481      6017     69316     65348      1804      2484      1289       982
dram[3]:       1298      1124      1178      1173       596       512       173       168      6023      4626     71859     74165      1992      2784      1436      1026
dram[4]:       1159      1250      1208      1171       592       506       167       174      6003      5670     82823     67935      2853      1909      1166       945
dram[5]:       1139      1215      1220      1174       580       512       171       171      5285      5461     75966     61144      2984      2222      1112      1213
maximum mf latency per bank:
dram[0]:        619       473       345       375       382       394       340       321       333       389       712       727       728       663       837       668
dram[1]:        370       493       375       387       374       454       341       331       363       383       612       622       642       612       539       596
dram[2]:        574       443       381       381       360       407       314       327       388       442       567       629       549       614       609       596
dram[3]:        442       387       365       374       353       349       336       334       460       374       632       601       545       661       488       541
dram[4]:        397       409       390       363       396       357       304       332       400       368       559       593       593       595       702       546
dram[5]:        460       432       393       367       375       374       314       335       359       478       634       600       561       586       701       534

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=356256 n_nop=353284 n_act=128 n_pre=112 n_req=1366 n_rd=2136 n_write=596 bw_util=0.01534
n_activity=11919 dram_eff=0.4584
bk0: 156a 355222i bk1: 150a 355157i bk2: 146a 355093i bk3: 146a 355014i bk4: 168a 354847i bk5: 164a 354722i bk6: 98a 355442i bk7: 98a 355420i bk8: 24a 356135i bk9: 26a 356104i bk10: 122a 355763i bk11: 128a 355629i bk12: 184a 355606i bk13: 186a 355517i bk14: 168a 355534i bk15: 172a 355468i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0302367
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=356256 n_nop=353308 n_act=125 n_pre=109 n_req=1357 n_rd=2122 n_write=592 bw_util=0.01524
n_activity=11830 dram_eff=0.4588
bk0: 152a 355208i bk1: 152a 355162i bk2: 148a 354944i bk3: 144a 354966i bk4: 164a 354809i bk5: 162a 354730i bk6: 104a 355383i bk7: 92a 355401i bk8: 22a 356146i bk9: 24a 356130i bk10: 122a 355736i bk11: 132a 355684i bk12: 182a 355578i bk13: 186a 355539i bk14: 172a 355462i bk15: 164a 355456i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0352359
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=356256 n_nop=353282 n_act=130 n_pre=114 n_req=1365 n_rd=2128 n_write=602 bw_util=0.01533
n_activity=11933 dram_eff=0.4576
bk0: 150a 355193i bk1: 148a 355166i bk2: 148a 355043i bk3: 144a 355014i bk4: 162a 354800i bk5: 168a 354796i bk6: 104a 355324i bk7: 90a 355384i bk8: 26a 356115i bk9: 28a 356111i bk10: 120a 355794i bk11: 132a 355742i bk12: 184a 355653i bk13: 186a 355633i bk14: 172a 355546i bk15: 166a 355378i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0283925
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=356256 n_nop=353314 n_act=122 n_pre=106 n_req=1357 n_rd=2116 n_write=598 bw_util=0.01524
n_activity=11790 dram_eff=0.4604
bk0: 152a 355390i bk1: 148a 355156i bk2: 146a 355017i bk3: 146a 354954i bk4: 160a 354732i bk5: 164a 354808i bk6: 100a 355329i bk7: 94a 355439i bk8: 28a 356137i bk9: 28a 356125i bk10: 122a 355767i bk11: 124a 355629i bk12: 184a 355606i bk13: 186a 355538i bk14: 168a 355574i bk15: 166a 355439i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0281848
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=356256 n_nop=353298 n_act=127 n_pre=111 n_req=1360 n_rd=2124 n_write=596 bw_util=0.01527
n_activity=11947 dram_eff=0.4553
bk0: 148a 355312i bk1: 146a 355207i bk2: 148a 355094i bk3: 148a 355007i bk4: 162a 354738i bk5: 166a 354791i bk6: 100a 355475i bk7: 94a 355511i bk8: 24a 356147i bk9: 26a 356124i bk10: 128a 355771i bk11: 126a 355615i bk12: 182a 355577i bk13: 186a 355458i bk14: 172a 355569i bk15: 168a 355421i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0312051
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=356256 n_nop=353296 n_act=126 n_pre=110 n_req=1362 n_rd=2126 n_write=598 bw_util=0.01529
n_activity=11922 dram_eff=0.457
bk0: 148a 355193i bk1: 150a 355152i bk2: 146a 355101i bk3: 146a 355037i bk4: 162a 354813i bk5: 168a 354821i bk6: 102a 355480i bk7: 90a 355471i bk8: 26a 356105i bk9: 28a 356128i bk10: 128a 355778i bk11: 128a 355716i bk12: 180a 355755i bk13: 186a 355637i bk14: 170a 355559i bk15: 168a 355385i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.025448

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26757, Miss = 533, Miss_rate = 0.020, Pending_hits = 407, Reservation_fails = 2573
L2_cache_bank[1]: Access = 27994, Miss = 535, Miss_rate = 0.019, Pending_hits = 411, Reservation_fails = 2256
L2_cache_bank[2]: Access = 26914, Miss = 533, Miss_rate = 0.020, Pending_hits = 410, Reservation_fails = 2336
L2_cache_bank[3]: Access = 27219, Miss = 528, Miss_rate = 0.019, Pending_hits = 408, Reservation_fails = 2262
L2_cache_bank[4]: Access = 26507, Miss = 533, Miss_rate = 0.020, Pending_hits = 424, Reservation_fails = 1845
L2_cache_bank[5]: Access = 26030, Miss = 531, Miss_rate = 0.020, Pending_hits = 406, Reservation_fails = 1941
L2_cache_bank[6]: Access = 26692, Miss = 530, Miss_rate = 0.020, Pending_hits = 409, Reservation_fails = 1567
L2_cache_bank[7]: Access = 27677, Miss = 528, Miss_rate = 0.019, Pending_hits = 398, Reservation_fails = 2126
L2_cache_bank[8]: Access = 31287, Miss = 532, Miss_rate = 0.017, Pending_hits = 400, Reservation_fails = 1955
L2_cache_bank[9]: Access = 26655, Miss = 530, Miss_rate = 0.020, Pending_hits = 383, Reservation_fails = 1760
L2_cache_bank[10]: Access = 30810, Miss = 531, Miss_rate = 0.017, Pending_hits = 400, Reservation_fails = 1965
L2_cache_bank[11]: Access = 25218, Miss = 532, Miss_rate = 0.021, Pending_hits = 394, Reservation_fails = 2139
L2_total_cache_accesses = 329760
L2_total_cache_misses = 6376
L2_total_cache_miss_rate = 0.0193
L2_total_cache_pending_hits = 4850
L2_total_cache_reservation_fails = 24725
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25202
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4675
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23638
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1680
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 20
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1087
L2_cache_data_port_util = 0.114
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=469182
icnt_total_pkts_simt_to_mem=873489
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 659516
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1342656
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00036914
	minimum = 0 (at node 0)
	maximum = 0.00498339 (at node 1)
Accepted packet rate average = 0.00036914
	minimum = 0 (at node 0)
	maximum = 0.00498339 (at node 1)
Injected flit rate average = 0.00092285
	minimum = 0 (at node 0)
	maximum = 0.00996678 (at node 19)
Accepted flit rate average= 0.00092285
	minimum = 0 (at node 0)
	maximum = 0.0182724 (at node 1)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 17.1413 (10 samples)
	minimum = 6 (10 samples)
	maximum = 139 (10 samples)
Network latency average = 13.4041 (10 samples)
	minimum = 6 (10 samples)
	maximum = 126.8 (10 samples)
Flit latency average = 12.2547 (10 samples)
	minimum = 6 (10 samples)
	maximum = 123.8 (10 samples)
Fragmentation average = 0.0123657 (10 samples)
	minimum = 0 (10 samples)
	maximum = 49.7 (10 samples)
Injected packet rate average = 0.0395837 (10 samples)
	minimum = 0.0262181 (10 samples)
	maximum = 0.0655815 (10 samples)
Accepted packet rate average = 0.0395837 (10 samples)
	minimum = 0.0262181 (10 samples)
	maximum = 0.0655815 (10 samples)
Injected flit rate average = 0.0956521 (10 samples)
	minimum = 0.0570862 (10 samples)
	maximum = 0.196844 (10 samples)
Accepted flit rate average = 0.0956521 (10 samples)
	minimum = 0.0510814 (10 samples)
	maximum = 0.165899 (10 samples)
Injected packet size average = 2.41645 (10 samples)
Accepted packet size average = 2.41645 (10 samples)
Hops average = 1 (10 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 12 sec (312 sec)
gpgpu_simulation_rate = 63837 (inst/sec)
gpgpu_simulation_rate = 1499 (cycle/sec)
dev out malloc success
dev in malloc success
data im memcpy success

GPGPU-Sim PTX: cudaLaunch for 0x0x406510 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11ReLUForwardIfEviPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z11ReLUForwardIfEviPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,467881)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1295,467881), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 11 '_Z11ReLUForwardIfEviPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z11ReLUForwardIfEviPKT_PS0_' finished on shader 4.
kernel_name = _Z11ReLUForwardIfEviPKT_PS0_ 
kernel_launch_uid = 11 
gpu_sim_cycle = 1296
gpu_sim_insn = 13620
gpu_ipc =      10.5093
gpu_tot_sim_cycle = 469177
gpu_tot_sim_insn = 19930937
gpu_tot_ipc =      42.4806
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22067
gpu_stall_icnt2sh    = 68188
gpu_total_sim_rate=63677

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 394721
	L1I_total_cache_misses = 2284
	L1I_total_cache_miss_rate = 0.0058
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33388, Miss = 16589, Miss_rate = 0.497, Pending_hits = 2685, Reservation_fails = 40229
	L1D_cache_core[1]: Access = 36637, Miss = 18091, Miss_rate = 0.494, Pending_hits = 2705, Reservation_fails = 40300
	L1D_cache_core[2]: Access = 36150, Miss = 18087, Miss_rate = 0.500, Pending_hits = 2695, Reservation_fails = 32250
	L1D_cache_core[3]: Access = 35969, Miss = 18570, Miss_rate = 0.516, Pending_hits = 2808, Reservation_fails = 47602
	L1D_cache_core[4]: Access = 45358, Miss = 23169, Miss_rate = 0.511, Pending_hits = 3680, Reservation_fails = 62605
	L1D_cache_core[5]: Access = 45482, Miss = 23170, Miss_rate = 0.509, Pending_hits = 3587, Reservation_fails = 65528
	L1D_cache_core[6]: Access = 45668, Miss = 23433, Miss_rate = 0.513, Pending_hits = 3635, Reservation_fails = 61286
	L1D_cache_core[7]: Access = 44583, Miss = 22801, Miss_rate = 0.511, Pending_hits = 3688, Reservation_fails = 64757
	L1D_cache_core[8]: Access = 44699, Miss = 23251, Miss_rate = 0.520, Pending_hits = 3633, Reservation_fails = 69092
	L1D_cache_core[9]: Access = 44112, Miss = 22636, Miss_rate = 0.513, Pending_hits = 3627, Reservation_fails = 71386
	L1D_cache_core[10]: Access = 44362, Miss = 22730, Miss_rate = 0.512, Pending_hits = 3636, Reservation_fails = 58105
	L1D_cache_core[11]: Access = 46074, Miss = 23449, Miss_rate = 0.509, Pending_hits = 3800, Reservation_fails = 58645
	L1D_cache_core[12]: Access = 46462, Miss = 23233, Miss_rate = 0.500, Pending_hits = 3576, Reservation_fails = 64004
	L1D_cache_core[13]: Access = 48859, Miss = 24990, Miss_rate = 0.511, Pending_hits = 3562, Reservation_fails = 64900
	L1D_cache_core[14]: Access = 44960, Miss = 22112, Miss_rate = 0.492, Pending_hits = 3692, Reservation_fails = 62433
	L1D_total_cache_accesses = 642763
	L1D_total_cache_misses = 326311
	L1D_total_cache_miss_rate = 0.5077
	L1D_total_cache_pending_hits = 51009
	L1D_total_cache_reservation_fails = 863122
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 7993
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 262223
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34703
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254037
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7545
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3220
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 291608
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 609085
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 392437
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2284
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5368, 5368, 5368, 5368, 5368, 5368, 821, 821, 493, 493, 352, 352, 352, 352, 317, 317, 
gpgpu_n_tot_thrd_icount = 22773824
gpgpu_n_tot_w_icount = 711682
gpgpu_n_stall_shd_mem = 1297283
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34702
gpgpu_n_mem_write_global = 294913
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3894604
gpgpu_n_store_insn = 1963388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239480
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1297283
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1727141	W0_Idle:383963	W0_Scoreboard:3506086	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:79942	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:592939
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 277616 {8:34702,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19760680 {40:162609,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4719472 {136:34702,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2359304 {8:294913,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 837 
averagemflatency = 202 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 469176 
mrq_lat_table:4444 	639 	1078 	534 	633 	523 	294 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	303394 	25746 	490 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	19822 	38880 	103912 	159146 	7954 	78 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13656 	17582 	3347 	128 	4 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	129609 	692 	0 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	879 	49 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54         3         4        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:     63554     63602     58392     64480    118967    121888     59283     65344     58351     63517     46247     58357     63525     59316     64454     59266 
dram[1]:     59329     65364     64513     58402    119222    122212     63567     59344     59232     58359     46204     45243     63536     64509     58394     64459 
dram[2]:     64428     58428     63557     59329    120692    122579     63541     59274     64442     64470     57449     57404     58392     65348     58347     63531 
dram[3]:     63532     59329     64481     64513    121066    122962     58382     65353     58366     63531     57437     45322     63587     63535     64460     58394 
dram[4]:     58423     65352     58394     63556    121502    123264     59274     64423     59281     58373     57404     45252     64448     59316     64460     64512 
dram[5]:     59330     64442     64513     63558    121736    123638     63569     59332     64458     58360     46212     57439     58409     64428     58352     63537 
average row accesses per activate:
dram[0]: 14.571428 14.428572 17.500000 17.500000 18.571428 16.000000 11.857142 11.857142  2.000000  2.285714  5.230769  5.461538 13.142858 13.285714 10.333333  9.300000 
dram[1]: 14.285714 14.571428 17.666666 17.333334 16.125000 15.875000 12.000000 11.428572  1.857143  2.333333  5.384615  5.461538 13.000000 13.285714 10.444445 11.125000 
dram[2]: 14.142858 14.285714 17.666666 17.333334 15.875000 16.500000 12.000000 11.285714  2.285714  2.666667  4.400000  5.142857 13.142858 13.285714  9.600000 10.222222 
dram[3]: 12.750000 16.666666 17.500000 17.500000 15.750000 16.250000 11.714286 11.285714  2.285714  2.666667  5.583333  5.666667 13.142858 13.285714 10.333333 13.000000 
dram[4]: 14.000000 16.500000 17.666666 17.666666 15.875000 16.500000 11.714286 11.000000  2.166667  2.285714  4.928571  4.666667 13.000000 13.285714  9.500000 11.625000 
dram[5]: 16.666666 14.428572 17.500000 17.500000 15.875000 18.857143 12.142858 10.714286  2.285714  2.125000  5.916667  5.000000 12.857142 13.285714 10.222222 11.625000 
average row locality = 8222/763 = 10.775885
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        78        75        73        73        84        82        51        53        12        13        61        64        92        93        84        86 
dram[1]:        76        76        74        72        82        81        54        50        11        12        61        66        91        93        86        82 
dram[2]:        75        74        74        72        81        84        54        49        13        14        60        66        92        93        86        83 
dram[3]:        78        74        73        73        80        82        52        49        14        14        61        62        92        93        84        83 
dram[4]:        74        73        74        74        81        83        52        49        12        13        64        63        91        93        86        84 
dram[5]:        74        75        73        73        81        84        55        47        13        14        64        64        90        93        85        84 
total reads: 6410
bank skew: 93/11 = 8.45
chip skew: 1074/1064 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        32        30         2         3         7         7         0         0         9         7 
dram[1]:        24        26        32        32        47        46        30        30         2         2         9         5         0         0         8         7 
dram[2]:        24        26        32        32        46        48        30        30         3         2         6         6         0         0        10         9 
dram[3]:        24        26        32        32        46        48        30        30         2         2         6         6         0         0         9         8 
dram[4]:        24        26        32        32        46        49        30        28         1         3         5         7         0         0         9         9 
dram[5]:        26        26        32        32        46        48        30        28         3         3         7         6         0         0         7         9 
total reads: 1812
min_bank_accesses = 0!
chip skew: 304/300 = 1.01
average mf latency per bank:
dram[0]:       1096      1323      1173      1175       578       593       165       170      2642      5740     66600     67418      2668      2041      1269      1362
dram[1]:       1100      1264      1191      1201       578       592       173       170      3948      5220     64736     66250      3166      2023      1369      1139
dram[2]:       1222      1045      1161      1172      1457       563       176       167      4481      6017     69316     64441      1804      2484      1289       982
dram[3]:       1273      1124      1178      1173       596       512       175       166      6023      4626     71859     74165      1992      2784      1436      1026
dram[4]:       1159      1250      1208      1171       592       506       170       172      6003      5670     81623     67935      2853      1909      1166       945
dram[5]:       1139      1215      1220      1174       580       512       172       169      5285      5461     75966     61144      2984      2222      1112      1213
maximum mf latency per bank:
dram[0]:        619       473       345       375       382       394       340       321       333       389       712       727       728       663       837       668
dram[1]:        370       493       375       387       374       454       341       331       363       383       612       622       642       612       539       596
dram[2]:        574       443       381       381       360       407       314       327       388       442       567       629       549       614       609       596
dram[3]:        442       387       365       374       353       349       336       334       460       374       632       601       545       661       488       541
dram[4]:        397       409       390       363       396       357       322       332       400       368       559       593       593       595       702       546
dram[5]:        460       432       393       367       375       374       314       335       359       478       634       600       561       586       701       534

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357243 n_nop=354247 n_act=129 n_pre=113 n_req=1377 n_rd=2148 n_write=606 bw_util=0.01542
n_activity=12015 dram_eff=0.4584
bk0: 156a 356209i bk1: 150a 356144i bk2: 146a 356080i bk3: 146a 356001i bk4: 168a 355834i bk5: 164a 355710i bk6: 102a 356381i bk7: 106a 356345i bk8: 24a 357121i bk9: 26a 357091i bk10: 122a 356744i bk11: 128a 356616i bk12: 184a 356593i bk13: 186a 356504i bk14: 168a 356521i bk15: 172a 356455i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0302175
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357243 n_nop=354273 n_act=126 n_pre=110 n_req=1367 n_rd=2134 n_write=600 bw_util=0.01531
n_activity=11921 dram_eff=0.4587
bk0: 152a 356194i bk1: 152a 356149i bk2: 148a 355931i bk3: 144a 355953i bk4: 164a 355796i bk5: 162a 355717i bk6: 108a 356351i bk7: 100a 356330i bk8: 22a 357134i bk9: 24a 357118i bk10: 122a 356713i bk11: 132a 356664i bk12: 182a 356563i bk13: 186a 356525i bk14: 172a 356448i bk15: 164a 356442i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0351777
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357243 n_nop=354249 n_act=131 n_pre=115 n_req=1374 n_rd=2140 n_write=608 bw_util=0.01538
n_activity=12017 dram_eff=0.4574
bk0: 150a 356180i bk1: 148a 356153i bk2: 148a 356031i bk3: 144a 356002i bk4: 162a 355788i bk5: 168a 355784i bk6: 108a 356304i bk7: 98a 356315i bk8: 26a 357101i bk9: 28a 357097i bk10: 120a 356780i bk11: 132a 356723i bk12: 184a 356639i bk13: 186a 356619i bk14: 172a 356533i bk15: 166a 356365i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.028356
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357243 n_nop=354283 n_act=123 n_pre=107 n_req=1365 n_rd=2128 n_write=602 bw_util=0.01528
n_activity=11873 dram_eff=0.4599
bk0: 156a 356362i bk1: 148a 356142i bk2: 146a 356003i bk3: 146a 355940i bk4: 160a 355718i bk5: 164a 355794i bk6: 104a 356307i bk7: 98a 356389i bk8: 28a 357124i bk9: 28a 357112i bk10: 122a 356755i bk11: 124a 356617i bk12: 184a 356594i bk13: 186a 356526i bk14: 168a 356562i bk15: 166a 356427i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0281237
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357243 n_nop=354267 n_act=129 n_pre=113 n_req=1367 n_rd=2132 n_write=602 bw_util=0.01531
n_activity=12028 dram_eff=0.4546
bk0: 148a 356299i bk1: 146a 356195i bk2: 148a 356082i bk3: 148a 355996i bk4: 162a 355727i bk5: 166a 355780i bk6: 104a 356443i bk7: 98a 356461i bk8: 24a 357134i bk9: 26a 357111i bk10: 128a 356731i bk11: 126a 356599i bk12: 182a 356561i bk13: 186a 356443i bk14: 172a 356555i bk15: 168a 356408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0311637
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x8024b780, atomic=0 1 entries : 0x7ff994830210 :  mf: uid=1910411, sid04:w13, part=5, addr=0x8024b780, load , size=128, unknown  status = IN_PARTITION_DRAM (469176), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=357243 n_nop=354264 n_act=126 n_pre=110 n_req=1372 n_rd=2137 n_write=606 bw_util=0.01536
n_activity=12020 dram_eff=0.4564
bk0: 148a 356180i bk1: 150a 356139i bk2: 146a 356088i bk3: 146a 356024i bk4: 162a 355800i bk5: 168a 355808i bk6: 110a 356423i bk7: 93a 356420i bk8: 26a 357092i bk9: 28a 357115i bk10: 128a 356765i bk11: 128a 356703i bk12: 180a 356742i bk13: 186a 356624i bk14: 170a 356546i bk15: 168a 356372i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0254673

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26759, Miss = 535, Miss_rate = 0.020, Pending_hits = 407, Reservation_fails = 2573
L2_cache_bank[1]: Access = 27998, Miss = 539, Miss_rate = 0.019, Pending_hits = 411, Reservation_fails = 2256
L2_cache_bank[2]: Access = 26916, Miss = 535, Miss_rate = 0.020, Pending_hits = 410, Reservation_fails = 2336
L2_cache_bank[3]: Access = 27223, Miss = 532, Miss_rate = 0.020, Pending_hits = 408, Reservation_fails = 2262
L2_cache_bank[4]: Access = 26509, Miss = 535, Miss_rate = 0.020, Pending_hits = 424, Reservation_fails = 1845
L2_cache_bank[5]: Access = 26034, Miss = 535, Miss_rate = 0.021, Pending_hits = 406, Reservation_fails = 1941
L2_cache_bank[6]: Access = 26696, Miss = 534, Miss_rate = 0.020, Pending_hits = 409, Reservation_fails = 1567
L2_cache_bank[7]: Access = 27679, Miss = 530, Miss_rate = 0.019, Pending_hits = 398, Reservation_fails = 2126
L2_cache_bank[8]: Access = 31289, Miss = 534, Miss_rate = 0.017, Pending_hits = 400, Reservation_fails = 1955
L2_cache_bank[9]: Access = 26657, Miss = 532, Miss_rate = 0.020, Pending_hits = 383, Reservation_fails = 1760
L2_cache_bank[10]: Access = 30814, Miss = 535, Miss_rate = 0.017, Pending_hits = 400, Reservation_fails = 1965
L2_cache_bank[11]: Access = 25220, Miss = 534, Miss_rate = 0.021, Pending_hits = 394, Reservation_fails = 2139
L2_total_cache_accesses = 329794
L2_total_cache_misses = 6410
L2_total_cache_miss_rate = 0.0194
L2_total_cache_pending_hits = 4850
L2_total_cache_reservation_fails = 24725
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25202
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4691
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23638
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293217
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1087
L2_cache_data_port_util = 0.113
L2_cache_fill_port_util = 0.005

icnt_total_pkts_mem_to_simt=469288
icnt_total_pkts_simt_to_mem=873587
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 13.1618
	minimum = 6
	maximum = 55
Network latency average = 13.0882
	minimum = 6
	maximum = 55
Slowest packet = 659555
Flit latency average = 13.4314
	minimum = 6
	maximum = 51
Slowest flit = 1342774
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0019433
	minimum = 0 (at node 0)
	maximum = 0.0262346 (at node 4)
Accepted packet rate average = 0.0019433
	minimum = 0 (at node 0)
	maximum = 0.0262346 (at node 4)
Injected flit rate average = 0.0058299
	minimum = 0 (at node 0)
	maximum = 0.0756173 (at node 4)
Accepted flit rate average= 0.0058299
	minimum = 0 (at node 0)
	maximum = 0.0817901 (at node 4)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 16.7795 (11 samples)
	minimum = 6 (11 samples)
	maximum = 131.364 (11 samples)
Network latency average = 13.3754 (11 samples)
	minimum = 6 (11 samples)
	maximum = 120.273 (11 samples)
Flit latency average = 12.3616 (11 samples)
	minimum = 6 (11 samples)
	maximum = 117.182 (11 samples)
Fragmentation average = 0.0112416 (11 samples)
	minimum = 0 (11 samples)
	maximum = 45.1818 (11 samples)
Injected packet rate average = 0.0361618 (11 samples)
	minimum = 0.0238346 (11 samples)
	maximum = 0.0620045 (11 samples)
Accepted packet rate average = 0.0361618 (11 samples)
	minimum = 0.0238346 (11 samples)
	maximum = 0.0620045 (11 samples)
Injected flit rate average = 0.0874865 (11 samples)
	minimum = 0.0518966 (11 samples)
	maximum = 0.185823 (11 samples)
Accepted flit rate average = 0.0874865 (11 samples)
	minimum = 0.0464377 (11 samples)
	maximum = 0.158253 (11 samples)
Injected packet size average = 2.4193 (11 samples)
Accepted packet size average = 2.4193 (11 samples)
Hops average = 1 (11 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 13 sec (313 sec)
gpgpu_simulation_rate = 63677 (inst/sec)
gpgpu_simulation_rate = 1498 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,469177)
GPGPU-Sim uArch: Shader 6 bind to kernel 12 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,469177)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (98,469177), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 469677  inst.: 19933841 (ipc= 5.8) sim_rate=63686 (inst/sec) elapsed = 0:0:05:13 / Sat Jul 28 12:23:18 2018
GPGPU-Sim uArch: cycles simulated: 472677  inst.: 19935601 (ipc= 1.3) sim_rate=63489 (inst/sec) elapsed = 0:0:05:14 / Sat Jul 28 12:23:19 2018
GPGPU-Sim uArch: cycles simulated: 477177  inst.: 19938393 (ipc= 0.9) sim_rate=63296 (inst/sec) elapsed = 0:0:05:15 / Sat Jul 28 12:23:20 2018
GPGPU-Sim uArch: cycles simulated: 480177  inst.: 19940201 (ipc= 0.8) sim_rate=63101 (inst/sec) elapsed = 0:0:05:16 / Sat Jul 28 12:23:21 2018
GPGPU-Sim uArch: cycles simulated: 486177  inst.: 19943945 (ipc= 0.8) sim_rate=62914 (inst/sec) elapsed = 0:0:05:17 / Sat Jul 28 12:23:22 2018
GPGPU-Sim uArch: cycles simulated: 493177  inst.: 19948049 (ipc= 0.7) sim_rate=62729 (inst/sec) elapsed = 0:0:05:18 / Sat Jul 28 12:23:23 2018
GPGPU-Sim uArch: cycles simulated: 500177  inst.: 19952345 (ipc= 0.7) sim_rate=62546 (inst/sec) elapsed = 0:0:05:19 / Sat Jul 28 12:23:24 2018
GPGPU-Sim uArch: cycles simulated: 507177  inst.: 19956617 (ipc= 0.7) sim_rate=62364 (inst/sec) elapsed = 0:0:05:20 / Sat Jul 28 12:23:25 2018
GPGPU-Sim uArch: cycles simulated: 512677  inst.: 19959793 (ipc= 0.7) sim_rate=62180 (inst/sec) elapsed = 0:0:05:21 / Sat Jul 28 12:23:26 2018
GPGPU-Sim uArch: cycles simulated: 519677  inst.: 19964081 (ipc= 0.7) sim_rate=62000 (inst/sec) elapsed = 0:0:05:22 / Sat Jul 28 12:23:27 2018
GPGPU-Sim uArch: cycles simulated: 524677  inst.: 19967169 (ipc= 0.7) sim_rate=61817 (inst/sec) elapsed = 0:0:05:23 / Sat Jul 28 12:23:28 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (60112,469177), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 12 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 5.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 12 
gpu_sim_cycle = 60113
gpu_sim_insn = 38872
gpu_ipc =       0.6466
gpu_tot_sim_cycle = 529290
gpu_tot_sim_insn = 19969809
gpu_tot_ipc =      37.7294
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22067
gpu_stall_icnt2sh    = 68188
gpu_total_sim_rate=61826

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397280
	L1I_total_cache_misses = 2284
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33388, Miss = 16589, Miss_rate = 0.497, Pending_hits = 2685, Reservation_fails = 40229
	L1D_cache_core[1]: Access = 36637, Miss = 18091, Miss_rate = 0.494, Pending_hits = 2705, Reservation_fails = 40300
	L1D_cache_core[2]: Access = 36150, Miss = 18087, Miss_rate = 0.500, Pending_hits = 2695, Reservation_fails = 32250
	L1D_cache_core[3]: Access = 35969, Miss = 18570, Miss_rate = 0.516, Pending_hits = 2808, Reservation_fails = 47602
	L1D_cache_core[4]: Access = 45358, Miss = 23169, Miss_rate = 0.511, Pending_hits = 3680, Reservation_fails = 62605
	L1D_cache_core[5]: Access = 47077, Miss = 23843, Miss_rate = 0.506, Pending_hits = 3587, Reservation_fails = 65528
	L1D_cache_core[6]: Access = 45668, Miss = 23433, Miss_rate = 0.513, Pending_hits = 3635, Reservation_fails = 61286
	L1D_cache_core[7]: Access = 44583, Miss = 22801, Miss_rate = 0.511, Pending_hits = 3688, Reservation_fails = 64757
	L1D_cache_core[8]: Access = 44699, Miss = 23251, Miss_rate = 0.520, Pending_hits = 3633, Reservation_fails = 69092
	L1D_cache_core[9]: Access = 44112, Miss = 22636, Miss_rate = 0.513, Pending_hits = 3627, Reservation_fails = 71386
	L1D_cache_core[10]: Access = 44362, Miss = 22730, Miss_rate = 0.512, Pending_hits = 3636, Reservation_fails = 58105
	L1D_cache_core[11]: Access = 46074, Miss = 23449, Miss_rate = 0.509, Pending_hits = 3800, Reservation_fails = 58645
	L1D_cache_core[12]: Access = 46462, Miss = 23233, Miss_rate = 0.500, Pending_hits = 3576, Reservation_fails = 64004
	L1D_cache_core[13]: Access = 48859, Miss = 24990, Miss_rate = 0.511, Pending_hits = 3562, Reservation_fails = 64900
	L1D_cache_core[14]: Access = 44960, Miss = 22112, Miss_rate = 0.492, Pending_hits = 3692, Reservation_fails = 62433
	L1D_total_cache_accesses = 644358
	L1D_total_cache_misses = 326984
	L1D_total_cache_miss_rate = 0.5075
	L1D_total_cache_pending_hits = 51009
	L1D_total_cache_reservation_fails = 863122
	L1D_cache_data_port_util = 0.083
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 8005
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0560
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34877
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254037
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7557
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3221
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 609085
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 394996
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2284
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5368, 5368, 5368, 5368, 5368, 5368, 821, 821, 493, 493, 352, 352, 352, 352, 317, 317, 
gpgpu_n_tot_thrd_icount = 22921344
gpgpu_n_tot_w_icount = 716292
gpgpu_n_stall_shd_mem = 1297377
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34876
gpgpu_n_mem_write_global = 295413
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902612
gpgpu_n_store_insn = 1967388
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 239768
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1297377
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1727143	W0_Idle:447217	W0_Scoreboard:3558670	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84468	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593023
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 279008 {8:34876,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780680 {40:163109,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4743136 {136:34876,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363304 {8:295413,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 837 
averagemflatency = 202 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 529289 
mrq_lat_table:4617 	655 	1078 	534 	633 	523 	294 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	303894 	25920 	490 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20496 	38880 	103912 	159146 	7954 	78 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13817 	17595 	3347 	128 	4 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	129609 	1149 	43 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	998 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54         3         4        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:     63554     63602     58392     64480    118967    121888     59283     65344     58351     63517     46247     58357     63525     59316     64454     59266 
dram[1]:     59329     65364     64513     58402    119222    122212     63567     59344     59232     58359     46204     45243     63536     64509     58394     64459 
dram[2]:     64428     58428     63557     59329    120692    122579     63541     59274     64442     64470     57449     57404     58392     65348     58347     63531 
dram[3]:     63532     59329     64481     64513    121066    122962     58382     65353     58366     63531     57437     45322     63587     63535     64460     58394 
dram[4]:     58423     65352     58394     63556    121502    123264     59274     64423     59281     58373     57404     45252     64448     59316     64460     64512 
dram[5]:     59330     64442     64513     63558    121736    123638     63569     59332     64458     58360     46212     57439     58409     64428     58352     63537 
average row accesses per activate:
dram[0]: 14.571428 14.428572 17.500000 17.500000 18.571428 16.000000 13.285714 13.285714  2.375000  2.500000  5.230769  5.615385 13.142858 13.285714 10.333333  9.300000 
dram[1]: 14.285714 14.571428 17.666666 17.333334 16.125000 15.875000 13.428572 12.857142  2.125000  2.571429  5.461538  5.538462 13.000000 13.285714 10.444445 11.125000 
dram[2]: 14.142858 14.285714 17.666666 17.333334 15.875000 16.500000 13.428572 12.714286  2.500000  2.857143  4.533333  5.142857 13.142858 13.285714  9.600000 10.222222 
dram[3]: 12.750000 16.666666 17.500000 17.500000 15.750000 16.250000 13.142858 12.857142  2.500000  2.857143  5.750000  5.750000 13.142858 13.285714 10.333333 13.000000 
dram[4]: 14.000000 16.500000 17.666666 17.666666 15.875000 16.500000 13.142858 12.714286  2.428571  2.500000  4.928571  4.800000 13.000000 13.285714  9.500000 11.625000 
dram[5]: 16.666666 14.428572 17.500000 17.500000 15.875000 18.857143 13.571428 12.428572  2.500000  2.333333  6.083333  5.142857 12.857142 13.285714 10.222222 11.625000 
average row locality = 8411/775 = 10.852903
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        78        75        73        73        84        82        61        63        17        17        61        64        92        93        84        86 
dram[1]:        76        76        74        72        82        81        64        60        15        16        61        66        91        93        86        82 
dram[2]:        75        74        74        72        81        84        64        59        17        18        60        66        92        93        86        83 
dram[3]:        78        74        73        73        80        82        62        60        18        18        61        62        92        93        84        83 
dram[4]:        74        73        74        74        81        83        62        61        16        17        64        63        91        93        86        84 
dram[5]:        74        75        73        73        81        84        65        59        17        18        64        64        90        93        85        84 
total reads: 6584
bank skew: 93/15 = 6.20
chip skew: 1103/1093 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        32        30         2         3         7         9         0         0         9         7 
dram[1]:        24        26        32        32        47        46        30        30         2         2        10         6         0         0         8         7 
dram[2]:        24        26        32        32        46        48        30        30         3         2         8         6         0         0        10         9 
dram[3]:        24        26        32        32        46        48        30        30         2         2         8         7         0         0         9         8 
dram[4]:        24        26        32        32        46        49        30        28         1         3         5         9         0         0         9         9 
dram[5]:        26        26        32        32        46        48        30        28         3         3         9         8         0         0         7         9 
total reads: 1827
min_bank_accesses = 0!
chip skew: 307/302 = 1.02
average mf latency per bank:
dram[0]:       1096      1323      1173      1175       578       593       175       180      2016      4645     66600     65571      2668      2041      1269      1362
dram[1]:       1100      1264      1191      1201       578       592       182       180      3081      4118     63824     65330      3166      2023      1369      1139
dram[2]:       1222      1045      1161      1172      1457       563       185       177      3637      4866     67278     64441      1804      2484      1289       982
dram[3]:       1273      1124      1178      1173       596       512       185       955      4871      3754     69777     73090      1992      2784      1436      1026
dram[4]:       1159      1250      1208      1171       592       506       180       184      4652      4588     81623     66048      2853      1909      1166       945
dram[5]:       1139      1215      1220      1174       580       512       181       181      4281      4471     73884     59446      2984      2222      1112      1213
maximum mf latency per bank:
dram[0]:        619       473       345       375       382       394       340       321       333       389       712       727       728       663       837       668
dram[1]:        370       493       375       387       374       454       341       331       363       383       612       622       642       612       539       596
dram[2]:        574       443       381       381       360       407       314       327       388       442       567       629       549       614       609       596
dram[3]:        442       387       365       374       353       349       336       334       460       374       632       601       545       661       488       541
dram[4]:        397       409       390       363       396       357       322       332       400       368       559       593       593       595       702       546
dram[5]:        460       432       393       367       375       374       314       335       359       478       634       600       561       586       701       534

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=403014 n_nop=399952 n_act=131 n_pre=115 n_req=1408 n_rd=2206 n_write=610 bw_util=0.01397
n_activity=12289 dram_eff=0.4583
bk0: 156a 401980i bk1: 150a 401915i bk2: 146a 401852i bk3: 146a 401773i bk4: 168a 401606i bk5: 164a 401482i bk6: 122a 402113i bk7: 126a 402077i bk8: 34a 402865i bk9: 34a 402838i bk10: 122a 402513i bk11: 128a 402364i bk12: 184a 402363i bk13: 186a 402274i bk14: 168a 402291i bk15: 172a 402225i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0267857
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=403014 n_nop=399980 n_act=128 n_pre=112 n_req=1397 n_rd=2190 n_write=604 bw_util=0.01387
n_activity=12187 dram_eff=0.4585
bk0: 152a 401965i bk1: 152a 401920i bk2: 148a 401702i bk3: 144a 401725i bk4: 164a 401568i bk5: 162a 401489i bk6: 128a 402083i bk7: 120a 402062i bk8: 30a 402882i bk9: 32a 402865i bk10: 122a 402471i bk11: 132a 402423i bk12: 182a 402333i bk13: 186a 402295i bk14: 172a 402218i bk15: 164a 402213i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0311825
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=403014 n_nop=399956 n_act=133 n_pre=117 n_req=1404 n_rd=2196 n_write=612 bw_util=0.01393
n_activity=12283 dram_eff=0.4572
bk0: 150a 401951i bk1: 148a 401924i bk2: 148a 401802i bk3: 144a 401773i bk4: 162a 401559i bk5: 168a 401556i bk6: 128a 402036i bk7: 118a 402047i bk8: 34a 402849i bk9: 36a 402844i bk10: 120a 402527i bk11: 132a 402493i bk12: 184a 402409i bk13: 186a 402390i bk14: 172a 402304i bk15: 166a 402136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0251356
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=403014 n_nop=399986 n_act=125 n_pre=109 n_req=1397 n_rd=2186 n_write=608 bw_util=0.01387
n_activity=12161 dram_eff=0.4595
bk0: 156a 402132i bk1: 148a 401914i bk2: 146a 401775i bk3: 146a 401712i bk4: 160a 401490i bk5: 164a 401566i bk6: 124a 402039i bk7: 120a 402117i bk8: 36a 402872i bk9: 36a 402859i bk10: 122a 402502i bk11: 124a 402376i bk12: 184a 402364i bk13: 186a 402296i bk14: 168a 402332i bk15: 166a 402197i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0249297
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=403014 n_nop=399970 n_act=131 n_pre=115 n_req=1399 n_rd=2192 n_write=606 bw_util=0.01389
n_activity=12310 dram_eff=0.4546
bk0: 148a 402070i bk1: 146a 401966i bk2: 148a 401853i bk3: 148a 401767i bk4: 162a 401498i bk5: 166a 401551i bk6: 124a 402174i bk7: 122a 402185i bk8: 32a 402883i bk9: 34a 402858i bk10: 128a 402500i bk11: 126a 402347i bk12: 182a 402332i bk13: 186a 402214i bk14: 172a 402326i bk15: 168a 402179i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0276244
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=403014 n_nop=399962 n_act=128 n_pre=112 n_req=1406 n_rd=2198 n_write=614 bw_util=0.01395
n_activity=12336 dram_eff=0.4559
bk0: 148a 401951i bk1: 150a 401910i bk2: 146a 401859i bk3: 146a 401795i bk4: 162a 401571i bk5: 168a 401579i bk6: 130a 402154i bk7: 118a 402141i bk8: 34a 402840i 
GPGPU-Sim PTX: cudaLaunch for 0x0x4043d0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z11BiasForwardIfEvPT_S1_iii' to stream 0, gridDim= (1,2,1) blockDim = (8,8,1) 
bk9: 36a 402863i bk10: 128a 402513i bk11: 128a 402452i bk12: 180a 402513i bk13: 186a 402395i bk14: 170a 402317i bk15: 168a 402143i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0225749

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26774, Miss = 550, Miss_rate = 0.021, Pending_hits = 407, Reservation_fails = 2573
L2_cache_bank[1]: Access = 28012, Miss = 553, Miss_rate = 0.020, Pending_hits = 411, Reservation_fails = 2256
L2_cache_bank[2]: Access = 26930, Miss = 549, Miss_rate = 0.020, Pending_hits = 410, Reservation_fails = 2336
L2_cache_bank[3]: Access = 27237, Miss = 546, Miss_rate = 0.020, Pending_hits = 408, Reservation_fails = 2262
L2_cache_bank[4]: Access = 26523, Miss = 549, Miss_rate = 0.021, Pending_hits = 424, Reservation_fails = 1845
L2_cache_bank[5]: Access = 26048, Miss = 549, Miss_rate = 0.021, Pending_hits = 406, Reservation_fails = 1941
L2_cache_bank[6]: Access = 26710, Miss = 548, Miss_rate = 0.021, Pending_hits = 409, Reservation_fails = 1567
L2_cache_bank[7]: Access = 28194, Miss = 545, Miss_rate = 0.019, Pending_hits = 398, Reservation_fails = 2126
L2_cache_bank[8]: Access = 31303, Miss = 548, Miss_rate = 0.018, Pending_hits = 400, Reservation_fails = 1955
L2_cache_bank[9]: Access = 26673, Miss = 548, Miss_rate = 0.021, Pending_hits = 383, Reservation_fails = 1760
L2_cache_bank[10]: Access = 30828, Miss = 549, Miss_rate = 0.018, Pending_hits = 400, Reservation_fails = 1965
L2_cache_bank[11]: Access = 25236, Miss = 550, Miss_rate = 0.022, Pending_hits = 394, Reservation_fails = 2139
L2_total_cache_accesses = 330468
L2_total_cache_misses = 6584
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 4850
L2_total_cache_reservation_fails = 24725
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25202
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4865
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23638
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293717
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1087
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=470658
icnt_total_pkts_simt_to_mem=874761
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 6.9503
	minimum = 6
	maximum = 16
Network latency average = 6.9503
	minimum = 6
	maximum = 16
Slowest packet = 659679
Flit latency average = 6.1419
	minimum = 6
	maximum = 12
Slowest flit = 1343050
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000830535
	minimum = 0 (at node 0)
	maximum = 0.0112122 (at node 5)
Accepted packet rate average = 0.000830535
	minimum = 0 (at node 0)
	maximum = 0.0112122 (at node 5)
Injected flit rate average = 0.00156742
	minimum = 0 (at node 0)
	maximum = 0.0195299 (at node 5)
Accepted flit rate average= 0.00156742
	minimum = 0 (at node 0)
	maximum = 0.0227904 (at node 5)
Injected packet length average = 1.88724
Accepted packet length average = 1.88724
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.9604 (12 samples)
	minimum = 6 (12 samples)
	maximum = 121.75 (12 samples)
Network latency average = 12.84 (12 samples)
	minimum = 6 (12 samples)
	maximum = 111.583 (12 samples)
Flit latency average = 11.8433 (12 samples)
	minimum = 6 (12 samples)
	maximum = 108.417 (12 samples)
Fragmentation average = 0.0103048 (12 samples)
	minimum = 0 (12 samples)
	maximum = 41.4167 (12 samples)
Injected packet rate average = 0.0332176 (12 samples)
	minimum = 0.0218484 (12 samples)
	maximum = 0.0577718 (12 samples)
Accepted packet rate average = 0.0332176 (12 samples)
	minimum = 0.0218484 (12 samples)
	maximum = 0.0577718 (12 samples)
Injected flit rate average = 0.0803265 (12 samples)
	minimum = 0.0475718 (12 samples)
	maximum = 0.171966 (12 samples)
Accepted flit rate average = 0.0803265 (12 samples)
	minimum = 0.0425678 (12 samples)
	maximum = 0.146965 (12 samples)
Injected packet size average = 2.4182 (12 samples)
Accepted packet size average = 2.4182 (12 samples)
Hops average = 1 (12 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 23 sec (323 sec)
gpgpu_simulation_rate = 61826 (inst/sec)
gpgpu_simulation_rate = 1638 (cycle/sec)
kernel '_Z11BiasForwardIfEvPT_S1_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: CTA/core = 8, limited by: cta_limit
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,529290)
GPGPU-Sim uArch: Shader 8 bind to kernel 13 '_Z11BiasForwardIfEvPT_S1_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,529290)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (98,529290), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: cycles simulated: 529790  inst.: 19972601 (ipc= 5.6) sim_rate=61643 (inst/sec) elapsed = 0:0:05:24 / Sat Jul 28 12:23:29 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (581,529290), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 13 '_Z11BiasForwardIfEvPT_S1_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z11BiasForwardIfEvPT_S1_iii' finished on shader 7.
kernel_name = _Z11BiasForwardIfEvPT_S1_iii 
kernel_launch_uid = 13 
gpu_sim_cycle = 582
gpu_sim_insn = 2792
gpu_ipc =       4.7973
gpu_tot_sim_cycle = 529872
gpu_tot_sim_insn = 19972601
gpu_tot_ipc =      37.6933
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22067
gpu_stall_icnt2sh    = 68188
gpu_total_sim_rate=61643

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 397334
	L1I_total_cache_misses = 2284
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33388, Miss = 16589, Miss_rate = 0.497, Pending_hits = 2685, Reservation_fails = 40229
	L1D_cache_core[1]: Access = 36637, Miss = 18091, Miss_rate = 0.494, Pending_hits = 2705, Reservation_fails = 40300
	L1D_cache_core[2]: Access = 36150, Miss = 18087, Miss_rate = 0.500, Pending_hits = 2695, Reservation_fails = 32250
	L1D_cache_core[3]: Access = 35969, Miss = 18570, Miss_rate = 0.516, Pending_hits = 2808, Reservation_fails = 47602
	L1D_cache_core[4]: Access = 45358, Miss = 23169, Miss_rate = 0.511, Pending_hits = 3680, Reservation_fails = 62605
	L1D_cache_core[5]: Access = 47077, Miss = 23843, Miss_rate = 0.506, Pending_hits = 3587, Reservation_fails = 65528
	L1D_cache_core[6]: Access = 45668, Miss = 23433, Miss_rate = 0.513, Pending_hits = 3635, Reservation_fails = 61286
	L1D_cache_core[7]: Access = 44586, Miss = 22803, Miss_rate = 0.511, Pending_hits = 3688, Reservation_fails = 64757
	L1D_cache_core[8]: Access = 44699, Miss = 23251, Miss_rate = 0.520, Pending_hits = 3633, Reservation_fails = 69092
	L1D_cache_core[9]: Access = 44112, Miss = 22636, Miss_rate = 0.513, Pending_hits = 3627, Reservation_fails = 71386
	L1D_cache_core[10]: Access = 44362, Miss = 22730, Miss_rate = 0.512, Pending_hits = 3636, Reservation_fails = 58105
	L1D_cache_core[11]: Access = 46074, Miss = 23449, Miss_rate = 0.509, Pending_hits = 3800, Reservation_fails = 58645
	L1D_cache_core[12]: Access = 46462, Miss = 23233, Miss_rate = 0.500, Pending_hits = 3576, Reservation_fails = 64004
	L1D_cache_core[13]: Access = 48859, Miss = 24990, Miss_rate = 0.511, Pending_hits = 3562, Reservation_fails = 64900
	L1D_cache_core[14]: Access = 44960, Miss = 22112, Miss_rate = 0.492, Pending_hits = 3692, Reservation_fails = 62433
	L1D_total_cache_accesses = 644361
	L1D_total_cache_misses = 326986
	L1D_total_cache_miss_rate = 0.5075
	L1D_total_cache_pending_hits = 51009
	L1D_total_cache_reservation_fails = 863122
	L1D_cache_data_port_util = 0.083
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 8015
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0559
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263144
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50924
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34879
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254037
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 7567
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3222
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292107
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 609085
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 395050
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2284
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 
distro:
5368, 5368, 5368, 5368, 5368, 5368, 821, 821, 493, 493, 352, 352, 352, 352, 317, 317, 
gpgpu_n_tot_thrd_icount = 22924480
gpgpu_n_tot_w_icount = 716390
gpgpu_n_stall_shd_mem = 1297377
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34878
gpgpu_n_mem_write_global = 295414
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3902628
gpgpu_n_store_insn = 1967396
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 240040
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1297377
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1727145	W0_Idle:447955	W0_Scoreboard:3559220	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:38	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:593107
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 279024 {8:34878,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19780720 {40:163110,72:74016,136:58288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4743408 {136:34878,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363312 {8:295414,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 837 
averagemflatency = 202 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 529871 
mrq_lat_table:4618 	655 	1078 	534 	633 	523 	294 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	303896 	25921 	490 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20499 	38880 	103912 	159146 	7954 	78 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13819 	17595 	3347 	128 	4 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	129609 	1149 	44 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1000 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54         3         4        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:     63554     63602     58392     64480    118967    121888     59283     65344     58351     63517     46247     58357     63525     59316     64454     59266 
dram[1]:     59329     65364     64513     58402    119222    122212     63567     59344     59232     58359     46204     45243     63536     64509     58394     64459 
dram[2]:     64428     58428     63557     59329    120692    122579     63541     59274     64442     64470     57449     57404     58392     65348     58347     63531 
dram[3]:     63532     59329     64481     64513    121066    122962     58382     65353     58366     63531     57437     45322     63587     63535     64460     58394 
dram[4]:     58423     65352     58394     63556    121502    123264     59274     64423     59281     58373     57404     45252     64448     59316     64460     64512 
dram[5]:     59330     64442     64513     63558    121736    123638     63569     59332     64458     58360     46212     57439     58409     64428     58352     63537 
average row accesses per activate:
dram[0]: 14.571428 14.428572 17.500000 17.500000 18.571428 16.000000 13.285714 13.285714  2.375000  2.500000  5.230769  5.615385 13.142858 13.285714 10.333333  9.300000 
dram[1]: 14.285714 14.571428 17.666666 17.333334 16.125000 15.875000 13.428572 12.857142  2.250000  2.571429  5.461538  5.538462 13.000000 13.285714 10.444445 11.125000 
dram[2]: 14.142858 14.285714 17.666666 17.333334 15.875000 16.500000 13.428572 12.714286  2.500000  2.857143  4.533333  5.142857 13.142858 13.285714  9.600000 10.222222 
dram[3]: 12.750000 16.666666 17.500000 17.500000 15.750000 16.250000 13.142858 12.857142  2.500000  2.857143  5.750000  5.750000 13.142858 13.285714 10.333333 13.000000 
dram[4]: 14.000000 16.500000 17.666666 17.666666 15.875000 16.500000 13.142858 12.714286  2.428571  2.500000  4.928571  4.800000 13.000000 13.285714  9.500000 11.625000 
dram[5]: 16.666666 14.428572 17.500000 17.500000 15.875000 18.857143 13.571428 12.428572  2.500000  2.333333  6.083333  5.142857 12.857142 13.285714 10.222222 11.625000 
average row locality = 8412/775 = 10.854194
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        78        75        73        73        84        82        61        63        17        17        61        64        92        93        84        86 
dram[1]:        76        76        74        72        82        81        64        60        16        16        61        66        91        93        86        82 
dram[2]:        75        74        74        72        81        84        64        59        17        18        60        66        92        93        86        83 
dram[3]:        78        74        73        73        80        82        62        60        18        18        61        62        92        93        84        83 
dram[4]:        74        73        74        74        81        83        62        61        16        17        64        63        91        93        86        84 
dram[5]:        74        75        73        73        81        84        65        59        17        18        64        64        90        93        85        84 
total reads: 6585
bank skew: 93/16 = 5.81
chip skew: 1103/1093 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        32        30         2         3         7         9         0         0         9         7 
dram[1]:        24        26        32        32        47        46        30        30         2         2        10         6         0         0         8         7 
dram[2]:        24        26        32        32        46        48        30        30         3         2         8         6         0         0        10         9 
dram[3]:        24        26        32        32        46        48        30        30         2         2         8         7         0         0         9         8 
dram[4]:        24        26        32        32        46        49        30        28         1         3         5         9         0         0         9         9 
dram[5]:        26        26        32        32        46        48        30        28         3         3         9         8         0         0         7         9 
total reads: 1827
min_bank_accesses = 0!
chip skew: 307/302 = 1.02
average mf latency per bank:
dram[0]:       1096      1323      1173      1175       578       593       175       180      2016      4645     66600     65571      2668      2041      1269      1362
dram[1]:       1100      1264      1191      1201       578       592       182       180      2924      4118     63824     65330      3166      2023      1369      1139
dram[2]:       1222      1045      1161      1172      1457       563       185       177      3637      4866     67278     64441      1804      2484      1289       982
dram[3]:       1273      1124      1178      1173       596       512       185       958      4871      3754     69777     73090      1992      2784      1436      1026
dram[4]:       1159      1250      1208      1171       592       506       180       184      4652      4588     81623     66048      2853      1909      1166       945
dram[5]:       1139      1215      1220      1174       580       512       181       181      4281      4471     73884     59446      2984      2222      1112      1213
maximum mf latency per bank:
dram[0]:        619       473       345       375       382       394       340       321       333       389       712       727       728       663       837       668
dram[1]:        370       493       375       387       374       454       341       331       363       383       612       622       642       612       539       596
dram[2]:        574       443       381       381       360       407       314       327       388       442       567       629       549       614       609       596
dram[3]:        442       387       365       374       353       349       336       334       460       374       632       601       545       661       488       541
dram[4]:        397       409       390       363       396       357       322       332       400       368       559       593       593       595       702       546
dram[5]:        460       432       393       367       375       374       314       335       359       478       634       600       561       586       701       534

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=403457 n_nop=400395 n_act=131 n_pre=115 n_req=1408 n_rd=2206 n_write=610 bw_util=0.01396
n_activity=12289 dram_eff=0.4583
bk0: 156a 402423i bk1: 150a 402358i bk2: 146a 402295i bk3: 146a 402216i bk4: 168a 402049i bk5: 164a 401925i bk6: 122a 402556i bk7: 126a 402520i bk8: 34a 403308i bk9: 34a 403281i bk10: 122a 402956i bk11: 128a 402807i bk12: 184a 402806i bk13: 186a 402717i bk14: 168a 402734i bk15: 172a 402668i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0267563
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=403457 n_nop=400421 n_act=128 n_pre=112 n_req=1398 n_rd=2192 n_write=604 bw_util=0.01386
n_activity=12195 dram_eff=0.4585
bk0: 152a 402408i bk1: 152a 402363i bk2: 148a 402145i bk3: 144a 402168i bk4: 164a 402011i bk5: 162a 401932i bk6: 128a 402526i bk7: 120a 402505i bk8: 32a 403321i bk9: 32a 403308i bk10: 122a 402914i bk11: 132a 402866i bk12: 182a 402776i bk13: 186a 402738i bk14: 172a 402661i bk15: 164a 402656i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0311483
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=403457 n_nop=400399 n_act=133 n_pre=117 n_req=1404 n_rd=2196 n_write=612 bw_util=0.01392
n_activity=12283 dram_eff=0.4572
bk0: 150a 402394i bk1: 148a 402367i bk2: 148a 402245i bk3: 144a 402216i bk4: 162a 402002i bk5: 168a 401999i bk6: 128a 402479i bk7: 118a 402490i bk8: 34a 403292i bk9: 36a 403287i bk10: 120a 402970i bk11: 132a 402936i bk12: 184a 402852i bk13: 186a 402833i bk14: 172a 402747i bk15: 166a 402579i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.025108
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=403457 n_nop=400429 n_act=125 n_pre=109 n_req=1397 n_rd=2186 n_write=608 bw_util=0.01385
n_activity=12161 dram_eff=0.4595
bk0: 156a 402575i bk1: 148a 402357i bk2: 146a 402218i bk3: 146a 402155i bk4: 160a 401933i bk5: 164a 402009i bk6: 124a 402482i bk7: 120a 402560i bk8: 36a 403315i bk9: 36a 403302i bk10: 122a 402945i bk11: 124a 402819i bk12: 184a 402807i bk13: 186a 402739i bk14: 168a 402775i bk15: 166a 402640i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0249023
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=403457 n_nop=400413 n_act=131 n_pre=115 n_req=1399 n_rd=2192 n_write=606 bw_util=0.01387
n_activity=12310 dram_eff=0.4546
bk0: 148a 402513i bk1: 146a 402409i bk2: 148a 402296i bk3: 148a 402210i bk4: 162a 401941i bk5: 166a 401994i bk6: 124a 402617i bk7: 122a 402628i bk8: 32a 403326i bk9: 34a 403301i bk10: 128a 402943i bk11: 126a 402790i bk12: 182a 402775i bk13: 186a 402657i bk14: 172a 402769i bk15: 168a 402622i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.027594
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=403457 n_nop=400405 n_act=128 n_pre=112 n_req=1406 n_rd=2198 n_write=614 bw_util=0.01394
n_activity=12336 dram_eff=0.4559
bk0: 148a 402394i bk1: 150a 402353i bk2: 146a 402302i bk3: 146a 402238i bk4: 162a 402014i bk5: 168a 402022i bk6: 130a 402597i bk7: 118a 402584i bk8: 34a 403283i bk9: 36a 403306i bk10: 128a 402956i bk11: 128a 402895i bk12: 180a 402956i bk13: 186a 402838i bk14: 170a 402760i bk15: 168a 402586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0225501

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26774, Miss = 550, Miss_rate = 0.021, Pending_hits = 407, Reservation_fails = 2573
L2_cache_bank[1]: Access = 28012, Miss = 553, Miss_rate = 0.020, Pending_hits = 411, Reservation_fails = 2256
L2_cache_bank[2]: Access = 26931, Miss = 550, Miss_rate = 0.020, Pending_hits = 410, Reservation_fails = 2336
L2_cache_bank[3]: Access = 27237, Miss = 546, Miss_rate = 0.020, Pending_hits = 408, Reservation_fails = 2262
L2_cache_bank[4]: Access = 26523, Miss = 549, Miss_rate = 0.021, Pending_hits = 424, Reservation_fails = 1845
L2_cache_bank[5]: Access = 26048, Miss = 549, Miss_rate = 0.021, Pending_hits = 406, Reservation_fails = 1941
L2_cache_bank[6]: Access = 26710, Miss = 548, Miss_rate = 0.021, Pending_hits = 409, Reservation_fails = 1567
L2_cache_bank[7]: Access = 28196, Miss = 545, Miss_rate = 0.019, Pending_hits = 398, Reservation_fails = 2126
L2_cache_bank[8]: Access = 31303, Miss = 548, Miss_rate = 0.018, Pending_hits = 400, Reservation_fails = 1955
L2_cache_bank[9]: Access = 26673, Miss = 548, Miss_rate = 0.021, Pending_hits = 383, Reservation_fails = 1760
L2_cache_bank[10]: Access = 30828, Miss = 549, Miss_rate = 0.018, Pending_hits = 400, Reservation_fails = 1965
L2_cache_bank[11]: Access = 25236, Miss = 550, Miss_rate = 0.022, Pending_hits = 394, Reservation_fails = 2139
L2_total_cache_accesses = 330471
L2_total_cache_misses = 6585
L2_total_cache_miss_rate = 0.0199
L2_total_cache_pending_hits = 4850
L2_total_cache_reservation_fails = 24725
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25203
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4866
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23638
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293718
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1087
L2_cache_data_port_util = 0.101
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=470669
icnt_total_pkts_simt_to_mem=874765
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.5
	minimum = 6
	maximum = 10
Network latency average = 7.5
	minimum = 6
	maximum = 10
Slowest packet = 660938
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1345419
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000381825
	minimum = 0 (at node 0)
	maximum = 0.00515464 (at node 7)
Accepted packet rate average = 0.000381825
	minimum = 0 (at node 0)
	maximum = 0.00515464 (at node 7)
Injected flit rate average = 0.000954563
	minimum = 0 (at node 0)
	maximum = 0.0103093 (at node 22)
Accepted flit rate average= 0.000954563
	minimum = 0 (at node 0)
	maximum = 0.0189003 (at node 7)
Injected packet length average = 2.5
Accepted packet length average = 2.5
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.3096 (13 samples)
	minimum = 6 (13 samples)
	maximum = 113.154 (13 samples)
Network latency average = 12.4292 (13 samples)
	minimum = 6 (13 samples)
	maximum = 103.769 (13 samples)
Flit latency average = 11.3938 (13 samples)
	minimum = 6 (13 samples)
	maximum = 100.538 (13 samples)
Fragmentation average = 0.0095121 (13 samples)
	minimum = 0 (13 samples)
	maximum = 38.2308 (13 samples)
Injected packet rate average = 0.0306917 (13 samples)
	minimum = 0.0201678 (13 samples)
	maximum = 0.0537243 (13 samples)
Accepted packet rate average = 0.0306917 (13 samples)
	minimum = 0.0201678 (13 samples)
	maximum = 0.0537243 (13 samples)
Injected flit rate average = 0.074221 (13 samples)
	minimum = 0.0439125 (13 samples)
	maximum = 0.159531 (13 samples)
Accepted flit rate average = 0.074221 (13 samples)
	minimum = 0.0392934 (13 samples)
	maximum = 0.137113 (13 samples)
Injected packet size average = 2.41827 (13 samples)
Accepted packet size average = 2.41827 (13 samples)
Hops average = 1 (13 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 24 sec (324 sec)
gpgpu_simulation_rate = 61643 (inst/sec)
gpgpu_simulation_rate = 1635 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (16,1,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,529872)
GPGPU-Sim uArch: Shader 10 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,529872)
GPGPU-Sim uArch: Shader 11 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,529872)
GPGPU-Sim uArch: Shader 12 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,529872)
GPGPU-Sim uArch: Shader 13 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,529872)
GPGPU-Sim uArch: Shader 14 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,529872)
GPGPU-Sim uArch: Shader 0 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,529872)
GPGPU-Sim uArch: Shader 1 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,529872)
GPGPU-Sim uArch: Shader 2 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,529872)
GPGPU-Sim uArch: Shader 3 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,529872)
GPGPU-Sim uArch: Shader 4 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,529872)
GPGPU-Sim uArch: Shader 5 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,529872)
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,529872)
GPGPU-Sim uArch: Shader 7 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,529872)
GPGPU-Sim uArch: Shader 8 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,529872)
GPGPU-Sim PTX: 20300000 instructions simulated : ctaid=(13,0,0) tid=(25,31,0)
GPGPU-Sim PTX: 20400000 instructions simulated : ctaid=(1,0,0) tid=(25,9,0)
GPGPU-Sim PTX: 20500000 instructions simulated : ctaid=(8,0,0) tid=(5,17,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (406,529872), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 14 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(407,529872)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (408,529872), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (408,529872), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (408,529872), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (410,529872), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (410,529872), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (410,529872), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (411,529872), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (412,529872), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (414,529872), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (414,529872), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (414,529872), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (420,529872), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (420,529872), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 530372  inst.: 20297445 (ipc=649.7) sim_rate=62262 (inst/sec) elapsed = 0:0:05:26 / Sat Jul 28 12:23:31 2018
GPGPU-Sim PTX: 20600000 instructions simulated : ctaid=(15,0,0) tid=(13,9,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (817,529872), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1486,529872), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 14 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 9.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 14 
gpu_sim_cycle = 1487
gpu_sim_insn = 354304
gpu_ipc =     238.2677
gpu_tot_sim_cycle = 531359
gpu_tot_sim_insn = 20326905
gpu_tot_ipc =      38.2546
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22067
gpu_stall_icnt2sh    = 68188
gpu_total_sim_rate=62352

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 403990
	L1I_total_cache_misses = 2284
	L1I_total_cache_miss_rate = 0.0057
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 33388, Miss = 16589, Miss_rate = 0.497, Pending_hits = 2685, Reservation_fails = 40229
	L1D_cache_core[1]: Access = 36637, Miss = 18091, Miss_rate = 0.494, Pending_hits = 2705, Reservation_fails = 40300
	L1D_cache_core[2]: Access = 36150, Miss = 18087, Miss_rate = 0.500, Pending_hits = 2695, Reservation_fails = 32250
	L1D_cache_core[3]: Access = 35969, Miss = 18570, Miss_rate = 0.516, Pending_hits = 2808, Reservation_fails = 47602
	L1D_cache_core[4]: Access = 45358, Miss = 23169, Miss_rate = 0.511, Pending_hits = 3680, Reservation_fails = 62605
	L1D_cache_core[5]: Access = 47077, Miss = 23843, Miss_rate = 0.506, Pending_hits = 3587, Reservation_fails = 65528
	L1D_cache_core[6]: Access = 45668, Miss = 23433, Miss_rate = 0.513, Pending_hits = 3635, Reservation_fails = 61286
	L1D_cache_core[7]: Access = 44586, Miss = 22803, Miss_rate = 0.511, Pending_hits = 3688, Reservation_fails = 64757
	L1D_cache_core[8]: Access = 44699, Miss = 23251, Miss_rate = 0.520, Pending_hits = 3633, Reservation_fails = 69092
	L1D_cache_core[9]: Access = 44256, Miss = 22678, Miss_rate = 0.512, Pending_hits = 3671, Reservation_fails = 71594
	L1D_cache_core[10]: Access = 44362, Miss = 22730, Miss_rate = 0.512, Pending_hits = 3636, Reservation_fails = 58105
	L1D_cache_core[11]: Access = 46074, Miss = 23449, Miss_rate = 0.509, Pending_hits = 3800, Reservation_fails = 58645
	L1D_cache_core[12]: Access = 46462, Miss = 23233, Miss_rate = 0.500, Pending_hits = 3576, Reservation_fails = 64004
	L1D_cache_core[13]: Access = 48859, Miss = 24990, Miss_rate = 0.511, Pending_hits = 3562, Reservation_fails = 64900
	L1D_cache_core[14]: Access = 44960, Miss = 22112, Miss_rate = 0.492, Pending_hits = 3692, Reservation_fails = 62433
	L1D_total_cache_accesses = 644505
	L1D_total_cache_misses = 327028
	L1D_total_cache_miss_rate = 0.5074
	L1D_total_cache_pending_hits = 51053
	L1D_total_cache_reservation_fails = 863330
	L1D_cache_data_port_util = 0.082
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 9167
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0489
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 263192
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 50968
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 34891
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 254245
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 8719
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3232
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 85
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 292137
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 609085
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 401706
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2284
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5389, 5389, 5389, 5389, 5389, 5389, 842, 842, 514, 514, 373, 373, 373, 373, 338, 338, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 21, 
gpgpu_n_tot_thrd_icount = 23304384
gpgpu_n_tot_w_icount = 728262
gpgpu_n_stall_shd_mem = 1297601
gpgpu_n_mem_read_local = 0

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,16,1) blockDim = (32,32,1) 
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 34890
gpgpu_n_mem_write_global = 295454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3903588
gpgpu_n_store_insn = 1967716
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 274088
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1297601
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1728072	W0_Idle:449047	W0_Scoreboard:3560683	W1:24	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1158	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:603859
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 279120 {8:34890,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19783600 {40:163126,72:74032,136:58296,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4745040 {136:34890,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2363632 {8:295454,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 837 
averagemflatency = 202 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 531358 
mrq_lat_table:4627 	658 	1078 	534 	633 	523 	294 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	303936 	25933 	490 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	20528 	38903 	103912 	159146 	7954 	78 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	13830 	17596 	3347 	128 	4 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	129609 	1149 	84 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1002 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54         3         4        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54         4         4        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54         4         4        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:     63554     63602     58392     64480    118967    121888     59283     65344     58351     63517     46247     58357     63525     59316     64454     59266 
dram[1]:     59329     65364     64513     58402    119222    122212     63567     59344     59232     58359     46204     45243     63536     64509     58394     64459 
dram[2]:     64428     58428     63557     59329    120692    122579     63541     59274     64442     64470     57449     57404     58392     65348     58347     63531 
dram[3]:     63532     59329     64481     64513    121066    122962     58382     65353     58366     63531     57437     45322     63587     63535     64460     58394 
dram[4]:     58423     65352     58394     63556    121502    123264     59274     64423     59281     58373     57404     45252     64448     59316     64460     64512 
dram[5]:     59330     64442     64513     63558    121736    123638     63569     59332     64458     58360     46212     57439     58409     64428     58352     63537 
average row accesses per activate:
dram[0]: 14.571428 14.428572 17.500000 17.500000 18.571428 16.000000 13.285714 13.285714  2.375000  2.875000  5.230769  5.615385 13.142858 13.285714 10.333333  9.300000 
dram[1]: 14.285714 14.571428 17.666666 17.333334 16.125000 15.875000 13.428572 12.857142  2.250000  2.714286  5.461538  5.538462 13.000000 13.285714 10.444445 11.125000 
dram[2]: 14.142858 14.285714 17.666666 17.333334 15.875000 16.500000 13.428572 12.714286  2.750000  2.857143  4.533333  5.142857 13.142858 13.285714  9.600000 10.222222 
dram[3]: 12.750000 16.666666 17.500000 17.500000 15.750000 16.250000 13.142858 12.857142  2.750000  2.857143  5.750000  5.750000 13.142858 13.285714 10.333333 13.000000 
dram[4]: 14.000000 16.500000 17.666666 17.666666 15.875000 16.500000 13.142858 12.714286  2.714286  2.500000  4.928571  4.800000 13.000000 13.285714  9.500000 11.625000 
dram[5]: 16.666666 14.428572 17.500000 17.500000 15.875000 18.857143 13.571428 12.428572  2.750000  2.333333  6.083333  5.142857 12.857142 13.285714 10.222222 11.625000 
average row locality = 8424/775 = 10.869678
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        78        75        73        73        84        82        61        63        17        20        61        64        92        93        84        86 
dram[1]:        76        76        74        72        82        81        64        60        16        17        61        66        91        93        86        82 
dram[2]:        75        74        74        72        81        84        64        59        19        18        60        66        92        93        86        83 
dram[3]:        78        74        73        73        80        82        62        60        20        18        61        62        92        93        84        83 
dram[4]:        74        73        74        74        81        83        62        61        18        17        64        63        91        93        86        84 
dram[5]:        74        75        73        73        81        84        65        59        19        18        64        64        90        93        85        84 
total reads: 6597
bank skew: 93/16 = 5.81
chip skew: 1106/1095 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        32        30         2         3         7         9         0         0         9         7 
dram[1]:        24        26        32        32        47        46        30        30         2         2        10         6         0         0         8         7 
dram[2]:        24        26        32        32        46        48        30        30         3         2         8         6         0         0        10         9 
dram[3]:        24        26        32        32        46        48        30        30         2         2         8         7         0         0         9         8 
dram[4]:        24        26        32        32        46        49        30        28         1         3         5         9         0         0         9         9 
dram[5]:        26        26        32        32        46        48        30        28         3         3         9         8         0         0         7         9 
total reads: 1827
min_bank_accesses = 0!
chip skew: 307/302 = 1.02
average mf latency per bank:
dram[0]:       1096      1323      1173      1175       578       593       175       180      2016      4124     66600     65571      2668      2041      1269      1362
dram[1]:       1100      1264      1191      1201       578       592       182       180      2924      3915     63824     65330      3166      2023      1369      1139
dram[2]:       1222      1045      1161      1172      1457       563       185       177      3385      4866     67278     64441      1804      2484      1289       982
dram[3]:       1273      1124      1178      1173       596       512       185       958      4504      3754     69777     73090      1992      2784      1436      1026
dram[4]:       1159      1250      1208      1171       592       506       180       184      4252      4588     81623     66048      2853      1909      1166       945
dram[5]:       1139      1215      1220      1174       580       512       181       181      3967      4471     73884     59446      2984      2222      1112      1213
maximum mf latency per bank:
dram[0]:        619       473       345       375       382       394       340       321       333       389       712       727       728       663       837       668
dram[1]:        370       493       375       387       374       454       341       331       363       383       612       622       642       612       539       596
dram[2]:        574       443       381       381       360       407       314       327       388       442       567       629       549       614       609       596
dram[3]:        442       387       365       374       353       349       336       334       460       374       632       601       545       661       488       541
dram[4]:        397       409       390       363       396       357       322       332       400       368       559       593       593       595       702       546
dram[5]:        460       432       393       367       375       374       314       335       359       478       634       600       561       586       701       534

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=404589 n_nop=401521 n_act=131 n_pre=115 n_req=1411 n_rd=2212 n_write=610 bw_util=0.01395
n_activity=12313 dram_eff=0.4584
bk0: 156a 403555i bk1: 150a 403490i bk2: 146a 403427i bk3: 146a 403348i bk4: 168a 403181i bk5: 164a 403057i bk6: 122a 403688i bk7: 126a 403652i bk8: 34a 404440i bk9: 40a 404401i bk10: 122a 404088i bk11: 128a 403939i bk12: 184a 403938i bk13: 186a 403849i bk14: 168a 403866i bk15: 172a 403800i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0266814
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=404589 n_nop=401551 n_act=128 n_pre=112 n_req=1399 n_rd=2194 n_write=604 bw_util=0.01383
n_activity=12203 dram_eff=0.4586
bk0: 152a 403540i bk1: 152a 403495i bk2: 148a 403277i bk3: 144a 403300i bk4: 164a 403143i bk5: 162a 403064i bk6: 128a 403658i bk7: 120a 403637i bk8: 32a 404453i bk9: 34a 404436i bk10: 122a 404046i bk11: 132a 403998i bk12: 182a 403908i bk13: 186a 403870i bk14: 172a 403793i bk15: 164a 403788i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0310612
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=404589 n_nop=401527 n_act=133 n_pre=117 n_req=1406 n_rd=2200 n_write=612 bw_util=0.0139
n_activity=12299 dram_eff=0.4573
bk0: 150a 403526i bk1: 148a 403499i bk2: 148a 403377i bk3: 144a 403348i bk4: 162a 403134i bk5: 168a 403131i bk6: 128a 403611i bk7: 118a 403622i bk8: 38a 404416i bk9: 36a 404419i bk10: 120a 404102i bk11: 132a 404068i bk12: 184a 403984i bk13: 186a 403965i bk14: 172a 403879i bk15: 166a 403711i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0250378
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=404589 n_nop=401557 n_act=125 n_pre=109 n_req=1399 n_rd=2190 n_write=608 bw_util=0.01383
n_activity=12177 dram_eff=0.4596
bk0: 156a 403707i bk1: 148a 403489i bk2: 146a 403350i bk3: 146a 403287i bk4: 160a 403065i bk5: 164a 403141i bk6: 124a 403614i bk7: 120a 403692i bk8: 40a 404439i bk9: 36a 404434i bk10: 122a 404077i bk11: 124a 403951i bk12: 184a 403939i bk13: 186a 403871i bk14: 168a 403907i bk15: 166a 403772i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0248326
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=404589 n_nop=401541 n_act=131 n_pre=115 n_req=1401 n_rd=2196 n_write=606 bw_util=0.01385
n_activity=12326 dram_eff=0.4546
bk0: 148a 403645i bk1: 146a 403541i bk2: 148a 403428i bk3: 148a 403342i bk4: 162a 403073i bk5: 166a 403126i bk6: 124a 403749i bk7: 122a 403760i bk8: 36a 404450i bk9: 34a 404433i bk10: 128a 404075i bk11: 126a 403922i bk12: 182a 403907i bk13: 186a 403789i bk14: 172a 403901i bk15: 168a 403754i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0275168
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=404589 n_nop=401533 n_act=128 n_pre=112 n_req=1408 n_rd=2202 n_write=614 bw_util=0.01392
n_activity=12352 dram_eff=0.456
bk0: 148a 403526i bk1: 150a 403485i bk2: 146a 403434i bk3: 146a 403370i bk4: 162a 403146i bk5: 168a 403154i bk6: 130a 403729i bk7: 118a 403716i bk8: 38a 404407i bk9: 36a 404438i bk10: 128a 404088i bk11: 128a 404027i bk12: 180a 404088i bk13: 186a 403970i bk14: 170a 403892i bk15: 168a 403718i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.022487

========= L2 cache stats =========
L2_cache_bank[0]: Access = 26774, Miss = 550, Miss_rate = 0.021, Pending_hits = 407, Reservation_fails = 2573
L2_cache_bank[1]: Access = 28023, Miss = 556, Miss_rate = 0.020, Pending_hits = 411, Reservation_fails = 2256
L2_cache_bank[2]: Access = 26931, Miss = 550, Miss_rate = 0.020, Pending_hits = 410, Reservation_fails = 2336
L2_cache_bank[3]: Access = 27238, Miss = 547, Miss_rate = 0.020, Pending_hits = 408, Reservation_fails = 2262
L2_cache_bank[4]: Access = 26533, Miss = 551, Miss_rate = 0.021, Pending_hits = 424, Reservation_fails = 1845
L2_cache_bank[5]: Access = 26048, Miss = 549, Miss_rate = 0.021, Pending_hits = 406, Reservation_fails = 1941
L2_cache_bank[6]: Access = 26720, Miss = 550, Miss_rate = 0.021, Pending_hits = 409, Reservation_fails = 1567
L2_cache_bank[7]: Access = 28196, Miss = 545, Miss_rate = 0.019, Pending_hits = 398, Reservation_fails = 2126
L2_cache_bank[8]: Access = 31313, Miss = 550, Miss_rate = 0.018, Pending_hits = 400, Reservation_fails = 1955
L2_cache_bank[9]: Access = 26673, Miss = 548, Miss_rate = 0.021, Pending_hits = 383, Reservation_fails = 1760
L2_cache_bank[10]: Access = 30838, Miss = 551, Miss_rate = 0.018, Pending_hits = 400, Reservation_fails = 1965
L2_cache_bank[11]: Access = 25236, Miss = 550, Miss_rate = 0.022, Pending_hits = 394, Reservation_fails = 2139
L2_total_cache_accesses = 330523
L2_total_cache_misses = 6597
L2_total_cache_miss_rate = 0.0200
L2_total_cache_pending_hits = 4850
L2_total_cache_reservation_fails = 24725
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25203
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 4878
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23638
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 293758
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1087
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=470769
icnt_total_pkts_simt_to_mem=874897
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.43269
	minimum = 6
	maximum = 21
Network latency average = 8.46154
	minimum = 6
	maximum = 18
Slowest packet = 660949
Flit latency average = 7.57759
	minimum = 6
	maximum = 14
Slowest flit = 1345449
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00259035
	minimum = 0 (at node 0)
	maximum = 0.0349697 (at node 9)
Accepted packet rate average = 0.00259035
	minimum = 0 (at node 0)
	maximum = 0.0349697 (at node 9)
Injected flit rate average = 0.00577848
	minimum = 0 (at node 0)
	maximum = 0.0887693 (at node 9)
Accepted flit rate average= 0.00577848
	minimum = 0 (at node 0)
	maximum = 0.0672495 (at node 9)
Injected packet length average = 2.23077
Accepted packet length average = 2.23077
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.8898 (14 samples)
	minimum = 6 (14 samples)
	maximum = 106.571 (14 samples)
Network latency average = 12.1458 (14 samples)
	minimum = 6 (14 samples)
	maximum = 97.6429 (14 samples)
Flit latency average = 11.1212 (14 samples)
	minimum = 6 (14 samples)
	maximum = 94.3571 (14 samples)
Fragmentation average = 0.00883266 (14 samples)
	minimum = 0 (14 samples)
	maximum = 35.5 (14 samples)
Injected packet rate average = 0.0286845 (14 samples)
	minimum = 0.0187272 (14 samples)
	maximum = 0.0523847 (14 samples)
Accepted packet rate average = 0.0286845 (14 samples)
	minimum = 0.0187272 (14 samples)
	maximum = 0.0523847 (14 samples)
Injected flit rate average = 0.0693323 (14 samples)
	minimum = 0.0407759 (14 samples)
	maximum = 0.154476 (14 samples)
Accepted flit rate average = 0.0693323 (14 samples)
	minimum = 0.0364867 (14 samples)
	maximum = 0.132123 (14 samples)
Injected packet size average = 2.41706 (14 samples)
Accepted packet size average = 2.41706 (14 samples)
Hops average = 1 (14 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 26 sec (326 sec)
gpgpu_simulation_rate = 62352 (inst/sec)
gpgpu_simulation_rate = 1629 (cycle/sec)
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,531359)
GPGPU-Sim uArch: Shader 8 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,531359)
GPGPU-Sim uArch: Shader 9 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,531359)
GPGPU-Sim uArch: Shader 10 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,531359)
GPGPU-Sim uArch: Shader 11 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,531359)
GPGPU-Sim uArch: Shader 12 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,531359)
GPGPU-Sim uArch: Shader 13 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,531359)
GPGPU-Sim uArch: Shader 14 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,531359)
GPGPU-Sim uArch: Shader 0 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,531359)
GPGPU-Sim uArch: Shader 1 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,531359)
GPGPU-Sim uArch: Shader 2 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,531359)
GPGPU-Sim uArch: Shader 3 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,531359)
GPGPU-Sim uArch: Shader 4 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,531359)
GPGPU-Sim uArch: Shader 5 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,531359)
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,531359)
GPGPU-Sim PTX: 20700000 instructions simulated : ctaid=(0,1,0) tid=(25,4,0)
GPGPU-Sim PTX: 20800000 instructions simulated : ctaid=(0,1,0) tid=(9,5,0)
GPGPU-Sim uArch: cycles simulated: 531859  inst.: 20576488 (ipc=499.2) sim_rate=62542 (inst/sec) elapsed = 0:0:05:29 / Sat Jul 28 12:23:34 2018
GPGPU-Sim PTX: 20900000 instructions simulated : ctaid=(0,7,0) tid=(19,22,0)
GPGPU-Sim uArch: cycles simulated: 532359  inst.: 20633273 (ipc=306.4) sim_rate=62525 (inst/sec) elapsed = 0:0:05:30 / Sat Jul 28 12:23:35 2018
GPGPU-Sim uArch: cycles simulated: 532859  inst.: 20661521 (ipc=223.1) sim_rate=62421 (inst/sec) elapsed = 0:0:05:31 / Sat Jul 28 12:23:36 2018
GPGPU-Sim uArch: cycles simulated: 533359  inst.: 20680603 (ipc=176.8) sim_rate=62290 (inst/sec) elapsed = 0:0:05:32 / Sat Jul 28 12:23:37 2018
GPGPU-Sim uArch: cycles simulated: 533859  inst.: 20697451 (ipc=148.2) sim_rate=62154 (inst/sec) elapsed = 0:0:05:33 / Sat Jul 28 12:23:38 2018
GPGPU-Sim PTX: 21000000 instructions simulated : ctaid=(0,7,0) tid=(31,27,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2828,531359), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 15 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2829,531359)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (2880,531359), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (2919,531359), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2958,531359), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2990,531359), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3022,531359), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3027,531359), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3031,531359), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3034,531359), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3037,531359), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3054,531359), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3063,531359), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3093,531359), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3108,531359), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3143,531359), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 536359  inst.: 20727432 (ipc=80.1) sim_rate=62058 (inst/sec) elapsed = 0:0:05:34 / Sat Jul 28 12:23:39 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (5143,531359), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 15 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 6.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 15 
gpu_sim_cycle = 5144
gpu_sim_insn = 400564
gpu_ipc =      77.8701
gpu_tot_sim_cycle = 536503
gpu_tot_sim_insn = 20727469
gpu_tot_ipc =      38.6344
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22067
gpu_stall_icnt2sh    = 68219
gpu_total_sim_rate=62058

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 440634
	L1I_total_cache_misses = 2284
	L1I_total_cache_miss_rate = 0.0052
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 34380, Miss = 16741, Miss_rate = 0.487, Pending_hits = 2910, Reservation_fails = 40613
	L1D_cache_core[1]: Access = 37629, Miss = 18228, Miss_rate = 0.484, Pending_hits = 2943, Reservation_fails = 40665
	L1D_cache_core[2]: Access = 37142, Miss = 18228, Miss_rate = 0.491, Pending_hits = 2932, Reservation_fails = 32686
	L1D_cache_core[3]: Access = 36961, Miss = 18759, Miss_rate = 0.508, Pending_hits = 2993, Reservation_fails = 48002
	L1D_cache_core[4]: Access = 46350, Miss = 23347, Miss_rate = 0.504, Pending_hits = 3881, Reservation_fails = 62965
	L1D_cache_core[5]: Access = 48069, Miss = 23986, Miss_rate = 0.499, Pending_hits = 3817, Reservation_fails = 65939
	L1D_cache_core[6]: Access = 47280, Miss = 23763, Miss_rate = 0.503, Pending_hits = 3914, Reservation_fails = 61680
	L1D_cache_core[7]: Access = 45578, Miss = 22981, Miss_rate = 0.504, Pending_hits = 3890, Reservation_fails = 65202
	L1D_cache_core[8]: Access = 45691, Miss = 23452, Miss_rate = 0.513, Pending_hits = 3810, Reservation_fails = 69476
	L1D_cache_core[9]: Access = 45248, Miss = 22829, Miss_rate = 0.505, Pending_hits = 3886, Reservation_fails = 71892
	L1D_cache_core[10]: Access = 45354, Miss = 22905, Miss_rate = 0.505, Pending_hits = 3841, Reservation_fails = 58491
	L1D_cache_core[11]: Access = 47066, Miss = 23615, Miss_rate = 0.502, Pending_hits = 4010, Reservation_fails = 59006
	L1D_cache_core[12]: Access = 47454, Miss = 23342, Miss_rate = 0.492, Pending_hits = 3845, Reservation_fails = 64313
	L1D_cache_core[13]: Access = 49851, Miss = 25180, Miss_rate = 0.505, Pending_hits = 3747, Reservation_fails = 65265
	L1D_cache_core[14]: Access = 45952, Miss = 22265, Miss_rate = 0.485, Pending_hits = 3915, Reservation_fails = 62781
	L1D_total_cache_accesses = 660005
	L1D_total_cache_misses = 329621
	L1D_total_cache_miss_rate = 0.4994
	L1D_total_cache_pending_hits = 54334
	L1D_total_cache_reservation_fails = 868976
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 12191
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0367
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272703
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35177
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 257783
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11743
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3347
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 294444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 611193
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 438350
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2284
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5526, 5526, 5526, 5526, 5526, 5526, 979, 979, 651, 651, 510, 510, 510, 510, 475, 475, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 25504448
gpgpu_n_tot_w_icount = 797014
gpgpu_n_stall_shd_mem = 1303247
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35176
gpgpu_n_mem_write_global = 300454
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3914088
gpgpu_n_store_insn = 1972716
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 308856
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1303247
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1738399	W0_Idle:456749	W0_Scoreboard:3568936	W1:58024	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1158	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:614611
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 281408 {8:35176,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19983600 {40:168126,72:74032,136:58296,}
traffic_breakdown_coretomem[INST_ACC_R] = 1312 {8:164,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4783936 {136:35176,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2403632 {8:300454,}
traffic_breakdown_memtocore[INST_ACC_R] = 22304 {136:164,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 837 
averagemflatency = 201 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 536502 
mrq_lat_table:4773 	685 	1097 	557 	641 	528 	296 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	309049 	26106 	490 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22224 	39940 	104677 	160934 	7954 	78 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	14078 	17634 	3347 	128 	4 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	129609 	1149 	5084 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1012 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4        11        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54         3        11        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54        14        13        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54        17        16        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54        10        13        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54         8        15        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:     63554     63602     58392     64480    118967    121888     59283     65344     58351     63517     46247     58357     63525     59316     64454     59266 
dram[1]:     59329     65364     64513     58402    119222    122212     63567     59344     59232     58359     46204     45243     63536     64509     58394     64459 
dram[2]:     64428     58428     63557     59329    120692    122579     63541     59274     64442     64470     57449     57404     58392     65348     58347     63531 
dram[3]:     63532     59329     64481     64513    121066    122962     58382     65353     58366     63531     57437     45322     63587     63535     64460     58394 
dram[4]:     58423     65352     58394     63556    121502    123264     59274     64423     59281     58373     57404     45252     64448     59316     64460     64512 
dram[5]:     59330     64442     64513     63558    121736    123638     63569     59332     64458     58360     46212     57439     58409     64428     58352     63537 
average row accesses per activate:
dram[0]: 14.571428 14.428572 17.500000 17.500000 18.571428 16.000000 13.285714 13.285714  3.875000  3.600000  4.235294  4.812500 11.750000 11.875000 10.333333  9.300000 
dram[1]: 14.285714 14.571428 17.666666 17.333334 16.125000 15.875000 13.428572 12.857142  3.750000  3.555556  4.933333  5.285714 11.750000 12.000000 10.444445 11.125000 
dram[2]: 14.142858 14.285714 17.666666 17.333334 15.875000 16.500000 13.428572 12.714286  3.500000  3.090909  4.235294  4.222222 12.000000 12.000000  9.600000 10.222222 
dram[3]: 12.750000 16.666666 17.500000 17.500000 15.750000 16.250000 13.142858 12.857142  3.166667  3.600000  5.461538  5.071429 11.750000 11.875000 10.333333 13.000000 
dram[4]: 14.000000 16.500000 17.666666 17.666666 15.875000 16.500000 13.142858 12.714286  2.769231  3.500000  4.055555  4.800000 11.625000 12.000000  9.500000 11.625000 
dram[5]: 16.666666 14.428572 17.500000 17.500000 15.875000 18.857143 13.571428 12.428572  3.500000  3.272727  5.769231  5.142857 11.500000 11.875000 10.222222 11.625000 
average row locality = 8654/840 = 10.302381
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        78        75        73        73        84        82        61        63        29        32        63        66        92        93        84        86 
dram[1]:        76        76        74        72        82        81        64        60        28        29        63        68        91        93        86        82 
dram[2]:        75        74        74        72        81        84        64        59        31        30        62        68        92        93        86        83 
dram[3]:        78        74        73        73        80        82        62        60        34        32        63        63        92        93        84        83 
dram[4]:        74        73        74        74        81        83        62        61        32        31        66        63        91        93        86        84 
dram[5]:        74        75        73        73        81        84        65        59        31        32        66        64        90        93        85        84 
total reads: 6770
bank skew: 93/28 = 3.32
chip skew: 1134/1125 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        32        30         2         4         9        11         2         2         9         7 
dram[1]:        24        26        32        32        47        46        30        30         2         3        11         6         3         3         8         7 
dram[2]:        24        26        32        32        46        48        30        30         4         4        10         8         4         3        10         9 
dram[3]:        24        26        32        32        46        48        30        30         4         4         8         8         2         2         9         8 
dram[4]:        24        26        32        32        46        49        30        28         4         4         7         9         2         3         9         9 
dram[5]:        26        26        32        32        46        48        30        28         4         4         9         8         2         2         7         9 
total reads: 1884
bank skew: 49/2 = 24.50
chip skew: 320/310 = 1.03
average mf latency per bank:
dram[0]:       1096      1323      1173      1175       578       593       175       180      5146      2793     62909     62172      2611      1998      1269      1362
dram[1]:       1100      1264      1191      1201       578       592       182       180      5840      2431     61245     63571      3065      1960      1369      1139
dram[2]:       1222      1045      1161      1172      1457       563       185       177      5621      2962     63549     61056      1728      2407      1289       982
dram[3]:       1273      1124      1178      1173       596       512       185       958      5838      5492     67819     71035      1950      2726      1436      1026
dram[4]:       1159      1250      1208      1171       592       506       180       184      4424      6047     77158     66048      2791      1850      1166       945
dram[5]:       1139      1215      1220      1174       580       512       181       181      2587      5965     71921     59446      2919      2175      1112      1213
maximum mf latency per bank:
dram[0]:        619       473       345       375       382       394       340       321       345       389       712       727       728       663       837       668
dram[1]:        370       493       375       387       374       454       341       331       363       383       612       622       642       612       539       596
dram[2]:        574       443       381       381       360       407       314       327       388       442       567       629       549       614       609       596
dram[3]:        442       387       365       374       353       349       336       334       460       374       632       601       545       661       488       541
dram[4]:        397       409       390       363       396       357       322       332       400       368       559       593       593       595       702       546
dram[5]:        460       432       393       367       375       374       314       335       359       478       634       600       561       586       701       534

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=408506 n_nop=405342 n_act=142 n_pre=126 n_req=1448 n_rd=2268 n_write=628 bw_util=0.01418
n_activity=12691 dram_eff=0.4564
bk0: 156a 407471i bk1: 150a 407407i bk2: 146a 407344i bk3: 146a 407265i bk4: 168a 407098i bk5: 164a 406975i bk6: 122a 407607i bk7: 126a 407571i bk8: 58a 408292i bk9: 64a 408225i bk10: 126a 407962i bk11: 132a 407790i bk12: 184a 407827i bk13: 186a 407739i bk14: 168a 407779i bk15: 172a 407715i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0265577
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=408506 n_nop=405382 n_act=135 n_pre=119 n_req=1435 n_rd=2250 n_write=620 bw_util=0.01405
n_activity=12518 dram_eff=0.4585
bk0: 152a 407454i bk1: 152a 407410i bk2: 148a 407193i bk3: 144a 407216i bk4: 164a 407060i bk5: 162a 406982i bk6: 128a 407578i bk7: 120a 407558i bk8: 56a 408307i bk9: 58a 408267i bk10: 126a 407897i bk11: 136a 407894i bk12: 182a 407744i bk13: 186a 407740i bk14: 172a 407704i bk15: 164a 407702i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0310204
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=408506 n_nop=405332 n_act=147 n_pre=131 n_req=1448 n_rd=2256 n_write=640 bw_util=0.01418
n_activity=12696 dram_eff=0.4562
bk0: 150a 407439i bk1: 148a 407413i bk2: 148a 407291i bk3: 144a 407265i bk4: 162a 407052i bk5: 168a 407052i bk6: 128a 407532i bk7: 118a 407546i bk8: 62a 408255i bk9: 60a 408190i bk10: 124a 407944i bk11: 136a 407943i bk12: 184a 407834i bk13: 186a 407835i bk14: 172a 407792i bk15: 166a 407624i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0254195
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=408506 n_nop=405370 n_act=137 n_pre=121 n_req=1439 n_rd=2252 n_write=626 bw_util=0.01409
n_activity=12555 dram_eff=0.4585
bk0: 156a 407623i bk1: 148a 407405i bk2: 146a 407267i bk3: 146a 407204i bk4: 160a 406982i bk5: 164a 407060i bk6: 124a 407533i bk7: 120a 407613i bk8: 68a 408264i bk9: 64a 408173i bk10: 126a 407975i bk11: 126a 407846i bk12: 184a 407772i bk13: 186a 407772i bk14: 168a 407820i bk15: 166a 407687i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0248442
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=408506 n_nop=405348 n_act=145 n_pre=129 n_req=1442 n_rd=2256 n_write=628 bw_util=0.01412
n_activity=12728 dram_eff=0.4532
bk0: 148a 407561i bk1: 146a 407457i bk2: 148a 407344i bk3: 148a 407260i bk4: 162a 406991i bk5: 166a 407045i bk6: 124a 407672i bk7: 122a 407684i bk8: 64a 408235i bk9: 62a 408229i bk10: 132a 407947i bk11: 126a 407831i bk12: 182a 407777i bk13: 186a 407667i bk14: 172a 407814i bk15: 168a 407669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0275051
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=408506 n_nop=405368 n_act=135 n_pre=119 n_req=1442 n_rd=2258 n_write=626 bw_util=0.01412
n_activity=12674 dram_eff=0.4551
bk0: 148a 407441i bk1: 150a 407402i bk2: 146a 407351i bk3: 146a 407288i bk4: 162a 407064i bk5: 168a 407072i bk6: 130a 407648i bk7: 118a 407635i bk8: 62a 408203i bk9: 64a 408256i bk10: 132a 407988i bk11: 128a 407942i bk12: 180a 407978i bk13: 186a 407838i bk14: 170a 407807i bk15: 168a 407633i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0223644

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27440, Miss = 564, Miss_rate = 0.021, Pending_hits = 407, Reservation_fails = 2573
L2_cache_bank[1]: Access = 28051, Miss = 570, Miss_rate = 0.020, Pending_hits = 411, Reservation_fails = 2256
L2_cache_bank[2]: Access = 27599, Miss = 564, Miss_rate = 0.020, Pending_hits = 410, Reservation_fails = 2336
L2_cache_bank[3]: Access = 27252, Miss = 561, Miss_rate = 0.021, Pending_hits = 408, Reservation_fails = 2262
L2_cache_bank[4]: Access = 27200, Miss = 565, Miss_rate = 0.021, Pending_hits = 424, Reservation_fails = 1845
L2_cache_bank[5]: Access = 26062, Miss = 563, Miss_rate = 0.022, Pending_hits = 406, Reservation_fails = 1941
L2_cache_bank[6]: Access = 27389, Miss = 566, Miss_rate = 0.021, Pending_hits = 409, Reservation_fails = 1567
L2_cache_bank[7]: Access = 28862, Miss = 560, Miss_rate = 0.019, Pending_hits = 398, Reservation_fails = 2126
L2_cache_bank[8]: Access = 31858, Miss = 566, Miss_rate = 0.018, Pending_hits = 400, Reservation_fails = 1955
L2_cache_bank[9]: Access = 27340, Miss = 562, Miss_rate = 0.021, Pending_hits = 383, Reservation_fails = 1760
L2_cache_bank[10]: Access = 30852, Miss = 565, Miss_rate = 0.018, Pending_hits = 400, Reservation_fails = 1965
L2_cache_bank[11]: Access = 25904, Miss = 564, Miss_rate = 0.022, Pending_hits = 394, Reservation_fails = 2139
L2_total_cache_accesses = 335809
L2_total_cache_misses = 6770
L2_total_cache_miss_rate = 0.0202
L2_total_cache_pending_hits = 4850
L2_total_cache_reservation_fails = 24725
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25316
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5051
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23638
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 298758
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 102
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 22
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1087
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=477199
icnt_total_pkts_simt_to_mem=885183
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 17.8293
	minimum = 6
	maximum = 55
Network latency average = 12.7227
	minimum = 6
	maximum = 32
Slowest packet = 661266
Flit latency average = 13.5127
	minimum = 6
	maximum = 31
Slowest flit = 1348950
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0761189
	minimum = 0.00272162 (at node 18)
	maximum = 0.130054 (at node 21)
Accepted packet rate average = 0.0761189
	minimum = 0.00272162 (at node 18)
	maximum = 0.130054 (at node 21)
Injected flit rate average = 0.120356
	minimum = 0.0136081 (at node 18)
	maximum = 0.207815 (at node 6)
Accepted flit rate average= 0.120356
	minimum = 0.00272162 (at node 18)
	maximum = 0.254471 (at node 21)
Injected packet length average = 1.58116
Accepted packet length average = 1.58116
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.0858 (15 samples)
	minimum = 6 (15 samples)
	maximum = 103.133 (15 samples)
Network latency average = 12.1842 (15 samples)
	minimum = 6 (15 samples)
	maximum = 93.2667 (15 samples)
Flit latency average = 11.2807 (15 samples)
	minimum = 6 (15 samples)
	maximum = 90.1333 (15 samples)
Fragmentation average = 0.00824382 (15 samples)
	minimum = 0 (15 samples)
	maximum = 33.1333 (15 samples)
Injected packet rate average = 0.0318468 (15 samples)
	minimum = 0.0176602 (15 samples)
	maximum = 0.0575627 (15 samples)
Accepted packet rate average = 0.0318468 (15 samples)
	minimum = 0.0176602 (15 samples)
	maximum = 0.0575627 (15 samples)
Injected flit rate average = 0.0727338 (15 samples)
	minimum = 0.0389647 (15 samples)
	maximum = 0.158032 (15 samples)
Accepted flit rate average = 0.0727338 (15 samples)
	minimum = 0.0342357 (15 samples)
	maximum = 0.14028 (15 samples)
Injected packet size average = 2.28387 (15 samples)
Accepted packet size average = 2.28387 (15 samples)
Hops average = 1 (15 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 34 sec (334 sec)
gpgpu_simulation_rate = 62058 (inst/sec)
gpgpu_simulation_rate = 1606 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 16 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,536503)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (946,536503), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 16 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 7.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 16 
gpu_sim_cycle = 947
gpu_sim_insn = 5360
gpu_ipc =       5.6600
gpu_tot_sim_cycle = 537450
gpu_tot_sim_insn = 20732829
gpu_tot_ipc =      38.5763
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22067
gpu_stall_icnt2sh    = 68219
gpu_total_sim_rate=62074

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 440774
	L1I_total_cache_misses = 2316
	L1I_total_cache_miss_rate = 0.0053
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 34380, Miss = 16741, Miss_rate = 0.487, Pending_hits = 2910, Reservation_fails = 40613
	L1D_cache_core[1]: Access = 37629, Miss = 18228, Miss_rate = 0.484, Pending_hits = 2943, Reservation_fails = 40665
	L1D_cache_core[2]: Access = 37142, Miss = 18228, Miss_rate = 0.491, Pending_hits = 2932, Reservation_fails = 32686
	L1D_cache_core[3]: Access = 36961, Miss = 18759, Miss_rate = 0.508, Pending_hits = 2993, Reservation_fails = 48002
	L1D_cache_core[4]: Access = 46350, Miss = 23347, Miss_rate = 0.504, Pending_hits = 3881, Reservation_fails = 62965
	L1D_cache_core[5]: Access = 48069, Miss = 23986, Miss_rate = 0.499, Pending_hits = 3817, Reservation_fails = 65939
	L1D_cache_core[6]: Access = 47280, Miss = 23763, Miss_rate = 0.503, Pending_hits = 3914, Reservation_fails = 61680
	L1D_cache_core[7]: Access = 45581, Miss = 22982, Miss_rate = 0.504, Pending_hits = 3890, Reservation_fails = 65202
	L1D_cache_core[8]: Access = 45691, Miss = 23452, Miss_rate = 0.513, Pending_hits = 3810, Reservation_fails = 69476
	L1D_cache_core[9]: Access = 45248, Miss = 22829, Miss_rate = 0.505, Pending_hits = 3886, Reservation_fails = 71892
	L1D_cache_core[10]: Access = 45354, Miss = 22905, Miss_rate = 0.505, Pending_hits = 3841, Reservation_fails = 58491
	L1D_cache_core[11]: Access = 47066, Miss = 23615, Miss_rate = 0.502, Pending_hits = 4010, Reservation_fails = 59006
	L1D_cache_core[12]: Access = 47454, Miss = 23342, Miss_rate = 0.492, Pending_hits = 3845, Reservation_fails = 64313
	L1D_cache_core[13]: Access = 49851, Miss = 25180, Miss_rate = 0.505, Pending_hits = 3747, Reservation_fails = 65265
	L1D_cache_core[14]: Access = 45952, Miss = 22265, Miss_rate = 0.485, Pending_hits = 3915, Reservation_fails = 62781
	L1D_total_cache_accesses = 660008
	L1D_total_cache_misses = 329622
	L1D_total_cache_miss_rate = 0.4994
	L1D_total_cache_pending_hits = 54334
	L1D_total_cache_reservation_fails = 868976
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 12210
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0367
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35178
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 257783
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11762
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 294444
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 611193
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 438458
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2316
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5526, 5526, 5526, 5526, 5526, 5526, 979, 979, 651, 651, 510, 510, 510, 510, 475, 475, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 25510400
gpgpu_n_tot_w_icount = 797200
gpgpu_n_stall_shd_mem = 1303247
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35177
gpgpu_n_mem_write_global = 300455
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3914108
gpgpu_n_store_insn = 1972726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 309398
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1303247
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1738401	W0_Idle:458119	W0_Scoreboard:3569300	W1:58024	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:19	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:614771
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 281416 {8:35177,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19983672 {40:168126,72:74033,136:58296,}
traffic_breakdown_coretomem[INST_ACC_R] = 1328 {8:166,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4784072 {136:35177,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2403640 {8:300455,}
traffic_breakdown_memtocore[INST_ACC_R] = 22576 {136:166,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 837 
averagemflatency = 201 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 537449 
mrq_lat_table:4774 	686 	1097 	557 	641 	528 	296 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	309050 	26107 	490 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22228 	39940 	104677 	160934 	7954 	78 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	14079 	17634 	3347 	128 	4 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	129609 	1149 	5085 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1013 	51 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4        11        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54         3        11        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54        14        13        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54        17        16        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54        10        13        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54         8        15        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:     63554     63602     58392     64480    118967    121888     59283     65344     58351     63517     46247     58357     63525     59316     64454     59266 
dram[1]:     59329     65364     64513     58402    119222    122212     63567     59344     59232     58359     46204     45243     63536     64509     58394     64459 
dram[2]:     64428     58428     63557     59329    120692    122579     63541     59274     64442     64470     57449     57404     58392     65348     58347     63531 
dram[3]:     63532     59329     64481     64513    121066    122962     58382     65353     58366     63531     57437     45322     63587     63535     64460     58394 
dram[4]:     58423     65352     58394     63556    121502    123264     59274     64423     59281     58373     57404     45252     64448     59316     64460     64512 
dram[5]:     59330     64442     64513     63558    121736    123638     63569     59332     64458     58360     46212     57439     58409     64428     58352     63537 
average row accesses per activate:
dram[0]: 14.571428 14.428572 17.500000 17.500000 18.571428 16.000000 13.285714 13.285714  3.875000  3.600000  4.235294  4.812500 11.750000 11.875000 10.333333  9.300000 
dram[1]: 12.625000 14.571428 17.666666 17.333334 16.125000 15.875000 13.428572 12.857142  3.750000  3.555556  4.933333  5.285714 11.750000 12.000000 10.444445 11.125000 
dram[2]: 14.142858 14.285714 17.666666 17.333334 15.875000 16.500000 13.428572 12.714286  3.500000  3.090909  4.235294  4.222222 12.000000 12.000000  9.600000 10.222222 
dram[3]: 12.750000 16.666666 17.500000 17.500000 15.750000 16.250000 13.142858 12.857142  3.166667  3.600000  5.461538  5.071429 11.750000 11.875000 10.333333 13.000000 
dram[4]: 14.000000 16.500000 17.666666 17.666666 15.875000 16.500000 13.142858 12.714286  2.769231  3.500000  4.055555  4.800000 11.625000 12.000000  9.500000 11.625000 
dram[5]: 16.666666 14.428572 17.500000 17.500000 15.875000 18.857143 13.571428 12.428572  3.600000  3.272727  5.769231  5.142857 11.500000 11.875000 10.222222 11.625000 
average row locality = 8656/841 = 10.292509
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        78        75        73        73        84        82        61        63        29        32        63        66        92        93        84        86 
dram[1]:        77        76        74        72        82        81        64        60        28        29        63        68        91        93        86        82 
dram[2]:        75        74        74        72        81        84        64        59        31        30        62        68        92        93        86        83 
dram[3]:        78        74        73        73        80        82        62        60        34        32        63        63        92        93        84        83 
dram[4]:        74        73        74        74        81        83        62        61        32        31        66        63        91        93        86        84 
dram[5]:        74        75        73        73        81        84        65        59        32        32        66        64        90        93        85        84 
total reads: 6772
bank skew: 93/28 = 3.32
chip skew: 1134/1126 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        32        30         2         4         9        11         2         2         9         7 
dram[1]:        24        26        32        32        47        46        30        30         2         3        11         6         3         3         8         7 
dram[2]:        24        26        32        32        46        48        30        30         4         4        10         8         4         3        10         9 
dram[3]:        24        26        32        32        46        48        30        30         4         4         8         8         2         2         9         8 
dram[4]:        24        26        32        32        46        49        30        28         4         4         7         9         2         3         9         9 
dram[5]:        26        26        32        32        46        48        30        28         4         4         9         8         2         2         7         9 
total reads: 1884
bank skew: 49/2 = 24.50
chip skew: 320/310 = 1.03
average mf latency per bank:
dram[0]:       1096      1323      1173      1175       578       593       175       180      5146      2793     62909     62172      2611      1998      1269      1362
dram[1]:       1089      1264      1191      1201       578       592       182       180      5840      2431     61245     63571      3065      1960      1369      1139
dram[2]:       1222      1045      1161      1172      1457       563       185       177      5621      2962     63549     61056      1728      2407      1289       982
dram[3]:       1273      1124      1178      1173       596       512       185       958      5838      5492     67819     71035      1950      2726      1436      1026
dram[4]:       1159      1250      1208      1171       592       506       180       184      4424      6047     77158     66048      2791      1850      1166       945
dram[5]:       1139      1215      1220      1174       580       512       181       181      2526      5965     71921     59446      2919      2175      1112      1213
maximum mf latency per bank:
dram[0]:        619       473       345       375       382       394       340       321       345       389       712       727       728       663       837       668
dram[1]:        370       493       375       387       374       454       341       331       363       383       612       622       642       612       539       596
dram[2]:        574       443       381       381       360       407       314       327       388       442       567       629       549       614       609       596
dram[3]:        442       387       365       374       353       349       336       334       460       374       632       601       545       661       488       541
dram[4]:        397       409       390       363       396       357       322       332       400       368       559       593       593       595       702       546
dram[5]:        460       432       393       367       375       374       314       335       359       478       634       600       561       586       701       534

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=409227 n_nop=406063 n_act=142 n_pre=126 n_req=1448 n_rd=2268 n_write=628 bw_util=0.01415
n_activity=12691 dram_eff=0.4564
bk0: 156a 408192i bk1: 150a 408128i bk2: 146a 408065i bk3: 146a 407986i bk4: 168a 407819i bk5: 164a 407696i bk6: 122a 408328i bk7: 126a 408292i bk8: 58a 409013i bk9: 64a 408946i bk10: 126a 408683i bk11: 132a 408511i bk12: 184a 408548i bk13: 186a 408460i bk14: 168a 408500i bk15: 172a 408436i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.026511
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=409227 n_nop=406099 n_act=136 n_pre=120 n_req=1436 n_rd=2252 n_write=620 bw_util=0.01404
n_activity=12533 dram_eff=0.4583
bk0: 154a 408164i bk1: 152a 408130i bk2: 148a 407913i bk3: 144a 407936i bk4: 164a 407781i bk5: 162a 407703i bk6: 128a 408299i bk7: 120a 408279i bk8: 56a 409028i bk9: 58a 408988i bk10: 126a 408618i bk11: 136a 408615i bk12: 182a 408465i bk13: 186a 408461i bk14: 172a 408426i bk15: 164a 408424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0309657
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=409227 n_nop=406053 n_act=147 n_pre=131 n_req=1448 n_rd=2256 n_write=640 bw_util=0.01415
n_activity=12696 dram_eff=0.4562
bk0: 150a 408160i bk1: 148a 408134i bk2: 148a 408012i bk3: 144a 407986i bk4: 162a 407773i bk5: 168a 407773i bk6: 128a 408253i bk7: 118a 408267i bk8: 62a 408976i bk9: 60a 408911i bk10: 124a 408665i bk11: 136a 408664i bk12: 184a 408555i bk13: 186a 408556i bk14: 172a 408513i bk15: 166a 408345i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0253747
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=409227 n_nop=406091 n_act=137 n_pre=121 n_req=1439 n_rd=2252 n_write=626 bw_util=0.01407
n_activity=12555 dram_eff=0.4585
bk0: 156a 408344i bk1: 148a 408126i bk2: 146a 407988i bk3: 146a 407925i bk4: 160a 407703i bk5: 164a 407781i bk6: 124a 408254i bk7: 120a 408334i bk8: 68a 408985i bk9: 64a 408894i bk10: 126a 408696i bk11: 126a 408567i bk12: 184a 408493i bk13: 186a 408493i bk14: 168a 408541i bk15: 166a 408408i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0248004
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=409227 n_nop=406069 n_act=145 n_pre=129 n_req=1442 n_rd=2256 n_write=628 bw_util=0.01409
n_activity=12728 dram_eff=0.4532
bk0: 148a 408282i bk1: 146a 408178i bk2: 148a 408065i bk3: 148a 407981i bk4: 162a 407712i bk5: 166a 407766i bk6: 124a 408393i bk7: 122a 408405i bk8: 64a 408956i bk9: 62a 408950i bk10: 132a 408668i bk11: 126a 408552i bk12: 182a 408498i bk13: 186a 408388i bk14: 172a 408535i bk15: 168a 408390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0274566
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=409227 n_nop=406087 n_act=135 n_pre=119 n_req=1443 n_rd=2260 n_write=626 bw_util=0.0141
n_activity=12682 dram_eff=0.4551
bk0: 148a 408162i bk1: 150a 408123i bk2: 146a 408072i bk3: 146a 408009i bk4: 162a 407785i bk5: 168a 407793i bk6: 130a 408369i bk7: 118a 408356i bk8: 64a 408920i bk9: 64a 408977i bk10: 132a 408709i bk11: 128a 408663i bk12: 180a 408699i bk13: 186a 408559i bk14: 170a 408528i bk15: 168a 408354i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.022325

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27440, Miss = 564, Miss_rate = 0.021, Pending_hits = 407, Reservation_fails = 2573
L2_cache_bank[1]: Access = 28051, Miss = 570, Miss_rate = 0.020, Pending_hits = 411, Reservation_fails = 2256
L2_cache_bank[2]: Access = 27601, Miss = 565, Miss_rate = 0.020, Pending_hits = 410, Reservation_fails = 2336
L2_cache_bank[3]: Access = 27252, Miss = 561, Miss_rate = 0.021, Pending_hits = 408, Reservation_fails = 2262
L2_cache_bank[4]: Access = 27200, Miss = 565, Miss_rate = 0.021, Pending_hits = 424, Reservation_fails = 1845
L2_cache_bank[5]: Access = 26062, Miss = 563, Miss_rate = 0.022, Pending_hits = 406, Reservation_fails = 1941
L2_cache_bank[6]: Access = 27389, Miss = 566, Miss_rate = 0.021, Pending_hits = 409, Reservation_fails = 1567
L2_cache_bank[7]: Access = 28862, Miss = 560, Miss_rate = 0.019, Pending_hits = 398, Reservation_fails = 2126
L2_cache_bank[8]: Access = 31858, Miss = 566, Miss_rate = 0.018, Pending_hits = 400, Reservation_fails = 1955
L2_cache_bank[9]: Access = 27340, Miss = 562, Miss_rate = 0.021, Pending_hits = 383, Reservation_fails = 1760
L2_cache_bank[10]: Access = 30854, Miss = 566, Miss_rate = 0.018, Pending_hits = 400, Reservation_fails = 1965
L2_cache_bank[11]: Access = 25904, Miss = 564, Miss_rate = 0.022, Pending_hits = 394, Reservation_fails = 2139
L2_total_cache_accesses = 335813
L2_total_cache_misses = 6772
L2_total_cache_miss_rate = 0.0202
L2_total_cache_pending_hits = 4850
L2_total_cache_reservation_fails = 24725
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25316
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5052
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23638
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 298759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1696
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 103
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 23
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1087
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=477215
icnt_total_pkts_simt_to_mem=885189
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 7.75
	minimum = 6
	maximum = 10
Network latency average = 7.75
	minimum = 6
	maximum = 10
Slowest packet = 671619
Flit latency average = 6
	minimum = 6
	maximum = 6
Slowest flit = 1362382
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000312879
	minimum = 0 (at node 0)
	maximum = 0.00422386 (at node 7)
Accepted packet rate average = 0.000312879
	minimum = 0 (at node 0)
	maximum = 0.00422386 (at node 7)
Injected flit rate average = 0.000860417
	minimum = 0 (at node 0)
	maximum = 0.0105597 (at node 17)
Accepted flit rate average= 0.000860417
	minimum = 0 (at node 0)
	maximum = 0.0168955 (at node 7)
Injected packet length average = 2.75
Accepted packet length average = 2.75
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.6273 (16 samples)
	minimum = 6 (16 samples)
	maximum = 97.3125 (16 samples)
Network latency average = 11.9071 (16 samples)
	minimum = 6 (16 samples)
	maximum = 88.0625 (16 samples)
Flit latency average = 10.9506 (16 samples)
	minimum = 6 (16 samples)
	maximum = 84.875 (16 samples)
Fragmentation average = 0.00772858 (16 samples)
	minimum = 0 (16 samples)
	maximum = 31.0625 (16 samples)
Injected packet rate average = 0.0298759 (16 samples)
	minimum = 0.0165564 (16 samples)
	maximum = 0.054229 (16 samples)
Accepted packet rate average = 0.0298759 (16 samples)
	minimum = 0.0165564 (16 samples)
	maximum = 0.054229 (16 samples)
Injected flit rate average = 0.0682417 (16 samples)
	minimum = 0.0365294 (16 samples)
	maximum = 0.148815 (16 samples)
Accepted flit rate average = 0.0682417 (16 samples)
	minimum = 0.032096 (16 samples)
	maximum = 0.132568 (16 samples)
Injected packet size average = 2.28417 (16 samples)
Accepted packet size average = 2.28417 (16 samples)
Hops average = 1 (16 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 34 sec (334 sec)
gpgpu_simulation_rate = 62074 (inst/sec)
gpgpu_simulation_rate = 1609 (cycle/sec)
dev out malloc success
dev in malloc success
data im memcpy success
dev in malloc success

GPGPU-Sim PTX: cudaLaunch for 0x0x406480 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 8 bind to kernel 17 '_Z12ReLUBackwardIfEviPKT_S2_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,537450)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1496,537450), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 17 '_Z12ReLUBackwardIfEviPKT_S2_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12ReLUBackwardIfEviPKT_S2_PS0_' finished on shader 8.
kernel_name = _Z12ReLUBackwardIfEviPKT_S2_PS0_ 
kernel_launch_uid = 17 
gpu_sim_cycle = 1497
gpu_sim_insn = 15120
gpu_ipc =      10.1002
gpu_tot_sim_cycle = 538947
gpu_tot_sim_insn = 20747949
gpu_tot_ipc =      38.4972
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 22067
gpu_stall_icnt2sh    = 68219
gpu_total_sim_rate=62119

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 441094
	L1I_total_cache_misses = 2364
	L1I_total_cache_miss_rate = 0.0054
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 34380, Miss = 16741, Miss_rate = 0.487, Pending_hits = 2910, Reservation_fails = 40613
	L1D_cache_core[1]: Access = 37629, Miss = 18228, Miss_rate = 0.484, Pending_hits = 2943, Reservation_fails = 40665
	L1D_cache_core[2]: Access = 37142, Miss = 18228, Miss_rate = 0.491, Pending_hits = 2932, Reservation_fails = 32686
	L1D_cache_core[3]: Access = 36961, Miss = 18759, Miss_rate = 0.508, Pending_hits = 2993, Reservation_fails = 48002
	L1D_cache_core[4]: Access = 46350, Miss = 23347, Miss_rate = 0.504, Pending_hits = 3881, Reservation_fails = 62965
	L1D_cache_core[5]: Access = 48069, Miss = 23986, Miss_rate = 0.499, Pending_hits = 3817, Reservation_fails = 65939
	L1D_cache_core[6]: Access = 47280, Miss = 23763, Miss_rate = 0.503, Pending_hits = 3914, Reservation_fails = 61680
	L1D_cache_core[7]: Access = 45581, Miss = 22982, Miss_rate = 0.504, Pending_hits = 3890, Reservation_fails = 65202
	L1D_cache_core[8]: Access = 45739, Miss = 23500, Miss_rate = 0.514, Pending_hits = 3810, Reservation_fails = 69476
	L1D_cache_core[9]: Access = 45248, Miss = 22829, Miss_rate = 0.505, Pending_hits = 3886, Reservation_fails = 71892
	L1D_cache_core[10]: Access = 45354, Miss = 22905, Miss_rate = 0.505, Pending_hits = 3841, Reservation_fails = 58491
	L1D_cache_core[11]: Access = 47066, Miss = 23615, Miss_rate = 0.502, Pending_hits = 4010, Reservation_fails = 59006
	L1D_cache_core[12]: Access = 47454, Miss = 23342, Miss_rate = 0.492, Pending_hits = 3845, Reservation_fails = 64313
	L1D_cache_core[13]: Access = 49851, Miss = 25180, Miss_rate = 0.505, Pending_hits = 3747, Reservation_fails = 65265
	L1D_cache_core[14]: Access = 45952, Miss = 22265, Miss_rate = 0.485, Pending_hits = 3915, Reservation_fails = 62781
	L1D_total_cache_accesses = 660056
	L1D_total_cache_misses = 329670
	L1D_total_cache_miss_rate = 0.4995
	L1D_total_cache_pending_hits = 54334
	L1D_total_cache_reservation_fails = 868976
	L1D_cache_data_port_util = 0.084
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 12274
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0365
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 272704
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 51671
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 35210
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 257783
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 11826
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 3348
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 294460
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 611193
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 438730
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2364
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
5526, 5526, 5526, 5526, 5526, 5526, 979, 979, 651, 651, 510, 510, 510, 510, 475, 475, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 158, 
gpgpu_n_tot_thrd_icount = 25527296
gpgpu_n_tot_w_icount = 797728
gpgpu_n_stall_shd_mem = 1303247
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 35209
gpgpu_n_mem_write_global = 300471
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 3915108
gpgpu_n_store_insn = 1973226
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 311410
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1303247
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1738409	W0_Idle:459886	W0_Scoreboard:3570019	W1:58024	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:42	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:615276
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 281672 {8:35209,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 19985848 {40:168126,72:74033,136:58312,}
traffic_breakdown_coretomem[INST_ACC_R] = 1352 {8:169,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 4788424 {136:35209,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2403768 {8:300471,}
traffic_breakdown_memtocore[INST_ACC_R] = 22984 {136:169,}
maxmrqlatency = 225 
maxdqlatency = 0 
maxmflatency = 837 
averagemflatency = 201 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 538946 
mrq_lat_table:4818 	693 	1109 	570 	664 	536 	296 	77 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	309050 	26155 	490 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	22279 	39940 	104677 	160934 	7954 	78 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	14101 	17644 	3347 	128 	4 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	129609 	1149 	5101 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1014 	52 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54         4        11        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54         3        11        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54        14        13        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54        17        16        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54        10        13        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54         8        15        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:     63554     63602     58392     64480    118967    121888     59283     65344     58351     63517     46247     58357     63525     59316     64454     59266 
dram[1]:     59329     65364     64513     58402    119222    122212     63567     59344     59232     58359     46204     45243     63536     64509     58394     64459 
dram[2]:     64428     58428     63557     59329    120692    122579     63541     59274     64442     64470     57449     57404     58392     65348     58347     63531 
dram[3]:     63532     59329     64481     64513    121066    122962     58382     65353     58366     63531     57437     45322     63587     63535     64460     58394 
dram[4]:     58423     65352     58394     63556    121502    123264     59274     64423     59281     58373     57404     45252     64448     59316     64460     64512 
dram[5]:     59330     64442     64513     63558    121736    123638     63569     59332     64458     58360     46212     57439     58409     64428     58352     63537 
average row accesses per activate:
dram[0]: 14.571428 14.428572 17.500000 17.500000 18.571428 16.000000 13.285714 13.285714  3.875000  3.600000  3.950000  4.941176 11.750000 11.875000  9.500000  8.545455 
dram[1]: 12.625000 14.571428 17.666666 17.333334 16.125000 15.875000 13.428572 12.857142  3.750000  3.555556  4.555555  5.333333 11.750000 12.000000  9.600000 11.375000 
dram[2]: 12.625000 14.285714 17.666666 17.333334 15.875000 16.500000 13.428572 12.714286  3.500000  3.090909  3.809524  4.050000 12.000000 12.000000  9.800000  9.500000 
dram[3]: 12.750000 16.666666 17.500000 17.500000 15.750000 16.250000 13.142858 12.857142  3.166667  3.600000  5.000000  4.470588 11.750000 11.875000 10.333333 11.750000 
dram[4]: 14.000000 16.500000 17.666666 17.666666 15.875000 16.500000 13.142858 12.714286  2.769231  3.500000  3.565217  4.750000 11.625000 12.000000  9.500000 12.000000 
dram[5]: 16.666666 14.428572 17.500000 17.500000 15.875000 18.857143 13.571428 12.428572  3.600000  3.272727  4.882353  4.500000 11.500000 11.875000  9.300000 11.750000 
average row locality = 8763/882 = 9.935374
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:        78        75        73        73        84        82        61        63        29        32        67        70        92        93        84        86 
dram[1]:        77        76        74        72        82        81        64        60        28        29        67        72        91        93        86        82 
dram[2]:        77        74        74        72        81        84        64        59        31        30        66        72        92        93        86        83 
dram[3]:        78        74        73        73        80        82        62        60        34        32        67        67        92        93        84        83 
dram[4]:        74        73        74        74        81        83        62        61        32        31        70        67        91        93        86        84 
dram[5]:        74        75        73        73        81        84        65        59        32        32        70        68        90        93        85        84 
total reads: 6822
bank skew: 93/28 = 3.32
chip skew: 1142/1134 = 1.01
number of total write accesses:
dram[0]:        24        26        32        32        46        46        32        30         2         4        12        15         2         2        11         8 
dram[1]:        24        26        32        32        47        46        30        30         2         3        15         8         3         3        10         9 
dram[2]:        24        26        32        32        46        48        30        30         4         4        14         9         4         3        12        12 
dram[3]:        24        26        32        32        46        48        30        30         4         4        13         9         2         2         9        11 
dram[4]:        24        26        32        32        46        49        30        28         4         4        13         9         2         3         9        12 
dram[5]:        26        26        32        32        46        48        30        28         4         4        14        13         2         2         8        10 
total reads: 1944
bank skew: 49/2 = 24.50
chip skew: 330/320 = 1.03
average mf latency per bank:
dram[0]:       1096      1323      1173      1175       578       593       175       180      5146      2793     57349     56333      2611      1998      1243      1348
dram[1]:       1089      1264      1191      1201       578       592       182       180      5840      2431     55283     58817      3065      1960      1340      1114
dram[2]:       1198      1045      1161      1172      1457       563       185       177      5621      2962     57208     57301      1728      2407      1263       951
dram[3]:       1273      1124      1178      1173       596       512       185       958      5838      5492     60202     66376      1950      2726      1436       993
dram[4]:       1159      1250      1208      1171       592       506       180       184      4424      6047     67875     62586      2791      1850      1166       915
dram[5]:       1139      1215      1220      1174       580       512       181       181      2526      5965     64229     52854      2919      2175      1100      1200
maximum mf latency per bank:
dram[0]:        619       473       345       375       382       394       340       321       345       389       712       727       728       663       837       668
dram[1]:        370       493       375       387       374       454       341       331       363       383       612       622       642       612       539       596
dram[2]:        574       443       381       381       360       407       314       327       388       442       567       629       549       614       609       596
dram[3]:        442       387       365       374       353       349       336       334       460       374       632       601       545       661       488       541
dram[4]:        397       409       390       363       396       357       322       332       400       368       559       593       593       595       702       546
dram[5]:        460       432       393       367       375       374       314       335       359       478       634       600       561       586       701       534

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=410367 n_nop=407161 n_act=147 n_pre=131 n_req=1466 n_rd=2284 n_write=644 bw_util=0.01427
n_activity=12885 dram_eff=0.4545
bk0: 156a 409328i bk1: 150a 409267i bk2: 146a 409205i bk3: 146a 409126i bk4: 168a 408959i bk5: 164a 408837i bk6: 122a 409469i bk7: 126a 409433i bk8: 58a 410154i bk9: 64a 410087i bk10: 134a 409715i bk11: 140a 409588i bk12: 184a 409687i bk13: 186a 409600i bk14: 168a 409626i bk15: 172a 409557i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0269101
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=410367 n_nop=407193 n_act=141 n_pre=125 n_req=1454 n_rd=2268 n_write=640 bw_util=0.01417
n_activity=12722 dram_eff=0.4572
bk0: 154a 409303i bk1: 152a 409270i bk2: 148a 409053i bk3: 144a 409076i bk4: 164a 408921i bk5: 162a 408843i bk6: 128a 409439i bk7: 120a 409419i bk8: 56a 410170i bk9: 58a 410131i bk10: 134a 409650i bk11: 144a 409718i bk12: 182a 409602i bk13: 186a 409600i bk14: 172a 409550i bk15: 164a 409538i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0310332
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=410367 n_nop=407137 n_act=155 n_pre=139 n_req=1468 n_rd=2276 n_write=660 bw_util=0.01431
n_activity=12914 dram_eff=0.4547
bk0: 154a 409281i bk1: 148a 409269i bk2: 148a 409148i bk3: 144a 409124i bk4: 162a 408912i bk5: 168a 408914i bk6: 128a 409396i bk7: 118a 409410i bk8: 62a 410120i bk9: 60a 410057i bk10: 132a 409710i bk11: 144a 409756i bk12: 184a 409690i bk13: 186a 409695i bk14: 172a 409642i bk15: 166a 409435i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0256965
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=410367 n_nop=407183 n_act=144 n_pre=128 n_req=1456 n_rd=2268 n_write=644 bw_util=0.01419
n_activity=12745 dram_eff=0.457
bk0: 156a 409482i bk1: 148a 409264i bk2: 146a 409127i bk3: 146a 409065i bk4: 160a 408843i bk5: 164a 408921i bk6: 124a 409396i bk7: 120a 409478i bk8: 68a 410129i bk9: 64a 410038i bk10: 134a 409754i bk11: 134a 409649i bk12: 184a 409627i bk13: 186a 409630i bk14: 168a 409678i bk15: 166a 409510i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=15 avg=0.0249923
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x8025d080, atomic=0 1 entries : 0x7ff997790490 :  mf: uid=1984341, sid08:w11, part=4, addr=0x8025d080, load , size=128, unknown  status = IN_PARTITION_DRAM (538946), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=410367 n_nop=407165 n_act=151 n_pre=135 n_req=1459 n_rd=2272 n_write=644 bw_util=0.01421
n_activity=12920 dram_eff=0.4514
bk0: 148a 409421i bk1: 146a 409317i bk2: 148a 409204i bk3: 148a 409122i bk4: 162a 408853i bk5: 166a 408907i bk6: 124a 409534i bk7: 122a 409546i bk8: 64a 410097i bk9: 62a 410093i bk10: 140a 409703i bk11: 134a 409650i bk12: 182a 409634i bk13: 186a 409527i bk14: 172a 409674i bk15: 168a 409500i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0277581
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x8025d180, atomic=0 1 entries : 0x7ff9803bab00 :  mf: uid=1984343, sid08:w13, part=5, addr=0x8025d180, load , size=128, unknown  status = IN_PARTITION_DRAM (538946), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=410367 n_nop=407172 n_act=144 n_pre=128 n_req=1463 n_rd=2275 n_write=648 bw_util=0.01425
n_activity=12911 dram_eff=0.4528
bk0: 148a 409299i bk1: 150a 409261i bk2: 146a 409212i bk3: 146a 409149i bk4: 162a 408926i bk5: 168a 408934i bk6: 130a 409510i bk7: 118a 409500i bk8: 64a 410064i bk9: 64a 410121i bk10: 139a 409739i bk11: 136a 409697i bk12: 180a 409834i bk13: 186a 409694i bk14: 170a 409653i bk15: 168a 409486i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=13 avg=0.0227942

========= L2 cache stats =========
L2_cache_bank[0]: Access = 27444, Miss = 568, Miss_rate = 0.021, Pending_hits = 407, Reservation_fails = 2573
L2_cache_bank[1]: Access = 28055, Miss = 574, Miss_rate = 0.020, Pending_hits = 411, Reservation_fails = 2256
L2_cache_bank[2]: Access = 27606, Miss = 569, Miss_rate = 0.021, Pending_hits = 410, Reservation_fails = 2336
L2_cache_bank[3]: Access = 27256, Miss = 565, Miss_rate = 0.021, Pending_hits = 408, Reservation_fails = 2262
L2_cache_bank[4]: Access = 27206, Miss = 571, Miss_rate = 0.021, Pending_hits = 424, Reservation_fails = 1845
L2_cache_bank[5]: Access = 26066, Miss = 567, Miss_rate = 0.022, Pending_hits = 406, Reservation_fails = 1941
L2_cache_bank[6]: Access = 27393, Miss = 570, Miss_rate = 0.021, Pending_hits = 409, Reservation_fails = 1567
L2_cache_bank[7]: Access = 28866, Miss = 564, Miss_rate = 0.020, Pending_hits = 398, Reservation_fails = 2126
L2_cache_bank[8]: Access = 31862, Miss = 570, Miss_rate = 0.018, Pending_hits = 400, Reservation_fails = 1955
L2_cache_bank[9]: Access = 27344, Miss = 566, Miss_rate = 0.021, Pending_hits = 383, Reservation_fails = 1760
L2_cache_bank[10]: Access = 30858, Miss = 570, Miss_rate = 0.018, Pending_hits = 400, Reservation_fails = 1965
L2_cache_bank[11]: Access = 25908, Miss = 568, Miss_rate = 0.022, Pending_hits = 394, Reservation_fails = 2139
L2_total_cache_accesses = 335864
L2_total_cache_misses = 6822
L2_total_cache_miss_rate = 0.0203
L2_total_cache_pending_hits = 4850
L2_total_cache_reservation_fails = 24725
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 25316
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 4809
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 5084
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23638
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 298759
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1712
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1087
L2_cache_data_port_util = 0.100
L2_cache_fill_port_util = 0.004

icnt_total_pkts_mem_to_simt=477406
icnt_total_pkts_simt_to_mem=885304
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.11765
	minimum = 6
	maximum = 23
Network latency average = 9.10784
	minimum = 6
	maximum = 23
Slowest packet = 671667
Flit latency average = 7.76144
	minimum = 6
	maximum = 19
Slowest flit = 1362509
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00252357
	minimum = 0 (at node 0)
	maximum = 0.0340681 (at node 8)
Accepted packet rate average = 0.00252357
	minimum = 0 (at node 0)
	maximum = 0.0340681 (at node 8)
Injected flit rate average = 0.0075707
	minimum = 0 (at node 0)
	maximum = 0.0768203 (at node 8)
Accepted flit rate average= 0.0075707
	minimum = 0 (at node 0)
	maximum = 0.127589 (at node 8)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3032 (17 samples)
	minimum = 6 (17 samples)
	maximum = 92.9412 (17 samples)
Network latency average = 11.7424 (17 samples)
	minimum = 6 (17 samples)
	maximum = 84.2353 (17 samples)
Flit latency average = 10.763 (17 samples)
	minimum = 6 (17 samples)
	maximum = 81 (17 samples)
Fragmentation average = 0.00727396 (17 samples)
	minimum = 0 (17 samples)
	maximum = 29.2353 (17 samples)
Injected packet rate average = 0.028267 (17 samples)
	minimum = 0.0155825 (17 samples)
	maximum = 0.0530431 (17 samples)
Accepted packet rate average = 0.028267 (17 samples)
	minimum = 0.0155825 (17 samples)
	maximum = 0.0530431 (17 samples)
Injected flit rate average = 0.0646729 (17 samples)
	minimum = 0.0343806 (17 samples)
	maximum = 0.14458 (17 samples)
Accepted flit rate average = 0.0646729 (17 samples)
	minimum = 0.030208 (17 samples)
	maximum = 0.132275 (17 samples)
Injected packet size average = 2.28793 (17 samples)
Accepted packet size average = 2.28793 (17 samples)
Hops average = 1 (17 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 5 min, 34 sec (334 sec)
gpgpu_simulation_rate = 62119 (inst/sec)
gpgpu_simulation_rate = 1613 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (25,16,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,538947)
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,538947)
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,538947)
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,538947)
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,538947)
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,538947)
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,538947)
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,538947)
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,538947)
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,538947)
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,538947)
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,538947)
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,538947)
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,538947)
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,538947)
GPGPU-Sim PTX: 21100000 instructions simulated : ctaid=(7,0,0) tid=(25,24,0)
GPGPU-Sim PTX: 21200000 instructions simulated : ctaid=(4,0,0) tid=(25,10,0)
GPGPU-Sim PTX: 21300000 instructions simulated : ctaid=(0,0,0) tid=(25,0,0)
GPGPU-Sim PTX: 21400000 instructions simulated : ctaid=(2,0,0) tid=(25,5,0)
GPGPU-Sim uArch: cycles simulated: 539447  inst.: 21152205 (ipc=808.5) sim_rate=62766 (inst/sec) elapsed = 0:0:05:37 / Sat Jul 28 12:23:42 2018
GPGPU-Sim PTX: 21500000 instructions simulated : ctaid=(3,0,0) tid=(25,12,0)
GPGPU-Sim PTX: 21600000 instructions simulated : ctaid=(10,0,0) tid=(25,3,0)
GPGPU-Sim uArch: cycles simulated: 539947  inst.: 21290957 (ipc=543.0) sim_rate=62990 (inst/sec) elapsed = 0:0:05:38 / Sat Jul 28 12:23:43 2018
GPGPU-Sim PTX: 21700000 instructions simulated : ctaid=(5,0,0) tid=(25,29,0)
GPGPU-Sim PTX: 21800000 instructions simulated : ctaid=(10,0,0) tid=(25,29,0)
GPGPU-Sim uArch: cycles simulated: 540447  inst.: 21510669 (ipc=508.5) sim_rate=63453 (inst/sec) elapsed = 0:0:05:39 / Sat Jul 28 12:23:44 2018
GPGPU-Sim PTX: 21900000 instructions simulated : ctaid=(0,0,0) tid=(25,20,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1767,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1768,538947)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1812,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1813,538947)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1814,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1815,538947)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1817,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1818,538947)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1859,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1860,538947)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1867,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1868,538947)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1880,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1881,538947)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1884,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1885,538947)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1918,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1919,538947)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1931,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1932,538947)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1963,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1964,538947)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1986,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1987,538947)
GPGPU-Sim uArch: cycles simulated: 540947  inst.: 21637653 (ipc=444.9) sim_rate=63453 (inst/sec) elapsed = 0:0:05:41 / Sat Jul 28 12:23:46 2018
GPGPU-Sim PTX: 22000000 instructions simulated : ctaid=(0,1,0) tid=(17,9,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (2055,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(2056,538947)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (2061,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (2061,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(2062,538947)
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(2062,538947)
GPGPU-Sim PTX: 22100000 instructions simulated : ctaid=(1,1,0) tid=(9,1,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (2214,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(2215,538947)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2221,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(2222,538947)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (2224,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(2225,538947)
GPGPU-Sim PTX: 22200000 instructions simulated : ctaid=(7,1,0) tid=(25,1,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (2276,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(2277,538947)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (2290,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (2290,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(2291,538947)
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(2291,538947)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (2291,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(2292,538947)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (2326,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(2327,538947)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (2337,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(2338,538947)
GPGPU-Sim PTX: 22300000 instructions simulated : ctaid=(8,1,0) tid=(25,6,0)
GPGPU-Sim uArch: cycles simulated: 541447  inst.: 22023549 (ipc=510.2) sim_rate=64208 (inst/sec) elapsed = 0:0:05:43 / Sat Jul 28 12:23:48 2018
GPGPU-Sim PTX: 22400000 instructions simulated : ctaid=(2,1,0) tid=(21,5,0)
GPGPU-Sim PTX: 22500000 instructions simulated : ctaid=(2,1,0) tid=(21,13,0)
GPGPU-Sim PTX: 22600000 instructions simulated : ctaid=(1,1,0) tid=(13,30,0)
GPGPU-Sim PTX: 22700000 instructions simulated : ctaid=(4,1,0) tid=(17,15,0)
GPGPU-Sim uArch: cycles simulated: 541947  inst.: 22335313 (ipc=529.1) sim_rate=64740 (inst/sec) elapsed = 0:0:05:45 / Sat Jul 28 12:23:50 2018
GPGPU-Sim PTX: 22800000 instructions simulated : ctaid=(1,1,0) tid=(25,15,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3246,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(3247,538947)
GPGPU-Sim PTX: 22900000 instructions simulated : ctaid=(13,1,0) tid=(25,16,0)
GPGPU-Sim uArch: cycles simulated: 542447  inst.: 22531757 (ipc=509.7) sim_rate=65120 (inst/sec) elapsed = 0:0:05:46 / Sat Jul 28 12:23:51 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (3812,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(3813,538947)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (3819,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(3820,538947)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (3821,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(3822,538947)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (3868,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(3869,538947)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (3878,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(3879,538947)
GPGPU-Sim PTX: 23000000 instructions simulated : ctaid=(19,1,0) tid=(25,14,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (3919,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(3920,538947)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (3925,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(3926,538947)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3927,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(3928,538947)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3945,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(3946,538947)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (3951,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(3952,538947)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (3966,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(3967,538947)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (3975,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(3976,538947)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (3984,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(3985,538947)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3990,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(3991,538947)
GPGPU-Sim uArch: cycles simulated: 542947  inst.: 22656237 (ipc=477.1) sim_rate=65291 (inst/sec) elapsed = 0:0:05:47 / Sat Jul 28 12:23:52 2018
GPGPU-Sim PTX: 23100000 instructions simulated : ctaid=(22,1,0) tid=(17,16,0)
GPGPU-Sim PTX: 23200000 instructions simulated : ctaid=(17,1,0) tid=(29,23,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (4227,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(4228,538947)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (4231,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(4232,538947)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (4282,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(4283,538947)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (4289,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(4290,538947)
GPGPU-Sim PTX: 23300000 instructions simulated : ctaid=(21,1,0) tid=(9,25,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (4312,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(4313,538947)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (4331,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(4332,538947)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4338,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(4339,538947)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (4359,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(4360,538947)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (4365,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(4366,538947)
GPGPU-Sim PTX: 23400000 instructions simulated : ctaid=(7,2,0) tid=(5,3,0)
GPGPU-Sim uArch: cycles simulated: 543447  inst.: 23038685 (ipc=509.1) sim_rate=65824 (inst/sec) elapsed = 0:0:05:50 / Sat Jul 28 12:23:55 2018
GPGPU-Sim PTX: 23500000 instructions simulated : ctaid=(4,2,0) tid=(9,2,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (4714,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(4715,538947)
GPGPU-Sim PTX: 23600000 instructions simulated : ctaid=(7,2,0) tid=(5,13,0)
GPGPU-Sim PTX: 23700000 instructions simulated : ctaid=(9,2,0) tid=(21,18,0)
GPGPU-Sim uArch: cycles simulated: 543947  inst.: 23342689 (ipc=518.9) sim_rate=66503 (inst/sec) elapsed = 0:0:05:51 / Sat Jul 28 12:23:56 2018
GPGPU-Sim PTX: 23800000 instructions simulated : ctaid=(0,2,0) tid=(13,24,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (5219,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(5220,538947)
GPGPU-Sim PTX: 23900000 instructions simulated : ctaid=(4,2,0) tid=(25,19,0)
GPGPU-Sim PTX: 24000000 instructions simulated : ctaid=(12,2,0) tid=(25,12,0)
GPGPU-Sim uArch: cycles simulated: 544447  inst.: 23572877 (ipc=513.6) sim_rate=66778 (inst/sec) elapsed = 0:0:05:53 / Sat Jul 28 12:23:58 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (5852,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(5853,538947)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (5903,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(5904,538947)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (5946,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (5946,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(5947,538947)
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(5947,538947)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (5948,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(5949,538947)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5955,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(5956,538947)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (5956,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(5957,538947)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (5960,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(5961,538947)
GPGPU-Sim PTX: 24100000 instructions simulated : ctaid=(18,2,0) tid=(25,19,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (5974,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(5975,538947)
GPGPU-Sim uArch: cycles simulated: 544947  inst.: 23670797 (ipc=487.1) sim_rate=66866 (inst/sec) elapsed = 0:0:05:54 / Sat Jul 28 12:23:59 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6004,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6005,538947)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6006,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(6007,538947)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (6010,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(6011,538947)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (6026,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(6027,538947)
GPGPU-Sim PTX: 24200000 instructions simulated : ctaid=(23,2,0) tid=(9,16,0)
GPGPU-Sim PTX: 24300000 instructions simulated : ctaid=(14,2,0) tid=(5,16,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (6307,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(6308,538947)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (6350,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(6351,538947)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (6357,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(6358,538947)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (6362,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(6363,538947)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (6366,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(6367,538947)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (6370,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(6371,538947)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (6371,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (6371,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(6372,538947)
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(6372,538947)
GPGPU-Sim PTX: 24400000 instructions simulated : ctaid=(1,3,0) tid=(13,6,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (6395,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(6396,538947)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (6421,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(6422,538947)
GPGPU-Sim uArch: cycles simulated: 545447  inst.: 24028049 (ipc=504.6) sim_rate=67494 (inst/sec) elapsed = 0:0:05:56 / Sat Jul 28 12:24:01 2018
GPGPU-Sim PTX: 24500000 instructions simulated : ctaid=(8,3,0) tid=(25,14,0)
GPGPU-Sim PTX: 24600000 instructions simulated : ctaid=(3,3,0) tid=(9,13,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (6760,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(6761,538947)
GPGPU-Sim PTX: 24700000 instructions simulated : ctaid=(9,3,0) tid=(25,9,0)
GPGPU-Sim PTX: 24800000 instructions simulated : ctaid=(13,3,0) tid=(5,5,0)
GPGPU-Sim uArch: cycles simulated: 545947  inst.: 24350377 (ipc=514.6) sim_rate=68017 (inst/sec) elapsed = 0:0:05:58 / Sat Jul 28 12:24:03 2018
GPGPU-Sim PTX: 24900000 instructions simulated : ctaid=(12,3,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (7168,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(7169,538947)
GPGPU-Sim PTX: 25000000 instructions simulated : ctaid=(11,3,0) tid=(25,25,0)
GPGPU-Sim uArch: cycles simulated: 546447  inst.: 24597453 (ipc=513.3) sim_rate=68516 (inst/sec) elapsed = 0:0:05:59 / Sat Jul 28 12:24:04 2018
GPGPU-Sim PTX: 25100000 instructions simulated : ctaid=(3,3,0) tid=(25,25,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (7825,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(7826,538947)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (7854,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(7855,538947)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (7860,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(7861,538947)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7870,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(7871,538947)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (7878,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(7879,538947)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (7924,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(7925,538947)
GPGPU-Sim PTX: 25200000 instructions simulated : ctaid=(14,3,0) tid=(25,22,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (7956,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(7957,538947)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (7974,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(7975,538947)
GPGPU-Sim uArch: cycles simulated: 546947  inst.: 24737997 (ipc=498.8) sim_rate=68526 (inst/sec) elapsed = 0:0:06:01 / Sat Jul 28 12:24:06 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8019,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8020,538947)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8036,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8037,538947)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (8062,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(8063,538947)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8067,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(8068,538947)
GPGPU-Sim PTX: 25300000 instructions simulated : ctaid=(0,4,0) tid=(25,31,0)
GPGPU-Sim PTX: 25400000 instructions simulated : ctaid=(22,3,0) tid=(1,22,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (8270,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(8271,538947)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (8275,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(8276,538947)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (8279,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(8280,538947)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (8280,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(8281,538947)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8289,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(8290,538947)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (8294,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(8295,538947)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (8344,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(8345,538947)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (8376,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(8377,538947)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (8386,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(8387,538947)
GPGPU-Sim PTX: 25500000 instructions simulated : ctaid=(5,4,0) tid=(25,16,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (8434,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(8435,538947)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (8446,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(8447,538947)
GPGPU-Sim uArch: cycles simulated: 547447  inst.: 25079845 (ipc=509.6) sim_rate=69090 (inst/sec) elapsed = 0:0:06:03 / Sat Jul 28 12:24:08 2018
GPGPU-Sim PTX: 25600000 instructions simulated : ctaid=(12,4,0) tid=(5,17,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (8614,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(8615,538947)
GPGPU-Sim PTX: 25700000 instructions simulated : ctaid=(3,4,0) tid=(25,12,0)
GPGPU-Sim PTX: 25800000 instructions simulated : ctaid=(9,4,0) tid=(13,1,0)
GPGPU-Sim PTX: 25900000 instructions simulated : ctaid=(3,4,0) tid=(17,21,0)
GPGPU-Sim uArch: cycles simulated: 547947  inst.: 25421325 (ipc=519.3) sim_rate=69647 (inst/sec) elapsed = 0:0:06:05 / Sat Jul 28 12:24:10 2018
GPGPU-Sim PTX: 26000000 instructions simulated : ctaid=(13,4,0) tid=(25,14,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (9168,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(9169,538947)
GPGPU-Sim PTX: 26100000 instructions simulated : ctaid=(10,4,0) tid=(25,23,0)
GPGPU-Sim uArch: cycles simulated: 548447  inst.: 25657997 (ipc=516.8) sim_rate=70103 (inst/sec) elapsed = 0:0:06:06 / Sat Jul 28 12:24:11 2018
GPGPU-Sim PTX: 26200000 instructions simulated : ctaid=(10,4,0) tid=(25,16,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (9694,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(9695,538947)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (9773,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(9774,538947)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (9829,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(9830,538947)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (9847,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(9848,538947)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (9849,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(9850,538947)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (9884,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(9885,538947)
GPGPU-Sim PTX: 26300000 instructions simulated : ctaid=(17,4,0) tid=(21,22,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (9901,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(9902,538947)
GPGPU-Sim uArch: cycles simulated: 548947  inst.: 25809841 (ipc=506.2) sim_rate=70135 (inst/sec) elapsed = 0:0:06:08 / Sat Jul 28 12:24:13 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10004,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10005,538947)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10055,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(10056,538947)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10064,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(10065,538947)
GPGPU-Sim PTX: 26400000 instructions simulated : ctaid=(15,4,0) tid=(17,9,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (10099,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(10100,538947)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (10100,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(10101,538947)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (10159,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(10160,538947)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (10175,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(10176,538947)
GPGPU-Sim PTX: 26500000 instructions simulated : ctaid=(0,5,0) tid=(1,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (10242,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(10243,538947)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (10260,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(10261,538947)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (10262,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(10263,538947)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (10269,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(10270,538947)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (10300,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(10301,538947)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (10307,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(10308,538947)
GPGPU-Sim PTX: 26600000 instructions simulated : ctaid=(7,5,0) tid=(13,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (10419,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(10420,538947)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (10472,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(10473,538947)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (10481,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(10482,538947)
GPGPU-Sim PTX: 26700000 instructions simulated : ctaid=(8,5,0) tid=(29,5,0)
GPGPU-Sim uArch: cycles simulated: 549447  inst.: 26149397 (ipc=514.4) sim_rate=70865 (inst/sec) elapsed = 0:0:06:09 / Sat Jul 28 12:24:14 2018
GPGPU-Sim PTX: 26800000 instructions simulated : ctaid=(10,5,0) tid=(25,1,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (10639,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(10640,538947)
GPGPU-Sim PTX: 26900000 instructions simulated : ctaid=(0,5,0) tid=(17,17,0)
GPGPU-Sim PTX: 27000000 instructions simulated : ctaid=(3,5,0) tid=(25,18,0)
GPGPU-Sim uArch: cycles simulated: 549947  inst.: 26473741 (ipc=520.5) sim_rate=71357 (inst/sec) elapsed = 0:0:06:11 / Sat Jul 28 12:24:16 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (11062,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(11063,538947)
GPGPU-Sim PTX: 27100000 instructions simulated : ctaid=(0,5,0) tid=(25,25,0)
GPGPU-Sim PTX: 27200000 instructions simulated : ctaid=(9,5,0) tid=(25,30,0)
GPGPU-Sim PTX: 27300000 instructions simulated : ctaid=(3,5,0) tid=(25,24,0)
GPGPU-Sim uArch: cycles simulated: 550447  inst.: 26723213 (ipc=519.6) sim_rate=71836 (inst/sec) elapsed = 0:0:06:12 / Sat Jul 28 12:24:17 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (11726,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(11727,538947)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (11771,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(11772,538947)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (11798,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(11799,538947)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (11832,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(11833,538947)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (11844,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(11845,538947)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (11858,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(11859,538947)
GPGPU-Sim PTX: 27400000 instructions simulated : ctaid=(15,5,0) tid=(25,13,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (11874,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(11875,538947)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (11894,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(11895,538947)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (11903,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(11904,538947)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (11953,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(11954,538947)
GPGPU-Sim uArch: cycles simulated: 550947  inst.: 26879973 (ipc=511.0) sim_rate=72064 (inst/sec) elapsed = 0:0:06:13 / Sat Jul 28 12:24:18 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (12029,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(12030,538947)
GPGPU-Sim PTX: 27500000 instructions simulated : ctaid=(22,5,0) tid=(1,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (12043,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(12044,538947)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (12126,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(12127,538947)
GPGPU-Sim PTX: 27600000 instructions simulated : ctaid=(1,6,0) tid=(13,16,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (12195,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(12196,538947)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (12208,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(12209,538947)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (12246,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(12247,538947)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (12258,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(12259,538947)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (12262,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(12263,538947)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (12284,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(12285,538947)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (12289,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(12290,538947)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (12313,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(12314,538947)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (12319,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(12320,538947)
GPGPU-Sim PTX: 27700000 instructions simulated : ctaid=(10,6,0) tid=(5,17,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (12363,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(12364,538947)
GPGPU-Sim PTX: 27800000 instructions simulated : ctaid=(12,6,0) tid=(5,20,0)
GPGPU-Sim uArch: cycles simulated: 551447  inst.: 27232477 (ipc=518.8) sim_rate=72619 (inst/sec) elapsed = 0:0:06:15 / Sat Jul 28 12:24:20 2018
GPGPU-Sim uArch: Shader 14 finished CTA #0 (12544,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(12545,538947)
GPGPU-Sim PTX: 27900000 instructions simulated : ctaid=(5,6,0) tid=(13,3,0)
GPGPU-Sim PTX: 28000000 instructions simulated : ctaid=(0,6,0) tid=(17,18,0)
GPGPU-Sim PTX: 28100000 instructions simulated : ctaid=(3,6,0) tid=(21,20,0)
GPGPU-Sim uArch: cycles simulated: 551947  inst.: 27566925 (ipc=524.5) sim_rate=73121 (inst/sec) elapsed = 0:0:06:17 / Sat Jul 28 12:24:22 2018
GPGPU-Sim PTX: 28200000 instructions simulated : ctaid=(8,6,0) tid=(25,23,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (13104,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(13105,538947)
GPGPU-Sim PTX: 28300000 instructions simulated : ctaid=(8,6,0) tid=(25,31,0)
GPGPU-Sim PTX: 28400000 instructions simulated : ctaid=(12,6,0) tid=(25,30,0)
GPGPU-Sim uArch: cycles simulated: 552447  inst.: 27786669 (ipc=521.4) sim_rate=73509 (inst/sec) elapsed = 0:0:06:18 / Sat Jul 28 12:24:23 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13614,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(13615,538947)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (13723,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(13724,538947)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (13764,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(13765,538947)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (13784,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(13785,538947)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (13808,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(13809,538947)
GPGPU-Sim PTX: 28500000 instructions simulated : ctaid=(18,6,0) tid=(13,29,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (13850,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(13851,538947)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (13860,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(13861,538947)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (13885,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(13886,538947)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (13934,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(13935,538947)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (13954,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(13955,538947)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (13964,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(13965,538947)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (13970,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(13971,538947)
GPGPU-Sim uArch: cycles simulated: 552947  inst.: 27952145 (ipc=514.6) sim_rate=73752 (inst/sec) elapsed = 0:0:06:19 / Sat Jul 28 12:24:24 2018
GPGPU-Sim PTX: 28600000 instructions simulated : ctaid=(21,6,0) tid=(13,4,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (14054,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(14055,538947)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (14111,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(14112,538947)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (14143,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(14144,538947)
GPGPU-Sim PTX: 28700000 instructions simulated : ctaid=(19,6,0) tid=(29,26,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (14179,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(14180,538947)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (14194,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(14195,538947)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (14233,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(14234,538947)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (14264,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(14265,538947)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (14274,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(14275,538947)
GPGPU-Sim PTX: 28800000 instructions simulated : ctaid=(8,7,0) tid=(25,17,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (14300,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(14301,538947)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (14348,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(14349,538947)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (14352,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(14353,538947)
GPGPU-Sim PTX: 28900000 instructions simulated : ctaid=(9,7,0) tid=(5,8,0)
GPGPU-Sim uArch: cycles simulated: 553447  inst.: 28314581 (ipc=521.8) sim_rate=74316 (inst/sec) elapsed = 0:0:06:21 / Sat Jul 28 12:24:26 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (14513,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(14514,538947)
GPGPU-Sim PTX: 29000000 instructions simulated : ctaid=(3,7,0) tid=(17,15,0)
GPGPU-Sim PTX: 29100000 instructions simulated : ctaid=(2,7,0) tid=(1,20,0)
GPGPU-Sim PTX: 29200000 instructions simulated : ctaid=(13,7,0) tid=(25,9,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (14961,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(14962,538947)
GPGPU-Sim PTX: 29300000 instructions simulated : ctaid=(7,7,0) tid=(25,5,0)
GPGPU-Sim uArch: cycles simulated: 553947  inst.: 28635501 (ipc=525.8) sim_rate=74962 (inst/sec) elapsed = 0:0:06:22 / Sat Jul 28 12:24:27 2018
GPGPU-Sim PTX: 29400000 instructions simulated : ctaid=(14,7,0) tid=(25,7,0)
GPGPU-Sim PTX: 29500000 instructions simulated : ctaid=(12,7,0) tid=(25,25,0)
GPGPU-Sim uArch: cycles simulated: 554447  inst.: 28845549 (ipc=522.4) sim_rate=75314 (inst/sec) elapsed = 0:0:06:23 / Sat Jul 28 12:24:28 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (15558,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(15559,538947)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (15706,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(15707,538947)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (15740,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(15741,538947)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (15755,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(15756,538947)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (15760,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(15761,538947)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (15796,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(15797,538947)
GPGPU-Sim PTX: 29600000 instructions simulated : ctaid=(10,7,0) tid=(29,29,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (15821,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(15822,538947)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (15853,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(15854,538947)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (15863,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(15864,538947)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (15868,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(15869,538947)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (15958,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(15959,538947)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (15972,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(15973,538947)
GPGPU-Sim PTX: 29700000 instructions simulated : ctaid=(16,7,0) tid=(13,26,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (15980,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(15981,538947)
GPGPU-Sim uArch: cycles simulated: 554947  inst.: 29026473 (ipc=517.4) sim_rate=75393 (inst/sec) elapsed = 0:0:06:25 / Sat Jul 28 12:24:30 2018
GPGPU-Sim PTX: 29800000 instructions simulated : ctaid=(19,7,0) tid=(13,28,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (16121,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(16122,538947)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (16150,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(16151,538947)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (16169,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(16170,538947)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (16174,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(16175,538947)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (16179,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(16180,538947)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (16221,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(16222,538947)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (16232,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(16233,538947)
GPGPU-Sim PTX: 29900000 instructions simulated : ctaid=(3,8,0) tid=(17,25,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (16264,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(16265,538947)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (16275,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(16276,538947)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (16283,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(16284,538947)
GPGPU-Sim PTX: 30000000 instructions simulated : ctaid=(4,8,0) tid=(1,10,0)
GPGPU-Sim uArch: cycles simulated: 555447  inst.: 29386173 (ipc=523.5) sim_rate=76129 (inst/sec) elapsed = 0:0:06:26 / Sat Jul 28 12:24:31 2018
GPGPU-Sim PTX: 30100000 instructions simulated : ctaid=(10,8,0) tid=(13,2,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (16516,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(16517,538947)
GPGPU-Sim PTX: 30200000 instructions simulated : ctaid=(10,8,0) tid=(13,7,0)
GPGPU-Sim PTX: 30300000 instructions simulated : ctaid=(7,8,0) tid=(25,29,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (16900,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(16901,538947)
GPGPU-Sim PTX: 30400000 instructions simulated : ctaid=(0,8,0) tid=(25,29,0)
GPGPU-Sim uArch: cycles simulated: 555947  inst.: 29688493 (ipc=525.9) sim_rate=76714 (inst/sec) elapsed = 0:0:06:27 / Sat Jul 28 12:24:32 2018
GPGPU-Sim PTX: 30500000 instructions simulated : ctaid=(14,8,0) tid=(25,0,0)
GPGPU-Sim PTX: 30600000 instructions simulated : ctaid=(14,8,0) tid=(25,27,0)
GPGPU-Sim uArch: cycles simulated: 556447  inst.: 29896525 (ipc=522.8) sim_rate=77052 (inst/sec) elapsed = 0:0:06:28 / Sat Jul 28 12:24:33 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (17718,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(17719,538947)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (17752,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(17753,538947)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (17756,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(17757,538947)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (17798,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(17799,538947)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (17820,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(17821,538947)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (17840,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(17841,538947)
GPGPU-Sim PTX: 30700000 instructions simulated : ctaid=(20,8,0) tid=(25,8,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (17861,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(17862,538947)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (17865,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(17866,538947)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (17899,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(17900,538947)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (17945,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(17946,538947)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (17955,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(17956,538947)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (17972,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(17973,538947)
GPGPU-Sim uArch: cycles simulated: 556947  inst.: 30047789 (ipc=516.7) sim_rate=77243 (inst/sec) elapsed = 0:0:06:29 / Sat Jul 28 12:24:34 2018
GPGPU-Sim PTX: 30800000 instructions simulated : ctaid=(17,8,0) tid=(13,16,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (18038,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(18039,538947)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (18048,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(18049,538947)
GPGPU-Sim PTX: 30900000 instructions simulated : ctaid=(2,9,0) tid=(21,15,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (18158,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(18159,538947)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (18164,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(18165,538947)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (18205,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(18206,538947)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (18235,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(18236,538947)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (18236,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(18237,538947)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (18263,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(18264,538947)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (18267,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(18268,538947)
GPGPU-Sim PTX: 31000000 instructions simulated : ctaid=(3,9,0) tid=(17,6,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (18320,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(18321,538947)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (18353,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(18354,538947)
GPGPU-Sim PTX: 31100000 instructions simulated : ctaid=(15,8,0) tid=(9,21,0)
GPGPU-Sim uArch: cycles simulated: 557447  inst.: 30416381 (ipc=522.6) sim_rate=77791 (inst/sec) elapsed = 0:0:06:31 / Sat Jul 28 12:24:36 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (18527,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(18528,538947)
GPGPU-Sim PTX: 31200000 instructions simulated : ctaid=(15,8,0) tid=(1,16,0)
GPGPU-Sim PTX: 31300000 instructions simulated : ctaid=(8,9,0) tid=(25,22,0)
GPGPU-Sim PTX: 31400000 instructions simulated : ctaid=(10,9,0) tid=(21,14,0)
GPGPU-Sim PTX: 31500000 instructions simulated : ctaid=(11,9,0) tid=(13,15,0)
GPGPU-Sim uArch: cycles simulated: 557947  inst.: 30739853 (ipc=525.9) sim_rate=78417 (inst/sec) elapsed = 0:0:06:32 / Sat Jul 28 12:24:37 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (19153,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(19154,538947)
GPGPU-Sim PTX: 31600000 instructions simulated : ctaid=(9,9,0) tid=(25,24,0)
GPGPU-Sim PTX: 31700000 instructions simulated : ctaid=(14,9,0) tid=(25,5,0)
GPGPU-Sim uArch: cycles simulated: 558447  inst.: 30935981 (ipc=522.5) sim_rate=78717 (inst/sec) elapsed = 0:0:06:33 / Sat Jul 28 12:24:38 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (19644,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(19645,538947)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (19719,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(19720,538947)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (19732,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(19733,538947)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (19742,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(19743,538947)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (19789,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(19790,538947)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (19792,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(19793,538947)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (19793,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(19794,538947)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (19808,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(19809,538947)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (19809,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(19810,538947)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (19817,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(19818,538947)
GPGPU-Sim PTX: 31800000 instructions simulated : ctaid=(22,9,0) tid=(25,15,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (19939,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(19940,538947)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (19948,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(19949,538947)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (19961,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(19962,538947)
GPGPU-Sim PTX: 31900000 instructions simulated : ctaid=(1,10,0) tid=(21,22,0)
GPGPU-Sim uArch: cycles simulated: 558947  inst.: 31133873 (ipc=519.3) sim_rate=79019 (inst/sec) elapsed = 0:0:06:34 / Sat Jul 28 12:24:39 2018
GPGPU-Sim PTX: 32000000 instructions simulated : ctaid=(20,9,0) tid=(13,23,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (20134,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(20135,538947)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (20145,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(20146,538947)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (20147,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(20148,538947)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (20163,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(20164,538947)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (20201,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(20202,538947)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (20203,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(20204,538947)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (20206,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(20207,538947)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (20218,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(20219,538947)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (20219,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(20220,538947)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (20228,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(20229,538947)
GPGPU-Sim PTX: 32100000 instructions simulated : ctaid=(7,10,0) tid=(5,18,0)
GPGPU-Sim PTX: 32200000 instructions simulated : ctaid=(9,10,0) tid=(1,6,0)
GPGPU-Sim uArch: cycles simulated: 559447  inst.: 31494121 (ipc=524.2) sim_rate=79530 (inst/sec) elapsed = 0:0:06:36 / Sat Jul 28 12:24:41 2018
GPGPU-Sim PTX: 32300000 instructions simulated : ctaid=(15,9,0) tid=(29,31,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (20575,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(20576,538947)
GPGPU-Sim PTX: 32400000 instructions simulated : ctaid=(1,10,0) tid=(1,15,0)
GPGPU-Sim PTX: 32500000 instructions simulated : ctaid=(11,10,0) tid=(9,13,0)
GPGPU-Sim PTX: 32600000 instructions simulated : ctaid=(1,10,0) tid=(25,29,0)
GPGPU-Sim uArch: cycles simulated: 559947  inst.: 31814989 (ipc=527.0) sim_rate=80138 (inst/sec) elapsed = 0:0:06:37 / Sat Jul 28 12:24:42 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (21030,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(21031,538947)
GPGPU-Sim PTX: 32700000 instructions simulated : ctaid=(9,10,0) tid=(25,25,0)
GPGPU-Sim PTX: 32800000 instructions simulated : ctaid=(13,10,0) tid=(25,24,0)
GPGPU-Sim uArch: cycles simulated: 560447  inst.: 31996269 (ipc=523.2) sim_rate=80191 (inst/sec) elapsed = 0:0:06:39 / Sat Jul 28 12:24:44 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (21665,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(21666,538947)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (21732,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(21733,538947)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (21738,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(21739,538947)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (21757,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(21758,538947)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (21768,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(21769,538947)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (21777,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(21778,538947)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (21781,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(21782,538947)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (21803,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(21804,538947)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (21804,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(21805,538947)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (21814,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(21815,538947)
GPGPU-Sim PTX: 32900000 instructions simulated : ctaid=(21,10,0) tid=(25,3,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (21839,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(21840,538947)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (21894,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(21895,538947)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (21904,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(21905,538947)
GPGPU-Sim PTX: 33000000 instructions simulated : ctaid=(2,11,0) tid=(17,18,0)
GPGPU-Sim uArch: cycles simulated: 560947  inst.: 32197989 (ipc=520.5) sim_rate=79501 (inst/sec) elapsed = 0:0:06:45 / Sat Jul 28 12:24:50 2018
GPGPU-Sim PTX: 33100000 instructions simulated : ctaid=(2,11,0) tid=(21,5,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (22142,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(22143,538947)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (22147,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(22148,538947)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (22174,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(22175,538947)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (22187,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(22188,538947)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (22191,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(22192,538947)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (22192,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (22192,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(22193,538947)
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(22193,538947)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (22212,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(22213,538947)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (22220,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(22221,538947)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (22228,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(22229,538947)
GPGPU-Sim PTX: 33200000 instructions simulated : ctaid=(7,11,0) tid=(1,14,0)
GPGPU-Sim PTX: 33300000 instructions simulated : ctaid=(7,11,0) tid=(25,2,0)
GPGPU-Sim uArch: cycles simulated: 561447  inst.: 32543793 (ipc=524.3) sim_rate=79960 (inst/sec) elapsed = 0:0:06:47 / Sat Jul 28 12:24:52 2018
GPGPU-Sim PTX: 33400000 instructions simulated : ctaid=(5,11,0) tid=(29,11,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (22560,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(22561,538947)
GPGPU-Sim PTX: 33500000 instructions simulated : ctaid=(0,11,0) tid=(9,18,0)
GPGPU-Sim PTX: 33600000 instructions simulated : ctaid=(10,11,0) tid=(25,14,0)
GPGPU-Sim PTX: 33700000 instructions simulated : ctaid=(13,11,0) tid=(25,0,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (22951,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(22952,538947)
GPGPU-Sim uArch: cycles simulated: 561947  inst.: 32876781 (ipc=527.3) sim_rate=79412 (inst/sec) elapsed = 0:0:06:54 / Sat Jul 28 12:24:59 2018
GPGPU-Sim PTX: 33800000 instructions simulated : ctaid=(2,11,0) tid=(25,20,0)
GPGPU-Sim PTX: 33900000 instructions simulated : ctaid=(5,11,0) tid=(25,20,0)
GPGPU-Sim uArch: cycles simulated: 562447  inst.: 33056205 (ipc=523.8) sim_rate=79271 (inst/sec) elapsed = 0:0:06:57 / Sat Jul 28 12:25:02 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (23505,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(23506,538947)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23549,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23550,538947)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (23673,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(23674,538947)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (23723,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(23724,538947)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (23735,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(23736,538947)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (23737,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(23738,538947)
GPGPU-Sim PTX: 34000000 instructions simulated : ctaid=(17,11,0) tid=(25,8,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (23803,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(23804,538947)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (23804,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(23805,538947)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (23825,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(23826,538947)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (23827,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(23828,538947)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (23832,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(23833,538947)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (23833,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (23833,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(23834,538947)
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(23834,538947)
GPGPU-Sim PTX: 34100000 instructions simulated : ctaid=(23,11,0) tid=(17,14,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (23962,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(23963,538947)
GPGPU-Sim uArch: cycles simulated: 562947  inst.: 33281709 (ipc=522.2) sim_rate=79242 (inst/sec) elapsed = 0:0:07:00 / Sat Jul 28 12:25:05 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (24046,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(24047,538947)
GPGPU-Sim PTX: 34200000 instructions simulated : ctaid=(2,12,0) tid=(13,10,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (24090,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(24091,538947)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (24116,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(24117,538947)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (24138,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(24139,538947)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (24151,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(24152,538947)
GPGPU-Sim PTX: 34300000 instructions simulated : ctaid=(15,11,0) tid=(13,23,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (24211,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(24212,538947)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (24212,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(24213,538947)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (24226,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(24227,538947)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (24231,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(24232,538947)
GPGPU-Sim PTX: 34400000 instructions simulated : ctaid=(11,12,0) tid=(1,14,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (24379,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(24380,538947)
GPGPU-Sim PTX: 34500000 instructions simulated : ctaid=(12,12,0) tid=(5,2,0)
GPGPU-Sim uArch: cycles simulated: 563447  inst.: 33629417 (ipc=525.8) sim_rate=79690 (inst/sec) elapsed = 0:0:07:02 / Sat Jul 28 12:25:07 2018
GPGPU-Sim PTX: 34600000 instructions simulated : ctaid=(8,12,0) tid=(9,22,0)
GPGPU-Sim PTX: 34700000 instructions simulated : ctaid=(1,12,0) tid=(25,30,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (24789,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(24790,538947)
GPGPU-Sim PTX: 34800000 instructions simulated : ctaid=(9,12,0) tid=(25,2,0)
GPGPU-Sim uArch: cycles simulated: 563947  inst.: 33935661 (ipc=527.5) sim_rate=80226 (inst/sec) elapsed = 0:0:07:03 / Sat Jul 28 12:25:08 2018
GPGPU-Sim PTX: 34900000 instructions simulated : ctaid=(13,12,0) tid=(25,23,0)
GPGPU-Sim PTX: 35000000 instructions simulated : ctaid=(11,12,0) tid=(25,16,0)
GPGPU-Sim uArch: cycles simulated: 564447  inst.: 34097517 (ipc=523.5) sim_rate=80418 (inst/sec) elapsed = 0:0:07:04 / Sat Jul 28 12:25:09 2018
GPGPU-Sim uArch: Shader 10 finished CTA #0 (25640,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(25641,538947)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (25686,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(25687,538947)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (25804,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(25805,538947)
GPGPU-Sim PTX: 35100000 instructions simulated : ctaid=(9,12,0) tid=(17,29,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (25893,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(25894,538947)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (25902,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(25903,538947)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (25995,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(25996,538947)
GPGPU-Sim uArch: cycles simulated: 564947  inst.: 34211405 (ipc=517.8) sim_rate=80497 (inst/sec) elapsed = 0:0:07:05 / Sat Jul 28 12:25:10 2018
GPGPU-Sim uArch: Shader 12 finished CTA #0 (26023,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(26024,538947)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26027,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(26028,538947)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (26042,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(26043,538947)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (26057,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(26058,538947)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (26061,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(26062,538947)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (26065,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(26066,538947)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (26075,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(26076,538947)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (26078,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(26079,538947)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (26093,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(26094,538947)
GPGPU-Sim PTX: 35200000 instructions simulated : ctaid=(1,13,0) tid=(13,8,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (26200,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(26201,538947)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (26204,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(26205,538947)
GPGPU-Sim PTX: 35300000 instructions simulated : ctaid=(5,13,0) tid=(21,30,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (26301,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(26302,538947)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (26305,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(26306,538947)
GPGPU-Sim PTX: 35400000 instructions simulated : ctaid=(8,13,0) tid=(1,13,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (26398,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(26399,538947)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (26419,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(26420,538947)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (26435,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(26436,538947)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (26445,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(26446,538947)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (26463,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(26464,538947)
GPGPU-Sim PTX: 35500000 instructions simulated : ctaid=(2,13,0) tid=(5,14,0)
GPGPU-Sim uArch: cycles simulated: 565447  inst.: 34576889 (ipc=521.8) sim_rate=80976 (inst/sec) elapsed = 0:0:07:07 / Sat Jul 28 12:25:12 2018
GPGPU-Sim PTX: 35600000 instructions simulated : ctaid=(8,13,0) tid=(1,1,0)
GPGPU-Sim PTX: 35700000 instructions simulated : ctaid=(10,13,0) tid=(5,0,0)
GPGPU-Sim PTX: 35800000 instructions simulated : ctaid=(11,13,0) tid=(25,26,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (26973,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(26974,538947)
GPGPU-Sim uArch: cycles simulated: 565947  inst.: 34890637 (ipc=523.8) sim_rate=81520 (inst/sec) elapsed = 0:0:07:08 / Sat Jul 28 12:25:13 2018
GPGPU-Sim PTX: 35900000 instructions simulated : ctaid=(11,13,0) tid=(25,0,0)
GPGPU-Sim PTX: 36000000 instructions simulated : ctaid=(6,13,0) tid=(25,24,0)
GPGPU-Sim uArch: cycles simulated: 566447  inst.: 35096653 (ipc=521.8) sim_rate=81810 (inst/sec) elapsed = 0:0:07:09 / Sat Jul 28 12:25:14 2018
GPGPU-Sim PTX: 36100000 instructions simulated : ctaid=(14,13,0) tid=(25,15,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (27969,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(27970,538947)
GPGPU-Sim uArch: cycles simulated: 566947  inst.: 35185421 (ipc=515.6) sim_rate=81826 (inst/sec) elapsed = 0:0:07:10 / Sat Jul 28 12:25:15 2018
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28062,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(28063,538947)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28184,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(28185,538947)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (28188,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(28189,538947)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28199,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(28200,538947)
GPGPU-Sim PTX: 36200000 instructions simulated : ctaid=(15,13,0) tid=(1,2,0)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (28208,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(28209,538947)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (28215,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(28216,538947)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28248,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(28249,538947)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (28276,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(28277,538947)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28288,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(28289,538947)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (28311,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(28312,538947)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (28317,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(28318,538947)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (28343,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(28344,538947)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (28349,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(28350,538947)
GPGPU-Sim PTX: 36300000 instructions simulated : ctaid=(20,13,0) tid=(17,13,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (28475,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(28476,538947)
GPGPU-Sim uArch: cycles simulated: 567447  inst.: 35413313 (ipc=514.6) sim_rate=81409 (inst/sec) elapsed = 0:0:07:15 / Sat Jul 28 12:25:20 2018
GPGPU-Sim PTX: 36400000 instructions simulated : ctaid=(24,13,0) tid=(13,7,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (28580,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(28581,538947)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (28599,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(28600,538947)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (28605,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(28606,538947)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (28607,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(28608,538947)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (28619,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(28620,538947)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (28627,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(28628,538947)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (28641,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(28642,538947)
GPGPU-Sim PTX: 36500000 instructions simulated : ctaid=(9,14,0) tid=(29,23,0)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (28688,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(28689,538947)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (28690,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(28691,538947)
GPGPU-Sim PTX: 36600000 instructions simulated : ctaid=(13,14,0) tid=(9,8,0)
GPGPU-Sim PTX: 36700000 instructions simulated : ctaid=(8,14,0) tid=(17,13,0)
GPGPU-Sim uArch: cycles simulated: 567947  inst.: 35769765 (ipc=518.0) sim_rate=78614 (inst/sec) elapsed = 0:0:07:35 / Sat Jul 28 12:25:40 2018
GPGPU-Sim PTX: 36800000 instructions simulated : ctaid=(5,14,0) tid=(1,24,0)
GPGPU-Sim PTX: 36900000 instructions simulated : ctaid=(3,14,0) tid=(25,24,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (29270,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(29271,538947)
GPGPU-Sim PTX: 37000000 instructions simulated : ctaid=(8,14,0) tid=(25,21,0)
GPGPU-Sim uArch: cycles simulated: 568447  inst.: 36043245 (ipc=518.5) sim_rate=77847 (inst/sec) elapsed = 0:0:07:43 / Sat Jul 28 12:25:48 2018
GPGPU-Sim PTX: 37100000 instructions simulated : ctaid=(10,14,0) tid=(25,19,0)
GPGPU-Sim PTX: 37200000 instructions simulated : ctaid=(12,14,0) tid=(25,31,0)
GPGPU-Sim uArch: cycles simulated: 568947  inst.: 36199821 (ipc=515.1) sim_rate=77682 (inst/sec) elapsed = 0:0:07:46 / Sat Jul 28 12:25:51 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (30148,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(30149,538947)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (30177,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(30178,538947)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (30341,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(30342,538947)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (30351,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(30352,538947)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30366,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(30367,538947)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (30371,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(30372,538947)
GPGPU-Sim PTX: 37300000 instructions simulated : ctaid=(17,14,0) tid=(25,2,0)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (30445,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(30446,538947)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (30449,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(30450,538947)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (30482,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(30483,538947)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30495,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(30496,538947)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (30498,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(30499,538947)
GPGPU-Sim uArch: cycles simulated: 569447  inst.: 36323293 (ipc=510.7) sim_rate=77119 (inst/sec) elapsed = 0:0:07:51 / Sat Jul 28 12:25:56 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (30507,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(30508,538947)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (30509,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(30510,538947)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (30525,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(30526,538947)
GPGPU-Sim PTX: 37400000 instructions simulated : ctaid=(3,15,0) tid=(21,2,0)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (30601,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(30602,538947)
GPGPU-Sim PTX: 37500000 instructions simulated : ctaid=(2,15,0) tid=(29,4,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (30752,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(30753,538947)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (30768,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(30769,538947)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (30778,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(30779,538947)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (30784,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(30785,538947)
GPGPU-Sim PTX: 37600000 instructions simulated : ctaid=(4,15,0) tid=(5,8,0)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (30857,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(30858,538947)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (30859,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(30860,538947)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (30867,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(30868,538947)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (30889,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(30890,538947)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (30903,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(30904,538947)
GPGPU-Sim PTX: 37700000 instructions simulated : ctaid=(4,15,0) tid=(9,14,0)
GPGPU-Sim uArch: cycles simulated: 569947  inst.: 36697277 (ipc=514.5) sim_rate=76933 (inst/sec) elapsed = 0:0:07:57 / Sat Jul 28 12:26:02 2018
GPGPU-Sim PTX: 37800000 instructions simulated : ctaid=(11,15,0) tid=(17,0,0)
GPGPU-Sim PTX: 37900000 instructions simulated : ctaid=(9,15,0) tid=(9,16,0)
GPGPU-Sim PTX: 38000000 instructions simulated : ctaid=(1,15,0) tid=(25,29,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (31477,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(31478,538947)
GPGPU-Sim uArch: cycles simulated: 570447  inst.: 37021165 (ipc=516.6) sim_rate=76967 (inst/sec) elapsed = 0:0:08:01 / Sat Jul 28 12:26:06 2018
GPGPU-Sim PTX: 38100000 instructions simulated : ctaid=(5,15,0) tid=(25,24,0)
GPGPU-Sim PTX: 38200000 instructions simulated : ctaid=(7,15,0) tid=(25,3,0)
GPGPU-Sim uArch: cycles simulated: 570947  inst.: 37199341 (ipc=514.1) sim_rate=76858 (inst/sec) elapsed = 0:0:08:04 / Sat Jul 28 12:26:09 2018
GPGPU-Sim PTX: 38300000 instructions simulated : ctaid=(9,15,0) tid=(25,18,0)
GPGPU-Sim uArch: cycles simulated: 571447  inst.: 37285037 (ipc=508.8) sim_rate=76718 (inst/sec) elapsed = 0:0:08:06 / Sat Jul 28 12:26:11 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (32561,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(32562,538947)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32570,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(32571,538947)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (32637,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(32638,538947)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (32656,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(32657,538947)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (32660,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(32661,538947)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (32679,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(32680,538947)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (32685,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(32686,538947)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (32689,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(32690,538947)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (32695,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(32696,538947)
GPGPU-Sim PTX: 38400000 instructions simulated : ctaid=(22,15,0) tid=(25,13,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (32723,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 18 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(32724,538947)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (32745,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (32752,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (32805,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (32817,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 38500000 instructions simulated : ctaid=(17,15,0) tid=(13,23,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (32966,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 571947  inst.: 37492509 (ipc=507.4) sim_rate=76828 (inst/sec) elapsed = 0:0:08:08 / Sat Jul 28 12:26:13 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (33048,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (33068,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (33070,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (33087,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (33100,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (33100,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (33109,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (33116,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (33135,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 38600000 instructions simulated : ctaid=(15,15,0) tid=(1,25,0)
GPGPU-Sim uArch: cycles simulated: 572447  inst.: 37538773 (ipc=501.2) sim_rate=76766 (inst/sec) elapsed = 0:0:08:09 / Sat Jul 28 12:26:14 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (33865,538947), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 18 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 0.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 18 
gpu_sim_cycle = 33866
gpu_sim_insn = 16793600
gpu_ipc =     495.8838
gpu_tot_sim_cycle = 572813
gpu_tot_sim_insn = 37541549
gpu_tot_ipc =      65.5389
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 24087
gpu_stall_icnt2sh    = 126444
gpu_total_sim_rate=76772

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 725766
	L1I_total_cache_misses = 2364
	L1I_total_cache_miss_rate = 0.0033
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 37484, Miss = 17817, Miss_rate = 0.475, Pending_hits = 3102, Reservation_fails = 47410
	L1D_cache_core[1]: Access = 41053, Miss = 19414, Miss_rate = 0.473, Pending_hits = 3163, Reservation_fails = 45206
	L1D_cache_core[2]: Access = 40246, Miss = 19311, Miss_rate = 0.480, Pending_hits = 3160, Reservation_fails = 38659
	L1D_cache_core[3]: Access = 40225, Miss = 19878, Miss_rate = 0.494, Pending_hits = 3210, Reservation_fails = 53556
	L1D_cache_core[4]: Access = 49454, Miss = 24434, Miss_rate = 0.494, Pending_hits = 4100, Reservation_fails = 70025
	L1D_cache_core[5]: Access = 51013, Miss = 25018, Miss_rate = 0.490, Pending_hits = 4030, Reservation_fails = 70936
	L1D_cache_core[6]: Access = 50384, Miss = 24855, Miss_rate = 0.493, Pending_hits = 4147, Reservation_fails = 67742
	L1D_cache_core[7]: Access = 48685, Miss = 24068, Miss_rate = 0.494, Pending_hits = 4096, Reservation_fails = 71077
	L1D_cache_core[8]: Access = 48683, Miss = 24541, Miss_rate = 0.504, Pending_hits = 4035, Reservation_fails = 76177
	L1D_cache_core[9]: Access = 48352, Miss = 23929, Miss_rate = 0.495, Pending_hits = 4115, Reservation_fails = 78118
	L1D_cache_core[10]: Access = 48618, Miss = 24047, Miss_rate = 0.495, Pending_hits = 4075, Reservation_fails = 64249
	L1D_cache_core[11]: Access = 50010, Miss = 24643, Miss_rate = 0.493, Pending_hits = 4209, Reservation_fails = 64291
	L1D_cache_core[12]: Access = 50558, Miss = 24412, Miss_rate = 0.483, Pending_hits = 4040, Reservation_fails = 68824
	L1D_cache_core[13]: Access = 52955, Miss = 26275, Miss_rate = 0.496, Pending_hits = 4000, Reservation_fails = 71556
	L1D_cache_core[14]: Access = 49056, Miss = 23357, Miss_rate = 0.476, Pending_hits = 4127, Reservation_fails = 69028
	L1D_total_cache_accesses = 706776
	L1D_total_cache_misses = 345999
	L1D_total_cache_miss_rate = 0.4895
	L1D_total_cache_pending_hits = 57609
	L1D_total_cache_reservation_fails = 956854
	L1D_cache_data_port_util = 0.080
	L1D_cache_fill_port_util = 0.013
L1C_cache:
	L1C_total_cache_accesses = 70642
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 285313
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 54946
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 50878
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 330540
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 70194
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 17855
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 2663
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 295121
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 626314
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 723402
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2364
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
6688, 6688, 6688, 6688, 6688, 6688, 2141, 2141, 1813, 1813, 1672, 1672, 1672, 1672, 1637, 1637, 1320, 1320, 1320, 1320, 1320, 1320, 1320, 1320, 1320, 1320, 1320, 1320, 1320, 1320, 1320, 1320, 
gpgpu_n_tot_thrd_icount = 43303936
gpgpu_n_tot_w_icount = 1353248
gpgpu_n_stall_shd_mem = 1405077
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 50877
gpgpu_n_mem_write_global = 315639
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 4683108
gpgpu_n_store_insn = 2229226
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2154610
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 1405077
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:1885085	W0_Idle:556985	W0_Scoreboard:3762320	W1:58024	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:17962	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1152876
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 407016 {8:50877,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 21393336 {40:172222,72:78129,136:65288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1352 {8:169,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 6919272 {136:50877,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 2525112 {8:315639,}
traffic_breakdown_memtocore[INST_ACC_R] = 22984 {136:169,}
maxmrqlatency = 423 
maxdqlatency = 0 
maxmflatency = 837 
averagemflatency = 205 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 572812 
mrq_lat_table:8671 	1397 	1824 	1336 	1539 	1600 	1505 	1432 	96 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	327751 	37651 	1129 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	37180 	49576 	109133 	162725 	8006 	78 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	17002 	26528 	7126 	232 	4 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	129609 	1149 	20269 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1070 	63 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54        32        32        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:     63554     63602     58392     64480    118967    121888     59283     65344     58351     63517     46247     58357     63525     59316     64454     59266 
dram[1]:     59329     65364     64513     58402    119222    122212     63567     59344     59232     58359     46204     45243     63536     64509     58394     64459 
dram[2]:     64428     58428     63557     59329    120692    122579     63541     59274     64442     64470     57449     57404     58392     65348     58347     63531 
dram[3]:     63532     59329     64481     64513    121066    122962     58382     65353     58366     63531     57437     45322     63587     63535     64460     58394 
dram[4]:     58423     65352     58394     63556    121502    123264     59274     64423     59281     58373     57404     45252     64448     59316     64460     64512 
dram[5]:     59330     64442     64513     63558    121736    123638     63569     59332     64458     58360     46212     57439     58409     64428     58352     63537 
average row accesses per activate:
dram[0]: 10.000000  8.481482 10.130435 12.263158 16.500000 19.200001 15.900000 16.100000  8.083333  7.285714  4.442307  4.519231  6.432433  6.153846  7.733333  7.250000 
dram[1]:  9.541667 10.000000 10.173913 10.545455 15.153846 19.100000 16.000000 15.800000  8.000000  8.083333  4.620000  4.916667  6.583333  6.885714  6.685714  6.277778 
dram[2]:  8.178572  9.120000 12.315789 13.647058 12.250000 19.600000 17.555555 15.700000  6.058824  7.538462  4.301887  4.816327  7.000000  6.885714  6.882353  6.361111 
dram[3]:  8.214286 10.363636 11.650000 11.650000 19.000000 19.400000 17.333334 13.250000  5.300000  6.375000  4.770833  4.872340  5.950000  8.033334  7.030303  6.542857 
dram[4]: 10.761905 12.611111 11.142858 13.764706 19.100000 19.600000 15.700000 15.500000  5.473684  7.214286  4.333333  5.044445  5.925000  8.310345  5.707317  7.187500 
dram[5]:  9.500000  9.160000 14.562500 13.705882 19.100000 21.777779 16.100000 15.300000  6.437500  6.000000  5.086957  5.441861  6.210526  6.513514  7.218750  6.571429 
average row locality = 19400/2382 = 8.144417
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       174       171       169       169       150       146       125       127        93        96       159       164       188       189       180       182 
dram[1]:       173       172       170       168       148       145       128       124        92        93       159       166       187       189       182       178 
dram[2]:       173       170       170       168       147       148       128       123        95        94       158       166       188       189       182       179 
dram[3]:       174       170       169       169       144       146       126       124        98        96       159       161       188       189       180       179 
dram[4]:       170       169       170       170       145       147       126       125        96        95       162       159       187       189       182       180 
dram[5]:       170       171       169       169       145       148       129       123        96        96       162       162       186       189       181       180 
total reads: 14854
bank skew: 189/92 = 2.05
chip skew: 2482/2472 = 1.00
number of total write accesses:
dram[0]:        56        58        64        64        48        46        34        34         4         6        72        71        50        51        52        50 
dram[1]:        56        58        64        64        49        46        32        34         4         4        72        70        50        52        52        48 
dram[2]:        56        58        64        64        49        48        30        34         8         4        70        70        50        52        52        50 
dram[3]:        56        58        64        64        46        48        30        35         8         6        70        68        50        52        52        50 
dram[4]:        56        58        64        64        46        49        31        30         8         6        72        68        50        52        52        50 
dram[5]:        58        58        64        64        46        48        32        30         7         6        72        72        50        52        50        50 
total reads: 4546
bank skew: 72/4 = 18.00
chip skew: 760/755 = 1.01
average mf latency per bank:
dram[0]:        857       949       888       952       669       691       442       475      2162      1505     20049     20781      1397      1169       914       944
dram[1]:        865       942       897       921       665       681       436       434      2447      1362     20000     20319      1576      1165       939       826
dram[2]:        901       893       886       929      1238       653       457       441      2518      1552     20503     20070      1051      1332       889       781
dram[3]:        921       874       906       967       705       629       464       897      2618      2433     21440     22446      1127      1439       974       794
dram[4]:        875       976       931       906       688       606       437       459      2078      2633     24438     21333      1449      1120       853       770
dram[5]:        871       955       953       921       680       624       440       453      1430      2604     23441     18693      1508      1230       822       862
maximum mf latency per bank:
dram[0]:        619       473       653       704       466       394       402       430       369       408       712       727       728       663       837       668
dram[1]:        579       563       752       602       374       454       362       444       430       383       612       622       644       631       599       666
dram[2]:        574       651       615       719       480       409       364       406       436       442       578       629       640       688       633       642
dram[3]:        581       604       698       707       436       414       394       389       460       428       632       601       678       661       692       541
dram[4]:        549       561       696       721       396       357       404       394       400       407       559       593       655       608       710       718
dram[5]:        620       557       830       695       399       392       386       365       389       478       634       617       678       680       701       576

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=436153 n_nop=428879 n_act=403 n_pre=387 n_req=3242 n_rd=4964 n_write=1520 bw_util=0.02973
n_activity=25393 dram_eff=0.5107
bk0: 348a 433722i bk1: 342a 433426i bk2: 338a 433420i bk3: 338a 433224i bk4: 300a 434099i bk5: 292a 434112i bk6: 250a 434734i bk7: 254a 434556i bk8: 186a 435561i bk9: 192a 435380i bk10: 318a 433348i bk11: 328a 432953i bk12: 376a 433291i bk13: 378a 433011i bk14: 360a 433118i bk15: 364a 432905i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.15576
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=436153 n_nop=428913 n_act=399 n_pre=383 n_req=3229 n_rd=4948 n_write=1510 bw_util=0.02961
n_activity=25040 dram_eff=0.5158
bk0: 346a 433490i bk1: 344a 433189i bk2: 340a 433318i bk3: 336a 433212i bk4: 296a 434065i bk5: 290a 433993i bk6: 256a 434697i bk7: 248a 434616i bk8: 184a 435513i bk9: 186a 435459i bk10: 318a 433170i bk11: 332a 433040i bk12: 374a 433055i bk13: 378a 433362i bk14: 364a 433302i bk15: 356a 432807i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.158878
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=436153 n_nop=428885 n_act=405 n_pre=389 n_req=3237 n_rd=4956 n_write=1518 bw_util=0.02969
n_activity=25358 dram_eff=0.5106
bk0: 346a 433393i bk1: 340a 433174i bk2: 340a 433515i bk3: 336a 433183i bk4: 294a 434081i bk5: 296a 434108i bk6: 256a 434819i bk7: 246a 434601i bk8: 190a 435518i bk9: 188a 435466i bk10: 316a 433431i bk11: 332a 433156i bk12: 376a 433226i bk13: 378a 433281i bk14: 364a 433444i bk15: 358a 432993i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.155702
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=436153 n_nop=428911 n_act=400 n_pre=384 n_req=3229 n_rd=4944 n_write=1514 bw_util=0.02961
n_activity=25225 dram_eff=0.512
bk0: 348a 433802i bk1: 340a 433370i bk2: 338a 433442i bk3: 338a 433184i bk4: 288a 434195i bk5: 292a 434192i bk6: 252a 434802i bk7: 248a 434682i bk8: 196a 435385i bk9: 192a 435223i bk10: 318a 433313i bk11: 322a 432916i bk12: 376a 433092i bk13: 378a 433195i bk14: 360a 433223i bk15: 358a 433089i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.15954
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=436153 n_nop=428931 n_act=391 n_pre=375 n_req=3228 n_rd=4944 n_write=1512 bw_util=0.0296
n_activity=25337 dram_eff=0.5096
bk0: 340a 433837i bk1: 338a 433349i bk2: 340a 433557i bk3: 340a 433252i bk4: 290a 434207i bk5: 294a 434160i bk6: 252a 434930i bk7: 250a 434778i bk8: 192a 435468i bk9: 190a 435321i bk10: 324a 433304i bk11: 318a 433070i bk12: 374a 433135i bk13: 378a 433268i bk14: 364a 433130i bk15: 360a 432736i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.160957
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=436153 n_nop=428929 n_act=385 n_pre=369 n_req=3235 n_rd=4952 n_write=1518 bw_util=0.02967
n_activity=25226 dram_eff=0.513
bk0: 340a 433566i bk1: 342a 433091i bk2: 338a 433448i bk3: 338a 433208i bk4: 290a 434252i bk5: 296a 434216i bk6: 258a 434871i bk7: 246a 434613i bk8: 192a 435485i bk9: 192a 435418i bk10: 324a 433083i bk11: 324a 432966i bk12: 372a 433429i bk13: 378a 433145i bk14: 362a 433303i bk15: 360a 432921i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.160162

========= L2 cache stats =========
L2_cache_bank[0]: Access = 30013, Miss = 1238, Miss_rate = 0.041, Pending_hits = 750, Reservation_fails = 2573
L2_cache_bank[1]: Access = 30648, Miss = 1244, Miss_rate = 0.041, Pending_hits = 754, Reservation_fails = 2256
L2_cache_bank[2]: Access = 30165, Miss = 1239, Miss_rate = 0.041, Pending_hits = 754, Reservation_fails = 2336
L2_cache_bank[3]: Access = 29840, Miss = 1235, Miss_rate = 0.041, Pending_hits = 772, Reservation_fails = 2262
L2_cache_bank[4]: Access = 29767, Miss = 1241, Miss_rate = 0.042, Pending_hits = 764, Reservation_fails = 1968
L2_cache_bank[5]: Access = 28667, Miss = 1237, Miss_rate = 0.043, Pending_hits = 772, Reservation_fails = 2041
L2_cache_bank[6]: Access = 29953, Miss = 1238, Miss_rate = 0.041, Pending_hits = 747, Reservation_fails = 1567
L2_cache_bank[7]: Access = 31448, Miss = 1234, Miss_rate = 0.039, Pending_hits = 770, Reservation_fails = 2126
L2_cache_bank[8]: Access = 34414, Miss = 1238, Miss_rate = 0.036, Pending_hits = 761, Reservation_fails = 1955
L2_cache_bank[9]: Access = 29903, Miss = 1234, Miss_rate = 0.041, Pending_hits = 740, Reservation_fails = 1760
L2_cache_bank[10]: Access = 33414, Miss = 1238, Miss_rate = 0.037, Pending_hits = 761, Reservation_fails = 1965
L2_cache_bank[11]: Access = 28468, Miss = 1238, Miss_rate = 0.043, Pending_hits = 742, Reservation_fails = 2139
L2_total_cache_accesses = 366700
L2_total_cache_misses = 14854
L2_total_cache_miss_rate = 0.0405
L2_total_cache_pending_hits = 9087
L2_total_cache_reservation_fails = 24948
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 28715
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9046
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 13116
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23861
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 313927
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1712
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1087
L2_cache_data_port_util = 0.103
L2_cache_fill_port_util = 0.009

icnt_total_pkts_mem_to_simt=570914
icnt_total_pkts_simt_to_mem=956332
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 18.9708
	minimum = 6
	maximum = 133
Network latency average = 14.6814
	minimum = 6
	maximum = 132
Slowest packet = 682388
Flit latency average = 12.8128
	minimum = 6
	maximum = 128
Slowest flit = 1391330
Fragmentation average = 0.00635621
	minimum = 0
	maximum = 119
Injected packet rate average = 0.0674466
	minimum = 0.0575799 (at node 11)
	maximum = 0.0768027 (at node 20)
Accepted packet rate average = 0.0674466
	minimum = 0.0575799 (at node 11)
	maximum = 0.0768027 (at node 20)
Injected flit rate average = 0.179942
	minimum = 0.133172 (at node 11)
	maximum = 0.234483 (at node 20)
Accepted flit rate average= 0.179942
	minimum = 0.17398 (at node 23)
	maximum = 0.200467 (at node 1)
Injected packet length average = 2.66792
Accepted packet length average = 2.66792
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.5625 (18 samples)
	minimum = 6 (18 samples)
	maximum = 95.1667 (18 samples)
Network latency average = 11.9057 (18 samples)
	minimum = 6 (18 samples)
	maximum = 86.8889 (18 samples)
Flit latency average = 10.8769 (18 samples)
	minimum = 6 (18 samples)
	maximum = 83.6111 (18 samples)
Fragmentation average = 0.00722297 (18 samples)
	minimum = 0 (18 samples)
	maximum = 34.2222 (18 samples)
Injected packet rate average = 0.0304436 (18 samples)
	minimum = 0.0179157 (18 samples)
	maximum = 0.054363 (18 samples)
Accepted packet rate average = 0.0304436 (18 samples)
	minimum = 0.0179157 (18 samples)
	maximum = 0.054363 (18 samples)
Injected flit rate average = 0.0710767 (18 samples)
	minimum = 0.039869 (18 samples)
	maximum = 0.149575 (18 samples)
Accepted flit rate average = 0.0710767 (18 samples)
	minimum = 0.0381953 (18 samples)
	maximum = 0.136064 (18 samples)
Injected packet size average = 2.3347 (18 samples)
Accepted packet size average = 2.3347 (18 samples)
Hops average = 1 (18 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 8 min, 9 sec (489 sec)
gpgpu_simulation_rate = 76772 (inst/sec)
gpgpu_simulation_rate = 1171 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402dc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z13fc_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,25,1) blockDim = (32,32,1) 
kernel '_Z13fc_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,572813)
GPGPU-Sim uArch: Shader 6 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,572813)
GPGPU-Sim uArch: Shader 7 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,572813)
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,572813)
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,572813)
GPGPU-Sim uArch: Shader 10 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,572813)
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,572813)
GPGPU-Sim uArch: Shader 12 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,572813)
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,572813)
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,572813)
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,572813)
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,572813)
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,572813)
GPGPU-Sim uArch: Shader 3 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,572813)
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,572813)
GPGPU-Sim PTX: 38700000 instructions simulated : ctaid=(0,3,0) tid=(25,0,0)
GPGPU-Sim PTX: 38800000 instructions simulated : ctaid=(0,14,0) tid=(11,14,0)
GPGPU-Sim uArch: cycles simulated: 573313  inst.: 37790589 (ipc=498.1) sim_rate=76966 (inst/sec) elapsed = 0:0:08:11 / Sat Jul 28 12:26:16 2018
GPGPU-Sim PTX: 38900000 instructions simulated : ctaid=(0,13,0) tid=(12,30,0)
GPGPU-Sim uArch: cycles simulated: 573813  inst.: 37842930 (ipc=301.4) sim_rate=76916 (inst/sec) elapsed = 0:0:08:12 / Sat Jul 28 12:26:17 2018
GPGPU-Sim uArch: cycles simulated: 574313  inst.: 37872277 (ipc=220.5) sim_rate=76820 (inst/sec) elapsed = 0:0:08:13 / Sat Jul 28 12:26:18 2018
GPGPU-Sim uArch: cycles simulated: 574813  inst.: 37884631 (ipc=171.5) sim_rate=76380 (inst/sec) elapsed = 0:0:08:16 / Sat Jul 28 12:26:21 2018
GPGPU-Sim uArch: cycles simulated: 575313  inst.: 37895884 (ipc=141.7) sim_rate=76096 (inst/sec) elapsed = 0:0:08:18 / Sat Jul 28 12:26:23 2018
GPGPU-Sim uArch: cycles simulated: 575813  inst.: 37907102 (ipc=121.9) sim_rate=75512 (inst/sec) elapsed = 0:0:08:22 / Sat Jul 28 12:26:27 2018
GPGPU-Sim uArch: cycles simulated: 576313  inst.: 37918396 (ipc=107.7) sim_rate=75234 (inst/sec) elapsed = 0:0:08:24 / Sat Jul 28 12:26:29 2018
GPGPU-Sim PTX: 39000000 instructions simulated : ctaid=(0,6,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 576813  inst.: 37929539 (ipc=97.0) sim_rate=75107 (inst/sec) elapsed = 0:0:08:25 / Sat Jul 28 12:26:30 2018
GPGPU-Sim uArch: cycles simulated: 577313  inst.: 37940816 (ipc=88.7) sim_rate=74686 (inst/sec) elapsed = 0:0:08:28 / Sat Jul 28 12:26:33 2018
GPGPU-Sim uArch: cycles simulated: 577813  inst.: 37952196 (ipc=82.1) sim_rate=74562 (inst/sec) elapsed = 0:0:08:29 / Sat Jul 28 12:26:34 2018
GPGPU-Sim uArch: cycles simulated: 578313  inst.: 37963537 (ipc=76.7) sim_rate=74147 (inst/sec) elapsed = 0:0:08:32 / Sat Jul 28 12:26:37 2018
GPGPU-Sim uArch: cycles simulated: 578813  inst.: 37974664 (ipc=72.2) sim_rate=73880 (inst/sec) elapsed = 0:0:08:34 / Sat Jul 28 12:26:39 2018
GPGPU-Sim uArch: cycles simulated: 579313  inst.: 37985601 (ipc=68.3) sim_rate=73473 (inst/sec) elapsed = 0:0:08:37 / Sat Jul 28 12:26:42 2018
GPGPU-Sim uArch: cycles simulated: 579813  inst.: 37997169 (ipc=65.1) sim_rate=73212 (inst/sec) elapsed = 0:0:08:39 / Sat Jul 28 12:26:44 2018
GPGPU-Sim uArch: cycles simulated: 580313  inst.: 38008581 (ipc=62.3) sim_rate=72953 (inst/sec) elapsed = 0:0:08:41 / Sat Jul 28 12:26:46 2018
GPGPU-Sim uArch: cycles simulated: 580813  inst.: 38019852 (ipc=59.8) sim_rate=72834 (inst/sec) elapsed = 0:0:08:42 / Sat Jul 28 12:26:47 2018
GPGPU-Sim PTX: 39100000 instructions simulated : ctaid=(0,7,0) tid=(0,13,0)
GPGPU-Sim uArch: cycles simulated: 581313  inst.: 38030677 (ipc=57.5) sim_rate=72439 (inst/sec) elapsed = 0:0:08:45 / Sat Jul 28 12:26:50 2018
GPGPU-Sim uArch: cycles simulated: 581813  inst.: 38041908 (ipc=55.6) sim_rate=72323 (inst/sec) elapsed = 0:0:08:46 / Sat Jul 28 12:26:51 2018
GPGPU-Sim uArch: cycles simulated: 582313  inst.: 38053414 (ipc=53.9) sim_rate=71934 (inst/sec) elapsed = 0:0:08:49 / Sat Jul 28 12:26:54 2018
GPGPU-Sim uArch: cycles simulated: 582813  inst.: 38064771 (ipc=52.3) sim_rate=71685 (inst/sec) elapsed = 0:0:08:51 / Sat Jul 28 12:26:56 2018
GPGPU-Sim uArch: cycles simulated: 583313  inst.: 38075848 (ipc=50.9) sim_rate=71436 (inst/sec) elapsed = 0:0:08:53 / Sat Jul 28 12:26:58 2018
GPGPU-Sim uArch: cycles simulated: 583813  inst.: 38087079 (ipc=49.6) sim_rate=71190 (inst/sec) elapsed = 0:0:08:55 / Sat Jul 28 12:27:00 2018
GPGPU-Sim uArch: cycles simulated: 584313  inst.: 38098454 (ipc=48.4) sim_rate=70946 (inst/sec) elapsed = 0:0:08:57 / Sat Jul 28 12:27:02 2018
GPGPU-Sim uArch: cycles simulated: 584813  inst.: 38109828 (ipc=47.4) sim_rate=70704 (inst/sec) elapsed = 0:0:08:59 / Sat Jul 28 12:27:04 2018
GPGPU-Sim uArch: cycles simulated: 585313  inst.: 38121004 (ipc=46.4) sim_rate=70594 (inst/sec) elapsed = 0:0:09:00 / Sat Jul 28 12:27:05 2018
GPGPU-Sim PTX: 39200000 instructions simulated : ctaid=(0,13,0) tid=(0,14,0)
GPGPU-Sim uArch: cycles simulated: 585813  inst.: 38131987 (ipc=45.4) sim_rate=70484 (inst/sec) elapsed = 0:0:09:01 / Sat Jul 28 12:27:06 2018
GPGPU-Sim uArch: cycles simulated: 586313  inst.: 38143327 (ipc=44.6) sim_rate=70245 (inst/sec) elapsed = 0:0:09:03 / Sat Jul 28 12:27:08 2018
GPGPU-Sim uArch: cycles simulated: 586813  inst.: 38154536 (ipc=43.8) sim_rate=70137 (inst/sec) elapsed = 0:0:09:04 / Sat Jul 28 12:27:09 2018
GPGPU-Sim uArch: cycles simulated: 587313  inst.: 38165759 (ipc=43.0) sim_rate=69900 (inst/sec) elapsed = 0:0:09:06 / Sat Jul 28 12:27:11 2018
GPGPU-Sim uArch: cycles simulated: 587813  inst.: 38176930 (ipc=42.4) sim_rate=69793 (inst/sec) elapsed = 0:0:09:07 / Sat Jul 28 12:27:12 2018
GPGPU-Sim uArch: cycles simulated: 588313  inst.: 38188137 (ipc=41.7) sim_rate=69559 (inst/sec) elapsed = 0:0:09:09 / Sat Jul 28 12:27:14 2018
GPGPU-Sim uArch: cycles simulated: 588813  inst.: 38199358 (ipc=41.1) sim_rate=69327 (inst/sec) elapsed = 0:0:09:11 / Sat Jul 28 12:27:16 2018
GPGPU-Sim uArch: cycles simulated: 589313  inst.: 38210681 (ipc=40.6) sim_rate=68848 (inst/sec) elapsed = 0:0:09:15 / Sat Jul 28 12:27:20 2018
GPGPU-Sim uArch: cycles simulated: 589813  inst.: 38221916 (ipc=40.0) sim_rate=68744 (inst/sec) elapsed = 0:0:09:16 / Sat Jul 28 12:27:21 2018
GPGPU-Sim PTX: 39300000 instructions simulated : ctaid=(0,14,0) tid=(0,30,0)
GPGPU-Sim uArch: cycles simulated: 590313  inst.: 38233179 (ipc=39.5) sim_rate=68641 (inst/sec) elapsed = 0:0:09:17 / Sat Jul 28 12:27:22 2018
GPGPU-Sim uArch: cycles simulated: 590813  inst.: 38244428 (ipc=39.0) sim_rate=68415 (inst/sec) elapsed = 0:0:09:19 / Sat Jul 28 12:27:24 2018
GPGPU-Sim uArch: cycles simulated: 591313  inst.: 38255641 (ipc=38.6) sim_rate=68313 (inst/sec) elapsed = 0:0:09:20 / Sat Jul 28 12:27:25 2018
GPGPU-Sim uArch: cycles simulated: 591813  inst.: 38266818 (ipc=38.2) sim_rate=68090 (inst/sec) elapsed = 0:0:09:22 / Sat Jul 28 12:27:27 2018
GPGPU-Sim uArch: cycles simulated: 592313  inst.: 38278086 (ipc=37.8) sim_rate=67989 (inst/sec) elapsed = 0:0:09:23 / Sat Jul 28 12:27:28 2018
GPGPU-Sim uArch: cycles simulated: 592813  inst.: 38289443 (ipc=37.4) sim_rate=67889 (inst/sec) elapsed = 0:0:09:24 / Sat Jul 28 12:27:29 2018
GPGPU-Sim uArch: cycles simulated: 593313  inst.: 38300681 (ipc=37.0) sim_rate=67669 (inst/sec) elapsed = 0:0:09:26 / Sat Jul 28 12:27:31 2018
GPGPU-Sim uArch: cycles simulated: 593813  inst.: 38311858 (ipc=36.7) sim_rate=67569 (inst/sec) elapsed = 0:0:09:27 / Sat Jul 28 12:27:32 2018
GPGPU-Sim uArch: cycles simulated: 594313  inst.: 38323112 (ipc=36.4) sim_rate=67351 (inst/sec) elapsed = 0:0:09:29 / Sat Jul 28 12:27:34 2018
GPGPU-Sim PTX: 39400000 instructions simulated : ctaid=(0,11,0) tid=(0,0,0)
GPGPU-Sim uArch: cycles simulated: 594813  inst.: 38334250 (ipc=36.0) sim_rate=67253 (inst/sec) elapsed = 0:0:09:30 / Sat Jul 28 12:27:35 2018
GPGPU-Sim uArch: cycles simulated: 595313  inst.: 38345551 (ipc=35.7) sim_rate=67155 (inst/sec) elapsed = 0:0:09:31 / Sat Jul 28 12:27:36 2018
GPGPU-Sim uArch: cycles simulated: 595813  inst.: 38356770 (ipc=35.4) sim_rate=67057 (inst/sec) elapsed = 0:0:09:32 / Sat Jul 28 12:27:37 2018
GPGPU-Sim uArch: cycles simulated: 596313  inst.: 38368097 (ipc=35.2) sim_rate=66843 (inst/sec) elapsed = 0:0:09:34 / Sat Jul 28 12:27:39 2018
GPGPU-Sim uArch: cycles simulated: 596813  inst.: 38379361 (ipc=34.9) sim_rate=66746 (inst/sec) elapsed = 0:0:09:35 / Sat Jul 28 12:27:40 2018
GPGPU-Sim uArch: cycles simulated: 597313  inst.: 38390512 (ipc=34.7) sim_rate=66534 (inst/sec) elapsed = 0:0:09:37 / Sat Jul 28 12:27:42 2018
GPGPU-Sim uArch: cycles simulated: 597813  inst.: 38401776 (ipc=34.4) sim_rate=66439 (inst/sec) elapsed = 0:0:09:38 / Sat Jul 28 12:27:43 2018
GPGPU-Sim uArch: cycles simulated: 598313  inst.: 38413081 (ipc=34.2) sim_rate=66343 (inst/sec) elapsed = 0:0:09:39 / Sat Jul 28 12:27:44 2018
GPGPU-Sim uArch: cycles simulated: 598813  inst.: 38424370 (ipc=34.0) sim_rate=66134 (inst/sec) elapsed = 0:0:09:41 / Sat Jul 28 12:27:46 2018
GPGPU-Sim PTX: 39500000 instructions simulated : ctaid=(0,10,0) tid=(0,2,0)
GPGPU-Sim uArch: cycles simulated: 599313  inst.: 38435549 (ipc=33.7) sim_rate=66040 (inst/sec) elapsed = 0:0:09:42 / Sat Jul 28 12:27:47 2018
GPGPU-Sim uArch: cycles simulated: 599813  inst.: 38446762 (ipc=33.5) sim_rate=65946 (inst/sec) elapsed = 0:0:09:43 / Sat Jul 28 12:27:48 2018
GPGPU-Sim uArch: cycles simulated: 600313  inst.: 38458021 (ipc=33.3) sim_rate=65852 (inst/sec) elapsed = 0:0:09:44 / Sat Jul 28 12:27:49 2018
GPGPU-Sim uArch: cycles simulated: 600813  inst.: 38469288 (ipc=33.1) sim_rate=65759 (inst/sec) elapsed = 0:0:09:45 / Sat Jul 28 12:27:50 2018
GPGPU-Sim uArch: cycles simulated: 601313  inst.: 38480252 (ipc=32.9) sim_rate=65665 (inst/sec) elapsed = 0:0:09:46 / Sat Jul 28 12:27:51 2018
GPGPU-Sim uArch: cycles simulated: 601813  inst.: 38491575 (ipc=32.8) sim_rate=65573 (inst/sec) elapsed = 0:0:09:47 / Sat Jul 28 12:27:52 2018
GPGPU-Sim uArch: cycles simulated: 602313  inst.: 38502837 (ipc=32.6) sim_rate=65369 (inst/sec) elapsed = 0:0:09:49 / Sat Jul 28 12:27:54 2018
GPGPU-Sim uArch: cycles simulated: 602813  inst.: 38514064 (ipc=32.4) sim_rate=65167 (inst/sec) elapsed = 0:0:09:51 / Sat Jul 28 12:27:56 2018
GPGPU-Sim uArch: cycles simulated: 603313  inst.: 38525222 (ipc=32.3) sim_rate=65076 (inst/sec) elapsed = 0:0:09:52 / Sat Jul 28 12:27:57 2018
GPGPU-Sim PTX: 39600000 instructions simulated : ctaid=(0,8,0) tid=(0,6,0)
GPGPU-Sim uArch: cycles simulated: 603813  inst.: 38536570 (ipc=32.1) sim_rate=64985 (inst/sec) elapsed = 0:0:09:53 / Sat Jul 28 12:27:58 2018
GPGPU-Sim uArch: cycles simulated: 604313  inst.: 38547933 (ipc=31.9) sim_rate=64786 (inst/sec) elapsed = 0:0:09:55 / Sat Jul 28 12:28:00 2018
GPGPU-Sim uArch: cycles simulated: 604813  inst.: 38559492 (ipc=31.8) sim_rate=64697 (inst/sec) elapsed = 0:0:09:56 / Sat Jul 28 12:28:01 2018
GPGPU-Sim uArch: cycles simulated: 605313  inst.: 38571014 (ipc=31.7) sim_rate=64500 (inst/sec) elapsed = 0:0:09:58 / Sat Jul 28 12:28:03 2018
GPGPU-Sim uArch: cycles simulated: 605813  inst.: 38582357 (ipc=31.5) sim_rate=64411 (inst/sec) elapsed = 0:0:09:59 / Sat Jul 28 12:28:04 2018
GPGPU-Sim uArch: cycles simulated: 606313  inst.: 38593679 (ipc=31.4) sim_rate=64322 (inst/sec) elapsed = 0:0:10:00 / Sat Jul 28 12:28:05 2018
GPGPU-Sim uArch: cycles simulated: 606813  inst.: 38605081 (ipc=31.3) sim_rate=64128 (inst/sec) elapsed = 0:0:10:02 / Sat Jul 28 12:28:07 2018
GPGPU-Sim uArch: cycles simulated: 607313  inst.: 38616325 (ipc=31.2) sim_rate=63934 (inst/sec) elapsed = 0:0:10:04 / Sat Jul 28 12:28:09 2018
GPGPU-Sim uArch: cycles simulated: 607813  inst.: 38627766 (ipc=31.0) sim_rate=63847 (inst/sec) elapsed = 0:0:10:05 / Sat Jul 28 12:28:10 2018
GPGPU-Sim PTX: 39700000 instructions simulated : ctaid=(0,12,0) tid=(0,3,0)
GPGPU-Sim uArch: cycles simulated: 608313  inst.: 38639359 (ipc=30.9) sim_rate=63656 (inst/sec) elapsed = 0:0:10:07 / Sat Jul 28 12:28:12 2018
GPGPU-Sim uArch: cycles simulated: 608813  inst.: 38650890 (ipc=30.8) sim_rate=63570 (inst/sec) elapsed = 0:0:10:08 / Sat Jul 28 12:28:13 2018
GPGPU-Sim uArch: cycles simulated: 609313  inst.: 38662281 (ipc=30.7) sim_rate=63277 (inst/sec) elapsed = 0:0:10:11 / Sat Jul 28 12:28:16 2018
GPGPU-Sim uArch: cycles simulated: 609813  inst.: 38673578 (ipc=30.6) sim_rate=63089 (inst/sec) elapsed = 0:0:10:13 / Sat Jul 28 12:28:18 2018
GPGPU-Sim uArch: cycles simulated: 610313  inst.: 38685149 (ipc=30.5) sim_rate=63005 (inst/sec) elapsed = 0:0:10:14 / Sat Jul 28 12:28:19 2018
GPGPU-Sim uArch: cycles simulated: 610813  inst.: 38696503 (ipc=30.4) sim_rate=62818 (inst/sec) elapsed = 0:0:10:16 / Sat Jul 28 12:28:21 2018
GPGPU-Sim uArch: cycles simulated: 611313  inst.: 38707665 (ipc=30.3) sim_rate=62633 (inst/sec) elapsed = 0:0:10:18 / Sat Jul 28 12:28:23 2018
GPGPU-Sim uArch: cycles simulated: 611813  inst.: 38718877 (ipc=30.2) sim_rate=62550 (inst/sec) elapsed = 0:0:10:19 / Sat Jul 28 12:28:24 2018
GPGPU-Sim PTX: 39800000 instructions simulated : ctaid=(0,8,0) tid=(0,11,0)
GPGPU-Sim uArch: cycles simulated: 612313  inst.: 38730557 (ipc=30.1) sim_rate=62368 (inst/sec) elapsed = 0:0:10:21 / Sat Jul 28 12:28:26 2018
GPGPU-Sim uArch: cycles simulated: 612813  inst.: 38742321 (ipc=30.0) sim_rate=62286 (inst/sec) elapsed = 0:0:10:22 / Sat Jul 28 12:28:27 2018
GPGPU-Sim uArch: cycles simulated: 613313  inst.: 38753578 (ipc=29.9) sim_rate=62204 (inst/sec) elapsed = 0:0:10:23 / Sat Jul 28 12:28:28 2018
GPGPU-Sim uArch: cycles simulated: 613813  inst.: 38764697 (ipc=29.8) sim_rate=62023 (inst/sec) elapsed = 0:0:10:25 / Sat Jul 28 12:28:30 2018
GPGPU-Sim uArch: cycles simulated: 614313  inst.: 38776049 (ipc=29.7) sim_rate=61942 (inst/sec) elapsed = 0:0:10:26 / Sat Jul 28 12:28:31 2018
GPGPU-Sim uArch: cycles simulated: 614813  inst.: 38787350 (ipc=29.7) sim_rate=61763 (inst/sec) elapsed = 0:0:10:28 / Sat Jul 28 12:28:33 2018
GPGPU-Sim uArch: cycles simulated: 615313  inst.: 38798602 (ipc=29.6) sim_rate=61682 (inst/sec) elapsed = 0:0:10:29 / Sat Jul 28 12:28:34 2018
GPGPU-Sim uArch: cycles simulated: 615813  inst.: 38809924 (ipc=29.5) sim_rate=61505 (inst/sec) elapsed = 0:0:10:31 / Sat Jul 28 12:28:36 2018
GPGPU-Sim PTX: 39900000 instructions simulated : ctaid=(0,11,0) tid=(0,20,0)
GPGPU-Sim uArch: cycles simulated: 616813  inst.: 38832424 (ipc=29.3) sim_rate=61443 (inst/sec) elapsed = 0:0:10:32 / Sat Jul 28 12:28:37 2018
GPGPU-Sim uArch: cycles simulated: 617813  inst.: 38855719 (ipc=29.2) sim_rate=61383 (inst/sec) elapsed = 0:0:10:33 / Sat Jul 28 12:28:38 2018
GPGPU-Sim uArch: cycles simulated: 618813  inst.: 38878240 (ipc=29.1) sim_rate=61322 (inst/sec) elapsed = 0:0:10:34 / Sat Jul 28 12:28:39 2018
GPGPU-Sim uArch: cycles simulated: 620313  inst.: 38911982 (ipc=28.9) sim_rate=61278 (inst/sec) elapsed = 0:0:10:35 / Sat Jul 28 12:28:40 2018
GPGPU-Sim PTX: 40000000 instructions simulated : ctaid=(0,8,0) tid=(0,20,0)
GPGPU-Sim uArch: cycles simulated: 621313  inst.: 38934470 (ipc=28.7) sim_rate=61217 (inst/sec) elapsed = 0:0:10:36 / Sat Jul 28 12:28:41 2018
GPGPU-Sim uArch: cycles simulated: 622813  inst.: 38968151 (ipc=28.5) sim_rate=61174 (inst/sec) elapsed = 0:0:10:37 / Sat Jul 28 12:28:42 2018
GPGPU-Sim uArch: cycles simulated: 623813  inst.: 38991002 (ipc=28.4) sim_rate=61114 (inst/sec) elapsed = 0:0:10:38 / Sat Jul 28 12:28:43 2018
GPGPU-Sim uArch: cycles simulated: 624813  inst.: 39014079 (ipc=28.3) sim_rate=61054 (inst/sec) elapsed = 0:0:10:39 / Sat Jul 28 12:28:44 2018
GPGPU-Sim uArch: cycles simulated: 625313  inst.: 39025269 (ipc=28.3) sim_rate=60976 (inst/sec) elapsed = 0:0:10:40 / Sat Jul 28 12:28:45 2018
GPGPU-Sim PTX: 40100000 instructions simulated : ctaid=(0,11,0) tid=(0,16,0)
GPGPU-Sim uArch: cycles simulated: 626313  inst.: 39047769 (ipc=28.2) sim_rate=60916 (inst/sec) elapsed = 0:0:10:41 / Sat Jul 28 12:28:46 2018
GPGPU-Sim uArch: cycles simulated: 627813  inst.: 39081447 (ipc=28.0) sim_rate=60874 (inst/sec) elapsed = 0:0:10:42 / Sat Jul 28 12:28:47 2018
GPGPU-Sim uArch: cycles simulated: 628813  inst.: 39103974 (ipc=27.9) sim_rate=60814 (inst/sec) elapsed = 0:0:10:43 / Sat Jul 28 12:28:48 2018
GPGPU-Sim uArch: cycles simulated: 629813  inst.: 39126483 (ipc=27.8) sim_rate=60755 (inst/sec) elapsed = 0:0:10:44 / Sat Jul 28 12:28:49 2018
GPGPU-Sim PTX: 40200000 instructions simulated : ctaid=(0,5,0) tid=(0,16,0)
GPGPU-Sim uArch: cycles simulated: 631313  inst.: 39160664 (ipc=27.7) sim_rate=60714 (inst/sec) elapsed = 0:0:10:45 / Sat Jul 28 12:28:50 2018
GPGPU-Sim uArch: cycles simulated: 632313  inst.: 39183281 (ipc=27.6) sim_rate=60655 (inst/sec) elapsed = 0:0:10:46 / Sat Jul 28 12:28:51 2018
GPGPU-Sim uArch: cycles simulated: 633313  inst.: 39205972 (ipc=27.5) sim_rate=60596 (inst/sec) elapsed = 0:0:10:47 / Sat Jul 28 12:28:52 2018
GPGPU-Sim PTX: 40300000 instructions simulated : ctaid=(0,14,0) tid=(0,28,0)
GPGPU-Sim uArch: cycles simulated: 634813  inst.: 39239800 (ipc=27.4) sim_rate=60555 (inst/sec) elapsed = 0:0:10:48 / Sat Jul 28 12:28:53 2018
GPGPU-Sim uArch: cycles simulated: 635313  inst.: 39251123 (ipc=27.4) sim_rate=60479 (inst/sec) elapsed = 0:0:10:49 / Sat Jul 28 12:28:54 2018
GPGPU-Sim uArch: cycles simulated: 635813  inst.: 39262393 (ipc=27.3) sim_rate=60403 (inst/sec) elapsed = 0:0:10:50 / Sat Jul 28 12:28:55 2018
GPGPU-Sim uArch: cycles simulated: 636313  inst.: 39273921 (ipc=27.3) sim_rate=60051 (inst/sec) elapsed = 0:0:10:54 / Sat Jul 28 12:28:59 2018
GPGPU-Sim uArch: cycles simulated: 636813  inst.: 39285199 (ipc=27.2) sim_rate=59977 (inst/sec) elapsed = 0:0:10:55 / Sat Jul 28 12:29:00 2018
GPGPU-Sim uArch: cycles simulated: 637813  inst.: 39307587 (ipc=27.2) sim_rate=59920 (inst/sec) elapsed = 0:0:10:56 / Sat Jul 28 12:29:01 2018
GPGPU-Sim uArch: cycles simulated: 638313  inst.: 39318943 (ipc=27.1) sim_rate=59846 (inst/sec) elapsed = 0:0:10:57 / Sat Jul 28 12:29:02 2018
GPGPU-Sim PTX: 40400000 instructions simulated : ctaid=(0,6,0) tid=(0,15,0)
GPGPU-Sim uArch: cycles simulated: 638813  inst.: 39330246 (ipc=27.1) sim_rate=59772 (inst/sec) elapsed = 0:0:10:58 / Sat Jul 28 12:29:03 2018
GPGPU-Sim uArch: cycles simulated: 639813  inst.: 39352759 (ipc=27.0) sim_rate=59625 (inst/sec) elapsed = 0:0:11:00 / Sat Jul 28 12:29:05 2018
GPGPU-Sim uArch: cycles simulated: 640813  inst.: 39375563 (ipc=27.0) sim_rate=59569 (inst/sec) elapsed = 0:0:11:01 / Sat Jul 28 12:29:06 2018
GPGPU-Sim uArch: cycles simulated: 641313  inst.: 39387024 (ipc=26.9) sim_rate=59497 (inst/sec) elapsed = 0:0:11:02 / Sat Jul 28 12:29:07 2018
GPGPU-Sim uArch: cycles simulated: 641813  inst.: 39398486 (ipc=26.9) sim_rate=59424 (inst/sec) elapsed = 0:0:11:03 / Sat Jul 28 12:29:08 2018
GPGPU-Sim uArch: cycles simulated: 642313  inst.: 39409853 (ipc=26.9) sim_rate=59352 (inst/sec) elapsed = 0:0:11:04 / Sat Jul 28 12:29:09 2018
GPGPU-Sim uArch: cycles simulated: 642813  inst.: 39421111 (ipc=26.9) sim_rate=59279 (inst/sec) elapsed = 0:0:11:05 / Sat Jul 28 12:29:10 2018
GPGPU-Sim PTX: 40500000 instructions simulated : ctaid=(0,12,0) tid=(0,17,0)
GPGPU-Sim uArch: cycles simulated: 643813  inst.: 39443684 (ipc=26.8) sim_rate=59224 (inst/sec) elapsed = 0:0:11:06 / Sat Jul 28 12:29:11 2018
GPGPU-Sim uArch: cycles simulated: 644313  inst.: 39454970 (ipc=26.8) sim_rate=59152 (inst/sec) elapsed = 0:0:11:07 / Sat Jul 28 12:29:12 2018
GPGPU-Sim uArch: cycles simulated: 644813  inst.: 39466214 (ipc=26.7) sim_rate=59081 (inst/sec) elapsed = 0:0:11:08 / Sat Jul 28 12:29:13 2018
GPGPU-Sim uArch: cycles simulated: 645313  inst.: 39477799 (ipc=26.7) sim_rate=59010 (inst/sec) elapsed = 0:0:11:09 / Sat Jul 28 12:29:14 2018
GPGPU-Sim uArch: cycles simulated: 646313  inst.: 39500576 (ipc=26.7) sim_rate=58956 (inst/sec) elapsed = 0:0:11:10 / Sat Jul 28 12:29:15 2018
GPGPU-Sim uArch: cycles simulated: 647313  inst.: 39523275 (ipc=26.6) sim_rate=58902 (inst/sec) elapsed = 0:0:11:11 / Sat Jul 28 12:29:16 2018
GPGPU-Sim PTX: 40600000 instructions simulated : ctaid=(0,0,0) tid=(0,15,0)
GPGPU-Sim uArch: cycles simulated: 647813  inst.: 39534649 (ipc=26.6) sim_rate=58831 (inst/sec) elapsed = 0:0:11:12 / Sat Jul 28 12:29:17 2018
GPGPU-Sim uArch: cycles simulated: 648313  inst.: 39546156 (ipc=26.6) sim_rate=58761 (inst/sec) elapsed = 0:0:11:13 / Sat Jul 28 12:29:18 2018
GPGPU-Sim uArch: cycles simulated: 649313  inst.: 39568858 (ipc=26.5) sim_rate=58707 (inst/sec) elapsed = 0:0:11:14 / Sat Jul 28 12:29:19 2018
GPGPU-Sim uArch: cycles simulated: 649813  inst.: 39580243 (ipc=26.5) sim_rate=58550 (inst/sec) elapsed = 0:0:11:16 / Sat Jul 28 12:29:21 2018
GPGPU-Sim uArch: cycles simulated: 650313  inst.: 39591685 (ipc=26.5) sim_rate=58481 (inst/sec) elapsed = 0:0:11:17 / Sat Jul 28 12:29:22 2018
GPGPU-Sim uArch: cycles simulated: 650813  inst.: 39602778 (ipc=26.4) sim_rate=58411 (inst/sec) elapsed = 0:0:11:18 / Sat Jul 28 12:29:23 2018
GPGPU-Sim uArch: cycles simulated: 651313  inst.: 39613666 (ipc=26.4) sim_rate=58341 (inst/sec) elapsed = 0:0:11:19 / Sat Jul 28 12:29:24 2018
GPGPU-Sim PTX: 40700000 instructions simulated : ctaid=(0,9,0) tid=(0,21,0)
GPGPU-Sim uArch: cycles simulated: 652313  inst.: 39635659 (ipc=26.3) sim_rate=58287 (inst/sec) elapsed = 0:0:11:20 / Sat Jul 28 12:29:25 2018
GPGPU-Sim uArch: cycles simulated: 653313  inst.: 39657183 (ipc=26.3) sim_rate=58233 (inst/sec) elapsed = 0:0:11:21 / Sat Jul 28 12:29:26 2018
GPGPU-Sim uArch: cycles simulated: 654313  inst.: 39679414 (ipc=26.2) sim_rate=58180 (inst/sec) elapsed = 0:0:11:22 / Sat Jul 28 12:29:27 2018
GPGPU-Sim uArch: cycles simulated: 654813  inst.: 39689985 (ipc=26.2) sim_rate=58111 (inst/sec) elapsed = 0:0:11:23 / Sat Jul 28 12:29:28 2018
GPGPU-Sim uArch: cycles simulated: 655813  inst.: 39710557 (ipc=26.1) sim_rate=58056 (inst/sec) elapsed = 0:0:11:24 / Sat Jul 28 12:29:29 2018
GPGPU-Sim PTX: 40800000 instructions simulated : ctaid=(0,6,0) tid=(0,27,0)
GPGPU-Sim uArch: cycles simulated: 656813  inst.: 39731777 (ipc=26.1) sim_rate=58002 (inst/sec) elapsed = 0:0:11:25 / Sat Jul 28 12:29:30 2018
GPGPU-Sim uArch: cycles simulated: 657313  inst.: 39742137 (ipc=26.0) sim_rate=57933 (inst/sec) elapsed = 0:0:11:26 / Sat Jul 28 12:29:31 2018
GPGPU-Sim uArch: cycles simulated: 658313  inst.: 39763618 (ipc=26.0) sim_rate=57880 (inst/sec) elapsed = 0:0:11:27 / Sat Jul 28 12:29:32 2018
GPGPU-Sim uArch: cycles simulated: 659313  inst.: 39783513 (ipc=25.9) sim_rate=57824 (inst/sec) elapsed = 0:0:11:28 / Sat Jul 28 12:29:33 2018
GPGPU-Sim uArch: cycles simulated: 660313  inst.: 39801446 (ipc=25.8) sim_rate=57766 (inst/sec) elapsed = 0:0:11:29 / Sat Jul 28 12:29:34 2018
GPGPU-Sim uArch: cycles simulated: 660813  inst.: 39811019 (ipc=25.8) sim_rate=57697 (inst/sec) elapsed = 0:0:11:30 / Sat Jul 28 12:29:35 2018
GPGPU-Sim uArch: cycles simulated: 661813  inst.: 39828581 (ipc=25.7) sim_rate=57639 (inst/sec) elapsed = 0:0:11:31 / Sat Jul 28 12:29:36 2018
GPGPU-Sim PTX: 40900000 instructions simulated : ctaid=(0,3,0) tid=(0,21,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (89869,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(89870,572813)
GPGPU-Sim uArch: cycles simulated: 662813  inst.: 39853846 (ipc=25.7) sim_rate=57592 (inst/sec) elapsed = 0:0:11:32 / Sat Jul 28 12:29:37 2018
GPGPU-Sim uArch: cycles simulated: 664313  inst.: 39894154 (ipc=25.7) sim_rate=57567 (inst/sec) elapsed = 0:0:11:33 / Sat Jul 28 12:29:38 2018
GPGPU-Sim uArch: cycles simulated: 664813  inst.: 39902132 (ipc=25.7) sim_rate=57495 (inst/sec) elapsed = 0:0:11:34 / Sat Jul 28 12:29:39 2018
GPGPU-Sim uArch: cycles simulated: 666313  inst.: 39927042 (ipc=25.5) sim_rate=57448 (inst/sec) elapsed = 0:0:11:35 / Sat Jul 28 12:29:40 2018
GPGPU-Sim PTX: 41000000 instructions simulated : ctaid=(0,11,0) tid=(0,25,0)
GPGPU-Sim uArch: cycles simulated: 667813  inst.: 39948338 (ipc=25.3) sim_rate=57397 (inst/sec) elapsed = 0:0:11:36 / Sat Jul 28 12:29:41 2018
GPGPU-Sim uArch: cycles simulated: 669313  inst.: 39967353 (ipc=25.1) sim_rate=57341 (inst/sec) elapsed = 0:0:11:37 / Sat Jul 28 12:29:42 2018
GPGPU-Sim uArch: cycles simulated: 669813  inst.: 39973599 (ipc=25.1) sim_rate=57268 (inst/sec) elapsed = 0:0:11:38 / Sat Jul 28 12:29:43 2018
GPGPU-Sim uArch: cycles simulated: 670813  inst.: 39985329 (ipc=24.9) sim_rate=57203 (inst/sec) elapsed = 0:0:11:39 / Sat Jul 28 12:29:44 2018
GPGPU-Sim uArch: cycles simulated: 671313  inst.: 39991519 (ipc=24.9) sim_rate=57130 (inst/sec) elapsed = 0:0:11:40 / Sat Jul 28 12:29:45 2018
GPGPU-Sim uArch: cycles simulated: 672813  inst.: 40009430 (ipc=24.7) sim_rate=57074 (inst/sec) elapsed = 0:0:11:41 / Sat Jul 28 12:29:46 2018
GPGPU-Sim uArch: cycles simulated: 674313  inst.: 40024231 (ipc=24.5) sim_rate=57014 (inst/sec) elapsed = 0:0:11:42 / Sat Jul 28 12:29:47 2018
GPGPU-Sim PTX: 41100000 instructions simulated : ctaid=(0,11,0) tid=(0,27,0)
GPGPU-Sim uArch: cycles simulated: 675313  inst.: 40033732 (ipc=24.3) sim_rate=56946 (inst/sec) elapsed = 0:0:11:43 / Sat Jul 28 12:29:48 2018
GPGPU-Sim uArch: cycles simulated: 676813  inst.: 40048521 (ipc=24.1) sim_rate=56887 (inst/sec) elapsed = 0:0:11:44 / Sat Jul 28 12:29:49 2018
GPGPU-Sim uArch: cycles simulated: 679313  inst.: 40067277 (ipc=23.7) sim_rate=56833 (inst/sec) elapsed = 0:0:11:45 / Sat Jul 28 12:29:50 2018
GPGPU-Sim uArch: cycles simulated: 680813  inst.: 40077871 (ipc=23.5) sim_rate=56767 (inst/sec) elapsed = 0:0:11:46 / Sat Jul 28 12:29:51 2018
GPGPU-Sim uArch: cycles simulated: 682813  inst.: 40086881 (ipc=23.1) sim_rate=56699 (inst/sec) elapsed = 0:0:11:47 / Sat Jul 28 12:29:52 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (110612,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(110613,572813)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (111063,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(111064,572813)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (111068,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(111069,572813)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (111089,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(111090,572813)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (111097,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(111098,572813)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (111123,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(111124,572813)
GPGPU-Sim PTX: 41200000 instructions simulated : ctaid=(0,17,0) tid=(22,10,0)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (111236,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(111237,572813)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (111344,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(111345,572813)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (111358,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 19 '_Z13fc_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(111359,572813)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (111371,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (111442,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 684313  inst.: 40210934 (ipc=23.9) sim_rate=56795 (inst/sec) elapsed = 0:0:11:48 / Sat Jul 28 12:29:53 2018
GPGPU-Sim uArch: Shader 6 finished CTA #0 (111534,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 41300000 instructions simulated : ctaid=(0,20,0) tid=(11,27,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (111635,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (111873,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 685313  inst.: 40293637 (ipc=24.5) sim_rate=56831 (inst/sec) elapsed = 0:0:11:49 / Sat Jul 28 12:29:54 2018
GPGPU-Sim uArch: cycles simulated: 686813  inst.: 40318387 (ipc=24.4) sim_rate=56786 (inst/sec) elapsed = 0:0:11:50 / Sat Jul 28 12:29:55 2018
GPGPU-Sim PTX: 41400000 instructions simulated : ctaid=(0,24,0) tid=(0,27,0)
GPGPU-Sim uArch: cycles simulated: 687813  inst.: 40333817 (ipc=24.3) sim_rate=56728 (inst/sec) elapsed = 0:0:11:51 / Sat Jul 28 12:29:56 2018
GPGPU-Sim uArch: cycles simulated: 688813  inst.: 40349353 (ipc=24.2) sim_rate=56670 (inst/sec) elapsed = 0:0:11:52 / Sat Jul 28 12:29:57 2018
GPGPU-Sim uArch: cycles simulated: 690313  inst.: 40372581 (ipc=24.1) sim_rate=56623 (inst/sec) elapsed = 0:0:11:53 / Sat Jul 28 12:29:58 2018
GPGPU-Sim uArch: cycles simulated: 691313  inst.: 40388130 (ipc=24.0) sim_rate=56566 (inst/sec) elapsed = 0:0:11:54 / Sat Jul 28 12:29:59 2018
GPGPU-Sim uArch: cycles simulated: 692813  inst.: 40411293 (ipc=23.9) sim_rate=56519 (inst/sec) elapsed = 0:0:11:55 / Sat Jul 28 12:30:00 2018
GPGPU-Sim uArch: cycles simulated: 693813  inst.: 40426835 (ipc=23.8) sim_rate=56462 (inst/sec) elapsed = 0:0:11:56 / Sat Jul 28 12:30:01 2018
GPGPU-Sim PTX: 41500000 instructions simulated : ctaid=(0,18,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 694813  inst.: 40442231 (ipc=23.8) sim_rate=56404 (inst/sec) elapsed = 0:0:11:57 / Sat Jul 28 12:30:02 2018
GPGPU-Sim uArch: cycles simulated: 695313  inst.: 40450035 (ipc=23.7) sim_rate=56337 (inst/sec) elapsed = 0:0:11:58 / Sat Jul 28 12:30:03 2018
GPGPU-Sim uArch: cycles simulated: 695813  inst.: 40457777 (ipc=23.7) sim_rate=56269 (inst/sec) elapsed = 0:0:11:59 / Sat Jul 28 12:30:04 2018
GPGPU-Sim uArch: cycles simulated: 696813  inst.: 40473250 (ipc=23.6) sim_rate=56212 (inst/sec) elapsed = 0:0:12:00 / Sat Jul 28 12:30:05 2018
GPGPU-Sim uArch: cycles simulated: 697813  inst.: 40488775 (ipc=23.6) sim_rate=56156 (inst/sec) elapsed = 0:0:12:01 / Sat Jul 28 12:30:06 2018
GPGPU-Sim uArch: cycles simulated: 698813  inst.: 40504222 (ipc=23.5) sim_rate=56100 (inst/sec) elapsed = 0:0:12:02 / Sat Jul 28 12:30:07 2018
GPGPU-Sim uArch: cycles simulated: 699813  inst.: 40519777 (ipc=23.5) sim_rate=56043 (inst/sec) elapsed = 0:0:12:03 / Sat Jul 28 12:30:08 2018
GPGPU-Sim PTX: 41600000 instructions simulated : ctaid=(0,21,0) tid=(0,12,0)
GPGPU-Sim uArch: cycles simulated: 701313  inst.: 40542965 (ipc=23.4) sim_rate=55998 (inst/sec) elapsed = 0:0:12:04 / Sat Jul 28 12:30:09 2018
GPGPU-Sim uArch: cycles simulated: 702313  inst.: 40558426 (ipc=23.3) sim_rate=55942 (inst/sec) elapsed = 0:0:12:05 / Sat Jul 28 12:30:10 2018
GPGPU-Sim uArch: cycles simulated: 703813  inst.: 40581721 (ipc=23.2) sim_rate=55897 (inst/sec) elapsed = 0:0:12:06 / Sat Jul 28 12:30:11 2018
GPGPU-Sim uArch: cycles simulated: 704813  inst.: 40597145 (ipc=23.1) sim_rate=55842 (inst/sec) elapsed = 0:0:12:07 / Sat Jul 28 12:30:12 2018
GPGPU-Sim uArch: cycles simulated: 706313  inst.: 40620332 (ipc=23.1) sim_rate=55797 (inst/sec) elapsed = 0:0:12:08 / Sat Jul 28 12:30:13 2018
GPGPU-Sim PTX: 41700000 instructions simulated : ctaid=(0,24,0) tid=(0,4,0)
GPGPU-Sim uArch: cycles simulated: 707313  inst.: 40635870 (ipc=23.0) sim_rate=55741 (inst/sec) elapsed = 0:0:12:09 / Sat Jul 28 12:30:14 2018
GPGPU-Sim uArch: cycles simulated: 708313  inst.: 40651319 (ipc=23.0) sim_rate=55686 (inst/sec) elapsed = 0:0:12:10 / Sat Jul 28 12:30:15 2018
GPGPU-Sim uArch: cycles simulated: 709813  inst.: 40674591 (ipc=22.9) sim_rate=55642 (inst/sec) elapsed = 0:0:12:11 / Sat Jul 28 12:30:16 2018
GPGPU-Sim uArch: cycles simulated: 711313  inst.: 40697750 (ipc=22.8) sim_rate=55598 (inst/sec) elapsed = 0:0:12:12 / Sat Jul 28 12:30:17 2018
GPGPU-Sim uArch: cycles simulated: 712813  inst.: 40720951 (ipc=22.7) sim_rate=55553 (inst/sec) elapsed = 0:0:12:13 / Sat Jul 28 12:30:18 2018
GPGPU-Sim PTX: 41800000 instructions simulated : ctaid=(0,17,0) tid=(0,10,0)
GPGPU-Sim uArch: cycles simulated: 713813  inst.: 40736504 (ipc=22.7) sim_rate=55499 (inst/sec) elapsed = 0:0:12:14 / Sat Jul 28 12:30:19 2018
GPGPU-Sim uArch: cycles simulated: 715313  inst.: 40759797 (ipc=22.6) sim_rate=55455 (inst/sec) elapsed = 0:0:12:15 / Sat Jul 28 12:30:20 2018
GPGPU-Sim uArch: cycles simulated: 716813  inst.: 40783414 (ipc=22.5) sim_rate=55412 (inst/sec) elapsed = 0:0:12:16 / Sat Jul 28 12:30:21 2018
GPGPU-Sim uArch: cycles simulated: 717813  inst.: 40799159 (ipc=22.5) sim_rate=55358 (inst/sec) elapsed = 0:0:12:17 / Sat Jul 28 12:30:22 2018
GPGPU-Sim uArch: cycles simulated: 719313  inst.: 40822642 (ipc=22.4) sim_rate=55315 (inst/sec) elapsed = 0:0:12:18 / Sat Jul 28 12:30:23 2018
GPGPU-Sim PTX: 41900000 instructions simulated : ctaid=(0,24,0) tid=(0,17,0)
GPGPU-Sim uArch: cycles simulated: 720313  inst.: 40838021 (ipc=22.3) sim_rate=55261 (inst/sec) elapsed = 0:0:12:19 / Sat Jul 28 12:30:24 2018
GPGPU-Sim uArch: cycles simulated: 721813  inst.: 40861320 (ipc=22.3) sim_rate=55218 (inst/sec) elapsed = 0:0:12:20 / Sat Jul 28 12:30:25 2018
GPGPU-Sim uArch: cycles simulated: 722813  inst.: 40876804 (ipc=22.2) sim_rate=55164 (inst/sec) elapsed = 0:0:12:21 / Sat Jul 28 12:30:26 2018
GPGPU-Sim uArch: cycles simulated: 724313  inst.: 40900425 (ipc=22.2) sim_rate=55121 (inst/sec) elapsed = 0:0:12:22 / Sat Jul 28 12:30:27 2018
GPGPU-Sim uArch: cycles simulated: 725313  inst.: 40915904 (ipc=22.1) sim_rate=55068 (inst/sec) elapsed = 0:0:12:23 / Sat Jul 28 12:30:28 2018
GPGPU-Sim PTX: 42000000 instructions simulated : ctaid=(0,15,0) tid=(0,20,0)
GPGPU-Sim uArch: cycles simulated: 726813  inst.: 40939122 (ipc=22.1) sim_rate=55025 (inst/sec) elapsed = 0:0:12:24 / Sat Jul 28 12:30:29 2018
GPGPU-Sim uArch: cycles simulated: 727813  inst.: 40954537 (ipc=22.0) sim_rate=54972 (inst/sec) elapsed = 0:0:12:25 / Sat Jul 28 12:30:30 2018
GPGPU-Sim uArch: cycles simulated: 728813  inst.: 40970614 (ipc=22.0) sim_rate=54920 (inst/sec) elapsed = 0:0:12:26 / Sat Jul 28 12:30:31 2018
GPGPU-Sim uArch: cycles simulated: 730313  inst.: 40993871 (ipc=21.9) sim_rate=54878 (inst/sec) elapsed = 0:0:12:27 / Sat Jul 28 12:30:32 2018
GPGPU-Sim uArch: cycles simulated: 731313  inst.: 41009407 (ipc=21.9) sim_rate=54825 (inst/sec) elapsed = 0:0:12:28 / Sat Jul 28 12:30:33 2018
GPGPU-Sim uArch: cycles simulated: 732313  inst.: 41024847 (ipc=21.8) sim_rate=54772 (inst/sec) elapsed = 0:0:12:29 / Sat Jul 28 12:30:34 2018
GPGPU-Sim PTX: 42100000 instructions simulated : ctaid=(0,17,0) tid=(0,18,0)
GPGPU-Sim uArch: cycles simulated: 733813  inst.: 41048091 (ipc=21.8) sim_rate=54730 (inst/sec) elapsed = 0:0:12:30 / Sat Jul 28 12:30:35 2018
GPGPU-Sim uArch: cycles simulated: 735313  inst.: 41071799 (ipc=21.7) sim_rate=54689 (inst/sec) elapsed = 0:0:12:31 / Sat Jul 28 12:30:36 2018
GPGPU-Sim uArch: cycles simulated: 736313  inst.: 41087497 (ipc=21.7) sim_rate=54637 (inst/sec) elapsed = 0:0:12:32 / Sat Jul 28 12:30:37 2018
GPGPU-Sim uArch: cycles simulated: 737813  inst.: 41111004 (ipc=21.6) sim_rate=54596 (inst/sec) elapsed = 0:0:12:33 / Sat Jul 28 12:30:38 2018
GPGPU-Sim uArch: cycles simulated: 738813  inst.: 41126554 (ipc=21.6) sim_rate=54544 (inst/sec) elapsed = 0:0:12:34 / Sat Jul 28 12:30:39 2018
GPGPU-Sim PTX: 42200000 instructions simulated : ctaid=(0,23,0) tid=(0,20,0)
GPGPU-Sim uArch: cycles simulated: 739813  inst.: 41141794 (ipc=21.6) sim_rate=54492 (inst/sec) elapsed = 0:0:12:35 / Sat Jul 28 12:30:40 2018
GPGPU-Sim uArch: cycles simulated: 740813  inst.: 41156930 (ipc=21.5) sim_rate=54440 (inst/sec) elapsed = 0:0:12:36 / Sat Jul 28 12:30:41 2018
GPGPU-Sim uArch: cycles simulated: 741813  inst.: 41171897 (ipc=21.5) sim_rate=54388 (inst/sec) elapsed = 0:0:12:37 / Sat Jul 28 12:30:42 2018
GPGPU-Sim uArch: cycles simulated: 743313  inst.: 41194082 (ipc=21.4) sim_rate=54345 (inst/sec) elapsed = 0:0:12:38 / Sat Jul 28 12:30:43 2018
GPGPU-Sim uArch: cycles simulated: 744313  inst.: 41208612 (ipc=21.4) sim_rate=54293 (inst/sec) elapsed = 0:0:12:39 / Sat Jul 28 12:30:44 2018
GPGPU-Sim PTX: 42300000 instructions simulated : ctaid=(0,19,0) tid=(0,13,0)
GPGPU-Sim uArch: cycles simulated: 745813  inst.: 41230173 (ipc=21.3) sim_rate=54250 (inst/sec) elapsed = 0:0:12:40 / Sat Jul 28 12:30:45 2018
GPGPU-Sim uArch: cycles simulated: 747313  inst.: 41251552 (ipc=21.3) sim_rate=54207 (inst/sec) elapsed = 0:0:12:41 / Sat Jul 28 12:30:46 2018
GPGPU-Sim uArch: cycles simulated: 748813  inst.: 41272649 (ipc=21.2) sim_rate=54163 (inst/sec) elapsed = 0:0:12:42 / Sat Jul 28 12:30:47 2018
GPGPU-Sim uArch: cycles simulated: 750313  inst.: 41293735 (ipc=21.1) sim_rate=54120 (inst/sec) elapsed = 0:0:12:43 / Sat Jul 28 12:30:48 2018
GPGPU-Sim uArch: cycles simulated: 751813  inst.: 41314917 (ipc=21.1) sim_rate=54077 (inst/sec) elapsed = 0:0:12:44 / Sat Jul 28 12:30:49 2018
GPGPU-Sim PTX: 42400000 instructions simulated : ctaid=(0,17,0) tid=(0,30,0)
GPGPU-Sim uArch: cycles simulated: 753313  inst.: 41335905 (ipc=21.0) sim_rate=54033 (inst/sec) elapsed = 0:0:12:45 / Sat Jul 28 12:30:50 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (181032,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 754813  inst.: 41356609 (ipc=21.0) sim_rate=53990 (inst/sec) elapsed = 0:0:12:46 / Sat Jul 28 12:30:51 2018
GPGPU-Sim uArch: cycles simulated: 756313  inst.: 41377576 (ipc=20.9) sim_rate=53947 (inst/sec) elapsed = 0:0:12:47 / Sat Jul 28 12:30:52 2018
GPGPU-Sim uArch: cycles simulated: 757813  inst.: 41398353 (ipc=20.8) sim_rate=53904 (inst/sec) elapsed = 0:0:12:48 / Sat Jul 28 12:30:53 2018
GPGPU-Sim uArch: cycles simulated: 759813  inst.: 41426155 (ipc=20.8) sim_rate=53870 (inst/sec) elapsed = 0:0:12:49 / Sat Jul 28 12:30:54 2018
GPGPU-Sim PTX: 42500000 instructions simulated : ctaid=(0,18,0) tid=(0,22,0)
GPGPU-Sim uArch: cycles simulated: 761313  inst.: 41446721 (ipc=20.7) sim_rate=53826 (inst/sec) elapsed = 0:0:12:50 / Sat Jul 28 12:30:55 2018
GPGPU-Sim uArch: cycles simulated: 762813  inst.: 41466433 (ipc=20.7) sim_rate=53782 (inst/sec) elapsed = 0:0:12:51 / Sat Jul 28 12:30:56 2018
GPGPU-Sim uArch: cycles simulated: 764813  inst.: 41492476 (ipc=20.6) sim_rate=53746 (inst/sec) elapsed = 0:0:12:52 / Sat Jul 28 12:30:57 2018
GPGPU-Sim uArch: cycles simulated: 766313  inst.: 41510947 (ipc=20.5) sim_rate=53701 (inst/sec) elapsed = 0:0:12:53 / Sat Jul 28 12:30:58 2018
GPGPU-Sim PTX: 42600000 instructions simulated : ctaid=(0,19,0) tid=(0,30,0)
GPGPU-Sim uArch: cycles simulated: 767813  inst.: 41529326 (ipc=20.5) sim_rate=53655 (inst/sec) elapsed = 0:0:12:54 / Sat Jul 28 12:30:59 2018
GPGPU-Sim uArch: cycles simulated: 769813  inst.: 41553777 (ipc=20.4) sim_rate=53617 (inst/sec) elapsed = 0:0:12:55 / Sat Jul 28 12:31:00 2018
GPGPU-Sim uArch: cycles simulated: 771313  inst.: 41569779 (ipc=20.3) sim_rate=53569 (inst/sec) elapsed = 0:0:12:56 / Sat Jul 28 12:31:01 2018
GPGPU-Sim uArch: cycles simulated: 773313  inst.: 41590972 (ipc=20.2) sim_rate=53527 (inst/sec) elapsed = 0:0:12:57 / Sat Jul 28 12:31:02 2018
GPGPU-Sim uArch: cycles simulated: 774813  inst.: 41604915 (ipc=20.1) sim_rate=53476 (inst/sec) elapsed = 0:0:12:58 / Sat Jul 28 12:31:03 2018
GPGPU-Sim uArch: Shader 0 finished CTA #0 (202107,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 775813  inst.: 41612692 (ipc=20.1) sim_rate=53418 (inst/sec) elapsed = 0:0:12:59 / Sat Jul 28 12:31:04 2018
GPGPU-Sim PTX: 42700000 instructions simulated : ctaid=(0,23,0) tid=(0,27,0)
GPGPU-Sim uArch: cycles simulated: 778313  inst.: 41632090 (ipc=19.9) sim_rate=53374 (inst/sec) elapsed = 0:0:13:00 / Sat Jul 28 12:31:05 2018
GPGPU-Sim uArch: cycles simulated: 779813  inst.: 41641305 (ipc=19.8) sim_rate=53317 (inst/sec) elapsed = 0:0:13:01 / Sat Jul 28 12:31:06 2018
GPGPU-Sim uArch: cycles simulated: 780313  inst.: 41644326 (ipc=19.8) sim_rate=53253 (inst/sec) elapsed = 0:0:13:02 / Sat Jul 28 12:31:07 2018
GPGPU-Sim uArch: cycles simulated: 780813  inst.: 41647164 (ipc=19.7) sim_rate=53189 (inst/sec) elapsed = 0:0:13:03 / Sat Jul 28 12:31:08 2018
GPGPU-Sim uArch: cycles simulated: 781813  inst.: 41653033 (ipc=19.7) sim_rate=53128 (inst/sec) elapsed = 0:0:13:04 / Sat Jul 28 12:31:09 2018
GPGPU-Sim uArch: cycles simulated: 782813  inst.: 41658714 (ipc=19.6) sim_rate=53000 (inst/sec) elapsed = 0:0:13:06 / Sat Jul 28 12:31:11 2018
GPGPU-Sim uArch: cycles simulated: 784313  inst.: 41666160 (ipc=19.5) sim_rate=52943 (inst/sec) elapsed = 0:0:13:07 / Sat Jul 28 12:31:12 2018
GPGPU-Sim uArch: cycles simulated: 786813  inst.: 41677952 (ipc=19.3) sim_rate=52890 (inst/sec) elapsed = 0:0:13:08 / Sat Jul 28 12:31:13 2018
GPGPU-Sim uArch: cycles simulated: 789813  inst.: 41688066 (ipc=19.1) sim_rate=52836 (inst/sec) elapsed = 0:0:13:09 / Sat Jul 28 12:31:14 2018
GPGPU-Sim uArch: Shader 11 finished CTA #0 (221253,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (221385,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 794313  inst.: 41697190 (ipc=18.8) sim_rate=52781 (inst/sec) elapsed = 0:0:13:10 / Sat Jul 28 12:31:15 2018
GPGPU-Sim uArch: Shader 5 finished CTA #0 (221601,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (221631,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (221647,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (221660,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (221779,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (222214,572813), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 19 '_Z13fc_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z13fc_gpu_kernelPfS_S_iii' finished on shader 1.
kernel_name = _Z13fc_gpu_kernelPfS_S_iii 
kernel_launch_uid = 19 
gpu_sim_cycle = 222215
gpu_sim_insn = 4156000
gpu_ipc =      18.7026
gpu_tot_sim_cycle = 795028
gpu_tot_sim_insn = 41697549
gpu_tot_ipc =      52.4479
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 24758
gpu_stall_icnt2sh    = 129002
gpu_total_sim_rate=52781

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2744166
	L1I_total_cache_misses = 2364
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 133548, Miss = 50597, Miss_rate = 0.379, Pending_hits = 3514, Reservation_fails = 77274
	L1D_cache_core[1]: Access = 137117, Miss = 52134, Miss_rate = 0.380, Pending_hits = 3578, Reservation_fails = 104028
	L1D_cache_core[2]: Access = 136310, Miss = 51960, Miss_rate = 0.381, Pending_hits = 3672, Reservation_fails = 96936
	L1D_cache_core[3]: Access = 88257, Miss = 36235, Miss_rate = 0.411, Pending_hits = 3419, Reservation_fails = 83253
	L1D_cache_core[4]: Access = 145518, Miss = 57325, Miss_rate = 0.394, Pending_hits = 4473, Reservation_fails = 71296
	L1D_cache_core[5]: Access = 147077, Miss = 57813, Miss_rate = 0.393, Pending_hits = 4382, Reservation_fails = 129210
	L1D_cache_core[6]: Access = 98416, Miss = 41190, Miss_rate = 0.419, Pending_hits = 4403, Reservation_fails = 97275
	L1D_cache_core[7]: Access = 96717, Miss = 40332, Miss_rate = 0.417, Pending_hits = 4400, Reservation_fails = 100570
	L1D_cache_core[8]: Access = 144747, Miss = 57357, Miss_rate = 0.396, Pending_hits = 4374, Reservation_fails = 134617
	L1D_cache_core[9]: Access = 144416, Miss = 56783, Miss_rate = 0.393, Pending_hits = 4405, Reservation_fails = 136113
	L1D_cache_core[10]: Access = 96650, Miss = 40467, Miss_rate = 0.419, Pending_hits = 4273, Reservation_fails = 94342
	L1D_cache_core[11]: Access = 146074, Miss = 57370, Miss_rate = 0.393, Pending_hits = 4630, Reservation_fails = 122625
	L1D_cache_core[12]: Access = 98590, Miss = 40793, Miss_rate = 0.414, Pending_hits = 4306, Reservation_fails = 98259
	L1D_cache_core[13]: Access = 149019, Miss = 58969, Miss_rate = 0.396, Pending_hits = 4449, Reservation_fails = 130047
	L1D_cache_core[14]: Access = 145120, Miss = 56104, Miss_rate = 0.387, Pending_hits = 4535, Reservation_fails = 127240
	L1D_total_cache_accesses = 1907576
	L1D_total_cache_misses = 755429
	L1D_total_cache_miss_rate = 0.3960
	L1D_total_cache_pending_hits = 62813
	L1D_total_cache_reservation_fails = 1603085
	L1D_cache_data_port_util = 0.168
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 75442
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0059
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1071296
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65030
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 401923
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 74994
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18038
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 690399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1201162
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2741802
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2364
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15782, 15782, 15782, 15782, 15782, 15782, 11235, 11235, 10907, 10907, 10766, 10766, 10766, 10766, 10731, 10731, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 
gpgpu_n_tot_thrd_icount = 159707136
gpgpu_n_tot_w_icount = 4990848
gpgpu_n_stall_shd_mem = 2051308
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65029
gpgpu_n_mem_write_global = 715639
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5483908
gpgpu_n_store_insn = 2629226
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2209010
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2051308
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2789093	W0_Idle:1001816	W0_Scoreboard:4204239	W1:3678824	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:17962	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1169676
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 520232 {8:65029,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37393336 {40:572222,72:78129,136:65288,}
traffic_breakdown_coretomem[INST_ACC_R] = 1352 {8:169,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8843944 {136:65029,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5725112 {8:715639,}
traffic_breakdown_memtocore[INST_ACC_R] = 22984 {136:169,}
maxmrqlatency = 518 
maxdqlatency = 0 
maxmflatency = 917 
averagemflatency = 207 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 795027 
mrq_lat_table:23237 	3097 	1992 	2294 	2103 	1909 	1676 	1632 	137 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	728771 	50689 	1223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	128583 	60851 	119064 	464081 	8193 	78 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	29605 	27966 	7237 	232 	4 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	129609 	1149 	420269 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1512 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54        32        32        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:     63554     63602     58392     64480    118967    121888     59283     65344     58351     63517     46247     58357     63525     59316     64454     59266 
dram[1]:     59329     65364     64513     58402    119222    122212     63567     59344     59232     58359     46204     45243     63536     64509     58394     64459 
dram[2]:     64428     58428     63557     59329    120692    122579     63541     59274     64442     64470     57449     57404     58392     65348     58347     63531 
dram[3]:     63532     59329     64481     64513    121066    122962     58382     65353     58366     63531     57437     45322     63587     63535     64460     58394 
dram[4]:     58423     65352     58394     63556    121502    123264     59274     64423     59281     58373     57404     45252     64448     59316     64460     64512 
dram[5]:     59330     64442     64513     63558    121736    123638     63569     59332     64458     58360     46212     57439     58409     64428     58352     63537 
average row accesses per activate:
dram[0]:  2.890411  2.863945  2.931035  3.014184  3.333333  3.622642  2.908333  2.705426  2.125000  2.244275  2.470930  2.454545  2.516854  2.467033  2.771242  2.789474 
dram[1]:  2.813333  3.057971  2.737180  3.000000  3.137097  3.139344  2.536232  2.697675  2.102190  2.064286  2.462428  2.488506  2.542857  2.672619  2.761290  2.628931 
dram[2]:  2.844594  2.837838  2.891892  3.164179  3.206612  3.316239  2.692308  2.653846  2.234848  2.132353  2.425287  2.432584  2.491620  2.580460  2.821192  2.647799 
dram[3]:  2.705128  3.043478  2.833333  2.827815  3.321739  3.464286  2.604478  2.609023  2.069444  2.194030  2.566265  2.476744  2.352632  2.641176  2.807947  2.687898 
dram[4]:  2.964539  2.971631  2.859060  3.042857  3.481818  3.316239  2.852459  2.582090  2.013605  2.186567  2.381216  2.517857  2.405406  2.656805  2.556886  2.687898 
dram[5]:  2.916667  2.832215  3.094203  3.179105  3.290598  3.403509  2.679389  2.293333  2.092199  2.027586  2.586826  2.638037  2.413043  2.586207  2.729032  2.604938 
average row locality = 38078/14173 = 2.686658
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       302       299       297       297       278       274       253       255       221       224       289       297       334       334       308       310 
dram[1]:       302       300       299       298       276       273       256       254       220       221       290       299       331       333       312       306 
dram[2]:       301       298       300       296       275       276       256       251       223       222       288       299       332       333       310       307 
dram[3]:       302       298       297       299       272       276       255       252       226       224       292       294       333       333       308       308 
dram[4]:       298       297       298       298       273       275       254       254       224       223       294       291       331       333       311       308 
dram[5]:       298       300       299       298       275       276       257       252       224       224       296       294       330       334       309       308 
total reads: 27414
bank skew: 334/220 = 1.52
chip skew: 4574/4562 = 1.00
number of total write accesses:
dram[0]:       120       122       128       128       112       110        96        94        68        70       136       135       114       115       116       114 
dram[1]:       120       122       128       128       113       110        94        94        68        68       136       134       114       116       116       112 
dram[2]:       120       122       128       128       113       112        94        94        72        68       134       134       114       116       116       114 
dram[3]:       120       122       128       128       110       112        94        95        72        70       134       132       114       116       116       114 
dram[4]:       120       122       128       128       110       113        94        92        72        70       137       132       114       116       116       114 
dram[5]:       122       122       128       128       110       112        94        92        71        70       136       136       114       116       114       114 
total reads: 10664
bank skew: 137/68 = 2.01
chip skew: 1779/1773 = 1.00
average mf latency per bank:
dram[0]:        573       622       589       622       457       459       331       357       882       683     27115     27205       856       743       618       624
dram[1]:        571       619       595       604       450       453       333       332       977       607     27074     26838       953       739       626       564
dram[2]:        595       590       590       609       740       447       338       336      1035       683     27427     26782       679       829       601       539
dram[3]:        608       582       603       628       469       430       343       539      1085      1001     27724     33601       717       887       640       546
dram[4]:        579       634       612       603       455       423       332       344       882      1062     23921     27774       886       713       578       534
dram[5]:        578       625       622       605       454       429       333       338       654      1061     28533     26203       912       775       562       587
maximum mf latency per bank:
dram[0]:        619       638       653       704       629       596       765       677       424       408       712       727       728       663       837       668
dram[1]:        579       563       752       602       433       460       543       451       472       413       612       622       644       631       599       666
dram[2]:        574       651       615       719       917       543       533       723       436       488       578       629       640       688       633       642
dram[3]:        581       604       698       707       499       638       522       465       460       540       632       601       678       661       692       560
dram[4]:        549       561       696       721       581       659       815       695       485       407       559       646       655       672       710       718
dram[5]:        620       557       830       695       497       531       617       536       425       478       634       617       678       680       701       576

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=605354 n_nop=588006 n_act=2332 n_pre=2316 n_req=6350 n_rd=9144 n_write=3556 bw_util=0.04196
n_activity=59381 dram_eff=0.4277
bk0: 604a 600104i bk1: 598a 599970i bk2: 594a 599959i bk3: 594a 599953i bk4: 556a 600587i bk5: 548a 600654i bk6: 506a 601083i bk7: 510a 600833i bk8: 442a 602351i bk9: 448a 602160i bk10: 578a 600037i bk11: 594a 599222i bk12: 668a 599430i bk13: 668a 599239i bk14: 616a 599043i bk15: 620a 599155i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.138882
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=605354 n_nop=587924 n_act=2380 n_pre=2364 n_req=6343 n_rd=9140 n_write=3546 bw_util=0.04191
n_activity=59238 dram_eff=0.4283
bk0: 604a 599941i bk1: 600a 599920i bk2: 598a 599841i bk3: 596a 599843i bk4: 552a 600706i bk5: 546a 600475i bk6: 512a 601141i bk7: 508a 600900i bk8: 440a 602049i bk9: 442a 602186i bk10: 580a 599592i bk11: 598a 599741i bk12: 662a 599226i bk13: 666a 599595i bk14: 624a 599415i bk15: 612a 599280i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.129227
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=605354 n_nop=587960 n_act=2359 n_pre=2343 n_req=6346 n_rd=9134 n_write=3558 bw_util=0.04193
n_activity=59367 dram_eff=0.4276
bk0: 602a 599937i bk1: 596a 599678i bk2: 600a 600051i bk3: 592a 599569i bk4: 550a 600542i bk5: 552a 600624i bk6: 512a 601151i bk7: 502a 601016i bk8: 446a 602340i bk9: 444a 602264i bk10: 576a 599757i bk11: 598a 599573i bk12: 664a 599318i bk13: 666a 599161i bk14: 620a 599713i bk15: 614a 599238i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.138573
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=605354 n_nop=587932 n_act=2373 n_pre=2357 n_req=6346 n_rd=9138 n_write=3554 bw_util=0.04193
n_activity=59318 dram_eff=0.4279
bk0: 604a 600354i bk1: 596a 599737i bk2: 594a 599966i bk3: 598a 599733i bk4: 544a 600868i bk5: 552a 600724i bk6: 510a 601119i bk7: 504a 601007i bk8: 452a 602195i bk9: 448a 601969i bk10: 584a 600153i bk11: 588a 599601i bk12: 666a 599032i bk13: 666a 599144i bk14: 616a 599715i bk15: 616a 599212i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.132058
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=605354 n_nop=587966 n_act=2362 n_pre=2346 n_req=6340 n_rd=9124 n_write=3556 bw_util=0.04189
n_activity=59600 dram_eff=0.4255
bk0: 596a 600237i bk1: 594a 599887i bk2: 596a 600284i bk3: 596a 599722i bk4: 546a 600693i bk5: 550a 600526i bk6: 508a 601372i bk7: 508a 601050i bk8: 448a 602084i bk9: 446a 602099i bk10: 588a 599849i bk11: 582a 599654i bk12: 662a 599213i bk13: 666a 599456i bk14: 622a 599066i bk15: 616a 598802i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.142386
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=605354 n_nop=587928 n_act=2368 n_pre=2352 n_req=6353 n_rd=9148 n_write=3558 bw_util=0.04198
n_activity=59193 dram_eff=0.4293
bk0: 596a 600077i bk1: 600a 599583i bk2: 598a 600225i bk3: 596a 599747i bk4: 550a 600974i bk5: 552a 600778i bk6: 514a 601209i bk7: 504a 600822i bk8: 448a 602300i bk9: 448a 602195i bk10: 592a 599747i bk11: 588a 599719i bk12: 660a 599574i bk13: 668a 599322i bk14: 618a 599649i bk15: 616a 599059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.130643

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63207, Miss = 2282, Miss_rate = 0.036, Pending_hits = 750, Reservation_fails = 2573
L2_cache_bank[1]: Access = 63833, Miss = 2290, Miss_rate = 0.036, Pending_hits = 754, Reservation_fails = 2256
L2_cache_bank[2]: Access = 63359, Miss = 2286, Miss_rate = 0.036, Pending_hits = 754, Reservation_fails = 2336
L2_cache_bank[3]: Access = 63035, Miss = 2284, Miss_rate = 0.036, Pending_hits = 772, Reservation_fails = 2262
L2_cache_bank[4]: Access = 62911, Miss = 2285, Miss_rate = 0.036, Pending_hits = 764, Reservation_fails = 1968
L2_cache_bank[5]: Access = 61854, Miss = 2282, Miss_rate = 0.037, Pending_hits = 772, Reservation_fails = 2041
L2_cache_bank[6]: Access = 63114, Miss = 2285, Miss_rate = 0.036, Pending_hits = 747, Reservation_fails = 1567
L2_cache_bank[7]: Access = 80631, Miss = 2284, Miss_rate = 0.028, Pending_hits = 770, Reservation_fails = 2126
L2_cache_bank[8]: Access = 67561, Miss = 2283, Miss_rate = 0.034, Pending_hits = 761, Reservation_fails = 1955
L2_cache_bank[9]: Access = 63108, Miss = 2279, Miss_rate = 0.036, Pending_hits = 740, Reservation_fails = 1760
L2_cache_bank[10]: Access = 66557, Miss = 2288, Miss_rate = 0.034, Pending_hits = 761, Reservation_fails = 1965
L2_cache_bank[11]: Access = 61682, Miss = 2286, Miss_rate = 0.037, Pending_hits = 742, Reservation_fails = 2139
L2_total_cache_accesses = 780852
L2_total_cache_misses = 27414
L2_total_cache_miss_rate = 0.0351
L2_total_cache_pending_hits = 9087
L2_total_cache_reservation_fails = 24948
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30307
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9046
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25676
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23861
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 713927
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1712
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 25
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1087
L2_cache_data_port_util = 0.120
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1041674
icnt_total_pkts_simt_to_mem=1770484
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 23.0578
	minimum = 6
	maximum = 186
Network latency average = 14.2942
	minimum = 6
	maximum = 163
Slowest packet = 736393
Flit latency average = 15.5742
	minimum = 6
	maximum = 162
Slowest flit = 1532936
Fragmentation average = 0.000187129
	minimum = 0
	maximum = 74
Injected packet rate average = 0.138055
	minimum = 0.0744864 (at node 3)
	maximum = 0.221331 (at node 22)
Accepted packet rate average = 0.138055
	minimum = 0.0744864 (at node 3)
	maximum = 0.221331 (at node 22)
Injected flit rate average = 0.214159
	minimum = 0.146489 (at node 3)
	maximum = 0.293455 (at node 4)
Accepted flit rate average= 0.214159
	minimum = 0.0844227 (at node 3)
	maximum = 0.437338 (at node 22)
Injected packet length average = 1.55126
Accepted packet length average = 1.55126
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 15.0096 (19 samples)
	minimum = 6 (19 samples)
	maximum = 99.9474 (19 samples)
Network latency average = 12.0314 (19 samples)
	minimum = 6 (19 samples)
	maximum = 90.8947 (19 samples)
Flit latency average = 11.1241 (19 samples)
	minimum = 6 (19 samples)
	maximum = 87.7368 (19 samples)
Fragmentation average = 0.00685266 (19 samples)
	minimum = 0 (19 samples)
	maximum = 36.3158 (19 samples)
Injected packet rate average = 0.0361074 (19 samples)
	minimum = 0.0208931 (19 samples)
	maximum = 0.0631508 (19 samples)
Accepted packet rate average = 0.0361074 (19 samples)
	minimum = 0.0208931 (19 samples)
	maximum = 0.0631508 (19 samples)
Injected flit rate average = 0.0786074 (19 samples)
	minimum = 0.0454806 (19 samples)
	maximum = 0.157147 (19 samples)
Accepted flit rate average = 0.0786074 (19 samples)
	minimum = 0.0406283 (19 samples)
	maximum = 0.15192 (19 samples)
Injected packet size average = 2.17705 (19 samples)
Accepted packet size average = 2.17705 (19 samples)
Hops average = 1 (19 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 10 sec (790 sec)
gpgpu_simulation_rate = 52781 (inst/sec)
gpgpu_simulation_rate = 1006 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x4043e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (1,1,1) blockDim = (512,1,1) 
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 20 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,795028)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1029,795028), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 20 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 1.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 20 
gpu_sim_cycle = 1030
gpu_sim_insn = 17120
gpu_ipc =      16.6214
gpu_tot_sim_cycle = 796058
gpu_tot_sim_insn = 41714669
gpu_tot_ipc =      52.4015
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 24758
gpu_stall_icnt2sh    = 129002
gpu_total_sim_rate=52803

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2744470
	L1I_total_cache_misses = 2380
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 133548, Miss = 50597, Miss_rate = 0.379, Pending_hits = 3514, Reservation_fails = 77274
	L1D_cache_core[1]: Access = 137165, Miss = 52150, Miss_rate = 0.380, Pending_hits = 3578, Reservation_fails = 104028
	L1D_cache_core[2]: Access = 136310, Miss = 51960, Miss_rate = 0.381, Pending_hits = 3672, Reservation_fails = 96936
	L1D_cache_core[3]: Access = 88257, Miss = 36235, Miss_rate = 0.411, Pending_hits = 3419, Reservation_fails = 83253
	L1D_cache_core[4]: Access = 145518, Miss = 57325, Miss_rate = 0.394, Pending_hits = 4473, Reservation_fails = 71296
	L1D_cache_core[5]: Access = 147077, Miss = 57813, Miss_rate = 0.393, Pending_hits = 4382, Reservation_fails = 129210
	L1D_cache_core[6]: Access = 98416, Miss = 41190, Miss_rate = 0.419, Pending_hits = 4403, Reservation_fails = 97275
	L1D_cache_core[7]: Access = 96717, Miss = 40332, Miss_rate = 0.417, Pending_hits = 4400, Reservation_fails = 100570
	L1D_cache_core[8]: Access = 144747, Miss = 57357, Miss_rate = 0.396, Pending_hits = 4374, Reservation_fails = 134617
	L1D_cache_core[9]: Access = 144416, Miss = 56783, Miss_rate = 0.393, Pending_hits = 4405, Reservation_fails = 136113
	L1D_cache_core[10]: Access = 96650, Miss = 40467, Miss_rate = 0.419, Pending_hits = 4273, Reservation_fails = 94342
	L1D_cache_core[11]: Access = 146074, Miss = 57370, Miss_rate = 0.393, Pending_hits = 4630, Reservation_fails = 122625
	L1D_cache_core[12]: Access = 98590, Miss = 40793, Miss_rate = 0.414, Pending_hits = 4306, Reservation_fails = 98259
	L1D_cache_core[13]: Access = 149019, Miss = 58969, Miss_rate = 0.396, Pending_hits = 4449, Reservation_fails = 130047
	L1D_cache_core[14]: Access = 145120, Miss = 56104, Miss_rate = 0.387, Pending_hits = 4535, Reservation_fails = 127240
	L1D_total_cache_accesses = 1907624
	L1D_total_cache_misses = 755445
	L1D_total_cache_miss_rate = 0.3960
	L1D_total_cache_pending_hits = 62813
	L1D_total_cache_reservation_fails = 1603085
	L1D_cache_data_port_util = 0.168
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 75506
	L1C_total_cache_misses = 448
	L1C_total_cache_miss_rate = 0.0059
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1071312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55611
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65046
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 401923
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75058
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 448
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 690399
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1201162
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2742090
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2380
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15782, 15782, 15782, 15782, 15782, 15782, 11235, 11235, 10907, 10907, 10766, 10766, 10766, 10766, 10731, 10731, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 
gpgpu_n_tot_thrd_icount = 159725568
gpgpu_n_tot_w_icount = 4991424
gpgpu_n_stall_shd_mem = 2051308
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65045
gpgpu_n_mem_write_global = 715655
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 15
gpgpu_n_load_insn  = 5484908
gpgpu_n_store_insn = 2629726
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2211022
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2051308
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2789162	W0_Idle:1002617	W0_Scoreboard:4204881	W1:3678824	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84482	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38162	W17:6	W18:0	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:0	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1170226
traffic_breakdown_coretomem[CONST_ACC_R] = 120 {8:15,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 520360 {8:65045,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37395512 {40:572222,72:78129,136:65304,}
traffic_breakdown_coretomem[INST_ACC_R] = 1360 {8:170,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1080 {72:15,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8846120 {136:65045,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5725240 {8:715655,}
traffic_breakdown_memtocore[INST_ACC_R] = 23120 {136:170,}
maxmrqlatency = 518 
maxdqlatency = 0 
maxmflatency = 917 
averagemflatency = 207 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 796057 
mrq_lat_table:23250 	3099 	1992 	2296 	2103 	1909 	1676 	1632 	137 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	728787 	50705 	1223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	128614 	60853 	119064 	464081 	8193 	78 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	29614 	27973 	7237 	232 	4 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	129609 	1149 	420285 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1514 	65 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54        32        32        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:     63554     63602     58392     64480    118967    121888     59283     65344     58351     63517     46247     58357     63525     59316     64454     59266 
dram[1]:     59329     65364     64513     58402    119222    122212     63567     59344     59232     58359     46204     45243     63536     64509     58394     64459 
dram[2]:     64428     58428     63557     59329    120692    122579     63541     59274     64442     64470     57449     57404     58392     65348     58347     63531 
dram[3]:     63532     59329     64481     64513    121066    122962     58382     65353     58366     63531     57437     45322     63587     63535     64460     58394 
dram[4]:     58423     65352     58394     63556    121502    123264     59274     64423     59281     58373     57404     45252     64448     59316     64460     64512 
dram[5]:     59330     64442     64513     63558    121736    123638     63569     59332     64458     58360     46212     57439     58409     64428     58352     63537 
average row accesses per activate:
dram[0]:  2.890411  2.863945  2.931035  3.014184  3.333333  3.622642  2.908333  2.705426  2.125000  2.244275  2.468208  2.454545  2.516854  2.467033  2.771242  2.789474 
dram[1]:  2.801325  3.057971  2.737180  3.000000  3.137097  3.139344  2.536232  2.697675  2.102190  2.064286  2.459770  2.488506  2.542857  2.672619  2.761290  2.628931 
dram[2]:  2.844594  2.837838  2.891892  3.164179  3.206612  3.316239  2.692308  2.653846  2.234848  2.132353  2.422857  2.432584  2.491620  2.580460  2.821192  2.647799 
dram[3]:  2.705128  3.043478  2.833333  2.827815  3.321739  3.464286  2.604478  2.609023  2.069444  2.194030  2.562874  2.476744  2.352632  2.641176  2.807947  2.687898 
dram[4]:  2.964539  2.971631  2.859060  3.042857  3.481818  3.316239  2.852459  2.582090  2.013605  2.186567  2.379121  2.514793  2.405406  2.656805  2.556886  2.687898 
dram[5]:  2.916667  2.832215  3.094203  3.179105  3.290598  3.403509  2.679389  2.293333  2.092199  2.027586  2.583333  2.634146  2.413043  2.586207  2.729032  2.604938 
average row locality = 38095/14182 = 2.686152
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       302       299       297       297       278       274       253       255       221       224       291       297       334       334       308       310 
dram[1]:       303       300       299       298       276       273       256       254       220       221       292       299       331       333       312       306 
dram[2]:       301       298       300       296       275       276       256       251       223       222       290       299       332       333       310       307 
dram[3]:       302       298       297       299       272       276       255       252       226       224       294       294       333       333       308       308 
dram[4]:       298       297       298       298       273       275       254       254       224       223       296       293       331       333       311       308 
dram[5]:       298       300       299       298       275       276       257       252       224       224       298       296       330       334       309       308 
total reads: 27431
bank skew: 334/220 = 1.52
chip skew: 4578/4566 = 1.00
number of total write accesses:
dram[0]:       120       122       128       128       112       110        96        94        68        70       136       135       114       115       116       114 
dram[1]:       120       122       128       128       113       110        94        94        68        68       136       134       114       116       116       112 
dram[2]:       120       122       128       128       113       112        94        94        72        68       134       134       114       116       116       114 
dram[3]:       120       122       128       128       110       112        94        95        72        70       134       132       114       116       116       114 
dram[4]:       120       122       128       128       110       113        94        92        72        70       137       132       114       116       116       114 
dram[5]:       122       122       128       128       110       112        94        92        71        70       136       136       114       116       114       114 
total reads: 10664
bank skew: 137/68 = 2.01
chip skew: 1779/1773 = 1.00
average mf latency per bank:
dram[0]:        573       622       589       622       457       459       331       357       882       683     26990     27205       856       743       618       624
dram[1]:        569       619       595       604       450       453       333       332       977       607     26950     26838       953       739       626       564
dram[2]:        595       590       590       609       740       447       338       336      1035       683     27299     26782       679       829       601       539
dram[3]:        608       582       603       628       469       430       343       539      1085      1001     27596     33601       717       887       640       546
dram[4]:        579       634       612       603       455       423       332       344       882      1062     23812     27645       886       713       578       534
dram[5]:        578       625       622       605       454       429       333       338       654      1061     28404     26084       912       775       562       587
maximum mf latency per bank:
dram[0]:        619       638       653       704       629       596       765       677       424       408       712       727       728       663       837       668
dram[1]:        579       563       752       602       433       460       543       451       472       413       612       622       644       631       599       666
dram[2]:        574       651       615       719       917       543       533       723       436       488       578       629       640       688       633       642
dram[3]:        581       604       698       707       499       638       522       465       460       540       632       601       678       661       692       560
dram[4]:        549       561       696       721       581       659       815       695       485       407       559       646       655       672       710       718
dram[5]:        620       557       830       695       497       531       617       536       425       478       634       617       678       680       701       576

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=606138 n_nop=588784 n_act=2333 n_pre=2317 n_req=6352 n_rd=9148 n_write=3556 bw_util=0.04192
n_activity=59404 dram_eff=0.4277
bk0: 604a 600887i bk1: 598a 600753i bk2: 594a 600742i bk3: 594a 600738i bk4: 556a 601372i bk5: 548a 601439i bk6: 506a 601868i bk7: 510a 601618i bk8: 442a 603136i bk9: 448a 602945i bk10: 582a 600806i bk11: 594a 600005i bk12: 668a 600213i bk13: 668a 600022i bk14: 616a 599826i bk15: 620a 599938i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.138703
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=606138 n_nop=588698 n_act=2382 n_pre=2366 n_req=6346 n_rd=9146 n_write=3546 bw_util=0.04188
n_activity=59276 dram_eff=0.4282
bk0: 606a 600713i bk1: 600a 600702i bk2: 598a 600624i bk3: 596a 600626i bk4: 552a 601490i bk5: 546a 601259i bk6: 512a 601926i bk7: 508a 601685i bk8: 440a 602834i bk9: 442a 602971i bk10: 584a 600361i bk11: 598a 600524i bk12: 662a 600010i bk13: 666a 600379i bk14: 624a 600199i bk15: 612a 600064i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.12906
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=606138 n_nop=588738 n_act=2360 n_pre=2344 n_req=6348 n_rd=9138 n_write=3558 bw_util=0.04189
n_activity=59390 dram_eff=0.4275
bk0: 602a 600721i bk1: 596a 600462i bk2: 600a 600835i bk3: 592a 600353i bk4: 550a 601326i bk5: 552a 601408i bk6: 512a 601935i bk7: 502a 601800i bk8: 446a 603124i bk9: 444a 603048i bk10: 580a 600526i bk11: 598a 600356i bk12: 664a 600102i bk13: 666a 599945i bk14: 620a 600497i bk15: 614a 600022i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.138394
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=606138 n_nop=588710 n_act=2374 n_pre=2358 n_req=6348 n_rd=9142 n_write=3554 bw_util=0.04189
n_activity=59341 dram_eff=0.4279
bk0: 604a 601138i bk1: 596a 600521i bk2: 594a 600750i bk3: 598a 600517i bk4: 544a 601652i bk5: 552a 601508i bk6: 510a 601903i bk7: 504a 601792i bk8: 452a 602980i bk9: 448a 602754i bk10: 588a 600922i bk11: 588a 600384i bk12: 666a 599815i bk13: 666a 599927i bk14: 616a 600498i bk15: 616a 599996i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.131887
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=606138 n_nop=588738 n_act=2364 n_pre=2348 n_req=6344 n_rd=9132 n_write=3556 bw_util=0.04187
n_activity=59642 dram_eff=0.4255
bk0: 596a 601021i bk1: 594a 600671i bk2: 596a 601068i bk3: 596a 600506i bk4: 546a 601477i bk5: 550a 601310i bk6: 508a 602156i bk7: 508a 601834i bk8: 448a 602869i bk9: 446a 602885i bk10: 592a 600617i bk11: 586a 600420i bk12: 662a 599995i bk13: 666a 600238i bk14: 622a 599849i bk15: 616a 599586i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.142222
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=606138 n_nop=588700 n_act=2370 n_pre=2354 n_req=6357 n_rd=9156 n_write=3558 bw_util=0.04195
n_activity=59239 dram_eff=0.4292
bk0: 596a 600861i bk1: 600a 600367i bk2: 598a 601009i bk3: 596a 600531i bk4: 550a 601758i bk5: 552a 601562i bk6: 514a 601993i bk7: 504a 601606i bk8: 448a 603085i bk9: 448a 602980i bk10: 596a 600516i bk11: 592a 600487i bk12: 660a 600356i bk13: 668a 600105i bk14: 618a 600433i bk15: 616a 599843i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.130474

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63211, Miss = 2284, Miss_rate = 0.036, Pending_hits = 750, Reservation_fails = 2573
L2_cache_bank[1]: Access = 63833, Miss = 2290, Miss_rate = 0.036, Pending_hits = 754, Reservation_fails = 2256
L2_cache_bank[2]: Access = 63364, Miss = 2289, Miss_rate = 0.036, Pending_hits = 754, Reservation_fails = 2336
L2_cache_bank[3]: Access = 63035, Miss = 2284, Miss_rate = 0.036, Pending_hits = 772, Reservation_fails = 2262
L2_cache_bank[4]: Access = 62915, Miss = 2287, Miss_rate = 0.036, Pending_hits = 764, Reservation_fails = 1968
L2_cache_bank[5]: Access = 61854, Miss = 2282, Miss_rate = 0.037, Pending_hits = 772, Reservation_fails = 2041
L2_cache_bank[6]: Access = 63118, Miss = 2287, Miss_rate = 0.036, Pending_hits = 747, Reservation_fails = 1567
L2_cache_bank[7]: Access = 80631, Miss = 2284, Miss_rate = 0.028, Pending_hits = 770, Reservation_fails = 2126
L2_cache_bank[8]: Access = 67565, Miss = 2285, Miss_rate = 0.034, Pending_hits = 761, Reservation_fails = 1955
L2_cache_bank[9]: Access = 63112, Miss = 2281, Miss_rate = 0.036, Pending_hits = 740, Reservation_fails = 1760
L2_cache_bank[10]: Access = 66561, Miss = 2290, Miss_rate = 0.034, Pending_hits = 761, Reservation_fails = 1965
L2_cache_bank[11]: Access = 61686, Miss = 2288, Miss_rate = 0.037, Pending_hits = 742, Reservation_fails = 2139
L2_total_cache_accesses = 780885
L2_total_cache_misses = 27431
L2_total_cache_miss_rate = 0.0351
L2_total_cache_pending_hits = 9087
L2_total_cache_reservation_fails = 24948
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30307
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9046
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25692
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23861
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 1
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 1
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 713943
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1712
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 104
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 40
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 26
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1087
L2_cache_data_port_util = 0.119
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1041775
icnt_total_pkts_simt_to_mem=1770581
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.75758
	minimum = 6
	maximum = 18
Network latency average = 8.65152
	minimum = 6
	maximum = 18
Slowest packet = 1561746
Flit latency average = 7.08586
	minimum = 6
	maximum = 14
Slowest flit = 2812300
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00237325
	minimum = 0 (at node 0)
	maximum = 0.0320388 (at node 1)
Accepted packet rate average = 0.00237325
	minimum = 0 (at node 0)
	maximum = 0.0320388 (at node 1)
Injected flit rate average = 0.00711974
	minimum = 0 (at node 0)
	maximum = 0.0941748 (at node 1)
Accepted flit rate average= 0.00711974
	minimum = 0 (at node 0)
	maximum = 0.0980583 (at node 1)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.697 (20 samples)
	minimum = 6 (20 samples)
	maximum = 95.85 (20 samples)
Network latency average = 11.8624 (20 samples)
	minimum = 6 (20 samples)
	maximum = 87.25 (20 samples)
Flit latency average = 10.9222 (20 samples)
	minimum = 6 (20 samples)
	maximum = 84.05 (20 samples)
Fragmentation average = 0.00651003 (20 samples)
	minimum = 0 (20 samples)
	maximum = 34.5 (20 samples)
Injected packet rate average = 0.0344207 (20 samples)
	minimum = 0.0198485 (20 samples)
	maximum = 0.0615952 (20 samples)
Accepted packet rate average = 0.0344207 (20 samples)
	minimum = 0.0198485 (20 samples)
	maximum = 0.0615952 (20 samples)
Injected flit rate average = 0.075033 (20 samples)
	minimum = 0.0432065 (20 samples)
	maximum = 0.153999 (20 samples)
Accepted flit rate average = 0.075033 (20 samples)
	minimum = 0.0385969 (20 samples)
	maximum = 0.149227 (20 samples)
Injected packet size average = 2.17988 (20 samples)
Accepted packet size average = 2.17988 (20 samples)
Hops average = 1 (20 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 10 sec (790 sec)
gpgpu_simulation_rate = 52803 (inst/sec)
gpgpu_simulation_rate = 1007 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 2 bind to kernel 21 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,796058)
GPGPU-Sim uArch: Shader 3 bind to kernel 21 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,796058)
GPGPU-Sim PTX: 42800000 instructions simulated : ctaid=(0,0,0) tid=(113,0,0)
GPGPU-Sim uArch: cycles simulated: 799058  inst.: 41763157 (ipc=16.2) sim_rate=52797 (inst/sec) elapsed = 0:0:13:11 / Sat Jul 28 12:31:16 2018
GPGPU-Sim uArch: Shader 3 finished CTA #0 (4542,796058), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 21 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (4558,796058), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 21 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' finished on shader 2.
kernel_name = _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ 
kernel_launch_uid = 21 
gpu_sim_cycle = 4559
gpu_sim_insn = 74850
gpu_ipc =      16.4181
gpu_tot_sim_cycle = 800617
gpu_tot_sim_insn = 41789519
gpu_tot_ipc =      52.1966
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 24758
gpu_stall_icnt2sh    = 129002
gpu_total_sim_rate=52831

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2746130
	L1I_total_cache_misses = 2584
	L1I_total_cache_miss_rate = 0.0009
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 133548, Miss = 50597, Miss_rate = 0.379, Pending_hits = 3514, Reservation_fails = 77274
	L1D_cache_core[1]: Access = 137165, Miss = 52150, Miss_rate = 0.380, Pending_hits = 3578, Reservation_fails = 104028
	L1D_cache_core[2]: Access = 136350, Miss = 51985, Miss_rate = 0.381, Pending_hits = 3687, Reservation_fails = 96936
	L1D_cache_core[3]: Access = 88280, Miss = 36250, Miss_rate = 0.411, Pending_hits = 3427, Reservation_fails = 83253
	L1D_cache_core[4]: Access = 145518, Miss = 57325, Miss_rate = 0.394, Pending_hits = 4473, Reservation_fails = 71296
	L1D_cache_core[5]: Access = 147077, Miss = 57813, Miss_rate = 0.393, Pending_hits = 4382, Reservation_fails = 129210
	L1D_cache_core[6]: Access = 98416, Miss = 41190, Miss_rate = 0.419, Pending_hits = 4403, Reservation_fails = 97275
	L1D_cache_core[7]: Access = 96717, Miss = 40332, Miss_rate = 0.417, Pending_hits = 4400, Reservation_fails = 100570
	L1D_cache_core[8]: Access = 144747, Miss = 57357, Miss_rate = 0.396, Pending_hits = 4374, Reservation_fails = 134617
	L1D_cache_core[9]: Access = 144416, Miss = 56783, Miss_rate = 0.393, Pending_hits = 4405, Reservation_fails = 136113
	L1D_cache_core[10]: Access = 96650, Miss = 40467, Miss_rate = 0.419, Pending_hits = 4273, Reservation_fails = 94342
	L1D_cache_core[11]: Access = 146074, Miss = 57370, Miss_rate = 0.393, Pending_hits = 4630, Reservation_fails = 122625
	L1D_cache_core[12]: Access = 98590, Miss = 40793, Miss_rate = 0.414, Pending_hits = 4306, Reservation_fails = 98259
	L1D_cache_core[13]: Access = 149019, Miss = 58969, Miss_rate = 0.396, Pending_hits = 4449, Reservation_fails = 130047
	L1D_cache_core[14]: Access = 145120, Miss = 56104, Miss_rate = 0.387, Pending_hits = 4535, Reservation_fails = 127240
	L1D_total_cache_accesses = 1907687
	L1D_total_cache_misses = 755485
	L1D_total_cache_miss_rate = 0.3960
	L1D_total_cache_pending_hits = 62836
	L1D_total_cache_reservation_fails = 1603085
	L1D_cache_data_port_util = 0.168
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 75913
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1071312
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55634
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65061
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 401923
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75440
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 690424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1201162
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2743546
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2584
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15782, 15782, 15782, 15782, 15782, 15782, 11235, 11235, 10907, 10907, 10766, 10766, 10766, 10766, 10731, 10731, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 
gpgpu_n_tot_thrd_icount = 159810272
gpgpu_n_tot_w_icount = 4994071
gpgpu_n_stall_shd_mem = 2051308
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65060
gpgpu_n_mem_write_global = 715680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 5485721
gpgpu_n_store_insn = 2630526
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2223846
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2051308
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2789387	W0_Idle:1010233	W0_Scoreboard:4212623	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:0	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1172619
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 520480 {8:65060,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37398912 {40:572222,72:78129,136:65329,}
traffic_breakdown_coretomem[INST_ACC_R] = 1488 {8:186,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8848160 {136:65060,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5725440 {8:715680,}
traffic_breakdown_memtocore[INST_ACC_R] = 25296 {136:186,}
maxmrqlatency = 518 
maxdqlatency = 0 
maxmflatency = 917 
averagemflatency = 207 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 800616 
mrq_lat_table:23287 	3105 	2006 	2310 	2104 	1910 	1676 	1632 	137 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	728788 	50746 	1223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	128663 	60862 	119064 	464081 	8193 	78 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	29627 	27977 	7237 	232 	4 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	129609 	1149 	420310 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1515 	68 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54        32        32        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:     63554     63602     58392     64480    118967    121888     59283     65344     58351     63517     46247     58357     63525     59316     64454     59266 
dram[1]:     59329     65364     64513     58402    119222    122212     63567     59344     59232     58359     46204     45243     63536     64509     58394     64459 
dram[2]:     64428     58428     63557     59329    120692    122579     63541     59274     64442     64470     57449     57404     58392     65348     58347     63531 
dram[3]:     63532     59329     64481     64513    121066    122962     58382     65353     58366     63531     57437     45322     63587     63535     64460     58394 
dram[4]:     58423     65352     58394     63556    121502    123264     59274     64423     59281     58373     57404     45252     64448     59316     64460     64512 
dram[5]:     59330     64442     64513     63558    121736    123638     63569     59332     64458     58360     46212     57439     58409     64428     58352     63537 
average row accesses per activate:
dram[0]:  2.877551  2.858108  2.931035  3.014184  3.333333  3.622642  2.908333  2.705426  2.125000  2.244275  2.468208  2.454545  2.530726  2.475410  2.771242  2.789474 
dram[1]:  2.801325  3.035714  2.737180  3.000000  3.137097  3.139344  2.536232  2.697675  2.102190  2.064286  2.459770  2.488506  2.551136  2.680473  2.761290  2.628931 
dram[2]:  2.844594  2.820000  2.891892  3.164179  3.206612  3.316239  2.692308  2.653846  2.234848  2.132353  2.422857  2.432584  2.500000  2.588571  2.821192  2.647799 
dram[3]:  2.705128  3.035971  2.833333  2.827815  3.321739  3.464286  2.604478  2.609023  2.069444  2.194030  2.562874  2.476744  2.361257  2.660819  2.807947  2.687898 
dram[4]:  2.964539  2.964789  2.859060  3.042857  3.481818  3.316239  2.852459  2.582090  2.013605  2.186567  2.379121  2.514793  2.413979  2.688235  2.556886  2.687898 
dram[5]:  2.910345  2.820000  3.094203  3.179105  3.290598  3.403509  2.679389  2.293333  2.092199  2.027586  2.583333  2.634146  2.421622  2.605714  2.729032  2.604938 
average row locality = 38168/14204 = 2.687130
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       303       301       297       297       278       274       253       255       221       224       291       297       337       336       308       310 
dram[1]:       303       303       299       298       276       273       256       254       220       221       292       299       333       335       312       306 
dram[2]:       301       301       300       296       275       276       256       251       223       222       290       299       334       335       310       307 
dram[3]:       302       300       297       299       272       276       255       252       226       224       294       294       335       337       308       308 
dram[4]:       298       299       298       298       273       275       254       254       224       223       296       293       333       338       311       308 
dram[5]:       300       301       299       298       275       276       257       252       224       224       298       296       332       338       309       308 
total reads: 27479
bank skew: 338/220 = 1.54
chip skew: 4587/4575 = 1.00
number of total write accesses:
dram[0]:       120       122       128       128       112       110        96        94        68        70       136       135       116       117       116       114 
dram[1]:       120       122       128       128       113       110        94        94        68        68       136       134       116       118       116       112 
dram[2]:       120       122       128       128       113       112        94        94        72        68       134       134       116       118       116       114 
dram[3]:       120       122       128       128       110       112        94        95        72        70       134       132       116       118       116       114 
dram[4]:       120       122       128       128       110       113        94        92        72        70       137       132       116       119       116       114 
dram[5]:       122       122       128       128       110       112        94        92        71        70       136       136       116       118       114       114 
total reads: 10689
bank skew: 137/68 = 2.01
chip skew: 1783/1777 = 1.00
average mf latency per bank:
dram[0]:        573       620       589       622       457       459       331       357       882       683     26990     27205       848       737       618       624
dram[1]:        569       617       595       604       450       453       333       332       977       607     26950     26838       945       733       626       564
dram[2]:        595       586       590       609       740       447       338       336      1035       683     27299     26782       674       823       601       539
dram[3]:        608       579       603       628       469       430       343       539      1085      1001     27596     33601       712       878       640       546
dram[4]:        579       631       612       603       455       423       332       344       882      1062     23812     27645       879       703       578       534
dram[5]:        577       623       622       605       454       429       333       338       654      1061     28404     26084       905       767       562       587
maximum mf latency per bank:
dram[0]:        619       638       653       704       629       596       765       677       424       408       712       727       728       663       837       668
dram[1]:        579       563       752       602       433       460       543       451       472       413       612       622       644       631       599       666
dram[2]:        574       651       615       719       917       543       533       723       436       488       578       629       640       688       633       642
dram[3]:        581       604       698       707       499       638       522       465       460       540       632       601       678       661       692       560
dram[4]:        549       561       696       721       581       659       815       695       485       407       559       646       655       672       710       718
dram[5]:        620       557       830       695       497       531       617       536       425       478       634       617       678       680       701       576

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=609609 n_nop=592223 n_act=2337 n_pre=2321 n_req=6364 n_rd=9164 n_write=3564 bw_util=0.04176
n_activity=59535 dram_eff=0.4276
bk0: 606a 604346i bk1: 602a 604205i bk2: 594a 604211i bk3: 594a 604207i bk4: 556a 604842i bk5: 548a 604910i bk6: 506a 605340i bk7: 510a 605090i bk8: 442a 606608i bk9: 448a 606417i bk10: 582a 604278i bk11: 594a 603477i bk12: 674a 603634i bk13: 672a 603443i bk14: 616a 603297i bk15: 620a 603409i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.137952
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=609609 n_nop=592139 n_act=2386 n_pre=2370 n_req=6357 n_rd=9160 n_write=3554 bw_util=0.04171
n_activity=59403 dram_eff=0.4281
bk0: 606a 604184i bk1: 606a 604144i bk2: 598a 604092i bk3: 596a 604095i bk4: 552a 604960i bk5: 546a 604729i bk6: 512a 605396i bk7: 508a 605156i bk8: 440a 606306i bk9: 442a 606443i bk10: 584a 603834i bk11: 598a 603997i bk12: 666a 603434i bk13: 670a 603812i bk14: 624a 603669i bk15: 612a 603534i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.128384
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=609609 n_nop=592179 n_act=2364 n_pre=2348 n_req=6359 n_rd=9152 n_write=3566 bw_util=0.04173
n_activity=59518 dram_eff=0.4274
bk0: 602a 604193i bk1: 602a 603906i bk2: 600a 604303i bk3: 592a 603822i bk4: 550a 604796i bk5: 552a 604878i bk6: 512a 605405i bk7: 502a 605271i bk8: 446a 606595i bk9: 444a 606520i bk10: 580a 603999i bk11: 598a 603829i bk12: 668a 603532i bk13: 670a 603378i bk14: 620a 603967i bk15: 614a 603492i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.137639
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=609609 n_nop=592151 n_act=2377 n_pre=2361 n_req=6360 n_rd=9158 n_write=3562 bw_util=0.04173
n_activity=59474 dram_eff=0.4277
bk0: 604a 604608i bk1: 600a 603975i bk2: 594a 604219i bk3: 598a 603986i bk4: 544a 605122i bk5: 552a 604978i bk6: 510a 605373i bk7: 504a 605263i bk8: 452a 606453i bk9: 448a 606227i bk10: 588a 604395i bk11: 588a 603857i bk12: 670a 603242i bk13: 674a 603345i bk14: 616a 603968i bk15: 616a 603466i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.131184
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents
MSHR: tag=0x80570200, atomic=0 1 entries : 0x7ff997de50b0 :  mf: uid=6343499, sid03:w08, part=4, addr=0x80570200, load , size=128, unknown  status = IN_PARTITION_DRAM (800610), 

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=609609 n_nop=592175 n_act=2367 n_pre=2351 n_req=6358 n_rd=9150 n_write=3566 bw_util=0.04172
n_activity=59788 dram_eff=0.4254
bk0: 596a 604491i bk1: 598a 604125i bk2: 596a 604537i bk3: 596a 603975i bk4: 546a 604947i bk5: 550a 604780i bk6: 508a 605626i bk7: 508a 605305i bk8: 448a 606342i bk9: 446a 606358i bk10: 592a 604090i bk11: 586a 603893i bk12: 666a 603425i bk13: 676a 603622i bk14: 622a 603319i bk15: 616a 603056i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.141499
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents
MSHR: tag=0x8056fd00, atomic=0 1 entries : 0x7ff995afccf0 :  mf: uid=6343504, sid02:w14, part=5, addr=0x8056fd00, load , size=128, unknown  status = IN_PARTITION_DRAM (800616), 

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=609609 n_nop=592138 n_act=2374 n_pre=2358 n_req=6370 n_rd=9173 n_write=3566 bw_util=0.04179
n_activity=59380 dram_eff=0.4291
bk0: 600a 604314i bk1: 602a 603824i bk2: 598a 604477i bk3: 596a 604001i bk4: 550a 605228i bk5: 552a 605032i bk6: 514a 605463i bk7: 504a 605077i bk8: 448a 606557i bk9: 448a 606453i bk10: 596a 603989i bk11: 592a 603960i bk12: 663a 603792i bk13: 676a 603523i bk14: 618a 603903i bk15: 616a 603314i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.12977

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63216, Miss = 2288, Miss_rate = 0.036, Pending_hits = 751, Reservation_fails = 2573
L2_cache_bank[1]: Access = 63837, Miss = 2294, Miss_rate = 0.036, Pending_hits = 754, Reservation_fails = 2256
L2_cache_bank[2]: Access = 63366, Miss = 2291, Miss_rate = 0.036, Pending_hits = 754, Reservation_fails = 2336
L2_cache_bank[3]: Access = 63042, Miss = 2289, Miss_rate = 0.036, Pending_hits = 774, Reservation_fails = 2262
L2_cache_bank[4]: Access = 62917, Miss = 2289, Miss_rate = 0.036, Pending_hits = 764, Reservation_fails = 1968
L2_cache_bank[5]: Access = 61861, Miss = 2287, Miss_rate = 0.037, Pending_hits = 774, Reservation_fails = 2041
L2_cache_bank[6]: Access = 63120, Miss = 2289, Miss_rate = 0.036, Pending_hits = 747, Reservation_fails = 1567
L2_cache_bank[7]: Access = 80639, Miss = 2290, Miss_rate = 0.028, Pending_hits = 772, Reservation_fails = 2126
L2_cache_bank[8]: Access = 67567, Miss = 2287, Miss_rate = 0.034, Pending_hits = 761, Reservation_fails = 1955
L2_cache_bank[9]: Access = 63121, Miss = 2288, Miss_rate = 0.036, Pending_hits = 742, Reservation_fails = 1760
L2_cache_bank[10]: Access = 66565, Miss = 2294, Miss_rate = 0.034, Pending_hits = 761, Reservation_fails = 1965
L2_cache_bank[11]: Access = 61692, Miss = 2293, Miss_rate = 0.037, Pending_hits = 742, Reservation_fails = 2139
L2_total_cache_accesses = 780943
L2_total_cache_misses = 27479
L2_total_cache_miss_rate = 0.0352
L2_total_cache_pending_hits = 9096
L2_total_cache_reservation_fails = 24948
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30307
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9047
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25706
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23861
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 713943
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 1737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 105
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 47
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 34
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1087
L2_cache_data_port_util = 0.119
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1041961
icnt_total_pkts_simt_to_mem=1770739
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 8.9569
	minimum = 6
	maximum = 16
Network latency average = 8.43966
	minimum = 6
	maximum = 15
Slowest packet = 1561773
Flit latency average = 6.70058
	minimum = 6
	maximum = 11
Slowest flit = 2812590
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.000942377
	minimum = 0 (at node 0)
	maximum = 0.00745778 (at node 2)
Accepted packet rate average = 0.000942377
	minimum = 0 (at node 0)
	maximum = 0.00745778 (at node 2)
Injected flit rate average = 0.00279463
	minimum = 0 (at node 0)
	maximum = 0.0214959 (at node 2)
Accepted flit rate average= 0.00279463
	minimum = 0 (at node 0)
	maximum = 0.022812 (at node 2)
Injected packet length average = 2.96552
Accepted packet length average = 2.96552
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4237 (21 samples)
	minimum = 6 (21 samples)
	maximum = 92.0476 (21 samples)
Network latency average = 11.6994 (21 samples)
	minimum = 6 (21 samples)
	maximum = 83.8095 (21 samples)
Flit latency average = 10.7212 (21 samples)
	minimum = 6 (21 samples)
	maximum = 80.5714 (21 samples)
Fragmentation average = 0.00620003 (21 samples)
	minimum = 0 (21 samples)
	maximum = 32.8571 (21 samples)
Injected packet rate average = 0.0328265 (21 samples)
	minimum = 0.0189033 (21 samples)
	maximum = 0.0590172 (21 samples)
Accepted packet rate average = 0.0328265 (21 samples)
	minimum = 0.0189033 (21 samples)
	maximum = 0.0590172 (21 samples)
Injected flit rate average = 0.0715931 (21 samples)
	minimum = 0.0411491 (21 samples)
	maximum = 0.147689 (21 samples)
Accepted flit rate average = 0.0715931 (21 samples)
	minimum = 0.036759 (21 samples)
	maximum = 0.143207 (21 samples)
Injected packet size average = 2.18096 (21 samples)
Accepted packet size average = 2.18096 (21 samples)
Hops average = 1 (21 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 11 sec (791 sec)
gpgpu_simulation_rate = 52831 (inst/sec)
gpgpu_simulation_rate = 1012 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (3,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 4 bind to kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,800617)
GPGPU-Sim uArch: Shader 5 bind to kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,800617)
GPGPU-Sim uArch: Shader 6 bind to kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,800617)
GPGPU-Sim PTX: 42900000 instructions simulated : ctaid=(1,0,0) tid=(218,0,0)
GPGPU-Sim uArch: cycles simulated: 802617  inst.: 41871439 (ipc=41.0) sim_rate=52867 (inst/sec) elapsed = 0:0:13:12 / Sat Jul 28 12:31:17 2018
GPGPU-Sim PTX: 43000000 instructions simulated : ctaid=(1,0,0) tid=(26,0,0)
GPGPU-Sim PTX: 43100000 instructions simulated : ctaid=(2,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 43200000 instructions simulated : ctaid=(0,0,0) tid=(122,0,0)
GPGPU-Sim uArch: cycles simulated: 805117  inst.: 42129103 (ipc=75.5) sim_rate=53126 (inst/sec) elapsed = 0:0:13:13 / Sat Jul 28 12:31:18 2018
GPGPU-Sim PTX: 43300000 instructions simulated : ctaid=(0,0,0) tid=(58,0,0)
GPGPU-Sim PTX: 43400000 instructions simulated : ctaid=(1,0,0) tid=(90,0,0)
GPGPU-Sim PTX: 43500000 instructions simulated : ctaid=(1,0,0) tid=(90,0,0)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (6384,800617), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim PTX: 43600000 instructions simulated : ctaid=(0,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 808117  inst.: 42457135 (ipc=89.0) sim_rate=53472 (inst/sec) elapsed = 0:0:13:14 / Sat Jul 28 12:31:19 2018
GPGPU-Sim PTX: 43700000 instructions simulated : ctaid=(1,0,0) tid=(506,0,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (8511,800617), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (8610,800617), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 22 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 5.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 22 
gpu_sim_cycle = 8611
gpu_sim_insn = 692480
gpu_ipc =      80.4181
gpu_tot_sim_cycle = 809228
gpu_tot_sim_insn = 42481999
gpu_tot_ipc =      52.4969
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 24758
gpu_stall_icnt2sh    = 129287
gpu_total_sim_rate=53503

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2760830
	L1I_total_cache_misses = 2876
	L1I_total_cache_miss_rate = 0.0010
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 133548, Miss = 50597, Miss_rate = 0.379, Pending_hits = 3514, Reservation_fails = 77274
	L1D_cache_core[1]: Access = 137165, Miss = 52150, Miss_rate = 0.380, Pending_hits = 3578, Reservation_fails = 104028
	L1D_cache_core[2]: Access = 136350, Miss = 51985, Miss_rate = 0.381, Pending_hits = 3687, Reservation_fails = 96936
	L1D_cache_core[3]: Access = 88280, Miss = 36250, Miss_rate = 0.411, Pending_hits = 3427, Reservation_fails = 83253
	L1D_cache_core[4]: Access = 146822, Miss = 57761, Miss_rate = 0.393, Pending_hits = 4477, Reservation_fails = 71296
	L1D_cache_core[5]: Access = 148381, Miss = 58249, Miss_rate = 0.393, Pending_hits = 4386, Reservation_fails = 129210
	L1D_cache_core[6]: Access = 99068, Miss = 41408, Miss_rate = 0.418, Pending_hits = 4405, Reservation_fails = 97275
	L1D_cache_core[7]: Access = 96717, Miss = 40332, Miss_rate = 0.417, Pending_hits = 4400, Reservation_fails = 100570
	L1D_cache_core[8]: Access = 144747, Miss = 57357, Miss_rate = 0.396, Pending_hits = 4374, Reservation_fails = 134617
	L1D_cache_core[9]: Access = 144416, Miss = 56783, Miss_rate = 0.393, Pending_hits = 4405, Reservation_fails = 136113
	L1D_cache_core[10]: Access = 96650, Miss = 40467, Miss_rate = 0.419, Pending_hits = 4273, Reservation_fails = 94342
	L1D_cache_core[11]: Access = 146074, Miss = 57370, Miss_rate = 0.393, Pending_hits = 4630, Reservation_fails = 122625
	L1D_cache_core[12]: Access = 98590, Miss = 40793, Miss_rate = 0.414, Pending_hits = 4306, Reservation_fails = 98259
	L1D_cache_core[13]: Access = 149019, Miss = 58969, Miss_rate = 0.396, Pending_hits = 4449, Reservation_fails = 130047
	L1D_cache_core[14]: Access = 145120, Miss = 56104, Miss_rate = 0.387, Pending_hits = 4535, Reservation_fails = 127240
	L1D_total_cache_accesses = 1910947
	L1D_total_cache_misses = 756575
	L1D_total_cache_miss_rate = 0.3959
	L1D_total_cache_pending_hits = 62846
	L1D_total_cache_reservation_fails = 1603085
	L1D_cache_data_port_util = 0.167
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 76321
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1073472
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 55644
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 65151
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 401923
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 75848
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18054
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7202
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 691424
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1201162
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2757954
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 2876
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15782, 15782, 15782, 15782, 15782, 15782, 11235, 11235, 10907, 10907, 10766, 10766, 10766, 10766, 10731, 10731, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 10414, 
gpgpu_n_tot_thrd_icount = 160642272
gpgpu_n_tot_w_icount = 5020071
gpgpu_n_stall_shd_mem = 2052568
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 65150
gpgpu_n_mem_write_global = 716680
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 5517721
gpgpu_n_store_insn = 2662526
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2236902
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2052568
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2789971	W0_Idle:1019934	W0_Scoreboard:4223378	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:0	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1198619
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 521200 {8:65150,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 37534912 {40:572222,72:78129,136:66329,}
traffic_breakdown_coretomem[INST_ACC_R] = 1656 {8:207,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 8860400 {136:65150,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5733440 {8:716680,}
traffic_breakdown_memtocore[INST_ACC_R] = 28152 {136:207,}
maxmrqlatency = 518 
maxdqlatency = 0 
maxmflatency = 917 
averagemflatency = 207 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 809227 
mrq_lat_table:23903 	3202 	2492 	2576 	2457 	2172 	1707 	1632 	137 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	728788 	51836 	1223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	129454 	61176 	119070 	464081 	8193 	78 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	29661 	27994 	7257 	251 	4 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	129609 	1149 	421310 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1515 	82 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        36 
dram[2]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        40 
dram[3]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54        32        32        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:     63554     63602     58392     64480    118967    121888     59283     65344     58351     63517     46247     58357     63525     59316     64454     59266 
dram[1]:     59329     65364     64513     58402    119222    122212     63567     59344     59232     58359     46204     45243     63536     64509     58394     64459 
dram[2]:     64428     58428     63557     59329    120692    122579     63541     59274     64442     64470     57449     57404     58392     65348     58347     63531 
dram[3]:     63532     59329     64481     64513    121066    122962     58382     65353     58366     63531     57437     45322     63587     63535     64460     58394 
dram[4]:     58423     65352     58394     63556    121502    123264     59274     64423     59281     58373     57404     45252     64448     59316     64460     64512 
dram[5]:     59330     64442     64513     63558    121736    123638     63569     59332     64458     58360     46212     57439     58409     64428     58352     63537 
average row accesses per activate:
dram[0]:  3.290540  3.268456  3.212329  3.288732  3.333333  3.622642  2.908333  2.705426  2.125000  2.244275  2.479769  2.454545  2.530726  2.497268  3.168831  3.189543 
dram[1]:  3.210526  3.468085  3.000000  3.272727  3.137097  3.139344  2.536232  2.697675  2.102190  2.064286  2.471264  2.488506  2.573864  2.704142  3.153846  3.012500 
dram[2]:  3.246667  3.225166  3.167785  3.451852  3.206612  3.316239  2.692308  2.653846  2.234848  2.132353  2.434286  2.432584  2.522222  2.611428  3.223684  3.031250 
dram[3]:  3.088608  3.471429  3.105960  3.072368  3.321739  3.464286  2.604478  2.609023  2.069444  2.194030  2.574850  2.473989  2.382199  2.684211  3.210526  3.075949 
dram[4]:  3.384615  3.391608  3.133333  3.304965  3.481818  3.316239  2.852459  2.582090  2.013605  2.186567  2.379121  2.526627  2.435484  2.711765  2.922619  3.075949 
dram[5]:  3.328767  3.225166  3.388489  3.451852  3.290598  3.403509  2.679389  2.293333  2.092199  2.027586  2.583333  2.646342  2.443243  2.628572  3.121795  2.981595 
average row locality = 40279/14244 = 2.827787
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       335       333       323       321       278       274       253       255       221       224       291       297       337       338       340       342 
dram[1]:       336       335       325       322       276       273       256       254       220       221       292       299       335       337       344       338 
dram[2]:       335       333       326       320       275       276       256       251       223       222       290       299       336       337       342       339 
dram[3]:       336       332       323       323       272       276       255       252       226       224       294       294       337       339       340       340 
dram[4]:       332       331       324       322       273       275       254       254       224       223       296       293       335       340       343       340 
dram[5]:       332       333       325       322       275       276       257       252       224       224       298       296       334       340       341       340 
total reads: 28576
bank skew: 344/220 = 1.56
chip skew: 4769/4759 = 1.00
number of total write accesses:
dram[0]:       152       154       146       146       112       110        96        94        68        70       138       135       116       119       148       146 
dram[1]:       152       154       146       146       113       110        94        94        68        68       138       134       118       120       148       144 
dram[2]:       152       154       146       146       113       112        94        94        72        68       136       134       118       120       148       146 
dram[3]:       152       154       146       144       110       112        94        95        72        70       136       134       118       120       148       146 
dram[4]:       152       154       146       144       110       113        94        92        72        70       137       134       118       121       148       146 
dram[5]:       154       154       146       144       110       112        94        92        71        70       136       138       118       120       146       146 
total reads: 11703
bank skew: 154/68 = 2.26
chip skew: 1953/1947 = 1.00
average mf latency per bank:
dram[0]:        515       557       550       581       457       459       331       357       882       683     26864     27205       848       732       555       560
dram[1]:        511       553       554       564       450       453       333       332       977       607     26824     26838       938       728       562       507
dram[2]:        533       527       551       570       740       447       338       336      1035       683     27171     26782       669       817       540       486
dram[3]:        543       521       562       589       469       430       343       539      1085      1001     27468     33444       707       871       573       492
dram[4]:        518       565       570       566       455       423       332       344       882      1062     23812     27515       872       698       520       482
dram[5]:        518       559       580       569       454       429       333       338       654      1061     28404     25963       899       761       506       528
maximum mf latency per bank:
dram[0]:        619       638       653       704       629       596       765       677       424       408       712       727       728       663       837       668
dram[1]:        579       563       752       602       433       460       543       451       472       413       612       622       644       631       599       666
dram[2]:        574       651       615       719       917       543       533       723       436       488       578       629       640       688       633       642
dram[3]:        581       604       698       707       499       638       522       465       460       540       632       601       678       661       692       560
dram[4]:        549       561       696       721       581       659       815       695       485       407       559       646       655       672       710       718
dram[5]:        620       557       830       695       497       531       617       536       425       478       634       617       678       680       701       576

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=616165 n_nop=598071 n_act=2343 n_pre=2327 n_req=6712 n_rd=9524 n_write=3900 bw_util=0.04357
n_activity=62598 dram_eff=0.4289
bk0: 670a 610016i bk1: 666a 609935i bk2: 646a 610157i bk3: 642a 610191i bk4: 556a 611395i bk5: 548a 611465i bk6: 506a 611896i bk7: 510a 611646i bk8: 442a 613164i bk9: 448a 612973i bk10: 582a 610824i bk11: 594a 610033i bk12: 674a 610192i bk13: 676a 609962i bk14: 680a 609112i bk15: 684a 609136i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.142014
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=616165 n_nop=597977 n_act=2392 n_pre=2376 n_req=6710 n_rd=9526 n_write=3894 bw_util=0.04356
n_activity=62576 dram_eff=0.4289
bk0: 672a 609923i bk1: 670a 609905i bk2: 650a 610081i bk3: 644a 610143i bk4: 552a 611514i bk5: 546a 611284i bk6: 512a 611951i bk7: 508a 611713i bk8: 440a 612863i bk9: 442a 613000i bk10: 584a 610376i bk11: 598a 610554i bk12: 670a 609945i bk13: 674a 610331i bk14: 688a 609446i bk15: 676a 609293i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.131604
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=616165 n_nop=598013 n_act=2371 n_pre=2355 n_req=6713 n_rd=9520 n_write=3906 bw_util=0.04358
n_activity=62669 dram_eff=0.4285
bk0: 670a 609875i bk1: 666a 609697i bk2: 652a 610310i bk3: 640a 609752i bk4: 550a 611350i bk5: 552a 611433i bk6: 512a 611960i bk7: 502a 611826i bk8: 446a 613151i bk9: 444a 613076i bk10: 580a 610547i bk11: 598a 610385i bk12: 672a 610041i bk13: 674a 609876i bk14: 684a 609750i bk15: 678a 609195i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.141762
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=616165 n_nop=597983 n_act=2385 n_pre=2369 n_req=6714 n_rd=9526 n_write=3902 bw_util=0.04359
n_activity=62643 dram_eff=0.4287
bk0: 672a 610283i bk1: 664a 609799i bk2: 646a 610244i bk3: 646a 609992i bk4: 544a 611674i bk5: 552a 611531i bk6: 510a 611927i bk7: 504a 611818i bk8: 452a 613009i bk9: 448a 612783i bk10: 588a 610883i bk11: 588a 610402i bk12: 674a 609744i bk13: 678a 609857i bk14: 680a 609774i bk15: 680a 609208i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.134875
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents
MSHR: tag=0x8058c480, atomic=0 1 entries : 0x7ff981af6050 :  mf: uid=6362886, sid05:w15, part=4, addr=0x8058c480, load , size=128, unknown  status = IN_PARTITION_DRAM (809226), 

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=616165 n_nop=598014 n_act=2374 n_pre=2358 n_req=6710 n_rd=9517 n_write=3902 bw_util=0.04356
n_activity=62949 dram_eff=0.4263
bk0: 664a 610181i bk1: 662a 609949i bk2: 647a 610553i bk3: 644a 609900i bk4: 546a 611498i bk5: 550a 611333i bk6: 508a 612181i bk7: 508a 611861i bk8: 448a 612898i bk9: 446a 612915i bk10: 592a 610647i bk11: 586a 610438i bk12: 670a 609919i bk13: 680a 610146i bk14: 686a 609119i bk15: 680a 608829i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.14539
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=616165 n_nop=597981 n_act=2380 n_pre=2364 n_req=6720 n_rd=9538 n_write=3902 bw_util=0.04362
n_activity=62539 dram_eff=0.4298
bk0: 664a 610049i bk1: 666a 609610i bk2: 650a 610532i bk3: 644a 609910i bk4: 550a 611780i bk5: 552a 611587i bk6: 514a 612019i bk7: 504a 611633i bk8: 448a 613113i bk9: 448a 613009i bk10: 596a 610545i bk11: 592a 610508i bk12: 668a 610294i bk13: 680a 610026i bk14: 682a 609678i bk15: 680a 609096i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.133735

========= L2 cache stats =========
L2_cache_bank[0]: Access = 63306, Miss = 2378, Miss_rate = 0.038, Pending_hits = 751, Reservation_fails = 2573
L2_cache_bank[1]: Access = 63927, Miss = 2384, Miss_rate = 0.037, Pending_hits = 754, Reservation_fails = 2256
L2_cache_bank[2]: Access = 63461, Miss = 2384, Miss_rate = 0.038, Pending_hits = 756, Reservation_fails = 2336
L2_cache_bank[3]: Access = 63132, Miss = 2379, Miss_rate = 0.038, Pending_hits = 774, Reservation_fails = 2262
L2_cache_bank[4]: Access = 63015, Miss = 2383, Miss_rate = 0.038, Pending_hits = 768, Reservation_fails = 1968
L2_cache_bank[5]: Access = 61951, Miss = 2377, Miss_rate = 0.038, Pending_hits = 774, Reservation_fails = 2041
L2_cache_bank[6]: Access = 63218, Miss = 2383, Miss_rate = 0.038, Pending_hits = 751, Reservation_fails = 1567
L2_cache_bank[7]: Access = 80729, Miss = 2380, Miss_rate = 0.029, Pending_hits = 772, Reservation_fails = 2126
L2_cache_bank[8]: Access = 67665, Miss = 2381, Miss_rate = 0.035, Pending_hits = 763, Reservation_fails = 1955
L2_cache_bank[9]: Access = 63211, Miss = 2378, Miss_rate = 0.038, Pending_hits = 742, Reservation_fails = 1760
L2_cache_bank[10]: Access = 66657, Miss = 2386, Miss_rate = 0.036, Pending_hits = 761, Reservation_fails = 1965
L2_cache_bank[11]: Access = 61782, Miss = 2383, Miss_rate = 0.039, Pending_hits = 742, Reservation_fails = 2139
L2_total_cache_accesses = 782054
L2_total_cache_misses = 28576
L2_total_cache_miss_rate = 0.0365
L2_total_cache_pending_hits = 9108
L2_total_cache_reservation_fails = 24948
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 30307
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9047
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 25796
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23861
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 713943
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 107
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 59
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 41
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1087
L2_cache_data_port_util = 0.117
L2_cache_fill_port_util = 0.012

icnt_total_pkts_mem_to_simt=1043516
icnt_total_pkts_simt_to_mem=1775850
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.0198
	minimum = 6
	maximum = 104
Network latency average = 9.38614
	minimum = 6
	maximum = 81
Slowest packet = 1562020
Flit latency average = 7.75068
	minimum = 6
	maximum = 77
Slowest flit = 2813261
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00955711
	minimum = 0 (at node 0)
	maximum = 0.0514458 (at node 4)
Accepted packet rate average = 0.00955711
	minimum = 0 (at node 0)
	maximum = 0.0514458 (at node 4)
Injected flit rate average = 0.0286713
	minimum = 0 (at node 0)
	maximum = 0.237255 (at node 4)
Accepted flit rate average= 0.0286713
	minimum = 0 (at node 0)
	maximum = 0.0714203 (at node 4)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.2235 (22 samples)
	minimum = 6 (22 samples)
	maximum = 92.5909 (22 samples)
Network latency average = 11.5943 (22 samples)
	minimum = 6 (22 samples)
	maximum = 83.6818 (22 samples)
Flit latency average = 10.5862 (22 samples)
	minimum = 6 (22 samples)
	maximum = 80.4091 (22 samples)
Fragmentation average = 0.00591821 (22 samples)
	minimum = 0 (22 samples)
	maximum = 31.3636 (22 samples)
Injected packet rate average = 0.0317688 (22 samples)
	minimum = 0.018044 (22 samples)
	maximum = 0.0586731 (22 samples)
Accepted packet rate average = 0.0317688 (22 samples)
	minimum = 0.018044 (22 samples)
	maximum = 0.0586731 (22 samples)
Injected flit rate average = 0.0696421 (22 samples)
	minimum = 0.0392787 (22 samples)
	maximum = 0.15176 (22 samples)
Accepted flit rate average = 0.0696421 (22 samples)
	minimum = 0.0350881 (22 samples)
	maximum = 0.139944 (22 samples)
Injected packet size average = 2.19216 (22 samples)
Accepted packet size average = 2.19216 (22 samples)
Hops average = 1 (22 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 14 sec (794 sec)
gpgpu_simulation_rate = 53503 (inst/sec)
gpgpu_simulation_rate = 1019 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402cd0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdw_gpu_kernelPfS_S_iii' to stream 0, gridDim= (16,2,1) blockDim = (32,32,1) 
kernel '_Z17convdw_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,809228)
GPGPU-Sim uArch: Shader 8 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,809228)
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,809228)
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,809228)
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,809228)
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,809228)
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,809228)
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,809228)
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,809228)
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,809228)
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,809228)
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,809228)
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,809228)
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,809228)
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,809228)
GPGPU-Sim PTX: 43800000 instructions simulated : ctaid=(10,0,0) tid=(26,5,0)
GPGPU-Sim uArch: cycles simulated: 809728  inst.: 42669647 (ipc=375.3) sim_rate=53672 (inst/sec) elapsed = 0:0:13:15 / Sat Jul 28 12:31:20 2018
GPGPU-Sim PTX: 43900000 instructions simulated : ctaid=(5,0,0) tid=(26,12,0)
GPGPU-Sim PTX: 44000000 instructions simulated : ctaid=(6,0,0) tid=(18,27,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (844,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(845,809228)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (850,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(851,809228)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (856,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(857,809228)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (862,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(863,809228)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (868,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(869,809228)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (874,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(875,809228)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (880,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(881,809228)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (886,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(887,809228)
GPGPU-Sim uArch: Shader 0 finished CTA #0 (892,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(893,809228)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (910,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(911,809228)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (916,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(917,809228)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (922,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(923,809228)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (928,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(929,809228)
GPGPU-Sim PTX: 44100000 instructions simulated : ctaid=(0,1,0) tid=(16,2,0)
GPGPU-Sim uArch: cycles simulated: 810228  inst.: 42887565 (ipc=405.6) sim_rate=53878 (inst/sec) elapsed = 0:0:13:16 / Sat Jul 28 12:31:21 2018
GPGPU-Sim PTX: 44200000 instructions simulated : ctaid=(7,1,0) tid=(16,2,0)
GPGPU-Sim PTX: 44300000 instructions simulated : ctaid=(1,0,0) tid=(4,31,0)
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1252,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1253,809228)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1280,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1281,809228)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1286,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1287,809228)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1294,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1295,809228)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1298,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (1302,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (1303,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1324,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1326,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1342,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (1345,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 44400000 instructions simulated : ctaid=(12,1,0) tid=(6,15,0)
GPGPU-Sim uArch: cycles simulated: 810728  inst.: 43186889 (ipc=469.9) sim_rate=54186 (inst/sec) elapsed = 0:0:13:17 / Sat Jul 28 12:31:22 2018
GPGPU-Sim uArch: Shader 1 finished CTA #0 (1660,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1696,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1697,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1698,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 811228  inst.: 43252453 (ipc=385.2) sim_rate=54201 (inst/sec) elapsed = 0:0:13:18 / Sat Jul 28 12:31:23 2018
GPGPU-Sim PTX: 44500000 instructions simulated : ctaid=(0,1,0) tid=(18,5,0)
GPGPU-Sim uArch: cycles simulated: 814228  inst.: 43365843 (ipc=176.8) sim_rate=54275 (inst/sec) elapsed = 0:0:13:19 / Sat Jul 28 12:31:24 2018
GPGPU-Sim PTX: 44600000 instructions simulated : ctaid=(0,1,0) tid=(8,6,0)
GPGPU-Sim PTX: 44700000 instructions simulated : ctaid=(0,1,0) tid=(4,10,0)
GPGPU-Sim uArch: cycles simulated: 817228  inst.: 43480611 (ipc=124.8) sim_rate=54350 (inst/sec) elapsed = 0:0:13:20 / Sat Jul 28 12:31:25 2018
GPGPU-Sim PTX: 44800000 instructions simulated : ctaid=(0,0,0) tid=(20,6,0)
GPGPU-Sim uArch: cycles simulated: 820228  inst.: 43596585 (ipc=101.3) sim_rate=54427 (inst/sec) elapsed = 0:0:13:21 / Sat Jul 28 12:31:26 2018
GPGPU-Sim PTX: 44900000 instructions simulated : ctaid=(0,0,0) tid=(14,11,0)
GPGPU-Sim uArch: cycles simulated: 823728  inst.: 43724163 (ipc=85.7) sim_rate=54518 (inst/sec) elapsed = 0:0:13:22 / Sat Jul 28 12:31:27 2018
GPGPU-Sim PTX: 45000000 instructions simulated : ctaid=(0,0,0) tid=(4,1,0)
GPGPU-Sim uArch: cycles simulated: 826728  inst.: 43839169 (ipc=77.6) sim_rate=54594 (inst/sec) elapsed = 0:0:13:23 / Sat Jul 28 12:31:28 2018
GPGPU-Sim PTX: 45100000 instructions simulated : ctaid=(0,0,0) tid=(14,7,0)
GPGPU-Sim uArch: cycles simulated: 830228  inst.: 43970009 (ipc=70.9) sim_rate=54689 (inst/sec) elapsed = 0:0:13:24 / Sat Jul 28 12:31:29 2018
GPGPU-Sim PTX: 45200000 instructions simulated : ctaid=(1,0,0) tid=(0,13,0)
GPGPU-Sim PTX: 45300000 instructions simulated : ctaid=(0,1,0) tid=(0,9,0)
GPGPU-Sim uArch: cycles simulated: 833228  inst.: 44084077 (ipc=66.8) sim_rate=54762 (inst/sec) elapsed = 0:0:13:25 / Sat Jul 28 12:31:30 2018
GPGPU-Sim PTX: 45400000 instructions simulated : ctaid=(0,1,0) tid=(20,27,0)
GPGPU-Sim uArch: cycles simulated: 835728  inst.: 44235395 (ipc=66.2) sim_rate=54882 (inst/sec) elapsed = 0:0:13:26 / Sat Jul 28 12:31:31 2018
GPGPU-Sim PTX: 45500000 instructions simulated : ctaid=(0,0,0) tid=(22,11,0)
GPGPU-Sim PTX: 45600000 instructions simulated : ctaid=(0,0,0) tid=(16,20,0)
GPGPU-Sim uArch: cycles simulated: 837728  inst.: 44400009 (ipc=67.3) sim_rate=55018 (inst/sec) elapsed = 0:0:13:27 / Sat Jul 28 12:31:32 2018
GPGPU-Sim PTX: 45700000 instructions simulated : ctaid=(0,0,0) tid=(12,17,0)
GPGPU-Sim uArch: cycles simulated: 839728  inst.: 44540433 (ipc=67.5) sim_rate=55124 (inst/sec) elapsed = 0:0:13:28 / Sat Jul 28 12:31:33 2018
GPGPU-Sim PTX: 45800000 instructions simulated : ctaid=(0,1,0) tid=(10,29,0)
GPGPU-Sim uArch: cycles simulated: 841228  inst.: 44621841 (ipc=66.9) sim_rate=55156 (inst/sec) elapsed = 0:0:13:29 / Sat Jul 28 12:31:34 2018
GPGPU-Sim PTX: 45900000 instructions simulated : ctaid=(0,1,0) tid=(16,20,0)
GPGPU-Sim PTX: 46000000 instructions simulated : ctaid=(1,0,0) tid=(2,19,0)
GPGPU-Sim uArch: cycles simulated: 843728  inst.: 44776525 (ipc=66.5) sim_rate=55279 (inst/sec) elapsed = 0:0:13:30 / Sat Jul 28 12:31:35 2018
GPGPU-Sim PTX: 46100000 instructions simulated : ctaid=(0,1,0) tid=(16,22,0)
GPGPU-Sim uArch: cycles simulated: 847228  inst.: 44940911 (ipc=64.7) sim_rate=55414 (inst/sec) elapsed = 0:0:13:31 / Sat Jul 28 12:31:36 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (38088,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 46200000 instructions simulated : ctaid=(0,0,0) tid=(20,27,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (39800,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 46300000 instructions simulated : ctaid=(0,1,0) tid=(26,29,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (44311,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 854728  inst.: 45082959 (ipc=57.2) sim_rate=55520 (inst/sec) elapsed = 0:0:13:32 / Sat Jul 28 12:31:37 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (46588,809228), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 23 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdw_gpu_kernelPfS_S_iii' finished on shader 7.
kernel_name = _Z17convdw_gpu_kernelPfS_S_iii 
kernel_launch_uid = 23 
gpu_sim_cycle = 46589
gpu_sim_insn = 2604928
gpu_ipc =      55.9129
gpu_tot_sim_cycle = 855817
gpu_tot_sim_insn = 45086927
gpu_tot_ipc =      52.6829
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 24941
gpu_stall_icnt2sh    = 130387
gpu_total_sim_rate=55525

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2816528
	L1I_total_cache_misses = 3918
	L1I_total_cache_miss_rate = 0.0014
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 133548, Miss = 50597, Miss_rate = 0.379, Pending_hits = 3514, Reservation_fails = 77274
	L1D_cache_core[1]: Access = 137165, Miss = 52150, Miss_rate = 0.380, Pending_hits = 3578, Reservation_fails = 104028
	L1D_cache_core[2]: Access = 136350, Miss = 51985, Miss_rate = 0.381, Pending_hits = 3687, Reservation_fails = 96936
	L1D_cache_core[3]: Access = 88280, Miss = 36250, Miss_rate = 0.411, Pending_hits = 3427, Reservation_fails = 83253
	L1D_cache_core[4]: Access = 146822, Miss = 57761, Miss_rate = 0.393, Pending_hits = 4477, Reservation_fails = 71296
	L1D_cache_core[5]: Access = 148381, Miss = 58249, Miss_rate = 0.393, Pending_hits = 4386, Reservation_fails = 129210
	L1D_cache_core[6]: Access = 99068, Miss = 41408, Miss_rate = 0.418, Pending_hits = 4405, Reservation_fails = 97275
	L1D_cache_core[7]: Access = 106763, Miss = 44663, Miss_rate = 0.418, Pending_hits = 6130, Reservation_fails = 130570
	L1D_cache_core[8]: Access = 152987, Miss = 60774, Miss_rate = 0.397, Pending_hits = 5774, Reservation_fails = 159485
	L1D_cache_core[9]: Access = 152656, Miss = 60198, Miss_rate = 0.394, Pending_hits = 5827, Reservation_fails = 159547
	L1D_cache_core[10]: Access = 96650, Miss = 40467, Miss_rate = 0.419, Pending_hits = 4273, Reservation_fails = 94342
	L1D_cache_core[11]: Access = 156120, Miss = 61774, Miss_rate = 0.396, Pending_hits = 6141, Reservation_fails = 149173
	L1D_cache_core[12]: Access = 98590, Miss = 40793, Miss_rate = 0.414, Pending_hits = 4306, Reservation_fails = 98259
	L1D_cache_core[13]: Access = 149019, Miss = 58969, Miss_rate = 0.396, Pending_hits = 4449, Reservation_fails = 130047
	L1D_cache_core[14]: Access = 145120, Miss = 56104, Miss_rate = 0.387, Pending_hits = 4535, Reservation_fails = 127240
	L1D_total_cache_accesses = 1947519
	L1D_total_cache_misses = 772142
	L1D_total_cache_miss_rate = 0.3965
	L1D_total_cache_pending_hits = 68909
	L1D_total_cache_reservation_fails = 1707935
	L1D_cache_data_port_util = 0.165
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 78881
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0060
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1088231
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 61697
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 66831
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 492628
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 78408
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18237
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 705311
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1215307
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2812610
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 3918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
15824, 15824, 15824, 15824, 15824, 15824, 11277, 11277, 10949, 10949, 10808, 10808, 10808, 10808, 10773, 10773, 10456, 10456, 10456, 10456, 10456, 10456, 10456, 10456, 10456, 10456, 10456, 10456, 10456, 10456, 10456, 10456, 
gpgpu_n_tot_thrd_icount = 163796192
gpgpu_n_tot_w_icount = 5118631
gpgpu_n_stall_shd_mem = 2169286
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 66830
gpgpu_n_mem_write_global = 730760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 5930521
gpgpu_n_store_insn = 2867326
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2315238
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2169286
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:2986008	W0_Idle:1055102	W0_Scoreboard:4263199	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:38528	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1258651
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 534640 {8:66830,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 38794432 {40:576318,72:82225,136:72217,}
traffic_breakdown_coretomem[INST_ACC_R] = 1928 {8:241,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9088880 {136:66830,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5846080 {8:730760,}
traffic_breakdown_memtocore[INST_ACC_R] = 32776 {136:241,}
maxmrqlatency = 518 
maxdqlatency = 0 
maxmflatency = 917 
averagemflatency = 206 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 855816 
mrq_lat_table:24129 	3237 	2518 	2589 	2460 	2172 	1707 	1632 	137 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	743938 	52446 	1223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	131087 	63518 	127701 	467269 	8193 	78 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30509 	28714 	7337 	283 	4 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	129609 	1149 	435390 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1605 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        36 
dram[1]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        36 
dram[2]:        56        64        64        64        64        64        58        54        32        32        32        32        32        32        38        40 
dram[3]:        56        64        64        64        64        64        58        54        32        32        32        32        32        32        38        40 
dram[4]:        56        58        64        64        64        64        58        54        32        32        32        32        32        32        38        40 
dram[5]:        58        58        64        64        64        64        55        54        32        32        32        32        32        32        36        40 
maximum service time to same row:
dram[0]:     63554     63602     58392     64480    118967    121888     59283     65344     58351     63517     46247     58357     63525     59316     64454     59266 
dram[1]:     59329     65364     64513     58402    119222    122212     63567     59344     59232     58359     46204     45243     63536     64509     58394     64459 
dram[2]:     64428     58428     63557     59329    120692    122579     63541     59274     64442     64470     57449     57404     58392     65348     58347     63531 
dram[3]:     63532     59329     64481     64513    121066    122962     58382     65353     58366     63531     57437     45322     63587     63535     64460     58394 
dram[4]:     58423     65352     58394     63556    121502    123264     59274     64423     59281     58373     57404     45252     64448     59316     64460     64512 
dram[5]:     59330     64442     64513     63558    121736    123638     63569     59332     64458     58360     46212     57439     58409     64428     58352     63537 
average row accesses per activate:
dram[0]:  3.290540  3.268456  3.299320  3.377622  3.333333  3.622642  2.908333  2.705426  2.167883  2.287879  2.479769  2.454545  2.530726  2.497268  3.168831  3.189543 
dram[1]:  3.210526  3.468085  3.082278  3.361111  3.137097  3.139344  2.536232  2.697675  2.144928  2.106383  2.471264  2.488506  2.573864  2.704142  3.153846  3.012500 
dram[2]:  3.246667  3.210526  3.253333  3.558824  3.206612  3.316239  2.692308  2.653846  2.278195  2.175183  2.434286  2.432584  2.522222  2.611428  3.223684  3.031250 
dram[3]:  3.088608  3.460993  3.190789  3.169935  3.321739  3.464286  2.604478  2.609023  2.124138  2.237037  2.574850  2.473989  2.382199  2.684211  3.210526  3.075949 
dram[4]:  3.384615  3.391608  3.218543  3.408451  3.481818  3.316239  2.852459  2.582090  2.067568  2.229630  2.379121  2.526627  2.435484  2.711765  2.922619  3.075949 
dram[5]:  3.328767  3.225166  3.478571  3.558824  3.290598  3.403509  2.679389  2.293333  2.133803  2.068493  2.583333  2.646342  2.443243  2.628572  3.121795  2.981595 
average row locality = 40582/14270 = 2.843868
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       335       333       339       337       278       274       253       255       229       232       291       297       337       338       340       342 
dram[1]:       336       335       341       338       276       273       256       254       228       229       292       299       335       337       344       338 
dram[2]:       335       334       342       338       275       276       256       251       231       230       290       299       336       337       342       339 
dram[3]:       336       334       339       341       272       276       255       252       236       232       294       294       337       339       340       340 
dram[4]:       332       331       340       340       273       275       254       254       234       231       296       293       335       340       343       340 
dram[5]:       332       333       341       340       275       276       257       252       232       232       298       296       334       340       341       340 
total reads: 28879
bank skew: 344/228 = 1.51
chip skew: 4819/4810 = 1.00
number of total write accesses:
dram[0]:       152       154       146       146       112       110        96        94        68        70       138       135       116       119       148       146 
dram[1]:       152       154       146       146       113       110        94        94        68        68       138       134       118       120       148       144 
dram[2]:       152       154       146       146       113       112        94        94        72        68       136       134       118       120       148       146 
dram[3]:       152       154       146       144       110       112        94        95        72        70       136       134       118       120       148       146 
dram[4]:       152       154       146       144       110       113        94        92        72        70       137       134       118       121       148       146 
dram[5]:       154       154       146       144       110       112        94        92        71        70       136       138       118       120       146       146 
total reads: 11703
bank skew: 154/68 = 2.26
chip skew: 1953/1947 = 1.00
average mf latency per bank:
dram[0]:        515       557       584       619       457       459       331       357      1609      1387     26864     27205       848       732       555       560
dram[1]:        511       553       586       603       450       453       333       332      1697      1295     26824     26838       938       728       562       507
dram[2]:        533       526       582       611       740       447       338       336      1694      1412     27171     26782       669       817       540       486
dram[3]:        543       518       597       628       469       430       343       539      1738      1686     27468     33444       707       871       573       492
dram[4]:        518       565       606       604       455       423       332       344      1513      1702     23812     27515       872       698       520       482
dram[5]:        518       559       616       607       454       429       333       338      1315      1742     28404     25963       899       761       506       528
maximum mf latency per bank:
dram[0]:        619       638       653       704       629       596       765       677       424       408       712       727       728       663       837       668
dram[1]:        579       563       752       602       433       460       543       451       472       413       612       622       644       631       599       666
dram[2]:        574       651       615       719       917       543       533       723       436       488       578       629       640       688       633       642
dram[3]:        581       604       698       707       499       638       522       465       460       540       632       601       678       661       692       560
dram[4]:        549       561       696       721       581       659       815       695       485       407       559       646       655       672       710       718
dram[5]:        620       557       830       695       497       531       617       536       425       478       634       617       678       680       701       576

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=651639 n_nop=633441 n_act=2347 n_pre=2331 n_req=6760 n_rd=9620 n_write=3900 bw_util=0.0415
n_activity=62974 dram_eff=0.4294
bk0: 670a 645491i bk1: 666a 645411i bk2: 678a 645555i bk3: 674a 645585i bk4: 556a 646867i bk5: 548a 646938i bk6: 506a 647369i bk7: 510a 647122i bk8: 458a 648590i bk9: 464a 648385i bk10: 582a 646296i bk11: 594a 645506i bk12: 674a 645665i bk13: 676a 645435i bk14: 680a 644585i bk15: 684a 644611i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.134369
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=651639 n_nop=633347 n_act=2396 n_pre=2380 n_req=6758 n_rd=9622 n_write=3894 bw_util=0.04148
n_activity=62954 dram_eff=0.4294
bk0: 672a 645397i bk1: 670a 645380i bk2: 682a 645481i bk3: 676a 645539i bk4: 552a 646987i bk5: 546a 646758i bk6: 512a 647425i bk7: 508a 647189i bk8: 456a 648286i bk9: 458a 648427i bk10: 584a 645848i bk11: 598a 646027i bk12: 670a 645418i bk13: 674a 645804i bk14: 688a 644919i bk15: 676a 644767i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.124489
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=651639 n_nop=633375 n_act=2376 n_pre=2360 n_req=6764 n_rd=9622 n_write=3906 bw_util=0.04152
n_activity=63087 dram_eff=0.4289
bk0: 670a 645351i bk1: 668a 645162i bk2: 684a 645707i bk3: 676a 645138i bk4: 550a 646823i bk5: 552a 646906i bk6: 512a 647434i bk7: 502a 647301i bk8: 462a 648581i bk9: 460a 648508i bk10: 580a 646018i bk11: 598a 645858i bk12: 672a 645514i bk13: 674a 645350i bk14: 684a 645224i bk15: 678a 644669i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.134088
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=651639 n_nop=633339 n_act=2390 n_pre=2374 n_req=6768 n_rd=9634 n_write=3902 bw_util=0.04154
n_activity=63081 dram_eff=0.4292
bk0: 672a 645760i bk1: 668a 645260i bk2: 678a 645643i bk3: 682a 645373i bk4: 544a 647146i bk5: 552a 647003i bk6: 510a 647400i bk7: 504a 647291i bk8: 472a 648434i bk9: 464a 648209i bk10: 588a 646355i bk11: 588a 645874i bk12: 674a 645217i bk13: 678a 645331i bk14: 680a 645250i bk15: 680a 644684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.127586
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=651639 n_nop=633375 n_act=2378 n_pre=2362 n_req=6762 n_rd=9622 n_write=3902 bw_util=0.04151
n_activity=63357 dram_eff=0.4269
bk0: 664a 645656i bk1: 662a 645424i bk2: 680a 645948i bk3: 680a 645282i bk4: 546a 646971i bk5: 550a 646807i bk6: 508a 647655i bk7: 508a 647335i bk8: 468a 648318i bk9: 462a 648328i bk10: 592a 646118i bk11: 586a 645910i bk12: 670a 645392i bk13: 680a 645620i bk14: 686a 644593i bk15: 680a 644304i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.137538
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=651639 n_nop=633347 n_act=2384 n_pre=2368 n_req=6770 n_rd=9638 n_write=3902 bw_util=0.04156
n_activity=62946 dram_eff=0.4302
bk0: 664a 645523i bk1: 666a 645086i bk2: 682a 645931i bk3: 680a 645303i bk4: 550a 647253i bk5: 552a 647060i bk6: 514a 647493i bk7: 504a 647107i bk8: 464a 648547i bk9: 464a 648430i bk10: 596a 646016i bk11: 592a 645981i bk12: 668a 645768i bk13: 680a 645500i bk14: 682a 645152i bk15: 680a 644570i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.126492

========= L2 cache stats =========
L2_cache_bank[0]: Access = 64657, Miss = 2402, Miss_rate = 0.037, Pending_hits = 778, Reservation_fails = 2573
L2_cache_bank[1]: Access = 65284, Miss = 2408, Miss_rate = 0.037, Pending_hits = 786, Reservation_fails = 2256
L2_cache_bank[2]: Access = 64804, Miss = 2408, Miss_rate = 0.037, Pending_hits = 785, Reservation_fails = 2336
L2_cache_bank[3]: Access = 64428, Miss = 2403, Miss_rate = 0.037, Pending_hits = 809, Reservation_fails = 2262
L2_cache_bank[4]: Access = 64289, Miss = 2407, Miss_rate = 0.037, Pending_hits = 795, Reservation_fails = 1968
L2_cache_bank[5]: Access = 63335, Miss = 2404, Miss_rate = 0.038, Pending_hits = 810, Reservation_fails = 2157
L2_cache_bank[6]: Access = 64568, Miss = 2409, Miss_rate = 0.037, Pending_hits = 782, Reservation_fails = 1567
L2_cache_bank[7]: Access = 82049, Miss = 2408, Miss_rate = 0.029, Pending_hits = 809, Reservation_fails = 2218
L2_cache_bank[8]: Access = 68957, Miss = 2407, Miss_rate = 0.035, Pending_hits = 795, Reservation_fails = 1955
L2_cache_bank[9]: Access = 64442, Miss = 2404, Miss_rate = 0.037, Pending_hits = 769, Reservation_fails = 1760
L2_cache_bank[10]: Access = 67952, Miss = 2410, Miss_rate = 0.035, Pending_hits = 791, Reservation_fails = 1965
L2_cache_bank[11]: Access = 63083, Miss = 2409, Miss_rate = 0.038, Pending_hits = 771, Reservation_fails = 2139
L2_total_cache_accesses = 797848
L2_total_cache_misses = 28879
L2_total_cache_miss_rate = 0.0362
L2_total_cache_pending_hits = 9480
L2_total_cache_reservation_fails = 25156
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31322
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9412
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26096
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23861
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 728023
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 131
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 66
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 44
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1295
L2_cache_data_port_util = 0.115
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1066166
icnt_total_pkts_simt_to_mem=1827484
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 14.9083
	minimum = 6
	maximum = 117
Network latency average = 11.027
	minimum = 6
	maximum = 111
Slowest packet = 1564264
Flit latency average = 10.6194
	minimum = 6
	maximum = 107
Slowest flit = 2819770
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0251116
	minimum = 4.29286e-05 (at node 0)
	maximum = 0.0956878 (at node 11)
Accepted packet rate average = 0.0251116
	minimum = 4.29286e-05 (at node 0)
	maximum = 0.0956878 (at node 11)
Injected flit rate average = 0.0590538
	minimum = 4.29286e-05 (at node 0)
	maximum = 0.326472 (at node 11)
Accepted flit rate average= 0.0590538
	minimum = 0.000214643 (at node 0)
	maximum = 0.137758 (at node 11)
Injected packet length average = 2.35165
Accepted packet length average = 2.35165
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.2533 (23 samples)
	minimum = 6 (23 samples)
	maximum = 93.6522 (23 samples)
Network latency average = 11.5696 (23 samples)
	minimum = 6 (23 samples)
	maximum = 84.8696 (23 samples)
Flit latency average = 10.5876 (23 samples)
	minimum = 6 (23 samples)
	maximum = 81.5652 (23 samples)
Fragmentation average = 0.0056609 (23 samples)
	minimum = 0 (23 samples)
	maximum = 30 (23 samples)
Injected packet rate average = 0.0314793 (23 samples)
	minimum = 0.0172614 (23 samples)
	maximum = 0.0602824 (23 samples)
Accepted packet rate average = 0.0314793 (23 samples)
	minimum = 0.0172614 (23 samples)
	maximum = 0.0602824 (23 samples)
Injected flit rate average = 0.0691817 (23 samples)
	minimum = 0.0375728 (23 samples)
	maximum = 0.159356 (23 samples)
Accepted flit rate average = 0.0691817 (23 samples)
	minimum = 0.0335719 (23 samples)
	maximum = 0.139849 (23 samples)
Injected packet size average = 2.19769 (23 samples)
Accepted packet size average = 2.19769 (23 samples)
Hops average = 1 (23 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 32 sec (812 sec)
gpgpu_simulation_rate = 55525 (inst/sec)
gpgpu_simulation_rate = 1053 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402be0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdx_gpu_kernelPfS_S_iii' to stream 0, gridDim= (2,16,1) blockDim = (32,32,1) 
kernel '_Z17convdx_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 0 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,855817)
GPGPU-Sim uArch: Shader 1 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,855817)
GPGPU-Sim uArch: Shader 2 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,855817)
GPGPU-Sim uArch: Shader 3 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,855817)
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,855817)
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,855817)
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,855817)
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,855817)
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,855817)
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,855817)
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,855817)
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,855817)
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,855817)
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,855817)
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,855817)
GPGPU-Sim PTX: 46400000 instructions simulated : ctaid=(1,4,0) tid=(26,11,0)
GPGPU-Sim uArch: cycles simulated: 856317  inst.: 45241551 (ipc=309.2) sim_rate=55647 (inst/sec) elapsed = 0:0:13:33 / Sat Jul 28 12:31:38 2018
GPGPU-Sim PTX: 46500000 instructions simulated : ctaid=(0,2,0) tid=(26,9,0)
GPGPU-Sim PTX: 46600000 instructions simulated : ctaid=(0,2,0) tid=(26,17,0)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (817,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(818,855817)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (823,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(824,855817)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (829,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(830,855817)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (835,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(836,855817)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (841,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(842,855817)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (847,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(848,855817)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (853,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(854,855817)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (901,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(902,855817)
GPGPU-Sim PTX: 46700000 instructions simulated : ctaid=(1,0,0) tid=(26,14,0)
GPGPU-Sim uArch: cycles simulated: 856817  inst.: 45501615 (ipc=414.7) sim_rate=55898 (inst/sec) elapsed = 0:0:13:34 / Sat Jul 28 12:31:39 2018
GPGPU-Sim PTX: 46800000 instructions simulated : ctaid=(1,9,0) tid=(26,9,0)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1125,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1126,855817)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1131,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1132,855817)
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1137,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1138,855817)
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1227,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1228,855817)
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1237,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1238,855817)
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1243,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1244,855817)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1257,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1258,855817)
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1258,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1259,855817)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1259,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1260,855817)
GPGPU-Sim uArch: Shader 14 finished CTA #0 (1268,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 46900000 instructions simulated : ctaid=(1,1,0) tid=(26,2,0)
GPGPU-Sim uArch: Shader 7 finished CTA #0 (1311,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 47000000 instructions simulated : ctaid=(0,12,0) tid=(26,20,0)
GPGPU-Sim uArch: cycles simulated: 857317  inst.: 45801871 (ipc=476.6) sim_rate=56198 (inst/sec) elapsed = 0:0:13:35 / Sat Jul 28 12:31:40 2018
GPGPU-Sim uArch: Shader 4 finished CTA #0 (1539,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (1551,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (1552,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (1645,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1647,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (1648,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (1668,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (1670,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 10 finished CTA #0 (1673,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim PTX: 47100000 instructions simulated : ctaid=(0,0,0) tid=(26,8,0)
GPGPU-Sim uArch: cycles simulated: 859317  inst.: 45911343 (ipc=235.5) sim_rate=56263 (inst/sec) elapsed = 0:0:13:36 / Sat Jul 28 12:31:41 2018
GPGPU-Sim PTX: 47200000 instructions simulated : ctaid=(0,1,0) tid=(26,2,0)
GPGPU-Sim uArch: cycles simulated: 862317  inst.: 46011119 (ipc=142.2) sim_rate=56317 (inst/sec) elapsed = 0:0:13:37 / Sat Jul 28 12:31:42 2018
GPGPU-Sim PTX: 47300000 instructions simulated : ctaid=(1,0,0) tid=(26,0,0)
GPGPU-Sim uArch: cycles simulated: 866317  inst.: 46145231 (ipc=100.8) sim_rate=56412 (inst/sec) elapsed = 0:0:13:38 / Sat Jul 28 12:31:43 2018
GPGPU-Sim PTX: 47400000 instructions simulated : ctaid=(1,0,0) tid=(26,3,0)
GPGPU-Sim PTX: 47500000 instructions simulated : ctaid=(1,0,0) tid=(26,14,0)
GPGPU-Sim uArch: cycles simulated: 870317  inst.: 46278095 (ipc=82.1) sim_rate=56505 (inst/sec) elapsed = 0:0:13:39 / Sat Jul 28 12:31:44 2018
GPGPU-Sim PTX: 47600000 instructions simulated : ctaid=(1,1,0) tid=(26,12,0)
GPGPU-Sim uArch: cycles simulated: 874817  inst.: 46428591 (ipc=70.6) sim_rate=56620 (inst/sec) elapsed = 0:0:13:40 / Sat Jul 28 12:31:45 2018
GPGPU-Sim PTX: 47700000 instructions simulated : ctaid=(0,1,0) tid=(26,14,0)
GPGPU-Sim PTX: 47800000 instructions simulated : ctaid=(0,1,0) tid=(26,16,0)
GPGPU-Sim uArch: cycles simulated: 879317  inst.: 46578927 (ipc=63.5) sim_rate=56734 (inst/sec) elapsed = 0:0:13:41 / Sat Jul 28 12:31:46 2018
GPGPU-Sim PTX: 47900000 instructions simulated : ctaid=(1,1,0) tid=(26,5,0)
GPGPU-Sim uArch: cycles simulated: 883817  inst.: 46729615 (ipc=58.7) sim_rate=56848 (inst/sec) elapsed = 0:0:13:42 / Sat Jul 28 12:31:47 2018
GPGPU-Sim PTX: 48000000 instructions simulated : ctaid=(0,1,0) tid=(26,5,0)
GPGPU-Sim PTX: 48100000 instructions simulated : ctaid=(1,0,0) tid=(26,7,0)
GPGPU-Sim uArch: cycles simulated: 887817  inst.: 46861135 (ipc=55.4) sim_rate=56939 (inst/sec) elapsed = 0:0:13:43 / Sat Jul 28 12:31:48 2018
GPGPU-Sim PTX: 48200000 instructions simulated : ctaid=(1,1,0) tid=(26,5,0)
GPGPU-Sim uArch: cycles simulated: 892317  inst.: 47011279 (ipc=52.7) sim_rate=57052 (inst/sec) elapsed = 0:0:13:44 / Sat Jul 28 12:31:49 2018
GPGPU-Sim PTX: 48300000 instructions simulated : ctaid=(1,1,0) tid=(26,13,0)
GPGPU-Sim uArch: cycles simulated: 896317  inst.: 47144591 (ipc=50.8) sim_rate=57144 (inst/sec) elapsed = 0:0:13:45 / Sat Jul 28 12:31:50 2018
GPGPU-Sim PTX: 48400000 instructions simulated : ctaid=(0,1,0) tid=(26,17,0)
GPGPU-Sim PTX: 48500000 instructions simulated : ctaid=(1,1,0) tid=(26,17,0)
GPGPU-Sim uArch: cycles simulated: 899817  inst.: 47261071 (ipc=49.4) sim_rate=57216 (inst/sec) elapsed = 0:0:13:46 / Sat Jul 28 12:31:51 2018
GPGPU-Sim PTX: 48600000 instructions simulated : ctaid=(1,0,0) tid=(26,17,0)
GPGPU-Sim uArch: cycles simulated: 903317  inst.: 47377103 (ipc=48.2) sim_rate=57287 (inst/sec) elapsed = 0:0:13:47 / Sat Jul 28 12:31:52 2018
GPGPU-Sim PTX: 48700000 instructions simulated : ctaid=(0,1,0) tid=(26,21,0)
GPGPU-Sim uArch: cycles simulated: 907317  inst.: 47509807 (ipc=47.0) sim_rate=57378 (inst/sec) elapsed = 0:0:13:48 / Sat Jul 28 12:31:53 2018
GPGPU-Sim PTX: 48800000 instructions simulated : ctaid=(1,1,0) tid=(26,25,0)
GPGPU-Sim uArch: cycles simulated: 911317  inst.: 47642127 (ipc=46.0) sim_rate=57469 (inst/sec) elapsed = 0:0:13:49 / Sat Jul 28 12:31:54 2018
GPGPU-Sim PTX: 48900000 instructions simulated : ctaid=(0,1,0) tid=(26,27,0)
GPGPU-Sim uArch: Shader 3 finished CTA #0 (57788,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (57939,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (57964,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (57985,855817), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 24 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdx_gpu_kernelPfS_S_iii' finished on shader 2.
kernel_name = _Z17convdx_gpu_kernelPfS_S_iii 
kernel_launch_uid = 24 
gpu_sim_cycle = 57986
gpu_sim_insn = 2621440
gpu_ipc =      45.2082
gpu_tot_sim_cycle = 913803
gpu_tot_sim_insn = 47708367
gpu_tot_ipc =      52.2086
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 25114
gpu_stall_icnt2sh    = 131577
gpu_total_sim_rate=57549

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2863417
	L1I_total_cache_misses = 5111
	L1I_total_cache_miss_rate = 0.0018
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 189408, Miss = 53703, Miss_rate = 0.284, Pending_hits = 3613, Reservation_fails = 77477
	L1D_cache_core[1]: Access = 193025, Miss = 55259, Miss_rate = 0.286, Pending_hits = 3687, Reservation_fails = 104279
	L1D_cache_core[2]: Access = 192210, Miss = 55097, Miss_rate = 0.287, Pending_hits = 3792, Reservation_fails = 97277
	L1D_cache_core[3]: Access = 144140, Miss = 39360, Miss_rate = 0.273, Pending_hits = 3525, Reservation_fails = 83443
	L1D_cache_core[4]: Access = 146822, Miss = 57761, Miss_rate = 0.393, Pending_hits = 4477, Reservation_fails = 71296
	L1D_cache_core[5]: Access = 148381, Miss = 58249, Miss_rate = 0.393, Pending_hits = 4386, Reservation_fails = 129210
	L1D_cache_core[6]: Access = 99068, Miss = 41408, Miss_rate = 0.418, Pending_hits = 4405, Reservation_fails = 97275
	L1D_cache_core[7]: Access = 106763, Miss = 44663, Miss_rate = 0.418, Pending_hits = 6130, Reservation_fails = 130570
	L1D_cache_core[8]: Access = 152987, Miss = 60774, Miss_rate = 0.397, Pending_hits = 5774, Reservation_fails = 159485
	L1D_cache_core[9]: Access = 152656, Miss = 60198, Miss_rate = 0.394, Pending_hits = 5827, Reservation_fails = 159547
	L1D_cache_core[10]: Access = 96650, Miss = 40467, Miss_rate = 0.419, Pending_hits = 4273, Reservation_fails = 94342
	L1D_cache_core[11]: Access = 156120, Miss = 61774, Miss_rate = 0.396, Pending_hits = 6141, Reservation_fails = 149173
	L1D_cache_core[12]: Access = 98590, Miss = 40793, Miss_rate = 0.414, Pending_hits = 4306, Reservation_fails = 98259
	L1D_cache_core[13]: Access = 149019, Miss = 58969, Miss_rate = 0.396, Pending_hits = 4449, Reservation_fails = 130047
	L1D_cache_core[14]: Access = 145120, Miss = 56104, Miss_rate = 0.387, Pending_hits = 4535, Reservation_fails = 127240
	L1D_total_cache_accesses = 2170959
	L1D_total_cache_misses = 784579
	L1D_total_cache_miss_rate = 0.3614
	L1D_total_cache_pending_hits = 69320
	L1D_total_cache_reservation_fails = 1708920
	L1D_cache_data_port_util = 0.189
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 81441
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0058
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1298604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 62108
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67487
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 493594
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 80968
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18456
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 717092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1215326
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2858306
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5111
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16320, 16320, 16320, 16320, 16320, 16320, 11773, 11773, 11445, 11445, 11304, 11304, 11304, 11304, 11269, 11269, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 
gpgpu_n_tot_thrd_icount = 166429920
gpgpu_n_tot_w_icount = 5200935
gpgpu_n_stall_shd_mem = 2374383
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67486
gpgpu_n_mem_write_global = 742760
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 6344217
gpgpu_n_store_insn = 3072126
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2397158
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2374383
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3282168	W0_Idle:1153307	W0_Scoreboard:4284256	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:38528	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1340955
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 539888 {8:67486,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39914432 {40:579518,72:85425,136:77817,}
traffic_breakdown_coretomem[INST_ACC_R] = 2240 {8:280,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9178096 {136:67486,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5942080 {8:742760,}
traffic_breakdown_memtocore[INST_ACC_R] = 38080 {136:280,}
maxmrqlatency = 518 
maxdqlatency = 0 
maxmflatency = 917 
averagemflatency = 205 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 913802 
mrq_lat_table:24349 	3262 	2535 	2604 	2471 	2172 	1707 	1632 	137 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	756278 	52762 	1223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	138264 	68682 	128055 	467269 	8193 	78 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30930 	28835 	7426 	308 	4 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	129609 	1149 	447390 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1719 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[1]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[2]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[3]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[4]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[5]:        64        64        64        64        64        64        55        54        32        32        32        32        32        32        64        64 
maximum service time to same row:
dram[0]:     63554     63602     58392     64480    118967    121888     59283     65344     58351     63517     46247     58357     63525     59316     64454     59266 
dram[1]:     59329     65364     64513     58402    119222    122212     63567     59344     59232     58359     46204     45243     63536     64509     58394     64459 
dram[2]:     64428     58428     63557     59329    120692    122579     63541     59274     64442     64470     57449     57404     58392     65348     58347     63531 
dram[3]:     63532     59329     64481     64513    121066    122962     58382     65353     58366     63531     57437     45322     63587     63535     64460     58394 
dram[4]:     58423     65352     58394     63556    121502    123264     59274     64423     59281     58373     57404     45252     64448     59316     64460     64512 
dram[5]:     59330     64442     64513     63558    121736    123638     63569     59332     64458     58360     46212     57439     58409     64428     58352     63537 
average row accesses per activate:
dram[0]:  3.302013  3.286667  3.333333  3.377622  3.333333  3.622642  2.908333  2.705426  2.210145  2.345865  2.479769  2.454545  2.530726  2.510870  3.187097  3.201299 
dram[1]:  3.235294  3.485915  3.088608  3.368056  3.137097  3.139344  2.536232  2.697675  2.187050  2.161972  2.471264  2.488506  2.573864  2.705882  3.178344  3.018634 
dram[2]:  3.251656  3.228758  3.253333  3.588235  3.206612  3.316239  2.692308  2.653846  2.320895  2.217391  2.434286  2.432584  2.524862  2.611428  3.248366  3.049690 
dram[3]:  3.100629  3.478873  3.210526  3.176471  3.321739  3.464286  2.604478  2.609023  2.164384  2.279412  2.574850  2.473989  2.385417  2.674419  3.222222  3.106918 
dram[4]:  3.409722  3.400000  3.238411  3.408451  3.481818  3.316239  2.852459  2.582090  2.107383  2.272059  2.379121  2.526627  2.435484  2.719298  2.928994  3.094340 
dram[5]:  3.353741  3.222222  3.478571  3.580882  3.290598  3.403509  2.679389  2.293333  2.174825  2.108844  2.583333  2.646342  2.435484  2.630682  3.146497  3.000000 
average row locality = 40870/14316 = 2.854848
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       340       339       344       337       278       274       253       255       237       242       291       297       337       343       346       347 
dram[1]:       343       341       342       339       276       273       256       254       236       239       292       299       335       340       351       342 
dram[2]:       339       340       342       342       275       276       256       251       239       238       290       299       339       337       349       345 
dram[3]:       341       340       342       342       272       276       255       252       244       240       294       294       340       340       345       348 
dram[4]:       339       339       343       340       273       275       254       254       242       239       296       293       335       344       347       346 
dram[5]:       339       339       341       343       275       276       257       252       240       240       298       296       335       343       348       346 
total reads: 29167
bank skew: 351/236 = 1.49
chip skew: 4868/4857 = 1.00
number of total write accesses:
dram[0]:       152       154       146       146       112       110        96        94        68        70       138       135       116       119       148       146 
dram[1]:       152       154       146       146       113       110        94        94        68        68       138       134       118       120       148       144 
dram[2]:       152       154       146       146       113       112        94        94        72        68       136       134       118       120       148       146 
dram[3]:       152       154       146       144       110       112        94        95        72        70       136       134       118       120       148       146 
dram[4]:       152       154       146       144       110       113        94        92        72        70       137       134       118       121       148       146 
dram[5]:       154       154       146       144       110       112        94        92        71        70       136       138       118       120       146       146 
total reads: 11703
bank skew: 154/68 = 2.26
chip skew: 1953/1947 = 1.00
average mf latency per bank:
dram[0]:        604       672       691       625       457       459       331       357      1578      1359     26864     27205       848       840       671       646
dram[1]:        657       669       607       624       450       453       333       332      1666      1271     26824     26838       938       791       691       581
dram[2]:        591       645       587       705       740       447       338       336      1663      1387     27171     26782       732       817       669       603
dram[3]:        645       635       661       648       469       430       343       539      1705      1654     27468     33444       768       886       675       638
dram[4]:        651       680       670       610       455       423       332       344      1485      1670     23812     27515       872       794       577       598
dram[5]:        652       629       622       671       454       429       333       338      1292      1708     28404     25963       914       806       652       644
maximum mf latency per bank:
dram[0]:        619       638       653       704       629       596       765       677       424       408       712       727       728       663       837       668
dram[1]:        579       563       752       602       433       460       543       451       472       413       612       622       644       631       599       666
dram[2]:        574       651       615       719       917       543       533       723       436       488       578       629       640       688       633       642
dram[3]:        581       604       698       707       499       638       522       465       460       540       632       601       678       661       692       560
dram[4]:        549       561       696       721       581       659       815       695       485       407       559       646       655       672       710       718
dram[5]:        620       557       830       695       497       531       617       536       425       478       634       617       678       680       701       576

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=695791 n_nop=677479 n_act=2354 n_pre=2338 n_req=6810 n_rd=9720 n_write=3900 bw_util=0.03915
n_activity=63340 dram_eff=0.4301
bk0: 680a 689606i bk1: 678a 689516i bk2: 688a 689667i bk3: 674a 689736i bk4: 556a 691020i bk5: 548a 691092i bk6: 506a 691523i bk7: 510a 691276i bk8: 474a 692703i bk9: 484a 692476i bk10: 582a 690446i bk11: 594a 689657i bk12: 674a 689818i bk13: 686a 689553i bk14: 692a 688694i bk15: 694a 688724i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.125926
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=695791 n_nop=677391 n_act=2403 n_pre=2387 n_req=6805 n_rd=9716 n_write=3894 bw_util=0.03912
n_activity=63308 dram_eff=0.43
bk0: 686a 689502i bk1: 682a 689492i bk2: 684a 689624i bk3: 678a 689685i bk4: 552a 691139i bk5: 546a 690911i bk6: 512a 691579i bk7: 508a 691344i bk8: 472a 692397i bk9: 478a 692520i bk10: 584a 689998i bk11: 598a 690178i bk12: 670a 689572i bk13: 680a 689914i bk14: 702a 689011i bk15: 684a 688891i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.116673
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=695791 n_nop=677421 n_act=2383 n_pre=2367 n_req=6810 n_rd=9714 n_write=3906 bw_util=0.03915
n_activity=63468 dram_eff=0.4292
bk0: 678a 689477i bk1: 680a 689270i bk2: 684a 689856i bk3: 684a 689273i bk4: 550a 690975i bk5: 552a 691058i bk6: 512a 691589i bk7: 502a 691456i bk8: 478a 692696i bk9: 476a 692613i bk10: 580a 690169i bk11: 598a 690011i bk12: 678a 689645i bk13: 674a 689501i bk14: 698a 689328i bk15: 690a 688786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.12567
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=695791 n_nop=677379 n_act=2398 n_pre=2382 n_req=6816 n_rd=9730 n_write=3902 bw_util=0.03918
n_activity=63484 dram_eff=0.4295
bk0: 682a 689883i bk1: 680a 689380i bk2: 684a 689776i bk3: 684a 689519i bk4: 544a 691296i bk5: 552a 691154i bk6: 510a 691552i bk7: 504a 691444i bk8: 488a 692541i bk9: 480a 692311i bk10: 588a 690505i bk11: 588a 690028i bk12: 680a 689350i bk13: 680a 689468i bk14: 690a 689372i bk15: 696a 688785i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.119513
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=695791 n_nop=677415 n_act=2386 n_pre=2370 n_req=6810 n_rd=9718 n_write=3902 bw_util=0.03915
n_activity=63741 dram_eff=0.4274
bk0: 678a 689760i bk1: 678a 689523i bk2: 686a 690080i bk3: 680a 689429i bk4: 546a 691122i bk5: 550a 690959i bk6: 508a 691807i bk7: 508a 691487i bk8: 484a 692433i bk9: 478a 692436i bk10: 592a 690270i bk11: 586a 690064i bk12: 670a 689546i bk13: 688a 689739i bk14: 694a 688721i bk15: 692a 688419i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.128917
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=695791 n_nop=677383 n_act=2393 n_pre=2377 n_req=6819 n_rd=9736 n_write=3902 bw_util=0.0392
n_activity=63331 dram_eff=0.4307
bk0: 678a 689629i bk1: 678a 689183i bk2: 682a 690077i bk3: 686a 689438i bk4: 550a 691405i bk5: 552a 691214i bk6: 514a 691647i bk7: 504a 691261i bk8: 480a 692657i bk9: 480a 692538i bk10: 596a 690167i bk11: 592a 690135i bk12: 670a 689910i bk13: 686a 689627i bk14: 696a 689254i bk15: 692a 688684i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.118554

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65760, Miss = 2426, Miss_rate = 0.037, Pending_hits = 779, Reservation_fails = 2573
L2_cache_bank[1]: Access = 66393, Miss = 2434, Miss_rate = 0.037, Pending_hits = 790, Reservation_fails = 2256
L2_cache_bank[2]: Access = 65859, Miss = 2431, Miss_rate = 0.037, Pending_hits = 790, Reservation_fails = 2336
L2_cache_bank[3]: Access = 65388, Miss = 2427, Miss_rate = 0.037, Pending_hits = 815, Reservation_fails = 2262
L2_cache_bank[4]: Access = 65189, Miss = 2429, Miss_rate = 0.037, Pending_hits = 799, Reservation_fails = 1968
L2_cache_bank[5]: Access = 64494, Miss = 2428, Miss_rate = 0.038, Pending_hits = 813, Reservation_fails = 2157
L2_cache_bank[6]: Access = 65723, Miss = 2433, Miss_rate = 0.037, Pending_hits = 786, Reservation_fails = 1567
L2_cache_bank[7]: Access = 83106, Miss = 2432, Miss_rate = 0.029, Pending_hits = 811, Reservation_fails = 2218
L2_cache_bank[8]: Access = 69856, Miss = 2429, Miss_rate = 0.035, Pending_hits = 797, Reservation_fails = 1955
L2_cache_bank[9]: Access = 65626, Miss = 2430, Miss_rate = 0.037, Pending_hits = 783, Reservation_fails = 1967
L2_cache_bank[10]: Access = 69005, Miss = 2433, Miss_rate = 0.035, Pending_hits = 793, Reservation_fails = 1965
L2_cache_bank[11]: Access = 64144, Miss = 2435, Miss_rate = 0.038, Pending_hits = 777, Reservation_fails = 2139
L2_total_cache_accesses = 810543
L2_total_cache_misses = 29167
L2_total_cache_miss_rate = 0.0360
L2_total_cache_pending_hits = 9533
L2_total_cache_reservation_fails = 25363
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31652
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26380
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23861
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740023
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 155
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 48
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1502
L2_cache_data_port_util = 0.111
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1081641
icnt_total_pkts_simt_to_mem=1872179
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.71906
	minimum = 6
	maximum = 86

GPGPU-Sim PTX: cudaLaunch for 0x0x4043e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (7,1,1) blockDim = (512,1,1) 
Network latency average = 8.39051
	minimum = 6
	maximum = 81
Slowest packet = 1595931
Flit latency average = 7.4899
	minimum = 6
	maximum = 77
Slowest flit = 2894149
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0162172
	minimum = 3.44911e-05 (at node 7)
	maximum = 0.0546511 (at node 3)
Accepted packet rate average = 0.0162172
	minimum = 3.44911e-05 (at node 7)
	maximum = 0.0546511 (at node 3)
Injected flit rate average = 0.038432
	minimum = 3.44911e-05 (at node 7)
	maximum = 0.192615 (at node 3)
Accepted flit rate average= 0.038432
	minimum = 0.000172455 (at node 7)
	maximum = 0.0695685 (at node 24)
Injected packet length average = 2.36983
Accepted packet length average = 2.36983
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0644 (24 samples)
	minimum = 6 (24 samples)
	maximum = 93.3333 (24 samples)
Network latency average = 11.4372 (24 samples)
	minimum = 6 (24 samples)
	maximum = 84.7083 (24 samples)
Flit latency average = 10.4585 (24 samples)
	minimum = 6 (24 samples)
	maximum = 81.375 (24 samples)
Fragmentation average = 0.00542502 (24 samples)
	minimum = 0 (24 samples)
	maximum = 28.75 (24 samples)
Injected packet rate average = 0.0308434 (24 samples)
	minimum = 0.0165436 (24 samples)
	maximum = 0.0600478 (24 samples)
Accepted packet rate average = 0.0308434 (24 samples)
	minimum = 0.0165436 (24 samples)
	maximum = 0.0600478 (24 samples)
Injected flit rate average = 0.0679005 (24 samples)
	minimum = 0.0360087 (24 samples)
	maximum = 0.160742 (24 samples)
Accepted flit rate average = 0.0679005 (24 samples)
	minimum = 0.0321802 (24 samples)
	maximum = 0.136921 (24 samples)
Injected packet size average = 2.20146 (24 samples)
Accepted packet size average = 2.20146 (24 samples)
Hops average = 1 (24 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 49 sec (829 sec)
gpgpu_simulation_rate = 57549 (inst/sec)
gpgpu_simulation_rate = 1102 (cycle/sec)
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,913803)
GPGPU-Sim uArch: Shader 10 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,913803)
GPGPU-Sim uArch: Shader 11 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,913803)
GPGPU-Sim uArch: Shader 12 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,913803)
GPGPU-Sim uArch: Shader 13 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,913803)
GPGPU-Sim uArch: Shader 14 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,913803)
GPGPU-Sim uArch: Shader 0 bind to kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,913803)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (388,913803), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (394,913803), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (400,913803), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (406,913803), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (412,913803), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (418,913803), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (1135,913803), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 25 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 9.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 25 
gpu_sim_cycle = 1136
gpu_sim_insn = 37040
gpu_ipc =      32.6056
gpu_tot_sim_cycle = 914939
gpu_tot_sim_insn = 47745407
gpu_tot_ipc =      52.1843
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 25114
gpu_stall_icnt2sh    = 131580
gpu_total_sim_rate=57593

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2864337
	L1I_total_cache_misses = 5335
	L1I_total_cache_miss_rate = 0.0019
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 189408, Miss = 53703, Miss_rate = 0.284, Pending_hits = 3613, Reservation_fails = 77477
	L1D_cache_core[1]: Access = 193025, Miss = 55259, Miss_rate = 0.286, Pending_hits = 3687, Reservation_fails = 104279
	L1D_cache_core[2]: Access = 192210, Miss = 55097, Miss_rate = 0.287, Pending_hits = 3792, Reservation_fails = 97277
	L1D_cache_core[3]: Access = 144140, Miss = 39360, Miss_rate = 0.273, Pending_hits = 3525, Reservation_fails = 83443
	L1D_cache_core[4]: Access = 146822, Miss = 57761, Miss_rate = 0.393, Pending_hits = 4477, Reservation_fails = 71296
	L1D_cache_core[5]: Access = 148381, Miss = 58249, Miss_rate = 0.393, Pending_hits = 4386, Reservation_fails = 129210
	L1D_cache_core[6]: Access = 99068, Miss = 41408, Miss_rate = 0.418, Pending_hits = 4405, Reservation_fails = 97275
	L1D_cache_core[7]: Access = 106763, Miss = 44663, Miss_rate = 0.418, Pending_hits = 6130, Reservation_fails = 130570
	L1D_cache_core[8]: Access = 152987, Miss = 60774, Miss_rate = 0.397, Pending_hits = 5774, Reservation_fails = 159485
	L1D_cache_core[9]: Access = 152758, Miss = 60249, Miss_rate = 0.394, Pending_hits = 5828, Reservation_fails = 159799
	L1D_cache_core[10]: Access = 96650, Miss = 40467, Miss_rate = 0.419, Pending_hits = 4273, Reservation_fails = 94342
	L1D_cache_core[11]: Access = 156120, Miss = 61774, Miss_rate = 0.396, Pending_hits = 6141, Reservation_fails = 149173
	L1D_cache_core[12]: Access = 98590, Miss = 40793, Miss_rate = 0.414, Pending_hits = 4306, Reservation_fails = 98259
	L1D_cache_core[13]: Access = 149019, Miss = 58969, Miss_rate = 0.396, Pending_hits = 4449, Reservation_fails = 130047
	L1D_cache_core[14]: Access = 145120, Miss = 56104, Miss_rate = 0.387, Pending_hits = 4535, Reservation_fails = 127240
	L1D_total_cache_accesses = 2171061
	L1D_total_cache_misses = 784630
	L1D_total_cache_miss_rate = 0.3614
	L1D_total_cache_pending_hits = 69321
	L1D_total_cache_reservation_fails = 1709172
	L1D_cache_data_port_util = 0.189
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 81559
	L1C_total_cache_misses = 473
	L1C_total_cache_miss_rate = 0.0058
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1298604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 62109
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67538
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 493789
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 81086
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 473
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 717092
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1215383
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2859002
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5335
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16330, 16330, 16330, 16330, 16330, 16330, 11783, 11783, 11455, 11455, 11314, 11314, 11314, 11314, 11279, 11279, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 
gpgpu_n_tot_thrd_icount = 166467424
gpgpu_n_tot_w_icount = 5202107
gpgpu_n_stall_shd_mem = 2374731
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67537
gpgpu_n_mem_write_global = 742810
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 17
gpgpu_n_load_insn  = 6344317
gpgpu_n_store_insn = 3072176
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2400892
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2374731
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3282176	W0_Idle:1157930	W0_Scoreboard:4285589	W1:3678863	W2:48	W3:58	W4:96	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38227	W17:6	W18:38554	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:0	W29:0	W30:0	W31:0	W32:1342101
traffic_breakdown_coretomem[CONST_ACC_R] = 136 {8:17,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 540296 {8:67537,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39916432 {40:579568,72:85425,136:77817,}
traffic_breakdown_coretomem[INST_ACC_R] = 2352 {8:294,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1224 {72:17,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9185032 {136:67537,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5942480 {8:742810,}
traffic_breakdown_memtocore[INST_ACC_R] = 39984 {136:294,}
maxmrqlatency = 518 
maxdqlatency = 0 
maxmflatency = 917 
averagemflatency = 205 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 914938 
mrq_lat_table:24350 	3262 	2535 	2604 	2471 	2172 	1707 	1632 	137 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	756370 	52771 	1223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	138306 	68709 	128101 	467269 	8193 	78 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30934 	28842 	7443 	327 	8 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	129609 	1149 	447440 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1721 	84 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[1]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[2]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[3]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[4]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[5]:        64        64        64        64        64        64        55        54        32        32        32        32        32        32        64        64 
maximum service time to same row:
dram[0]:     63554     63602     58392     64480    118967    121888     59283     65344     58351     63517     46247     58357     63525     59316     64454     59266 
dram[1]:     59329     65364     64513     58402    119222    122212     63567     59344     59232     58359     46204     45243     63536     64509     58394     64459 
dram[2]:     64428     58428     63557     59329    120692    122579     63541     59274     64442     64470     57449     57404     58392     65348     58347     63531 
dram[3]:     63532     59329     64481     64513    121066    122962     58382     65353     58366     63531     57437     45322     63587     63535     64460     58394 
dram[4]:     58423     65352     58394     63556    121502    123264     59274     64423     59281     58373     57404     45252     64448     59316     64460     64512 
dram[5]:     59330     64442     64513     63558    121736    123638     63569     59332     64458     58360     46212     57439     58409     64428     58352     63537 
average row accesses per activate:
dram[0]:  3.302013  3.286667  3.333333  3.377622  3.333333  3.622642  2.908333  2.705426  2.210145  2.345865  2.479769  2.454545  2.530726  2.510870  3.187097  3.201299 
dram[1]:  3.235294  3.485915  3.088608  3.375000  3.137097  3.139344  2.536232  2.697675  2.187050  2.161972  2.471264  2.488506  2.573864  2.705882  3.178344  3.018634 
dram[2]:  3.251656  3.228758  3.253333  3.588235  3.206612  3.316239  2.692308  2.653846  2.320895  2.217391  2.434286  2.432584  2.524862  2.611428  3.248366  3.049690 
dram[3]:  3.100629  3.478873  3.210526  3.176471  3.321739  3.464286  2.604478  2.609023  2.164384  2.279412  2.574850  2.473989  2.385417  2.674419  3.222222  3.106918 
dram[4]:  3.409722  3.400000  3.238411  3.408451  3.481818  3.316239  2.852459  2.582090  2.107383  2.272059  2.379121  2.526627  2.435484  2.719298  2.928994  3.094340 
dram[5]:  3.353741  3.222222  3.478571  3.580882  3.290598  3.403509  2.679389  2.293333  2.174825  2.108844  2.583333  2.646342  2.435484  2.630682  3.146497  3.000000 
average row locality = 40871/14316 = 2.854918
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       340       339       344       337       278       274       253       255       237       242       291       297       337       343       346       347 
dram[1]:       343       341       342       340       276       273       256       254       236       239       292       299       335       340       351       342 
dram[2]:       339       340       342       342       275       276       256       251       239       238       290       299       339       337       349       345 
dram[3]:       341       340       342       342       272       276       255       252       244       240       294       294       340       340       345       348 
dram[4]:       339       339       343       340       273       275       254       254       242       239       296       293       335       344       347       346 
dram[5]:       339       339       341       343       275       276       257       252       240       240       298       296       335       343       348       346 
total reads: 29168
bank skew: 351/236 = 1.49
chip skew: 4868/4857 = 1.00
number of total write accesses:
dram[0]:       152       154       146       146       112       110        96        94        68        70       138       135       116       119       148       146 
dram[1]:       152       154       146       146       113       110        94        94        68        68       138       134       118       120       148       144 
dram[2]:       152       154       146       146       113       112        94        94        72        68       136       134       118       120       148       146 
dram[3]:       152       154       146       144       110       112        94        95        72        70       136       134       118       120       148       146 
dram[4]:       152       154       146       144       110       113        94        92        72        70       137       134       118       121       148       146 
dram[5]:       154       154       146       144       110       112        94        92        71        70       136       138       118       120       146       146 
total reads: 11703
bank skew: 154/68 = 2.26
chip skew: 1953/1947 = 1.00
average mf latency per bank:
dram[0]:        604       672       694       629       457       459       331       357      1578      1359     26864     27205       848       840       671       646
dram[1]:        657       669       610       626       450       453       333       332      1666      1271     26824     26838       938       791       691       581
dram[2]:        591       645       590       709       740       447       338       336      1663      1387     27171     26782       732       817       669       603
dram[3]:        645       635       664       651       469       430       343       539      1705      1654     27468     33444       768       886       675       638
dram[4]:        651       680       673       613       455       423       332       344      1485      1670     23812     27515       872       794       577       598
dram[5]:        652       629       625       675       454       429       333       338      1292      1708     28404     25963       914       806       652       644
maximum mf latency per bank:
dram[0]:        619       638       653       704       629       596       765       677       424       408       712       727       728       663       837       668
dram[1]:        579       563       752       602       433       460       543       451       472       413       612       622       644       631       599       666
dram[2]:        574       651       615       719       917       543       533       723       436       488       578       629       640       688       633       642
dram[3]:        581       604       698       707       499       638       522       465       460       540       632       601       678       661       692       560
dram[4]:        549       561       696       721       581       659       815       695       485       407       559       646       655       672       710       718
dram[5]:        620       557       830       695       497       531       617       536       425       478       634       617       678       680       701       576

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=696656 n_nop=678344 n_act=2354 n_pre=2338 n_req=6810 n_rd=9720 n_write=3900 bw_util=0.0391
n_activity=63340 dram_eff=0.4301
bk0: 680a 690471i bk1: 678a 690381i bk2: 688a 690532i bk3: 674a 690601i bk4: 556a 691885i bk5: 548a 691957i bk6: 506a 692388i bk7: 510a 692141i bk8: 474a 693568i bk9: 484a 693341i bk10: 582a 691311i bk11: 594a 690522i bk12: 674a 690683i bk13: 686a 690418i bk14: 692a 689559i bk15: 694a 689589i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.125769
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=696656 n_nop=678254 n_act=2403 n_pre=2387 n_req=6806 n_rd=9718 n_write=3894 bw_util=0.03908
n_activity=63316 dram_eff=0.43
bk0: 686a 690367i bk1: 682a 690357i bk2: 684a 690489i bk3: 680a 690546i bk4: 552a 692004i bk5: 546a 691776i bk6: 512a 692444i bk7: 508a 692209i bk8: 472a 693262i bk9: 478a 693385i bk10: 584a 690863i bk11: 598a 691043i bk12: 670a 690437i bk13: 680a 690779i bk14: 702a 689876i bk15: 684a 689756i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.116528
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=696656 n_nop=678286 n_act=2383 n_pre=2367 n_req=6810 n_rd=9714 n_write=3906 bw_util=0.0391
n_activity=63468 dram_eff=0.4292
bk0: 678a 690342i bk1: 680a 690135i bk2: 684a 690721i bk3: 684a 690138i bk4: 550a 691840i bk5: 552a 691923i bk6: 512a 692454i bk7: 502a 692321i bk8: 478a 693561i bk9: 476a 693478i bk10: 580a 691034i bk11: 598a 690876i bk12: 678a 690510i bk13: 674a 690366i bk14: 698a 690193i bk15: 690a 689651i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.125514
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=696656 n_nop=678244 n_act=2398 n_pre=2382 n_req=6816 n_rd=9730 n_write=3902 bw_util=0.03914
n_activity=63484 dram_eff=0.4295
bk0: 682a 690748i bk1: 680a 690245i bk2: 684a 690641i bk3: 684a 690384i bk4: 544a 692161i bk5: 552a 692019i bk6: 510a 692417i bk7: 504a 692309i bk8: 488a 693406i bk9: 480a 693176i bk10: 588a 691370i bk11: 588a 690893i bk12: 680a 690215i bk13: 680a 690333i bk14: 690a 690237i bk15: 696a 689650i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.119365
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=696656 n_nop=678280 n_act=2386 n_pre=2370 n_req=6810 n_rd=9718 n_write=3902 bw_util=0.0391
n_activity=63741 dram_eff=0.4274
bk0: 678a 690625i bk1: 678a 690388i bk2: 686a 690945i bk3: 680a 690294i bk4: 546a 691987i bk5: 550a 691824i bk6: 508a 692672i bk7: 508a 692352i bk8: 484a 693298i bk9: 478a 693301i bk10: 592a 691135i bk11: 586a 690929i bk12: 670a 690411i bk13: 688a 690604i bk14: 694a 689586i bk15: 692a 689284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.128757
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=696656 n_nop=678248 n_act=2393 n_pre=2377 n_req=6819 n_rd=9736 n_write=3902 bw_util=0.03915
n_activity=63331 dram_eff=0.4307
bk0: 678a 690494i bk1: 678a 690048i bk2: 682a 690942i bk3: 686a 690303i bk4: 550a 692270i bk5: 552a 692079i bk6: 514a 692512i bk7: 504a 692126i bk8: 480a 693522i bk9: 480a 693403i bk10: 596a 691032i bk11: 592a 691000i bk12: 670a 690775i bk13: 686a 690492i bk14: 696a 690119i bk15: 692a 689549i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.118407

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65768, Miss = 2426, Miss_rate = 0.037, Pending_hits = 779, Reservation_fails = 2573
L2_cache_bank[1]: Access = 66401, Miss = 2434, Miss_rate = 0.037, Pending_hits = 790, Reservation_fails = 2256
L2_cache_bank[2]: Access = 65881, Miss = 2431, Miss_rate = 0.037, Pending_hits = 790, Reservation_fails = 2336
L2_cache_bank[3]: Access = 65398, Miss = 2428, Miss_rate = 0.037, Pending_hits = 815, Reservation_fails = 2262
L2_cache_bank[4]: Access = 65197, Miss = 2429, Miss_rate = 0.037, Pending_hits = 799, Reservation_fails = 1968
L2_cache_bank[5]: Access = 64505, Miss = 2428, Miss_rate = 0.038, Pending_hits = 813, Reservation_fails = 2157
L2_cache_bank[6]: Access = 65731, Miss = 2433, Miss_rate = 0.037, Pending_hits = 786, Reservation_fails = 1567
L2_cache_bank[7]: Access = 83114, Miss = 2432, Miss_rate = 0.029, Pending_hits = 811, Reservation_fails = 2218
L2_cache_bank[8]: Access = 69864, Miss = 2429, Miss_rate = 0.035, Pending_hits = 797, Reservation_fails = 1955
L2_cache_bank[9]: Access = 65634, Miss = 2430, Miss_rate = 0.037, Pending_hits = 783, Reservation_fails = 1967
L2_cache_bank[10]: Access = 69013, Miss = 2433, Miss_rate = 0.035, Pending_hits = 793, Reservation_fails = 1965
L2_cache_bank[11]: Access = 64152, Miss = 2435, Miss_rate = 0.038, Pending_hits = 777, Reservation_fails = 2139
L2_total_cache_accesses = 810658
L2_total_cache_misses = 29168
L2_total_cache_miss_rate = 0.0360
L2_total_cache_pending_hits = 9533
L2_total_cache_reservation_fails = 25363
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31702
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9454
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26381
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23861
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 13
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2737
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 169
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 48
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1502
L2_cache_data_port_util = 0.111
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1082016
icnt_total_pkts_simt_to_mem=1872344
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 24.6957
	minimum = 6
	maximum = 164
Network latency average = 21.6739
	minimum = 6
	maximum = 147
Slowest packet = 1621185
Flit latency average = 30.8463
	minimum = 6
	maximum = 143
Slowest flit = 2954095
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0074987
	minimum = 0 (at node 1)
	maximum = 0.090669 (at node 9)
Accepted packet rate average = 0.0074987
	minimum = 0 (at node 1)
	maximum = 0.090669 (at node 9)
Injected flit rate average = 0.0176056
	minimum = 0 (at node 1)
	maximum = 0.134683 (at node 9)
Accepted flit rate average= 0.0176056
	minimum = 0 (at node 1)
	maximum = 0.277289 (at node 9)
Injected packet length average = 2.34783
Accepted packet length average = 2.34783
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.4896 (25 samples)
	minimum = 6 (25 samples)
	maximum = 96.16 (25 samples)
Network latency average = 11.8466 (25 samples)
	minimum = 6 (25 samples)
	maximum = 87.2 (25 samples)
Flit latency average = 11.2741 (25 samples)
	minimum = 6 (25 samples)
	maximum = 83.84 (25 samples)
Fragmentation average = 0.00520802 (25 samples)
	minimum = 0 (25 samples)
	maximum = 27.6 (25 samples)
Injected packet rate average = 0.0299096 (25 samples)
	minimum = 0.0158819 (25 samples)
	maximum = 0.0612726 (25 samples)
Accepted packet rate average = 0.0299096 (25 samples)
	minimum = 0.0158819 (25 samples)
	maximum = 0.0612726 (25 samples)
Injected flit rate average = 0.0658887 (25 samples)
	minimum = 0.0345683 (25 samples)
	maximum = 0.1597 (25 samples)
Accepted flit rate average = 0.0658887 (25 samples)
	minimum = 0.030893 (25 samples)
	maximum = 0.142536 (25 samples)
Injected packet size average = 2.20293 (25 samples)
Accepted packet size average = 2.20293 (25 samples)
Hops average = 1 (25 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 49 sec (829 sec)
gpgpu_simulation_rate = 57593 (inst/sec)
gpgpu_simulation_rate = 1103 (cycle/sec)
dev_out malloc success!
dev_in malloc success!
dev_mask malloc success!

GPGPU-Sim PTX: cudaLaunch for 0x0x405b50 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' to stream 0, gridDim= (6,1,1) blockDim = (512,1,1) 
kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 1 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,914939)
GPGPU-Sim uArch: Shader 2 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,914939)
GPGPU-Sim uArch: Shader 3 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,914939)
GPGPU-Sim uArch: Shader 4 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,914939)
GPGPU-Sim uArch: Shader 5 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,914939)
GPGPU-Sim uArch: Shader 6 bind to kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,914939)
GPGPU-Sim PTX: 49000000 instructions simulated : ctaid=(1,0,0) tid=(6,0,0)
GPGPU-Sim uArch: cycles simulated: 915439  inst.: 47801759 (ipc=112.7) sim_rate=57592 (inst/sec) elapsed = 0:0:13:50 / Sat Jul 28 12:31:55 2018
GPGPU-Sim PTX: 49100000 instructions simulated : ctaid=(1,0,0) tid=(490,0,0)
GPGPU-Sim uArch: cycles simulated: 916439  inst.: 47889711 (ipc=96.2) sim_rate=57629 (inst/sec) elapsed = 0:0:13:51 / Sat Jul 28 12:31:56 2018
GPGPU-Sim PTX: 49200000 instructions simulated : ctaid=(2,0,0) tid=(496,0,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (2314,914939), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (2338,914939), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (3288,914939), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (3315,914939), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (3324,914939), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (3461,914939), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 26 '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_' finished on shader 5.
kernel_name = _Z15MaxPoolBackwardIfEviPKT_PKiiiiiiiiiiiiPS0_ 
kernel_launch_uid = 26 
gpu_sim_cycle = 3462
gpu_sim_insn = 265690
gpu_ipc =      76.7447
gpu_tot_sim_cycle = 918401
gpu_tot_sim_insn = 48011097
gpu_tot_ipc =      52.2768
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 25114
gpu_stall_icnt2sh    = 131580
gpu_total_sim_rate=57775

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2869752
	L1I_total_cache_misses = 5759
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 189408, Miss = 53703, Miss_rate = 0.284, Pending_hits = 3613, Reservation_fails = 77477
	L1D_cache_core[1]: Access = 193064, Miss = 55281, Miss_rate = 0.286, Pending_hits = 3704, Reservation_fails = 104279
	L1D_cache_core[2]: Access = 192247, Miss = 55119, Miss_rate = 0.287, Pending_hits = 3807, Reservation_fails = 97277
	L1D_cache_core[3]: Access = 144179, Miss = 39382, Miss_rate = 0.273, Pending_hits = 3542, Reservation_fails = 83443
	L1D_cache_core[4]: Access = 146861, Miss = 57783, Miss_rate = 0.393, Pending_hits = 4494, Reservation_fails = 71296
	L1D_cache_core[5]: Access = 148418, Miss = 58271, Miss_rate = 0.393, Pending_hits = 4401, Reservation_fails = 129210
	L1D_cache_core[6]: Access = 99092, Miss = 41421, Miss_rate = 0.418, Pending_hits = 4416, Reservation_fails = 97275
	L1D_cache_core[7]: Access = 106763, Miss = 44663, Miss_rate = 0.418, Pending_hits = 6130, Reservation_fails = 130570
	L1D_cache_core[8]: Access = 152987, Miss = 60774, Miss_rate = 0.397, Pending_hits = 5774, Reservation_fails = 159485
	L1D_cache_core[9]: Access = 152758, Miss = 60249, Miss_rate = 0.394, Pending_hits = 5828, Reservation_fails = 159799
	L1D_cache_core[10]: Access = 96650, Miss = 40467, Miss_rate = 0.419, Pending_hits = 4273, Reservation_fails = 94342
	L1D_cache_core[11]: Access = 156120, Miss = 61774, Miss_rate = 0.396, Pending_hits = 6141, Reservation_fails = 149173
	L1D_cache_core[12]: Access = 98590, Miss = 40793, Miss_rate = 0.414, Pending_hits = 4306, Reservation_fails = 98259
	L1D_cache_core[13]: Access = 149019, Miss = 58969, Miss_rate = 0.396, Pending_hits = 4449, Reservation_fails = 130047
	L1D_cache_core[14]: Access = 145120, Miss = 56104, Miss_rate = 0.387, Pending_hits = 4535, Reservation_fails = 127240
	L1D_total_cache_accesses = 2171276
	L1D_total_cache_misses = 784753
	L1D_total_cache_miss_rate = 0.3614
	L1D_total_cache_pending_hits = 69413
	L1D_total_cache_reservation_fails = 1709172
	L1D_cache_data_port_util = 0.189
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 83005
	L1C_total_cache_misses = 531
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1298604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 62201
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 493789
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 82474
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 717182
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1215383
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2863993
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5759
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16330, 16330, 16330, 16330, 16330, 16330, 11783, 11783, 11455, 11455, 11314, 11314, 11314, 11314, 11279, 11279, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 
gpgpu_n_tot_thrd_icount = 166760384
gpgpu_n_tot_w_icount = 5211262
gpgpu_n_stall_shd_mem = 2374761
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67570
gpgpu_n_mem_write_global = 742900
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 6347202
gpgpu_n_store_insn = 3075056
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2446924
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2374761
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3282841	W0_Idle:1165897	W0_Scoreboard:4303912	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1350676
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 540560 {8:67570,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39928672 {40:579568,72:85425,136:77907,}
traffic_breakdown_coretomem[INST_ACC_R] = 2608 {8:326,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9189520 {136:67570,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5943200 {8:742900,}
traffic_breakdown_memtocore[INST_ACC_R] = 44336 {136:326,}
maxmrqlatency = 518 
maxdqlatency = 0 
maxmflatency = 917 
averagemflatency = 205 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 918400 
mrq_lat_table:24413 	3269 	2567 	2628 	2519 	2199 	1714 	1632 	137 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	756379 	52889 	1223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	138394 	68754 	128127 	467269 	8193 	78 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30968 	28845 	7443 	327 	8 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	129609 	1149 	447530 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1724 	86 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[1]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[2]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[3]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[4]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[5]:        64        64        64        64        64        64        55        54        32        32        32        32        32        32        64        64 
maximum service time to same row:
dram[0]:     63554     63602     58392     64480    118967    121888     59283     65344     58351     63517     46247     58357     63525     59316     64454     59266 
dram[1]:     59329     65364     64513     58402    119222    122212     63567     59344     59232     58359     46204     45243     63536     64509     58394     64459 
dram[2]:     64428     58428     63557     59329    120692    122579     63541     59274     64442     64470     57449     57404     58392     65348     58347     63531 
dram[3]:     63532     59329     64481     64513    121066    122962     58382     65353     58366     63531     57437     45322     63587     63535     64460     58394 
dram[4]:     58423     65352     58394     63556    121502    123264     59274     64423     59281     58373     57404     45252     64448     59316     64460     64512 
dram[5]:     59330     64442     64513     63558    121736    123638     63569     59332     64458     58360     46212     57439     58409     64428     58352     63537 
average row accesses per activate:
dram[0]:  3.302013  3.286667  3.333333  3.377622  3.333333  3.622642  2.900826  2.700000  2.210145  2.345865  2.479769  2.454545  2.605556  2.589189  3.187097  3.201299 
dram[1]:  3.235294  3.485915  3.088608  3.375000  3.137097  3.139344  2.532374  2.692308  2.187050  2.161972  2.471264  2.488506  2.649718  2.783626  3.178344  3.018634 
dram[2]:  3.251656  3.228758  3.253333  3.588235  3.206612  3.316239  2.687023  2.648855  2.320895  2.217391  2.434286  2.432584  2.604396  2.670455  3.248366  3.049690 
dram[3]:  3.100629  3.478873  3.210526  3.176471  3.321739  3.464286  2.600000  2.597015  2.164384  2.279412  2.574850  2.473989  2.455959  2.728324  3.222222  3.106918 
dram[4]:  3.409722  3.400000  3.238411  3.408451  3.481818  3.316239  2.845528  2.577778  2.107383  2.272059  2.379121  2.526627  2.513369  2.773256  2.928994  3.094340 
dram[5]:  3.353741  3.222222  3.478571  3.580882  3.290598  3.403509  2.674242  2.291391  2.174825  2.108844  2.583333  2.646342  2.508021  2.711864  3.146497  3.000000 
average row locality = 41079/14340 = 2.864644
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       340       339       344       337       278       274       255       257       237       242       291       297       345       352       346       347 
dram[1]:       343       341       342       340       276       273       258       256       236       239       292       299       343       348       351       342 
dram[2]:       339       340       342       342       275       276       258       253       239       238       290       299       348       344       349       345 
dram[3]:       341       340       342       342       272       276       257       253       244       240       294       294       348       346       345       348 
dram[4]:       339       339       343       340       273       275       256       256       242       239       296       293       344       350       347       346 
dram[5]:       339       339       341       343       275       276       259       254       240       240       298       296       343       352       348       346 
total reads: 29286
bank skew: 352/236 = 1.49
chip skew: 4889/4877 = 1.00
number of total write accesses:
dram[0]:       152       154       146       146       112       110        96        94        68        70       138       135       124       127       148       146 
dram[1]:       152       154       146       146       113       110        94        94        68        68       138       134       126       128       148       144 
dram[2]:       152       154       146       146       113       112        94        94        72        68       136       134       126       126       148       146 
dram[3]:       152       154       146       144       110       112        94        95        72        70       136       134       126       126       148       146 
dram[4]:       152       154       146       144       110       113        94        92        72        70       137       134       126       127       148       146 
dram[5]:       154       154       146       144       110       112        94        92        71        70       136       138       126       128       146       146 
total reads: 11793
bank skew: 154/68 = 2.26
chip skew: 1967/1963 = 1.00
average mf latency per bank:
dram[0]:        605       672       694       629       457       459       331       357      1578      1359     26864     27205       824       816       671       646
dram[1]:        657       669       610       626       450       453       333       332      1666      1271     26824     26838       911       769       691       581
dram[2]:        591       645       590       709       740       447       338       336      1663      1387     27171     26782       711       798       669       603
dram[3]:        645       635       664       651       469       430       343       538      1705      1654     27468     33444       747       867       675       638
dram[4]:        651       680       673       613       455       423       332       344      1485      1670     23812     27515       846       777       577       598
dram[5]:        652       629       625       675       454       429       333       338      1292      1708     28404     25963       888       783       652       644
maximum mf latency per bank:
dram[0]:        619       638       653       704       629       596       765       677       424       408       712       727       728       663       837       668
dram[1]:        579       563       752       602       433       460       543       451       472       413       612       622       644       631       599       666
dram[2]:        574       651       615       719       917       543       533       723       436       488       578       629       640       688       633       642
dram[3]:        581       604       698       707       499       638       522       465       460       540       632       601       678       661       692       560
dram[4]:        549       561       696       721       581       659       815       695       485       407       559       646       655       672       710       718
dram[5]:        620       557       830       695       497       531       617       536       425       478       634       617       678       680       701       576

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=699292 n_nop=680898 n_act=2358 n_pre=2342 n_req=6847 n_rd=9762 n_write=3932 bw_util=0.03917
n_activity=63725 dram_eff=0.4298
bk0: 680a 693105i bk1: 678a 693016i bk2: 688a 693167i bk3: 674a 693238i bk4: 556a 694522i bk5: 548a 694594i bk6: 510a 695010i bk7: 514a 694762i bk8: 474a 696204i bk9: 484a 695978i bk10: 582a 693948i bk11: 594a 693159i bk12: 690a 693134i bk13: 704a 692829i bk14: 692a 692192i bk15: 694a 692223i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.126289
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=699292 n_nop=680810 n_act=2407 n_pre=2391 n_req=6842 n_rd=9758 n_write=3926 bw_util=0.03914
n_activity=63706 dram_eff=0.4296
bk0: 686a 693001i bk1: 682a 692992i bk2: 684a 693124i bk3: 680a 693182i bk4: 552a 694641i bk5: 546a 694414i bk6: 516a 695067i bk7: 512a 694828i bk8: 472a 695897i bk9: 478a 696022i bk10: 584a 693500i bk11: 598a 693680i bk12: 686a 692901i bk13: 696a 693237i bk14: 702a 692509i bk15: 684a 692390i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.116605
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=699292 n_nop=680846 n_act=2387 n_pre=2371 n_req=6844 n_rd=9754 n_write=3934 bw_util=0.03915
n_activity=63835 dram_eff=0.4289
bk0: 678a 692977i bk1: 680a 692770i bk2: 684a 693356i bk3: 684a 692774i bk4: 550a 694476i bk5: 552a 694560i bk6: 516a 695075i bk7: 506a 694941i bk8: 478a 696195i bk9: 476a 696115i bk10: 580a 693672i bk11: 598a 693514i bk12: 696a 692967i bk13: 688a 692869i bk14: 698a 692827i bk15: 690a 692285i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.12541
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=699292 n_nop=680810 n_act=2402 n_pre=2386 n_req=6847 n_rd=9764 n_write=3930 bw_util=0.03917
n_activity=63824 dram_eff=0.4291
bk0: 682a 693383i bk1: 680a 692880i bk2: 684a 693276i bk3: 684a 693020i bk4: 544a 694797i bk5: 552a 694655i bk6: 514a 695038i bk7: 506a 694933i bk8: 488a 696041i bk9: 480a 695813i bk10: 588a 694008i bk11: 588a 693531i bk12: 696a 692672i bk13: 692a 692842i bk14: 690a 692871i bk15: 696a 692284i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.119334
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=699292 n_nop=680842 n_act=2390 n_pre=2374 n_req=6843 n_rd=9756 n_write=3930 bw_util=0.03914
n_activity=64102 dram_eff=0.427
bk0: 678a 693259i bk1: 678a 693022i bk2: 686a 693580i bk3: 680a 692929i bk4: 546a 694623i bk5: 550a 694462i bk6: 512a 695295i bk7: 512a 694973i bk8: 484a 695933i bk9: 478a 695936i bk10: 592a 693773i bk11: 586a 693567i bk12: 688a 692858i bk13: 700a 693105i bk14: 694a 692220i bk15: 692a 691918i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.128757
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents
MSHR: tag=0x8062f700, atomic=0 1 entries : 0x7ff997b8f900 :  mf: uid=6844998, sid05:w08, part=5, addr=0x8062f700, load , size=128, unknown  status = IN_PARTITION_DRAM (918400), 

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=699292 n_nop=680803 n_act=2397 n_pre=2381 n_req=6856 n_rd=9777 n_write=3934 bw_util=0.03921
n_activity=63696 dram_eff=0.4305
bk0: 678a 693129i bk1: 678a 692683i bk2: 682a 693577i bk3: 686a 692939i bk4: 550a 694907i bk5: 552a 694716i bk6: 518a 695133i bk7: 508a 694746i bk8: 480a 696156i bk9: 480a 696039i bk10: 596a 693669i bk11: 592a 693638i bk12: 686a 693222i bk13: 703a 692910i bk14: 696a 692753i bk15: 692a 692184i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.118557

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65782, Miss = 2436, Miss_rate = 0.037, Pending_hits = 779, Reservation_fails = 2573
L2_cache_bank[1]: Access = 66412, Miss = 2445, Miss_rate = 0.037, Pending_hits = 790, Reservation_fails = 2256
L2_cache_bank[2]: Access = 65892, Miss = 2441, Miss_rate = 0.037, Pending_hits = 790, Reservation_fails = 2336
L2_cache_bank[3]: Access = 65413, Miss = 2438, Miss_rate = 0.037, Pending_hits = 816, Reservation_fails = 2262
L2_cache_bank[4]: Access = 65208, Miss = 2440, Miss_rate = 0.037, Pending_hits = 799, Reservation_fails = 1968
L2_cache_bank[5]: Access = 64522, Miss = 2437, Miss_rate = 0.038, Pending_hits = 813, Reservation_fails = 2157
L2_cache_bank[6]: Access = 65742, Miss = 2443, Miss_rate = 0.037, Pending_hits = 786, Reservation_fails = 1567
L2_cache_bank[7]: Access = 83129, Miss = 2439, Miss_rate = 0.029, Pending_hits = 811, Reservation_fails = 2218
L2_cache_bank[8]: Access = 69875, Miss = 2440, Miss_rate = 0.035, Pending_hits = 797, Reservation_fails = 1955
L2_cache_bank[9]: Access = 65650, Miss = 2438, Miss_rate = 0.037, Pending_hits = 783, Reservation_fails = 1967
L2_cache_bank[10]: Access = 69024, Miss = 2443, Miss_rate = 0.035, Pending_hits = 794, Reservation_fails = 1965
L2_cache_bank[11]: Access = 64168, Miss = 2446, Miss_rate = 0.038, Pending_hits = 777, Reservation_fails = 2139
L2_total_cache_accesses = 810817
L2_total_cache_misses = 29286
L2_total_cache_miss_rate = 0.0361
L2_total_cache_pending_hits = 9535
L2_total_cache_reservation_fails = 25363
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31705
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9456
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26409
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23861
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 2827
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 201
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 48
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1502
L2_cache_data_port_util = 0.110
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1082443
icnt_total_pkts_simt_to_mem=1872863
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.3365
	minimum = 6
	maximum = 32
Network latency average = 9.18553
	minimum = 6
	maximum = 27
Slowest packet = 1621516
Flit latency average = 7.70296
	minimum = 6
	maximum = 23
Slowest flit = 2955011
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00340202
	minimum = 0 (at node 0)
	maximum = 0.00895436 (at node 1)
Accepted packet rate average = 0.00340202
	minimum = 0 (at node 0)
	maximum = 0.00895436 (at node 1)
Injected flit rate average = 0.0101205
	minimum = 0 (at node 0)
	maximum = 0.0274408 (at node 1)
Accepted flit rate average= 0.0101205
	minimum = 0 (at node 0)
	maximum = 0.0257077 (at node 1)
Injected packet length average = 2.97484
Accepted packet length average = 2.97484
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.3299 (26 samples)
	minimum = 6 (26 samples)
	maximum = 93.6923 (26 samples)
Network latency average = 11.7443 (26 samples)
	minimum = 6 (26 samples)
	maximum = 84.8846 (26 samples)
Flit latency average = 11.1367 (26 samples)
	minimum = 6 (26 samples)
	maximum = 81.5 (26 samples)
Fragmentation average = 0.00500771 (26 samples)
	minimum = 0 (26 samples)
	maximum = 26.5385 (26 samples)
Injected packet rate average = 0.0288901 (26 samples)
	minimum = 0.015271 (26 samples)
	maximum = 0.0592604 (26 samples)
Accepted packet rate average = 0.0288901 (26 samples)
	minimum = 0.015271 (26 samples)
	maximum = 0.0592604 (26 samples)
Injected flit rate average = 0.0637438 (26 samples)
	minimum = 0.0332388 (26 samples)
	maximum = 0.154613 (26 samples)
Accepted flit rate average = 0.0637438 (26 samples)
	minimum = 0.0297048 (26 samples)
	maximum = 0.138042 (26 samples)
Injected packet size average = 2.20642 (26 samples)
Accepted packet size average = 2.20642 (26 samples)
Hops average = 1 (26 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 51 sec (831 sec)
gpgpu_simulation_rate = 57775 (inst/sec)
gpgpu_simulation_rate = 1105 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x404bc0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' to stream 0, gridDim= (2,1,1) blockDim = (512,1,1) 
kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 7 bind to kernel 27 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: CTA/core = 2, limited by: regs
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,918401)
GPGPU-Sim uArch: Shader 8 bind to kernel 27 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,918401)
GPGPU-Sim PTX: 49300000 instructions simulated : ctaid=(0,0,0) tid=(39,0,0)
GPGPU-Sim uArch: cycles simulated: 920401  inst.: 48070233 (ipc=29.6) sim_rate=57776 (inst/sec) elapsed = 0:0:13:52 / Sat Jul 28 12:31:57 2018
GPGPU-Sim PTX: 49400000 instructions simulated : ctaid=(0,0,0) tid=(103,0,0)
GPGPU-Sim PTX: 49500000 instructions simulated : ctaid=(0,0,0) tid=(327,0,0)
GPGPU-Sim PTX: 49600000 instructions simulated : ctaid=(0,0,0) tid=(167,0,0)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (5982,918401), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 27 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: cycles simulated: 925401  inst.: 48321145 (ipc=44.3) sim_rate=58008 (inst/sec) elapsed = 0:0:13:53 / Sat Jul 28 12:31:58 2018
GPGPU-Sim uArch: Shader 7 finished CTA #0 (7992,918401), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 27 '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_' finished on shader 7.
kernel_name = _Z17im2col_gpu_kernelIfEviPKT_iiiiiiiPS0_ 
kernel_launch_uid = 27 
gpu_sim_cycle = 7993
gpu_sim_insn = 314944
gpu_ipc =      39.4025
gpu_tot_sim_cycle = 926394
gpu_tot_sim_insn = 48326041
gpu_tot_ipc =      52.1658
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 25114
gpu_stall_icnt2sh    = 131580
gpu_total_sim_rate=58014

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2876444
	L1I_total_cache_misses = 5905
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 189408, Miss = 53703, Miss_rate = 0.284, Pending_hits = 3613, Reservation_fails = 77477
	L1D_cache_core[1]: Access = 193064, Miss = 55281, Miss_rate = 0.286, Pending_hits = 3704, Reservation_fails = 104279
	L1D_cache_core[2]: Access = 192247, Miss = 55119, Miss_rate = 0.287, Pending_hits = 3807, Reservation_fails = 97277
	L1D_cache_core[3]: Access = 144179, Miss = 39382, Miss_rate = 0.273, Pending_hits = 3542, Reservation_fails = 83443
	L1D_cache_core[4]: Access = 146861, Miss = 57783, Miss_rate = 0.393, Pending_hits = 4494, Reservation_fails = 71296
	L1D_cache_core[5]: Access = 148418, Miss = 58271, Miss_rate = 0.393, Pending_hits = 4401, Reservation_fails = 129210
	L1D_cache_core[6]: Access = 99092, Miss = 41421, Miss_rate = 0.418, Pending_hits = 4416, Reservation_fails = 97275
	L1D_cache_core[7]: Access = 107990, Miss = 45086, Miss_rate = 0.418, Pending_hits = 6143, Reservation_fails = 130570
	L1D_cache_core[8]: Access = 153137, Miss = 60831, Miss_rate = 0.397, Pending_hits = 5776, Reservation_fails = 159485
	L1D_cache_core[9]: Access = 152758, Miss = 60249, Miss_rate = 0.394, Pending_hits = 5828, Reservation_fails = 159799
	L1D_cache_core[10]: Access = 96650, Miss = 40467, Miss_rate = 0.419, Pending_hits = 4273, Reservation_fails = 94342
	L1D_cache_core[11]: Access = 156120, Miss = 61774, Miss_rate = 0.396, Pending_hits = 6141, Reservation_fails = 149173
	L1D_cache_core[12]: Access = 98590, Miss = 40793, Miss_rate = 0.414, Pending_hits = 4306, Reservation_fails = 98259
	L1D_cache_core[13]: Access = 149019, Miss = 58969, Miss_rate = 0.396, Pending_hits = 4449, Reservation_fails = 130047
	L1D_cache_core[14]: Access = 145120, Miss = 56104, Miss_rate = 0.387, Pending_hits = 4535, Reservation_fails = 127240
	L1D_total_cache_accesses = 2172653
	L1D_total_cache_misses = 785233
	L1D_total_cache_miss_rate = 0.3614
	L1D_total_cache_pending_hits = 69428
	L1D_total_cache_reservation_fails = 1709172
	L1D_cache_data_port_util = 0.188
	L1D_cache_fill_port_util = 0.010
L1C_cache:
	L1C_total_cache_accesses = 83199
	L1C_total_cache_misses = 531
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1299486
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 62216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 67601
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 493789
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 82668
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18506
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7212
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 717632
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1215383
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2870539
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5905
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16330, 16330, 16330, 16330, 16330, 16330, 11783, 11783, 11455, 11455, 11314, 11314, 11314, 11314, 11279, 11279, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 
gpgpu_n_tot_thrd_icount = 167138112
gpgpu_n_tot_w_icount = 5223066
gpgpu_n_stall_shd_mem = 2375238
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 67600
gpgpu_n_mem_write_global = 743350
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 6361602
gpgpu_n_store_insn = 3089456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2453132
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2375238
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3283117	W0_Idle:1171551	W0_Scoreboard:4314156	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:17988	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1362480
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 540800 {8:67600,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 39989872 {40:579568,72:85425,136:78357,}
traffic_breakdown_coretomem[INST_ACC_R] = 2712 {8:339,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 9193600 {136:67600,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 5946800 {8:743350,}
traffic_breakdown_memtocore[INST_ACC_R] = 46104 {136:339,}
maxmrqlatency = 518 
maxdqlatency = 0 
maxmflatency = 917 
averagemflatency = 205 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 926393 
mrq_lat_table:24695 	3312 	2832 	2737 	2694 	2248 	1716 	1632 	137 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	756383 	53365 	1223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	138752 	68884 	128132 	467269 	8193 	78 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	30978 	28851 	7451 	333 	8 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	129609 	1149 	447980 	0 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	1725 	98 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[1]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[2]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[3]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[4]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[5]:        64        64        64        64        64        64        55        54        32        32        32        32        32        32        64        64 
maximum service time to same row:
dram[0]:     63554     63602     58392     64480    118967    121888     59283     65344     58351     63517     46247     58357     63525     59316     64454     59266 
dram[1]:     59329     65364     64513     58402    119222    122212     63567     59344     59232     58359     46204     45243     63536     64509     58394     64459 
dram[2]:     64428     58428     63557     59329    120692    122579     63541     59274     64442     64470     57449     57404     58392     65348     58347     63531 
dram[3]:     63532     59329     64481     64513    121066    122962     58382     65353     58366     63531     57437     45322     63587     63535     64460     58394 
dram[4]:     58423     65352     58394     63556    121502    123264     59274     64423     59281     58373     57404     45252     64448     59316     64460     64512 
dram[5]:     59330     64442     64513     63558    121736    123638     63569     59332     64458     58360     46212     57439     58409     64428     58352     63537 
average row accesses per activate:
dram[0]:  3.640000  3.596026  3.333333  3.377622  3.333333  3.622642  2.900826  2.700000  2.210145  2.345865  2.479769  2.454545  2.605556  2.589189  3.320513  3.335484 
dram[1]:  3.564935  3.811189  3.088608  3.375000  3.137097  3.139344  2.532374  2.692308  2.187050  2.161972  2.471264  2.488506  2.649718  2.783626  3.310127  3.148148 
dram[2]:  3.585526  3.532468  3.253333  3.588235  3.206612  3.316239  2.687023  2.648855  2.320895  2.217391  2.434286  2.432584  2.604396  2.670455  3.383117  3.203704 
dram[3]:  3.418750  3.804196  3.210526  3.176471  3.321739  3.464286  2.600000  2.597015  2.164384  2.279412  2.574850  2.473989  2.455959  2.728324  3.357143  3.262500 
dram[4]:  3.758621  3.719178  3.238411  3.408451  3.481818  3.316239  2.845528  2.577778  2.107383  2.272059  2.379121  2.526627  2.513369  2.773256  3.052941  3.250000 
dram[5]:  3.675676  3.525974  3.478571  3.580882  3.290598  3.403509  2.674242  2.291391  2.174825  2.108844  2.583333  2.646342  2.508021  2.711864  3.278481  3.151515 
average row locality = 42004/14364 = 2.924255
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       368       365       344       337       278       274       255       257       237       242       291       297       345       352       358       359 
dram[1]:       371       367       342       340       276       273       258       256       236       239       292       299       343       348       363       354 
dram[2]:       367       366       342       342       275       276       258       253       239       238       290       299       348       344       361       359 
dram[3]:       369       366       342       342       272       276       257       253       244       240       294       294       348       346       357       362 
dram[4]:       367       365       343       340       273       275       256       256       242       239       296       293       344       350       359       360 
dram[5]:       366       365       341       343       275       276       259       254       240       240       298       296       343       352       360       360 
total reads: 29761
bank skew: 371/236 = 1.57
chip skew: 4968/4957 = 1.00
number of total write accesses:
dram[0]:       178       178       146       146       112       110        96        94        68        70       138       135       124       127       160       158 
dram[1]:       178       178       146       146       113       110        94        94        68        68       138       134       126       128       160       156 
dram[2]:       178       178       146       146       113       112        94        94        72        68       136       134       126       126       160       160 
dram[3]:       178       178       146       144       110       112        94        95        72        70       136       134       126       126       160       160 
dram[4]:       178       178       146       144       110       113        94        92        72        70       137       134       126       127       160       160 
dram[5]:       178       178       146       144       110       112        94        92        71        70       136       138       126       128       158       160 
total reads: 12243
bank skew: 178/68 = 2.62
chip skew: 2043/2037 = 1.00
average mf latency per bank:
dram[0]:        559       623       694       629       457       459       331       357      1578      1359     26864     27205       824       816       646       622
dram[1]:        606       620       610       626       450       453       333       332      1666      1271     26824     26838       911       769       666       560
dram[2]:        547       599       590       709       740       447       338       336      1663      1387     27171     26782       711       798       644       578
dram[3]:        595       589       664       651       469       430       343       538      1705      1654     27468     33444       747       867       650       610
dram[4]:        600       630       673       613       455       423       332       344      1485      1670     23812     27515       846       777       557       573
dram[5]:        604       584       625       675       454       429       333       338      1292      1708     28404     25963       888       783       628       616
maximum mf latency per bank:
dram[0]:        619       638       653       704       629       596       765       677       424       408       712       727       728       663       837       668
dram[1]:        579       563       752       602       433       460       543       451       472       413       612       622       644       631       599       666
dram[2]:        574       651       615       719       917       543       533       723       436       488       578       629       640       688       633       642
dram[3]:        581       604       698       707       499       638       522       465       460       540       632       601       678       661       692       560
dram[4]:        549       561       696       721       581       659       815       695       485       407       559       646       655       672       710       718
dram[5]:        620       557       830       695       497       531       617       536       425       478       634       617       678       680       701       576

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=705378 n_nop=686672 n_act=2362 n_pre=2346 n_req=6999 n_rd=9918 n_write=4080 bw_util=0.03969
n_activity=65314 dram_eff=0.4286
bk0: 736a 698607i bk1: 730a 698534i bk2: 688a 699250i bk3: 674a 699323i bk4: 556a 700608i bk5: 548a 700680i bk6: 510a 701096i bk7: 514a 700848i bk8: 474a 702290i bk9: 484a 702064i bk10: 582a 700034i bk11: 594a 699246i bk12: 690a 699221i bk13: 704a 698917i bk14: 716a 698033i bk15: 718a 698059i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.126603
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=705378 n_nop=686584 n_act=2411 n_pre=2395 n_req=6994 n_rd=9914 n_write=4074 bw_util=0.03966
n_activity=65296 dram_eff=0.4284
bk0: 742a 698523i bk1: 734a 698553i bk2: 684a 699206i bk3: 680a 699265i bk4: 552a 700725i bk5: 546a 700498i bk6: 516a 701152i bk7: 512a 700914i bk8: 472a 701983i bk9: 478a 702109i bk10: 584a 699587i bk11: 598a 699768i bk12: 686a 698989i bk13: 696a 699325i bk14: 726a 698318i bk15: 708a 698200i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.116891
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=705378 n_nop=686612 n_act=2391 n_pre=2375 n_req=7000 n_rd=9914 n_write=4086 bw_util=0.0397
n_activity=65478 dram_eff=0.4276
bk0: 734a 698464i bk1: 732a 698301i bk2: 684a 699438i bk3: 684a 698857i bk4: 550a 700561i bk5: 552a 700645i bk6: 516a 701160i bk7: 506a 701026i bk8: 478a 702281i bk9: 476a 702201i bk10: 580a 699759i bk11: 598a 699601i bk12: 696a 699055i bk13: 688a 698958i bk14: 722a 698676i bk15: 718a 698093i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.125694
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents
MSHR: tag=0x80649380, atomic=0 1 entries : 0x7ff981f5fe30 :  mf: uid=6853711, sid07:w15, part=3, addr=0x80649380, load , size=128, unknown  status = IN_PARTITION_DRAM (926393), 

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=705378 n_nop=686577 n_act=2406 n_pre=2390 n_req=7003 n_rd=9923 n_write=4082 bw_util=0.03971
n_activity=65467 dram_eff=0.4278
bk0: 737a 698894i bk1: 732a 698388i bk2: 684a 699359i bk3: 684a 699103i bk4: 544a 700882i bk5: 552a 700740i bk6: 514a 701123i bk7: 506a 701018i bk8: 488a 702126i bk9: 480a 701899i bk10: 588a 700095i bk11: 588a 699619i bk12: 696a 698760i bk13: 692a 698930i bk14: 714a 698708i bk15: 724a 698078i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.119698
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=705378 n_nop=686608 n_act=2394 n_pre=2378 n_req=6999 n_rd=9916 n_write=4082 bw_util=0.03969
n_activity=65738 dram_eff=0.4259
bk0: 734a 698798i bk1: 730a 698599i bk2: 686a 699662i bk3: 680a 699011i bk4: 546a 700707i bk5: 550a 700547i bk6: 512a 701380i bk7: 512a 701058i bk8: 484a 702018i bk9: 478a 702022i bk10: 592a 699860i bk11: 586a 699655i bk12: 688a 698947i bk13: 700a 699195i bk14: 718a 698027i bk15: 720a 697652i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.129063
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=705378 n_nop=686574 n_act=2401 n_pre=2385 n_req=7009 n_rd=9936 n_write=4082 bw_util=0.03975
n_activity=65326 dram_eff=0.4292
bk0: 732a 698651i bk1: 730a 698216i bk2: 682a 699660i bk3: 686a 699023i bk4: 550a 700993i bk5: 552a 700802i bk6: 518a 701219i bk7: 508a 700832i bk8: 480a 702242i bk9: 480a 702125i bk10: 596a 699756i bk11: 592a 699725i bk12: 686a 699310i bk13: 704a 698996i bk14: 720a 698602i bk15: 720a 697981i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.119123

========= L2 cache stats =========
L2_cache_bank[0]: Access = 65822, Miss = 2476, Miss_rate = 0.038, Pending_hits = 779, Reservation_fails = 2573
L2_cache_bank[1]: Access = 66450, Miss = 2483, Miss_rate = 0.037, Pending_hits = 790, Reservation_fails = 2256
L2_cache_bank[2]: Access = 65933, Miss = 2481, Miss_rate = 0.038, Pending_hits = 790, Reservation_fails = 2336
L2_cache_bank[3]: Access = 65451, Miss = 2476, Miss_rate = 0.038, Pending_hits = 816, Reservation_fails = 2262
L2_cache_bank[4]: Access = 65254, Miss = 2480, Miss_rate = 0.038, Pending_hits = 800, Reservation_fails = 1968
L2_cache_bank[5]: Access = 64562, Miss = 2477, Miss_rate = 0.038, Pending_hits = 813, Reservation_fails = 2157
L2_cache_bank[6]: Access = 65788, Miss = 2483, Miss_rate = 0.038, Pending_hits = 786, Reservation_fails = 1567
L2_cache_bank[7]: Access = 83169, Miss = 2479, Miss_rate = 0.030, Pending_hits = 811, Reservation_fails = 2218
L2_cache_bank[8]: Access = 69920, Miss = 2480, Miss_rate = 0.035, Pending_hits = 797, Reservation_fails = 1955
L2_cache_bank[9]: Access = 65690, Miss = 2478, Miss_rate = 0.038, Pending_hits = 783, Reservation_fails = 1967
L2_cache_bank[10]: Access = 69063, Miss = 2482, Miss_rate = 0.036, Pending_hits = 794, Reservation_fails = 1965
L2_cache_bank[11]: Access = 64208, Miss = 2486, Miss_rate = 0.039, Pending_hits = 777, Reservation_fails = 2139
L2_total_cache_accesses = 811310
L2_total_cache_misses = 29761
L2_total_cache_miss_rate = 0.0367
L2_total_cache_pending_hits = 9536
L2_total_cache_reservation_fails = 25363
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 31709
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 26434
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23861
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 740073
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 214
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 48
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1502
L2_cache_data_port_util = 0.109
L2_cache_fill_port_util = 0.011

icnt_total_pkts_mem_to_simt=1083108
icnt_total_pkts_simt_to_mem=1875156
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 9.62272
	minimum = 6
	maximum = 80
Network latency average = 9.11968
	minimum = 6
	maximum = 80
Slowest packet = 1621700
Flit latency average = 7.67884
	minimum = 6
	maximum = 76
Slowest flit = 2955496
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00456881
	minimum = 0 (at node 0)
	maximum = 0.053672 (at node 7)
Accepted packet rate average = 0.00456881
	minimum = 0 (at node 0)
	maximum = 0.053672 (at node 7)
Injected flit rate average = 0.0137064
	minimum = 0 (at node 0)
	maximum = 0.253847 (at node 7)
Accepted flit rate average= 0.0137064
	minimum = 0 (at node 0)
	maximum = 0.0681847 (at node 7)
Injected packet length average = 3
Accepted packet length average = 3
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.1555 (27 samples)
	minimum = 6 (27 samples)
	maximum = 93.1852 (27 samples)
Network latency average = 11.6471 (27 samples)
	minimum = 6 (27 samples)
	maximum = 84.7037 (27 samples)
Flit latency average = 11.0086 (27 samples)
	minimum = 6 (27 samples)
	maximum = 81.2963 (27 samples)
Fragmentation average = 0.00482224 (27 samples)
	minimum = 0 (27 samples)
	maximum = 25.5556 (27 samples)
Injected packet rate average = 0.0279893 (27 samples)
	minimum = 0.0147054 (27 samples)
	maximum = 0.0590534 (27 samples)
Accepted packet rate average = 0.0279893 (27 samples)
	minimum = 0.0147054 (27 samples)
	maximum = 0.0590534 (27 samples)
Injected flit rate average = 0.0618905 (27 samples)
	minimum = 0.0320077 (27 samples)
	maximum = 0.158288 (27 samples)
Accepted flit rate average = 0.0618905 (27 samples)
	minimum = 0.0286046 (27 samples)
	maximum = 0.135455 (27 samples)
Injected packet size average = 2.21122 (27 samples)
Accepted packet size average = 2.21122 (27 samples)
Hops average = 1 (27 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 13 min, 53 sec (833 sec)
gpgpu_simulation_rate = 58014 (inst/sec)
gpgpu_simulation_rate = 1112 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402cd0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdw_gpu_kernelPfS_S_iii' to stream 0, gridDim= (1,1,1) blockDim = (32,32,1) 
kernel '_Z17convdw_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 28 '_Z17convdw_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,926394)
GPGPU-Sim PTX: 49700000 instructions simulated : ctaid=(0,0,0) tid=(19,4,0)
GPGPU-Sim uArch: cycles simulated: 934394  inst.: 48412545 (ipc=10.8) sim_rate=58048 (inst/sec) elapsed = 0:0:13:54 / Sat Jul 28 12:31:59 2018
GPGPU-Sim PTX: 49800000 instructions simulated : ctaid=(0,0,0) tid=(19,10,0)
GPGPU-Sim uArch: cycles simulated: 942894  inst.: 48479265 (ipc= 9.3) sim_rate=58059 (inst/sec) elapsed = 0:0:13:55 / Sat Jul 28 12:32:00 2018
GPGPU-Sim uArch: cycles simulated: 952394  inst.: 48557389 (ipc= 8.9) sim_rate=58083 (inst/sec) elapsed = 0:0:13:56 / Sat Jul 28 12:32:01 2018
GPGPU-Sim PTX: 49900000 instructions simulated : ctaid=(0,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 960894  inst.: 48624469 (ipc= 8.7) sim_rate=58093 (inst/sec) elapsed = 0:0:13:57 / Sat Jul 28 12:32:02 2018
GPGPU-Sim PTX: 50000000 instructions simulated : ctaid=(0,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 969394  inst.: 48694209 (ipc= 8.6) sim_rate=58107 (inst/sec) elapsed = 0:0:13:58 / Sat Jul 28 12:32:03 2018
GPGPU-Sim PTX: 50100000 instructions simulated : ctaid=(0,0,0) tid=(15,0,0)
GPGPU-Sim uArch: cycles simulated: 979394  inst.: 48775329 (ipc= 8.5) sim_rate=58135 (inst/sec) elapsed = 0:0:13:59 / Sat Jul 28 12:32:04 2018
GPGPU-Sim uArch: cycles simulated: 987894  inst.: 48842189 (ipc= 8.4) sim_rate=58145 (inst/sec) elapsed = 0:0:14:00 / Sat Jul 28 12:32:05 2018
GPGPU-Sim PTX: 50200000 instructions simulated : ctaid=(0,0,0) tid=(15,5,0)
GPGPU-Sim uArch: cycles simulated: 997894  inst.: 48920989 (ipc= 8.3) sim_rate=58170 (inst/sec) elapsed = 0:0:14:01 / Sat Jul 28 12:32:06 2018
GPGPU-Sim PTX: 50300000 instructions simulated : ctaid=(0,0,0) tid=(3,11,0)
GPGPU-Sim uArch: cycles simulated: 1006394  inst.: 48990261 (ipc= 8.3) sim_rate=58183 (inst/sec) elapsed = 0:0:14:02 / Sat Jul 28 12:32:07 2018
GPGPU-Sim uArch: cycles simulated: 1014894  inst.: 49060329 (ipc= 8.3) sim_rate=58197 (inst/sec) elapsed = 0:0:14:03 / Sat Jul 28 12:32:08 2018
GPGPU-Sim PTX: 50400000 instructions simulated : ctaid=(0,0,0) tid=(15,10,0)
GPGPU-Sim uArch: cycles simulated: 1024894  inst.: 49138089 (ipc= 8.2) sim_rate=58220 (inst/sec) elapsed = 0:0:14:04 / Sat Jul 28 12:32:09 2018
GPGPU-Sim PTX: 50500000 instructions simulated : ctaid=(0,0,0) tid=(3,10,0)
GPGPU-Sim uArch: cycles simulated: 1033394  inst.: 49206221 (ipc= 8.2) sim_rate=58232 (inst/sec) elapsed = 0:0:14:05 / Sat Jul 28 12:32:10 2018
GPGPU-Sim uArch: cycles simulated: 1041394  inst.: 49271221 (ipc= 8.2) sim_rate=58240 (inst/sec) elapsed = 0:0:14:06 / Sat Jul 28 12:32:11 2018
GPGPU-Sim PTX: 50600000 instructions simulated : ctaid=(0,0,0) tid=(3,9,0)
GPGPU-Sim uArch: cycles simulated: 1050894  inst.: 49346741 (ipc= 8.2) sim_rate=58260 (inst/sec) elapsed = 0:0:14:07 / Sat Jul 28 12:32:12 2018
GPGPU-Sim PTX: 50700000 instructions simulated : ctaid=(0,0,0) tid=(3,0,0)
GPGPU-Sim uArch: cycles simulated: 1058394  inst.: 49405721 (ipc= 8.2) sim_rate=58261 (inst/sec) elapsed = 0:0:14:08 / Sat Jul 28 12:32:13 2018
GPGPU-Sim PTX: 50800000 instructions simulated : ctaid=(0,0,0) tid=(3,8,0)
GPGPU-Sim uArch: cycles simulated: 1067394  inst.: 49476021 (ipc= 8.2) sim_rate=58275 (inst/sec) elapsed = 0:0:14:09 / Sat Jul 28 12:32:14 2018
GPGPU-Sim uArch: cycles simulated: 1076394  inst.: 49547261 (ipc= 8.1) sim_rate=58290 (inst/sec) elapsed = 0:0:14:10 / Sat Jul 28 12:32:15 2018
GPGPU-Sim PTX: 50900000 instructions simulated : ctaid=(0,0,0) tid=(3,10,0)
GPGPU-Sim uArch: cycles simulated: 1084394  inst.: 49612701 (ipc= 8.1) sim_rate=58299 (inst/sec) elapsed = 0:0:14:11 / Sat Jul 28 12:32:16 2018
GPGPU-Sim PTX: 51000000 instructions simulated : ctaid=(0,0,0) tid=(3,3,0)
GPGPU-Sim uArch: cycles simulated: 1093894  inst.: 49688221 (ipc= 8.1) sim_rate=58319 (inst/sec) elapsed = 0:0:14:12 / Sat Jul 28 12:32:17 2018
GPGPU-Sim uArch: cycles simulated: 1102894  inst.: 49757981 (ipc= 8.1) sim_rate=58332 (inst/sec) elapsed = 0:0:14:13 / Sat Jul 28 12:32:18 2018
GPGPU-Sim PTX: 51100000 instructions simulated : ctaid=(0,0,0) tid=(3,2,0)
GPGPU-Sim uArch: cycles simulated: 1112394  inst.: 49832521 (ipc= 8.1) sim_rate=58351 (inst/sec) elapsed = 0:0:14:14 / Sat Jul 28 12:32:19 2018
GPGPU-Sim PTX: 51200000 instructions simulated : ctaid=(0,0,0) tid=(15,8,0)
GPGPU-Sim uArch: cycles simulated: 1121394  inst.: 49906469 (ipc= 8.1) sim_rate=58370 (inst/sec) elapsed = 0:0:14:15 / Sat Jul 28 12:32:20 2018
GPGPU-Sim uArch: cycles simulated: 1128394  inst.: 49963309 (ipc= 8.1) sim_rate=58368 (inst/sec) elapsed = 0:0:14:16 / Sat Jul 28 12:32:21 2018
GPGPU-Sim PTX: 51300000 instructions simulated : ctaid=(0,0,0) tid=(15,1,0)
GPGPU-Sim uArch: cycles simulated: 1136894  inst.: 50029809 (ipc= 8.1) sim_rate=58377 (inst/sec) elapsed = 0:0:14:17 / Sat Jul 28 12:32:22 2018
GPGPU-Sim PTX: 51400000 instructions simulated : ctaid=(0,0,0) tid=(15,23,0)
GPGPU-Sim uArch: cycles simulated: 1144394  inst.: 50119669 (ipc= 8.2) sim_rate=58414 (inst/sec) elapsed = 0:0:14:18 / Sat Jul 28 12:32:23 2018
GPGPU-Sim PTX: 51500000 instructions simulated : ctaid=(0,0,0) tid=(15,17,0)
GPGPU-Sim uArch: cycles simulated: 1152894  inst.: 50222789 (ipc= 8.4) sim_rate=58466 (inst/sec) elapsed = 0:0:14:19 / Sat Jul 28 12:32:24 2018
GPGPU-Sim PTX: 51600000 instructions simulated : ctaid=(0,0,0) tid=(15,23,0)
GPGPU-Sim uArch: cycles simulated: 1161894  inst.: 50333109 (ipc= 8.5) sim_rate=58526 (inst/sec) elapsed = 0:0:14:20 / Sat Jul 28 12:32:25 2018
GPGPU-Sim PTX: 51700000 instructions simulated : ctaid=(0,0,0) tid=(15,9,0)
GPGPU-Sim uArch: cycles simulated: 1169394  inst.: 50424589 (ipc= 8.6) sim_rate=58565 (inst/sec) elapsed = 0:0:14:21 / Sat Jul 28 12:32:26 2018
GPGPU-Sim PTX: 51800000 instructions simulated : ctaid=(0,0,0) tid=(15,17,0)
GPGPU-Sim uArch: cycles simulated: 1176894  inst.: 50510893 (ipc= 8.7) sim_rate=58597 (inst/sec) elapsed = 0:0:14:22 / Sat Jul 28 12:32:27 2018
GPGPU-Sim PTX: 51900000 instructions simulated : ctaid=(0,0,0) tid=(11,18,0)
GPGPU-Sim uArch: cycles simulated: 1185894  inst.: 50608113 (ipc= 8.8) sim_rate=58642 (inst/sec) elapsed = 0:0:14:23 / Sat Jul 28 12:32:28 2018
GPGPU-Sim PTX: 52000000 instructions simulated : ctaid=(0,0,0) tid=(19,24,0)
GPGPU-Sim uArch: cycles simulated: 1196394  inst.: 50704217 (ipc= 8.8) sim_rate=58685 (inst/sec) elapsed = 0:0:14:24 / Sat Jul 28 12:32:29 2018
GPGPU-Sim PTX: 52100000 instructions simulated : ctaid=(0,0,0) tid=(3,19,0)
GPGPU-Sim uArch: cycles simulated: 1206394  inst.: 50777521 (ipc= 8.8) sim_rate=58702 (inst/sec) elapsed = 0:0:14:25 / Sat Jul 28 12:32:30 2018
GPGPU-Sim uArch: cycles simulated: 1217394  inst.: 50852185 (ipc= 8.7) sim_rate=58720 (inst/sec) elapsed = 0:0:14:26 / Sat Jul 28 12:32:31 2018
GPGPU-Sim PTX: 52200000 instructions simulated : ctaid=(0,0,0) tid=(19,17,0)
GPGPU-Sim uArch: cycles simulated: 1228394  inst.: 50906749 (ipc= 8.5) sim_rate=58715 (inst/sec) elapsed = 0:0:14:27 / Sat Jul 28 12:32:32 2018
GPGPU-Sim uArch: cycles simulated: 1239394  inst.: 50939349 (ipc= 8.3) sim_rate=58685 (inst/sec) elapsed = 0:0:14:28 / Sat Jul 28 12:32:33 2018
GPGPU-Sim uArch: Shader 9 finished CTA #0 (316599,926394), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 28 '_Z17convdw_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdw_gpu_kernelPfS_S_iii' finished on shader 9.
kernel_name = _Z17convdw_gpu_kernelPfS_S_iii 
kernel_launch_uid = 28 
gpu_sim_cycle = 316600
gpu_sim_insn = 2625004
gpu_ipc =       8.2912
gpu_tot_sim_cycle = 1242994
gpu_tot_sim_insn = 50951045
gpu_tot_ipc =      40.9906
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 25114
gpu_stall_icnt2sh    = 131587
gpu_total_sim_rate=58699

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2949103
	L1I_total_cache_misses = 5905
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 189408, Miss = 53703, Miss_rate = 0.284, Pending_hits = 3613, Reservation_fails = 77477
	L1D_cache_core[1]: Access = 193064, Miss = 55281, Miss_rate = 0.286, Pending_hits = 3704, Reservation_fails = 104279
	L1D_cache_core[2]: Access = 192247, Miss = 55119, Miss_rate = 0.287, Pending_hits = 3807, Reservation_fails = 97277
	L1D_cache_core[3]: Access = 144179, Miss = 39382, Miss_rate = 0.273, Pending_hits = 3542, Reservation_fails = 83443
	L1D_cache_core[4]: Access = 146861, Miss = 57783, Miss_rate = 0.393, Pending_hits = 4494, Reservation_fails = 71296
	L1D_cache_core[5]: Access = 148418, Miss = 58271, Miss_rate = 0.393, Pending_hits = 4401, Reservation_fails = 129210
	L1D_cache_core[6]: Access = 99092, Miss = 41421, Miss_rate = 0.418, Pending_hits = 4416, Reservation_fails = 97275
	L1D_cache_core[7]: Access = 107990, Miss = 45086, Miss_rate = 0.418, Pending_hits = 6143, Reservation_fails = 130570
	L1D_cache_core[8]: Access = 153137, Miss = 60831, Miss_rate = 0.397, Pending_hits = 5776, Reservation_fails = 159485
	L1D_cache_core[9]: Access = 210107, Miss = 91535, Miss_rate = 0.436, Pending_hits = 14125, Reservation_fails = 327687
	L1D_cache_core[10]: Access = 96650, Miss = 40467, Miss_rate = 0.419, Pending_hits = 4273, Reservation_fails = 94342
	L1D_cache_core[11]: Access = 156120, Miss = 61774, Miss_rate = 0.396, Pending_hits = 6141, Reservation_fails = 149173
	L1D_cache_core[12]: Access = 98590, Miss = 40793, Miss_rate = 0.414, Pending_hits = 4306, Reservation_fails = 98259
	L1D_cache_core[13]: Access = 149019, Miss = 58969, Miss_rate = 0.396, Pending_hits = 4449, Reservation_fails = 130047
	L1D_cache_core[14]: Access = 145120, Miss = 56104, Miss_rate = 0.387, Pending_hits = 4535, Reservation_fails = 127240
	L1D_total_cache_accesses = 2230002
	L1D_total_cache_misses = 816519
	L1D_total_cache_miss_rate = 0.3662
	L1D_total_cache_pending_hits = 77725
	L1D_total_cache_reservation_fails = 1877060
	L1D_cache_data_port_util = 0.183
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 83363
	L1C_total_cache_misses = 531
	L1C_total_cache_miss_rate = 0.0064
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1317227
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70509
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77604
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 657494
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 82832
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7216
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 738915
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1219566
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2943198
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5905
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16330, 16330, 16330, 16330, 16330, 16330, 11783, 11783, 11455, 11455, 11314, 11314, 11314, 11314, 11279, 11279, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 10952, 
gpgpu_n_tot_thrd_icount = 171327616
gpgpu_n_tot_w_icount = 5353988
gpgpu_n_stall_shd_mem = 2557250
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77603
gpgpu_n_mem_write_global = 764662
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 6938102
gpgpu_n_store_insn = 3377456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2457180
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2557250
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3619523	W0_Idle:1188302	W0_Scoreboard:4463305	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:148238	W21:0	W22:0	W23:0	W24:125	W25:0	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1363152
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 620824 {8:77603,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41782384 {40:586480,72:92337,136:85845,}
traffic_breakdown_coretomem[INST_ACC_R] = 2712 {8:339,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10554008 {136:77603,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6117296 {8:764662,}
traffic_breakdown_memtocore[INST_ACC_R] = 46104 {136:339,}
maxmrqlatency = 518 
maxdqlatency = 0 
maxmflatency = 917 
averagemflatency = 204 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 1242993 
mrq_lat_table:25535 	3399 	2836 	2743 	2694 	2248 	1716 	1632 	137 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	786766 	54297 	1223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	152617 	75313 	139095 	467327 	8193 	78 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36842 	32712 	7727 	335 	8 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	129609 	1149 	456059 	13233 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2357 	99 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[1]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[2]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[3]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[4]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[5]:        64        64        64        64        64        64        55        54        32        32        32        32        32        32        64        64 
maximum service time to same row:
dram[0]:     63554     63602     63288     64480    118967    121888     63088     65344     63150     63517     66488     61378     63525     63197     64454     63130 
dram[1]:     59329     65364     64513     58402    119222    122212     63567     59344     59232     58359     46204     45243    199877    207074     58394     64459 
dram[2]:     64428     58428     63557     59329    120692    122579     63541     59274     64442     64470     57449     57404    201059    208282     58347     63531 
dram[3]:     63532     62921     64481     64513    121066    122962     63180     65353     63167     63531     62845     70135     63587     63535     64460     63145 
dram[4]:     58423     65352     58394     63556    121502    123264     59274     64423     59281     58373     57404     45252    203910     59316     64460     64512 
dram[5]:     59330     64442     64513     63558    121736    123638     63569     59332     64458     58360     46212     57439    204794     64428     58352     63537 
average row accesses per activate:
dram[0]:  3.673203  3.629870  3.373333  3.408163  3.383333  3.669725  2.959677  2.759398  2.255172  2.430657  2.618784  2.564516  2.659459  2.628272  3.343750  3.358490 
dram[1]:  3.564935  3.811189  3.088608  3.365517  3.137097  3.139344  2.532374  2.692308  2.187050  2.161972  2.617143  2.634286  2.646067  2.779070  3.310127  3.148148 
dram[2]:  3.585526  3.532468  3.245033  3.576642  3.206612  3.316239  2.687023  2.648855  2.320895  2.217391  2.579545  2.575419  2.601093  2.666667  3.383117  3.203704 
dram[3]:  3.453988  3.835616  3.243590  3.210191  3.372881  3.513043  2.659420  2.656934  2.240000  2.364286  2.689265  2.567568  2.497488  2.790961  3.379747  3.300613 
dram[4]:  3.758621  3.719178  3.230263  3.408451  3.481818  3.316239  2.845528  2.577778  2.107383  2.272059  2.519126  2.688235  2.510638  2.773256  3.052941  3.250000 
dram[5]:  3.675676  3.525974  3.468085  3.580882  3.290598  3.403509  2.674242  2.291391  2.174825  2.108844  2.733728  2.812121  2.505319  2.711864  3.278481  3.151515 
average row locality = 42941/14529 = 2.955537
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       384       381       360       355       294       290       271       273       257       263       336       341       368       375       375       376 
dram[1]:       371       367       342       342       276       273       258       256       236       239       320       327       345       350       363       354 
dram[2]:       367       366       344       344       275       276       258       253       239       238       318       327       350       346       361       359 
dram[3]:       385       382       360       360       288       292       273       269       264       261       339       340       371       368       374       378 
dram[4]:       367       365       345       340       273       275       256       256       242       239       324       323       346       350       359       360 
dram[5]:       366       365       343       343       275       276       259       254       240       240       326       326       345       352       360       360 
total reads: 30693
bank skew: 385/236 = 1.63
chip skew: 5304/5019 = 1.06
number of total write accesses:
dram[0]:       178       178       146       146       112       110        96        94        70        70       138       136       124       127       160       158 
dram[1]:       178       178       146       146       113       110        94        94        68        68       138       134       126       128       160       156 
dram[2]:       178       178       146       146       113       112        94        94        72        68       136       134       126       126       160       160 
dram[3]:       178       178       146       144       110       112        94        95        72        70       137       135       126       126       160       160 
dram[4]:       178       178       146       144       110       113        94        92        72        70       137       134       126       127       160       160 
dram[5]:       178       178       146       144       110       112        94        92        71        70       136       138       126       128       158       160 
total reads: 12248
bank skew: 178/68 = 2.62
chip skew: 2043/2037 = 1.00
average mf latency per bank:
dram[0]:        596       660       734      1627       515       518       400       427      1578      1379     24488     24818       871       857       684       661
dram[1]:        606       620       610      1511       450       453       333       332      1666      1271     25295     25318       914       772       666       560
dram[2]:        547       599      1522      1578       740       447       338       336      1663      1387     25604     25267       715       801       644       578
dram[3]:        632       627      1657      1201       528       490       414       602      1706      1662     24993     30320       793       908       687       649
dram[4]:        600       630      1480       613       455       423       332       344      1485      1670     22477     25825       849       777       557       573
dram[5]:        604       584      1602       675       454       429       333       338      1292      1708     26792     24398       890       783       628       616
maximum mf latency per bank:
dram[0]:        619       638       653       704       629       596       765       677       424       408       712       727       728       663       837       668
dram[1]:        579       563       752       602       433       460       543       451       472       413       612       622       644       631       599       666
dram[2]:        574       651       615       719       917       543       533       723       436       488       578       629       640       688       633       642
dram[3]:        581       604       698       707       499       638       522       465       460       540       632       601       678       661       692       560
dram[4]:        549       561       696       721       581       659       815       695       485       407       559       646       655       672       710       718
dram[5]:        620       557       830       695       497       531       617       536       425       478       634       617       678       680       701       576

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=946446 n_nop=926908 n_act=2435 n_pre=2419 n_req=7342 n_rd=10598 n_write=4086 bw_util=0.03103
n_activity=68496 dram_eff=0.4288
bk0: 768a 939580i bk1: 762a 939513i bk2: 720a 940230i bk3: 710a 940293i bk4: 588a 941594i bk5: 580a 941668i bk6: 542a 942086i bk7: 546a 941840i bk8: 514a 943224i bk9: 526a 943014i bk10: 672a 940836i bk11: 682a 940042i bk12: 736a 940143i bk13: 750a 939833i bk14: 750a 938983i bk15: 752a 939017i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0943794
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=946446 n_nop=927518 n_act=2416 n_pre=2400 n_req=7056 n_rd=10038 n_write=4074 bw_util=0.02982
n_activity=65827 dram_eff=0.4288
bk0: 742a 939591i bk1: 734a 939621i bk2: 684a 940275i bk3: 684a 940318i bk4: 552a 941792i bk5: 546a 941565i bk6: 516a 942220i bk7: 512a 941982i bk8: 472a 943052i bk9: 478a 943178i bk10: 640a 940536i bk11: 654a 940716i bk12: 690a 940041i bk13: 700a 940377i bk14: 726a 939384i bk15: 708a 939267i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0871175
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=946446 n_nop=927540 n_act=2397 n_pre=2381 n_req=7064 n_rd=10042 n_write=4086 bw_util=0.02985
n_activity=66028 dram_eff=0.4279
bk0: 734a 939531i bk1: 732a 939368i bk2: 688a 940489i bk3: 688a 939908i bk4: 550a 941628i bk5: 552a 941713i bk6: 516a 942229i bk7: 506a 942095i bk8: 478a 943351i bk9: 476a 943271i bk10: 636a 940709i bk11: 654a 940550i bk12: 700a 940106i bk13: 692a 940009i bk14: 722a 939741i bk15: 718a 939159i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0936979
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=946446 n_nop=926810 n_act=2479 n_pre=2463 n_req=7347 n_rd=10608 n_write=4086 bw_util=0.03105
n_activity=68579 dram_eff=0.4285
bk0: 770a 939868i bk1: 764a 939356i bk2: 720a 940316i bk3: 720a 940065i bk4: 576a 941862i bk5: 584a 941719i bk6: 546a 942104i bk7: 538a 942004i bk8: 528a 943091i bk9: 522a 942854i bk10: 678a 940890i bk11: 680a 940379i bk12: 742a 939669i bk13: 736a 939861i bk14: 748a 939656i bk15: 756a 939035i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0892349
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=946446 n_nop=927544 n_act=2398 n_pre=2382 n_req=7061 n_rd=10040 n_write=4082 bw_util=0.02984
n_activity=66260 dram_eff=0.4263
bk0: 734a 939865i bk1: 730a 939666i bk2: 690a 940711i bk3: 680a 940078i bk4: 546a 941774i bk5: 550a 941615i bk6: 512a 942448i bk7: 512a 942127i bk8: 484a 943088i bk9: 478a 943093i bk10: 648a 940811i bk11: 646a 940596i bk12: 692a 939998i bk13: 700a 940261i bk14: 718a 939094i bk15: 720a 938719i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0961893
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=946446 n_nop=927510 n_act=2405 n_pre=2389 n_req=7071 n_rd=10060 n_write=4082 bw_util=0.02988
n_activity=65850 dram_eff=0.4295
bk0: 732a 939718i bk1: 730a 939283i bk2: 686a 940711i bk3: 686a 940090i bk4: 550a 942060i bk5: 552a 941870i bk6: 518a 942288i bk7: 508a 941902i bk8: 480a 943313i bk9: 480a 943196i bk10: 652a 940707i bk11: 652a 940666i bk12: 690a 940361i bk13: 704a 940061i bk14: 720a 939668i bk15: 720a 939047i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0887816

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67675, Miss = 2645, Miss_rate = 0.039, Pending_hits = 779, Reservation_fails = 2573
L2_cache_bank[1]: Access = 71205, Miss = 2654, Miss_rate = 0.037, Pending_hits = 790, Reservation_fails = 2256
L2_cache_bank[2]: Access = 66251, Miss = 2511, Miss_rate = 0.038, Pending_hits = 790, Reservation_fails = 2336
L2_cache_bank[3]: Access = 68651, Miss = 2508, Miss_rate = 0.037, Pending_hits = 816, Reservation_fails = 2262
L2_cache_bank[4]: Access = 68448, Miss = 2512, Miss_rate = 0.037, Pending_hits = 800, Reservation_fails = 1968
L2_cache_bank[5]: Access = 67769, Miss = 2509, Miss_rate = 0.037, Pending_hits = 813, Reservation_fails = 2157
L2_cache_bank[6]: Access = 70529, Miss = 2654, Miss_rate = 0.038, Pending_hits = 786, Reservation_fails = 1567
L2_cache_bank[7]: Access = 86763, Miss = 2650, Miss_rate = 0.031, Pending_hits = 811, Reservation_fails = 2218
L2_cache_bank[8]: Access = 72548, Miss = 2512, Miss_rate = 0.035, Pending_hits = 797, Reservation_fails = 1955
L2_cache_bank[9]: Access = 66004, Miss = 2508, Miss_rate = 0.038, Pending_hits = 783, Reservation_fails = 1967
L2_cache_bank[10]: Access = 72261, Miss = 2514, Miss_rate = 0.035, Pending_hits = 794, Reservation_fails = 1965
L2_cache_bank[11]: Access = 64521, Miss = 2516, Miss_rate = 0.039, Pending_hits = 777, Reservation_fails = 2139
L2_total_cache_accesses = 842625
L2_total_cache_misses = 30693
L2_total_cache_miss_rate = 0.0364
L2_total_cache_pending_hits = 9536
L2_total_cache_reservation_fails = 25363
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40780
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27366
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23861
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 761385
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 214
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 48
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1502
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=1154435
icnt_total_pkts_simt_to_mem=1957159
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 12.3458
	minimum = 6
	maximum = 72
Network latency average = 10.2155
	minimum = 6
	maximum = 72
Slowest packet = 1674337
Flit latency average = 9.18287
	minimum = 6
	maximum = 68
Slowest flit = 3083655
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00732669
	minimum = 0 (at node 0)
	maximum = 0.0989103 (at node 9)
Accepted packet rate average = 0.00732669
	minimum = 0 (at node 0)
	maximum = 0.0989103 (at node 9)
Injected flit rate average = 0.0179371
	minimum = 0 (at node 0)
	maximum = 0.259011 (at node 9)
Accepted flit rate average= 0.0179371
	minimum = 0 (at node 0)
	maximum = 0.225291 (at node 9)
Injected packet length average = 2.44819
Accepted packet length average = 2.44819
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 14.0909 (28 samples)
	minimum = 6 (28 samples)
	maximum = 92.4286 (28 samples)
Network latency average = 11.596 (28 samples)
	minimum = 6 (28 samples)
	maximum = 84.25 (28 samples)
Flit latency average = 10.9434 (28 samples)
	minimum = 6 (28 samples)
	maximum = 80.8214 (28 samples)
Fragmentation average = 0.00465002 (28 samples)
	minimum = 0 (28 samples)
	maximum = 24.6429 (28 samples)
Injected packet rate average = 0.0272513 (28 samples)
	minimum = 0.0141802 (28 samples)
	maximum = 0.0604769 (28 samples)
Accepted packet rate average = 0.0272513 (28 samples)
	minimum = 0.0141802 (28 samples)
	maximum = 0.0604769 (28 samples)
Injected flit rate average = 0.0603208 (28 samples)
	minimum = 0.0308646 (28 samples)
	maximum = 0.161886 (28 samples)
Accepted flit rate average = 0.0603208 (28 samples)
	minimum = 0.0275831 (28 samples)
	maximum = 0.138663 (28 samples)
Injected packet size average = 2.2135 (28 samples)
Accepted packet size average = 2.2135 (28 samples)
Hops average = 1 (28 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 28 sec (868 sec)
gpgpu_simulation_rate = 58699 (inst/sec)
gpgpu_simulation_rate = 1432 (cycle/sec)

GPGPU-Sim PTX: cudaLaunch for 0x0x402be0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z17convdx_gpu_kernelPfS_S_iii' to stream 0, gridDim= (18,1,1) blockDim = (32,32,1) 
kernel '_Z17convdx_gpu_kernelPfS_S_iii' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 10 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: CTA/core = 1, limited by: threads
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1242994)
GPGPU-Sim uArch: Shader 11 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1242994)
GPGPU-Sim uArch: Shader 12 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1242994)
GPGPU-Sim uArch: Shader 13 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1242994)
GPGPU-Sim uArch: Shader 14 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1242994)
GPGPU-Sim uArch: Shader 0 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1242994)
GPGPU-Sim uArch: Shader 1 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1242994)
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1242994)
GPGPU-Sim uArch: Shader 3 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1242994)
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1242994)
GPGPU-Sim uArch: Shader 5 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1242994)
GPGPU-Sim uArch: Shader 6 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1242994)
GPGPU-Sim uArch: Shader 7 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1242994)
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1242994)
GPGPU-Sim uArch: Shader 9 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1242994)
GPGPU-Sim PTX: 52300000 instructions simulated : ctaid=(4,0,0) tid=(31,5,0)
GPGPU-Sim PTX: 52400000 instructions simulated : ctaid=(1,0,0) tid=(31,10,0)
GPGPU-Sim PTX: 52500000 instructions simulated : ctaid=(9,0,0) tid=(6,23,0)
GPGPU-Sim PTX: 52600000 instructions simulated : ctaid=(6,0,0) tid=(1,31,0)
GPGPU-Sim uArch: Shader 2 finished CTA #0 (404,1242994), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 2 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(405,1242994)
GPGPU-Sim uArch: Shader 4 finished CTA #0 (405,1242994), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(406,1242994)
GPGPU-Sim uArch: Shader 8 finished CTA #0 (409,1242994), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 13 finished CTA #0 (409,1242994), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 bind to kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(410,1242994)
GPGPU-Sim uArch: Shader 5 finished CTA #0 (412,1242994), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (414,1242994), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (414,1242994), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 14 finished CTA #0 (414,1242994), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 11 finished CTA #0 (415,1242994), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (417,1242994), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (422,1242994), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (424,1242994), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 0 finished CTA #0 (429,1242994), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 12 finished CTA #0 (429,1242994), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 1243494  inst.: 51291079 (ipc=680.1) sim_rate=59023 (inst/sec) elapsed = 0:0:14:29 / Sat Jul 28 12:32:34 2018
GPGPU-Sim uArch: Shader 2 finished CTA #0 (812,1242994), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 8 finished CTA #0 (824,1242994), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (825,1242994), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: cycles simulated: 1243994  inst.: 51348838 (ipc=397.8) sim_rate=59021 (inst/sec) elapsed = 0:0:14:30 / Sat Jul 28 12:32:35 2018
GPGPU-Sim PTX: 52700000 instructions simulated : ctaid=(0,0,0) tid=(6,5,0)
GPGPU-Sim uArch: cycles simulated: 1250494  inst.: 51430551 (ipc=63.9) sim_rate=59047 (inst/sec) elapsed = 0:0:14:31 / Sat Jul 28 12:32:36 2018
GPGPU-Sim PTX: 52800000 instructions simulated : ctaid=(0,0,0) tid=(5,21,0)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (13220,1242994), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 29 '_Z17convdx_gpu_kernelPfS_S_iii').
GPGPU-Sim uArch: GPU detected kernel '_Z17convdx_gpu_kernelPfS_S_iii' finished on shader 10.
kernel_name = _Z17convdx_gpu_kernelPfS_S_iii 
kernel_launch_uid = 29 
gpu_sim_cycle = 13221
gpu_sim_insn = 548672
gpu_ipc =      41.5000
gpu_tot_sim_cycle = 1256215
gpu_tot_sim_insn = 51499717
gpu_tot_ipc =      40.9959
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 25114
gpu_stall_icnt2sh    = 131587
gpu_total_sim_rate=59127

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2959580
	L1I_total_cache_misses = 5918
	L1I_total_cache_miss_rate = 0.0020
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 189408, Miss = 53703, Miss_rate = 0.284, Pending_hits = 3613, Reservation_fails = 77477
	L1D_cache_core[1]: Access = 193064, Miss = 55281, Miss_rate = 0.286, Pending_hits = 3704, Reservation_fails = 104279
	L1D_cache_core[2]: Access = 192247, Miss = 55119, Miss_rate = 0.287, Pending_hits = 3807, Reservation_fails = 97277
	L1D_cache_core[3]: Access = 144179, Miss = 39382, Miss_rate = 0.273, Pending_hits = 3542, Reservation_fails = 83443
	L1D_cache_core[4]: Access = 146861, Miss = 57783, Miss_rate = 0.393, Pending_hits = 4494, Reservation_fails = 71296
	L1D_cache_core[5]: Access = 148418, Miss = 58271, Miss_rate = 0.393, Pending_hits = 4401, Reservation_fails = 129210
	L1D_cache_core[6]: Access = 99092, Miss = 41421, Miss_rate = 0.418, Pending_hits = 4416, Reservation_fails = 97275
	L1D_cache_core[7]: Access = 107990, Miss = 45086, Miss_rate = 0.418, Pending_hits = 6143, Reservation_fails = 130570
	L1D_cache_core[8]: Access = 153137, Miss = 60831, Miss_rate = 0.397, Pending_hits = 5776, Reservation_fails = 159485
	L1D_cache_core[9]: Access = 210107, Miss = 91535, Miss_rate = 0.436, Pending_hits = 14125, Reservation_fails = 327687
	L1D_cache_core[10]: Access = 108706, Miss = 41620, Miss_rate = 0.383, Pending_hits = 4396, Reservation_fails = 94595
	L1D_cache_core[11]: Access = 156120, Miss = 61774, Miss_rate = 0.396, Pending_hits = 6141, Reservation_fails = 149173
	L1D_cache_core[12]: Access = 98590, Miss = 40793, Miss_rate = 0.414, Pending_hits = 4306, Reservation_fails = 98259
	L1D_cache_core[13]: Access = 149019, Miss = 58969, Miss_rate = 0.396, Pending_hits = 4449, Reservation_fails = 130047
	L1D_cache_core[14]: Access = 145120, Miss = 56104, Miss_rate = 0.387, Pending_hits = 4535, Reservation_fails = 127240
	L1D_total_cache_accesses = 2242058
	L1D_total_cache_misses = 817672
	L1D_total_cache_miss_rate = 0.3647
	L1D_total_cache_pending_hits = 77848
	L1D_total_cache_reservation_fails = 1877313
	L1D_cache_data_port_util = 0.184
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 84643
	L1C_total_cache_misses = 531
	L1C_total_cache_miss_rate = 0.0063
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1327967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77680
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 657747
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84112
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18571
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 739992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1219566
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2953662
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 5918
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16351, 16351, 16351, 16351, 16351, 16351, 11804, 11804, 11476, 11476, 11335, 11335, 11335, 11335, 11300, 11300, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 10973, 
gpgpu_n_tot_thrd_icount = 171924608
gpgpu_n_tot_w_icount = 5372644
gpgpu_n_stall_shd_mem = 2567607
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77679
gpgpu_n_mem_write_global = 765782
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 6970902
gpgpu_n_store_insn = 3393456
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2497244
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2567607
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3634020	W0_Idle:1193410	W0_Scoreboard:4465634	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:148238	W21:0	W22:0	W23:0	W24:125	W25:6560	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1375248
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 621432 {8:77679,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41883504 {40:586800,72:92657,136:86325,}
traffic_breakdown_coretomem[INST_ACC_R] = 2720 {8:340,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10564344 {136:77679,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6126256 {8:765782,}
traffic_breakdown_memtocore[INST_ACC_R] = 46240 {136:340,}
maxmrqlatency = 518 
maxdqlatency = 0 
maxmflatency = 917 
averagemflatency = 204 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 1256214 
mrq_lat_table:25572 	3405 	2837 	2757 	2694 	2248 	1716 	1632 	137 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	787904 	54355 	1223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	153297 	75783 	139142 	467327 	8193 	78 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36880 	32732 	7735 	344 	9 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	129609 	1149 	456059 	14353 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2382 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[1]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[2]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[3]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[4]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[5]:        64        64        64        64        64        64        55        54        32        32        32        32        32        32        64        64 
maximum service time to same row:
dram[0]:     63554     63602     63288     64480    118967    121888     63088     65344     63150     63517     66488     61378     63525     63197     64454     63130 
dram[1]:     59329     65364     64513     58402    119222    122212     63567     59344     59232     58359     46204     45243    199877    207074     58394     64459 
dram[2]:     64428     58428     63557     59329    120692    122579     63541     59274     64442     64470     57449     57404    201059    208282     58347     63531 
dram[3]:     63532     62921     64481     64513    121066    122962     63180     65353     63167     63531     62845     70135     63587     63535     64460     63145 
dram[4]:     58423     65352     58394     63556    121502    123264     59274     64423     59281     58373     57404     45252    203910     59316     64460     64512 
dram[5]:     59330     64442     64513     63558    121736    123638     63569     59332     64458     58360     46212     57439    204794     64428     58352     63537 
average row accesses per activate:
dram[0]:  3.673203  3.629870  3.373333  3.408163  3.383333  3.669725  2.952000  2.753731  2.253425  2.430657  2.618784  2.564516  2.655914  2.619792  3.343750  3.358490 
dram[1]:  3.564935  3.811189  3.088608  3.365517  3.137097  3.139344  2.528571  2.687023  2.185714  2.161972  2.617143  2.634286  2.657303  2.790698  3.310127  3.148148 
dram[2]:  3.585526  3.532468  3.245033  3.576642  3.206612  3.316239  2.681818  2.643939  2.318518  2.217391  2.579545  2.575419  2.612022  2.677966  3.383117  3.203704 
dram[3]:  3.453988  3.835616  3.243590  3.210191  3.372881  3.513043  2.654676  2.652174  2.238411  2.354610  2.689265  2.567568  2.490000  2.786517  3.379747  3.300613 
dram[4]:  3.758621  3.719178  3.230263  3.408451  3.481818  3.316239  2.838710  2.573529  2.106667  2.270073  2.519126  2.688235  2.510638  2.768786  3.052941  3.250000 
dram[5]:  3.675676  3.525974  3.468085  3.580882  3.290598  3.391304  2.669173  2.282895  2.174825  2.108108  2.733728  2.812121  2.505319  2.707865  3.278481  3.151515 
average row locality = 42999/14556 = 2.954040
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       384       381       360       355       294       290       273       275       259       263       336       341       370       376       375       376 
dram[1]:       371       367       342       342       276       273       260       258       238       239       320       327       347       352       363       354 
dram[2]:       367       366       344       344       275       276       260       255       241       238       318       327       352       348       361       359 
dram[3]:       385       382       360       360       288       292       275       271       266       262       339       340       372       370       374       378 
dram[4]:       367       365       345       340       273       275       258       258       244       241       324       323       346       352       359       360 
dram[5]:       366       365       343       343       275       278       261       255       240       242       326       326       345       354       360       360 
total reads: 30751
bank skew: 385/238 = 1.62
chip skew: 5314/5029 = 1.06
number of total write accesses:
dram[0]:       178       178       146       146       112       110        96        94        70        70       138       136       124       127       160       158 
dram[1]:       178       178       146       146       113       110        94        94        68        68       138       134       126       128       160       156 
dram[2]:       178       178       146       146       113       112        94        94        72        68       136       134       126       126       160       160 
dram[3]:       178       178       146       144       110       112        94        95        72        70       137       135       126       126       160       160 
dram[4]:       178       178       146       144       110       113        94        92        72        70       137       134       126       127       160       160 
dram[5]:       178       178       146       144       110       112        94        92        71        70       136       138       126       128       158       160 
total reads: 12248
bank skew: 178/68 = 2.62
chip skew: 2043/2037 = 1.00
average mf latency per bank:
dram[0]:        596       660       734      1627       515       518       439       466      1571      1379     24488     24818       868       856       684       661
dram[1]:        606       620       610      1511       450       453       366       375      1657      1271     25295     25318       911       769       666       560
dram[2]:        547       599      1522      1578       740       447       379       370      1655      1387     25604     25267       713       799       644       578
dram[3]:        632       627      1657      1201       528       490       445       640      1698      1658     24993     30320       792       905       687       649
dram[4]:        600       630      1480       613       455       423       375       378      1478      1662     22477     25825       849       775       557       573
dram[5]:        604       584      1602       675       454       459       367       355      1292      1699     26792     24398       890       781       628       616
maximum mf latency per bank:
dram[0]:        619       638       653       704       629       596       765       677       424       408       712       727       728       663       837       668
dram[1]:        579       563       752       602       433       460       543       451       472       413       612       622       644       631       599       666
dram[2]:        574       651       615       719       917       543       533       723       436       488       578       629       640       688       633       642
dram[3]:        581       604       698       707       499       638       522       465       460       540       632       601       678       661       692       560
dram[4]:        549       561       696       721       581       659       815       695       485       407       559       646       655       672       710       718
dram[5]:        620       557       830       695       497       531       617       536       425       478       634       617       678       680       701       576

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=956513 n_nop=936947 n_act=2440 n_pre=2424 n_req=7351 n_rd=10616 n_write=4086 bw_util=0.03074
n_activity=68596 dram_eff=0.4287
bk0: 768a 949647i bk1: 762a 949580i bk2: 720a 950298i bk3: 710a 950363i bk4: 588a 951664i bk5: 580a 951738i bk6: 546a 952138i bk7: 550a 951892i bk8: 518a 953272i bk9: 526a 953079i bk10: 672a 950901i bk11: 682a 950108i bk12: 740a 950193i bk13: 752a 949885i bk14: 750a 949047i bk15: 752a 949083i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0934039
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=956513 n_nop=937559 n_act=2419 n_pre=2403 n_req=7066 n_rd=10058 n_write=4074 bw_util=0.02955
n_activity=65919 dram_eff=0.4288
bk0: 742a 949658i bk1: 734a 949689i bk2: 684a 950343i bk3: 684a 950386i bk4: 552a 951861i bk5: 546a 951634i bk6: 520a 952270i bk7: 516a 952033i bk8: 476a 953100i bk9: 478a 953243i bk10: 640a 950601i bk11: 654a 950781i bk12: 694a 950099i bk13: 704a 950436i bk14: 726a 949451i bk15: 708a 949334i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0862205
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=956513 n_nop=937581 n_act=2400 n_pre=2384 n_req=7074 n_rd=10062 n_write=4086 bw_util=0.02958
n_activity=66120 dram_eff=0.4279
bk0: 734a 949599i bk1: 732a 949436i bk2: 688a 950557i bk3: 688a 949977i bk4: 550a 951697i bk5: 552a 951782i bk6: 520a 952280i bk7: 510a 952144i bk8: 482a 953399i bk9: 476a 953336i bk10: 636a 950774i bk11: 654a 950615i bk12: 704a 950163i bk13: 696a 950067i bk14: 722a 949808i bk15: 718a 949226i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.09274
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=956513 n_nop=936845 n_act=2485 n_pre=2469 n_req=7357 n_rd=10628 n_write=4086 bw_util=0.03077
n_activity=68684 dram_eff=0.4285
bk0: 770a 949936i bk1: 764a 949425i bk2: 720a 950385i bk3: 720a 950134i bk4: 576a 951931i bk5: 584a 951788i bk6: 550a 952155i bk7: 542a 952053i bk8: 532a 953138i bk9: 524a 952907i bk10: 678a 950955i bk11: 680a 950446i bk12: 744a 949724i bk13: 740a 949910i bk14: 748a 949720i bk15: 756a 949099i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0883239
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=956513 n_nop=937581 n_act=2403 n_pre=2387 n_req=7071 n_rd=10060 n_write=4082 bw_util=0.02957
n_activity=66356 dram_eff=0.4262
bk0: 734a 949934i bk1: 730a 949735i bk2: 690a 950780i bk3: 680a 950147i bk4: 546a 951843i bk5: 550a 951684i bk6: 516a 952500i bk7: 516a 952178i bk8: 488a 953135i bk9: 482a 953139i bk10: 648a 950875i bk11: 646a 950661i bk12: 692a 950063i bk13: 704a 950310i bk14: 718a 949158i bk15: 720a 948786i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0951979
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=956513 n_nop=937549 n_act=2410 n_pre=2394 n_req=7080 n_rd=10078 n_write=4082 bw_util=0.02961
n_activity=65949 dram_eff=0.4294
bk0: 732a 949787i bk1: 730a 949352i bk2: 686a 950780i bk3: 686a 950159i bk4: 550a 952129i bk5: 556a 951921i bk6: 522a 952338i bk7: 510a 951956i bk8: 480a 953378i bk9: 484a 953244i bk10: 652a 950771i bk11: 652a 950731i bk12: 690a 950427i bk13: 708a 950112i bk14: 720a 949733i bk15: 720a 949113i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0878723

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67781, Miss = 2651, Miss_rate = 0.039, Pending_hits = 779, Reservation_fails = 2573
L2_cache_bank[1]: Access = 71311, Miss = 2657, Miss_rate = 0.037, Pending_hits = 790, Reservation_fails = 2256
L2_cache_bank[2]: Access = 66337, Miss = 2517, Miss_rate = 0.038, Pending_hits = 790, Reservation_fails = 2336
L2_cache_bank[3]: Access = 68758, Miss = 2512, Miss_rate = 0.037, Pending_hits = 816, Reservation_fails = 2262
L2_cache_bank[4]: Access = 68554, Miss = 2518, Miss_rate = 0.037, Pending_hits = 800, Reservation_fails = 1968
L2_cache_bank[5]: Access = 67855, Miss = 2513, Miss_rate = 0.037, Pending_hits = 813, Reservation_fails = 2157
L2_cache_bank[6]: Access = 70615, Miss = 2659, Miss_rate = 0.038, Pending_hits = 786, Reservation_fails = 1567
L2_cache_bank[7]: Access = 86871, Miss = 2655, Miss_rate = 0.031, Pending_hits = 811, Reservation_fails = 2218
L2_cache_bank[8]: Access = 72654, Miss = 2516, Miss_rate = 0.035, Pending_hits = 797, Reservation_fails = 1955
L2_cache_bank[9]: Access = 66092, Miss = 2514, Miss_rate = 0.038, Pending_hits = 783, Reservation_fails = 1967
L2_cache_bank[10]: Access = 72344, Miss = 2516, Miss_rate = 0.035, Pending_hits = 794, Reservation_fails = 1965
L2_cache_bank[11]: Access = 64650, Miss = 2523, Miss_rate = 0.039, Pending_hits = 777, Reservation_fails = 2139
L2_total_cache_accesses = 843822
L2_total_cache_misses = 30751
L2_total_cache_miss_rate = 0.0364
L2_total_cache_pending_hits = 9536
L2_total_cache_reservation_fails = 25363
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40798
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27424
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23861
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 762505
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 215
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 77
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 48
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1502
L2_cache_data_port_util = 0.087
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=1155940
icnt_total_pkts_simt_to_mem=1961236
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0

GPGPU-Sim PTX: cudaLaunch for 0x0x4043e0 (mode=performance simulation) on stream 0
GPGPU-Sim PTX: pushing kernel '_Z12BiasBackwardIfEviiPKT_PS0_' to stream 0, gridDim= (23,1,1) blockDim = (512,1,1) 
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 10.16
	minimum = 6
	maximum = 126
Network latency average = 8.7949
	minimum = 6
	maximum = 105
Slowest packet = 1685315
Flit latency average = 8.23898
	minimum = 6
	maximum = 101
Slowest flit = 3111759
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.0067065
	minimum = 0 (at node 0)
	maximum = 0.0905378 (at node 10)
Accepted packet rate average = 0.0067065
	minimum = 0 (at node 0)
	maximum = 0.0905378 (at node 10)
Injected flit rate average = 0.0156373
	minimum = 0 (at node 0)
	maximum = 0.308373 (at node 10)
Accepted flit rate average= 0.0156373
	minimum = 0 (at node 0)
	maximum = 0.113834 (at node 10)
Injected packet length average = 2.33166
Accepted packet length average = 2.33166
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.9554 (29 samples)
	minimum = 6 (29 samples)
	maximum = 93.5862 (29 samples)
Network latency average = 11.4994 (29 samples)
	minimum = 6 (29 samples)
	maximum = 84.9655 (29 samples)
Flit latency average = 10.8502 (29 samples)
	minimum = 6 (29 samples)
	maximum = 81.5172 (29 samples)
Fragmentation average = 0.00448968 (29 samples)
	minimum = 0 (29 samples)
	maximum = 23.7931 (29 samples)
Injected packet rate average = 0.0265429 (29 samples)
	minimum = 0.0136913 (29 samples)
	maximum = 0.0615135 (29 samples)
Accepted packet rate average = 0.0265429 (29 samples)
	minimum = 0.0136913 (29 samples)
	maximum = 0.0615135 (29 samples)
Injected flit rate average = 0.0587799 (29 samples)
	minimum = 0.0298003 (29 samples)
	maximum = 0.166937 (29 samples)
Accepted flit rate average = 0.0587799 (29 samples)
	minimum = 0.0266319 (29 samples)
	maximum = 0.137807 (29 samples)
Injected packet size average = 2.21453 (29 samples)
Accepted packet size average = 2.21453 (29 samples)
Hops average = 1 (29 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 31 sec (871 sec)
gpgpu_simulation_rate = 59127 (inst/sec)
gpgpu_simulation_rate = 1442 (cycle/sec)
kernel '_Z12BiasBackwardIfEviiPKT_PS0_' transfer to GPU hardware scheduler
GPGPU-Sim uArch: Shader 9 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: CTA/core = 3, limited by: threads
GPGPU-Sim uArch: core:  9, cta: 0 initialized @(1,1256215)
GPGPU-Sim uArch: Shader 10 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 10, cta: 0 initialized @(1,1256215)
GPGPU-Sim uArch: Shader 11 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 11, cta: 0 initialized @(1,1256215)
GPGPU-Sim uArch: Shader 12 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 12, cta: 0 initialized @(1,1256215)
GPGPU-Sim uArch: Shader 13 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 13, cta: 0 initialized @(1,1256215)
GPGPU-Sim uArch: Shader 14 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core: 14, cta: 0 initialized @(1,1256215)
GPGPU-Sim uArch: Shader 0 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  0, cta: 0 initialized @(1,1256215)
GPGPU-Sim uArch: Shader 1 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  1, cta: 0 initialized @(1,1256215)
GPGPU-Sim uArch: Shader 2 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  2, cta: 0 initialized @(1,1256215)
GPGPU-Sim uArch: Shader 3 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  3, cta: 0 initialized @(1,1256215)
GPGPU-Sim uArch: Shader 4 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  4, cta: 0 initialized @(1,1256215)
GPGPU-Sim uArch: Shader 5 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  5, cta: 0 initialized @(1,1256215)
GPGPU-Sim uArch: Shader 6 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  6, cta: 0 initialized @(1,1256215)
GPGPU-Sim uArch: Shader 7 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  7, cta: 0 initialized @(1,1256215)
GPGPU-Sim uArch: Shader 8 bind to kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_'
GPGPU-Sim uArch: core:  8, cta: 0 initialized @(1,1256215)
GPGPU-Sim uArch: core:  9, cta: 1 initialized @(2,1256215)
GPGPU-Sim uArch: core: 10, cta: 1 initialized @(2,1256215)
GPGPU-Sim uArch: core: 11, cta: 1 initialized @(2,1256215)
GPGPU-Sim uArch: core: 12, cta: 1 initialized @(2,1256215)
GPGPU-Sim uArch: core: 13, cta: 1 initialized @(2,1256215)
GPGPU-Sim uArch: core: 14, cta: 1 initialized @(2,1256215)
GPGPU-Sim uArch: core:  0, cta: 1 initialized @(2,1256215)
GPGPU-Sim uArch: core:  1, cta: 1 initialized @(2,1256215)
GPGPU-Sim uArch: Shader 10 finished CTA #0 (167,1256215), 1 CTAs running
GPGPU-Sim uArch: Shader 11 finished CTA #0 (167,1256215), 1 CTAs running
GPGPU-Sim uArch: Shader 12 finished CTA #0 (167,1256215), 1 CTAs running
GPGPU-Sim uArch: Shader 13 finished CTA #0 (167,1256215), 1 CTAs running
GPGPU-Sim uArch: Shader 14 finished CTA #0 (167,1256215), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #0 (181,1256215), 1 CTAs running
GPGPU-Sim PTX: 52900000 instructions simulated : ctaid=(18,0,0) tid=(307,0,0)
GPGPU-Sim uArch: Shader 10 finished CTA #1 (200,1256215), 0 CTAs running
GPGPU-Sim uArch: Shader 10 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 11 finished CTA #1 (200,1256215), 0 CTAs running
GPGPU-Sim uArch: Shader 11 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 12 finished CTA #1 (200,1256215), 0 CTAs running
GPGPU-Sim uArch: Shader 12 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 13 finished CTA #1 (200,1256215), 0 CTAs running
GPGPU-Sim uArch: Shader 13 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 14 finished CTA #1 (200,1256215), 0 CTAs running
GPGPU-Sim uArch: Shader 14 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 9 finished CTA #1 (203,1256215), 1 CTAs running
GPGPU-Sim uArch: Shader 0 finished CTA #1 (205,1256215), 0 CTAs running
GPGPU-Sim uArch: Shader 0 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 7 finished CTA #0 (417,1256215), 0 CTAs running
GPGPU-Sim uArch: Shader 7 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: cycles simulated: 1256715  inst.: 51608057 (ipc=216.7) sim_rate=59183 (inst/sec) elapsed = 0:0:14:32 / Sat Jul 28 12:32:37 2018
GPGPU-Sim uArch: Shader 8 finished CTA #0 (556,1256215), 0 CTAs running
GPGPU-Sim uArch: Shader 8 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 1 finished CTA #0 (583,1256215), 1 CTAs running
GPGPU-Sim uArch: Shader 1 finished CTA #1 (590,1256215), 0 CTAs running
GPGPU-Sim uArch: Shader 1 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 5 finished CTA #0 (647,1256215), 0 CTAs running
GPGPU-Sim uArch: Shader 5 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 2 finished CTA #0 (659,1256215), 0 CTAs running
GPGPU-Sim uArch: Shader 2 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 3 finished CTA #0 (665,1256215), 0 CTAs running
GPGPU-Sim uArch: Shader 3 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 4 finished CTA #0 (671,1256215), 0 CTAs running
GPGPU-Sim uArch: Shader 4 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 6 finished CTA #0 (677,1256215), 0 CTAs running
GPGPU-Sim uArch: Shader 6 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: Shader 9 finished CTA #0 (837,1256215), 0 CTAs running
GPGPU-Sim uArch: Shader 9 empty (release kernel 30 '_Z12BiasBackwardIfEviiPKT_PS0_').
GPGPU-Sim uArch: GPU detected kernel '_Z12BiasBackwardIfEviiPKT_PS0_' finished on shader 9.
kernel_name = _Z12BiasBackwardIfEviiPKT_PS0_ 
kernel_launch_uid = 30 
gpu_sim_cycle = 838
gpu_sim_insn = 118240
gpu_ipc =     141.0979
gpu_tot_sim_cycle = 1257053
gpu_tot_sim_insn = 51617957
gpu_tot_ipc =      41.0627
gpu_tot_issued_cta = 0
gpu_stall_dramfull = 25114
gpu_stall_icnt2sh    = 131617
gpu_total_sim_rate=59194

========= Core cache stats =========
L1I_cache:
	L1I_total_cache_accesses = 2962152
	L1I_total_cache_misses = 6270
	L1I_total_cache_miss_rate = 0.0021
	L1I_total_cache_pending_hits = 0
	L1I_total_cache_reservation_fails = 0
L1D_cache:
	L1D_cache_core[0]: Access = 189408, Miss = 53703, Miss_rate = 0.284, Pending_hits = 3613, Reservation_fails = 77477
	L1D_cache_core[1]: Access = 193064, Miss = 55281, Miss_rate = 0.286, Pending_hits = 3704, Reservation_fails = 104279
	L1D_cache_core[2]: Access = 192247, Miss = 55119, Miss_rate = 0.287, Pending_hits = 3807, Reservation_fails = 97277
	L1D_cache_core[3]: Access = 144179, Miss = 39382, Miss_rate = 0.273, Pending_hits = 3542, Reservation_fails = 83443
	L1D_cache_core[4]: Access = 146861, Miss = 57783, Miss_rate = 0.393, Pending_hits = 4494, Reservation_fails = 71296
	L1D_cache_core[5]: Access = 148418, Miss = 58271, Miss_rate = 0.393, Pending_hits = 4401, Reservation_fails = 129210
	L1D_cache_core[6]: Access = 99092, Miss = 41421, Miss_rate = 0.418, Pending_hits = 4416, Reservation_fails = 97275
	L1D_cache_core[7]: Access = 107990, Miss = 45086, Miss_rate = 0.418, Pending_hits = 6143, Reservation_fails = 130570
	L1D_cache_core[8]: Access = 153137, Miss = 60831, Miss_rate = 0.397, Pending_hits = 5776, Reservation_fails = 159485
	L1D_cache_core[9]: Access = 210148, Miss = 91556, Miss_rate = 0.436, Pending_hits = 14125, Reservation_fails = 327687
	L1D_cache_core[10]: Access = 108706, Miss = 41620, Miss_rate = 0.383, Pending_hits = 4396, Reservation_fails = 94595
	L1D_cache_core[11]: Access = 156120, Miss = 61774, Miss_rate = 0.396, Pending_hits = 6141, Reservation_fails = 149173
	L1D_cache_core[12]: Access = 98590, Miss = 40793, Miss_rate = 0.414, Pending_hits = 4306, Reservation_fails = 98259
	L1D_cache_core[13]: Access = 149019, Miss = 58969, Miss_rate = 0.396, Pending_hits = 4449, Reservation_fails = 130047
	L1D_cache_core[14]: Access = 145120, Miss = 56104, Miss_rate = 0.387, Pending_hits = 4535, Reservation_fails = 127240
	L1D_total_cache_accesses = 2242099
	L1D_total_cache_misses = 817693
	L1D_total_cache_miss_rate = 0.3647
	L1D_total_cache_pending_hits = 77848
	L1D_total_cache_reservation_fails = 1877313
	L1D_cache_data_port_util = 0.183
	L1D_cache_fill_port_util = 0.011
L1C_cache:
	L1C_total_cache_accesses = 85014
	L1C_total_cache_misses = 531
	L1C_total_cache_miss_rate = 0.0062
	L1C_total_cache_pending_hits = 0
	L1C_total_cache_reservation_fails = 0
L1T_cache:
	L1T_total_cache_accesses = 0
	L1T_total_cache_misses = 0
	L1T_total_cache_pending_hits = 0
	L1T_total_cache_reservation_fails = 0

Total_core_cache_stats:
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 1327967
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 70629
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 77701
	Total_core_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 657747
	Total_core_cache_stats_breakdown[CONST_ACC_R][HIT] = 84483
	Total_core_cache_stats_breakdown[CONST_ACC_R][MISS] = 531
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 18591
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][HIT_RESERVED] = 7219
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 739992
	Total_core_cache_stats_breakdown[GLOBAL_ACC_W][RESERVATION_FAIL] = 1219566
	Total_core_cache_stats_breakdown[INST_ACC_R][HIT] = 2955882
	Total_core_cache_stats_breakdown[INST_ACC_R][MISS] = 6270
Shader 0 warp_id issue ditsribution:
warp_id:
0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 
distro:
16361, 16361, 16361, 16361, 16361, 16361, 11814, 11814, 11486, 11486, 11345, 11345, 11345, 11345, 11310, 11310, 10983, 10983, 10983, 10983, 10983, 10983, 10983, 10983, 10983, 10983, 10983, 10983, 10983, 10983, 10983, 10983, 
gpgpu_n_tot_thrd_icount = 172043200
gpgpu_n_tot_w_icount = 5376350
gpgpu_n_stall_shd_mem = 2567645
gpgpu_n_mem_read_local = 0
gpgpu_n_mem_write_local = 0
gpgpu_n_mem_read_global = 77700
gpgpu_n_mem_write_global = 765802
gpgpu_n_mem_texture = 0
gpgpu_n_mem_const = 21
gpgpu_n_load_insn  = 6970942
gpgpu_n_store_insn = 3393476
gpgpu_n_shmem_insn = 0
gpgpu_n_tex_insn = 0
gpgpu_n_const_mem_insn = 0
gpgpu_n_param_mem_insn = 2509080
gpgpu_n_shmem_bkconflict = 0
gpgpu_n_cache_bkconflict = 0
gpgpu_n_intrawarp_mshr_merge = 0
gpgpu_n_cmem_portconflict = 0
gpgpu_stall_shd_mem[c_mem][bk_conf] = 0
gpgpu_stall_shd_mem[c_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[c_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[c_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[t_mem][mshr_rc] = 0
gpgpu_stall_shd_mem[t_mem][icnt_rc] = 0
gpgpu_stall_shd_mem[t_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[s_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][bk_conf] = 0
gpgpu_stall_shd_mem[gl_mem][coal_stall] = 2567645
gpgpu_stall_shd_mem[gl_mem][data_port_stall] = 0
gpgpu_stall_shd_mem[g_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[g_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[g_mem_st][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_ld][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpgpu_stall_shd_mem[l_mem_st][mshr_rc] = 0
gpgpu_stall_shd_mem[l_mem_st][icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_icnt_rc] = 0
gpgpu_stall_shd_mem[l_mem_ld][wb_rsrv_fail] = 0
gpu_reg_bank_conflict_stalls = 0
Warp Occupancy Distribution:
Stall:3634198	W0_Idle:1202475	W0_Scoreboard:4466563	W1:3678878	W2:108	W3:58	W4:126	W5:76	W6:84	W7:52	W8:84507	W9:40	W10:1184	W11:44	W12:24	W13:10	W14:8	W15:12	W16:38252	W17:6	W18:38554	W19:0	W20:148264	W21:0	W22:0	W23:0	W24:125	W25:6560	W26:0	W27:0	W28:150	W29:0	W30:300	W31:0	W32:1378928
traffic_breakdown_coretomem[CONST_ACC_R] = 168 {8:21,}
traffic_breakdown_coretomem[GLOBAL_ACC_R] = 621600 {8:77700,}
traffic_breakdown_coretomem[GLOBAL_ACC_W] = 41884304 {40:586820,72:92657,136:86325,}
traffic_breakdown_coretomem[INST_ACC_R] = 2880 {8:360,}
traffic_breakdown_memtocore[CONST_ACC_R] = 1512 {72:21,}
traffic_breakdown_memtocore[GLOBAL_ACC_R] = 10567200 {136:77700,}
traffic_breakdown_memtocore[GLOBAL_ACC_W] = 6126416 {8:765802,}
traffic_breakdown_memtocore[INST_ACC_R] = 48960 {136:360,}
maxmrqlatency = 518 
maxdqlatency = 0 
maxmflatency = 917 
averagemflatency = 204 
max_icnt2mem_latency = 538 
max_icnt2sh_latency = 1257052 
mrq_lat_table:25583 	3405 	2837 	2761 	2694 	2254 	1716 	1632 	137 	1 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
dq_lat_table:0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
mf_lat_table:0 	0 	0 	0 	0 	0 	0 	787925 	54375 	1223 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2mem_lat_table:0 	0 	0 	153324 	75808 	139151 	467327 	8193 	78 	2 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
icnt2sh_lat_table:0 	0 	0 	36885 	32739 	7744 	344 	9 	0 	0 	0 	105 	332 	6368 	22710 	29447 	105650 	129609 	1149 	456059 	14373 	0 	0 	0 	
mf_lat_pw_table:0 	0 	0 	0 	0 	0 	0 	2384 	100 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	0 	
maximum concurrent accesses to same row:
dram[0]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[1]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[2]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[3]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[4]:        64        64        64        64        64        64        58        54        32        32        32        32        32        32        64        64 
dram[5]:        64        64        64        64        64        64        55        54        32        32        32        32        32        32        64        64 
maximum service time to same row:
dram[0]:     63554     63602     63288     64480    118967    121888     63088     65344     63150     63517     66488     61378     63525     63197     64454     63130 
dram[1]:     59329     65364     64513     58402    119222    122212     63567     59344     59232     58359     46204     45243    199877    207074     58394     64459 
dram[2]:     64428     58428     63557     59329    120692    122579     63541     59274     64442     64470     57449     57404    201059    208282     58347     63531 
dram[3]:     63532     62921     64481     64513    121066    122962     63180     65353     63167     63531     62845     70135     63587     63535     64460     63145 
dram[4]:     58423     65352     58394     63556    121502    123264     59274     64423     59281     58373     57404     45252    203910     59316     64460     64512 
dram[5]:     59330     64442     64513     63558    121736    123638     63569     59332     64458     58360     46212     57439    204794     64428     58352     63537 
average row accesses per activate:
dram[0]:  3.655844  3.629870  3.373333  3.408163  3.383333  3.669725  2.952000  2.753731  2.253425  2.430657  2.618784  2.564516  2.655914  2.619792  3.343750  3.358490 
dram[1]:  3.564935  3.811189  3.088608  3.365517  3.137097  3.139344  2.528571  2.687023  2.185714  2.161972  2.617143  2.634286  2.657303  2.790698  3.310127  3.148148 
dram[2]:  3.585526  3.532468  3.245033  3.576642  3.206612  3.316239  2.681818  2.643939  2.348148  2.237410  2.585227  2.575419  2.612022  2.677966  3.383117  3.203704 
dram[3]:  3.453988  3.835616  3.243590  3.210191  3.372881  3.513043  2.654676  2.652174  2.238411  2.354610  2.689265  2.567568  2.490000  2.786517  3.379747  3.300613 
dram[4]:  3.758621  3.719178  3.230263  3.408451  3.481818  3.316239  2.838710  2.573529  2.106667  2.270073  2.519126  2.688235  2.510638  2.768786  3.052941  3.250000 
dram[5]:  3.675676  3.525974  3.468085  3.580882  3.290598  3.391304  2.669173  2.282895  2.194444  2.135135  2.733728  2.818182  2.505319  2.707865  3.278481  3.151515 
average row locality = 43020/14559 = 2.954873
number of total memory accesses made:
dram[0]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[1]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[2]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[3]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[4]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
dram[5]:         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0         0 
total accesses: 0
min_bank_accesses = 0!
min_chip_accesses = 0!
number of total read accesses:
dram[0]:       385       381       360       355       294       290       273       275       259       263       336       341       370       376       375       376 
dram[1]:       371       367       342       342       276       273       260       258       238       239       320       327       347       352       363       354 
dram[2]:       367       366       344       344       275       276       260       255       245       243       319       327       352       348       361       359 
dram[3]:       385       382       360       360       288       292       275       271       266       262       339       340       372       370       374       378 
dram[4]:       367       365       345       340       273       275       258       258       244       241       324       323       346       352       359       360 
dram[5]:       366       365       343       343       275       278       261       255       245       246       326       327       345       354       360       360 
total reads: 30772
bank skew: 385/238 = 1.62
chip skew: 5314/5029 = 1.06
number of total write accesses:
dram[0]:       178       178       146       146       112       110        96        94        70        70       138       136       124       127       160       158 
dram[1]:       178       178       146       146       113       110        94        94        68        68       138       134       126       128       160       156 
dram[2]:       178       178       146       146       113       112        94        94        72        68       136       134       126       126       160       160 
dram[3]:       178       178       146       144       110       112        94        95        72        70       137       135       126       126       160       160 
dram[4]:       178       178       146       144       110       113        94        92        72        70       137       134       126       127       160       160 
dram[5]:       178       178       146       144       110       112        94        92        71        70       136       138       126       128       158       160 
total reads: 12248
bank skew: 178/68 = 2.62
chip skew: 2043/2037 = 1.00
average mf latency per bank:
dram[0]:        595       660       734      1627       515       518       439       466      1571      1379     24488     24818       868       856       684       661
dram[1]:        606       620       610      1511       450       453       366       375      1657      1271     25295     25318       911       769       666       560
dram[2]:        547       599      1522      1578       740       447       379       370      1639      1373     25549     25267       713       799       644       578
dram[3]:        632       627      1657      1201       528       490       445       640      1698      1659     24993     30320       792       905       687       649
dram[4]:        600       630      1480       613       455       423       375       378      1478      1662     22477     25825       849       775       557       573
dram[5]:        604       584      1602       675       454       459       367       355      1279      1684     26792     24347       890       781       628       616
maximum mf latency per bank:
dram[0]:        619       638       653       704       629       596       765       677       424       408       712       727       728       663       837       668
dram[1]:        579       563       752       602       433       460       543       451       472       413       612       622       644       631       599       666
dram[2]:        574       651       615       719       917       543       533       723       436       488       578       629       640       688       633       642
dram[3]:        581       604       698       707       499       638       522       465       460       540       632       601       678       661       692       560
dram[4]:        549       561       696       721       581       659       815       695       485       407       559       646       655       672       710       718
dram[5]:        620       557       830       695       497       531       617       536       425       478       634       617       678       680       701       576

Number of Memory Banks Accessed per Memory Operation per Warp (from 0):
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	
Average # of Memory Banks Accessed per Memory Operation per Warp=-nan

position of mrq chosen
0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

average position of mrq chosen = -nan
Memory Partition 0: 
Cache L2_bank_000:
MSHR contents

Cache L2_bank_001:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[0]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=957151 n_nop=937581 n_act=2441 n_pre=2425 n_req=7352 n_rd=10618 n_write=4086 bw_util=0.03072
n_activity=68611 dram_eff=0.4286
bk0: 770a 950274i bk1: 762a 950217i bk2: 720a 950935i bk3: 710a 951000i bk4: 588a 952301i bk5: 580a 952375i bk6: 546a 952775i bk7: 550a 952530i bk8: 518a 953910i bk9: 526a 953717i bk10: 672a 951539i bk11: 682a 950747i bk12: 740a 950832i bk13: 752a 950524i bk14: 750a 949686i bk15: 752a 949722i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0933416
Memory Partition 1: 
Cache L2_bank_002:
MSHR contents

Cache L2_bank_003:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[1]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=957151 n_nop=938197 n_act=2419 n_pre=2403 n_req=7066 n_rd=10058 n_write=4074 bw_util=0.02953
n_activity=65919 dram_eff=0.4288
bk0: 742a 950296i bk1: 734a 950327i bk2: 684a 950981i bk3: 684a 951024i bk4: 552a 952499i bk5: 546a 952272i bk6: 520a 952908i bk7: 516a 952671i bk8: 476a 953738i bk9: 478a 953881i bk10: 640a 951239i bk11: 654a 951419i bk12: 694a 950737i bk13: 704a 951074i bk14: 726a 950089i bk15: 708a 949972i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.086163
Memory Partition 2: 
Cache L2_bank_004:
MSHR contents

Cache L2_bank_005:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[2]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=957151 n_nop=938197 n_act=2401 n_pre=2385 n_req=7084 n_rd=10082 n_write=4086 bw_util=0.0296
n_activity=66183 dram_eff=0.4281
bk0: 734a 950237i bk1: 732a 950074i bk2: 688a 951195i bk3: 688a 950615i bk4: 550a 952335i bk5: 552a 952420i bk6: 520a 952918i bk7: 510a 952783i bk8: 490a 954020i bk9: 486a 953918i bk10: 638a 951407i bk11: 654a 951252i bk12: 704a 950800i bk13: 696a 950705i bk14: 722a 950446i bk15: 718a 949864i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0927858
Memory Partition 3: 
Cache L2_bank_006:
MSHR contents

Cache L2_bank_007:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[3]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=957151 n_nop=937483 n_act=2485 n_pre=2469 n_req=7357 n_rd=10628 n_write=4086 bw_util=0.03075
n_activity=68684 dram_eff=0.4285
bk0: 770a 950574i bk1: 764a 950063i bk2: 720a 951023i bk3: 720a 950772i bk4: 576a 952569i bk5: 584a 952426i bk6: 550a 952793i bk7: 542a 952691i bk8: 532a 953776i bk9: 524a 953545i bk10: 678a 951593i bk11: 680a 951084i bk12: 744a 950362i bk13: 740a 950548i bk14: 748a 950358i bk15: 756a 949737i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0882651
Memory Partition 4: 
Cache L2_bank_008:
MSHR contents

Cache L2_bank_009:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[4]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=957151 n_nop=938219 n_act=2403 n_pre=2387 n_req=7071 n_rd=10060 n_write=4082 bw_util=0.02955
n_activity=66356 dram_eff=0.4262
bk0: 734a 950572i bk1: 730a 950373i bk2: 690a 951418i bk3: 680a 950785i bk4: 546a 952481i bk5: 550a 952322i bk6: 516a 953138i bk7: 516a 952816i bk8: 488a 953773i bk9: 482a 953777i bk10: 648a 951513i bk11: 646a 951299i bk12: 692a 950701i bk13: 704a 950948i bk14: 718a 949796i bk15: 720a 949424i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0951344
Memory Partition 5: 
Cache L2_bank_010:
MSHR contents

Cache L2_bank_011:
MSHR contents

In Dram Latency Queue (total = 0): 
DRAM[5]: 16 bks, busW=4 BL=8 CL=5, tRRD=2 tCCD=6, tRCD=6 tRAS=2 tRP=1 tRC=1
n_cmd=957151 n_nop=938165 n_act=2411 n_pre=2395 n_req=7090 n_rd=10098 n_write=4082 bw_util=0.02963
n_activity=66012 dram_eff=0.4296
bk0: 732a 950425i bk1: 730a 949990i bk2: 686a 951418i bk3: 686a 950797i bk4: 550a 952767i bk5: 556a 952559i bk6: 522a 952976i bk7: 510a 952594i bk8: 490a 953978i bk9: 492a 953829i bk10: 652a 951409i bk11: 654a 951365i bk12: 690a 951065i bk13: 708a 950750i bk14: 720a 950371i bk15: 720a 949751i 
dram_util_bins: 0 0 0 0 0 0 0 0 0 0
dram_eff_bins: 0 0 0 0 0 0 0 0 0 0
mrqq: max=16 avg=0.0879078

========= L2 cache stats =========
L2_cache_bank[0]: Access = 67789, Miss = 2652, Miss_rate = 0.039, Pending_hits = 782, Reservation_fails = 2689
L2_cache_bank[1]: Access = 71311, Miss = 2657, Miss_rate = 0.037, Pending_hits = 790, Reservation_fails = 2256
L2_cache_bank[2]: Access = 66349, Miss = 2517, Miss_rate = 0.038, Pending_hits = 790, Reservation_fails = 2336
L2_cache_bank[3]: Access = 68758, Miss = 2512, Miss_rate = 0.037, Pending_hits = 816, Reservation_fails = 2262
L2_cache_bank[4]: Access = 68564, Miss = 2523, Miss_rate = 0.037, Pending_hits = 800, Reservation_fails = 1968
L2_cache_bank[5]: Access = 67865, Miss = 2518, Miss_rate = 0.037, Pending_hits = 813, Reservation_fails = 2157
L2_cache_bank[6]: Access = 70615, Miss = 2659, Miss_rate = 0.038, Pending_hits = 786, Reservation_fails = 1567
L2_cache_bank[7]: Access = 86872, Miss = 2655, Miss_rate = 0.031, Pending_hits = 811, Reservation_fails = 2218
L2_cache_bank[8]: Access = 72654, Miss = 2516, Miss_rate = 0.035, Pending_hits = 797, Reservation_fails = 1955
L2_cache_bank[9]: Access = 66092, Miss = 2514, Miss_rate = 0.038, Pending_hits = 783, Reservation_fails = 1967
L2_cache_bank[10]: Access = 72354, Miss = 2521, Miss_rate = 0.035, Pending_hits = 794, Reservation_fails = 1965
L2_cache_bank[11]: Access = 64660, Miss = 2528, Miss_rate = 0.039, Pending_hits = 777, Reservation_fails = 2139
L2_total_cache_accesses = 843883
L2_total_cache_misses = 30772
L2_total_cache_miss_rate = 0.0365
L2_total_cache_pending_hits = 9539
L2_total_cache_reservation_fails = 25479
L2_total_cache_breakdown:
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT] = 40799
	L2_cache_stats_breakdown[GLOBAL_ACC_R][HIT_RESERVED] = 9457
	L2_cache_stats_breakdown[GLOBAL_ACC_R][MISS] = 27444
	L2_cache_stats_breakdown[GLOBAL_ACC_R][RESERVATION_FAIL] = 23861
	L2_cache_stats_breakdown[CONST_ACC_R][HIT] = 17
	L2_cache_stats_breakdown[CONST_ACC_R][HIT_RESERVED] = 2
	L2_cache_stats_breakdown[CONST_ACC_R][MISS] = 2
	L2_cache_stats_breakdown[GLOBAL_ACC_W][HIT] = 762525
	L2_cache_stats_breakdown[GLOBAL_ACC_W][MISS] = 3277
	L2_cache_stats_breakdown[INST_ACC_R][HIT] = 231
	L2_cache_stats_breakdown[INST_ACC_R][HIT_RESERVED] = 80
	L2_cache_stats_breakdown[INST_ACC_R][MISS] = 49
	L2_cache_stats_breakdown[INST_ACC_R][RESERVATION_FAIL] = 1618
L2_cache_data_port_util = 0.086
L2_cache_fill_port_util = 0.008

icnt_total_pkts_mem_to_simt=1156165
icnt_total_pkts_simt_to_mem=1961317
LD_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
ST_mem_lat_dist  0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0
----------------------------Interconnect-DETAILS--------------------------------
Class 0:
Packet latency average = 15.1721
	minimum = 6
	maximum = 57
Network latency average = 13.0082
	minimum = 6
	maximum = 45
Slowest packet = 1687710
Flit latency average = 12.4281
	minimum = 6
	maximum = 41
Slowest flit = 3117342
Fragmentation average = 0
	minimum = 0
	maximum = 0
Injected packet rate average = 0.00539203
	minimum = 0 (at node 0)
	maximum = 0.048926 (at node 9)
Accepted packet rate average = 0.00539203
	minimum = 0 (at node 0)
	maximum = 0.048926 (at node 9)
Injected flit rate average = 0.0135243
	minimum = 0 (at node 0)
	maximum = 0.0727924 (at node 9)
Accepted flit rate average= 0.0135243
	minimum = 0 (at node 0)
	maximum = 0.149165 (at node 9)
Injected packet length average = 2.5082
Accepted packet length average = 2.5082
Total in-flight flits = 0 (0 measured)
====== Overall Traffic Statistics ======
====== Traffic class 0 ======
Packet latency average = 13.9959 (30 samples)
	minimum = 6 (30 samples)
	maximum = 92.3667 (30 samples)
Network latency average = 11.5497 (30 samples)
	minimum = 6 (30 samples)
	maximum = 83.6333 (30 samples)
Flit latency average = 10.9028 (30 samples)
	minimum = 6 (30 samples)
	maximum = 80.1667 (30 samples)
Fragmentation average = 0.00434002 (30 samples)
	minimum = 0 (30 samples)
	maximum = 23 (30 samples)
Injected packet rate average = 0.0258379 (30 samples)
	minimum = 0.0132349 (30 samples)
	maximum = 0.0610939 (30 samples)
Accepted packet rate average = 0.0258379 (30 samples)
	minimum = 0.0132349 (30 samples)
	maximum = 0.0610939 (30 samples)
Injected flit rate average = 0.0572714 (30 samples)
	minimum = 0.0288069 (30 samples)
	maximum = 0.163799 (30 samples)
Accepted flit rate average = 0.0572714 (30 samples)
	minimum = 0.0257442 (30 samples)
	maximum = 0.138186 (30 samples)
Injected packet size average = 2.21657 (30 samples)
Accepted packet size average = 2.21657 (30 samples)
Hops average = 1 (30 samples)
----------------------------END-of-Interconnect-DETAILS-------------------------


gpgpu_simulation_time = 0 days, 0 hrs, 14 min, 32 sec (872 sec)
gpgpu_simulation_rate = 59194 (inst/sec)
gpgpu_simulation_rate = 1441 (cycle/sec)
