the memory which is connected to the CPU 


ver 1.0:
·behave like a port to bus
·support lb lh lw lbu lhu sb sh sw
·controlled by store/load code

ver 1.1:
·use readmemh to initialize the memory
·can't be synthesized 
 