#-----------------------------------------------------------
# Vivado v2023.2 (64-bit)
# SW Build 4029153 on Fri Oct 13 20:14:34 MDT 2023
# IP Build 4028589 on Sat Oct 14 00:45:43 MDT 2023
# SharedData Build 4025554 on Tue Oct 10 17:18:54 MDT 2023
# Start of session at: Thu Apr 11 20:34:03 2024
# Process ID: 51736
# Current directory: C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.runs/impl_1
# Command line: vivado.exe -log FIR_Test_wrapper.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source FIR_Test_wrapper.tcl -notrace
# Log file: C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.runs/impl_1/FIR_Test_wrapper.vdi
# Journal file: C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.runs/impl_1\vivado.jou
# Running On: DESKTOP-G7JA666, OS: Windows, CPU Frequency: 2304 MHz, CPU Physical cores: 8, Host memory: 34065 MB
#-----------------------------------------------------------
source FIR_Test_wrapper.tcl -notrace
create_project: Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 566.500 ; gain = 181.734
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2023.2/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.cache/ip 
Command: link_design -top FIR_Test_wrapper -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_processing_system7_0_0/FIR_Test_processing_system7_0_0.dcp' for cell 'FIR_Test_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_rst_ps7_0_100M_0/FIR_Test_rst_ps7_0_100M_0.dcp' for cell 'FIR_Test_i/rst_ps7_0_100M'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_xbar_0/FIR_Test_xbar_0.dcp' for cell 'FIR_Test_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_auto_pc_0/FIR_Test_auto_pc_0.dcp' for cell 'FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_axi_bram_ctrl_0_0/FIR_Test_axi_bram_ctrl_0_0.dcp' for cell 'FIR_Test_i/filtDMA/axi_bram_ctrl_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_axi_dma_0_0/FIR_Test_axi_dma_0_0.dcp' for cell 'FIR_Test_i/filtDMA/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_blk_mem_gen_0_0/FIR_Test_blk_mem_gen_0_0.dcp' for cell 'FIR_Test_i/filtDMA/blk_mem_gen_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_filt_0_0/FIR_Test_filt_0_0.dcp' for cell 'FIR_Test_i/filtDMA/filt_0'
INFO: [Project 1-454] Reading design checkpoint 'c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_auto_pc_1/FIR_Test_auto_pc_1.dcp' for cell 'FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.540 . Memory (MB): peak = 1066.141 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 558 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2023.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_processing_system7_0_0/FIR_Test_processing_system7_0_0.xdc] for cell 'FIR_Test_i/processing_system7_0/inst'
Finished Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_processing_system7_0_0/FIR_Test_processing_system7_0_0.xdc] for cell 'FIR_Test_i/processing_system7_0/inst'
Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_rst_ps7_0_100M_0/FIR_Test_rst_ps7_0_100M_0_board.xdc] for cell 'FIR_Test_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_rst_ps7_0_100M_0/FIR_Test_rst_ps7_0_100M_0_board.xdc] for cell 'FIR_Test_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_rst_ps7_0_100M_0/FIR_Test_rst_ps7_0_100M_0.xdc] for cell 'FIR_Test_i/rst_ps7_0_100M/U0'
Finished Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_rst_ps7_0_100M_0/FIR_Test_rst_ps7_0_100M_0.xdc] for cell 'FIR_Test_i/rst_ps7_0_100M/U0'
Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_axi_dma_0_0/FIR_Test_axi_dma_0_0.xdc] for cell 'FIR_Test_i/filtDMA/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_axi_dma_0_0/FIR_Test_axi_dma_0_0.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_axi_dma_0_0/FIR_Test_axi_dma_0_0.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_axi_dma_0_0/FIR_Test_axi_dma_0_0.xdc:61]
Finished Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_axi_dma_0_0/FIR_Test_axi_dma_0_0.xdc] for cell 'FIR_Test_i/filtDMA/axi_dma_0/U0'
Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_axi_dma_0_0/FIR_Test_axi_dma_0_0_clocks.xdc] for cell 'FIR_Test_i/filtDMA/axi_dma_0/U0'
Finished Parsing XDC File [c:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.gen/sources_1/bd/FIR_Test/ip/FIR_Test_axi_dma_0_0/FIR_Test_axi_dma_0_0_clocks.xdc] for cell 'FIR_Test_i/filtDMA/axi_dma_0/U0'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1820.055 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 5 instances were transformed.
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 1 instance 

20 Infos, 5 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:36 . Memory (MB): peak = 1820.055 ; gain = 1222.457
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1820.055 ; gain = 0.000

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 13f268db1

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 1820.055 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 13f268db1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 2169.895 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 13f268db1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.028 . Memory (MB): peak = 2169.895 ; gain = 0.000
Phase 1 Initialization | Checksum: 13f268db1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.033 . Memory (MB): peak = 2169.895 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 13f268db1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.844 . Memory (MB): peak = 2172.309 ; gain = 2.414

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 13f268db1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.896 . Memory (MB): peak = 2172.309 ; gain = 2.414
Phase 2 Timer Update And Timing Data Collection | Checksum: 13f268db1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.901 . Memory (MB): peak = 2172.309 ; gain = 2.414

Phase 3 Retarget
INFO: [Opt 31-1566] Pulled 11 inverters resulting in an inversion of 157 pins
INFO: [Opt 31-138] Pushed 4 inverter(s) to 10 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1e90f7481

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.309 ; gain = 2.414
Retarget | Checksum: 1e90f7481
INFO: [Opt 31-389] Phase Retarget created 41 cells and removed 161 cells
INFO: [Opt 31-1021] In phase Retarget, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 19fa6fdbe

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2172.309 ; gain = 2.414
Constant propagation | Checksum: 19fa6fdbe
INFO: [Opt 31-389] Phase Constant propagation created 160 cells and removed 1193 cells
INFO: [Opt 31-1021] In phase Constant propagation, 27 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 Sweep
Phase 5 Sweep | Checksum: 12d918dcf

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 2172.309 ; gain = 2.414
Sweep | Checksum: 12d918dcf
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1959 cells
INFO: [Opt 31-1021] In phase Sweep, 97 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 12d918dcf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2172.309 ; gain = 2.414
BUFG optimization | Checksum: 12d918dcf
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[0].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_master_slots[1].gen_mi_write.wdata_mux_w/gen_wmux.wmux_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/axi_mem_intercon/xbar/inst/gen_samd.crossbar_samd/gen_slave_slots[1].gen_si_write.wdata_router_w/wrouter_aw_fifo/gen_srls[0].gen_rep[0].srl_nx1/gen_primitive_shifter.gen_srls[0].srl_inst due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][1]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][2]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/fifo_burst/U_fifo_srl/mem_reg[14][3]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/fifo_resp/U_fifo_srl/mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][70]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][65]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][69]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/load_unit/fifo_rreq/U_fifo_srl/mem_reg[5][64]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][9]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][8]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][7]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][6]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][64]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][2]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][12]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][5]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][13]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][14]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][3]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][1]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][4]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][0]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][10]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wreq/U_fifo_srl/mem_reg[5][11]_srl6 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/store_unit/fifo_wrsp/U_fifo_srl/mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][13]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][14]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][15]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][16]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][17]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][18]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][19]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][20]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][21]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][22]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][23]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][24]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][25]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][26]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][27]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][28]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][29]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][30]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][31]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][0]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][10]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][11]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][12]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][1]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][2]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][3]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][4]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][5]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][6]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][7]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][8]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/transaction_fifo_0/memory_reg[31][9]_srl32 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][10]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][11]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][12]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][13]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][14]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][15]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][16]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][17]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][18]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][19]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][2]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][3]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][8]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/memory_reg[3][9]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][0]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/ps7_0_axi_periph/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bresp_fifo_0/memory_reg[3][1]_srl4 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][0]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][10]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][11]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][12]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][13]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][14]_srl15 due to none static srl address bits
WARNING: [Opt 31-1131] Can not pull register out from FIR_Test_i/filtDMA/filt_0/inst/gmem_m_axi_U/bus_write/wreq_throttle/data_fifo/U_fifo_srl/mem_reg[14][15]_srl15 due to none static srl address bits
INFO: [Common 17-14] Message 'Opt 31-1131' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 12d918dcf

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2172.309 ; gain = 2.414
Shift Register Optimization | Checksum: 12d918dcf
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 1e4df33da

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2172.309 ; gain = 2.414
Post Processing Netlist | Checksum: 1e4df33da
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 33 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 147c15c74

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2172.309 ; gain = 2.414

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 2172.309 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 147c15c74

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2172.309 ; gain = 2.414
Phase 9 Finalization | Checksum: 147c15c74

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2172.309 ; gain = 2.414
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              41  |             161  |                                             27  |
|  Constant propagation         |             160  |            1193  |                                             27  |
|  Sweep                        |               0  |            1959  |                                             97  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             33  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 147c15c74

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2172.309 ; gain = 2.414
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2172.309 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 7 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 5 newly gated: 1 Total Ports: 14
Ending PowerOpt Patch Enables Task | Checksum: 12688e3f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.101 . Memory (MB): peak = 2365.898 ; gain = 0.000
Ending Power Optimization Task | Checksum: 12688e3f9

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2365.898 ; gain = 193.590

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 12688e3f9

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 2365.898 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 2365.898 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1443f1174

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.026 . Memory (MB): peak = 2365.898 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
49 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:22 ; elapsed = 00:00:18 . Memory (MB): peak = 2365.898 ; gain = 545.844
INFO: [runtcl-4] Executing : report_drc -file FIR_Test_wrapper_drc_opted.rpt -pb FIR_Test_wrapper_drc_opted.pb -rpx FIR_Test_wrapper_drc_opted.rpx
Command: report_drc -file FIR_Test_wrapper_drc_opted.rpt -pb FIR_Test_wrapper_drc_opted.pb -rpx FIR_Test_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.runs/impl_1/FIR_Test_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.024 . Memory (MB): peak = 2365.898 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.898 ; gain = 0.000
Writing XDEF routing.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2365.898 ; gain = 0.000
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 2365.898 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.898 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2365.898 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.119 . Memory (MB): peak = 2365.898 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.runs/impl_1/FIR_Test_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2365.898 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: b0b0a374

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2365.898 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 2365.898 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: b567e99e

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2365.898 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: cde71f0c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2365.898 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: cde71f0c

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2365.898 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: cde71f0c

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2365.898 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 156ffcd51

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2365.898 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1040f040f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:11 . Memory (MB): peak = 2365.898 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 14e4db650

Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2365.898 ; gain = 0.000

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 173f1bdc8

Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 2365.898 ; gain = 0.000

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 1 LUTNM shape to break, 300 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 1, total 1, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 108 nets or LUTs. Breaked 1 LUT, combined 107 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2365.898 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            1  |            107  |                   108  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            1  |            107  |                   108  |           0  |           9  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 1d18b3d56

Time (s): cpu = 00:00:29 ; elapsed = 00:00:30 . Memory (MB): peak = 2365.898 ; gain = 0.000
Phase 2.4 Global Placement Core | Checksum: 1b9ce25b8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2365.898 ; gain = 0.000
Phase 2 Global Placement | Checksum: 1b9ce25b8

Time (s): cpu = 00:00:30 ; elapsed = 00:00:31 . Memory (MB): peak = 2365.898 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b7637117

Time (s): cpu = 00:00:31 ; elapsed = 00:00:32 . Memory (MB): peak = 2365.898 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 13ca839a4

Time (s): cpu = 00:00:33 ; elapsed = 00:00:35 . Memory (MB): peak = 2365.898 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 18a2a03c1

Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 2365.898 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 16d069274

Time (s): cpu = 00:00:34 ; elapsed = 00:00:36 . Memory (MB): peak = 2365.898 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 19cc5a258

Time (s): cpu = 00:00:37 ; elapsed = 00:00:43 . Memory (MB): peak = 2365.898 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1d95f54dd

Time (s): cpu = 00:00:43 ; elapsed = 00:00:51 . Memory (MB): peak = 2365.898 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 1512e4481

Time (s): cpu = 00:00:44 ; elapsed = 00:00:52 . Memory (MB): peak = 2365.898 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1a8d46ba0

Time (s): cpu = 00:00:45 ; elapsed = 00:00:52 . Memory (MB): peak = 2365.898 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 25c7cbba1

Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 2365.898 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 25c7cbba1

Time (s): cpu = 00:00:53 ; elapsed = 00:01:06 . Memory (MB): peak = 2365.898 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 2ce2ead3c

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.478 | TNS=-4317.251 |
Phase 1 Physical Synthesis Initialization | Checksum: 26a20f9ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2365.898 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 26a20f9ae

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 2365.898 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 2ce2ead3c

Time (s): cpu = 00:00:59 ; elapsed = 00:01:14 . Memory (MB): peak = 2365.898 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-8.132. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1ccd23559

Time (s): cpu = 00:01:08 ; elapsed = 00:01:29 . Memory (MB): peak = 2365.898 ; gain = 0.000

Time (s): cpu = 00:01:08 ; elapsed = 00:01:29 . Memory (MB): peak = 2365.898 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1ccd23559

Time (s): cpu = 00:01:08 ; elapsed = 00:01:29 . Memory (MB): peak = 2365.898 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1ccd23559

Time (s): cpu = 00:01:08 ; elapsed = 00:01:29 . Memory (MB): peak = 2365.898 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                8x8|
|___________|___________________|___________________|
|      South|                1x1|                4x4|
|___________|___________________|___________________|
|       East|                2x2|                4x4|
|___________|___________________|___________________|
|       West|                2x2|                4x4|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1ccd23559

Time (s): cpu = 00:01:08 ; elapsed = 00:01:29 . Memory (MB): peak = 2365.898 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1ccd23559

Time (s): cpu = 00:01:09 ; elapsed = 00:01:29 . Memory (MB): peak = 2365.898 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2365.898 ; gain = 0.000

Time (s): cpu = 00:01:09 ; elapsed = 00:01:29 . Memory (MB): peak = 2365.898 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 143eb0861

Time (s): cpu = 00:01:09 ; elapsed = 00:01:29 . Memory (MB): peak = 2365.898 ; gain = 0.000
Ending Placer Task | Checksum: 6c332dab

Time (s): cpu = 00:01:09 ; elapsed = 00:01:30 . Memory (MB): peak = 2365.898 ; gain = 0.000
92 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:13 ; elapsed = 00:01:32 . Memory (MB): peak = 2365.898 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file FIR_Test_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.090 . Memory (MB): peak = 2365.898 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file FIR_Test_wrapper_utilization_placed.rpt -pb FIR_Test_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file FIR_Test_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.073 . Memory (MB): peak = 2365.898 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.068 . Memory (MB): peak = 2365.898 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 2365.898 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2365.898 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.069 . Memory (MB): peak = 2365.898 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.043 . Memory (MB): peak = 2365.898 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 2365.898 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2365.898 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.runs/impl_1/FIR_Test_wrapper_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2365.898 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2365.898 ; gain = 0.000
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 4.00s |  WALL: 4.19s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 2365.898 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.132 | TNS=-4195.049 |
Phase 1 Physical Synthesis Initialization | Checksum: 19a6a9e2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2365.898 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.132 | TNS=-4195.049 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 19a6a9e2b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2365.898 ; gain = 0.000

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.132 | TNS=-4195.049 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_714__0[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[31]_i_7_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.114 | TNS=-4194.793 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_794__0[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 26 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[29]_i_7_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.108 | TNS=-4194.777 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_794__1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794_reg[27]_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_6_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/grp_fu_544_p2[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[23]_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[19]_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280[19]_i_4_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.103 | TNS=-4184.203 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280[19]_i_2_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.091 | TNS=-4182.075 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280[19]_i_3_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-8.014 | TNS=-4169.034 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/O[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1_n_109. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_111_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_111
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_111_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.963 | TNS=-4140.126 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[5]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_29_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_111_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.946 | TNS=-4130.688 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[14]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_20_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_93_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.934 | TNS=-4124.091 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[8]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_26_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_105_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.924 | TNS=-4118.611 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[2]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_32_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_117_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.915 | TNS=-4113.700 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[6]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_28_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_109_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.908 | TNS=-4109.962 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[13]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_21_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_95_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.907 | TNS=-4109.428 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[0]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_34_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_121_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.900 | TNS=-4105.691 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[7]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_27_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_107_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.895 | TNS=-4103.020 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[1]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_33_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_119_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.891 | TNS=-4100.884 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[10]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_24_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_101_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.858 | TNS=-4083.437 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[16]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_18_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_89_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.844 | TNS=-4076.193 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[12]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_22_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_97_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.821 | TNS=-4064.417 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[3]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[3]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_31_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_115_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.819 | TNS=-4063.420 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[9]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_25_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_103_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.818 | TNS=-4062.920 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[4]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_30_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_113_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.813 | TNS=-4060.427 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_91_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_91
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_91_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.806 | TNS=-4056.954 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[11]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_23_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_99_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.801 | TNS=-4022.978 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_714[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[23]_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_6_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/grp_fu_553_p2[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722_reg[19]_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722[19]_i_2_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.780 | TNS=-4021.595 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/grp_fu_549_p2[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_i_3_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.753 | TNS=-4016.173 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722[19]_i_4_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/grp_fu_594_p2[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1_n_109. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[12].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_5__0
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[12]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.736 | TNS=-4006.370 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[15]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_19_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_91_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.730 | TNS=-3964.226 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_i_2_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.659 | TNS=-3960.188 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_i_3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1_n_109. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_17__1_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_17__1
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_17__1_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.648 | TNS=-3944.114 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_297_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_297
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_297_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.647 | TNS=-3943.586 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[14]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_20_comp_1.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_185_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.612 | TNS=-3917.986 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_22__2_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_22__2
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_22__2_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.595 | TNS=-3911.886 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[0]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_34_comp_1.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_297_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.594 | TNS=-3911.380 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_249_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_249
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_249_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.584 | TNS=-3906.320 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[6]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_28_comp_1.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_249_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.565 | TNS=-3896.961 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[9]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_25_comp_1.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_225_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.547 | TNS=-3888.411 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[2]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_32_comp_1.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_281_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.545 | TNS=-3876.537 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_17__1_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.534 | TNS=-3865.206 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_28__2_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_28__2
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_28__2_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.522 | TNS=-3863.226 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_168_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.512 | TNS=-3848.381 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[1]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_16__0_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_33__2_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.491 | TNS=-3842.985 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[8]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_26_comp_1.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_233_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.468 | TNS=-3832.054 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[3]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_31_comp_1.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_273_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.465 | TNS=-3827.779 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_9__1_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_9__1
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_9__1_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.459 | TNS=-3813.419 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[5]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_29_comp_1.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_257_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.446 | TNS=-3805.222 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[11]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[11]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_6__0_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_23__2_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.442 | TNS=-3804.862 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[12]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_5__0_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_22__2_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.441 | TNS=-3804.052 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[7]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_27_comp_1.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_241_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.433 | TNS=-3793.452 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[16]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_18__2_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_18__2
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_18__2_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.419 | TNS=-3790.212 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[12]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_22_comp_1.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_201_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.409 | TNS=-3785.411 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[10]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_24_comp_1.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_217_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.397 | TNS=-3763.841 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_26__2_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_26__2
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_26__2_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.363 | TNS=-3757.895 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[4]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_30_comp_1.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_265_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.362 | TNS=-3757.667 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_93_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_93_comp
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_93_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.362 | TNS=-3757.667 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_105_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_105_comp
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_105_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.361 | TNS=-3737.765 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_25__0_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_25__0
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_25__0_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.326 | TNS=-3731.943 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_9__1_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.320 | TNS=-3730.319 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_117_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_117_comp
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_117_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.318 | TNS=-3725.321 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[6]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_11__0_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_28__2_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.316 | TNS=-3722.863 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_10__1_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_10__1
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_10__1_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.310 | TNS=-3713.360 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[1]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_33_comp_1.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_289_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.294 | TNS=-3705.827 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_93_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_93_n_4. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_93_comp_2.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/ap_CS_fsm_reg[92]_31. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.294 | TNS=-3705.827 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_97_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_97_comp
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_97_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.282 | TNS=-3700.140 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[13]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_21_comp_1.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_193_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.281 | TNS=-3695.850 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280[19]_i_4_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/B[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_21_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_21
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_21_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.280 | TNS=-3694.146 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[4]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_30__2_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_30__2
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_30__2_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.273 | TNS=-3692.706 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_21_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_21
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_21_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.266 | TNS=-3691.032 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_111_n_4_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/ap_CS_fsm_reg[92]_31. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/ap_CS_fsm_reg[92]_31. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_87_comp_1.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_159_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.264 | TNS=-3688.656 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[0].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_17__0
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.261 | TNS=-3688.031 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/signal_shift_reg_load_41_reg_1586_reg[14].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_184
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/signal_shift_reg_load_41_reg_1586_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.257 | TNS=-3681.373 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[16]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_1__0_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_18__2_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.253 | TNS=-3680.670 |
INFO: [Physopt 32-81] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_25__0_n_4. Replicated 1 times.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_25__0_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.247 | TNS=-3673.039 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[13]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[13]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_4__0_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_21__2_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.247 | TNS=-3671.689 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_168_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_168_n_4. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_168_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_320_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.243 | TNS=-3668.237 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/B[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_31_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_31
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_31_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.237 | TNS=-3666.650 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[11]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_23_comp_1.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_209_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.232 | TNS=-3663.077 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.229 | TNS=-3662.087 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_99_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_99_comp
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_99_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.221 | TNS=-3658.280 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/ap_CS_fsm_reg[92]_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_110__0
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/ap_CS_fsm_reg[92]_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.221 | TNS=-3650.433 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[4]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_13__0_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_30__2_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.205 | TNS=-3648.371 |
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[15]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_19_comp_1.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_177_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.199 | TNS=-3645.767 |
INFO: [Physopt 32-81] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_20_n_4. Replicated 1 times.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_20_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.199 | TNS=-3645.438 |
INFO: [Physopt 32-81] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/signal_shift_reg_load_41_reg_1586_reg[14]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/signal_shift_reg_load_41_reg_1586_reg[14]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.197 | TNS=-3640.272 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_25__0_n_4_repN.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_25__0_replica
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_25__0_n_4_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.197 | TNS=-3639.969 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[14]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_3__0_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_20__2_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.195 | TNS=-3639.558 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_6__1_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_6__1
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_6__1_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.191 | TNS=-3638.019 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[3].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_14__0
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.188 | TNS=-3637.679 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/ap_CS_fsm_reg[92]_5.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_108
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/ap_CS_fsm_reg[92]_5. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.187 | TNS=-3628.649 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[2]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_15__0_comp.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_32__2_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.186 | TNS=-3628.567 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[3]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.185 | TNS=-3628.238 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_714[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_6_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/grp_fu_549_p2[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_i_3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/grp_fu_594_p2[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1_n_109. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_28_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_28
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_28_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.181 | TNS=-3626.420 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/grp_fu_553_p2[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722[19]_i_4_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71][6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_41__3_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_41__3
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_41__3_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.181 | TNS=-3626.420 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1_n_109. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_26__2_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.177 | TNS=-3625.900 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_794__1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_6_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/grp_fu_544_p2[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280[19]_i_4_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/O[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/B[12]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_21_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.175 | TNS=-3622.557 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_24__2_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_24__2
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_24__2_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.173 | TNS=-3622.402 |
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_2__1_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_2__1
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_2__1_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.173 | TNS=-3621.952 |
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_25__2_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-7.170 | TNS=-3619.331 |
INFO: [Common 17-14] Message 'Physopt 32-619' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_10__1_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_10__1
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_10__1_n_4. Optimization improves timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1_n_109. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[5].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_29_comp_1
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[5]. Optimization improves timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[14].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_20_comp_1
INFO: [Physopt 32-735] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[14]. Optimization improves timing on the net.
INFO: [Common 17-14] Message 'Physopt 32-735' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_17__1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_50__0_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_50__0
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_1__1_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_1__1
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[3].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_31_comp_1
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_41__3_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_41__3
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/B[14]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_17_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_17
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71][7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_40__3_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_40__3
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[13].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_21_comp_1
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_25__2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_58__1_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_58__1
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_27__0_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_27__0
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_29__0_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_29__0
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_31__0_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_31__0
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_24_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_24
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_23__0_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_23__0
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/add_ln82_86_reg_1977[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/add_ln82_86_reg_1977[27]_i_4_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product__1_0[25]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/add_ln82_77_reg_1879[23]_i_4_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product__2[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_27__0_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_27__0
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[9].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_25_comp_1
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[2].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_32_comp_1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.139 . Memory (MB): peak = 2707.133 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 1e3d36349

Time (s): cpu = 00:00:30 ; elapsed = 00:00:39 . Memory (MB): peak = 2707.133 ; gain = 341.234

Phase 4 Critical Path Optimization
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_794__1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794_reg[27]_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_6_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/grp_fu_544_p2[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[23]_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280_reg[19]_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/O[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1_n_109. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_714[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714_reg[23]_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_6_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/grp_fu_549_p2[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_i_3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/grp_fu_594_p2[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1_n_109. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280[19]_i_4_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/B[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_43_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_43
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/B[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_25_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_25
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/grp_fu_553_p2[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722_reg[19]_i_1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722[19]_i_4_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1_n_109. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[9]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_8__0_comp.
INFO: [Physopt 32-81] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_31__0_n_4. Replicated 1 times.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[15]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[15]. Critical path length was reduced through logic transformation on cell FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_2__0_comp.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_794__1[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/processing_system7_0/inst/FCLK_CLK_unbuffered[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_6_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/reg_794[27]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/grp_fu_544_p2[26]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/O[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1_n_109. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/mul_ln82_reg_1280[19]_i_4_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/B[2]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_41_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_41
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/reg_714[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_6_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_714[23]_i_2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/grp_fu_549_p2[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_carry_i_3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/grp_fu_594_p2[27]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1_n_109. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_23__0_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_23__0
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/grp_fu_553_p2[22]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/reg_722[19]_i_4_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1_n_109. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[5]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71][6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_41__3_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 11 pins.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_105_n_4_repN.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_105_comp_1
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[0].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_34_comp_1
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71][10].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_5__1
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[1].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_16__0_comp
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_105_n_4_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/ap_CS_fsm_reg[92]_31. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_160_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_303_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_303
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[8]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_26__2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_61__1_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_61__1
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/ap_CS_fsm_reg[92]_7.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_104
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/add_ln82_86_reg_1977[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/add_ln82_86_reg_1977[31]_i_4_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product__1_0[29]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/add_ln82_77_reg_1879[27]_i_4_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product__2[9]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_31__0_n_4_repN.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_31__0_replica
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_24__2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 12 pins.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_2__1_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_2__1
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/B[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 8 pins.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/signal_shift_reg_load_31_reg_1511_reg[8].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_235
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 5 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 17 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 10 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71][3].  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_12__1
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/B[10]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_26_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_26
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_30_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product_i_30
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_302_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_302
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_9__1_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_34__0_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0_i_34__0
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/B[1]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_43_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_43
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71]_0[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product__0_i_34__2_n_4. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 16 pins.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/B[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_33_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_33
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/ap_CS_fsm_reg[71][7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 6 pins.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-702] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/A[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/ap_CS_fsm_reg[92]_5.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0_i_108
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-663] Processed net FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_33_n_4.  Re-placed instance FIR_Test_i/filtDMA/filt_0/inst/signal_shift_reg_U/tmp_product_i_33
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 2915.965 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: 1eb965d4e

Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 2915.965 ; gain = 550.066
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 2915.965 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-6.939 | TNS=-3455.249 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.192  |        739.800  |            4  |              0  |                   181  |           0  |           2  |  00:00:48  |
|  Total          |          1.192  |        739.800  |            4  |              0  |                   181  |           0  |           3  |  00:00:48  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2915.965 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 1cd000864

Time (s): cpu = 00:00:38 ; elapsed = 00:00:51 . Memory (MB): peak = 2915.965 ; gain = 550.066
INFO: [Common 17-83] Releasing license: Implementation
651 Infos, 105 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:42 ; elapsed = 00:00:55 . Memory (MB): peak = 2915.965 ; gain = 550.066
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.055 . Memory (MB): peak = 2942.328 ; gain = 12.945
Wrote PlaceDB: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2942.328 ; gain = 8.969
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2942.328 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 2942.328 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 2942.328 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.017 . Memory (MB): peak = 2942.328 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 2942.328 ; gain = 12.945
INFO: [Common 17-1381] The checkpoint 'C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.runs/impl_1/FIR_Test_wrapper_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2942.328 ; gain = 26.363
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 267e1643 ConstDB: 0 ShapeSum: d1646797 RouteDB: 0
Post Restoration Checksum: NetGraph: d8b55a56 | NumContArr: 23096c88 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 28110bc18

Time (s): cpu = 00:00:43 ; elapsed = 00:00:40 . Memory (MB): peak = 3022.496 ; gain = 77.070

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 28110bc18

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 3022.496 ; gain = 77.070

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 28110bc18

Time (s): cpu = 00:00:44 ; elapsed = 00:00:40 . Memory (MB): peak = 3022.496 ; gain = 77.070
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 23bb7835f

Time (s): cpu = 00:00:49 ; elapsed = 00:00:47 . Memory (MB): peak = 3022.496 ; gain = 77.070
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-6.925 | TNS=-3357.140| WHS=-0.345 | THS=-129.232|


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 18657
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18657
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 16ee10987

Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 3022.496 ; gain = 77.070

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 16ee10987

Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 3022.496 ; gain = 77.070

Phase 3.2 Initial Net Routing
Phase 3.2 Initial Net Routing | Checksum: 246824680

Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 3022.496 ; gain = 77.070
Phase 3 Initial Routing | Checksum: 246824680

Time (s): cpu = 00:00:54 ; elapsed = 00:00:53 . Memory (MB): peak = 3022.496 ; gain = 77.070
INFO: [Route 35-580] Design has 41 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===============================================================+
| Launch Setup Clock | Launch Hold Clock | Pin                                                           |
+====================+===================+===============================================================+
| clk_fpga_0         | clk_fpga_0        | FIR_Test_i/filtDMA/filt_0/inst/add_ln82_76_reg_1874_reg[30]/D |
| clk_fpga_0         | clk_fpga_0        | FIR_Test_i/filtDMA/filt_0/inst/add_ln82_76_reg_1874_reg[31]/D |
| clk_fpga_0         | clk_fpga_0        | FIR_Test_i/filtDMA/filt_0/inst/add_ln82_76_reg_1874_reg[26]/D |
| clk_fpga_0         | clk_fpga_0        | FIR_Test_i/filtDMA/filt_0/inst/add_ln82_76_reg_1874_reg[27]/D |
| clk_fpga_0         | clk_fpga_0        | FIR_Test_i/filtDMA/filt_0/inst/add_ln82_76_reg_1874_reg[22]/D |
+--------------------+-------------------+---------------------------------------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 6142
 Number of Nodes with overlaps = 2295
 Number of Nodes with overlaps = 1033
 Number of Nodes with overlaps = 330
 Number of Nodes with overlaps = 127
 Number of Nodes with overlaps = 47
 Number of Nodes with overlaps = 21
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.794 | TNS=-4289.429| WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1764e5f91

Time (s): cpu = 00:01:52 ; elapsed = 00:01:49 . Memory (MB): peak = 3022.496 ; gain = 77.070

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 501
 Number of Nodes with overlaps = 547
 Number of Nodes with overlaps = 362
 Number of Nodes with overlaps = 183
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 43
 Number of Nodes with overlaps = 34
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 11
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 13
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.811 | TNS=-4350.853| WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 1bb3fbad8

Time (s): cpu = 00:02:29 ; elapsed = 00:02:34 . Memory (MB): peak = 3022.496 ; gain = 77.070
Phase 4 Rip-up And Reroute | Checksum: 1bb3fbad8

Time (s): cpu = 00:02:29 ; elapsed = 00:02:34 . Memory (MB): peak = 3022.496 ; gain = 77.070

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 1ca2965b6

Time (s): cpu = 00:02:29 ; elapsed = 00:02:36 . Memory (MB): peak = 3022.496 ; gain = 77.070
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.780 | TNS=-4269.527| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 5.1 Delay CleanUp | Checksum: 282fbfe93

Time (s): cpu = 00:02:32 ; elapsed = 00:02:37 . Memory (MB): peak = 3022.496 ; gain = 77.070

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 282fbfe93

Time (s): cpu = 00:02:32 ; elapsed = 00:02:37 . Memory (MB): peak = 3022.496 ; gain = 77.070
Phase 5 Delay and Skew Optimization | Checksum: 282fbfe93

Time (s): cpu = 00:02:33 ; elapsed = 00:02:37 . Memory (MB): peak = 3022.496 ; gain = 77.070

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1cf2ceccb

Time (s): cpu = 00:02:33 ; elapsed = 00:02:39 . Memory (MB): peak = 3022.496 ; gain = 77.070
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-7.774 | TNS=-4265.902| WHS=0.022  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1d1c933b5

Time (s): cpu = 00:02:33 ; elapsed = 00:02:39 . Memory (MB): peak = 3022.496 ; gain = 77.070
Phase 6 Post Hold Fix | Checksum: 1d1c933b5

Time (s): cpu = 00:02:33 ; elapsed = 00:02:39 . Memory (MB): peak = 3022.496 ; gain = 77.070

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.92995 %
  Global Horizontal Routing Utilization  = 7.21662 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 86.4865%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y41 -> INT_L_X36Y41
South Dir 1x1 Area, Max Cong = 84.6847%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 94.1176%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_R_X41Y44 -> INT_R_X41Y44
   INT_R_X37Y42 -> INT_R_X37Y42
   INT_L_X36Y39 -> INT_L_X36Y39
West Dir 1x1 Area, Max Cong = 95.5882%, Congestion bounded by tiles (Lower Left Tile -> Upper Right Tile):
   INT_L_X36Y49 -> INT_L_X36Y49
   INT_R_X37Y49 -> INT_R_X37Y49
   INT_R_X29Y48 -> INT_R_X29Y48
   INT_R_X41Y48 -> INT_R_X41Y48
   INT_L_X44Y47 -> INT_L_X44Y47

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 1
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 0.5
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 1 Aspect Ratio: 0.5 Sparse Ratio: 1.25

Phase 7 Route finalize | Checksum: 1d1c933b5

Time (s): cpu = 00:02:33 ; elapsed = 00:02:39 . Memory (MB): peak = 3022.496 ; gain = 77.070

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1d1c933b5

Time (s): cpu = 00:02:33 ; elapsed = 00:02:39 . Memory (MB): peak = 3022.496 ; gain = 77.070

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17be5310e

Time (s): cpu = 00:02:35 ; elapsed = 00:02:41 . Memory (MB): peak = 3022.496 ; gain = 77.070

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-7.774 | TNS=-4265.902| WHS=0.022  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 10 Post Router Timing | Checksum: 17be5310e

Time (s): cpu = 00:02:35 ; elapsed = 00:02:42 . Memory (MB): peak = 3022.496 ; gain = 77.070
INFO: [Route 35-16] Router Completed Successfully

Phase 11 Post-Route Event Processing
Phase 11 Post-Route Event Processing | Checksum: 115f31af2

Time (s): cpu = 00:02:36 ; elapsed = 00:02:43 . Memory (MB): peak = 3022.496 ; gain = 77.070
Ending Routing Task | Checksum: 115f31af2

Time (s): cpu = 00:02:36 ; elapsed = 00:02:44 . Memory (MB): peak = 3022.496 ; gain = 77.070

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
670 Infos, 106 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:40 ; elapsed = 00:02:46 . Memory (MB): peak = 3022.496 ; gain = 80.168
INFO: [runtcl-4] Executing : report_drc -file FIR_Test_wrapper_drc_routed.rpt -pb FIR_Test_wrapper_drc_routed.pb -rpx FIR_Test_wrapper_drc_routed.rpx
Command: report_drc -file FIR_Test_wrapper_drc_routed.rpt -pb FIR_Test_wrapper_drc_routed.pb -rpx FIR_Test_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.runs/impl_1/FIR_Test_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file FIR_Test_wrapper_methodology_drc_routed.rpt -pb FIR_Test_wrapper_methodology_drc_routed.pb -rpx FIR_Test_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file FIR_Test_wrapper_methodology_drc_routed.rpt -pb FIR_Test_wrapper_methodology_drc_routed.pb -rpx FIR_Test_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.runs/impl_1/FIR_Test_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:13 ; elapsed = 00:00:11 . Memory (MB): peak = 3022.496 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file FIR_Test_wrapper_power_routed.rpt -pb FIR_Test_wrapper_power_summary_routed.pb -rpx FIR_Test_wrapper_power_routed.rpx
Command: report_power -file FIR_Test_wrapper_power_routed.rpt -pb FIR_Test_wrapper_power_summary_routed.pb -rpx FIR_Test_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
680 Infos, 107 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3022.496 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file FIR_Test_wrapper_route_status.rpt -pb FIR_Test_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file FIR_Test_wrapper_timing_summary_routed.rpt -pb FIR_Test_wrapper_timing_summary_routed.pb -rpx FIR_Test_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [runtcl-4] Executing : report_incremental_reuse -file FIR_Test_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file FIR_Test_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file FIR_Test_wrapper_bus_skew_routed.rpt -pb FIR_Test_wrapper_bus_skew_routed.pb -rpx FIR_Test_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.070 . Memory (MB): peak = 3022.496 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3022.496 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3022.496 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.402 . Memory (MB): peak = 3022.496 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.043 . Memory (MB): peak = 3022.496 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3022.496 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:06 ; elapsed = 00:00:02 . Memory (MB): peak = 3022.496 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/a01me/Documents/GitHub/College/EECE4632FinalProject/Test_Runs/FIR_Working/FIR_Test_Vivado/FIR_Test_Vivado.runs/impl_1/FIR_Test_wrapper_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3022.496 ; gain = 0.000
INFO: [Memdata 28-167] Found XPM memory block FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <FIR_Test_i/filtDMA/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <FIR_Test_i/filtDMA/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force FIR_Test_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0 input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0 input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1 input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0 input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0 input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0 input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0 input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1 input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0 input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0 input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1 input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U17/tmp_product input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U17/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U17/tmp_product input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U17/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U17/tmp_product__0 input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U17/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U17/tmp_product__0 input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U17/tmp_product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U17/tmp_product__1 input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U17/tmp_product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product__0 input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product__0 input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product__1 input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product__0 input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product__0 input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product__0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product__1 input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product__1/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U20/tmp_product input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U20/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U20/tmp_product__0 input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U20/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U20/tmp_product__1 input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U20/tmp_product__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U21/tmp_product input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U21/tmp_product/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U21/tmp_product__0 input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U21/tmp_product__0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPIP-1] Input pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U21/tmp_product__1 input FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U21/tmp_product__1/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product output FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0 output FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1 output FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0 output FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0 output FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1 output FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product output FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0 output FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1 output FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U17/tmp_product output FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U17/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U17/tmp_product__0 output FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U17/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U17/tmp_product__1 output FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U17/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product output FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product__0 output FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product__1 output FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product output FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product__0 output FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product__1 output FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U20/tmp_product output FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U20/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U20/tmp_product__0 output FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U20/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U20/tmp_product__1 output FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U20/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U21/tmp_product output FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U21/tmp_product/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U21/tmp_product__0 output FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U21/tmp_product__0/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-1] PREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U21/tmp_product__1 output FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U21/tmp_product__1/P[47:0] is not pipelined (PREG=0). Pipelining the DSP48 output will improve performance and often saves power so it is suggested whenever possible to fully pipeline this function.  If this DSP48 function was inferred, it is suggested to describe an additional register stage after this function.  If the DSP48 was instantiated in the design, it is suggested to set the PREG attribute to 1.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product multiplier stage FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0 multiplier stage FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1 multiplier stage FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U14/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0 multiplier stage FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0 multiplier stage FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__0__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1 multiplier stage FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U15/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product multiplier stage FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0 multiplier stage FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1 multiplier stage FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U16/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U17/tmp_product multiplier stage FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U17/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U17/tmp_product__0 multiplier stage FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U17/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U17/tmp_product__1 multiplier stage FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U17/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product multiplier stage FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product__0 multiplier stage FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product__1 multiplier stage FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U18/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product multiplier stage FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product__0 multiplier stage FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product__1 multiplier stage FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U19/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U20/tmp_product multiplier stage FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U20/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U20/tmp_product__0 multiplier stage FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U20/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U20/tmp_product__1 multiplier stage FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U20/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U21/tmp_product multiplier stage FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U21/tmp_product/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U21/tmp_product__0 multiplier stage FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U21/tmp_product__0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC DPOP-2] MREG Output pipelining: DSP FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U21/tmp_product__1 multiplier stage FIR_Test_i/filtDMA/filt_0/inst/mul_32s_32s_32_1_1_U21/tmp_product__1/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A2)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A2' of cell FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A3)+((~A3)*(~A6)*A1)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A5)*A4)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 33 net(s) have no routable loads. The problem bus(es) and/or net(s) are FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0], FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_fb, FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i, FIR_Test_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_afull_i... and (the first 15 of 21 listed).
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [DRC REQP-181] writefirst: Synchronous clocking is detected for BRAM (FIR_Test_i/filtDMA/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst/gen_wr_a.gen_word_narrow.mem_reg) in SDP mode with WRITE_FIRST write-mode. This is the preferred mode for best power characteristics, however it may exhibit address collisions if the same address appears on both read and write ports resulting in unknown or corrupted read data. It is suggested to confirm via simulation that an address collision never occurs and if so it is suggested to try and avoid this situation. If address collisions cannot be avoided, the write-mode may be set to READ_FIRST which guarantees that the read data is the prior contents of the memory at the cost of additional power in the design. See the FPGA Memory Resources User Guide for additional information.
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 88 Warnings, 2 Advisories
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./FIR_Test_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
19 Infos, 88 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 3124.496 ; gain = 102.000
INFO: [Common 17-206] Exiting Vivado at Thu Apr 11 20:41:52 2024...
