-- Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-- --------------------------------------------------------------------------------
-- Tool Version: Vivado v.2018.2 (lin64) Build 2258646 Thu Jun 14 20:02:38 MDT 2018
-- Date        : Sun Apr 28 11:43:42 2019
-- Host        : Sirio running 64-bit Ubuntu 18.04.2 LTS
-- Command     : write_vhdl -force -mode funcsim
--               /storage/Documenti/Didattica/hpc/esercitazioni/hpc_eserc_03/design/design.srcs/sources_1/bd/design_1/ip/design_1_copyMem_0_0/design_1_copyMem_0_0_sim_netlist.vhdl
-- Design      : design_1_copyMem_0_0
-- Purpose     : This VHDL netlist is a functional simulation representation of the design and should not be modified or
--               synthesized. This netlist cannot be used for SDF annotated simulation.
-- Device      : xc7z020clg484-1
-- --------------------------------------------------------------------------------
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_copyMem_0_0_copyMem_ctrl_s_axi is
  port (
    \out\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    s_axi_ctrl_RVALID : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_start : out STD_LOGIC;
    \ddr_addr_1_reg_161_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ddr_addr_reg_155_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bytes_read_reg_150_reg[31]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \bytes_read_reg_150_reg[63]\ : out STD_LOGIC_VECTOR ( 31 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_rst_n_inv : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_done : in STD_LOGIC;
    s_axi_ctrl_ARVALID : in STD_LOGIC;
    s_axi_ctrl_RREADY : in STD_LOGIC;
    s_axi_ctrl_AWVALID : in STD_LOGIC;
    s_axi_ctrl_WVALID : in STD_LOGIC;
    s_axi_ctrl_BREADY : in STD_LOGIC;
    s_axi_ctrl_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctrl_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    Q : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_ioackin_ddr_ARREADY_reg : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[11]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[12]\ : in STD_LOGIC;
    \ap_CS_fsm_reg[10]\ : in STD_LOGIC;
    s_axi_ctrl_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    ddr_BVALID : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_copyMem_0_0_copyMem_ctrl_s_axi : entity is "copyMem_ctrl_s_axi";
end design_1_copyMem_0_0_copyMem_ctrl_s_axi;

architecture STRUCTURE of design_1_copyMem_0_0_copyMem_ctrl_s_axi is
  signal \FSM_onehot_rstate[1]_i_1_n_2\ : STD_LOGIC;
  signal \FSM_onehot_rstate[2]_i_1_n_2\ : STD_LOGIC;
  signal \FSM_onehot_rstate_reg_n_2_[0]\ : STD_LOGIC;
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \FSM_onehot_rstate_reg_n_2_[0]\ : signal is "yes";
  signal \FSM_onehot_wstate[1]_i_1_n_2\ : STD_LOGIC;
  signal \FSM_onehot_wstate[2]_i_1_n_2\ : STD_LOGIC;
  signal \FSM_onehot_wstate[3]_i_1_n_2\ : STD_LOGIC;
  signal \FSM_onehot_wstate_reg_n_2_[0]\ : STD_LOGIC;
  attribute RTL_KEEP of \FSM_onehot_wstate_reg_n_2_[0]\ : signal is "yes";
  signal ap_idle : STD_LOGIC;
  signal \^ap_start\ : STD_LOGIC;
  signal ar_hs : STD_LOGIC;
  signal \^bytes_read_reg_150_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^bytes_read_reg_150_reg[63]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ddr_addr_1_reg_161_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \^ddr_addr_reg_155_reg[31]\ : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_ap_done : STD_LOGIC;
  signal int_ap_done_i_1_n_2 : STD_LOGIC;
  signal int_ap_done_i_2_n_2 : STD_LOGIC;
  signal int_ap_idle : STD_LOGIC;
  signal int_ap_ready : STD_LOGIC;
  signal int_ap_start3_out : STD_LOGIC;
  signal int_ap_start_i_1_n_2 : STD_LOGIC;
  signal int_auto_restart : STD_LOGIC;
  signal int_auto_restart_i_1_n_2 : STD_LOGIC;
  signal \int_bytes[31]_i_1_n_2\ : STD_LOGIC;
  signal \int_bytes[31]_i_3_n_2\ : STD_LOGIC;
  signal \int_bytes[63]_i_1_n_2\ : STD_LOGIC;
  signal int_bytes_reg0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_bytes_reg01_out : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal int_dst0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_dst[31]_i_3_n_2\ : STD_LOGIC;
  signal int_gie_i_1_n_2 : STD_LOGIC;
  signal int_gie_reg_n_2 : STD_LOGIC;
  signal \int_ier[0]_i_1_n_2\ : STD_LOGIC;
  signal \int_ier[1]_i_1_n_2\ : STD_LOGIC;
  signal \int_ier[1]_i_2_n_2\ : STD_LOGIC;
  signal \int_ier_reg_n_2_[0]\ : STD_LOGIC;
  signal int_isr6_out : STD_LOGIC;
  signal \int_isr[0]_i_1_n_2\ : STD_LOGIC;
  signal \int_isr[1]_i_1_n_2\ : STD_LOGIC;
  signal \int_isr_reg_n_2_[0]\ : STD_LOGIC;
  signal int_src0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \int_src[31]_i_1_n_2\ : STD_LOGIC;
  signal \^out\ : STD_LOGIC_VECTOR ( 2 downto 0 );
  attribute RTL_KEEP of \^out\ : signal is "yes";
  signal p_0_in : STD_LOGIC;
  signal p_0_in0 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal \rdata[0]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[0]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[10]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[10]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[11]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[11]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[12]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[12]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[13]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[13]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[14]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[14]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[15]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[15]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[16]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[16]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[17]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[17]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[18]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[18]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[19]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[19]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[1]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[20]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[20]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[21]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[21]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[22]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[22]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[23]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[23]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[24]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[24]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[25]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[25]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[26]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[26]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[27]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[27]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[28]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[28]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[29]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[29]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[2]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[2]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[2]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[30]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[30]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[31]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[31]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[31]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[3]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[3]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[3]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[4]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[4]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[5]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[5]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[6]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[6]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_3_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_4_n_2\ : STD_LOGIC;
  signal \rdata[7]_i_5_n_2\ : STD_LOGIC;
  signal \rdata[8]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[8]_i_2_n_2\ : STD_LOGIC;
  signal \rdata[9]_i_1_n_2\ : STD_LOGIC;
  signal \rdata[9]_i_2_n_2\ : STD_LOGIC;
  signal \rdata_reg[0]_i_1_n_2\ : STD_LOGIC;
  signal \rdata_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \^s_axi_ctrl_rvalid\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP of \^s_axi_ctrl_rvalid\ : signal is "yes";
  signal waddr : STD_LOGIC;
  signal \waddr_reg_n_2_[0]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[1]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[2]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[3]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[4]\ : STD_LOGIC;
  signal \waddr_reg_n_2_[5]\ : STD_LOGIC;
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[0]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute KEEP : string;
  attribute KEEP of \FSM_onehot_rstate_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[1]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute KEEP of \FSM_onehot_rstate_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_rstate_reg[2]\ : label is "RDIDLE:010,RDDATA:100,iSTATE:001";
  attribute KEEP of \FSM_onehot_rstate_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[0]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[1]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[1]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[2]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[2]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_onehot_wstate_reg[3]\ : label is "WRDATA:0100,WRRESP:1000,WRIDLE:0010,iSTATE:0001";
  attribute KEEP of \FSM_onehot_wstate_reg[3]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bytes_read_reg_150[63]_i_1\ : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of int_ap_idle_i_1 : label is "soft_lutpair66";
  attribute SOFT_HLUTNM of \int_bytes[0]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_bytes[10]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_bytes[11]_i_1\ : label is "soft_lutpair44";
  attribute SOFT_HLUTNM of \int_bytes[12]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_bytes[13]_i_1\ : label is "soft_lutpair43";
  attribute SOFT_HLUTNM of \int_bytes[14]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_bytes[15]_i_1\ : label is "soft_lutpair42";
  attribute SOFT_HLUTNM of \int_bytes[16]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_bytes[17]_i_1\ : label is "soft_lutpair41";
  attribute SOFT_HLUTNM of \int_bytes[18]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_bytes[19]_i_1\ : label is "soft_lutpair40";
  attribute SOFT_HLUTNM of \int_bytes[1]_i_1\ : label is "soft_lutpair49";
  attribute SOFT_HLUTNM of \int_bytes[20]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_bytes[21]_i_1\ : label is "soft_lutpair39";
  attribute SOFT_HLUTNM of \int_bytes[22]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_bytes[23]_i_1\ : label is "soft_lutpair38";
  attribute SOFT_HLUTNM of \int_bytes[24]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_bytes[25]_i_1\ : label is "soft_lutpair37";
  attribute SOFT_HLUTNM of \int_bytes[26]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_bytes[27]_i_1\ : label is "soft_lutpair36";
  attribute SOFT_HLUTNM of \int_bytes[28]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_bytes[29]_i_1\ : label is "soft_lutpair35";
  attribute SOFT_HLUTNM of \int_bytes[2]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_bytes[30]_i_1\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_bytes[31]_i_2\ : label is "soft_lutpair34";
  attribute SOFT_HLUTNM of \int_bytes[32]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_bytes[33]_i_1\ : label is "soft_lutpair65";
  attribute SOFT_HLUTNM of \int_bytes[34]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_bytes[35]_i_1\ : label is "soft_lutpair64";
  attribute SOFT_HLUTNM of \int_bytes[36]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_bytes[37]_i_1\ : label is "soft_lutpair63";
  attribute SOFT_HLUTNM of \int_bytes[38]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_bytes[39]_i_1\ : label is "soft_lutpair62";
  attribute SOFT_HLUTNM of \int_bytes[3]_i_1\ : label is "soft_lutpair48";
  attribute SOFT_HLUTNM of \int_bytes[40]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_bytes[41]_i_1\ : label is "soft_lutpair61";
  attribute SOFT_HLUTNM of \int_bytes[42]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_bytes[43]_i_1\ : label is "soft_lutpair60";
  attribute SOFT_HLUTNM of \int_bytes[44]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_bytes[45]_i_1\ : label is "soft_lutpair59";
  attribute SOFT_HLUTNM of \int_bytes[46]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_bytes[47]_i_1\ : label is "soft_lutpair58";
  attribute SOFT_HLUTNM of \int_bytes[48]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_bytes[49]_i_1\ : label is "soft_lutpair57";
  attribute SOFT_HLUTNM of \int_bytes[4]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_bytes[50]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_bytes[51]_i_1\ : label is "soft_lutpair56";
  attribute SOFT_HLUTNM of \int_bytes[52]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_bytes[53]_i_1\ : label is "soft_lutpair55";
  attribute SOFT_HLUTNM of \int_bytes[54]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_bytes[55]_i_1\ : label is "soft_lutpair54";
  attribute SOFT_HLUTNM of \int_bytes[56]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_bytes[57]_i_1\ : label is "soft_lutpair53";
  attribute SOFT_HLUTNM of \int_bytes[58]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_bytes[59]_i_1\ : label is "soft_lutpair52";
  attribute SOFT_HLUTNM of \int_bytes[5]_i_1\ : label is "soft_lutpair47";
  attribute SOFT_HLUTNM of \int_bytes[60]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_bytes[61]_i_1\ : label is "soft_lutpair51";
  attribute SOFT_HLUTNM of \int_bytes[62]_i_1\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_bytes[63]_i_2\ : label is "soft_lutpair50";
  attribute SOFT_HLUTNM of \int_bytes[6]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_bytes[7]_i_1\ : label is "soft_lutpair46";
  attribute SOFT_HLUTNM of \int_bytes[8]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_bytes[9]_i_1\ : label is "soft_lutpair45";
  attribute SOFT_HLUTNM of \int_dst[0]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_dst[10]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_dst[11]_i_1\ : label is "soft_lutpair12";
  attribute SOFT_HLUTNM of \int_dst[12]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_dst[13]_i_1\ : label is "soft_lutpair11";
  attribute SOFT_HLUTNM of \int_dst[14]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_dst[15]_i_1\ : label is "soft_lutpair10";
  attribute SOFT_HLUTNM of \int_dst[16]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_dst[17]_i_1\ : label is "soft_lutpair9";
  attribute SOFT_HLUTNM of \int_dst[18]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_dst[19]_i_1\ : label is "soft_lutpair8";
  attribute SOFT_HLUTNM of \int_dst[1]_i_1\ : label is "soft_lutpair17";
  attribute SOFT_HLUTNM of \int_dst[20]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_dst[21]_i_1\ : label is "soft_lutpair7";
  attribute SOFT_HLUTNM of \int_dst[22]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_dst[23]_i_1\ : label is "soft_lutpair6";
  attribute SOFT_HLUTNM of \int_dst[24]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_dst[25]_i_1\ : label is "soft_lutpair5";
  attribute SOFT_HLUTNM of \int_dst[26]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_dst[27]_i_1\ : label is "soft_lutpair4";
  attribute SOFT_HLUTNM of \int_dst[28]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_dst[29]_i_1\ : label is "soft_lutpair3";
  attribute SOFT_HLUTNM of \int_dst[2]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_dst[30]_i_1\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_dst[31]_i_2\ : label is "soft_lutpair2";
  attribute SOFT_HLUTNM of \int_dst[3]_i_1\ : label is "soft_lutpair16";
  attribute SOFT_HLUTNM of \int_dst[4]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_dst[5]_i_1\ : label is "soft_lutpair15";
  attribute SOFT_HLUTNM of \int_dst[6]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_dst[7]_i_1\ : label is "soft_lutpair14";
  attribute SOFT_HLUTNM of \int_dst[8]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_dst[9]_i_1\ : label is "soft_lutpair13";
  attribute SOFT_HLUTNM of \int_src[0]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_src[10]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_src[11]_i_1\ : label is "soft_lutpair28";
  attribute SOFT_HLUTNM of \int_src[12]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_src[13]_i_1\ : label is "soft_lutpair27";
  attribute SOFT_HLUTNM of \int_src[14]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_src[15]_i_1\ : label is "soft_lutpair26";
  attribute SOFT_HLUTNM of \int_src[16]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_src[17]_i_1\ : label is "soft_lutpair25";
  attribute SOFT_HLUTNM of \int_src[18]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_src[19]_i_1\ : label is "soft_lutpair24";
  attribute SOFT_HLUTNM of \int_src[1]_i_1\ : label is "soft_lutpair33";
  attribute SOFT_HLUTNM of \int_src[20]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_src[21]_i_1\ : label is "soft_lutpair23";
  attribute SOFT_HLUTNM of \int_src[22]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_src[23]_i_1\ : label is "soft_lutpair22";
  attribute SOFT_HLUTNM of \int_src[24]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_src[25]_i_1\ : label is "soft_lutpair21";
  attribute SOFT_HLUTNM of \int_src[26]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_src[27]_i_1\ : label is "soft_lutpair20";
  attribute SOFT_HLUTNM of \int_src[28]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_src[29]_i_1\ : label is "soft_lutpair19";
  attribute SOFT_HLUTNM of \int_src[2]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_src[30]_i_1\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_src[31]_i_2\ : label is "soft_lutpair18";
  attribute SOFT_HLUTNM of \int_src[3]_i_1\ : label is "soft_lutpair32";
  attribute SOFT_HLUTNM of \int_src[4]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_src[5]_i_1\ : label is "soft_lutpair31";
  attribute SOFT_HLUTNM of \int_src[6]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_src[7]_i_1\ : label is "soft_lutpair30";
  attribute SOFT_HLUTNM of \int_src[8]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \int_src[9]_i_1\ : label is "soft_lutpair29";
  attribute SOFT_HLUTNM of \rdata[7]_i_2\ : label is "soft_lutpair1";
  attribute SOFT_HLUTNM of \rdata[7]_i_3\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdata[7]_i_4\ : label is "soft_lutpair0";
  attribute SOFT_HLUTNM of \rdata[7]_i_5\ : label is "soft_lutpair1";
begin
  ap_start <= \^ap_start\;
  \bytes_read_reg_150_reg[31]\(31 downto 0) <= \^bytes_read_reg_150_reg[31]\(31 downto 0);
  \bytes_read_reg_150_reg[63]\(31 downto 0) <= \^bytes_read_reg_150_reg[63]\(31 downto 0);
  \ddr_addr_1_reg_161_reg[31]\(31 downto 0) <= \^ddr_addr_1_reg_161_reg[31]\(31 downto 0);
  \ddr_addr_reg_155_reg[31]\(31 downto 0) <= \^ddr_addr_reg_155_reg[31]\(31 downto 0);
  \out\(2 downto 0) <= \^out\(2 downto 0);
  s_axi_ctrl_RVALID(1 downto 0) <= \^s_axi_ctrl_rvalid\(1 downto 0);
\FSM_onehot_rstate[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8BFB"
    )
        port map (
      I0 => s_axi_ctrl_RREADY,
      I1 => \^s_axi_ctrl_rvalid\(1),
      I2 => \^s_axi_ctrl_rvalid\(0),
      I3 => s_axi_ctrl_ARVALID,
      O => \FSM_onehot_rstate[1]_i_1_n_2\
    );
\FSM_onehot_rstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^s_axi_ctrl_rvalid\(0),
      I1 => s_axi_ctrl_ARVALID,
      I2 => s_axi_ctrl_RREADY,
      I3 => \^s_axi_ctrl_rvalid\(1),
      O => \FSM_onehot_rstate[2]_i_1_n_2\
    );
\FSM_onehot_rstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_rstate_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[1]_i_1_n_2\,
      Q => \^s_axi_ctrl_rvalid\(0),
      R => ap_rst_n_inv
    );
\FSM_onehot_rstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_rstate[2]_i_1_n_2\,
      Q => \^s_axi_ctrl_rvalid\(1),
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AE0CAE3F"
    )
        port map (
      I0 => s_axi_ctrl_BREADY,
      I1 => \^out\(0),
      I2 => s_axi_ctrl_AWVALID,
      I3 => \^out\(2),
      I4 => \^out\(1),
      O => \FSM_onehot_wstate[1]_i_1_n_2\
    );
\FSM_onehot_wstate[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => s_axi_ctrl_AWVALID,
      I1 => \^out\(0),
      I2 => s_axi_ctrl_WVALID,
      I3 => \^out\(1),
      O => \FSM_onehot_wstate[2]_i_1_n_2\
    );
\FSM_onehot_wstate[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \^out\(1),
      I1 => s_axi_ctrl_WVALID,
      I2 => s_axi_ctrl_BREADY,
      I3 => \^out\(2),
      O => \FSM_onehot_wstate[3]_i_1_n_2\
    );
\FSM_onehot_wstate_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => '0',
      Q => \FSM_onehot_wstate_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[1]_i_1_n_2\,
      Q => \^out\(0),
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[2]_i_1_n_2\,
      Q => \^out\(1),
      R => ap_rst_n_inv
    );
\FSM_onehot_wstate_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \FSM_onehot_wstate[3]_i_1_n_2\,
      Q => \^out\(2),
      R => ap_rst_n_inv
    );
\ap_CS_fsm[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"888888888888888F"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      I2 => ap_reg_ioackin_ddr_ARREADY_reg(0),
      I3 => \ap_CS_fsm_reg[11]\,
      I4 => \ap_CS_fsm_reg[12]\,
      I5 => \ap_CS_fsm_reg[10]\,
      O => D(0)
    );
\bytes_read_reg_150[63]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => E(0)
    );
int_ap_done_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFFFAAAAAAAA"
    )
        port map (
      I0 => ap_done,
      I1 => ar_hs,
      I2 => s_axi_ctrl_ARADDR(1),
      I3 => s_axi_ctrl_ARADDR(0),
      I4 => int_ap_done_i_2_n_2,
      I5 => int_ap_done,
      O => int_ap_done_i_1_n_2
    );
int_ap_done_i_2: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(5),
      I1 => s_axi_ctrl_ARADDR(2),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      O => int_ap_done_i_2_n_2
    );
int_ap_done_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_done_i_1_n_2,
      Q => int_ap_done,
      R => ap_rst_n_inv
    );
int_ap_idle_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => Q(0),
      I1 => \^ap_start\,
      O => ap_idle
    );
int_ap_idle_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_idle,
      Q => int_ap_idle,
      R => ap_rst_n_inv
    );
int_ap_ready_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => ap_done,
      Q => int_ap_ready,
      R => ap_rst_n_inv
    );
int_ap_start_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFBFFF80"
    )
        port map (
      I0 => int_auto_restart,
      I1 => Q(1),
      I2 => ddr_BVALID,
      I3 => int_ap_start3_out,
      I4 => \^ap_start\,
      O => int_ap_start_i_1_n_2
    );
int_ap_start_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(0),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \waddr_reg_n_2_[2]\,
      I3 => \waddr_reg_n_2_[4]\,
      I4 => \int_dst[31]_i_3_n_2\,
      O => int_ap_start3_out
    );
int_ap_start_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_ap_start_i_1_n_2,
      Q => \^ap_start\,
      R => ap_rst_n_inv
    );
int_auto_restart_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFF00020000"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(7),
      I1 => \int_dst[31]_i_3_n_2\,
      I2 => \waddr_reg_n_2_[4]\,
      I3 => \waddr_reg_n_2_[2]\,
      I4 => s_axi_ctrl_WSTRB(0),
      I5 => int_auto_restart,
      O => int_auto_restart_i_1_n_2
    );
int_auto_restart_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_auto_restart_i_1_n_2,
      Q => int_auto_restart,
      R => ap_rst_n_inv
    );
\int_bytes[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(0),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^bytes_read_reg_150_reg[31]\(0),
      O => int_bytes_reg01_out(0)
    );
\int_bytes[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(10),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^bytes_read_reg_150_reg[31]\(10),
      O => int_bytes_reg01_out(10)
    );
\int_bytes[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(11),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^bytes_read_reg_150_reg[31]\(11),
      O => int_bytes_reg01_out(11)
    );
\int_bytes[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(12),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^bytes_read_reg_150_reg[31]\(12),
      O => int_bytes_reg01_out(12)
    );
\int_bytes[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(13),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^bytes_read_reg_150_reg[31]\(13),
      O => int_bytes_reg01_out(13)
    );
\int_bytes[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(14),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^bytes_read_reg_150_reg[31]\(14),
      O => int_bytes_reg01_out(14)
    );
\int_bytes[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(15),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^bytes_read_reg_150_reg[31]\(15),
      O => int_bytes_reg01_out(15)
    );
\int_bytes[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(16),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^bytes_read_reg_150_reg[31]\(16),
      O => int_bytes_reg01_out(16)
    );
\int_bytes[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(17),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^bytes_read_reg_150_reg[31]\(17),
      O => int_bytes_reg01_out(17)
    );
\int_bytes[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(18),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^bytes_read_reg_150_reg[31]\(18),
      O => int_bytes_reg01_out(18)
    );
\int_bytes[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(19),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^bytes_read_reg_150_reg[31]\(19),
      O => int_bytes_reg01_out(19)
    );
\int_bytes[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(1),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^bytes_read_reg_150_reg[31]\(1),
      O => int_bytes_reg01_out(1)
    );
\int_bytes[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(20),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^bytes_read_reg_150_reg[31]\(20),
      O => int_bytes_reg01_out(20)
    );
\int_bytes[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(21),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^bytes_read_reg_150_reg[31]\(21),
      O => int_bytes_reg01_out(21)
    );
\int_bytes[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(22),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^bytes_read_reg_150_reg[31]\(22),
      O => int_bytes_reg01_out(22)
    );
\int_bytes[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(23),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^bytes_read_reg_150_reg[31]\(23),
      O => int_bytes_reg01_out(23)
    );
\int_bytes[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(24),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^bytes_read_reg_150_reg[31]\(24),
      O => int_bytes_reg01_out(24)
    );
\int_bytes[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(25),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^bytes_read_reg_150_reg[31]\(25),
      O => int_bytes_reg01_out(25)
    );
\int_bytes[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(26),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^bytes_read_reg_150_reg[31]\(26),
      O => int_bytes_reg01_out(26)
    );
\int_bytes[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(27),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^bytes_read_reg_150_reg[31]\(27),
      O => int_bytes_reg01_out(27)
    );
\int_bytes[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(28),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^bytes_read_reg_150_reg[31]\(28),
      O => int_bytes_reg01_out(28)
    );
\int_bytes[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(29),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^bytes_read_reg_150_reg[31]\(29),
      O => int_bytes_reg01_out(29)
    );
\int_bytes[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(2),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^bytes_read_reg_150_reg[31]\(2),
      O => int_bytes_reg01_out(2)
    );
\int_bytes[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(30),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^bytes_read_reg_150_reg[31]\(30),
      O => int_bytes_reg01_out(30)
    );
\int_bytes[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000004"
    )
        port map (
      I0 => \waddr_reg_n_2_[2]\,
      I1 => \waddr_reg_n_2_[5]\,
      I2 => \waddr_reg_n_2_[4]\,
      I3 => \waddr_reg_n_2_[3]\,
      I4 => \int_bytes[31]_i_3_n_2\,
      O => \int_bytes[31]_i_1_n_2\
    );
\int_bytes[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(31),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^bytes_read_reg_150_reg[31]\(31),
      O => int_bytes_reg01_out(31)
    );
\int_bytes[31]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFF7"
    )
        port map (
      I0 => \^out\(1),
      I1 => s_axi_ctrl_WVALID,
      I2 => \waddr_reg_n_2_[1]\,
      I3 => \waddr_reg_n_2_[0]\,
      O => \int_bytes[31]_i_3_n_2\
    );
\int_bytes[32]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(0),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^bytes_read_reg_150_reg[63]\(0),
      O => int_bytes_reg0(0)
    );
\int_bytes[33]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(1),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^bytes_read_reg_150_reg[63]\(1),
      O => int_bytes_reg0(1)
    );
\int_bytes[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(2),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^bytes_read_reg_150_reg[63]\(2),
      O => int_bytes_reg0(2)
    );
\int_bytes[35]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(3),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^bytes_read_reg_150_reg[63]\(3),
      O => int_bytes_reg0(3)
    );
\int_bytes[36]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(4),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^bytes_read_reg_150_reg[63]\(4),
      O => int_bytes_reg0(4)
    );
\int_bytes[37]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(5),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^bytes_read_reg_150_reg[63]\(5),
      O => int_bytes_reg0(5)
    );
\int_bytes[38]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(6),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^bytes_read_reg_150_reg[63]\(6),
      O => int_bytes_reg0(6)
    );
\int_bytes[39]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(7),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^bytes_read_reg_150_reg[63]\(7),
      O => int_bytes_reg0(7)
    );
\int_bytes[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(3),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^bytes_read_reg_150_reg[31]\(3),
      O => int_bytes_reg01_out(3)
    );
\int_bytes[40]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(8),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^bytes_read_reg_150_reg[63]\(8),
      O => int_bytes_reg0(8)
    );
\int_bytes[41]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(9),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^bytes_read_reg_150_reg[63]\(9),
      O => int_bytes_reg0(9)
    );
\int_bytes[42]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(10),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^bytes_read_reg_150_reg[63]\(10),
      O => int_bytes_reg0(10)
    );
\int_bytes[43]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(11),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^bytes_read_reg_150_reg[63]\(11),
      O => int_bytes_reg0(11)
    );
\int_bytes[44]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(12),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^bytes_read_reg_150_reg[63]\(12),
      O => int_bytes_reg0(12)
    );
\int_bytes[45]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(13),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^bytes_read_reg_150_reg[63]\(13),
      O => int_bytes_reg0(13)
    );
\int_bytes[46]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(14),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^bytes_read_reg_150_reg[63]\(14),
      O => int_bytes_reg0(14)
    );
\int_bytes[47]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(15),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^bytes_read_reg_150_reg[63]\(15),
      O => int_bytes_reg0(15)
    );
\int_bytes[48]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(16),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^bytes_read_reg_150_reg[63]\(16),
      O => int_bytes_reg0(16)
    );
\int_bytes[49]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(17),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^bytes_read_reg_150_reg[63]\(17),
      O => int_bytes_reg0(17)
    );
\int_bytes[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(4),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^bytes_read_reg_150_reg[31]\(4),
      O => int_bytes_reg01_out(4)
    );
\int_bytes[50]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(18),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^bytes_read_reg_150_reg[63]\(18),
      O => int_bytes_reg0(18)
    );
\int_bytes[51]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(19),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^bytes_read_reg_150_reg[63]\(19),
      O => int_bytes_reg0(19)
    );
\int_bytes[52]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(20),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^bytes_read_reg_150_reg[63]\(20),
      O => int_bytes_reg0(20)
    );
\int_bytes[53]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(21),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^bytes_read_reg_150_reg[63]\(21),
      O => int_bytes_reg0(21)
    );
\int_bytes[54]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(22),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^bytes_read_reg_150_reg[63]\(22),
      O => int_bytes_reg0(22)
    );
\int_bytes[55]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(23),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^bytes_read_reg_150_reg[63]\(23),
      O => int_bytes_reg0(23)
    );
\int_bytes[56]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(24),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^bytes_read_reg_150_reg[63]\(24),
      O => int_bytes_reg0(24)
    );
\int_bytes[57]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(25),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^bytes_read_reg_150_reg[63]\(25),
      O => int_bytes_reg0(25)
    );
\int_bytes[58]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(26),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^bytes_read_reg_150_reg[63]\(26),
      O => int_bytes_reg0(26)
    );
\int_bytes[59]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(27),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^bytes_read_reg_150_reg[63]\(27),
      O => int_bytes_reg0(27)
    );
\int_bytes[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(5),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^bytes_read_reg_150_reg[31]\(5),
      O => int_bytes_reg01_out(5)
    );
\int_bytes[60]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(28),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^bytes_read_reg_150_reg[63]\(28),
      O => int_bytes_reg0(28)
    );
\int_bytes[61]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(29),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^bytes_read_reg_150_reg[63]\(29),
      O => int_bytes_reg0(29)
    );
\int_bytes[62]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(30),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^bytes_read_reg_150_reg[63]\(30),
      O => int_bytes_reg0(30)
    );
\int_bytes[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000008"
    )
        port map (
      I0 => \waddr_reg_n_2_[2]\,
      I1 => \waddr_reg_n_2_[5]\,
      I2 => \waddr_reg_n_2_[4]\,
      I3 => \waddr_reg_n_2_[3]\,
      I4 => \int_bytes[31]_i_3_n_2\,
      O => \int_bytes[63]_i_1_n_2\
    );
\int_bytes[63]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(31),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^bytes_read_reg_150_reg[63]\(31),
      O => int_bytes_reg0(31)
    );
\int_bytes[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(6),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^bytes_read_reg_150_reg[31]\(6),
      O => int_bytes_reg01_out(6)
    );
\int_bytes[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(7),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^bytes_read_reg_150_reg[31]\(7),
      O => int_bytes_reg01_out(7)
    );
\int_bytes[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(8),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^bytes_read_reg_150_reg[31]\(8),
      O => int_bytes_reg01_out(8)
    );
\int_bytes[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(9),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^bytes_read_reg_150_reg[31]\(9),
      O => int_bytes_reg01_out(9)
    );
\int_bytes_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(0),
      Q => \^bytes_read_reg_150_reg[31]\(0),
      R => ap_rst_n_inv
    );
\int_bytes_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(10),
      Q => \^bytes_read_reg_150_reg[31]\(10),
      R => ap_rst_n_inv
    );
\int_bytes_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(11),
      Q => \^bytes_read_reg_150_reg[31]\(11),
      R => ap_rst_n_inv
    );
\int_bytes_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(12),
      Q => \^bytes_read_reg_150_reg[31]\(12),
      R => ap_rst_n_inv
    );
\int_bytes_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(13),
      Q => \^bytes_read_reg_150_reg[31]\(13),
      R => ap_rst_n_inv
    );
\int_bytes_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(14),
      Q => \^bytes_read_reg_150_reg[31]\(14),
      R => ap_rst_n_inv
    );
\int_bytes_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(15),
      Q => \^bytes_read_reg_150_reg[31]\(15),
      R => ap_rst_n_inv
    );
\int_bytes_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(16),
      Q => \^bytes_read_reg_150_reg[31]\(16),
      R => ap_rst_n_inv
    );
\int_bytes_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(17),
      Q => \^bytes_read_reg_150_reg[31]\(17),
      R => ap_rst_n_inv
    );
\int_bytes_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(18),
      Q => \^bytes_read_reg_150_reg[31]\(18),
      R => ap_rst_n_inv
    );
\int_bytes_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(19),
      Q => \^bytes_read_reg_150_reg[31]\(19),
      R => ap_rst_n_inv
    );
\int_bytes_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(1),
      Q => \^bytes_read_reg_150_reg[31]\(1),
      R => ap_rst_n_inv
    );
\int_bytes_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(20),
      Q => \^bytes_read_reg_150_reg[31]\(20),
      R => ap_rst_n_inv
    );
\int_bytes_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(21),
      Q => \^bytes_read_reg_150_reg[31]\(21),
      R => ap_rst_n_inv
    );
\int_bytes_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(22),
      Q => \^bytes_read_reg_150_reg[31]\(22),
      R => ap_rst_n_inv
    );
\int_bytes_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(23),
      Q => \^bytes_read_reg_150_reg[31]\(23),
      R => ap_rst_n_inv
    );
\int_bytes_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(24),
      Q => \^bytes_read_reg_150_reg[31]\(24),
      R => ap_rst_n_inv
    );
\int_bytes_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(25),
      Q => \^bytes_read_reg_150_reg[31]\(25),
      R => ap_rst_n_inv
    );
\int_bytes_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(26),
      Q => \^bytes_read_reg_150_reg[31]\(26),
      R => ap_rst_n_inv
    );
\int_bytes_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(27),
      Q => \^bytes_read_reg_150_reg[31]\(27),
      R => ap_rst_n_inv
    );
\int_bytes_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(28),
      Q => \^bytes_read_reg_150_reg[31]\(28),
      R => ap_rst_n_inv
    );
\int_bytes_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(29),
      Q => \^bytes_read_reg_150_reg[31]\(29),
      R => ap_rst_n_inv
    );
\int_bytes_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(2),
      Q => \^bytes_read_reg_150_reg[31]\(2),
      R => ap_rst_n_inv
    );
\int_bytes_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(30),
      Q => \^bytes_read_reg_150_reg[31]\(30),
      R => ap_rst_n_inv
    );
\int_bytes_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(31),
      Q => \^bytes_read_reg_150_reg[31]\(31),
      R => ap_rst_n_inv
    );
\int_bytes_reg[32]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(0),
      Q => \^bytes_read_reg_150_reg[63]\(0),
      R => ap_rst_n_inv
    );
\int_bytes_reg[33]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(1),
      Q => \^bytes_read_reg_150_reg[63]\(1),
      R => ap_rst_n_inv
    );
\int_bytes_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(2),
      Q => \^bytes_read_reg_150_reg[63]\(2),
      R => ap_rst_n_inv
    );
\int_bytes_reg[35]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(3),
      Q => \^bytes_read_reg_150_reg[63]\(3),
      R => ap_rst_n_inv
    );
\int_bytes_reg[36]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(4),
      Q => \^bytes_read_reg_150_reg[63]\(4),
      R => ap_rst_n_inv
    );
\int_bytes_reg[37]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(5),
      Q => \^bytes_read_reg_150_reg[63]\(5),
      R => ap_rst_n_inv
    );
\int_bytes_reg[38]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(6),
      Q => \^bytes_read_reg_150_reg[63]\(6),
      R => ap_rst_n_inv
    );
\int_bytes_reg[39]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(7),
      Q => \^bytes_read_reg_150_reg[63]\(7),
      R => ap_rst_n_inv
    );
\int_bytes_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(3),
      Q => \^bytes_read_reg_150_reg[31]\(3),
      R => ap_rst_n_inv
    );
\int_bytes_reg[40]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(8),
      Q => \^bytes_read_reg_150_reg[63]\(8),
      R => ap_rst_n_inv
    );
\int_bytes_reg[41]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(9),
      Q => \^bytes_read_reg_150_reg[63]\(9),
      R => ap_rst_n_inv
    );
\int_bytes_reg[42]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(10),
      Q => \^bytes_read_reg_150_reg[63]\(10),
      R => ap_rst_n_inv
    );
\int_bytes_reg[43]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(11),
      Q => \^bytes_read_reg_150_reg[63]\(11),
      R => ap_rst_n_inv
    );
\int_bytes_reg[44]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(12),
      Q => \^bytes_read_reg_150_reg[63]\(12),
      R => ap_rst_n_inv
    );
\int_bytes_reg[45]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(13),
      Q => \^bytes_read_reg_150_reg[63]\(13),
      R => ap_rst_n_inv
    );
\int_bytes_reg[46]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(14),
      Q => \^bytes_read_reg_150_reg[63]\(14),
      R => ap_rst_n_inv
    );
\int_bytes_reg[47]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(15),
      Q => \^bytes_read_reg_150_reg[63]\(15),
      R => ap_rst_n_inv
    );
\int_bytes_reg[48]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(16),
      Q => \^bytes_read_reg_150_reg[63]\(16),
      R => ap_rst_n_inv
    );
\int_bytes_reg[49]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(17),
      Q => \^bytes_read_reg_150_reg[63]\(17),
      R => ap_rst_n_inv
    );
\int_bytes_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(4),
      Q => \^bytes_read_reg_150_reg[31]\(4),
      R => ap_rst_n_inv
    );
\int_bytes_reg[50]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(18),
      Q => \^bytes_read_reg_150_reg[63]\(18),
      R => ap_rst_n_inv
    );
\int_bytes_reg[51]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(19),
      Q => \^bytes_read_reg_150_reg[63]\(19),
      R => ap_rst_n_inv
    );
\int_bytes_reg[52]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(20),
      Q => \^bytes_read_reg_150_reg[63]\(20),
      R => ap_rst_n_inv
    );
\int_bytes_reg[53]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(21),
      Q => \^bytes_read_reg_150_reg[63]\(21),
      R => ap_rst_n_inv
    );
\int_bytes_reg[54]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(22),
      Q => \^bytes_read_reg_150_reg[63]\(22),
      R => ap_rst_n_inv
    );
\int_bytes_reg[55]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(23),
      Q => \^bytes_read_reg_150_reg[63]\(23),
      R => ap_rst_n_inv
    );
\int_bytes_reg[56]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(24),
      Q => \^bytes_read_reg_150_reg[63]\(24),
      R => ap_rst_n_inv
    );
\int_bytes_reg[57]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(25),
      Q => \^bytes_read_reg_150_reg[63]\(25),
      R => ap_rst_n_inv
    );
\int_bytes_reg[58]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(26),
      Q => \^bytes_read_reg_150_reg[63]\(26),
      R => ap_rst_n_inv
    );
\int_bytes_reg[59]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(27),
      Q => \^bytes_read_reg_150_reg[63]\(27),
      R => ap_rst_n_inv
    );
\int_bytes_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(5),
      Q => \^bytes_read_reg_150_reg[31]\(5),
      R => ap_rst_n_inv
    );
\int_bytes_reg[60]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(28),
      Q => \^bytes_read_reg_150_reg[63]\(28),
      R => ap_rst_n_inv
    );
\int_bytes_reg[61]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(29),
      Q => \^bytes_read_reg_150_reg[63]\(29),
      R => ap_rst_n_inv
    );
\int_bytes_reg[62]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(30),
      Q => \^bytes_read_reg_150_reg[63]\(30),
      R => ap_rst_n_inv
    );
\int_bytes_reg[63]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[63]_i_1_n_2\,
      D => int_bytes_reg0(31),
      Q => \^bytes_read_reg_150_reg[63]\(31),
      R => ap_rst_n_inv
    );
\int_bytes_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(6),
      Q => \^bytes_read_reg_150_reg[31]\(6),
      R => ap_rst_n_inv
    );
\int_bytes_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(7),
      Q => \^bytes_read_reg_150_reg[31]\(7),
      R => ap_rst_n_inv
    );
\int_bytes_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(8),
      Q => \^bytes_read_reg_150_reg[31]\(8),
      R => ap_rst_n_inv
    );
\int_bytes_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_bytes[31]_i_1_n_2\,
      D => int_bytes_reg01_out(9),
      Q => \^bytes_read_reg_150_reg[31]\(9),
      R => ap_rst_n_inv
    );
\int_dst[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(0),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(0),
      O => int_dst0(0)
    );
\int_dst[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(10),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(10),
      O => int_dst0(10)
    );
\int_dst[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(11),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(11),
      O => int_dst0(11)
    );
\int_dst[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(12),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(12),
      O => int_dst0(12)
    );
\int_dst[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(13),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(13),
      O => int_dst0(13)
    );
\int_dst[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(14),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(14),
      O => int_dst0(14)
    );
\int_dst[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(15),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(15),
      O => int_dst0(15)
    );
\int_dst[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(16),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(16),
      O => int_dst0(16)
    );
\int_dst[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(17),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(17),
      O => int_dst0(17)
    );
\int_dst[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(18),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(18),
      O => int_dst0(18)
    );
\int_dst[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(19),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(19),
      O => int_dst0(19)
    );
\int_dst[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(1),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(1),
      O => int_dst0(1)
    );
\int_dst[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(20),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(20),
      O => int_dst0(20)
    );
\int_dst[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(21),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(21),
      O => int_dst0(21)
    );
\int_dst[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(22),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(22),
      O => int_dst0(22)
    );
\int_dst[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(23),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(23),
      O => int_dst0(23)
    );
\int_dst[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(24),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(24),
      O => int_dst0(24)
    );
\int_dst[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(25),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(25),
      O => int_dst0(25)
    );
\int_dst[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(26),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(26),
      O => int_dst0(26)
    );
\int_dst[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(27),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(27),
      O => int_dst0(27)
    );
\int_dst[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(28),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(28),
      O => int_dst0(28)
    );
\int_dst[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(29),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(29),
      O => int_dst0(29)
    );
\int_dst[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(2),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(2),
      O => int_dst0(2)
    );
\int_dst[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(30),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(30),
      O => int_dst0(30)
    );
\int_dst[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"04"
    )
        port map (
      I0 => \int_dst[31]_i_3_n_2\,
      I1 => \waddr_reg_n_2_[4]\,
      I2 => \waddr_reg_n_2_[2]\,
      O => p_0_in0
    );
\int_dst[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(31),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(31),
      O => int_dst0(31)
    );
\int_dst[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFBF"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \^out\(1),
      I2 => s_axi_ctrl_WVALID,
      I3 => \waddr_reg_n_2_[1]\,
      I4 => \waddr_reg_n_2_[0]\,
      I5 => \waddr_reg_n_2_[5]\,
      O => \int_dst[31]_i_3_n_2\
    );
\int_dst[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(3),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(3),
      O => int_dst0(3)
    );
\int_dst[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(4),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(4),
      O => int_dst0(4)
    );
\int_dst[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(5),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(5),
      O => int_dst0(5)
    );
\int_dst[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(6),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(6),
      O => int_dst0(6)
    );
\int_dst[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(7),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(7),
      O => int_dst0(7)
    );
\int_dst[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(8),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(8),
      O => int_dst0(8)
    );
\int_dst[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(9),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^ddr_addr_1_reg_161_reg[31]\(9),
      O => int_dst0(9)
    );
\int_dst_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(0),
      Q => \^ddr_addr_1_reg_161_reg[31]\(0),
      R => ap_rst_n_inv
    );
\int_dst_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(10),
      Q => \^ddr_addr_1_reg_161_reg[31]\(10),
      R => ap_rst_n_inv
    );
\int_dst_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(11),
      Q => \^ddr_addr_1_reg_161_reg[31]\(11),
      R => ap_rst_n_inv
    );
\int_dst_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(12),
      Q => \^ddr_addr_1_reg_161_reg[31]\(12),
      R => ap_rst_n_inv
    );
\int_dst_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(13),
      Q => \^ddr_addr_1_reg_161_reg[31]\(13),
      R => ap_rst_n_inv
    );
\int_dst_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(14),
      Q => \^ddr_addr_1_reg_161_reg[31]\(14),
      R => ap_rst_n_inv
    );
\int_dst_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(15),
      Q => \^ddr_addr_1_reg_161_reg[31]\(15),
      R => ap_rst_n_inv
    );
\int_dst_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(16),
      Q => \^ddr_addr_1_reg_161_reg[31]\(16),
      R => ap_rst_n_inv
    );
\int_dst_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(17),
      Q => \^ddr_addr_1_reg_161_reg[31]\(17),
      R => ap_rst_n_inv
    );
\int_dst_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(18),
      Q => \^ddr_addr_1_reg_161_reg[31]\(18),
      R => ap_rst_n_inv
    );
\int_dst_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(19),
      Q => \^ddr_addr_1_reg_161_reg[31]\(19),
      R => ap_rst_n_inv
    );
\int_dst_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(1),
      Q => \^ddr_addr_1_reg_161_reg[31]\(1),
      R => ap_rst_n_inv
    );
\int_dst_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(20),
      Q => \^ddr_addr_1_reg_161_reg[31]\(20),
      R => ap_rst_n_inv
    );
\int_dst_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(21),
      Q => \^ddr_addr_1_reg_161_reg[31]\(21),
      R => ap_rst_n_inv
    );
\int_dst_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(22),
      Q => \^ddr_addr_1_reg_161_reg[31]\(22),
      R => ap_rst_n_inv
    );
\int_dst_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(23),
      Q => \^ddr_addr_1_reg_161_reg[31]\(23),
      R => ap_rst_n_inv
    );
\int_dst_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(24),
      Q => \^ddr_addr_1_reg_161_reg[31]\(24),
      R => ap_rst_n_inv
    );
\int_dst_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(25),
      Q => \^ddr_addr_1_reg_161_reg[31]\(25),
      R => ap_rst_n_inv
    );
\int_dst_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(26),
      Q => \^ddr_addr_1_reg_161_reg[31]\(26),
      R => ap_rst_n_inv
    );
\int_dst_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(27),
      Q => \^ddr_addr_1_reg_161_reg[31]\(27),
      R => ap_rst_n_inv
    );
\int_dst_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(28),
      Q => \^ddr_addr_1_reg_161_reg[31]\(28),
      R => ap_rst_n_inv
    );
\int_dst_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(29),
      Q => \^ddr_addr_1_reg_161_reg[31]\(29),
      R => ap_rst_n_inv
    );
\int_dst_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(2),
      Q => \^ddr_addr_1_reg_161_reg[31]\(2),
      R => ap_rst_n_inv
    );
\int_dst_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(30),
      Q => \^ddr_addr_1_reg_161_reg[31]\(30),
      R => ap_rst_n_inv
    );
\int_dst_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(31),
      Q => \^ddr_addr_1_reg_161_reg[31]\(31),
      R => ap_rst_n_inv
    );
\int_dst_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(3),
      Q => \^ddr_addr_1_reg_161_reg[31]\(3),
      R => ap_rst_n_inv
    );
\int_dst_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(4),
      Q => \^ddr_addr_1_reg_161_reg[31]\(4),
      R => ap_rst_n_inv
    );
\int_dst_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(5),
      Q => \^ddr_addr_1_reg_161_reg[31]\(5),
      R => ap_rst_n_inv
    );
\int_dst_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(6),
      Q => \^ddr_addr_1_reg_161_reg[31]\(6),
      R => ap_rst_n_inv
    );
\int_dst_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(7),
      Q => \^ddr_addr_1_reg_161_reg[31]\(7),
      R => ap_rst_n_inv
    );
\int_dst_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(8),
      Q => \^ddr_addr_1_reg_161_reg[31]\(8),
      R => ap_rst_n_inv
    );
\int_dst_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => p_0_in0,
      D => int_dst0(9),
      Q => \^ddr_addr_1_reg_161_reg[31]\(9),
      R => ap_rst_n_inv
    );
int_gie_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FEFFFFFF02000000"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(0),
      I1 => \int_dst[31]_i_3_n_2\,
      I2 => \waddr_reg_n_2_[4]\,
      I3 => \waddr_reg_n_2_[2]\,
      I4 => s_axi_ctrl_WSTRB(0),
      I5 => int_gie_reg_n_2,
      O => int_gie_i_1_n_2
    );
int_gie_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => int_gie_i_1_n_2,
      Q => int_gie_reg_n_2,
      R => ap_rst_n_inv
    );
\int_ier[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(0),
      I1 => \waddr_reg_n_2_[2]\,
      I2 => s_axi_ctrl_WSTRB(0),
      I3 => \int_ier[1]_i_2_n_2\,
      I4 => \waddr_reg_n_2_[4]\,
      I5 => \int_ier_reg_n_2_[0]\,
      O => \int_ier[0]_i_1_n_2\
    );
\int_ier[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFEFFF00002000"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(1),
      I1 => \waddr_reg_n_2_[2]\,
      I2 => s_axi_ctrl_WSTRB(0),
      I3 => \int_ier[1]_i_2_n_2\,
      I4 => \waddr_reg_n_2_[4]\,
      I5 => p_0_in,
      O => \int_ier[1]_i_1_n_2\
    );
\int_ier[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000080"
    )
        port map (
      I0 => \waddr_reg_n_2_[3]\,
      I1 => \^out\(1),
      I2 => s_axi_ctrl_WVALID,
      I3 => \waddr_reg_n_2_[1]\,
      I4 => \waddr_reg_n_2_[0]\,
      I5 => \waddr_reg_n_2_[5]\,
      O => \int_ier[1]_i_2_n_2\
    );
\int_ier_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[0]_i_1_n_2\,
      Q => \int_ier_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\int_ier_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_ier[1]_i_1_n_2\,
      Q => p_0_in,
      R => ap_rst_n_inv
    );
\int_isr[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(0),
      I1 => int_isr6_out,
      I2 => ddr_BVALID,
      I3 => Q(1),
      I4 => \int_ier_reg_n_2_[0]\,
      I5 => \int_isr_reg_n_2_[0]\,
      O => \int_isr[0]_i_1_n_2\
    );
\int_isr[0]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0080"
    )
        port map (
      I0 => \waddr_reg_n_2_[2]\,
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \int_ier[1]_i_2_n_2\,
      I3 => \waddr_reg_n_2_[4]\,
      O => int_isr6_out
    );
\int_isr[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F7777777F8888888"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(1),
      I1 => int_isr6_out,
      I2 => ddr_BVALID,
      I3 => Q(1),
      I4 => p_0_in,
      I5 => p_1_in,
      O => \int_isr[1]_i_1_n_2\
    );
\int_isr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[0]_i_1_n_2\,
      Q => \int_isr_reg_n_2_[0]\,
      R => ap_rst_n_inv
    );
\int_isr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \int_isr[1]_i_1_n_2\,
      Q => p_1_in,
      R => ap_rst_n_inv
    );
\int_src[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(0),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^ddr_addr_reg_155_reg[31]\(0),
      O => int_src0(0)
    );
\int_src[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(10),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^ddr_addr_reg_155_reg[31]\(10),
      O => int_src0(10)
    );
\int_src[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(11),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^ddr_addr_reg_155_reg[31]\(11),
      O => int_src0(11)
    );
\int_src[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(12),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^ddr_addr_reg_155_reg[31]\(12),
      O => int_src0(12)
    );
\int_src[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(13),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^ddr_addr_reg_155_reg[31]\(13),
      O => int_src0(13)
    );
\int_src[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(14),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^ddr_addr_reg_155_reg[31]\(14),
      O => int_src0(14)
    );
\int_src[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(15),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^ddr_addr_reg_155_reg[31]\(15),
      O => int_src0(15)
    );
\int_src[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(16),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^ddr_addr_reg_155_reg[31]\(16),
      O => int_src0(16)
    );
\int_src[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(17),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^ddr_addr_reg_155_reg[31]\(17),
      O => int_src0(17)
    );
\int_src[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(18),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^ddr_addr_reg_155_reg[31]\(18),
      O => int_src0(18)
    );
\int_src[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(19),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^ddr_addr_reg_155_reg[31]\(19),
      O => int_src0(19)
    );
\int_src[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(1),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^ddr_addr_reg_155_reg[31]\(1),
      O => int_src0(1)
    );
\int_src[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(20),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^ddr_addr_reg_155_reg[31]\(20),
      O => int_src0(20)
    );
\int_src[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(21),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^ddr_addr_reg_155_reg[31]\(21),
      O => int_src0(21)
    );
\int_src[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(22),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^ddr_addr_reg_155_reg[31]\(22),
      O => int_src0(22)
    );
\int_src[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(23),
      I1 => s_axi_ctrl_WSTRB(2),
      I2 => \^ddr_addr_reg_155_reg[31]\(23),
      O => int_src0(23)
    );
\int_src[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(24),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^ddr_addr_reg_155_reg[31]\(24),
      O => int_src0(24)
    );
\int_src[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(25),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^ddr_addr_reg_155_reg[31]\(25),
      O => int_src0(25)
    );
\int_src[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(26),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^ddr_addr_reg_155_reg[31]\(26),
      O => int_src0(26)
    );
\int_src[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(27),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^ddr_addr_reg_155_reg[31]\(27),
      O => int_src0(27)
    );
\int_src[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(28),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^ddr_addr_reg_155_reg[31]\(28),
      O => int_src0(28)
    );
\int_src[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(29),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^ddr_addr_reg_155_reg[31]\(29),
      O => int_src0(29)
    );
\int_src[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(2),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^ddr_addr_reg_155_reg[31]\(2),
      O => int_src0(2)
    );
\int_src[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(30),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^ddr_addr_reg_155_reg[31]\(30),
      O => int_src0(30)
    );
\int_src[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \int_ier[1]_i_2_n_2\,
      I1 => \waddr_reg_n_2_[4]\,
      I2 => \waddr_reg_n_2_[2]\,
      O => \int_src[31]_i_1_n_2\
    );
\int_src[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(31),
      I1 => s_axi_ctrl_WSTRB(3),
      I2 => \^ddr_addr_reg_155_reg[31]\(31),
      O => int_src0(31)
    );
\int_src[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(3),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^ddr_addr_reg_155_reg[31]\(3),
      O => int_src0(3)
    );
\int_src[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(4),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^ddr_addr_reg_155_reg[31]\(4),
      O => int_src0(4)
    );
\int_src[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(5),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^ddr_addr_reg_155_reg[31]\(5),
      O => int_src0(5)
    );
\int_src[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(6),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^ddr_addr_reg_155_reg[31]\(6),
      O => int_src0(6)
    );
\int_src[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(7),
      I1 => s_axi_ctrl_WSTRB(0),
      I2 => \^ddr_addr_reg_155_reg[31]\(7),
      O => int_src0(7)
    );
\int_src[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(8),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^ddr_addr_reg_155_reg[31]\(8),
      O => int_src0(8)
    );
\int_src[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => s_axi_ctrl_WDATA(9),
      I1 => s_axi_ctrl_WSTRB(1),
      I2 => \^ddr_addr_reg_155_reg[31]\(9),
      O => int_src0(9)
    );
\int_src_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(0),
      Q => \^ddr_addr_reg_155_reg[31]\(0),
      R => ap_rst_n_inv
    );
\int_src_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(10),
      Q => \^ddr_addr_reg_155_reg[31]\(10),
      R => ap_rst_n_inv
    );
\int_src_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(11),
      Q => \^ddr_addr_reg_155_reg[31]\(11),
      R => ap_rst_n_inv
    );
\int_src_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(12),
      Q => \^ddr_addr_reg_155_reg[31]\(12),
      R => ap_rst_n_inv
    );
\int_src_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(13),
      Q => \^ddr_addr_reg_155_reg[31]\(13),
      R => ap_rst_n_inv
    );
\int_src_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(14),
      Q => \^ddr_addr_reg_155_reg[31]\(14),
      R => ap_rst_n_inv
    );
\int_src_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(15),
      Q => \^ddr_addr_reg_155_reg[31]\(15),
      R => ap_rst_n_inv
    );
\int_src_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(16),
      Q => \^ddr_addr_reg_155_reg[31]\(16),
      R => ap_rst_n_inv
    );
\int_src_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(17),
      Q => \^ddr_addr_reg_155_reg[31]\(17),
      R => ap_rst_n_inv
    );
\int_src_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(18),
      Q => \^ddr_addr_reg_155_reg[31]\(18),
      R => ap_rst_n_inv
    );
\int_src_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(19),
      Q => \^ddr_addr_reg_155_reg[31]\(19),
      R => ap_rst_n_inv
    );
\int_src_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(1),
      Q => \^ddr_addr_reg_155_reg[31]\(1),
      R => ap_rst_n_inv
    );
\int_src_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(20),
      Q => \^ddr_addr_reg_155_reg[31]\(20),
      R => ap_rst_n_inv
    );
\int_src_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(21),
      Q => \^ddr_addr_reg_155_reg[31]\(21),
      R => ap_rst_n_inv
    );
\int_src_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(22),
      Q => \^ddr_addr_reg_155_reg[31]\(22),
      R => ap_rst_n_inv
    );
\int_src_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(23),
      Q => \^ddr_addr_reg_155_reg[31]\(23),
      R => ap_rst_n_inv
    );
\int_src_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(24),
      Q => \^ddr_addr_reg_155_reg[31]\(24),
      R => ap_rst_n_inv
    );
\int_src_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(25),
      Q => \^ddr_addr_reg_155_reg[31]\(25),
      R => ap_rst_n_inv
    );
\int_src_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(26),
      Q => \^ddr_addr_reg_155_reg[31]\(26),
      R => ap_rst_n_inv
    );
\int_src_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(27),
      Q => \^ddr_addr_reg_155_reg[31]\(27),
      R => ap_rst_n_inv
    );
\int_src_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(28),
      Q => \^ddr_addr_reg_155_reg[31]\(28),
      R => ap_rst_n_inv
    );
\int_src_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(29),
      Q => \^ddr_addr_reg_155_reg[31]\(29),
      R => ap_rst_n_inv
    );
\int_src_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(2),
      Q => \^ddr_addr_reg_155_reg[31]\(2),
      R => ap_rst_n_inv
    );
\int_src_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(30),
      Q => \^ddr_addr_reg_155_reg[31]\(30),
      R => ap_rst_n_inv
    );
\int_src_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(31),
      Q => \^ddr_addr_reg_155_reg[31]\(31),
      R => ap_rst_n_inv
    );
\int_src_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(3),
      Q => \^ddr_addr_reg_155_reg[31]\(3),
      R => ap_rst_n_inv
    );
\int_src_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(4),
      Q => \^ddr_addr_reg_155_reg[31]\(4),
      R => ap_rst_n_inv
    );
\int_src_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(5),
      Q => \^ddr_addr_reg_155_reg[31]\(5),
      R => ap_rst_n_inv
    );
\int_src_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(6),
      Q => \^ddr_addr_reg_155_reg[31]\(6),
      R => ap_rst_n_inv
    );
\int_src_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(7),
      Q => \^ddr_addr_reg_155_reg[31]\(7),
      R => ap_rst_n_inv
    );
\int_src_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(8),
      Q => \^ddr_addr_reg_155_reg[31]\(8),
      R => ap_rst_n_inv
    );
\int_src_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \int_src[31]_i_1_n_2\,
      D => int_src0(9),
      Q => \^ddr_addr_reg_155_reg[31]\(9),
      R => ap_rst_n_inv
    );
interrupt_INST_0: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A8"
    )
        port map (
      I0 => int_gie_reg_n_2,
      I1 => p_1_in,
      I2 => \int_isr_reg_n_2_[0]\,
      O => interrupt
    );
\rdata[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => \int_ier_reg_n_2_[0]\,
      I1 => s_axi_ctrl_ARADDR(4),
      I2 => \^ddr_addr_reg_155_reg[31]\(0),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \rdata[0]_i_4_n_2\,
      O => \rdata[0]_i_2_n_2\
    );
\rdata[0]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000033E200E2"
    )
        port map (
      I0 => int_gie_reg_n_2,
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \int_isr_reg_n_2_[0]\,
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => \^bytes_read_reg_150_reg[63]\(0),
      I5 => s_axi_ctrl_ARADDR(4),
      O => \rdata[0]_i_3_n_2\
    );
\rdata[0]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(0),
      I1 => s_axi_ctrl_ARADDR(4),
      I2 => \^bytes_read_reg_150_reg[31]\(0),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => \^ap_start\,
      O => \rdata[0]_i_4_n_2\
    );
\rdata[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(10),
      I4 => \rdata[10]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[10]_i_1_n_2\
    );
\rdata[10]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(10),
      I1 => \^bytes_read_reg_150_reg[31]\(10),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(10),
      O => \rdata[10]_i_2_n_2\
    );
\rdata[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(11),
      I4 => \rdata[11]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[11]_i_1_n_2\
    );
\rdata[11]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(11),
      I1 => \^bytes_read_reg_150_reg[31]\(11),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(11),
      O => \rdata[11]_i_2_n_2\
    );
\rdata[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(12),
      I4 => \rdata[12]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[12]_i_1_n_2\
    );
\rdata[12]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(12),
      I1 => \^bytes_read_reg_150_reg[31]\(12),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(12),
      O => \rdata[12]_i_2_n_2\
    );
\rdata[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(13),
      I4 => \rdata[13]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[13]_i_1_n_2\
    );
\rdata[13]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(13),
      I1 => \^bytes_read_reg_150_reg[31]\(13),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(13),
      O => \rdata[13]_i_2_n_2\
    );
\rdata[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(14),
      I4 => \rdata[14]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[14]_i_1_n_2\
    );
\rdata[14]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(14),
      I1 => \^bytes_read_reg_150_reg[31]\(14),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(14),
      O => \rdata[14]_i_2_n_2\
    );
\rdata[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(15),
      I4 => \rdata[15]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[15]_i_1_n_2\
    );
\rdata[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(15),
      I1 => \^bytes_read_reg_150_reg[31]\(15),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(15),
      O => \rdata[15]_i_2_n_2\
    );
\rdata[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(16),
      I4 => \rdata[16]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[16]_i_1_n_2\
    );
\rdata[16]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(16),
      I1 => \^bytes_read_reg_150_reg[31]\(16),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(16),
      O => \rdata[16]_i_2_n_2\
    );
\rdata[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(17),
      I4 => \rdata[17]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[17]_i_1_n_2\
    );
\rdata[17]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(17),
      I1 => \^bytes_read_reg_150_reg[31]\(17),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(17),
      O => \rdata[17]_i_2_n_2\
    );
\rdata[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(18),
      I4 => \rdata[18]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[18]_i_1_n_2\
    );
\rdata[18]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(18),
      I1 => \^bytes_read_reg_150_reg[31]\(18),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(18),
      O => \rdata[18]_i_2_n_2\
    );
\rdata[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(19),
      I4 => \rdata[19]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[19]_i_1_n_2\
    );
\rdata[19]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(19),
      I1 => \^bytes_read_reg_150_reg[31]\(19),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(19),
      O => \rdata[19]_i_2_n_2\
    );
\rdata[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00E2FFFF00E20000"
    )
        port map (
      I0 => p_0_in,
      I1 => s_axi_ctrl_ARADDR(4),
      I2 => \^ddr_addr_reg_155_reg[31]\(1),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \rdata[1]_i_4_n_2\,
      O => \rdata[1]_i_2_n_2\
    );
\rdata[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00003808"
    )
        port map (
      I0 => p_1_in,
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(1),
      I4 => s_axi_ctrl_ARADDR(4),
      O => \rdata[1]_i_3_n_2\
    );
\rdata[1]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(1),
      I1 => s_axi_ctrl_ARADDR(4),
      I2 => \^bytes_read_reg_150_reg[31]\(1),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => int_ap_done,
      O => \rdata[1]_i_4_n_2\
    );
\rdata[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(20),
      I4 => \rdata[20]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[20]_i_1_n_2\
    );
\rdata[20]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(20),
      I1 => \^bytes_read_reg_150_reg[31]\(20),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(20),
      O => \rdata[20]_i_2_n_2\
    );
\rdata[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(21),
      I4 => \rdata[21]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[21]_i_1_n_2\
    );
\rdata[21]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(21),
      I1 => \^bytes_read_reg_150_reg[31]\(21),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(21),
      O => \rdata[21]_i_2_n_2\
    );
\rdata[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(22),
      I4 => \rdata[22]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[22]_i_1_n_2\
    );
\rdata[22]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(22),
      I1 => \^bytes_read_reg_150_reg[31]\(22),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(22),
      O => \rdata[22]_i_2_n_2\
    );
\rdata[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(23),
      I4 => \rdata[23]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[23]_i_1_n_2\
    );
\rdata[23]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(23),
      I1 => \^bytes_read_reg_150_reg[31]\(23),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(23),
      O => \rdata[23]_i_2_n_2\
    );
\rdata[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(24),
      I4 => \rdata[24]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[24]_i_1_n_2\
    );
\rdata[24]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(24),
      I1 => \^bytes_read_reg_150_reg[31]\(24),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(24),
      O => \rdata[24]_i_2_n_2\
    );
\rdata[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(25),
      I4 => \rdata[25]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[25]_i_1_n_2\
    );
\rdata[25]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(25),
      I1 => \^bytes_read_reg_150_reg[31]\(25),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(25),
      O => \rdata[25]_i_2_n_2\
    );
\rdata[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(26),
      I4 => \rdata[26]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[26]_i_1_n_2\
    );
\rdata[26]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(26),
      I1 => \^bytes_read_reg_150_reg[31]\(26),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(26),
      O => \rdata[26]_i_2_n_2\
    );
\rdata[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(27),
      I4 => \rdata[27]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[27]_i_1_n_2\
    );
\rdata[27]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(27),
      I1 => \^bytes_read_reg_150_reg[31]\(27),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(27),
      O => \rdata[27]_i_2_n_2\
    );
\rdata[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(28),
      I4 => \rdata[28]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[28]_i_1_n_2\
    );
\rdata[28]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(28),
      I1 => \^bytes_read_reg_150_reg[31]\(28),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(28),
      O => \rdata[28]_i_2_n_2\
    );
\rdata[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(29),
      I4 => \rdata[29]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[29]_i_1_n_2\
    );
\rdata[29]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(29),
      I1 => \^bytes_read_reg_150_reg[31]\(29),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(29),
      O => \rdata[29]_i_2_n_2\
    );
\rdata[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[2]_i_2_n_2\,
      I1 => \^bytes_read_reg_150_reg[63]\(2),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[2]_i_1_n_2\
    );
\rdata[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0E0F000F0E00"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(2),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \rdata[2]_i_3_n_2\,
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => int_ap_idle,
      O => \rdata[2]_i_2_n_2\
    );
\rdata[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7070FF70"
    )
        port map (
      I0 => \^ddr_addr_reg_155_reg[31]\(2),
      I1 => s_axi_ctrl_ARADDR(4),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => \^bytes_read_reg_150_reg[31]\(2),
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[2]_i_3_n_2\
    );
\rdata[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(30),
      I4 => \rdata[30]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[30]_i_1_n_2\
    );
\rdata[30]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(30),
      I1 => \^bytes_read_reg_150_reg[31]\(30),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(30),
      O => \rdata[30]_i_2_n_2\
    );
\rdata[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8880"
    )
        port map (
      I0 => \^s_axi_ctrl_rvalid\(0),
      I1 => s_axi_ctrl_ARVALID,
      I2 => s_axi_ctrl_ARADDR(1),
      I3 => s_axi_ctrl_ARADDR(0),
      O => \rdata[31]_i_1_n_2\
    );
\rdata[31]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => s_axi_ctrl_ARVALID,
      I1 => \^s_axi_ctrl_rvalid\(0),
      O => ar_hs
    );
\rdata[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(31),
      I4 => \rdata[31]_i_4_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[31]_i_3_n_2\
    );
\rdata[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(31),
      I1 => \^bytes_read_reg_150_reg[31]\(31),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(31),
      O => \rdata[31]_i_4_n_2\
    );
\rdata[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AAAEAAAAAAAAAAAA"
    )
        port map (
      I0 => \rdata[3]_i_2_n_2\,
      I1 => \^bytes_read_reg_150_reg[63]\(3),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(3),
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[3]_i_1_n_2\
    );
\rdata[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F0E0F000F0E00"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(3),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \rdata[3]_i_3_n_2\,
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => s_axi_ctrl_ARADDR(5),
      I5 => int_ap_ready,
      O => \rdata[3]_i_2_n_2\
    );
\rdata[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFF7070FF70"
    )
        port map (
      I0 => \^ddr_addr_reg_155_reg[31]\(3),
      I1 => s_axi_ctrl_ARADDR(4),
      I2 => s_axi_ctrl_ARADDR(3),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => \^bytes_read_reg_150_reg[31]\(3),
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[3]_i_3_n_2\
    );
\rdata[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(4),
      I4 => \rdata[4]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[4]_i_1_n_2\
    );
\rdata[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(4),
      I1 => \^bytes_read_reg_150_reg[31]\(4),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(4),
      O => \rdata[4]_i_2_n_2\
    );
\rdata[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(5),
      I4 => \rdata[5]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[5]_i_1_n_2\
    );
\rdata[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(5),
      I1 => \^bytes_read_reg_150_reg[31]\(5),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(5),
      O => \rdata[5]_i_2_n_2\
    );
\rdata[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(6),
      I4 => \rdata[6]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[6]_i_1_n_2\
    );
\rdata[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(6),
      I1 => \^bytes_read_reg_150_reg[31]\(6),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(6),
      O => \rdata[6]_i_2_n_2\
    );
\rdata[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"11101110FFFF1110"
    )
        port map (
      I0 => \rdata[7]_i_2_n_2\,
      I1 => \rdata[7]_i_3_n_2\,
      I2 => \^ddr_addr_1_reg_161_reg[31]\(7),
      I3 => \rdata[7]_i_4_n_2\,
      I4 => \^bytes_read_reg_150_reg[63]\(7),
      I5 => \rdata[7]_i_5_n_2\,
      O => \rdata[7]_i_1_n_2\
    );
\rdata[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"AAAB"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(2),
      I1 => int_auto_restart,
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => s_axi_ctrl_ARADDR(4),
      O => \rdata[7]_i_2_n_2\
    );
\rdata[7]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFCF44CC"
    )
        port map (
      I0 => \^ddr_addr_reg_155_reg[31]\(7),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => \^bytes_read_reg_150_reg[31]\(7),
      I3 => s_axi_ctrl_ARADDR(4),
      I4 => s_axi_ctrl_ARADDR(5),
      O => \rdata[7]_i_3_n_2\
    );
\rdata[7]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"4F"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(5),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(4),
      O => \rdata[7]_i_4_n_2\
    );
\rdata[7]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => s_axi_ctrl_ARADDR(2),
      O => \rdata[7]_i_5_n_2\
    );
\rdata[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(8),
      I4 => \rdata[8]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[8]_i_1_n_2\
    );
\rdata[8]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(8),
      I1 => \^bytes_read_reg_150_reg[31]\(8),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(8),
      O => \rdata[8]_i_2_n_2\
    );
\rdata[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"100010000000FFFF"
    )
        port map (
      I0 => s_axi_ctrl_ARADDR(4),
      I1 => s_axi_ctrl_ARADDR(3),
      I2 => s_axi_ctrl_ARADDR(5),
      I3 => \^bytes_read_reg_150_reg[63]\(9),
      I4 => \rdata[9]_i_2_n_2\,
      I5 => s_axi_ctrl_ARADDR(2),
      O => \rdata[9]_i_1_n_2\
    );
\rdata[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF0FF35FFFFFF35F"
    )
        port map (
      I0 => \^ddr_addr_1_reg_161_reg[31]\(9),
      I1 => \^bytes_read_reg_150_reg[31]\(9),
      I2 => s_axi_ctrl_ARADDR(4),
      I3 => s_axi_ctrl_ARADDR(5),
      I4 => s_axi_ctrl_ARADDR(3),
      I5 => \^ddr_addr_reg_155_reg[31]\(9),
      O => \rdata[9]_i_2_n_2\
    );
\rdata_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_reg[0]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(0),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[0]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[0]_i_2_n_2\,
      I1 => \rdata[0]_i_3_n_2\,
      O => \rdata_reg[0]_i_1_n_2\,
      S => s_axi_ctrl_ARADDR(2)
    );
\rdata_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[10]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(10),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[11]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(11),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[12]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(12),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[13]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(13),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[14]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(14),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[15]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(15),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[16]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(16),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[17]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(17),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[18]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(18),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[19]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(19),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata_reg[1]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(1),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[1]_i_1\: unisim.vcomponents.MUXF7
     port map (
      I0 => \rdata[1]_i_2_n_2\,
      I1 => \rdata[1]_i_3_n_2\,
      O => \rdata_reg[1]_i_1_n_2\,
      S => s_axi_ctrl_ARADDR(2)
    );
\rdata_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[20]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(20),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[21]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(21),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[22]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(22),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[23]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(23),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[24]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(24),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[25]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(25),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[26]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(26),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[27]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(27),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[28]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(28),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[29]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(29),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[2]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(2),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[30]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(30),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[31]_i_3_n_2\,
      Q => s_axi_ctrl_RDATA(31),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[3]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(3),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[4]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(4),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[5]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(5),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[6]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(6),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[7]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(7),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[8]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(8),
      R => \rdata[31]_i_1_n_2\
    );
\rdata_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ar_hs,
      D => \rdata[9]_i_1_n_2\,
      Q => s_axi_ctrl_RDATA(9),
      R => \rdata[31]_i_1_n_2\
    );
\waddr[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^out\(0),
      I1 => s_axi_ctrl_AWVALID,
      O => waddr
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_ctrl_AWADDR(0),
      Q => \waddr_reg_n_2_[0]\,
      R => '0'
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_ctrl_AWADDR(1),
      Q => \waddr_reg_n_2_[1]\,
      R => '0'
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_ctrl_AWADDR(2),
      Q => \waddr_reg_n_2_[2]\,
      R => '0'
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_ctrl_AWADDR(3),
      Q => \waddr_reg_n_2_[3]\,
      R => '0'
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_ctrl_AWADDR(4),
      Q => \waddr_reg_n_2_[4]\,
      R => '0'
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => waddr,
      D => s_axi_ctrl_AWADDR(5),
      Q => \waddr_reg_n_2_[5]\,
      R => '0'
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_copyMem_0_0_copyMem_ddr_m_axi_buffer is
  port (
    mem_reg_0 : out STD_LOGIC;
    data_valid : out STD_LOGIC;
    \usedw_reg[7]_0\ : out STD_LOGIC_VECTOR ( 5 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \i_reg_104_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.len_cnt_reg[7]\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \bus_wide_gen.pad_oh_reg_reg[3]\ : out STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[2]\ : out STD_LOGIC;
    \usedw_reg[7]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_wide_gen.strb_buf_reg[0]\ : out STD_LOGIC_VECTOR ( 8 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[9]\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg\ : in STD_LOGIC;
    m_axi_ddr_WREADY : in STD_LOGIC;
    burst_valid : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.pad_oh_reg_reg[3]_0\ : in STD_LOGIC;
    \bus_wide_gen.first_pad_reg\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[2]_0\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]\ : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_copyMem_0_0_copyMem_ddr_m_axi_buffer : entity is "copyMem_ddr_m_axi_buffer";
end design_1_copyMem_0_0_copyMem_ddr_m_axi_buffer;

architecture STRUCTURE of design_1_copyMem_0_0_copyMem_ddr_m_axi_buffer is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^data_valid\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_2\ : STD_LOGIC;
  signal dout_valid_i_1_n_2 : STD_LOGIC;
  signal empty_n_i_1_n_2 : STD_LOGIC;
  signal \empty_n_i_2__0_n_2\ : STD_LOGIC;
  signal \empty_n_i_3__0_n_2\ : STD_LOGIC;
  signal empty_n_reg_n_2 : STD_LOGIC;
  signal full_n_i_1_n_2 : STD_LOGIC;
  signal \full_n_i_2__4_n_2\ : STD_LOGIC;
  signal \full_n_i_3__0_n_2\ : STD_LOGIC;
  signal \^mem_reg_0\ : STD_LOGIC;
  signal \mem_reg_i_10__0_n_2\ : STD_LOGIC;
  signal mem_reg_i_9_n_2 : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \raddr[1]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[3]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[4]_i_1_n_2\ : STD_LOGIC;
  signal \raddr[7]_i_2_n_2\ : STD_LOGIC;
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \usedw[0]_i_1_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_1_n_2\ : STD_LOGIC;
  signal \^usedw_reg[7]_0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[1]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[3]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[4]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_1_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_2_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_2_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_3_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_4_n_2\ : STD_LOGIC;
  signal NLW_mem_reg_DOADO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 0 );
  signal NLW_mem_reg_DOBDO_UNCONNECTED : STD_LOGIC_VECTOR ( 15 downto 9 );
  signal NLW_mem_reg_DOPADOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_8__0\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \bus_wide_gen.pad_oh_reg[3]_i_3\ : label is "soft_lutpair170";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair169";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair168";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair167";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair171";
  attribute SOFT_HLUTNM of \empty_n_i_2__0\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \empty_n_i_3__0\ : label is "soft_lutpair164";
  attribute SOFT_HLUTNM of \full_n_i_2__4\ : label is "soft_lutpair165";
  attribute SOFT_HLUTNM of \full_n_i_3__0\ : label is "soft_lutpair164";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d9";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p0_d9";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 2304;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 1023;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 8;
  attribute SOFT_HLUTNM of \mem_reg_i_10__0\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \raddr[1]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \raddr[3]_i_1\ : label is "soft_lutpair166";
  attribute SOFT_HLUTNM of \raddr[4]_i_1\ : label is "soft_lutpair162";
  attribute SOFT_HLUTNM of \waddr[0]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \waddr[1]_i_1\ : label is "soft_lutpair173";
  attribute SOFT_HLUTNM of \waddr[2]_i_1\ : label is "soft_lutpair172";
  attribute SOFT_HLUTNM of \waddr[3]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \waddr[4]_i_1\ : label is "soft_lutpair163";
  attribute SOFT_HLUTNM of \waddr[6]_i_2\ : label is "soft_lutpair172";
begin
  E(0) <= \^e\(0);
  data_valid <= \^data_valid\;
  mem_reg_0 <= \^mem_reg_0\;
  \usedw_reg[7]_0\(5 downto 0) <= \^usedw_reg[7]_0\(5 downto 0);
\ap_CS_fsm[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BAAABAAABAAAFEEE"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(0),
      I1 => \ap_CS_fsm_reg[9]\(1),
      I2 => \^mem_reg_0\,
      I3 => \ap_CS_fsm_reg[9]\(2),
      I4 => CO(0),
      I5 => \state_reg[0]\(0),
      O => \ap_CS_fsm_reg[8]\(0)
    );
\bus_wide_gen.len_cnt[7]_i_8__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \bus_wide_gen.pad_oh_reg_reg[3]_0\,
      I1 => \bus_wide_gen.first_pad_reg\,
      I2 => \^data_valid\,
      O => \bus_wide_gen.len_cnt_reg[7]\
    );
\bus_wide_gen.pad_oh_reg[2]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \bus_wide_gen.pad_oh_reg_reg[1]\,
      I1 => \bus_wide_gen.first_pad_reg\,
      I2 => \^data_valid\,
      O => \bus_wide_gen.pad_oh_reg_reg[2]\
    );
\bus_wide_gen.pad_oh_reg[3]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \bus_wide_gen.pad_oh_reg_reg[2]_0\,
      I1 => \bus_wide_gen.first_pad_reg\,
      I2 => \^data_valid\,
      O => \bus_wide_gen.pad_oh_reg_reg[3]\
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_2\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_2\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_2\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_2\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_2\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_2\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_2\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_2\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_2\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_2\,
      Q => \bus_wide_gen.strb_buf_reg[0]\(0),
      R => SR(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_2\,
      Q => \bus_wide_gen.strb_buf_reg[0]\(1),
      R => SR(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_2\,
      Q => \bus_wide_gen.strb_buf_reg[0]\(2),
      R => SR(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_2\,
      Q => \bus_wide_gen.strb_buf_reg[0]\(3),
      R => SR(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_2\,
      Q => \bus_wide_gen.strb_buf_reg[0]\(4),
      R => SR(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_2\,
      Q => \bus_wide_gen.strb_buf_reg[0]\(5),
      R => SR(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_2\,
      Q => \bus_wide_gen.strb_buf_reg[0]\(6),
      R => SR(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_2\,
      Q => \bus_wide_gen.strb_buf_reg[0]\(7),
      R => SR(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_2\,
      Q => \bus_wide_gen.strb_buf_reg[0]\(8),
      R => SR(0)
    );
dout_valid_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF08AA"
    )
        port map (
      I0 => \^data_valid\,
      I1 => \bus_wide_gen.WVALID_Dummy_reg\,
      I2 => m_axi_ddr_WREADY,
      I3 => burst_valid,
      I4 => empty_n_reg_n_2,
      O => dout_valid_i_1_n_2
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => dout_valid_i_1_n_2,
      Q => \^data_valid\,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDFDF0FD0D0D0"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(0),
      I1 => \empty_n_i_2__0_n_2\,
      I2 => pop,
      I3 => \ap_CS_fsm_reg[9]\(2),
      I4 => \^mem_reg_0\,
      I5 => empty_n_reg_n_2,
      O => empty_n_i_1_n_2
    );
\empty_n_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(5),
      I1 => \^usedw_reg[7]_0\(3),
      I2 => \^usedw_reg[7]_0\(2),
      I3 => \empty_n_i_3__0_n_2\,
      O => \empty_n_i_2__0_n_2\
    );
\empty_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \^usedw_reg[7]_0\(1),
      I3 => \^usedw_reg[7]_0\(4),
      O => \empty_n_i_3__0_n_2\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_2,
      Q => empty_n_reg_n_2,
      R => SR(0)
    );
full_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFD55FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__4_n_2\,
      I2 => \full_n_i_3__0_n_2\,
      I3 => \^mem_reg_0\,
      I4 => \ap_CS_fsm_reg[9]\(2),
      I5 => pop,
      O => full_n_i_1_n_2
    );
\full_n_i_2__4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(2),
      I1 => \^usedw_reg[7]_0\(5),
      I2 => \^usedw_reg[7]_0\(3),
      I3 => \^usedw_reg[7]_0\(4),
      O => \full_n_i_2__4_n_2\
    );
\full_n_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \^usedw_reg[7]_0\(1),
      I3 => \^usedw_reg[7]_0\(0),
      O => \full_n_i_3__0_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => full_n_i_1_n_2,
      Q => \^mem_reg_0\,
      R => '0'
    );
\i_reg_104[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"2A"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(0),
      I1 => \^mem_reg_0\,
      I2 => \ap_CS_fsm_reg[9]\(2),
      O => \i_reg_104_reg[0]\(0)
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "TDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 18,
      READ_WIDTH_B => 18,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "WRITE_FIRST",
      WRITE_WIDTH_A => 18,
      WRITE_WIDTH_B => 18
    )
        port map (
      ADDRARDADDR(13 downto 12) => B"11",
      ADDRARDADDR(11 downto 4) => waddr(7 downto 0),
      ADDRARDADDR(3 downto 0) => B"1111",
      ADDRBWRADDR(13 downto 12) => B"11",
      ADDRBWRADDR(11 downto 4) => rnext(7 downto 0),
      ADDRBWRADDR(3 downto 0) => B"1111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 8) => B"00000001",
      DIADI(7 downto 0) => Q(7 downto 0),
      DIBDI(15 downto 0) => B"0000000111111111",
      DIPADIP(1 downto 0) => B"00",
      DIPBDIP(1 downto 0) => B"00",
      DOADO(15 downto 0) => NLW_mem_reg_DOADO_UNCONNECTED(15 downto 0),
      DOBDO(15 downto 9) => NLW_mem_reg_DOBDO_UNCONNECTED(15 downto 9),
      DOBDO(8 downto 0) => q_buf(8 downto 0),
      DOPADOP(1 downto 0) => NLW_mem_reg_DOPADOP_UNCONNECTED(1 downto 0),
      DOPBDOP(1 downto 0) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1 downto 0),
      ENARDEN => \^mem_reg_0\,
      ENBWREN => '1',
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1) => \ap_CS_fsm_reg[9]\(2),
      WEA(0) => \ap_CS_fsm_reg[9]\(2),
      WEBWE(3 downto 0) => B"0000"
    );
mem_reg_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BF40"
    )
        port map (
      I0 => mem_reg_i_9_n_2,
      I1 => raddr(6),
      I2 => pop,
      I3 => raddr(7),
      O => rnext(7)
    );
\mem_reg_i_10__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(3),
      I4 => raddr(4),
      O => \mem_reg_i_10__0_n_2\
    );
mem_reg_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(6),
      I1 => mem_reg_i_9_n_2,
      I2 => pop,
      O => rnext(6)
    );
mem_reg_i_3: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(5),
      I1 => \mem_reg_i_10__0_n_2\,
      I2 => pop,
      O => rnext(5)
    );
mem_reg_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFF80000000"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(3),
      I4 => pop,
      I5 => raddr(4),
      O => rnext(4)
    );
mem_reg_i_5: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFF8000"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(1),
      I2 => raddr(2),
      I3 => pop,
      I4 => raddr(3),
      O => rnext(3)
    );
mem_reg_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => pop,
      O => rnext(2)
    );
mem_reg_i_7: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => raddr(0),
      I1 => pop,
      I2 => raddr(1),
      O => rnext(1)
    );
mem_reg_i_8: unisim.vcomponents.LUT6
    generic map(
      INIT => X"55959999AAAAAAAA"
    )
        port map (
      I0 => raddr(0),
      I1 => \^data_valid\,
      I2 => \bus_wide_gen.WVALID_Dummy_reg\,
      I3 => m_axi_ddr_WREADY,
      I4 => burst_valid,
      I5 => empty_n_reg_n_2,
      O => rnext(0)
    );
mem_reg_i_9: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(3),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(2),
      I5 => raddr(5),
      O => mem_reg_i_9_n_2
    );
\p_0_out_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw_reg[7]_1\(2)
    );
\p_0_out_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw_reg[7]_1\(1)
    );
\p_0_out_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(4),
      I1 => \^usedw_reg[7]_0\(5),
      O => \usedw_reg[7]_1\(0)
    );
\p_0_out_carry_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(1),
      O => DI(0)
    );
\p_0_out_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(3),
      I1 => \^usedw_reg[7]_0\(4),
      O => S(3)
    );
\p_0_out_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(2),
      I1 => \^usedw_reg[7]_0\(3),
      O => S(2)
    );
\p_0_out_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(1),
      I1 => \^usedw_reg[7]_0\(2),
      O => S(1)
    );
p_0_out_carry_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(1),
      I1 => pop,
      I2 => \ap_CS_fsm_reg[9]\(2),
      I3 => \^mem_reg_0\,
      O => S(0)
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => Q(0),
      Q => q_tmp(0),
      R => SR(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => Q(1),
      Q => q_tmp(1),
      R => SR(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => Q(2),
      Q => q_tmp(2),
      R => SR(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => Q(3),
      Q => q_tmp(3),
      R => SR(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => Q(4),
      Q => q_tmp(4),
      R => SR(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => Q(5),
      Q => q_tmp(5),
      R => SR(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => Q(6),
      Q => q_tmp(6),
      R => SR(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => Q(7),
      Q => q_tmp(7),
      R => SR(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => '1',
      Q => q_tmp(8),
      R => SR(0)
    );
\raddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(0),
      I1 => raddr(1),
      O => \raddr[1]_i_1_n_2\
    );
\raddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => raddr(2),
      O => \raddr[3]_i_1_n_2\
    );
\raddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(1),
      I3 => raddr(0),
      I4 => raddr(3),
      O => \raddr[4]_i_1_n_2\
    );
\raddr[7]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8088AAAA"
    )
        port map (
      I0 => empty_n_reg_n_2,
      I1 => burst_valid,
      I2 => m_axi_ddr_WREADY,
      I3 => \bus_wide_gen.WVALID_Dummy_reg\,
      I4 => \^data_valid\,
      O => pop
    );
\raddr[7]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(7),
      I1 => mem_reg_i_9_n_2,
      I2 => raddr(6),
      O => \raddr[7]_i_2_n_2\
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => SR(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[1]_i_1_n_2\,
      Q => raddr(1),
      R => SR(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => SR(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[3]_i_1_n_2\,
      Q => raddr(3),
      R => SR(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[4]_i_1_n_2\,
      Q => raddr(4),
      R => SR(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => SR(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => SR(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \raddr[7]_i_2_n_2\,
      Q => raddr(7),
      R => SR(0)
    );
show_ahead_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"40000040"
    )
        port map (
      I0 => \empty_n_i_2__0_n_2\,
      I1 => \^mem_reg_0\,
      I2 => \ap_CS_fsm_reg[9]\(2),
      I3 => \^usedw_reg[7]_0\(0),
      I4 => pop,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => SR(0)
    );
\usedw[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^usedw_reg[7]_0\(0),
      O => \usedw[0]_i_1_n_2\
    );
\usedw[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08AAFFFFF7550000"
    )
        port map (
      I0 => \^data_valid\,
      I1 => \bus_wide_gen.WVALID_Dummy_reg\,
      I2 => m_axi_ddr_WREADY,
      I3 => burst_valid,
      I4 => empty_n_reg_n_2,
      I5 => \^e\(0),
      O => \usedw[7]_i_1_n_2\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_2\,
      D => \usedw[0]_i_1_n_2\,
      Q => \^usedw_reg[7]_0\(0),
      R => SR(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_2\,
      D => D(0),
      Q => \^usedw_reg[7]_0\(1),
      R => SR(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_2\,
      D => D(1),
      Q => \^usedw_reg[7]_0\(2),
      R => SR(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_2\,
      D => D(2),
      Q => \^usedw_reg[7]_0\(3),
      R => SR(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_2\,
      D => D(3),
      Q => \^usedw_reg[7]_0\(4),
      R => SR(0)
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_2\,
      D => D(4),
      Q => \^usedw_reg[7]_0\(5),
      R => SR(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_2\,
      D => D(5),
      Q => \usedw_reg__0\(6),
      R => SR(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1_n_2\,
      D => D(6),
      Q => \usedw_reg__0\(7),
      R => SR(0)
    );
\waddr[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1_n_2\
    );
\waddr[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1_n_2\
    );
\waddr[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1_n_2\
    );
\waddr[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1_n_2\
    );
\waddr[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1_n_2\
    );
\waddr[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__0_n_2\
    );
\waddr[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2_n_2\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1_n_2\
    );
\waddr[6]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2_n_2\
    );
\waddr[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]\(2),
      I1 => \^mem_reg_0\,
      O => \^e\(0)
    );
\waddr[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3_n_2\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4_n_2\,
      I3 => waddr(6),
      O => \waddr[7]_i_2_n_2\
    );
\waddr[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3_n_2\
    );
\waddr[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4_n_2\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[0]_i_1_n_2\,
      Q => waddr(0),
      R => SR(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[1]_i_1_n_2\,
      Q => waddr(1),
      R => SR(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[2]_i_1_n_2\,
      Q => waddr(2),
      R => SR(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[3]_i_1_n_2\,
      Q => waddr(3),
      R => SR(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[4]_i_1_n_2\,
      Q => waddr(4),
      R => SR(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[5]_i_1__0_n_2\,
      Q => waddr(5),
      R => SR(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[6]_i_1_n_2\,
      Q => waddr(6),
      R => SR(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \^e\(0),
      D => \waddr[7]_i_2_n_2\,
      Q => waddr(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_copyMem_0_0_copyMem_ddr_m_axi_buffer__parameterized0\ is
  port (
    m_axi_ddr_RREADY : out STD_LOGIC;
    beat_valid : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 5 downto 0 );
    full_n_reg_0 : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC_VECTOR ( 8 downto 0 );
    DI : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.rdata_valid_t_reg\ : out STD_LOGIC;
    S : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \usedw_reg[7]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \bus_wide_gen.data_buf_reg[23]\ : out STD_LOGIC_VECTOR ( 23 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_ddr_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ddr_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \bus_wide_gen.last_split\ : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    \q_reg[11]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    rdata_valid_t : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    empty_n_reg_2 : in STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 23 downto 0 );
    \usedw_reg[5]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_copyMem_0_0_copyMem_ddr_m_axi_buffer__parameterized0\ : entity is "copyMem_ddr_m_axi_buffer";
end \design_1_copyMem_0_0_copyMem_ddr_m_axi_buffer__parameterized0\;

architecture STRUCTURE of \design_1_copyMem_0_0_copyMem_ddr_m_axi_buffer__parameterized0\ is
  signal \^q\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^beat_valid\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[0]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[10]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[11]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[12]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[13]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[14]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[15]_i_2__0_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[16]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[17]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[18]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[19]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[1]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[20]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[21]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[22]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[23]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[2]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[3]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[4]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[5]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[6]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[7]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[8]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[9]_i_2_n_2\ : STD_LOGIC;
  signal \dout_buf[0]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[10]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[11]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[12]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[13]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[14]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[15]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[16]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[17]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[18]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[19]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[1]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[20]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[21]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[22]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[23]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[24]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[25]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[26]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[27]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[28]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[29]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[2]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[30]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[31]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[34]_i_2_n_2\ : STD_LOGIC;
  signal \dout_buf[3]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[4]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[5]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[6]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[7]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[8]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf[9]_i_1_n_2\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \dout_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \dout_valid_i_1__0_n_2\ : STD_LOGIC;
  signal empty_n_i_1_n_2 : STD_LOGIC;
  signal \empty_n_i_2__2_n_2\ : STD_LOGIC;
  signal \empty_n_i_3__2_n_2\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC_VECTOR ( 8 downto 0 );
  signal empty_n_reg_n_2 : STD_LOGIC;
  signal \full_n_i_1__0_n_2\ : STD_LOGIC;
  signal \full_n_i_3__2_n_2\ : STD_LOGIC;
  signal \^m_axi_ddr_rready\ : STD_LOGIC;
  signal mem_reg_i_10_n_2 : STD_LOGIC;
  signal \mem_reg_i_9__0_n_2\ : STD_LOGIC;
  signal mem_reg_n_34 : STD_LOGIC;
  signal mem_reg_n_35 : STD_LOGIC;
  signal p_1_in : STD_LOGIC;
  signal pop : STD_LOGIC;
  signal push : STD_LOGIC;
  signal q_buf : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal q_tmp : STD_LOGIC_VECTOR ( 34 downto 0 );
  signal raddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal rnext : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal show_ahead : STD_LOGIC;
  signal show_ahead0 : STD_LOGIC;
  signal \usedw[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \usedw[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \usedw_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 6 );
  signal waddr : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \waddr[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[5]_i_1__1_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \waddr[6]_i_2__0_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_2__0_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_3__0_n_2\ : STD_LOGIC;
  signal \waddr[7]_i_4__0_n_2\ : STD_LOGIC;
  signal NLW_mem_reg_DOPBDOP_UNCONNECTED : STD_LOGIC_VECTOR ( 1 to 1 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[10]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[11]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[12]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[13]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[14]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[15]_i_2__0\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[16]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[17]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[18]_i_2\ : label is "soft_lutpair74";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[19]_i_2\ : label is "soft_lutpair73";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[20]_i_2\ : label is "soft_lutpair72";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[21]_i_2\ : label is "soft_lutpair71";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[22]_i_2\ : label is "soft_lutpair70";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[23]_i_2\ : label is "soft_lutpair69";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[8]_i_2\ : label is "soft_lutpair68";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[9]_i_2\ : label is "soft_lutpair75";
  attribute SOFT_HLUTNM of \dout_buf[0]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \dout_buf[10]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \dout_buf[11]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \dout_buf[12]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \dout_buf[13]_i_1\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \dout_buf[14]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \dout_buf[15]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \dout_buf[16]_i_1\ : label is "soft_lutpair92";
  attribute SOFT_HLUTNM of \dout_buf[17]_i_1\ : label is "soft_lutpair90";
  attribute SOFT_HLUTNM of \dout_buf[18]_i_1\ : label is "soft_lutpair88";
  attribute SOFT_HLUTNM of \dout_buf[19]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \dout_buf[1]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \dout_buf[21]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \dout_buf[22]_i_1\ : label is "soft_lutpair93";
  attribute SOFT_HLUTNM of \dout_buf[23]_i_1\ : label is "soft_lutpair89";
  attribute SOFT_HLUTNM of \dout_buf[24]_i_1\ : label is "soft_lutpair79";
  attribute SOFT_HLUTNM of \dout_buf[25]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \dout_buf[26]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \dout_buf[27]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \dout_buf[28]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \dout_buf[29]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \dout_buf[2]_i_1\ : label is "soft_lutpair80";
  attribute SOFT_HLUTNM of \dout_buf[30]_i_1\ : label is "soft_lutpair78";
  attribute SOFT_HLUTNM of \dout_buf[31]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \dout_buf[34]_i_2\ : label is "soft_lutpair91";
  attribute SOFT_HLUTNM of \dout_buf[3]_i_1\ : label is "soft_lutpair81";
  attribute SOFT_HLUTNM of \dout_buf[4]_i_1\ : label is "soft_lutpair82";
  attribute SOFT_HLUTNM of \dout_buf[5]_i_1\ : label is "soft_lutpair83";
  attribute SOFT_HLUTNM of \dout_buf[6]_i_1\ : label is "soft_lutpair84";
  attribute SOFT_HLUTNM of \dout_buf[7]_i_1\ : label is "soft_lutpair85";
  attribute SOFT_HLUTNM of \dout_buf[8]_i_1\ : label is "soft_lutpair86";
  attribute SOFT_HLUTNM of \dout_buf[9]_i_1\ : label is "soft_lutpair87";
  attribute SOFT_HLUTNM of \dout_valid_i_1__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \empty_n_i_3__2\ : label is "soft_lutpair77";
  attribute SOFT_HLUTNM of \full_n_i_3__2\ : label is "soft_lutpair77";
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTA.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ : string;
  attribute \MEM.PORTB.DATA_BIT_LAYOUT\ of mem_reg : label is "p3_d32";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of mem_reg : label is "{SYNTH-6 {cell *THIS*}}";
  attribute RTL_RAM_BITS : integer;
  attribute RTL_RAM_BITS of mem_reg : label is 8960;
  attribute RTL_RAM_NAME : string;
  attribute RTL_RAM_NAME of mem_reg : label is "mem";
  attribute bram_addr_begin : integer;
  attribute bram_addr_begin of mem_reg : label is 0;
  attribute bram_addr_end : integer;
  attribute bram_addr_end of mem_reg : label is 511;
  attribute bram_slice_begin : integer;
  attribute bram_slice_begin of mem_reg : label is 0;
  attribute bram_slice_end : integer;
  attribute bram_slice_end of mem_reg : label is 34;
  attribute SOFT_HLUTNM of \pout[3]_i_4__0\ : label is "soft_lutpair76";
  attribute SOFT_HLUTNM of \waddr[0]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \waddr[1]_i_1__0\ : label is "soft_lutpair95";
  attribute SOFT_HLUTNM of \waddr[2]_i_1__0\ : label is "soft_lutpair94";
  attribute SOFT_HLUTNM of \waddr[3]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \waddr[4]_i_1__0\ : label is "soft_lutpair67";
  attribute SOFT_HLUTNM of \waddr[6]_i_2__0\ : label is "soft_lutpair94";
begin
  Q(5 downto 0) <= \^q\(5 downto 0);
  SR(0) <= \^sr\(0);
  beat_valid <= \^beat_valid\;
  empty_n_reg_0(8 downto 0) <= \^empty_n_reg_0\(8 downto 0);
  m_axi_ddr_RREADY <= \^m_axi_ddr_rready\;
\bus_wide_gen.data_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.data_buf[0]_i_2_n_2\,
      I3 => empty_n_reg_2,
      I4 => \bus_wide_gen.data_buf_reg[31]\(0),
      I5 => \dout_buf_reg_n_2_[0]\,
      O => \bus_wide_gen.data_buf_reg[23]\(0)
    );
\bus_wide_gen.data_buf[0]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^empty_n_reg_0\(0),
      I1 => \dout_buf_reg_n_2_[8]\,
      I2 => \q_reg[11]\(0),
      I3 => \dout_buf_reg_n_2_[16]\,
      I4 => \q_reg[11]\(1),
      I5 => \dout_buf_reg_n_2_[0]\,
      O => \bus_wide_gen.data_buf[0]_i_2_n_2\
    );
\bus_wide_gen.data_buf[10]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.data_buf[10]_i_2_n_2\,
      I3 => empty_n_reg_2,
      I4 => \bus_wide_gen.data_buf_reg[31]\(10),
      I5 => \dout_buf_reg_n_2_[10]\,
      O => \bus_wide_gen.data_buf_reg[23]\(10)
    );
\bus_wide_gen.data_buf[10]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_2_[18]\,
      I1 => \q_reg[11]\(0),
      I2 => \^empty_n_reg_0\(2),
      I3 => \q_reg[11]\(1),
      I4 => \dout_buf_reg_n_2_[10]\,
      O => \bus_wide_gen.data_buf[10]_i_2_n_2\
    );
\bus_wide_gen.data_buf[11]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.data_buf[11]_i_2_n_2\,
      I3 => empty_n_reg_2,
      I4 => \bus_wide_gen.data_buf_reg[31]\(11),
      I5 => \dout_buf_reg_n_2_[11]\,
      O => \bus_wide_gen.data_buf_reg[23]\(11)
    );
\bus_wide_gen.data_buf[11]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_2_[19]\,
      I1 => \q_reg[11]\(0),
      I2 => \^empty_n_reg_0\(3),
      I3 => \q_reg[11]\(1),
      I4 => \dout_buf_reg_n_2_[11]\,
      O => \bus_wide_gen.data_buf[11]_i_2_n_2\
    );
\bus_wide_gen.data_buf[12]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.data_buf[12]_i_2_n_2\,
      I3 => empty_n_reg_2,
      I4 => \bus_wide_gen.data_buf_reg[31]\(12),
      I5 => \dout_buf_reg_n_2_[12]\,
      O => \bus_wide_gen.data_buf_reg[23]\(12)
    );
\bus_wide_gen.data_buf[12]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_2_[20]\,
      I1 => \q_reg[11]\(0),
      I2 => \^empty_n_reg_0\(4),
      I3 => \q_reg[11]\(1),
      I4 => \dout_buf_reg_n_2_[12]\,
      O => \bus_wide_gen.data_buf[12]_i_2_n_2\
    );
\bus_wide_gen.data_buf[13]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.data_buf[13]_i_2_n_2\,
      I3 => empty_n_reg_2,
      I4 => \bus_wide_gen.data_buf_reg[31]\(13),
      I5 => \dout_buf_reg_n_2_[13]\,
      O => \bus_wide_gen.data_buf_reg[23]\(13)
    );
\bus_wide_gen.data_buf[13]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_2_[21]\,
      I1 => \q_reg[11]\(0),
      I2 => \^empty_n_reg_0\(5),
      I3 => \q_reg[11]\(1),
      I4 => \dout_buf_reg_n_2_[13]\,
      O => \bus_wide_gen.data_buf[13]_i_2_n_2\
    );
\bus_wide_gen.data_buf[14]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.data_buf[14]_i_2_n_2\,
      I3 => empty_n_reg_2,
      I4 => \bus_wide_gen.data_buf_reg[31]\(14),
      I5 => \dout_buf_reg_n_2_[14]\,
      O => \bus_wide_gen.data_buf_reg[23]\(14)
    );
\bus_wide_gen.data_buf[14]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_2_[22]\,
      I1 => \q_reg[11]\(0),
      I2 => \^empty_n_reg_0\(6),
      I3 => \q_reg[11]\(1),
      I4 => \dout_buf_reg_n_2_[14]\,
      O => \bus_wide_gen.data_buf[14]_i_2_n_2\
    );
\bus_wide_gen.data_buf[15]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.data_buf[15]_i_2__0_n_2\,
      I3 => empty_n_reg_2,
      I4 => \bus_wide_gen.data_buf_reg[31]\(15),
      I5 => \dout_buf_reg_n_2_[15]\,
      O => \bus_wide_gen.data_buf_reg[23]\(15)
    );
\bus_wide_gen.data_buf[15]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_2_[23]\,
      I1 => \q_reg[11]\(0),
      I2 => \^empty_n_reg_0\(7),
      I3 => \q_reg[11]\(1),
      I4 => \dout_buf_reg_n_2_[15]\,
      O => \bus_wide_gen.data_buf[15]_i_2__0_n_2\
    );
\bus_wide_gen.data_buf[16]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.data_buf[16]_i_2_n_2\,
      I3 => empty_n_reg_2,
      I4 => \bus_wide_gen.data_buf_reg[31]\(16),
      I5 => \dout_buf_reg_n_2_[16]\,
      O => \bus_wide_gen.data_buf_reg[23]\(16)
    );
\bus_wide_gen.data_buf[16]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^empty_n_reg_0\(0),
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_2_[16]\,
      I3 => \q_reg[11]\(1),
      O => \bus_wide_gen.data_buf[16]_i_2_n_2\
    );
\bus_wide_gen.data_buf[17]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.data_buf[17]_i_2_n_2\,
      I3 => empty_n_reg_2,
      I4 => \bus_wide_gen.data_buf_reg[31]\(17),
      I5 => \dout_buf_reg_n_2_[17]\,
      O => \bus_wide_gen.data_buf_reg[23]\(17)
    );
\bus_wide_gen.data_buf[17]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^empty_n_reg_0\(1),
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_2_[17]\,
      I3 => \q_reg[11]\(1),
      O => \bus_wide_gen.data_buf[17]_i_2_n_2\
    );
\bus_wide_gen.data_buf[18]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.data_buf[18]_i_2_n_2\,
      I3 => empty_n_reg_2,
      I4 => \bus_wide_gen.data_buf_reg[31]\(18),
      I5 => \dout_buf_reg_n_2_[18]\,
      O => \bus_wide_gen.data_buf_reg[23]\(18)
    );
\bus_wide_gen.data_buf[18]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^empty_n_reg_0\(2),
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_2_[18]\,
      I3 => \q_reg[11]\(1),
      O => \bus_wide_gen.data_buf[18]_i_2_n_2\
    );
\bus_wide_gen.data_buf[19]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.data_buf[19]_i_2_n_2\,
      I3 => empty_n_reg_2,
      I4 => \bus_wide_gen.data_buf_reg[31]\(19),
      I5 => \dout_buf_reg_n_2_[19]\,
      O => \bus_wide_gen.data_buf_reg[23]\(19)
    );
\bus_wide_gen.data_buf[19]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^empty_n_reg_0\(3),
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_2_[19]\,
      I3 => \q_reg[11]\(1),
      O => \bus_wide_gen.data_buf[19]_i_2_n_2\
    );
\bus_wide_gen.data_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.data_buf[1]_i_2_n_2\,
      I3 => empty_n_reg_2,
      I4 => \bus_wide_gen.data_buf_reg[31]\(1),
      I5 => \dout_buf_reg_n_2_[1]\,
      O => \bus_wide_gen.data_buf_reg[23]\(1)
    );
\bus_wide_gen.data_buf[1]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^empty_n_reg_0\(1),
      I1 => \dout_buf_reg_n_2_[9]\,
      I2 => \q_reg[11]\(0),
      I3 => \dout_buf_reg_n_2_[17]\,
      I4 => \q_reg[11]\(1),
      I5 => \dout_buf_reg_n_2_[1]\,
      O => \bus_wide_gen.data_buf[1]_i_2_n_2\
    );
\bus_wide_gen.data_buf[20]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.data_buf[20]_i_2_n_2\,
      I3 => empty_n_reg_2,
      I4 => \bus_wide_gen.data_buf_reg[31]\(20),
      I5 => \dout_buf_reg_n_2_[20]\,
      O => \bus_wide_gen.data_buf_reg[23]\(20)
    );
\bus_wide_gen.data_buf[20]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^empty_n_reg_0\(4),
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_2_[20]\,
      I3 => \q_reg[11]\(1),
      O => \bus_wide_gen.data_buf[20]_i_2_n_2\
    );
\bus_wide_gen.data_buf[21]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.data_buf[21]_i_2_n_2\,
      I3 => empty_n_reg_2,
      I4 => \bus_wide_gen.data_buf_reg[31]\(21),
      I5 => \dout_buf_reg_n_2_[21]\,
      O => \bus_wide_gen.data_buf_reg[23]\(21)
    );
\bus_wide_gen.data_buf[21]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^empty_n_reg_0\(5),
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_2_[21]\,
      I3 => \q_reg[11]\(1),
      O => \bus_wide_gen.data_buf[21]_i_2_n_2\
    );
\bus_wide_gen.data_buf[22]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.data_buf[22]_i_2_n_2\,
      I3 => empty_n_reg_2,
      I4 => \bus_wide_gen.data_buf_reg[31]\(22),
      I5 => \dout_buf_reg_n_2_[22]\,
      O => \bus_wide_gen.data_buf_reg[23]\(22)
    );
\bus_wide_gen.data_buf[22]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^empty_n_reg_0\(6),
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_2_[22]\,
      I3 => \q_reg[11]\(1),
      O => \bus_wide_gen.data_buf[22]_i_2_n_2\
    );
\bus_wide_gen.data_buf[23]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.data_buf[23]_i_2_n_2\,
      I3 => empty_n_reg_2,
      I4 => \bus_wide_gen.data_buf_reg[31]\(23),
      I5 => \dout_buf_reg_n_2_[23]\,
      O => \bus_wide_gen.data_buf_reg[23]\(23)
    );
\bus_wide_gen.data_buf[23]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"00B8"
    )
        port map (
      I0 => \^empty_n_reg_0\(7),
      I1 => \q_reg[11]\(0),
      I2 => \dout_buf_reg_n_2_[23]\,
      I3 => \q_reg[11]\(1),
      O => \bus_wide_gen.data_buf[23]_i_2_n_2\
    );
\bus_wide_gen.data_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.data_buf[2]_i_2_n_2\,
      I3 => empty_n_reg_2,
      I4 => \bus_wide_gen.data_buf_reg[31]\(2),
      I5 => \dout_buf_reg_n_2_[2]\,
      O => \bus_wide_gen.data_buf_reg[23]\(2)
    );
\bus_wide_gen.data_buf[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^empty_n_reg_0\(2),
      I1 => \dout_buf_reg_n_2_[10]\,
      I2 => \q_reg[11]\(0),
      I3 => \dout_buf_reg_n_2_[18]\,
      I4 => \q_reg[11]\(1),
      I5 => \dout_buf_reg_n_2_[2]\,
      O => \bus_wide_gen.data_buf[2]_i_2_n_2\
    );
\bus_wide_gen.data_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.data_buf[3]_i_2_n_2\,
      I3 => empty_n_reg_2,
      I4 => \bus_wide_gen.data_buf_reg[31]\(3),
      I5 => \dout_buf_reg_n_2_[3]\,
      O => \bus_wide_gen.data_buf_reg[23]\(3)
    );
\bus_wide_gen.data_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^empty_n_reg_0\(3),
      I1 => \dout_buf_reg_n_2_[11]\,
      I2 => \q_reg[11]\(0),
      I3 => \dout_buf_reg_n_2_[19]\,
      I4 => \q_reg[11]\(1),
      I5 => \dout_buf_reg_n_2_[3]\,
      O => \bus_wide_gen.data_buf[3]_i_2_n_2\
    );
\bus_wide_gen.data_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.data_buf[4]_i_2_n_2\,
      I3 => empty_n_reg_2,
      I4 => \bus_wide_gen.data_buf_reg[31]\(4),
      I5 => \dout_buf_reg_n_2_[4]\,
      O => \bus_wide_gen.data_buf_reg[23]\(4)
    );
\bus_wide_gen.data_buf[4]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^empty_n_reg_0\(4),
      I1 => \dout_buf_reg_n_2_[12]\,
      I2 => \q_reg[11]\(0),
      I3 => \dout_buf_reg_n_2_[20]\,
      I4 => \q_reg[11]\(1),
      I5 => \dout_buf_reg_n_2_[4]\,
      O => \bus_wide_gen.data_buf[4]_i_2_n_2\
    );
\bus_wide_gen.data_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.data_buf[5]_i_2_n_2\,
      I3 => empty_n_reg_2,
      I4 => \bus_wide_gen.data_buf_reg[31]\(5),
      I5 => \dout_buf_reg_n_2_[5]\,
      O => \bus_wide_gen.data_buf_reg[23]\(5)
    );
\bus_wide_gen.data_buf[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^empty_n_reg_0\(5),
      I1 => \dout_buf_reg_n_2_[13]\,
      I2 => \q_reg[11]\(0),
      I3 => \dout_buf_reg_n_2_[21]\,
      I4 => \q_reg[11]\(1),
      I5 => \dout_buf_reg_n_2_[5]\,
      O => \bus_wide_gen.data_buf[5]_i_2_n_2\
    );
\bus_wide_gen.data_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.data_buf[6]_i_2_n_2\,
      I3 => empty_n_reg_2,
      I4 => \bus_wide_gen.data_buf_reg[31]\(6),
      I5 => \dout_buf_reg_n_2_[6]\,
      O => \bus_wide_gen.data_buf_reg[23]\(6)
    );
\bus_wide_gen.data_buf[6]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^empty_n_reg_0\(6),
      I1 => \dout_buf_reg_n_2_[14]\,
      I2 => \q_reg[11]\(0),
      I3 => \dout_buf_reg_n_2_[22]\,
      I4 => \q_reg[11]\(1),
      I5 => \dout_buf_reg_n_2_[6]\,
      O => \bus_wide_gen.data_buf[6]_i_2_n_2\
    );
\bus_wide_gen.data_buf[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.data_buf[7]_i_2_n_2\,
      I3 => empty_n_reg_2,
      I4 => \bus_wide_gen.data_buf_reg[31]\(7),
      I5 => \dout_buf_reg_n_2_[7]\,
      O => \bus_wide_gen.data_buf_reg[23]\(7)
    );
\bus_wide_gen.data_buf[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AFA0CFCFAFA0C0C0"
    )
        port map (
      I0 => \^empty_n_reg_0\(7),
      I1 => \dout_buf_reg_n_2_[15]\,
      I2 => \q_reg[11]\(0),
      I3 => \dout_buf_reg_n_2_[23]\,
      I4 => \q_reg[11]\(1),
      I5 => \dout_buf_reg_n_2_[7]\,
      O => \bus_wide_gen.data_buf[7]_i_2_n_2\
    );
\bus_wide_gen.data_buf[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.data_buf[8]_i_2_n_2\,
      I3 => empty_n_reg_2,
      I4 => \bus_wide_gen.data_buf_reg[31]\(8),
      I5 => \dout_buf_reg_n_2_[8]\,
      O => \bus_wide_gen.data_buf_reg[23]\(8)
    );
\bus_wide_gen.data_buf[8]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_2_[16]\,
      I1 => \q_reg[11]\(0),
      I2 => \^empty_n_reg_0\(0),
      I3 => \q_reg[11]\(1),
      I4 => \dout_buf_reg_n_2_[8]\,
      O => \bus_wide_gen.data_buf[8]_i_2_n_2\
    );
\bus_wide_gen.data_buf[9]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F0FFF088F077F000"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.data_buf[9]_i_2_n_2\,
      I3 => empty_n_reg_2,
      I4 => \bus_wide_gen.data_buf_reg[31]\(9),
      I5 => \dout_buf_reg_n_2_[9]\,
      O => \bus_wide_gen.data_buf_reg[23]\(9)
    );
\bus_wide_gen.data_buf[9]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"30BB3088"
    )
        port map (
      I0 => \dout_buf_reg_n_2_[17]\,
      I1 => \q_reg[11]\(0),
      I2 => \^empty_n_reg_0\(1),
      I3 => \q_reg[11]\(1),
      I4 => \dout_buf_reg_n_2_[9]\,
      O => \bus_wide_gen.data_buf[9]_i_2_n_2\
    );
\bus_wide_gen.rdata_valid_t_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => rdata_valid_t,
      I2 => \bus_wide_gen.rdata_valid_t_reg_0\,
      O => \bus_wide_gen.rdata_valid_t_reg\
    );
\could_multi_bursts.awaddr_buf[31]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => ap_rst_n,
      O => \^sr\(0)
    );
\dout_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(0),
      I1 => q_buf(0),
      I2 => show_ahead,
      O => \dout_buf[0]_i_1_n_2\
    );
\dout_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(10),
      I1 => q_buf(10),
      I2 => show_ahead,
      O => \dout_buf[10]_i_1_n_2\
    );
\dout_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(11),
      I1 => q_buf(11),
      I2 => show_ahead,
      O => \dout_buf[11]_i_1_n_2\
    );
\dout_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(12),
      I1 => q_buf(12),
      I2 => show_ahead,
      O => \dout_buf[12]_i_1_n_2\
    );
\dout_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(13),
      I1 => q_buf(13),
      I2 => show_ahead,
      O => \dout_buf[13]_i_1_n_2\
    );
\dout_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(14),
      I1 => q_buf(14),
      I2 => show_ahead,
      O => \dout_buf[14]_i_1_n_2\
    );
\dout_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(15),
      I1 => q_buf(15),
      I2 => show_ahead,
      O => \dout_buf[15]_i_1_n_2\
    );
\dout_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(16),
      I1 => q_buf(16),
      I2 => show_ahead,
      O => \dout_buf[16]_i_1_n_2\
    );
\dout_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(17),
      I1 => q_buf(17),
      I2 => show_ahead,
      O => \dout_buf[17]_i_1_n_2\
    );
\dout_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(18),
      I1 => q_buf(18),
      I2 => show_ahead,
      O => \dout_buf[18]_i_1_n_2\
    );
\dout_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(19),
      I1 => q_buf(19),
      I2 => show_ahead,
      O => \dout_buf[19]_i_1_n_2\
    );
\dout_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(1),
      I1 => q_buf(1),
      I2 => show_ahead,
      O => \dout_buf[1]_i_1_n_2\
    );
\dout_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(20),
      I1 => q_buf(20),
      I2 => show_ahead,
      O => \dout_buf[20]_i_1_n_2\
    );
\dout_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(21),
      I1 => q_buf(21),
      I2 => show_ahead,
      O => \dout_buf[21]_i_1_n_2\
    );
\dout_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(22),
      I1 => q_buf(22),
      I2 => show_ahead,
      O => \dout_buf[22]_i_1_n_2\
    );
\dout_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(23),
      I1 => q_buf(23),
      I2 => show_ahead,
      O => \dout_buf[23]_i_1_n_2\
    );
\dout_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(24),
      I1 => q_buf(24),
      I2 => show_ahead,
      O => \dout_buf[24]_i_1_n_2\
    );
\dout_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(25),
      I1 => q_buf(25),
      I2 => show_ahead,
      O => \dout_buf[25]_i_1_n_2\
    );
\dout_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(26),
      I1 => q_buf(26),
      I2 => show_ahead,
      O => \dout_buf[26]_i_1_n_2\
    );
\dout_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(27),
      I1 => q_buf(27),
      I2 => show_ahead,
      O => \dout_buf[27]_i_1_n_2\
    );
\dout_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(28),
      I1 => q_buf(28),
      I2 => show_ahead,
      O => \dout_buf[28]_i_1_n_2\
    );
\dout_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(29),
      I1 => q_buf(29),
      I2 => show_ahead,
      O => \dout_buf[29]_i_1_n_2\
    );
\dout_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(2),
      I1 => q_buf(2),
      I2 => show_ahead,
      O => \dout_buf[2]_i_1_n_2\
    );
\dout_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(30),
      I1 => q_buf(30),
      I2 => show_ahead,
      O => \dout_buf[30]_i_1_n_2\
    );
\dout_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(31),
      I1 => q_buf(31),
      I2 => show_ahead,
      O => \dout_buf[31]_i_1_n_2\
    );
\dout_buf[34]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => empty_n_reg_n_2,
      I1 => \bus_wide_gen.last_split\,
      I2 => \^beat_valid\,
      O => pop
    );
\dout_buf[34]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(34),
      I1 => q_buf(34),
      I2 => show_ahead,
      O => \dout_buf[34]_i_2_n_2\
    );
\dout_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(3),
      I1 => q_buf(3),
      I2 => show_ahead,
      O => \dout_buf[3]_i_1_n_2\
    );
\dout_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(4),
      I1 => q_buf(4),
      I2 => show_ahead,
      O => \dout_buf[4]_i_1_n_2\
    );
\dout_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(5),
      I1 => q_buf(5),
      I2 => show_ahead,
      O => \dout_buf[5]_i_1_n_2\
    );
\dout_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(6),
      I1 => q_buf(6),
      I2 => show_ahead,
      O => \dout_buf[6]_i_1_n_2\
    );
\dout_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(7),
      I1 => q_buf(7),
      I2 => show_ahead,
      O => \dout_buf[7]_i_1_n_2\
    );
\dout_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(8),
      I1 => q_buf(8),
      I2 => show_ahead,
      O => \dout_buf[8]_i_1_n_2\
    );
\dout_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"AC"
    )
        port map (
      I0 => q_tmp(9),
      I1 => q_buf(9),
      I2 => show_ahead,
      O => \dout_buf[9]_i_1_n_2\
    );
\dout_buf_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[0]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[0]\,
      R => \^sr\(0)
    );
\dout_buf_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[10]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[10]\,
      R => \^sr\(0)
    );
\dout_buf_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[11]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[11]\,
      R => \^sr\(0)
    );
\dout_buf_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[12]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[12]\,
      R => \^sr\(0)
    );
\dout_buf_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[13]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[13]\,
      R => \^sr\(0)
    );
\dout_buf_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[14]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[14]\,
      R => \^sr\(0)
    );
\dout_buf_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[15]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[15]\,
      R => \^sr\(0)
    );
\dout_buf_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[16]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[16]\,
      R => \^sr\(0)
    );
\dout_buf_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[17]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[17]\,
      R => \^sr\(0)
    );
\dout_buf_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[18]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[18]\,
      R => \^sr\(0)
    );
\dout_buf_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[19]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[19]\,
      R => \^sr\(0)
    );
\dout_buf_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[1]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[1]\,
      R => \^sr\(0)
    );
\dout_buf_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[20]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[20]\,
      R => \^sr\(0)
    );
\dout_buf_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[21]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[21]\,
      R => \^sr\(0)
    );
\dout_buf_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[22]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[22]\,
      R => \^sr\(0)
    );
\dout_buf_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[23]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[23]\,
      R => \^sr\(0)
    );
\dout_buf_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[24]_i_1_n_2\,
      Q => \^empty_n_reg_0\(0),
      R => \^sr\(0)
    );
\dout_buf_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[25]_i_1_n_2\,
      Q => \^empty_n_reg_0\(1),
      R => \^sr\(0)
    );
\dout_buf_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[26]_i_1_n_2\,
      Q => \^empty_n_reg_0\(2),
      R => \^sr\(0)
    );
\dout_buf_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[27]_i_1_n_2\,
      Q => \^empty_n_reg_0\(3),
      R => \^sr\(0)
    );
\dout_buf_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[28]_i_1_n_2\,
      Q => \^empty_n_reg_0\(4),
      R => \^sr\(0)
    );
\dout_buf_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[29]_i_1_n_2\,
      Q => \^empty_n_reg_0\(5),
      R => \^sr\(0)
    );
\dout_buf_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[2]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[2]\,
      R => \^sr\(0)
    );
\dout_buf_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[30]_i_1_n_2\,
      Q => \^empty_n_reg_0\(6),
      R => \^sr\(0)
    );
\dout_buf_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[31]_i_1_n_2\,
      Q => \^empty_n_reg_0\(7),
      R => \^sr\(0)
    );
\dout_buf_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[34]_i_2_n_2\,
      Q => \^empty_n_reg_0\(8),
      R => \^sr\(0)
    );
\dout_buf_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[3]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[3]\,
      R => \^sr\(0)
    );
\dout_buf_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[4]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[4]\,
      R => \^sr\(0)
    );
\dout_buf_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[5]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[5]\,
      R => \^sr\(0)
    );
\dout_buf_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[6]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[6]\,
      R => \^sr\(0)
    );
\dout_buf_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[7]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[7]\,
      R => \^sr\(0)
    );
\dout_buf_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[8]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[8]\,
      R => \^sr\(0)
    );
\dout_buf_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => pop,
      D => \dout_buf[9]_i_1_n_2\,
      Q => \dout_buf_reg_n_2_[9]\,
      R => \^sr\(0)
    );
\dout_valid_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \^beat_valid\,
      I1 => \bus_wide_gen.last_split\,
      I2 => empty_n_reg_n_2,
      O => \dout_valid_i_1__0_n_2\
    );
dout_valid_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \dout_valid_i_1__0_n_2\,
      Q => \^beat_valid\,
      R => \^sr\(0)
    );
empty_n_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFDFDFDF0FD0D0D0"
    )
        port map (
      I0 => \^q\(0),
      I1 => \empty_n_i_2__2_n_2\,
      I2 => pop,
      I3 => m_axi_ddr_RVALID,
      I4 => \^m_axi_ddr_rready\,
      I5 => empty_n_reg_n_2,
      O => empty_n_i_1_n_2
    );
\empty_n_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^q\(5),
      I1 => \^q\(3),
      I2 => \^q\(2),
      I3 => \empty_n_i_3__2_n_2\,
      O => \empty_n_i_2__2_n_2\
    );
\empty_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \^q\(1),
      I3 => \^q\(4),
      O => \empty_n_i_3__2_n_2\
    );
empty_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => empty_n_i_1_n_2,
      Q => empty_n_reg_n_2,
      R => \^sr\(0)
    );
\full_n_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD5F5"
    )
        port map (
      I0 => ap_rst_n,
      I1 => p_1_in,
      I2 => \^m_axi_ddr_rready\,
      I3 => m_axi_ddr_RVALID,
      I4 => pop,
      O => \full_n_i_1__0_n_2\
    );
\full_n_i_2__7\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF7FFF"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(3),
      I2 => \^q\(5),
      I3 => \^q\(2),
      I4 => \full_n_i_3__2_n_2\,
      O => p_1_in
    );
\full_n_i_3__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7FFF"
    )
        port map (
      I0 => \usedw_reg__0\(7),
      I1 => \usedw_reg__0\(6),
      I2 => \^q\(1),
      I3 => \^q\(0),
      O => \full_n_i_3__2_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__0_n_2\,
      Q => \^m_axi_ddr_rready\,
      R => '0'
    );
mem_reg: unisim.vcomponents.RAMB18E1
    generic map(
      DOA_REG => 0,
      DOB_REG => 0,
      INIT_A => X"00000",
      INIT_B => X"00000",
      RAM_MODE => "SDP",
      RDADDR_COLLISION_HWCONFIG => "DELAYED_WRITE",
      READ_WIDTH_A => 36,
      READ_WIDTH_B => 0,
      RSTREG_PRIORITY_A => "RSTREG",
      RSTREG_PRIORITY_B => "RSTREG",
      SIM_COLLISION_CHECK => "ALL",
      SIM_DEVICE => "7SERIES",
      SRVAL_A => X"00000",
      SRVAL_B => X"00000",
      WRITE_MODE_A => "READ_FIRST",
      WRITE_MODE_B => "READ_FIRST",
      WRITE_WIDTH_A => 0,
      WRITE_WIDTH_B => 36
    )
        port map (
      ADDRARDADDR(13) => '1',
      ADDRARDADDR(12 downto 5) => rnext(7 downto 0),
      ADDRARDADDR(4 downto 0) => B"11111",
      ADDRBWRADDR(13) => '1',
      ADDRBWRADDR(12 downto 5) => waddr(7 downto 0),
      ADDRBWRADDR(4 downto 0) => B"11111",
      CLKARDCLK => ap_clk,
      CLKBWRCLK => ap_clk,
      DIADI(15 downto 0) => D(15 downto 0),
      DIBDI(15 downto 0) => D(31 downto 16),
      DIPADIP(1 downto 0) => m_axi_ddr_RRESP(1 downto 0),
      DIPBDIP(1) => '1',
      DIPBDIP(0) => D(32),
      DOADO(15 downto 0) => q_buf(15 downto 0),
      DOBDO(15 downto 0) => q_buf(31 downto 16),
      DOPADOP(1) => mem_reg_n_34,
      DOPADOP(0) => mem_reg_n_35,
      DOPBDOP(1) => NLW_mem_reg_DOPBDOP_UNCONNECTED(1),
      DOPBDOP(0) => q_buf(34),
      ENARDEN => '1',
      ENBWREN => \^m_axi_ddr_rready\,
      REGCEAREGCE => '0',
      REGCEB => '0',
      RSTRAMARSTRAM => '0',
      RSTRAMB => '0',
      RSTREGARSTREG => '0',
      RSTREGB => '0',
      WEA(1 downto 0) => B"00",
      WEBWE(3) => m_axi_ddr_RVALID,
      WEBWE(2) => m_axi_ddr_RVALID,
      WEBWE(1) => m_axi_ddr_RVALID,
      WEBWE(0) => m_axi_ddr_RVALID
    );
mem_reg_i_10: unisim.vcomponents.LUT5
    generic map(
      INIT => X"7FFFFFFF"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(2),
      I4 => raddr(4),
      O => mem_reg_i_10_n_2
    );
\mem_reg_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(7),
      I1 => raddr(6),
      I2 => \mem_reg_i_9__0_n_2\,
      I3 => pop,
      O => rnext(7)
    );
\mem_reg_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => \mem_reg_i_9__0_n_2\,
      I1 => pop,
      I2 => raddr(6),
      O => rnext(6)
    );
\mem_reg_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"9A"
    )
        port map (
      I0 => raddr(5),
      I1 => mem_reg_i_10_n_2,
      I2 => pop,
      O => rnext(5)
    );
\mem_reg_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => raddr(4),
      I1 => raddr(2),
      I2 => raddr(0),
      I3 => raddr(1),
      I4 => raddr(3),
      I5 => pop,
      O => rnext(4)
    );
\mem_reg_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => raddr(3),
      I1 => raddr(1),
      I2 => raddr(0),
      I3 => raddr(2),
      I4 => pop,
      O => rnext(3)
    );
\mem_reg_i_6__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => raddr(2),
      I1 => raddr(0),
      I2 => raddr(1),
      I3 => pop,
      O => rnext(2)
    );
\mem_reg_i_7__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"78"
    )
        port map (
      I0 => raddr(0),
      I1 => pop,
      I2 => raddr(1),
      O => rnext(1)
    );
\mem_reg_i_8__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => raddr(0),
      I1 => pop,
      O => rnext(0)
    );
\mem_reg_i_9__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => raddr(5),
      I1 => raddr(4),
      I2 => raddr(2),
      I3 => raddr(0),
      I4 => raddr(1),
      I5 => raddr(3),
      O => \mem_reg_i_9__0_n_2\
    );
\p_0_out_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \usedw_reg__0\(6),
      I1 => \usedw_reg__0\(7),
      O => \usedw_reg[7]_0\(2)
    );
\p_0_out_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(5),
      I1 => \usedw_reg__0\(6),
      O => \usedw_reg[7]_0\(1)
    );
\p_0_out_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(4),
      I1 => \^q\(5),
      O => \usedw_reg[7]_0\(0)
    );
p_0_out_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(1),
      O => DI(0)
    );
p_0_out_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(3),
      I1 => \^q\(4),
      O => S(3)
    );
p_0_out_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(2),
      I1 => \^q\(3),
      O => S(2)
    );
p_0_out_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^q\(2),
      O => S(1)
    );
\p_0_out_carry_i_5__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6555"
    )
        port map (
      I0 => \^q\(1),
      I1 => pop,
      I2 => m_axi_ddr_RVALID,
      I3 => \^m_axi_ddr_rready\,
      O => S(0)
    );
\pout[3]_i_4__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2AAA"
    )
        port map (
      I0 => empty_n_reg_1,
      I1 => \^beat_valid\,
      I2 => \^empty_n_reg_0\(8),
      I3 => \bus_wide_gen.last_split\,
      O => full_n_reg_0
    );
\q_tmp_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(0),
      Q => q_tmp(0),
      R => \^sr\(0)
    );
\q_tmp_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(10),
      Q => q_tmp(10),
      R => \^sr\(0)
    );
\q_tmp_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(11),
      Q => q_tmp(11),
      R => \^sr\(0)
    );
\q_tmp_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(12),
      Q => q_tmp(12),
      R => \^sr\(0)
    );
\q_tmp_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(13),
      Q => q_tmp(13),
      R => \^sr\(0)
    );
\q_tmp_reg[14]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(14),
      Q => q_tmp(14),
      R => \^sr\(0)
    );
\q_tmp_reg[15]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(15),
      Q => q_tmp(15),
      R => \^sr\(0)
    );
\q_tmp_reg[16]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(16),
      Q => q_tmp(16),
      R => \^sr\(0)
    );
\q_tmp_reg[17]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(17),
      Q => q_tmp(17),
      R => \^sr\(0)
    );
\q_tmp_reg[18]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(18),
      Q => q_tmp(18),
      R => \^sr\(0)
    );
\q_tmp_reg[19]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(19),
      Q => q_tmp(19),
      R => \^sr\(0)
    );
\q_tmp_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(1),
      Q => q_tmp(1),
      R => \^sr\(0)
    );
\q_tmp_reg[20]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(20),
      Q => q_tmp(20),
      R => \^sr\(0)
    );
\q_tmp_reg[21]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(21),
      Q => q_tmp(21),
      R => \^sr\(0)
    );
\q_tmp_reg[22]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(22),
      Q => q_tmp(22),
      R => \^sr\(0)
    );
\q_tmp_reg[23]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(23),
      Q => q_tmp(23),
      R => \^sr\(0)
    );
\q_tmp_reg[24]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(24),
      Q => q_tmp(24),
      R => \^sr\(0)
    );
\q_tmp_reg[25]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(25),
      Q => q_tmp(25),
      R => \^sr\(0)
    );
\q_tmp_reg[26]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(26),
      Q => q_tmp(26),
      R => \^sr\(0)
    );
\q_tmp_reg[27]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(27),
      Q => q_tmp(27),
      R => \^sr\(0)
    );
\q_tmp_reg[28]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(28),
      Q => q_tmp(28),
      R => \^sr\(0)
    );
\q_tmp_reg[29]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(29),
      Q => q_tmp(29),
      R => \^sr\(0)
    );
\q_tmp_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(2),
      Q => q_tmp(2),
      R => \^sr\(0)
    );
\q_tmp_reg[30]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(30),
      Q => q_tmp(30),
      R => \^sr\(0)
    );
\q_tmp_reg[31]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(31),
      Q => q_tmp(31),
      R => \^sr\(0)
    );
\q_tmp_reg[34]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(32),
      Q => q_tmp(34),
      R => \^sr\(0)
    );
\q_tmp_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(3),
      Q => q_tmp(3),
      R => \^sr\(0)
    );
\q_tmp_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(4),
      Q => q_tmp(4),
      R => \^sr\(0)
    );
\q_tmp_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(5),
      Q => q_tmp(5),
      R => \^sr\(0)
    );
\q_tmp_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(6),
      Q => q_tmp(6),
      R => \^sr\(0)
    );
\q_tmp_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(7),
      Q => q_tmp(7),
      R => \^sr\(0)
    );
\q_tmp_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(8),
      Q => q_tmp(8),
      R => \^sr\(0)
    );
\q_tmp_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => D(9),
      Q => q_tmp(9),
      R => \^sr\(0)
    );
\raddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(0),
      Q => raddr(0),
      R => \^sr\(0)
    );
\raddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(1),
      Q => raddr(1),
      R => \^sr\(0)
    );
\raddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(2),
      Q => raddr(2),
      R => \^sr\(0)
    );
\raddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(3),
      Q => raddr(3),
      R => \^sr\(0)
    );
\raddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(4),
      Q => raddr(4),
      R => \^sr\(0)
    );
\raddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(5),
      Q => raddr(5),
      R => \^sr\(0)
    );
\raddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(6),
      Q => raddr(6),
      R => \^sr\(0)
    );
\raddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => rnext(7),
      Q => raddr(7),
      R => \^sr\(0)
    );
\show_ahead_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00009000"
    )
        port map (
      I0 => pop,
      I1 => \^q\(0),
      I2 => m_axi_ddr_RVALID,
      I3 => \^m_axi_ddr_rready\,
      I4 => \empty_n_i_2__2_n_2\,
      O => show_ahead0
    );
show_ahead_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => show_ahead0,
      Q => show_ahead,
      R => \^sr\(0)
    );
\usedw[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^q\(0),
      O => \usedw[0]_i_1__0_n_2\
    );
\usedw[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => pop,
      I1 => \^m_axi_ddr_rready\,
      I2 => m_axi_ddr_RVALID,
      O => \usedw[7]_i_1__0_n_2\
    );
\usedw_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_2\,
      D => \usedw[0]_i_1__0_n_2\,
      Q => \^q\(0),
      R => \^sr\(0)
    );
\usedw_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_2\,
      D => \usedw_reg[5]_0\(0),
      Q => \^q\(1),
      R => \^sr\(0)
    );
\usedw_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_2\,
      D => \usedw_reg[5]_0\(1),
      Q => \^q\(2),
      R => \^sr\(0)
    );
\usedw_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_2\,
      D => \usedw_reg[5]_0\(2),
      Q => \^q\(3),
      R => \^sr\(0)
    );
\usedw_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_2\,
      D => \usedw_reg[5]_0\(3),
      Q => \^q\(4),
      R => \^sr\(0)
    );
\usedw_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_2\,
      D => \usedw_reg[5]_0\(4),
      Q => \^q\(5),
      R => \^sr\(0)
    );
\usedw_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_2\,
      D => \usedw_reg[5]_0\(5),
      Q => \usedw_reg__0\(6),
      R => \^sr\(0)
    );
\usedw_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => \usedw[7]_i_1__0_n_2\,
      D => \usedw_reg[5]_0\(6),
      Q => \usedw_reg__0\(7),
      R => \^sr\(0)
    );
\waddr[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => waddr(0),
      O => \waddr[0]_i_1__0_n_2\
    );
\waddr[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => waddr(0),
      I1 => waddr(1),
      O => \waddr[1]_i_1__0_n_2\
    );
\waddr[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => waddr(2),
      I1 => waddr(0),
      I2 => waddr(1),
      O => \waddr[2]_i_1__0_n_2\
    );
\waddr[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => waddr(3),
      I1 => waddr(0),
      I2 => waddr(1),
      I3 => waddr(2),
      O => \waddr[3]_i_1__0_n_2\
    );
\waddr[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      O => \waddr[4]_i_1__0_n_2\
    );
\waddr[5]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(5),
      I1 => waddr(3),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(2),
      I5 => waddr(4),
      O => \waddr[5]_i_1__1_n_2\
    );
\waddr[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => waddr(6),
      I1 => waddr(4),
      I2 => waddr(2),
      I3 => \waddr[6]_i_2__0_n_2\,
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[6]_i_1__0_n_2\
    );
\waddr[6]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => waddr(1),
      I1 => waddr(0),
      O => \waddr[6]_i_2__0_n_2\
    );
\waddr[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => m_axi_ddr_RVALID,
      I1 => \^m_axi_ddr_rready\,
      O => push
    );
\waddr[7]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B8CC"
    )
        port map (
      I0 => \waddr[7]_i_3__0_n_2\,
      I1 => waddr(7),
      I2 => \waddr[7]_i_4__0_n_2\,
      I3 => waddr(6),
      O => \waddr[7]_i_2__0_n_2\
    );
\waddr[7]_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7FFFFFFFFFFFFFFF"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(0),
      I3 => waddr(1),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_3__0_n_2\
    );
\waddr[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => waddr(4),
      I1 => waddr(2),
      I2 => waddr(1),
      I3 => waddr(0),
      I4 => waddr(3),
      I5 => waddr(5),
      O => \waddr[7]_i_4__0_n_2\
    );
\waddr_reg[0]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[0]_i_1__0_n_2\,
      Q => waddr(0),
      R => \^sr\(0)
    );
\waddr_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[1]_i_1__0_n_2\,
      Q => waddr(1),
      R => \^sr\(0)
    );
\waddr_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[2]_i_1__0_n_2\,
      Q => waddr(2),
      R => \^sr\(0)
    );
\waddr_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[3]_i_1__0_n_2\,
      Q => waddr(3),
      R => \^sr\(0)
    );
\waddr_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[4]_i_1__0_n_2\,
      Q => waddr(4),
      R => \^sr\(0)
    );
\waddr_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[5]_i_1__1_n_2\,
      Q => waddr(5),
      R => \^sr\(0)
    );
\waddr_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[6]_i_1__0_n_2\,
      Q => waddr(6),
      R => \^sr\(0)
    );
\waddr_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => push,
      D => \waddr[7]_i_2__0_n_2\,
      Q => waddr(7),
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo is
  port (
    burst_valid : out STD_LOGIC;
    fifo_burst_ready : out STD_LOGIC;
    \bus_wide_gen.strb_buf_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_buf_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.strb_buf_reg[1]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[8]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_buf_reg[8]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.strb_buf_reg[2]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[23]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_buf_reg[16]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.strb_buf_reg[3]\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.data_buf_reg[24]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.first_pad\ : out STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[0]\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.awaddr_buf_reg[31]\ : out STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg\ : out STD_LOGIC;
    \bus_wide_gen.first_pad_reg\ : out STD_LOGIC;
    \bus_wide_gen.WLAST_Dummy_reg\ : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.pad_oh_reg_reg[3]\ : out STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[2]\ : out STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \dout_buf_reg[8]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_ddr_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    push : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_ddr_WREADY : in STD_LOGIC;
    \bus_wide_gen.WVALID_Dummy_reg_0\ : in STD_LOGIC;
    \bus_wide_gen.first_pad_reg_0\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[3]_0\ : in STD_LOGIC;
    data_valid : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]_0\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[1]_1\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[2]_0\ : in STD_LOGIC;
    \sect_end_buf_reg[0]\ : in STD_LOGIC;
    \sect_end_buf_reg[1]\ : in STD_LOGIC;
    \sect_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.loop_cnt_reg[5]\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sect_addr_buf_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ddr_WLAST : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[3]_1\ : in STD_LOGIC;
    \bus_wide_gen.pad_oh_reg_reg[2]_1\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo : entity is "copyMem_ddr_m_axi_fifo";
end design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo;

architecture STRUCTURE of design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo is
  signal \^e\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^burst_valid\ : STD_LOGIC;
  signal \bus_wide_gen.burst_pack\ : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal \bus_wide_gen.data_buf[23]_i_3_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_3_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_4_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_5__0_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_6_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_7_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_8_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[7]_i_3_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[7]_i_4_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[7]_i_5_n_2\ : STD_LOGIC;
  signal \^bus_wide_gen.data_buf_reg[0]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.data_buf_reg[16]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.data_buf_reg[23]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.data_buf_reg[24]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.data_buf_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.data_buf_reg[8]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.data_buf_reg[8]_0\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.first_pad\ : STD_LOGIC;
  signal \bus_wide_gen.head_pads\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \bus_wide_gen.len_cnt[7]_i_4_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_5_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_6_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg[3]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.tmp_burst_info\ : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal \^could_multi_bursts.awaddr_buf_reg[31]\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf[3]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awlen_buf[3]_i_4_n_2\ : STD_LOGIC;
  signal \^could_multi_bursts.awlen_buf_reg[0]\ : STD_LOGIC;
  signal data_vld_i_1_n_2 : STD_LOGIC;
  signal data_vld_i_2_n_2 : STD_LOGIC;
  signal data_vld_i_3_n_2 : STD_LOGIC;
  signal data_vld_i_4_n_2 : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \empty_n_i_1__2_n_2\ : STD_LOGIC;
  signal empty_n_i_2_n_2 : STD_LOGIC;
  signal empty_n_i_3_n_2 : STD_LOGIC;
  signal \^fifo_burst_ready\ : STD_LOGIC;
  signal \full_n_i_1__1_n_2\ : STD_LOGIC;
  signal \full_n_i_2__1_n_2\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[4][0]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_2\ : STD_LOGIC;
  signal p_0_in53_in : STD_LOGIC;
  signal \pout[0]_i_1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_2_n_2\ : STD_LOGIC;
  signal \pout[2]_i_3_n_2\ : STD_LOGIC;
  signal \pout[2]_i_4_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  signal \q_reg_n_2_[0]\ : STD_LOGIC;
  signal \q_reg_n_2_[1]\ : STD_LOGIC;
  signal \q_reg_n_2_[2]\ : STD_LOGIC;
  signal \q_reg_n_2_[3]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.WLAST_Dummy_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \bus_wide_gen.WVALID_Dummy_i_1\ : label is "soft_lutpair174";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_1\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_4\ : label is "soft_lutpair176";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_5__0\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[7]_i_1\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[7]_i_5\ : label is "soft_lutpair175";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_6\ : label is "soft_lutpair178";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[0]_i_1\ : label is "soft_lutpair181";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[1]_i_1\ : label is "soft_lutpair180";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[2]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of \could_multi_bursts.awlen_buf[3]_i_1\ : label is "soft_lutpair183";
  attribute SOFT_HLUTNM of data_vld_i_2 : label is "soft_lutpair179";
  attribute SOFT_HLUTNM of data_vld_i_4 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of empty_n_i_2 : label is "soft_lutpair177";
  attribute SOFT_HLUTNM of \full_n_i_2__1\ : label is "soft_lutpair179";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][10]_srl5_i_1\ : label is "soft_lutpair182";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][11]_srl5_i_1\ : label is "soft_lutpair182";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][8]_srl5_i_1\ : label is "soft_lutpair180";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][9]_srl5_i_1\ : label is "soft_lutpair181";
begin
  E(0) <= \^e\(0);
  burst_valid <= \^burst_valid\;
  \bus_wide_gen.data_buf_reg[0]\(0) <= \^bus_wide_gen.data_buf_reg[0]\(0);
  \bus_wide_gen.data_buf_reg[16]\(0) <= \^bus_wide_gen.data_buf_reg[16]\(0);
  \bus_wide_gen.data_buf_reg[23]\(0) <= \^bus_wide_gen.data_buf_reg[23]\(0);
  \bus_wide_gen.data_buf_reg[24]\(0) <= \^bus_wide_gen.data_buf_reg[24]\(0);
  \bus_wide_gen.data_buf_reg[31]\(0) <= \^bus_wide_gen.data_buf_reg[31]\(0);
  \bus_wide_gen.data_buf_reg[8]\(0) <= \^bus_wide_gen.data_buf_reg[8]\(0);
  \bus_wide_gen.data_buf_reg[8]_0\(0) <= \^bus_wide_gen.data_buf_reg[8]_0\(0);
  \bus_wide_gen.first_pad\ <= \^bus_wide_gen.first_pad\;
  \could_multi_bursts.awaddr_buf_reg[31]\ <= \^could_multi_bursts.awaddr_buf_reg[31]\;
  \could_multi_bursts.awlen_buf_reg[0]\ <= \^could_multi_bursts.awlen_buf_reg[0]\;
  fifo_burst_ready <= \^fifo_burst_ready\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
\bus_wide_gen.WLAST_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0808FB08"
    )
        port map (
      I0 => m_axi_ddr_WLAST,
      I1 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I2 => m_axi_ddr_WREADY,
      I3 => \^bus_wide_gen.first_pad\,
      I4 => \bus_wide_gen.data_buf[31]_i_3_n_2\,
      O => \bus_wide_gen.WLAST_Dummy_reg\
    );
\bus_wide_gen.WVALID_Dummy_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"F2"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I1 => m_axi_ddr_WREADY,
      I2 => \^bus_wide_gen.first_pad\,
      O => \bus_wide_gen.WVALID_Dummy_reg\
    );
\bus_wide_gen.data_buf[15]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000BBBBBBBBB"
    )
        port map (
      I0 => m_axi_ddr_WREADY,
      I1 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I2 => \bus_wide_gen.data_buf[31]_i_3_n_2\,
      I3 => \bus_wide_gen.burst_pack\(8),
      I4 => \bus_wide_gen.burst_pack\(9),
      I5 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      O => \^bus_wide_gen.data_buf_reg[8]_0\(0)
    );
\bus_wide_gen.data_buf[15]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000202020E0"
    )
        port map (
      I0 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      I1 => \bus_wide_gen.first_pad_reg_0\,
      I2 => data_valid,
      I3 => \bus_wide_gen.data_buf[31]_i_5__0_n_2\,
      I4 => \bus_wide_gen.burst_pack\(11),
      I5 => \bus_wide_gen.data_buf[31]_i_4_n_2\,
      O => \^bus_wide_gen.data_buf_reg[8]\(0)
    );
\bus_wide_gen.data_buf[23]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000B000BBBBB000B"
    )
        port map (
      I0 => m_axi_ddr_WREADY,
      I1 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I2 => \bus_wide_gen.burst_pack\(9),
      I3 => \bus_wide_gen.data_buf[31]_i_3_n_2\,
      I4 => \bus_wide_gen.burst_pack\(11),
      I5 => \bus_wide_gen.data_buf[31]_i_5__0_n_2\,
      O => \^bus_wide_gen.data_buf_reg[16]\(0)
    );
\bus_wide_gen.data_buf[23]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400040004005400"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[31]_i_4_n_2\,
      I1 => \bus_wide_gen.pad_oh_reg_reg[2]_1\,
      I2 => \bus_wide_gen.first_pad_reg_0\,
      I3 => data_valid,
      I4 => \bus_wide_gen.data_buf[23]_i_3_n_2\,
      I5 => \bus_wide_gen.head_pads\(0),
      O => \^bus_wide_gen.data_buf_reg[23]\(0)
    );
\bus_wide_gen.data_buf[23]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[31]_i_8_n_2\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => \^burst_valid\,
      I4 => \bus_wide_gen.burst_pack\(11),
      O => \bus_wide_gen.data_buf[23]_i_3_n_2\
    );
\bus_wide_gen.data_buf[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000B00BB"
    )
        port map (
      I0 => m_axi_ddr_WREADY,
      I1 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I2 => \bus_wide_gen.burst_pack\(8),
      I3 => \bus_wide_gen.data_buf[31]_i_3_n_2\,
      I4 => \bus_wide_gen.burst_pack\(9),
      O => \^bus_wide_gen.data_buf_reg[24]\(0)
    );
\bus_wide_gen.data_buf[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0400540004000400"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[31]_i_4_n_2\,
      I1 => \bus_wide_gen.pad_oh_reg_reg[3]_1\,
      I2 => \bus_wide_gen.first_pad_reg_0\,
      I3 => data_valid,
      I4 => \bus_wide_gen.data_buf[31]_i_5__0_n_2\,
      I5 => \bus_wide_gen.burst_pack\(11),
      O => \^bus_wide_gen.data_buf_reg[31]\(0)
    );
\bus_wide_gen.data_buf[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFF6"
    )
        port map (
      I0 => Q(0),
      I1 => \q_reg_n_2_[0]\,
      I2 => Q(4),
      I3 => Q(5),
      I4 => \bus_wide_gen.data_buf[31]_i_6_n_2\,
      I5 => \bus_wide_gen.data_buf[31]_i_7_n_2\,
      O => \bus_wide_gen.data_buf[31]_i_3_n_2\
    );
\bus_wide_gen.data_buf[31]_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I1 => m_axi_ddr_WREADY,
      O => \bus_wide_gen.data_buf[31]_i_4_n_2\
    );
\bus_wide_gen.data_buf[31]_i_5__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FEFFFFFF"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[31]_i_8_n_2\,
      I1 => Q(3),
      I2 => Q(2),
      I3 => \^burst_valid\,
      I4 => \bus_wide_gen.head_pads\(0),
      O => \bus_wide_gen.data_buf[31]_i_5__0_n_2\
    );
\bus_wide_gen.data_buf[31]_i_6\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6F6FFF6F"
    )
        port map (
      I0 => \q_reg_n_2_[3]\,
      I1 => Q(3),
      I2 => \^burst_valid\,
      I3 => Q(1),
      I4 => \q_reg_n_2_[1]\,
      O => \bus_wide_gen.data_buf[31]_i_6_n_2\
    );
\bus_wide_gen.data_buf[31]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFF66F6"
    )
        port map (
      I0 => \q_reg_n_2_[2]\,
      I1 => Q(2),
      I2 => \q_reg_n_2_[1]\,
      I3 => Q(1),
      I4 => Q(6),
      I5 => Q(7),
      O => \bus_wide_gen.data_buf[31]_i_7_n_2\
    );
\bus_wide_gen.data_buf[31]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(5),
      I1 => Q(4),
      I2 => Q(0),
      I3 => Q(1),
      I4 => Q(6),
      I5 => Q(7),
      O => \bus_wide_gen.data_buf[31]_i_8_n_2\
    );
\bus_wide_gen.data_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"45"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[7]_i_3_n_2\,
      I1 => m_axi_ddr_WREADY,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      O => \^bus_wide_gen.data_buf_reg[0]\(0)
    );
\bus_wide_gen.data_buf[7]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"0B"
    )
        port map (
      I0 => m_axi_ddr_WREADY,
      I1 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I2 => \bus_wide_gen.data_buf[7]_i_4_n_2\,
      O => \^e\(0)
    );
\bus_wide_gen.data_buf[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFF1F"
    )
        port map (
      I0 => \bus_wide_gen.head_pads\(0),
      I1 => \bus_wide_gen.burst_pack\(11),
      I2 => \^burst_valid\,
      I3 => Q(2),
      I4 => Q(3),
      I5 => \bus_wide_gen.data_buf[31]_i_8_n_2\,
      O => \bus_wide_gen.data_buf[7]_i_3_n_2\
    );
\bus_wide_gen.data_buf[7]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"777F777F777F7777"
    )
        port map (
      I0 => \bus_wide_gen.first_pad_reg_0\,
      I1 => data_valid,
      I2 => \bus_wide_gen.data_buf[31]_i_8_n_2\,
      I3 => \bus_wide_gen.data_buf[7]_i_5_n_2\,
      I4 => \bus_wide_gen.burst_pack\(11),
      I5 => \bus_wide_gen.head_pads\(0),
      O => \bus_wide_gen.data_buf[7]_i_4_n_2\
    );
\bus_wide_gen.data_buf[7]_i_5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"EF"
    )
        port map (
      I0 => Q(3),
      I1 => Q(2),
      I2 => \^burst_valid\,
      O => \bus_wide_gen.data_buf[7]_i_5_n_2\
    );
\bus_wide_gen.first_pad_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFFFFFA2000000"
    )
        port map (
      I0 => \^bus_wide_gen.first_pad\,
      I1 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I2 => m_axi_ddr_WREADY,
      I3 => \^burst_valid\,
      I4 => data_valid,
      I5 => \bus_wide_gen.first_pad_reg_0\,
      O => \bus_wide_gen.first_pad_reg\
    );
\bus_wide_gen.len_cnt[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"01000000FFFFFFFF"
    )
        port map (
      I0 => empty_n_i_2_n_2,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \^burst_valid\,
      I4 => \^bus_wide_gen.first_pad\,
      I5 => ap_rst_n,
      O => \bus_wide_gen.len_cnt_reg[0]\(0)
    );
\bus_wide_gen.len_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"332A33AA00000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_4_n_2\,
      I1 => \bus_wide_gen.len_cnt[7]_i_5_n_2\,
      I2 => \bus_wide_gen.burst_pack\(8),
      I3 => \bus_wide_gen.data_buf[31]_i_3_n_2\,
      I4 => \bus_wide_gen.burst_pack\(9),
      I5 => \bus_wide_gen.len_cnt[7]_i_6_n_2\,
      O => \^bus_wide_gen.first_pad\
    );
\bus_wide_gen.len_cnt[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"CC8BFF8B"
    )
        port map (
      I0 => p_0_in53_in,
      I1 => \bus_wide_gen.burst_pack\(8),
      I2 => \bus_wide_gen.data_buf[7]_i_4_n_2\,
      I3 => \bus_wide_gen.burst_pack\(9),
      I4 => \bus_wide_gen.pad_oh_reg[3]_i_2_n_2\,
      O => \bus_wide_gen.len_cnt[7]_i_4_n_2\
    );
\bus_wide_gen.len_cnt[7]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFF70000"
    )
        port map (
      I0 => \bus_wide_gen.burst_pack\(11),
      I1 => \bus_wide_gen.head_pads\(0),
      I2 => \bus_wide_gen.data_buf[7]_i_5_n_2\,
      I3 => \bus_wide_gen.data_buf[31]_i_8_n_2\,
      I4 => \bus_wide_gen.first_pad_reg_0\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[3]_0\,
      O => \bus_wide_gen.len_cnt[7]_i_5_n_2\
    );
\bus_wide_gen.len_cnt[7]_i_6\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8A"
    )
        port map (
      I0 => \^burst_valid\,
      I1 => m_axi_ddr_WREADY,
      I2 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      O => \bus_wide_gen.len_cnt[7]_i_6_n_2\
    );
\bus_wide_gen.pad_oh_reg[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFFFFFF51000000"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[7]_i_4_n_2\,
      I1 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I2 => m_axi_ddr_WREADY,
      I3 => \^burst_valid\,
      I4 => data_valid,
      I5 => \bus_wide_gen.pad_oh_reg_reg[1]_0\,
      O => \bus_wide_gen.pad_oh_reg_reg[1]\
    );
\bus_wide_gen.pad_oh_reg[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"AEFFFFFFA2000000"
    )
        port map (
      I0 => p_0_in53_in,
      I1 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I2 => m_axi_ddr_WREADY,
      I3 => \^burst_valid\,
      I4 => data_valid,
      I5 => \bus_wide_gen.pad_oh_reg_reg[2]_1\,
      O => \bus_wide_gen.pad_oh_reg_reg[2]\
    );
\bus_wide_gen.pad_oh_reg[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000000004FFFF"
    )
        port map (
      I0 => \bus_wide_gen.burst_pack\(11),
      I1 => \bus_wide_gen.head_pads\(0),
      I2 => \bus_wide_gen.data_buf[7]_i_5_n_2\,
      I3 => \bus_wide_gen.data_buf[31]_i_8_n_2\,
      I4 => \bus_wide_gen.first_pad_reg_0\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[1]_1\,
      O => p_0_in53_in
    );
\bus_wide_gen.pad_oh_reg[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DFFFFFF51000000"
    )
        port map (
      I0 => \bus_wide_gen.pad_oh_reg[3]_i_2_n_2\,
      I1 => \bus_wide_gen.WVALID_Dummy_reg_0\,
      I2 => m_axi_ddr_WREADY,
      I3 => \^burst_valid\,
      I4 => data_valid,
      I5 => \bus_wide_gen.pad_oh_reg_reg[3]_1\,
      O => \bus_wide_gen.pad_oh_reg_reg[3]\
    );
\bus_wide_gen.pad_oh_reg[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFB0000"
    )
        port map (
      I0 => \bus_wide_gen.head_pads\(0),
      I1 => \bus_wide_gen.burst_pack\(11),
      I2 => \bus_wide_gen.data_buf[7]_i_5_n_2\,
      I3 => \bus_wide_gen.data_buf[31]_i_8_n_2\,
      I4 => \bus_wide_gen.first_pad_reg_0\,
      I5 => \bus_wide_gen.pad_oh_reg_reg[2]_0\,
      O => \bus_wide_gen.pad_oh_reg[3]_i_2_n_2\
    );
\bus_wide_gen.strb_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \dout_buf_reg[8]\(0),
      I2 => \^e\(0),
      I3 => m_axi_ddr_WSTRB(0),
      I4 => \^bus_wide_gen.data_buf_reg[0]\(0),
      O => \bus_wide_gen.strb_buf_reg[0]\
    );
\bus_wide_gen.strb_buf[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \dout_buf_reg[8]\(0),
      I2 => \^bus_wide_gen.data_buf_reg[8]\(0),
      I3 => m_axi_ddr_WSTRB(1),
      I4 => \^bus_wide_gen.data_buf_reg[8]_0\(0),
      O => \bus_wide_gen.strb_buf_reg[1]\
    );
\bus_wide_gen.strb_buf[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \dout_buf_reg[8]\(0),
      I2 => \^bus_wide_gen.data_buf_reg[23]\(0),
      I3 => m_axi_ddr_WSTRB(2),
      I4 => \^bus_wide_gen.data_buf_reg[16]\(0),
      O => \bus_wide_gen.strb_buf_reg[2]\
    );
\bus_wide_gen.strb_buf[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00008A80"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \dout_buf_reg[8]\(0),
      I2 => \^bus_wide_gen.data_buf_reg[31]\(0),
      I3 => m_axi_ddr_WSTRB(3),
      I4 => \^bus_wide_gen.data_buf_reg[24]\(0),
      O => \bus_wide_gen.strb_buf_reg[3]\
    );
\could_multi_bursts.awaddr_buf[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I3 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I5 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      O => \^could_multi_bursts.awaddr_buf_reg[31]\
    );
\could_multi_bursts.awlen_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(0),
      I1 => \^could_multi_bursts.awlen_buf_reg[0]\,
      O => \^in\(0)
    );
\could_multi_bursts.awlen_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(1),
      I1 => \^could_multi_bursts.awlen_buf_reg[0]\,
      O => \^in\(1)
    );
\could_multi_bursts.awlen_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(2),
      I1 => \^could_multi_bursts.awlen_buf_reg[0]\,
      O => \^in\(2)
    );
\could_multi_bursts.awlen_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(3),
      I1 => \^could_multi_bursts.awlen_buf_reg[0]\,
      O => \^in\(3)
    );
\could_multi_bursts.awlen_buf[3]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \could_multi_bursts.awlen_buf[3]_i_3_n_2\,
      I1 => \could_multi_bursts.awlen_buf[3]_i_4_n_2\,
      O => \^could_multi_bursts.awlen_buf_reg[0]\
    );
\could_multi_bursts.awlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(7),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(4),
      I3 => \sect_len_buf_reg[9]\(8),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(5),
      I5 => \sect_len_buf_reg[9]\(9),
      O => \could_multi_bursts.awlen_buf[3]_i_3_n_2\
    );
\could_multi_bursts.awlen_buf[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]\(4),
      I1 => \could_multi_bursts.loop_cnt_reg[5]\(0),
      I2 => \could_multi_bursts.loop_cnt_reg[5]\(1),
      I3 => \sect_len_buf_reg[9]\(5),
      I4 => \could_multi_bursts.loop_cnt_reg[5]\(2),
      I5 => \sect_len_buf_reg[9]\(6),
      O => \could_multi_bursts.awlen_buf[3]_i_4_n_2\
    );
data_vld_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FAFABABABAFABABA"
    )
        port map (
      I0 => push,
      I1 => data_vld_i_2_n_2,
      I2 => data_vld_reg_n_2,
      I3 => \^bus_wide_gen.first_pad\,
      I4 => \^burst_valid\,
      I5 => data_vld_i_3_n_2,
      O => data_vld_i_1_n_2
    );
data_vld_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"01"
    )
        port map (
      I0 => \pout_reg_n_2_[1]\,
      I1 => \pout_reg_n_2_[0]\,
      I2 => \pout_reg_n_2_[2]\,
      O => data_vld_i_2_n_2
    );
data_vld_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFFFFFFFFE"
    )
        port map (
      I0 => Q(7),
      I1 => Q(6),
      I2 => empty_n_i_3_n_2,
      I3 => data_vld_i_4_n_2,
      I4 => \q_reg_n_2_[3]\,
      I5 => Q(3),
      O => data_vld_i_3_n_2
    );
data_vld_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => Q(4),
      I1 => Q(5),
      O => data_vld_i_4_n_2
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => data_vld_i_1_n_2,
      Q => data_vld_reg_n_2,
      R => SR(0)
    );
\empty_n_i_1__2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"3333333B"
    )
        port map (
      I0 => \^bus_wide_gen.first_pad\,
      I1 => \^burst_valid\,
      I2 => Q(7),
      I3 => Q(6),
      I4 => empty_n_i_2_n_2,
      O => \empty_n_i_1__2_n_2\
    );
empty_n_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFF6"
    )
        port map (
      I0 => Q(3),
      I1 => \q_reg_n_2_[3]\,
      I2 => Q(4),
      I3 => Q(5),
      I4 => empty_n_i_3_n_2,
      O => empty_n_i_2_n_2
    );
empty_n_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \q_reg_n_2_[0]\,
      I1 => Q(0),
      I2 => Q(1),
      I3 => \q_reg_n_2_[1]\,
      I4 => Q(2),
      I5 => \q_reg_n_2_[2]\,
      O => empty_n_i_3_n_2
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_2\,
      D => data_vld_reg_n_2,
      Q => \^burst_valid\,
      R => SR(0)
    );
\full_n_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFDDFFDDDDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fifo_burst_ready\,
      I2 => \full_n_i_2__1_n_2\,
      I3 => \pout[2]_i_2_n_2\,
      I4 => push,
      I5 => data_vld_reg_n_2,
      O => \full_n_i_1__1_n_2\
    );
\full_n_i_2__1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      O => \full_n_i_2__1_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__1_n_2\,
      Q => \^fifo_burst_ready\,
      R => '0'
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_2\
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(10),
      Q => \mem_reg[4][10]_srl5_n_2\
    );
\mem_reg[4][10]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]\(0),
      I1 => \^could_multi_bursts.awaddr_buf_reg[31]\,
      O => \bus_wide_gen.tmp_burst_info\(10)
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(11),
      Q => \mem_reg[4][11]_srl5_n_2\
    );
\mem_reg[4][11]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]\(1),
      I1 => \^could_multi_bursts.awaddr_buf_reg[31]\,
      O => \bus_wide_gen.tmp_burst_info\(11)
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_2\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_2\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_2\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(8),
      Q => \mem_reg[4][8]_srl5_n_2\
    );
\mem_reg[4][8]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_end_buf_reg[0]\,
      I1 => \^could_multi_bursts.awlen_buf_reg[0]\,
      O => \bus_wide_gen.tmp_burst_info\(8)
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(9),
      Q => \mem_reg[4][9]_srl5_n_2\
    );
\mem_reg[4][9]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \sect_end_buf_reg[1]\,
      I1 => \^could_multi_bursts.awlen_buf_reg[0]\,
      O => \bus_wide_gen.tmp_burst_info\(9)
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777BBBB88884440"
    )
        port map (
      I0 => \pout[2]_i_2_n_2\,
      I1 => data_vld_reg_n_2,
      I2 => \pout_reg_n_2_[1]\,
      I3 => \pout_reg_n_2_[2]\,
      I4 => push,
      I5 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA0FF00FA04FF00"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_2_[2]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[1]\,
      I4 => data_vld_reg_n_2,
      I5 => \pout[2]_i_2_n_2\,
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCCCCCCCCC8CCCC"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_2_[2]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[1]\,
      I4 => data_vld_reg_n_2,
      I5 => \pout[2]_i_2_n_2\,
      O => \pout[2]_i_1_n_2\
    );
\pout[2]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF00FF00FE00FF00"
    )
        port map (
      I0 => empty_n_i_2_n_2,
      I1 => Q(6),
      I2 => Q(7),
      I3 => \^burst_valid\,
      I4 => \pout[2]_i_3_n_2\,
      I5 => \pout[2]_i_4_n_2\,
      O => \pout[2]_i_2_n_2\
    );
\pout[2]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFBABFFAFABABF"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[31]_i_3_n_2\,
      I1 => \bus_wide_gen.pad_oh_reg[3]_i_2_n_2\,
      I2 => \bus_wide_gen.burst_pack\(9),
      I3 => \bus_wide_gen.data_buf[7]_i_4_n_2\,
      I4 => \bus_wide_gen.burst_pack\(8),
      I5 => p_0_in53_in,
      O => \pout[2]_i_3_n_2\
    );
\pout[2]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFBFFBBBBBBBBBB"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[31]_i_4_n_2\,
      I1 => \^burst_valid\,
      I2 => \bus_wide_gen.burst_pack\(9),
      I3 => \bus_wide_gen.data_buf[31]_i_3_n_2\,
      I4 => \bus_wide_gen.burst_pack\(8),
      I5 => \bus_wide_gen.len_cnt[7]_i_5_n_2\,
      O => \pout[2]_i_4_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_2\,
      D => \mem_reg[4][0]_srl5_n_2\,
      Q => \q_reg_n_2_[0]\,
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_2\,
      D => \mem_reg[4][10]_srl5_n_2\,
      Q => \bus_wide_gen.head_pads\(0),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_2\,
      D => \mem_reg[4][11]_srl5_n_2\,
      Q => \bus_wide_gen.burst_pack\(11),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_2\,
      D => \mem_reg[4][1]_srl5_n_2\,
      Q => \q_reg_n_2_[1]\,
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_2\,
      D => \mem_reg[4][2]_srl5_n_2\,
      Q => \q_reg_n_2_[2]\,
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_2\,
      D => \mem_reg[4][3]_srl5_n_2\,
      Q => \q_reg_n_2_[3]\,
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_2\,
      D => \mem_reg[4][8]_srl5_n_2\,
      Q => \bus_wide_gen.burst_pack\(8),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \empty_n_i_1__2_n_2\,
      D => \mem_reg[4][9]_srl5_n_2\,
      Q => \bus_wide_gen.burst_pack\(9),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo_0 is
  port (
    \could_multi_bursts.ARVALID_Dummy_reg\ : out STD_LOGIC;
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    \pout_reg[2]_0\ : out STD_LOGIC;
    \bus_wide_gen.last_split\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[24]\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    rdata_valid_t : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[0]\ : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_end_buf_reg[1]\ : out STD_LOGIC;
    \sect_addr_buf_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.loop_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.araddr_buf_reg[31]\ : out STD_LOGIC;
    \sect_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg : out STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[0]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_addr_buf_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[3]\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 7 downto 0 );
    \sect_len_buf_reg[0]\ : out STD_LOGIC;
    \sect_len_buf_reg[1]\ : out STD_LOGIC;
    \sect_len_buf_reg[2]\ : out STD_LOGIC;
    \sect_len_buf_reg[3]_0\ : out STD_LOGIC;
    \sect_len_buf_reg[4]\ : out STD_LOGIC;
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    \sect_len_buf_reg[6]\ : out STD_LOGIC;
    \sect_len_buf_reg[7]\ : out STD_LOGIC;
    \sect_len_buf_reg[8]\ : out STD_LOGIC;
    \sect_len_buf_reg[9]\ : out STD_LOGIC;
    \in\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \bus_wide_gen.data_buf_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.split_cnt_buf_reg[1]\ : out STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]\ : out STD_LOGIC;
    \sect_end_buf_reg[1]_0\ : out STD_LOGIC;
    \sect_end_buf_reg[0]\ : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    invalid_len_event_reg2 : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_ddr_ARREADY : in STD_LOGIC;
    m_axi_ddr_ARVALID : in STD_LOGIC;
    \dout_buf_reg[34]\ : in STD_LOGIC_VECTOR ( 8 downto 0 );
    beat_valid : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    data_vld_reg_0 : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg_0\ : in STD_LOGIC;
    rdata_ack_t : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[6]\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[0]_0\ : in STD_LOGIC;
    \bus_wide_gen.split_cnt_buf_reg[1]_0\ : in STD_LOGIC;
    \bus_wide_gen.len_cnt_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 );
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg_0 : in STD_LOGIC;
    fifo_rreq_valid : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    fifo_rctl_ready : in STD_LOGIC;
    \sect_len_buf_reg[9]_0\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \could_multi_bursts.loop_cnt_reg[5]_0\ : in STD_LOGIC_VECTOR ( 5 downto 0 );
    \sect_addr_buf_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    fifo_rreq_valid_buf_reg : in STD_LOGIC;
    invalid_len_event : in STD_LOGIC;
    \start_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \start_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \end_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \beat_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_end_buf_reg[1]_1\ : in STD_LOGIC;
    \sect_end_buf_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo_0 : entity is "copyMem_ddr_m_axi_fifo";
end design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo_0;

architecture STRUCTURE of design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo_0 is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal burst_valid : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_3__0_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_6__0_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf[31]_i_8__0_n_2\ : STD_LOGIC;
  signal \^bus_wide_gen.data_buf_reg[24]\ : STD_LOGIC;
  signal \^bus_wide_gen.data_buf_reg[31]\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^bus_wide_gen.last_split\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_4__0_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_6__0_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_8_n_2\ : STD_LOGIC;
  signal \^bus_wide_gen.len_cnt_reg[0]\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf[1]_i_2_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf[1]_i_3_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.tail_split\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \bus_wide_gen.tmp_burst_info\ : STD_LOGIC_VECTOR ( 11 downto 8 );
  signal \^could_multi_bursts.araddr_buf_reg[31]\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.arlen_buf[3]_i_3_n_2\ : STD_LOGIC;
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \data_vld_i_1__3_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \empty_n_i_2__1_n_2\ : STD_LOGIC;
  signal \empty_n_i_3__1_n_2\ : STD_LOGIC;
  signal empty_n_i_4_n_2 : STD_LOGIC;
  signal empty_n_i_5_n_2 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal \full_n_i_1__6_n_2\ : STD_LOGIC;
  signal \full_n_i_2__5_n_2\ : STD_LOGIC;
  signal \^in\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \mem_reg[4][0]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_2\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[2]_i_2__1_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  signal \q_reg_n_2_[0]\ : STD_LOGIC;
  signal \q_reg_n_2_[1]\ : STD_LOGIC;
  signal \q_reg_n_2_[2]\ : STD_LOGIC;
  signal \q_reg_n_2_[3]\ : STD_LOGIC;
  signal \^rdata_valid_t\ : STD_LOGIC;
  signal \^sect_end_buf_reg[1]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.data_buf[31]_i_3__0\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \bus_wide_gen.split_cnt_buf[1]_i_4\ : label is "soft_lutpair98";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[0]_i_1\ : label is "soft_lutpair105";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[1]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[2]_i_1\ : label is "soft_lutpair104";
  attribute SOFT_HLUTNM of \could_multi_bursts.arlen_buf[3]_i_1\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1__0\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of empty_n_i_1 : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \empty_n_i_2__3\ : label is "soft_lutpair96";
  attribute SOFT_HLUTNM of \invalid_len_event_reg2_i_1__0\ : label is "soft_lutpair97";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][10]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][10]_srl5_i_1__0\ : label is "soft_lutpair106";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][11]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][11]_srl5_i_1__0\ : label is "soft_lutpair106";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][8]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][8]_srl5_i_1__0\ : label is "soft_lutpair105";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/bus_wide_gen.fifo_burst/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \mem_reg[4][9]_srl5_i_1__0\ : label is "soft_lutpair102";
  attribute SOFT_HLUTNM of rreq_handling_i_1 : label is "soft_lutpair97";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1__0\ : label is "soft_lutpair103";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1\ : label is "soft_lutpair100";
  attribute SOFT_HLUTNM of \sect_end_buf[0]_i_1__0\ : label is "soft_lutpair101";
  attribute SOFT_HLUTNM of \sect_end_buf[1]_i_1__0\ : label is "soft_lutpair99";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1__0\ : label is "soft_lutpair99";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
  \bus_wide_gen.data_buf_reg[24]\ <= \^bus_wide_gen.data_buf_reg[24]\;
  \bus_wide_gen.data_buf_reg[31]\(0) <= \^bus_wide_gen.data_buf_reg[31]\(0);
  \bus_wide_gen.last_split\ <= \^bus_wide_gen.last_split\;
  \bus_wide_gen.len_cnt_reg[0]\ <= \^bus_wide_gen.len_cnt_reg[0]\;
  \could_multi_bursts.araddr_buf_reg[31]\ <= \^could_multi_bursts.araddr_buf_reg[31]\;
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  \in\(3 downto 0) <= \^in\(3 downto 0);
  rdata_valid_t <= \^rdata_valid_t\;
  \sect_end_buf_reg[1]\ <= \^sect_end_buf_reg[1]\;
\bus_wide_gen.data_buf[24]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => beat_valid,
      I1 => \^rdata_valid_t\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^bus_wide_gen.data_buf_reg[24]\,
      I5 => \dout_buf_reg[34]\(0),
      O => D(0)
    );
\bus_wide_gen.data_buf[25]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => beat_valid,
      I1 => \^rdata_valid_t\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^bus_wide_gen.data_buf_reg[24]\,
      I5 => \dout_buf_reg[34]\(1),
      O => D(1)
    );
\bus_wide_gen.data_buf[26]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => beat_valid,
      I1 => \^rdata_valid_t\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^bus_wide_gen.data_buf_reg[24]\,
      I5 => \dout_buf_reg[34]\(2),
      O => D(2)
    );
\bus_wide_gen.data_buf[27]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => beat_valid,
      I1 => \^rdata_valid_t\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^bus_wide_gen.data_buf_reg[24]\,
      I5 => \dout_buf_reg[34]\(3),
      O => D(3)
    );
\bus_wide_gen.data_buf[28]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => beat_valid,
      I1 => \^rdata_valid_t\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^bus_wide_gen.data_buf_reg[24]\,
      I5 => \dout_buf_reg[34]\(4),
      O => D(4)
    );
\bus_wide_gen.data_buf[29]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => beat_valid,
      I1 => \^rdata_valid_t\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^bus_wide_gen.data_buf_reg[24]\,
      I5 => \dout_buf_reg[34]\(5),
      O => D(5)
    );
\bus_wide_gen.data_buf[30]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => beat_valid,
      I1 => \^rdata_valid_t\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^bus_wide_gen.data_buf_reg[24]\,
      I5 => \dout_buf_reg[34]\(6),
      O => D(6)
    );
\bus_wide_gen.data_buf[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFE0000FFFEFFFE"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I2 => \bus_wide_gen.data_buf[31]_i_3__0_n_2\,
      I3 => beat_valid,
      I4 => rdata_ack_t,
      I5 => \bus_wide_gen.rdata_valid_t_reg_0\,
      O => \^bus_wide_gen.data_buf_reg[31]\(0)
    );
\bus_wide_gen.data_buf[31]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000F888800000000"
    )
        port map (
      I0 => beat_valid,
      I1 => \^rdata_valid_t\,
      I2 => \^q\(1),
      I3 => \^q\(0),
      I4 => \^bus_wide_gen.data_buf_reg[24]\,
      I5 => \dout_buf_reg[34]\(7),
      O => D(7)
    );
\bus_wide_gen.data_buf[31]_i_3__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"00000002"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[31]_i_6__0_n_2\,
      I1 => \bus_wide_gen.len_cnt_reg[7]\(2),
      I2 => \bus_wide_gen.len_cnt_reg[7]\(3),
      I3 => \bus_wide_gen.len_cnt_reg[7]\(0),
      I4 => \bus_wide_gen.len_cnt_reg[7]\(1),
      O => \bus_wide_gen.data_buf[31]_i_3__0_n_2\
    );
\bus_wide_gen.data_buf[31]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4000100004005555"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => \bus_wide_gen.data_buf[31]_i_3__0_n_2\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I5 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      O => \^rdata_valid_t\
    );
\bus_wide_gen.data_buf[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004000000040"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[6]\,
      I1 => burst_valid,
      I2 => beat_valid,
      I3 => \bus_wide_gen.data_buf[31]_i_8__0_n_2\,
      I4 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I5 => rdata_ack_t,
      O => \^bus_wide_gen.data_buf_reg[24]\
    );
\bus_wide_gen.data_buf[31]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0001000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]\(6),
      I1 => \bus_wide_gen.len_cnt_reg[7]\(5),
      I2 => \bus_wide_gen.len_cnt_reg[7]\(4),
      I3 => \bus_wide_gen.len_cnt_reg[7]\(7),
      I4 => burst_valid,
      I5 => beat_valid,
      O => \bus_wide_gen.data_buf[31]_i_6__0_n_2\
    );
\bus_wide_gen.data_buf[31]_i_8__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"78DC7BDE"
    )
        port map (
      I0 => \^q\(1),
      I1 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I2 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I3 => \^q\(0),
      I4 => \bus_wide_gen.data_buf[31]_i_3__0_n_2\,
      O => \bus_wide_gen.data_buf[31]_i_8__0_n_2\
    );
\bus_wide_gen.len_cnt[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt[7]_i_4__0_n_2\,
      I1 => ap_rst_n,
      O => \bus_wide_gen.len_cnt_reg[0]_0\(0)
    );
\bus_wide_gen.len_cnt[7]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0041410000440044"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => \bus_wide_gen.split_cnt_buf[1]_i_2_n_2\,
      I2 => \bus_wide_gen.tail_split\(1),
      I3 => \bus_wide_gen.split_cnt_buf[1]_i_3_n_2\,
      I4 => \bus_wide_gen.tail_split\(0),
      I5 => \bus_wide_gen.len_cnt[7]_i_6__0_n_2\,
      O => \^bus_wide_gen.last_split\
    );
\bus_wide_gen.len_cnt[7]_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0080008000000080"
    )
        port map (
      I0 => burst_valid,
      I1 => beat_valid,
      I2 => \empty_n_i_3__1_n_2\,
      I3 => \empty_n_i_2__1_n_2\,
      I4 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I5 => rdata_ack_t,
      O => \bus_wide_gen.len_cnt[7]_i_4__0_n_2\
    );
\bus_wide_gen.len_cnt[7]_i_6__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"2002000000002002"
    )
        port map (
      I0 => \bus_wide_gen.data_buf[31]_i_6__0_n_2\,
      I1 => \bus_wide_gen.len_cnt[7]_i_8_n_2\,
      I2 => \q_reg_n_2_[2]\,
      I3 => \bus_wide_gen.len_cnt_reg[7]\(2),
      I4 => \q_reg_n_2_[0]\,
      I5 => \bus_wide_gen.len_cnt_reg[7]\(0),
      O => \bus_wide_gen.len_cnt[7]_i_6__0_n_2\
    );
\bus_wide_gen.len_cnt[7]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6FF6"
    )
        port map (
      I0 => \q_reg_n_2_[3]\,
      I1 => \bus_wide_gen.len_cnt_reg[7]\(3),
      I2 => \q_reg_n_2_[1]\,
      I3 => \bus_wide_gen.len_cnt_reg[7]\(1),
      O => \bus_wide_gen.len_cnt[7]_i_8_n_2\
    );
\bus_wide_gen.split_cnt_buf[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0000E200"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => \^bus_wide_gen.data_buf_reg[31]\(0),
      I2 => \bus_wide_gen.split_cnt_buf[1]_i_3_n_2\,
      I3 => ap_rst_n,
      I4 => \^bus_wide_gen.last_split\,
      O => \bus_wide_gen.split_cnt_buf_reg[0]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"00000000E22E0000"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I1 => \^bus_wide_gen.data_buf_reg[31]\(0),
      I2 => \bus_wide_gen.split_cnt_buf[1]_i_2_n_2\,
      I3 => \bus_wide_gen.split_cnt_buf[1]_i_3_n_2\,
      I4 => ap_rst_n,
      I5 => \^bus_wide_gen.last_split\,
      O => \bus_wide_gen.split_cnt_buf_reg[1]\
    );
\bus_wide_gen.split_cnt_buf[1]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF0020"
    )
        port map (
      I0 => \^q\(1),
      I1 => \^bus_wide_gen.len_cnt_reg[0]\,
      I2 => \bus_wide_gen.data_buf[31]_i_6__0_n_2\,
      I3 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I4 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      O => \bus_wide_gen.split_cnt_buf[1]_i_2_n_2\
    );
\bus_wide_gen.split_cnt_buf[1]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55554555"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf_reg[0]_0\,
      I1 => \bus_wide_gen.split_cnt_buf_reg[1]_0\,
      I2 => \^q\(0),
      I3 => \bus_wide_gen.data_buf[31]_i_6__0_n_2\,
      I4 => \^bus_wide_gen.len_cnt_reg[0]\,
      O => \bus_wide_gen.split_cnt_buf[1]_i_3_n_2\
    );
\bus_wide_gen.split_cnt_buf[1]_i_4\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]\(1),
      I1 => \bus_wide_gen.len_cnt_reg[7]\(0),
      I2 => \bus_wide_gen.len_cnt_reg[7]\(3),
      I3 => \bus_wide_gen.len_cnt_reg[7]\(2),
      O => \^bus_wide_gen.len_cnt_reg[0]\
    );
\could_multi_bursts.ARVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"440C4400"
    )
        port map (
      I0 => invalid_len_event_reg2,
      I1 => ap_rst_n,
      I2 => m_axi_ddr_ARREADY,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => m_axi_ddr_ARVALID,
      O => \could_multi_bursts.ARVALID_Dummy_reg\
    );
\could_multi_bursts.araddr_buf[31]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"B0000000"
    )
        port map (
      I0 => m_axi_ddr_ARREADY,
      I1 => m_axi_ddr_ARVALID,
      I2 => fifo_burst_ready,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => fifo_rctl_ready,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.araddr_buf[31]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000001"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg[5]_0\(1),
      I1 => \could_multi_bursts.loop_cnt_reg[5]_0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg[5]_0\(2),
      I3 => \could_multi_bursts.loop_cnt_reg[5]_0\(3),
      I4 => \could_multi_bursts.loop_cnt_reg[5]_0\(4),
      I5 => \could_multi_bursts.loop_cnt_reg[5]_0\(5),
      O => \^could_multi_bursts.araddr_buf_reg[31]\
    );
\could_multi_bursts.arlen_buf[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I2 => \sect_len_buf_reg[9]_0\(0),
      O => \^in\(0)
    );
\could_multi_bursts.arlen_buf[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I2 => \sect_len_buf_reg[9]_0\(1),
      O => \^in\(1)
    );
\could_multi_bursts.arlen_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I2 => \sect_len_buf_reg[9]_0\(2),
      O => \^in\(2)
    );
\could_multi_bursts.arlen_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I2 => \sect_len_buf_reg[9]_0\(3),
      O => \^in\(3)
    );
\could_multi_bursts.arlen_buf[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]_0\(7),
      I1 => \could_multi_bursts.loop_cnt_reg[5]_0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg[5]_0\(4),
      I3 => \sect_len_buf_reg[9]_0\(8),
      I4 => \could_multi_bursts.loop_cnt_reg[5]_0\(5),
      I5 => \sect_len_buf_reg[9]_0\(9),
      O => \could_multi_bursts.arlen_buf[3]_i_2_n_2\
    );
\could_multi_bursts.arlen_buf[3]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \sect_len_buf_reg[9]_0\(4),
      I1 => \could_multi_bursts.loop_cnt_reg[5]_0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg[5]_0\(1),
      I3 => \sect_len_buf_reg[9]_0\(5),
      I4 => \could_multi_bursts.loop_cnt_reg[5]_0\(2),
      I5 => \sect_len_buf_reg[9]_0\(6),
      O => \could_multi_bursts.arlen_buf[3]_i_3_n_2\
    );
\could_multi_bursts.loop_cnt[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^sect_end_buf_reg[1]\,
      O => \could_multi_bursts.loop_cnt_reg[5]\(0)
    );
\could_multi_bursts.sect_handling_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFE0FFF0"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => rreq_handling_reg_0,
      I4 => \^could_multi_bursts.next_loop\,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[2]\,
      I4 => \pout[2]_i_2__1_n_2\,
      I5 => data_vld_reg_n_2,
      O => \data_vld_i_1__3_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__3_n_2\,
      Q => data_vld_reg_n_2,
      R => SR(0)
    );
empty_n_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"4FFF"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => CO(0),
      I2 => rreq_handling_reg_0,
      I3 => fifo_rreq_valid,
      O => E(0)
    );
\empty_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0B000000FFFFFFFF"
    )
        port map (
      I0 => rdata_ack_t,
      I1 => \bus_wide_gen.rdata_valid_t_reg_0\,
      I2 => \empty_n_i_2__1_n_2\,
      I3 => \empty_n_i_3__1_n_2\,
      I4 => beat_valid,
      I5 => burst_valid,
      O => pop0
    );
\empty_n_i_2__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"F66F"
    )
        port map (
      I0 => \bus_wide_gen.split_cnt_buf[1]_i_2_n_2\,
      I1 => \bus_wide_gen.tail_split\(1),
      I2 => \bus_wide_gen.split_cnt_buf[1]_i_3_n_2\,
      I3 => \bus_wide_gen.tail_split\(0),
      O => \empty_n_i_2__1_n_2\
    );
\empty_n_i_2__3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EF00FFFF"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => rreq_handling_reg_0,
      O => \^sect_end_buf_reg[1]\
    );
\empty_n_i_3__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000001000001"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]\(7),
      I1 => \bus_wide_gen.len_cnt_reg[7]\(6),
      I2 => empty_n_i_4_n_2,
      I3 => \q_reg_n_2_[3]\,
      I4 => \bus_wide_gen.len_cnt_reg[7]\(3),
      I5 => empty_n_i_5_n_2,
      O => \empty_n_i_3__1_n_2\
    );
empty_n_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6FF6FFFFFFFF6FF6"
    )
        port map (
      I0 => \q_reg_n_2_[0]\,
      I1 => \bus_wide_gen.len_cnt_reg[7]\(0),
      I2 => \bus_wide_gen.len_cnt_reg[7]\(1),
      I3 => \q_reg_n_2_[1]\,
      I4 => \bus_wide_gen.len_cnt_reg[7]\(2),
      I5 => \q_reg_n_2_[2]\,
      O => empty_n_i_4_n_2
    );
empty_n_i_5: unisim.vcomponents.LUT2
    generic map(
      INIT => X"E"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg[7]\(4),
      I1 => \bus_wide_gen.len_cnt_reg[7]\(5),
      O => empty_n_i_5_n_2
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => data_vld_reg_n_2,
      Q => burst_valid,
      R => SR(0)
    );
\full_n_i_1__6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FF5DFFDDFFDDFFDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => fifo_burst_ready,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \pout[2]_i_2__1_n_2\,
      I4 => data_vld_reg_n_2,
      I5 => \full_n_i_2__5_n_2\,
      O => \full_n_i_1__6_n_2\
    );
\full_n_i_2__5\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \pout_reg_n_2_[1]\,
      I1 => \pout_reg_n_2_[0]\,
      I2 => \pout_reg_n_2_[2]\,
      O => \full_n_i_2__5_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__6_n_2\,
      Q => fifo_burst_ready,
      R => '0'
    );
\invalid_len_event_reg2_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      O => \sect_addr_buf_reg[31]\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \^in\(0),
      Q => \mem_reg[4][0]_srl5_n_2\
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(10),
      Q => \mem_reg[4][10]_srl5_n_2\
    );
\mem_reg[4][10]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]\(0),
      I1 => \^could_multi_bursts.araddr_buf_reg[31]\,
      O => \bus_wide_gen.tmp_burst_info\(10)
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(11),
      Q => \mem_reg[4][11]_srl5_n_2\
    );
\mem_reg[4][11]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \sect_addr_buf_reg[1]\(1),
      I1 => \^could_multi_bursts.araddr_buf_reg[31]\,
      O => \bus_wide_gen.tmp_burst_info\(11)
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \^in\(1),
      Q => \mem_reg[4][1]_srl5_n_2\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \^in\(2),
      Q => \mem_reg[4][2]_srl5_n_2\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \^in\(3),
      Q => \mem_reg[4][3]_srl5_n_2\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(8),
      Q => \mem_reg[4][8]_srl5_n_2\
    );
\mem_reg[4][8]_srl5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I2 => \sect_end_buf_reg[0]_0\,
      O => \bus_wide_gen.tmp_burst_info\(8)
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \bus_wide_gen.tmp_burst_info\(9),
      Q => \mem_reg[4][9]_srl5_n_2\
    );
\mem_reg[4][9]_srl5_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \could_multi_bursts.arlen_buf[3]_i_2_n_2\,
      I1 => \could_multi_bursts.arlen_buf[3]_i_3_n_2\,
      I2 => \sect_end_buf_reg[1]_1\,
      O => \bus_wide_gen.tmp_burst_info\(9)
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"F00FF0FF0EF00E00"
    )
        port map (
      I0 => \pout_reg_n_2_[1]\,
      I1 => \pout_reg_n_2_[2]\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \pout[2]_i_2__1_n_2\,
      I4 => data_vld_reg_n_2,
      I5 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1__0_n_2\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFF3F320200C00"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => \pout[2]_i_2__1_n_2\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \pout_reg_n_2_[2]\,
      I4 => \pout_reg_n_2_[0]\,
      I5 => \pout_reg_n_2_[1]\,
      O => \pout[1]_i_1__0_n_2\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20FF00FF00F300"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => \pout[2]_i_2__1_n_2\,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \pout_reg_n_2_[2]\,
      I4 => \pout_reg_n_2_[0]\,
      I5 => \pout_reg_n_2_[1]\,
      O => \pout[2]_i_1__0_n_2\
    );
\pout[2]_i_2__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"222222222222A222"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => burst_valid,
      I2 => beat_valid,
      I3 => \empty_n_i_3__1_n_2\,
      I4 => \empty_n_i_2__1_n_2\,
      I5 => \bus_wide_gen.rdata_valid_t_reg\,
      O => \pout[2]_i_2__1_n_2\
    );
\pout[3]_i_5__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7F00000000000000"
    )
        port map (
      I0 => \^bus_wide_gen.last_split\,
      I1 => \dout_buf_reg[34]\(8),
      I2 => beat_valid,
      I3 => empty_n_reg_0,
      I4 => \^could_multi_bursts.next_loop\,
      I5 => data_vld_reg_0,
      O => \pout_reg[2]_0\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__0_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1__0_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1__0_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][0]_srl5_n_2\,
      Q => \q_reg_n_2_[0]\,
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][10]_srl5_n_2\,
      Q => \^q\(0),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][11]_srl5_n_2\,
      Q => \^q\(1),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][1]_srl5_n_2\,
      Q => \q_reg_n_2_[1]\,
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][2]_srl5_n_2\,
      Q => \q_reg_n_2_[2]\,
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][3]_srl5_n_2\,
      Q => \q_reg_n_2_[3]\,
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][8]_srl5_n_2\,
      Q => \bus_wide_gen.tail_split\(0),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[4][9]_srl5_n_2\,
      Q => \bus_wide_gen.tail_split\(1),
      R => SR(0)
    );
rreq_handling_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAE0CAE"
    )
        port map (
      I0 => rreq_handling_reg_0,
      I1 => fifo_rreq_valid_buf_reg,
      I2 => invalid_len_event,
      I3 => CO(0),
      I4 => \^sect_end_buf_reg[1]\,
      O => rreq_handling_reg
    );
\sect_addr_buf[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => ap_rst_n,
      O => \sect_addr_buf_reg[0]\(0)
    );
\sect_cnt[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"7775"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => rreq_handling_reg_0,
      I2 => fifo_rreq_valid,
      I3 => fifo_rreq_valid_buf_reg,
      O => \sect_cnt_reg[0]\(0)
    );
\sect_end_buf[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB0B"
    )
        port map (
      I0 => \end_addr_buf_reg[11]\(0),
      I1 => CO(0),
      I2 => \^sect_end_buf_reg[1]\,
      I3 => \sect_end_buf_reg[0]_0\,
      O => \sect_end_buf_reg[0]\
    );
\sect_end_buf[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB0B"
    )
        port map (
      I0 => \end_addr_buf_reg[11]\(1),
      I1 => CO(0),
      I2 => \^sect_end_buf_reg[1]\,
      I3 => \sect_end_buf_reg[1]_1\,
      O => \sect_end_buf_reg[1]_0\
    );
\sect_len_buf[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => CO(0),
      I2 => \start_addr_buf_reg[31]\(0),
      I3 => \start_addr_buf_reg[11]\(0),
      I4 => \end_addr_buf_reg[11]\(2),
      I5 => \beat_len_buf_reg[9]\(0),
      O => \sect_len_buf_reg[0]\
    );
\sect_len_buf[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => CO(0),
      I2 => \start_addr_buf_reg[31]\(0),
      I3 => \start_addr_buf_reg[11]\(1),
      I4 => \end_addr_buf_reg[11]\(3),
      I5 => \beat_len_buf_reg[9]\(1),
      O => \sect_len_buf_reg[1]\
    );
\sect_len_buf[2]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => CO(0),
      I2 => \start_addr_buf_reg[31]\(0),
      I3 => \start_addr_buf_reg[11]\(2),
      I4 => \end_addr_buf_reg[11]\(4),
      I5 => \beat_len_buf_reg[9]\(2),
      O => \sect_len_buf_reg[2]\
    );
\sect_len_buf[3]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC1FFF10F013F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => CO(0),
      I2 => \start_addr_buf_reg[31]\(0),
      I3 => \end_addr_buf_reg[11]\(5),
      I4 => \start_addr_buf_reg[11]\(3),
      I5 => \beat_len_buf_reg[9]\(3),
      O => \sect_len_buf_reg[3]_0\
    );
\sect_len_buf[4]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => CO(0),
      I2 => \start_addr_buf_reg[31]\(0),
      I3 => \start_addr_buf_reg[11]\(4),
      I4 => \end_addr_buf_reg[11]\(6),
      I5 => \beat_len_buf_reg[9]\(4),
      O => \sect_len_buf_reg[4]\
    );
\sect_len_buf[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => CO(0),
      I2 => \start_addr_buf_reg[31]\(0),
      I3 => \end_addr_buf_reg[11]\(7),
      I4 => \beat_len_buf_reg[9]\(5),
      I5 => \start_addr_buf_reg[11]\(5),
      O => \sect_len_buf_reg[5]\
    );
\sect_len_buf[6]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC10F01FFF13F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => CO(0),
      I2 => \start_addr_buf_reg[31]\(0),
      I3 => \end_addr_buf_reg[11]\(8),
      I4 => \beat_len_buf_reg[9]\(6),
      I5 => \start_addr_buf_reg[11]\(6),
      O => \sect_len_buf_reg[6]\
    );
\sect_len_buf[7]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => CO(0),
      I2 => \start_addr_buf_reg[31]\(0),
      I3 => \start_addr_buf_reg[11]\(7),
      I4 => \end_addr_buf_reg[11]\(9),
      I5 => \beat_len_buf_reg[9]\(7),
      O => \sect_len_buf_reg[7]\
    );
\sect_len_buf[8]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFC1FFF10F013F31"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => CO(0),
      I2 => \start_addr_buf_reg[31]\(0),
      I3 => \end_addr_buf_reg[11]\(10),
      I4 => \start_addr_buf_reg[11]\(8),
      I5 => \beat_len_buf_reg[9]\(8),
      O => \sect_len_buf_reg[8]\
    );
\sect_len_buf[9]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      O => \sect_len_buf_reg[3]\
    );
\sect_len_buf[9]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CFFFC1F10F3F0131"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => CO(0),
      I2 => \start_addr_buf_reg[31]\(0),
      I3 => \start_addr_buf_reg[11]\(9),
      I4 => \end_addr_buf_reg[11]\(11),
      I5 => \beat_len_buf_reg[9]\(9),
      O => \sect_len_buf_reg[9]\
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized0\ is
  port (
    fifo_wreq_valid : out STD_LOGIC;
    rs2f_wreq_ack : out STD_LOGIC;
    \end_addr_buf_reg[31]\ : out STD_LOGIC;
    \align_len_reg[31]\ : out STD_LOGIC_VECTOR ( 62 downto 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \align_len_reg[28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \align_len_reg[24]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \align_len_reg[20]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \align_len_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \align_len_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \align_len_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \align_len_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    D : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[9]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \sect_len_buf_reg[9]_0\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    invalid_len_event_reg : out STD_LOGIC;
    \align_len_reg[31]_0\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 0 to 0 );
    fifo_wreq_valid_buf_reg : in STD_LOGIC;
    \end_addr_buf_reg[31]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \sect_cnt_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    wreq_handling_reg_0 : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : in STD_LOGIC;
    wreq_handling_reg_1 : in STD_LOGIC_VECTOR ( 0 to 0 );
    \data_p1_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized0\ : entity is "copyMem_ddr_m_axi_fifo";
end \design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized0\;

architecture STRUCTURE of \design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized0\ is
  signal \align_len[31]_i_10_n_2\ : STD_LOGIC;
  signal \align_len[31]_i_3_n_2\ : STD_LOGIC;
  signal \align_len[31]_i_4_n_2\ : STD_LOGIC;
  signal \align_len[31]_i_5_n_2\ : STD_LOGIC;
  signal \align_len[31]_i_6_n_2\ : STD_LOGIC;
  signal \align_len[31]_i_7_n_2\ : STD_LOGIC;
  signal \align_len[31]_i_8_n_2\ : STD_LOGIC;
  signal \align_len[31]_i_9_n_2\ : STD_LOGIC;
  signal \^align_len_reg[31]\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \data_vld_i_1__0_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal fifo_wreq_data : STD_LOGIC_VECTOR ( 63 to 63 );
  signal \^fifo_wreq_valid\ : STD_LOGIC;
  signal \full_n_i_1__2_n_2\ : STD_LOGIC;
  signal \full_n_i_2__2_n_2\ : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][30]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][31]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][33]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][34]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][35]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][36]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][37]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][38]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][39]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][40]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][41]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][42]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][43]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][44]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][45]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][46]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][47]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][48]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][49]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][50]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][51]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][52]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][53]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][54]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][55]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][56]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][57]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][58]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][59]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][60]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][61]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][62]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][63]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_2\ : STD_LOGIC;
  signal \pout[0]_i_1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_wreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[0]_i_1\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of \align_len[31]_i_9\ : label is "soft_lutpair207";
  attribute SOFT_HLUTNM of fifo_wreq_valid_buf_i_2 : label is "soft_lutpair206";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][30]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][30]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][30]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][31]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][31]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][31]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][33]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][33]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][33]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][34]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][34]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][34]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][35]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][35]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][35]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][36]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][36]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][36]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][37]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][37]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][37]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][38]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][38]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][38]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][39]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][39]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][39]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][40]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][40]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][40]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][41]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][41]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][41]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][42]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][42]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][42]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][43]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][43]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][43]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][44]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][44]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][44]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][45]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][45]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][45]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][46]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][46]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][46]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][47]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][47]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][47]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][48]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][48]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][48]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][49]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][49]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][49]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][50]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][50]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][50]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][51]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][51]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][51]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][52]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][52]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][52]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][53]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][53]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][53]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][54]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][54]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][54]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][55]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][55]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][55]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][56]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][56]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][56]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][57]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][57]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][57]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][58]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][58]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][58]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][59]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][59]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][59]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][60]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][60]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][60]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][61]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][61]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][61]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][62]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][62]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][62]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][63]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][63]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][63]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_wreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_1__0\ : label is "soft_lutpair206";
begin
  \align_len_reg[31]\(62 downto 0) <= \^align_len_reg[31]\(62 downto 0);
  fifo_wreq_valid <= \^fifo_wreq_valid\;
  rs2f_wreq_ack <= \^rs2f_wreq_ack\;
\align_len[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(32),
      O => D(0)
    );
\align_len[31]_i_10\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^align_len_reg[31]\(42),
      I1 => \^align_len_reg[31]\(52),
      I2 => \^align_len_reg[31]\(33),
      I3 => \^align_len_reg[31]\(49),
      O => \align_len[31]_i_10_n_2\
    );
\align_len[31]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"ABAA0000FFFFFFFF"
    )
        port map (
      I0 => fifo_wreq_data(63),
      I1 => \align_len[31]_i_3_n_2\,
      I2 => \align_len[31]_i_4_n_2\,
      I3 => \align_len[31]_i_5_n_2\,
      I4 => wreq_handling_reg_1(0),
      I5 => ap_rst_n,
      O => \align_len_reg[31]_0\(0)
    );
\align_len[31]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^align_len_reg[31]\(62),
      I1 => \^align_len_reg[31]\(48),
      I2 => \^align_len_reg[31]\(55),
      I3 => \^align_len_reg[31]\(34),
      I4 => \align_len[31]_i_6_n_2\,
      O => \align_len[31]_i_3_n_2\
    );
\align_len[31]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^align_len_reg[31]\(39),
      I1 => \^align_len_reg[31]\(37),
      I2 => \^align_len_reg[31]\(61),
      I3 => \^align_len_reg[31]\(36),
      I4 => \align_len[31]_i_7_n_2\,
      O => \align_len[31]_i_4_n_2\
    );
\align_len[31]_i_5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => \align_len[31]_i_8_n_2\,
      I1 => \align_len[31]_i_9_n_2\,
      I2 => \align_len[31]_i_10_n_2\,
      I3 => \^align_len_reg[31]\(51),
      I4 => \^align_len_reg[31]\(43),
      I5 => \^align_len_reg[31]\(60),
      O => \align_len[31]_i_5_n_2\
    );
\align_len[31]_i_6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^align_len_reg[31]\(35),
      I1 => \^align_len_reg[31]\(44),
      I2 => \^align_len_reg[31]\(53),
      I3 => \^align_len_reg[31]\(56),
      O => \align_len[31]_i_6_n_2\
    );
\align_len[31]_i_7\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^align_len_reg[31]\(46),
      I1 => \^align_len_reg[31]\(50),
      I2 => \^align_len_reg[31]\(38),
      I3 => \^align_len_reg[31]\(47),
      O => \align_len[31]_i_7_n_2\
    );
\align_len[31]_i_8\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^align_len_reg[31]\(40),
      I1 => \^align_len_reg[31]\(54),
      I2 => \^align_len_reg[31]\(45),
      I3 => \^align_len_reg[31]\(58),
      O => \align_len[31]_i_8_n_2\
    );
\align_len[31]_i_9\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^align_len_reg[31]\(32),
      I1 => \^align_len_reg[31]\(59),
      I2 => \^align_len_reg[31]\(41),
      I3 => \^align_len_reg[31]\(57),
      O => \align_len[31]_i_9_n_2\
    );
\data_vld_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEAAAAFFFFAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[2]\,
      I4 => data_vld_reg_n_2,
      I5 => wreq_handling_reg,
      O => \data_vld_i_1__0_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__0_n_2\,
      Q => data_vld_reg_n_2,
      R => SR(0)
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => data_vld_reg_n_2,
      Q => \^fifo_wreq_valid\,
      R => SR(0)
    );
fifo_wreq_valid_buf_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => fifo_wreq_valid_buf_reg,
      O => \end_addr_buf_reg[31]\
    );
\full_n_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FDF5FFF5FF55FF55"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \full_n_i_2__2_n_2\,
      I2 => wreq_handling_reg,
      I3 => \^rs2f_wreq_ack\,
      I4 => Q(0),
      I5 => data_vld_reg_n_2,
      O => \full_n_i_1__2_n_2\
    );
\full_n_i_2__2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BF"
    )
        port map (
      I0 => \pout_reg_n_2_[2]\,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      O => \full_n_i_2__2_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__2_n_2\,
      Q => \^rs2f_wreq_ack\,
      R => '0'
    );
\i__carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(40),
      O => \align_len_reg[8]\(3)
    );
\i__carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(39),
      O => \align_len_reg[8]\(2)
    );
\i__carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(38),
      O => \align_len_reg[8]\(1)
    );
\i__carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(37),
      O => \align_len_reg[8]\(0)
    );
\i__carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(44),
      O => \align_len_reg[12]\(3)
    );
\i__carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(43),
      O => \align_len_reg[12]\(2)
    );
\i__carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(42),
      O => \align_len_reg[12]\(1)
    );
\i__carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(41),
      O => \align_len_reg[12]\(0)
    );
\i__carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(48),
      O => \align_len_reg[16]\(3)
    );
\i__carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(47),
      O => \align_len_reg[16]\(2)
    );
\i__carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(46),
      O => \align_len_reg[16]\(1)
    );
\i__carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(45),
      O => \align_len_reg[16]\(0)
    );
\i__carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(52),
      O => \align_len_reg[20]\(3)
    );
\i__carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(51),
      O => \align_len_reg[20]\(2)
    );
\i__carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(50),
      O => \align_len_reg[20]\(1)
    );
\i__carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(49),
      O => \align_len_reg[20]\(0)
    );
\i__carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(56),
      O => \align_len_reg[24]\(3)
    );
\i__carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(55),
      O => \align_len_reg[24]\(2)
    );
\i__carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(54),
      O => \align_len_reg[24]\(1)
    );
\i__carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(53),
      O => \align_len_reg[24]\(0)
    );
\i__carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(60),
      O => \align_len_reg[28]\(3)
    );
\i__carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(59),
      O => \align_len_reg[28]\(2)
    );
\i__carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(58),
      O => \align_len_reg[28]\(1)
    );
\i__carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(57),
      O => \align_len_reg[28]\(0)
    );
\i__carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_wreq_data(63),
      O => S(2)
    );
\i__carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(62),
      O => S(1)
    );
\i__carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(61),
      O => S(0)
    );
\i__carry_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(36),
      O => \align_len_reg[4]\(3)
    );
\i__carry_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(35),
      O => \align_len_reg[4]\(2)
    );
\i__carry_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(34),
      O => \align_len_reg[4]\(1)
    );
\i__carry_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(33),
      O => \align_len_reg[4]\(0)
    );
\invalid_len_event_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"ABAA0000"
    )
        port map (
      I0 => fifo_wreq_data(63),
      I1 => \align_len[31]_i_3_n_2\,
      I2 => \align_len[31]_i_4_n_2\,
      I3 => \align_len[31]_i_5_n_2\,
      I4 => \^fifo_wreq_valid\,
      O => invalid_len_event_reg
    );
\last_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(19),
      I1 => \sect_cnt_reg[19]\(19),
      I2 => \end_addr_buf_reg[31]_0\(18),
      I3 => \sect_cnt_reg[19]\(18),
      O => \sect_len_buf_reg[9]_0\(2)
    );
\last_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(16),
      I1 => \end_addr_buf_reg[31]_0\(16),
      I2 => \sect_cnt_reg[19]\(15),
      I3 => \end_addr_buf_reg[31]_0\(15),
      I4 => \end_addr_buf_reg[31]_0\(17),
      I5 => \sect_cnt_reg[19]\(17),
      O => \sect_len_buf_reg[9]_0\(1)
    );
\last_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(14),
      I1 => \sect_cnt_reg[19]\(14),
      I2 => \sect_cnt_reg[19]\(12),
      I3 => \end_addr_buf_reg[31]_0\(12),
      I4 => \sect_cnt_reg[19]\(13),
      I5 => \end_addr_buf_reg[31]_0\(13),
      O => \sect_len_buf_reg[9]_0\(0)
    );
last_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(11),
      I1 => \sect_cnt_reg[19]\(11),
      I2 => \sect_cnt_reg[19]\(9),
      I3 => \end_addr_buf_reg[31]_0\(9),
      I4 => \sect_cnt_reg[19]\(10),
      I5 => \end_addr_buf_reg[31]_0\(10),
      O => \sect_len_buf_reg[9]\(3)
    );
last_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(6),
      I1 => \end_addr_buf_reg[31]_0\(6),
      I2 => \sect_cnt_reg[19]\(7),
      I3 => \end_addr_buf_reg[31]_0\(7),
      I4 => \end_addr_buf_reg[31]_0\(8),
      I5 => \sect_cnt_reg[19]\(8),
      O => \sect_len_buf_reg[9]\(2)
    );
last_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(5),
      I1 => \sect_cnt_reg[19]\(5),
      I2 => \sect_cnt_reg[19]\(3),
      I3 => \end_addr_buf_reg[31]_0\(3),
      I4 => \sect_cnt_reg[19]\(4),
      I5 => \end_addr_buf_reg[31]_0\(4),
      O => \sect_len_buf_reg[9]\(1)
    );
last_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(2),
      I1 => \sect_cnt_reg[19]\(2),
      I2 => \sect_cnt_reg[19]\(0),
      I3 => \end_addr_buf_reg[31]_0\(0),
      I4 => \sect_cnt_reg[19]\(1),
      I5 => \end_addr_buf_reg[31]_0\(1),
      O => \sect_len_buf_reg[9]\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(0),
      Q => \mem_reg[4][0]_srl5_n_2\
    );
\mem_reg[4][0]_srl5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_wreq_ack\,
      I1 => Q(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(10),
      Q => \mem_reg[4][10]_srl5_n_2\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(11),
      Q => \mem_reg[4][11]_srl5_n_2\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(12),
      Q => \mem_reg[4][12]_srl5_n_2\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(13),
      Q => \mem_reg[4][13]_srl5_n_2\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(14),
      Q => \mem_reg[4][14]_srl5_n_2\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(15),
      Q => \mem_reg[4][15]_srl5_n_2\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(16),
      Q => \mem_reg[4][16]_srl5_n_2\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(17),
      Q => \mem_reg[4][17]_srl5_n_2\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(18),
      Q => \mem_reg[4][18]_srl5_n_2\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(19),
      Q => \mem_reg[4][19]_srl5_n_2\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(1),
      Q => \mem_reg[4][1]_srl5_n_2\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(20),
      Q => \mem_reg[4][20]_srl5_n_2\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(21),
      Q => \mem_reg[4][21]_srl5_n_2\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(22),
      Q => \mem_reg[4][22]_srl5_n_2\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(23),
      Q => \mem_reg[4][23]_srl5_n_2\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(24),
      Q => \mem_reg[4][24]_srl5_n_2\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(25),
      Q => \mem_reg[4][25]_srl5_n_2\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(26),
      Q => \mem_reg[4][26]_srl5_n_2\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(27),
      Q => \mem_reg[4][27]_srl5_n_2\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(28),
      Q => \mem_reg[4][28]_srl5_n_2\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(29),
      Q => \mem_reg[4][29]_srl5_n_2\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(2),
      Q => \mem_reg[4][2]_srl5_n_2\
    );
\mem_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(30),
      Q => \mem_reg[4][30]_srl5_n_2\
    );
\mem_reg[4][31]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(31),
      Q => \mem_reg[4][31]_srl5_n_2\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(32),
      Q => \mem_reg[4][32]_srl5_n_2\
    );
\mem_reg[4][33]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(33),
      Q => \mem_reg[4][33]_srl5_n_2\
    );
\mem_reg[4][34]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(34),
      Q => \mem_reg[4][34]_srl5_n_2\
    );
\mem_reg[4][35]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(35),
      Q => \mem_reg[4][35]_srl5_n_2\
    );
\mem_reg[4][36]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(36),
      Q => \mem_reg[4][36]_srl5_n_2\
    );
\mem_reg[4][37]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(37),
      Q => \mem_reg[4][37]_srl5_n_2\
    );
\mem_reg[4][38]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(38),
      Q => \mem_reg[4][38]_srl5_n_2\
    );
\mem_reg[4][39]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(39),
      Q => \mem_reg[4][39]_srl5_n_2\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(3),
      Q => \mem_reg[4][3]_srl5_n_2\
    );
\mem_reg[4][40]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(40),
      Q => \mem_reg[4][40]_srl5_n_2\
    );
\mem_reg[4][41]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(41),
      Q => \mem_reg[4][41]_srl5_n_2\
    );
\mem_reg[4][42]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(42),
      Q => \mem_reg[4][42]_srl5_n_2\
    );
\mem_reg[4][43]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(43),
      Q => \mem_reg[4][43]_srl5_n_2\
    );
\mem_reg[4][44]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(44),
      Q => \mem_reg[4][44]_srl5_n_2\
    );
\mem_reg[4][45]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(45),
      Q => \mem_reg[4][45]_srl5_n_2\
    );
\mem_reg[4][46]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(46),
      Q => \mem_reg[4][46]_srl5_n_2\
    );
\mem_reg[4][47]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(47),
      Q => \mem_reg[4][47]_srl5_n_2\
    );
\mem_reg[4][48]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(48),
      Q => \mem_reg[4][48]_srl5_n_2\
    );
\mem_reg[4][49]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(49),
      Q => \mem_reg[4][49]_srl5_n_2\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(4),
      Q => \mem_reg[4][4]_srl5_n_2\
    );
\mem_reg[4][50]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(50),
      Q => \mem_reg[4][50]_srl5_n_2\
    );
\mem_reg[4][51]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(51),
      Q => \mem_reg[4][51]_srl5_n_2\
    );
\mem_reg[4][52]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(52),
      Q => \mem_reg[4][52]_srl5_n_2\
    );
\mem_reg[4][53]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(53),
      Q => \mem_reg[4][53]_srl5_n_2\
    );
\mem_reg[4][54]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(54),
      Q => \mem_reg[4][54]_srl5_n_2\
    );
\mem_reg[4][55]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(55),
      Q => \mem_reg[4][55]_srl5_n_2\
    );
\mem_reg[4][56]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(56),
      Q => \mem_reg[4][56]_srl5_n_2\
    );
\mem_reg[4][57]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(57),
      Q => \mem_reg[4][57]_srl5_n_2\
    );
\mem_reg[4][58]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(58),
      Q => \mem_reg[4][58]_srl5_n_2\
    );
\mem_reg[4][59]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(59),
      Q => \mem_reg[4][59]_srl5_n_2\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(5),
      Q => \mem_reg[4][5]_srl5_n_2\
    );
\mem_reg[4][60]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(60),
      Q => \mem_reg[4][60]_srl5_n_2\
    );
\mem_reg[4][61]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(61),
      Q => \mem_reg[4][61]_srl5_n_2\
    );
\mem_reg[4][62]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(62),
      Q => \mem_reg[4][62]_srl5_n_2\
    );
\mem_reg[4][63]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(63),
      Q => \mem_reg[4][63]_srl5_n_2\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(6),
      Q => \mem_reg[4][6]_srl5_n_2\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(7),
      Q => \mem_reg[4][7]_srl5_n_2\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(8),
      Q => \mem_reg[4][8]_srl5_n_2\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(9),
      Q => \mem_reg[4][9]_srl5_n_2\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"BBBB777744448880"
    )
        port map (
      I0 => wreq_handling_reg,
      I1 => data_vld_reg_n_2,
      I2 => \pout_reg_n_2_[1]\,
      I3 => \pout_reg_n_2_[2]\,
      I4 => push,
      I5 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FA04FF005FA0FF00"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_2_[2]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[1]\,
      I4 => data_vld_reg_n_2,
      I5 => wreq_handling_reg,
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"CCC8CCCC6CCCCCCC"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_2_[2]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[1]\,
      I4 => data_vld_reg_n_2,
      I5 => wreq_handling_reg,
      O => \pout[2]_i_1_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][0]_srl5_n_2\,
      Q => \^align_len_reg[31]\(0),
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][10]_srl5_n_2\,
      Q => \^align_len_reg[31]\(10),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][11]_srl5_n_2\,
      Q => \^align_len_reg[31]\(11),
      R => SR(0)
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][12]_srl5_n_2\,
      Q => \^align_len_reg[31]\(12),
      R => SR(0)
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][13]_srl5_n_2\,
      Q => \^align_len_reg[31]\(13),
      R => SR(0)
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][14]_srl5_n_2\,
      Q => \^align_len_reg[31]\(14),
      R => SR(0)
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][15]_srl5_n_2\,
      Q => \^align_len_reg[31]\(15),
      R => SR(0)
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][16]_srl5_n_2\,
      Q => \^align_len_reg[31]\(16),
      R => SR(0)
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][17]_srl5_n_2\,
      Q => \^align_len_reg[31]\(17),
      R => SR(0)
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][18]_srl5_n_2\,
      Q => \^align_len_reg[31]\(18),
      R => SR(0)
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][19]_srl5_n_2\,
      Q => \^align_len_reg[31]\(19),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][1]_srl5_n_2\,
      Q => \^align_len_reg[31]\(1),
      R => SR(0)
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][20]_srl5_n_2\,
      Q => \^align_len_reg[31]\(20),
      R => SR(0)
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][21]_srl5_n_2\,
      Q => \^align_len_reg[31]\(21),
      R => SR(0)
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][22]_srl5_n_2\,
      Q => \^align_len_reg[31]\(22),
      R => SR(0)
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][23]_srl5_n_2\,
      Q => \^align_len_reg[31]\(23),
      R => SR(0)
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][24]_srl5_n_2\,
      Q => \^align_len_reg[31]\(24),
      R => SR(0)
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][25]_srl5_n_2\,
      Q => \^align_len_reg[31]\(25),
      R => SR(0)
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][26]_srl5_n_2\,
      Q => \^align_len_reg[31]\(26),
      R => SR(0)
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][27]_srl5_n_2\,
      Q => \^align_len_reg[31]\(27),
      R => SR(0)
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][28]_srl5_n_2\,
      Q => \^align_len_reg[31]\(28),
      R => SR(0)
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][29]_srl5_n_2\,
      Q => \^align_len_reg[31]\(29),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][2]_srl5_n_2\,
      Q => \^align_len_reg[31]\(2),
      R => SR(0)
    );
\q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][30]_srl5_n_2\,
      Q => \^align_len_reg[31]\(30),
      R => SR(0)
    );
\q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][31]_srl5_n_2\,
      Q => \^align_len_reg[31]\(31),
      R => SR(0)
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][32]_srl5_n_2\,
      Q => \^align_len_reg[31]\(32),
      R => SR(0)
    );
\q_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][33]_srl5_n_2\,
      Q => \^align_len_reg[31]\(33),
      R => SR(0)
    );
\q_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][34]_srl5_n_2\,
      Q => \^align_len_reg[31]\(34),
      R => SR(0)
    );
\q_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][35]_srl5_n_2\,
      Q => \^align_len_reg[31]\(35),
      R => SR(0)
    );
\q_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][36]_srl5_n_2\,
      Q => \^align_len_reg[31]\(36),
      R => SR(0)
    );
\q_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][37]_srl5_n_2\,
      Q => \^align_len_reg[31]\(37),
      R => SR(0)
    );
\q_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][38]_srl5_n_2\,
      Q => \^align_len_reg[31]\(38),
      R => SR(0)
    );
\q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][39]_srl5_n_2\,
      Q => \^align_len_reg[31]\(39),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][3]_srl5_n_2\,
      Q => \^align_len_reg[31]\(3),
      R => SR(0)
    );
\q_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][40]_srl5_n_2\,
      Q => \^align_len_reg[31]\(40),
      R => SR(0)
    );
\q_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][41]_srl5_n_2\,
      Q => \^align_len_reg[31]\(41),
      R => SR(0)
    );
\q_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][42]_srl5_n_2\,
      Q => \^align_len_reg[31]\(42),
      R => SR(0)
    );
\q_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][43]_srl5_n_2\,
      Q => \^align_len_reg[31]\(43),
      R => SR(0)
    );
\q_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][44]_srl5_n_2\,
      Q => \^align_len_reg[31]\(44),
      R => SR(0)
    );
\q_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][45]_srl5_n_2\,
      Q => \^align_len_reg[31]\(45),
      R => SR(0)
    );
\q_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][46]_srl5_n_2\,
      Q => \^align_len_reg[31]\(46),
      R => SR(0)
    );
\q_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][47]_srl5_n_2\,
      Q => \^align_len_reg[31]\(47),
      R => SR(0)
    );
\q_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][48]_srl5_n_2\,
      Q => \^align_len_reg[31]\(48),
      R => SR(0)
    );
\q_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][49]_srl5_n_2\,
      Q => \^align_len_reg[31]\(49),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][4]_srl5_n_2\,
      Q => \^align_len_reg[31]\(4),
      R => SR(0)
    );
\q_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][50]_srl5_n_2\,
      Q => \^align_len_reg[31]\(50),
      R => SR(0)
    );
\q_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][51]_srl5_n_2\,
      Q => \^align_len_reg[31]\(51),
      R => SR(0)
    );
\q_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][52]_srl5_n_2\,
      Q => \^align_len_reg[31]\(52),
      R => SR(0)
    );
\q_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][53]_srl5_n_2\,
      Q => \^align_len_reg[31]\(53),
      R => SR(0)
    );
\q_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][54]_srl5_n_2\,
      Q => \^align_len_reg[31]\(54),
      R => SR(0)
    );
\q_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][55]_srl5_n_2\,
      Q => \^align_len_reg[31]\(55),
      R => SR(0)
    );
\q_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][56]_srl5_n_2\,
      Q => \^align_len_reg[31]\(56),
      R => SR(0)
    );
\q_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][57]_srl5_n_2\,
      Q => \^align_len_reg[31]\(57),
      R => SR(0)
    );
\q_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][58]_srl5_n_2\,
      Q => \^align_len_reg[31]\(58),
      R => SR(0)
    );
\q_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][59]_srl5_n_2\,
      Q => \^align_len_reg[31]\(59),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][5]_srl5_n_2\,
      Q => \^align_len_reg[31]\(5),
      R => SR(0)
    );
\q_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][60]_srl5_n_2\,
      Q => \^align_len_reg[31]\(60),
      R => SR(0)
    );
\q_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][61]_srl5_n_2\,
      Q => \^align_len_reg[31]\(61),
      R => SR(0)
    );
\q_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][62]_srl5_n_2\,
      Q => \^align_len_reg[31]\(62),
      R => SR(0)
    );
\q_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][63]_srl5_n_2\,
      Q => fifo_wreq_data(63),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][6]_srl5_n_2\,
      Q => \^align_len_reg[31]\(6),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][7]_srl5_n_2\,
      Q => \^align_len_reg[31]\(7),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][8]_srl5_n_2\,
      Q => \^align_len_reg[31]\(8),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => wreq_handling_reg,
      D => \mem_reg[4][9]_srl5_n_2\,
      Q => \^align_len_reg[31]\(9),
      R => SR(0)
    );
\sect_cnt[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0EFF"
    )
        port map (
      I0 => \^fifo_wreq_valid\,
      I1 => fifo_wreq_valid_buf_reg,
      I2 => wreq_handling_reg_0,
      I3 => \could_multi_bursts.sect_handling_reg\,
      O => E(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized0_2\ is
  port (
    fifo_rreq_valid : out STD_LOGIC;
    rs2f_rreq_ack : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    \end_addr_buf_reg[31]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \start_addr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    S : out STD_LOGIC_VECTOR ( 2 downto 0 );
    \align_len_reg[31]\ : out STD_LOGIC_VECTOR ( 62 downto 0 );
    \align_len_reg[28]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \align_len_reg[24]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \align_len_reg[20]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \align_len_reg[16]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \align_len_reg[12]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \align_len_reg[8]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \align_len_reg[4]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \align_len_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \start_addr_reg[0]_0\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \start_addr_reg[0]_1\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    invalid_len_event0 : out STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    rreq_handling_reg : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \sect_cnt_reg[19]\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    fifo_rreq_valid_buf_reg : in STD_LOGIC;
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    \end_addr_buf_reg[31]_0\ : in STD_LOGIC_VECTOR ( 19 downto 0 );
    \data_p1_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized0_2\ : entity is "copyMem_ddr_m_axi_fifo";
end \design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized0_2\;

architecture STRUCTURE of \design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized0_2\ is
  signal \^align_len_reg[31]\ : STD_LOGIC_VECTOR ( 62 downto 0 );
  signal \data_vld_i_1__4_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 63 to 63 );
  signal \^fifo_rreq_valid\ : STD_LOGIC;
  signal fifo_rreq_valid_buf_i_2_n_2 : STD_LOGIC;
  signal \full_n_i_1__7_n_2\ : STD_LOGIC;
  signal \full_n_i_2__0_n_2\ : STD_LOGIC;
  signal \full_n_i_3__1_n_2\ : STD_LOGIC;
  signal \full_n_i_4__0_n_2\ : STD_LOGIC;
  signal invalid_len_event_i_2_n_2 : STD_LOGIC;
  signal invalid_len_event_i_3_n_2 : STD_LOGIC;
  signal invalid_len_event_i_4_n_2 : STD_LOGIC;
  signal invalid_len_event_i_5_n_2 : STD_LOGIC;
  signal invalid_len_event_i_6_n_2 : STD_LOGIC;
  signal invalid_len_event_i_7_n_2 : STD_LOGIC;
  signal invalid_len_event_i_8_n_2 : STD_LOGIC;
  signal invalid_len_event_i_9_n_2 : STD_LOGIC;
  signal \mem_reg[4][0]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][10]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][11]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][12]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][13]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][14]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][15]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][16]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][17]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][18]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][19]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][1]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][20]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][21]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][22]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][23]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][24]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][25]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][26]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][27]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][28]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][29]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][2]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][30]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][31]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][32]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][33]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][34]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][35]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][36]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][37]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][38]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][39]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][3]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][40]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][41]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][42]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][43]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][44]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][45]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][46]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][47]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][48]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][49]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][4]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][50]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][51]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][52]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][53]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][54]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][55]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][56]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][57]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][58]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][59]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][5]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][60]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][61]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][62]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][63]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][6]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][7]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][8]_srl5_n_2\ : STD_LOGIC;
  signal \mem_reg[4][9]_srl5_n_2\ : STD_LOGIC;
  signal \pout[0]_i_1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_2__2_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  signal push : STD_LOGIC;
  signal \^rs2f_rreq_ack\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \align_len[0]_i_1__0\ : label is "soft_lutpair113";
  attribute SOFT_HLUTNM of \align_len[31]_i_1\ : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of fifo_rreq_valid_buf_i_1 : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of fifo_rreq_valid_buf_i_2 : label is "soft_lutpair111";
  attribute SOFT_HLUTNM of \full_n_i_2__0\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of invalid_len_event_i_9 : label is "soft_lutpair113";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[4][0]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[4][0]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][0]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][10]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][10]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][10]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][11]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][11]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][11]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][12]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][12]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][12]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][13]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][13]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][13]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][14]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][14]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][14]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][15]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][15]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][15]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][16]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][16]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][16]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][17]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][17]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][17]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][18]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][18]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][18]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][19]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][19]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][19]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][1]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][1]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][1]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][20]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][20]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][20]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][21]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][21]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][21]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][22]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][22]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][22]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][23]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][23]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][23]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][24]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][24]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][24]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][25]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][25]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][25]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][26]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][26]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][26]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][27]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][27]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][27]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][28]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][28]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][28]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][29]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][29]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][29]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][2]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][2]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][2]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][30]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][30]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][30]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][31]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][31]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][31]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][32]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][32]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][32]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][33]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][33]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][33]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][34]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][34]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][34]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][35]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][35]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][35]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][36]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][36]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][36]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][37]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][37]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][37]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][38]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][38]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][38]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][39]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][39]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][39]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][3]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][3]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][3]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][40]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][40]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][40]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][41]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][41]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][41]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][42]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][42]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][42]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][43]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][43]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][43]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][44]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][44]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][44]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][45]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][45]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][45]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][46]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][46]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][46]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][47]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][47]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][47]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][48]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][48]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][48]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][49]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][49]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][49]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][4]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][4]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][4]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][50]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][50]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][50]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][51]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][51]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][51]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][52]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][52]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][52]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][53]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][53]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][53]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][54]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][54]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][54]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][55]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][55]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][55]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][56]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][56]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][56]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][57]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][57]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][57]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][58]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][58]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][58]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][59]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][59]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][59]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][5]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][5]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][5]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][60]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][60]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][60]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][61]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][61]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][61]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][62]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][62]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][62]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][63]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][63]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][63]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][6]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][6]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][6]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][7]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][7]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][7]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][8]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][8]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][8]_srl5 ";
  attribute srl_bus_name of \mem_reg[4][9]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4] ";
  attribute srl_name of \mem_reg[4][9]_srl5\ : label is "inst/\copyMem_ddr_m_axi_U/bus_read/fifo_rreq/mem_reg[4][9]_srl5 ";
  attribute SOFT_HLUTNM of \pout[2]_i_2__2\ : label is "soft_lutpair112";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1__0\ : label is "soft_lutpair114";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1__0\ : label is "soft_lutpair115";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1__0\ : label is "soft_lutpair123";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1__0\ : label is "soft_lutpair116";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1__0\ : label is "soft_lutpair117";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1__0\ : label is "soft_lutpair118";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1__0\ : label is "soft_lutpair120";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1__0\ : label is "soft_lutpair121";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1__0\ : label is "soft_lutpair122";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1__0\ : label is "soft_lutpair119";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1__0\ : label is "soft_lutpair121";
begin
  \align_len_reg[31]\(62 downto 0) <= \^align_len_reg[31]\(62 downto 0);
  fifo_rreq_valid <= \^fifo_rreq_valid\;
  rs2f_rreq_ack <= \^rs2f_rreq_ack\;
\align_len0_carry__0_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(40),
      O => \align_len_reg[8]\(3)
    );
\align_len0_carry__0_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(39),
      O => \align_len_reg[8]\(2)
    );
\align_len0_carry__0_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(38),
      O => \align_len_reg[8]\(1)
    );
\align_len0_carry__0_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(37),
      O => \align_len_reg[8]\(0)
    );
\align_len0_carry__1_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(44),
      O => \align_len_reg[12]\(3)
    );
\align_len0_carry__1_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(43),
      O => \align_len_reg[12]\(2)
    );
\align_len0_carry__1_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(42),
      O => \align_len_reg[12]\(1)
    );
\align_len0_carry__1_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(41),
      O => \align_len_reg[12]\(0)
    );
\align_len0_carry__2_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(48),
      O => \align_len_reg[16]\(3)
    );
\align_len0_carry__2_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(47),
      O => \align_len_reg[16]\(2)
    );
\align_len0_carry__2_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(46),
      O => \align_len_reg[16]\(1)
    );
\align_len0_carry__2_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(45),
      O => \align_len_reg[16]\(0)
    );
\align_len0_carry__3_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(52),
      O => \align_len_reg[20]\(3)
    );
\align_len0_carry__3_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(51),
      O => \align_len_reg[20]\(2)
    );
\align_len0_carry__3_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(50),
      O => \align_len_reg[20]\(1)
    );
\align_len0_carry__3_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(49),
      O => \align_len_reg[20]\(0)
    );
\align_len0_carry__4_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(56),
      O => \align_len_reg[24]\(3)
    );
\align_len0_carry__4_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(55),
      O => \align_len_reg[24]\(2)
    );
\align_len0_carry__4_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(54),
      O => \align_len_reg[24]\(1)
    );
\align_len0_carry__4_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(53),
      O => \align_len_reg[24]\(0)
    );
\align_len0_carry__5_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(60),
      O => \align_len_reg[28]\(3)
    );
\align_len0_carry__5_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(59),
      O => \align_len_reg[28]\(2)
    );
\align_len0_carry__5_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(58),
      O => \align_len_reg[28]\(1)
    );
\align_len0_carry__5_i_4\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(57),
      O => \align_len_reg[28]\(0)
    );
\align_len0_carry__6_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_rreq_data(63),
      O => S(2)
    );
\align_len0_carry__6_i_2\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(62),
      O => S(1)
    );
\align_len0_carry__6_i_3\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(61),
      O => S(0)
    );
align_len0_carry_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(36),
      O => \align_len_reg[4]\(3)
    );
align_len0_carry_i_2: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(35),
      O => \align_len_reg[4]\(2)
    );
align_len0_carry_i_3: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(34),
      O => \align_len_reg[4]\(1)
    );
align_len0_carry_i_4: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(33),
      O => \align_len_reg[4]\(0)
    );
\align_len[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^align_len_reg[31]\(32),
      O => \align_len_reg[0]\(0)
    );
\align_len[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"22A2"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => rreq_handling_reg,
      I2 => CO(0),
      I3 => \could_multi_bursts.sect_handling_reg\,
      O => \start_addr_reg[0]\(0)
    );
\data_vld_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[2]\,
      I4 => \full_n_i_2__0_n_2\,
      I5 => data_vld_reg_n_2,
      O => \data_vld_i_1__4_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__4_n_2\,
      Q => data_vld_reg_n_2,
      R => SR(0)
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => data_vld_reg_n_2,
      Q => \^fifo_rreq_valid\,
      R => SR(0)
    );
fifo_rreq_valid_buf_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => fifo_rreq_valid_buf_i_2_n_2,
      O => \end_addr_buf_reg[31]\(0)
    );
fifo_rreq_valid_buf_i_2: unisim.vcomponents.LUT5
    generic map(
      INIT => X"F1F111F1"
    )
        port map (
      I0 => fifo_rreq_valid_buf_reg,
      I1 => \^fifo_rreq_valid\,
      I2 => rreq_handling_reg,
      I3 => CO(0),
      I4 => \could_multi_bursts.sect_handling_reg\,
      O => fifo_rreq_valid_buf_i_2_n_2
    );
\full_n_i_1__7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => \full_n_i_2__0_n_2\,
      I1 => ap_rst_n,
      I2 => \^rs2f_rreq_ack\,
      I3 => \pout_reg_n_2_[2]\,
      I4 => \full_n_i_3__1_n_2\,
      I5 => \full_n_i_4__0_n_2\,
      O => \full_n_i_1__7_n_2\
    );
\full_n_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"20AAAAAA"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => \could_multi_bursts.sect_handling_reg\,
      I2 => CO(0),
      I3 => rreq_handling_reg,
      I4 => \^fifo_rreq_valid\,
      O => \full_n_i_2__0_n_2\
    );
\full_n_i_3__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pout_reg_n_2_[0]\,
      I1 => \pout_reg_n_2_[1]\,
      O => \full_n_i_3__1_n_2\
    );
\full_n_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"B000000000000000"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg\,
      I1 => CO(0),
      I2 => rreq_handling_reg,
      I3 => \^fifo_rreq_valid\,
      I4 => push,
      I5 => data_vld_reg_n_2,
      O => \full_n_i_4__0_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__7_n_2\,
      Q => \^rs2f_rreq_ack\,
      R => '0'
    );
invalid_len_event_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AAAA0008"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => invalid_len_event_i_2_n_2,
      I2 => invalid_len_event_i_3_n_2,
      I3 => invalid_len_event_i_4_n_2,
      I4 => fifo_rreq_data(63),
      O => invalid_len_event0
    );
invalid_len_event_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000004"
    )
        port map (
      I0 => invalid_len_event_i_5_n_2,
      I1 => invalid_len_event_i_6_n_2,
      I2 => invalid_len_event_i_7_n_2,
      I3 => \^align_len_reg[31]\(52),
      I4 => \^align_len_reg[31]\(43),
      I5 => \^align_len_reg[31]\(56),
      O => invalid_len_event_i_2_n_2
    );
invalid_len_event_i_3: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^align_len_reg[31]\(55),
      I1 => \^align_len_reg[31]\(50),
      I2 => \^align_len_reg[31]\(54),
      I3 => \^align_len_reg[31]\(51),
      I4 => invalid_len_event_i_8_n_2,
      O => invalid_len_event_i_3_n_2
    );
invalid_len_event_i_4: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \^align_len_reg[31]\(60),
      I1 => \^align_len_reg[31]\(37),
      I2 => \^align_len_reg[31]\(49),
      I3 => \^align_len_reg[31]\(36),
      I4 => invalid_len_event_i_9_n_2,
      O => invalid_len_event_i_4_n_2
    );
invalid_len_event_i_5: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^align_len_reg[31]\(44),
      I1 => \^align_len_reg[31]\(45),
      I2 => \^align_len_reg[31]\(48),
      I3 => \^align_len_reg[31]\(61),
      O => invalid_len_event_i_5_n_2
    );
invalid_len_event_i_6: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \^align_len_reg[31]\(40),
      I1 => \^align_len_reg[31]\(47),
      I2 => \^align_len_reg[31]\(41),
      I3 => \^align_len_reg[31]\(53),
      O => invalid_len_event_i_6_n_2
    );
invalid_len_event_i_7: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^align_len_reg[31]\(58),
      I1 => \^align_len_reg[31]\(59),
      I2 => \^align_len_reg[31]\(34),
      I3 => \^align_len_reg[31]\(57),
      O => invalid_len_event_i_7_n_2
    );
invalid_len_event_i_8: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^align_len_reg[31]\(33),
      I1 => \^align_len_reg[31]\(38),
      I2 => \^align_len_reg[31]\(42),
      I3 => \^align_len_reg[31]\(62),
      O => invalid_len_event_i_8_n_2
    );
invalid_len_event_i_9: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \^align_len_reg[31]\(32),
      I1 => \^align_len_reg[31]\(35),
      I2 => \^align_len_reg[31]\(39),
      I3 => \^align_len_reg[31]\(46),
      O => invalid_len_event_i_9_n_2
    );
\last_sect_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(19),
      I1 => \sect_cnt_reg[19]\(19),
      I2 => \end_addr_buf_reg[31]_0\(18),
      I3 => \sect_cnt_reg[19]\(18),
      O => \start_addr_reg[0]_1\(2)
    );
\last_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(15),
      I1 => \end_addr_buf_reg[31]_0\(15),
      I2 => \sect_cnt_reg[19]\(16),
      I3 => \end_addr_buf_reg[31]_0\(16),
      I4 => \end_addr_buf_reg[31]_0\(17),
      I5 => \sect_cnt_reg[19]\(17),
      O => \start_addr_reg[0]_1\(1)
    );
\last_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(14),
      I1 => \end_addr_buf_reg[31]_0\(14),
      I2 => \sect_cnt_reg[19]\(12),
      I3 => \end_addr_buf_reg[31]_0\(12),
      I4 => \end_addr_buf_reg[31]_0\(13),
      I5 => \sect_cnt_reg[19]\(13),
      O => \start_addr_reg[0]_1\(0)
    );
\last_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(11),
      I1 => \end_addr_buf_reg[31]_0\(11),
      I2 => \sect_cnt_reg[19]\(9),
      I3 => \end_addr_buf_reg[31]_0\(9),
      I4 => \end_addr_buf_reg[31]_0\(10),
      I5 => \sect_cnt_reg[19]\(10),
      O => \start_addr_reg[0]_0\(3)
    );
\last_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(6),
      I1 => \end_addr_buf_reg[31]_0\(6),
      I2 => \sect_cnt_reg[19]\(7),
      I3 => \end_addr_buf_reg[31]_0\(7),
      I4 => \end_addr_buf_reg[31]_0\(8),
      I5 => \sect_cnt_reg[19]\(8),
      O => \start_addr_reg[0]_0\(2)
    );
\last_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg[19]\(4),
      I1 => \end_addr_buf_reg[31]_0\(4),
      I2 => \sect_cnt_reg[19]\(3),
      I3 => \end_addr_buf_reg[31]_0\(3),
      I4 => \end_addr_buf_reg[31]_0\(5),
      I5 => \sect_cnt_reg[19]\(5),
      O => \start_addr_reg[0]_0\(1)
    );
\last_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \end_addr_buf_reg[31]_0\(2),
      I1 => \sect_cnt_reg[19]\(2),
      I2 => \sect_cnt_reg[19]\(0),
      I3 => \end_addr_buf_reg[31]_0\(0),
      I4 => \sect_cnt_reg[19]\(1),
      I5 => \end_addr_buf_reg[31]_0\(1),
      O => \start_addr_reg[0]_0\(0)
    );
\mem_reg[4][0]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(0),
      Q => \mem_reg[4][0]_srl5_n_2\
    );
\mem_reg[4][0]_srl5_i_1__1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rs2f_rreq_ack\,
      I1 => \state_reg[0]\(0),
      O => push
    );
\mem_reg[4][10]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(10),
      Q => \mem_reg[4][10]_srl5_n_2\
    );
\mem_reg[4][11]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(11),
      Q => \mem_reg[4][11]_srl5_n_2\
    );
\mem_reg[4][12]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(12),
      Q => \mem_reg[4][12]_srl5_n_2\
    );
\mem_reg[4][13]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(13),
      Q => \mem_reg[4][13]_srl5_n_2\
    );
\mem_reg[4][14]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(14),
      Q => \mem_reg[4][14]_srl5_n_2\
    );
\mem_reg[4][15]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(15),
      Q => \mem_reg[4][15]_srl5_n_2\
    );
\mem_reg[4][16]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(16),
      Q => \mem_reg[4][16]_srl5_n_2\
    );
\mem_reg[4][17]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(17),
      Q => \mem_reg[4][17]_srl5_n_2\
    );
\mem_reg[4][18]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(18),
      Q => \mem_reg[4][18]_srl5_n_2\
    );
\mem_reg[4][19]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(19),
      Q => \mem_reg[4][19]_srl5_n_2\
    );
\mem_reg[4][1]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(1),
      Q => \mem_reg[4][1]_srl5_n_2\
    );
\mem_reg[4][20]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(20),
      Q => \mem_reg[4][20]_srl5_n_2\
    );
\mem_reg[4][21]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(21),
      Q => \mem_reg[4][21]_srl5_n_2\
    );
\mem_reg[4][22]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(22),
      Q => \mem_reg[4][22]_srl5_n_2\
    );
\mem_reg[4][23]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(23),
      Q => \mem_reg[4][23]_srl5_n_2\
    );
\mem_reg[4][24]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(24),
      Q => \mem_reg[4][24]_srl5_n_2\
    );
\mem_reg[4][25]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(25),
      Q => \mem_reg[4][25]_srl5_n_2\
    );
\mem_reg[4][26]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(26),
      Q => \mem_reg[4][26]_srl5_n_2\
    );
\mem_reg[4][27]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(27),
      Q => \mem_reg[4][27]_srl5_n_2\
    );
\mem_reg[4][28]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(28),
      Q => \mem_reg[4][28]_srl5_n_2\
    );
\mem_reg[4][29]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(29),
      Q => \mem_reg[4][29]_srl5_n_2\
    );
\mem_reg[4][2]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(2),
      Q => \mem_reg[4][2]_srl5_n_2\
    );
\mem_reg[4][30]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(30),
      Q => \mem_reg[4][30]_srl5_n_2\
    );
\mem_reg[4][31]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(31),
      Q => \mem_reg[4][31]_srl5_n_2\
    );
\mem_reg[4][32]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(32),
      Q => \mem_reg[4][32]_srl5_n_2\
    );
\mem_reg[4][33]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(33),
      Q => \mem_reg[4][33]_srl5_n_2\
    );
\mem_reg[4][34]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(34),
      Q => \mem_reg[4][34]_srl5_n_2\
    );
\mem_reg[4][35]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(35),
      Q => \mem_reg[4][35]_srl5_n_2\
    );
\mem_reg[4][36]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(36),
      Q => \mem_reg[4][36]_srl5_n_2\
    );
\mem_reg[4][37]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(37),
      Q => \mem_reg[4][37]_srl5_n_2\
    );
\mem_reg[4][38]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(38),
      Q => \mem_reg[4][38]_srl5_n_2\
    );
\mem_reg[4][39]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(39),
      Q => \mem_reg[4][39]_srl5_n_2\
    );
\mem_reg[4][3]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(3),
      Q => \mem_reg[4][3]_srl5_n_2\
    );
\mem_reg[4][40]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(40),
      Q => \mem_reg[4][40]_srl5_n_2\
    );
\mem_reg[4][41]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(41),
      Q => \mem_reg[4][41]_srl5_n_2\
    );
\mem_reg[4][42]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(42),
      Q => \mem_reg[4][42]_srl5_n_2\
    );
\mem_reg[4][43]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(43),
      Q => \mem_reg[4][43]_srl5_n_2\
    );
\mem_reg[4][44]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(44),
      Q => \mem_reg[4][44]_srl5_n_2\
    );
\mem_reg[4][45]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(45),
      Q => \mem_reg[4][45]_srl5_n_2\
    );
\mem_reg[4][46]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(46),
      Q => \mem_reg[4][46]_srl5_n_2\
    );
\mem_reg[4][47]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(47),
      Q => \mem_reg[4][47]_srl5_n_2\
    );
\mem_reg[4][48]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(48),
      Q => \mem_reg[4][48]_srl5_n_2\
    );
\mem_reg[4][49]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(49),
      Q => \mem_reg[4][49]_srl5_n_2\
    );
\mem_reg[4][4]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(4),
      Q => \mem_reg[4][4]_srl5_n_2\
    );
\mem_reg[4][50]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(50),
      Q => \mem_reg[4][50]_srl5_n_2\
    );
\mem_reg[4][51]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(51),
      Q => \mem_reg[4][51]_srl5_n_2\
    );
\mem_reg[4][52]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(52),
      Q => \mem_reg[4][52]_srl5_n_2\
    );
\mem_reg[4][53]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(53),
      Q => \mem_reg[4][53]_srl5_n_2\
    );
\mem_reg[4][54]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(54),
      Q => \mem_reg[4][54]_srl5_n_2\
    );
\mem_reg[4][55]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(55),
      Q => \mem_reg[4][55]_srl5_n_2\
    );
\mem_reg[4][56]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(56),
      Q => \mem_reg[4][56]_srl5_n_2\
    );
\mem_reg[4][57]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(57),
      Q => \mem_reg[4][57]_srl5_n_2\
    );
\mem_reg[4][58]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(58),
      Q => \mem_reg[4][58]_srl5_n_2\
    );
\mem_reg[4][59]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(59),
      Q => \mem_reg[4][59]_srl5_n_2\
    );
\mem_reg[4][5]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(5),
      Q => \mem_reg[4][5]_srl5_n_2\
    );
\mem_reg[4][60]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(60),
      Q => \mem_reg[4][60]_srl5_n_2\
    );
\mem_reg[4][61]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(61),
      Q => \mem_reg[4][61]_srl5_n_2\
    );
\mem_reg[4][62]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(62),
      Q => \mem_reg[4][62]_srl5_n_2\
    );
\mem_reg[4][63]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(63),
      Q => \mem_reg[4][63]_srl5_n_2\
    );
\mem_reg[4][6]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(6),
      Q => \mem_reg[4][6]_srl5_n_2\
    );
\mem_reg[4][7]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(7),
      Q => \mem_reg[4][7]_srl5_n_2\
    );
\mem_reg[4][8]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(8),
      Q => \mem_reg[4][8]_srl5_n_2\
    );
\mem_reg[4][9]_srl5\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg_n_2_[0]\,
      A1 => \pout_reg_n_2_[1]\,
      A2 => \pout_reg_n_2_[2]\,
      A3 => '0',
      CE => push,
      CLK => ap_clk,
      D => \data_p1_reg[63]\(9),
      Q => \mem_reg[4][9]_srl5_n_2\
    );
\pout[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"7777BBBB88884440"
    )
        port map (
      I0 => \pout[2]_i_2__2_n_2\,
      I1 => data_vld_reg_n_2,
      I2 => \pout_reg_n_2_[1]\,
      I3 => \pout_reg_n_2_[2]\,
      I4 => push,
      I5 => \pout_reg_n_2_[0]\,
      O => \pout[0]_i_1_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5FA0FF00FA04FF00"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_2_[2]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[1]\,
      I4 => data_vld_reg_n_2,
      I5 => \pout[2]_i_2__2_n_2\,
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6CCCCCCCCCC8CCCC"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_2_[2]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[1]\,
      I4 => data_vld_reg_n_2,
      I5 => \pout[2]_i_2__2_n_2\,
      O => \pout[2]_i_1_n_2\
    );
\pout[2]_i_2__2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8808"
    )
        port map (
      I0 => \^fifo_rreq_valid\,
      I1 => rreq_handling_reg,
      I2 => CO(0),
      I3 => \could_multi_bursts.sect_handling_reg\,
      O => \pout[2]_i_2__2_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => SR(0)
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][0]_srl5_n_2\,
      Q => \^align_len_reg[31]\(0),
      R => SR(0)
    );
\q_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][10]_srl5_n_2\,
      Q => \^align_len_reg[31]\(10),
      R => SR(0)
    );
\q_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][11]_srl5_n_2\,
      Q => \^align_len_reg[31]\(11),
      R => SR(0)
    );
\q_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][12]_srl5_n_2\,
      Q => \^align_len_reg[31]\(12),
      R => SR(0)
    );
\q_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][13]_srl5_n_2\,
      Q => \^align_len_reg[31]\(13),
      R => SR(0)
    );
\q_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][14]_srl5_n_2\,
      Q => \^align_len_reg[31]\(14),
      R => SR(0)
    );
\q_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][15]_srl5_n_2\,
      Q => \^align_len_reg[31]\(15),
      R => SR(0)
    );
\q_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][16]_srl5_n_2\,
      Q => \^align_len_reg[31]\(16),
      R => SR(0)
    );
\q_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][17]_srl5_n_2\,
      Q => \^align_len_reg[31]\(17),
      R => SR(0)
    );
\q_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][18]_srl5_n_2\,
      Q => \^align_len_reg[31]\(18),
      R => SR(0)
    );
\q_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][19]_srl5_n_2\,
      Q => \^align_len_reg[31]\(19),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][1]_srl5_n_2\,
      Q => \^align_len_reg[31]\(1),
      R => SR(0)
    );
\q_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][20]_srl5_n_2\,
      Q => \^align_len_reg[31]\(20),
      R => SR(0)
    );
\q_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][21]_srl5_n_2\,
      Q => \^align_len_reg[31]\(21),
      R => SR(0)
    );
\q_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][22]_srl5_n_2\,
      Q => \^align_len_reg[31]\(22),
      R => SR(0)
    );
\q_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][23]_srl5_n_2\,
      Q => \^align_len_reg[31]\(23),
      R => SR(0)
    );
\q_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][24]_srl5_n_2\,
      Q => \^align_len_reg[31]\(24),
      R => SR(0)
    );
\q_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][25]_srl5_n_2\,
      Q => \^align_len_reg[31]\(25),
      R => SR(0)
    );
\q_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][26]_srl5_n_2\,
      Q => \^align_len_reg[31]\(26),
      R => SR(0)
    );
\q_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][27]_srl5_n_2\,
      Q => \^align_len_reg[31]\(27),
      R => SR(0)
    );
\q_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][28]_srl5_n_2\,
      Q => \^align_len_reg[31]\(28),
      R => SR(0)
    );
\q_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][29]_srl5_n_2\,
      Q => \^align_len_reg[31]\(29),
      R => SR(0)
    );
\q_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][2]_srl5_n_2\,
      Q => \^align_len_reg[31]\(2),
      R => SR(0)
    );
\q_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][30]_srl5_n_2\,
      Q => \^align_len_reg[31]\(30),
      R => SR(0)
    );
\q_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][31]_srl5_n_2\,
      Q => \^align_len_reg[31]\(31),
      R => SR(0)
    );
\q_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][32]_srl5_n_2\,
      Q => \^align_len_reg[31]\(32),
      R => SR(0)
    );
\q_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][33]_srl5_n_2\,
      Q => \^align_len_reg[31]\(33),
      R => SR(0)
    );
\q_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][34]_srl5_n_2\,
      Q => \^align_len_reg[31]\(34),
      R => SR(0)
    );
\q_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][35]_srl5_n_2\,
      Q => \^align_len_reg[31]\(35),
      R => SR(0)
    );
\q_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][36]_srl5_n_2\,
      Q => \^align_len_reg[31]\(36),
      R => SR(0)
    );
\q_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][37]_srl5_n_2\,
      Q => \^align_len_reg[31]\(37),
      R => SR(0)
    );
\q_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][38]_srl5_n_2\,
      Q => \^align_len_reg[31]\(38),
      R => SR(0)
    );
\q_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][39]_srl5_n_2\,
      Q => \^align_len_reg[31]\(39),
      R => SR(0)
    );
\q_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][3]_srl5_n_2\,
      Q => \^align_len_reg[31]\(3),
      R => SR(0)
    );
\q_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][40]_srl5_n_2\,
      Q => \^align_len_reg[31]\(40),
      R => SR(0)
    );
\q_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][41]_srl5_n_2\,
      Q => \^align_len_reg[31]\(41),
      R => SR(0)
    );
\q_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][42]_srl5_n_2\,
      Q => \^align_len_reg[31]\(42),
      R => SR(0)
    );
\q_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][43]_srl5_n_2\,
      Q => \^align_len_reg[31]\(43),
      R => SR(0)
    );
\q_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][44]_srl5_n_2\,
      Q => \^align_len_reg[31]\(44),
      R => SR(0)
    );
\q_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][45]_srl5_n_2\,
      Q => \^align_len_reg[31]\(45),
      R => SR(0)
    );
\q_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][46]_srl5_n_2\,
      Q => \^align_len_reg[31]\(46),
      R => SR(0)
    );
\q_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][47]_srl5_n_2\,
      Q => \^align_len_reg[31]\(47),
      R => SR(0)
    );
\q_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][48]_srl5_n_2\,
      Q => \^align_len_reg[31]\(48),
      R => SR(0)
    );
\q_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][49]_srl5_n_2\,
      Q => \^align_len_reg[31]\(49),
      R => SR(0)
    );
\q_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][4]_srl5_n_2\,
      Q => \^align_len_reg[31]\(4),
      R => SR(0)
    );
\q_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][50]_srl5_n_2\,
      Q => \^align_len_reg[31]\(50),
      R => SR(0)
    );
\q_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][51]_srl5_n_2\,
      Q => \^align_len_reg[31]\(51),
      R => SR(0)
    );
\q_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][52]_srl5_n_2\,
      Q => \^align_len_reg[31]\(52),
      R => SR(0)
    );
\q_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][53]_srl5_n_2\,
      Q => \^align_len_reg[31]\(53),
      R => SR(0)
    );
\q_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][54]_srl5_n_2\,
      Q => \^align_len_reg[31]\(54),
      R => SR(0)
    );
\q_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][55]_srl5_n_2\,
      Q => \^align_len_reg[31]\(55),
      R => SR(0)
    );
\q_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][56]_srl5_n_2\,
      Q => \^align_len_reg[31]\(56),
      R => SR(0)
    );
\q_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][57]_srl5_n_2\,
      Q => \^align_len_reg[31]\(57),
      R => SR(0)
    );
\q_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][58]_srl5_n_2\,
      Q => \^align_len_reg[31]\(58),
      R => SR(0)
    );
\q_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][59]_srl5_n_2\,
      Q => \^align_len_reg[31]\(59),
      R => SR(0)
    );
\q_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][5]_srl5_n_2\,
      Q => \^align_len_reg[31]\(5),
      R => SR(0)
    );
\q_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][60]_srl5_n_2\,
      Q => \^align_len_reg[31]\(60),
      R => SR(0)
    );
\q_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][61]_srl5_n_2\,
      Q => \^align_len_reg[31]\(61),
      R => SR(0)
    );
\q_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][62]_srl5_n_2\,
      Q => \^align_len_reg[31]\(62),
      R => SR(0)
    );
\q_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][63]_srl5_n_2\,
      Q => fifo_rreq_data(63),
      R => SR(0)
    );
\q_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][6]_srl5_n_2\,
      Q => \^align_len_reg[31]\(6),
      R => SR(0)
    );
\q_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][7]_srl5_n_2\,
      Q => \^align_len_reg[31]\(7),
      R => SR(0)
    );
\q_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][8]_srl5_n_2\,
      Q => \^align_len_reg[31]\(8),
      R => SR(0)
    );
\q_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => \mem_reg[4][9]_srl5_n_2\,
      Q => \^align_len_reg[31]\(9),
      R => SR(0)
    );
\sect_cnt[0]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"3A"
    )
        port map (
      I0 => Q(0),
      I1 => \sect_cnt_reg[19]\(0),
      I2 => fifo_rreq_valid_buf_i_2_n_2,
      O => D(0)
    );
\sect_cnt[10]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(9),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => Q(10),
      O => D(10)
    );
\sect_cnt[11]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(10),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => Q(11),
      O => D(11)
    );
\sect_cnt[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(11),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => Q(12),
      O => D(12)
    );
\sect_cnt[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(12),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => Q(13),
      O => D(13)
    );
\sect_cnt[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(13),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => Q(14),
      O => D(14)
    );
\sect_cnt[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(14),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => Q(15),
      O => D(15)
    );
\sect_cnt[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(15),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => Q(16),
      O => D(16)
    );
\sect_cnt[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(16),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => Q(17),
      O => D(17)
    );
\sect_cnt[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(17),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => Q(18),
      O => D(18)
    );
\sect_cnt[19]_i_2__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(18),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => Q(19),
      O => D(19)
    );
\sect_cnt[1]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(0),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => Q(1),
      O => D(1)
    );
\sect_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(1),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => Q(2),
      O => D(2)
    );
\sect_cnt[3]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(2),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => Q(3),
      O => D(3)
    );
\sect_cnt[4]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(3),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => Q(4),
      O => D(4)
    );
\sect_cnt[5]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(4),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => Q(5),
      O => D(5)
    );
\sect_cnt[6]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(5),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => Q(6),
      O => D(6)
    );
\sect_cnt[7]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(6),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => Q(7),
      O => D(7)
    );
\sect_cnt[8]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(7),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => Q(8),
      O => D(8)
    );
\sect_cnt[9]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => sect_cnt0(8),
      I1 => fifo_rreq_valid_buf_i_2_n_2,
      I2 => Q(9),
      O => D(9)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized1\ is
  port (
    \could_multi_bursts.AWVALID_Dummy_reg\ : out STD_LOGIC;
    \could_multi_bursts.next_loop\ : out STD_LOGIC;
    push : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 19 downto 0 );
    next_wreq : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_end_buf_reg[1]\ : out STD_LOGIC;
    \could_multi_bursts.loop_cnt_reg[5]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    next_resp0 : out STD_LOGIC;
    push_0 : out STD_LOGIC;
    wreq_handling_reg : out STD_LOGIC;
    \could_multi_bursts.sect_handling_reg\ : out STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg\ : out STD_LOGIC;
    \q_reg[0]_0\ : out STD_LOGIC;
    \start_addr_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_addr_buf_reg[1]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \sect_len_buf_reg[3]\ : out STD_LOGIC;
    \sect_len_buf_reg[9]\ : out STD_LOGIC;
    \sect_len_buf_reg[8]\ : out STD_LOGIC;
    \sect_len_buf_reg[7]\ : out STD_LOGIC;
    \sect_len_buf_reg[6]\ : out STD_LOGIC;
    \sect_len_buf_reg[5]\ : out STD_LOGIC;
    \sect_len_buf_reg[4]\ : out STD_LOGIC;
    \sect_len_buf_reg[3]_0\ : out STD_LOGIC;
    \sect_len_buf_reg[2]\ : out STD_LOGIC;
    \sect_len_buf_reg[1]\ : out STD_LOGIC;
    \sect_len_buf_reg[0]\ : out STD_LOGIC;
    \sect_end_buf_reg[1]_0\ : out STD_LOGIC;
    \sect_end_buf_reg[0]\ : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \in\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \throttl_cnt_reg[5]\ : in STD_LOGIC;
    \could_multi_bursts.AWVALID_Dummy_reg_0\ : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 19 downto 0 );
    sect_cnt0 : in STD_LOGIC_VECTOR ( 18 downto 0 );
    \sect_cnt_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    wreq_handling_reg_0 : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \could_multi_bursts.sect_handling_reg_0\ : in STD_LOGIC;
    \sect_len_buf_reg[7]_0\ : in STD_LOGIC;
    empty_n_reg_0 : in STD_LOGIC;
    \start_addr_buf_reg[31]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    next_resp : in STD_LOGIC;
    fifo_burst_ready : in STD_LOGIC;
    \could_multi_bursts.last_sect_buf_reg_0\ : in STD_LOGIC;
    m_axi_ddr_BVALID : in STD_LOGIC;
    full_n_reg_0 : in STD_LOGIC;
    fifo_wreq_valid_buf_reg : in STD_LOGIC;
    fifo_wreq_valid : in STD_LOGIC;
    \end_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 11 downto 0 );
    \beat_len_buf_reg[9]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \start_addr_buf_reg[11]\ : in STD_LOGIC_VECTOR ( 9 downto 0 );
    \sect_end_buf_reg[1]_1\ : in STD_LOGIC;
    \sect_end_buf_reg[0]_0\ : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized1\ : entity is "copyMem_ddr_m_axi_fifo";
end \design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized1\;

architecture STRUCTURE of \design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized1\ is
  signal aw2b_awdata : STD_LOGIC_VECTOR ( 1 to 1 );
  signal aw2b_bdata : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \data_vld_i_1__1_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \empty_n_i_1__4_n_2\ : STD_LOGIC;
  signal fifo_resp_ready : STD_LOGIC;
  signal \full_n_i_1__3_n_2\ : STD_LOGIC;
  signal \full_n_i_2__3_n_2\ : STD_LOGIC;
  signal \mem_reg[14][0]_srl15_n_2\ : STD_LOGIC;
  signal \mem_reg[14][1]_srl15_n_2\ : STD_LOGIC;
  signal need_wrsp : STD_LOGIC;
  signal \^next_wreq\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[3]_i_1_n_2\ : STD_LOGIC;
  signal \pout[3]_i_2_n_2\ : STD_LOGIC;
  signal \pout[3]_i_3_n_2\ : STD_LOGIC;
  signal \pout[3]_i_4_n_2\ : STD_LOGIC;
  signal \pout[3]_i_5_n_2\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^sect_end_buf_reg[1]\ : STD_LOGIC;
  signal sect_len_buf : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \could_multi_bursts.AWVALID_Dummy_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \could_multi_bursts.last_sect_buf_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[5]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \could_multi_bursts.sect_handling_i_1\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \data_vld_i_1__1\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \full_n_i_2__3\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of invalid_len_event_reg2_i_1 : label is "soft_lutpair189";
  attribute srl_bus_name : string;
  attribute srl_bus_name of \mem_reg[14][0]_srl15\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name : string;
  attribute srl_name of \mem_reg[14][0]_srl15\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_resp/mem_reg[14][0]_srl15 ";
  attribute srl_bus_name of \mem_reg[14][1]_srl15\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_resp/mem_reg[14] ";
  attribute srl_name of \mem_reg[14][1]_srl15\ : label is "inst/\copyMem_ddr_m_axi_U/bus_write/fifo_resp/mem_reg[14][1]_srl15 ";
  attribute SOFT_HLUTNM of \mem_reg[4][0]_srl5_i_1\ : label is "soft_lutpair184";
  attribute SOFT_HLUTNM of \pout[0]_i_1\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \pout[2]_i_1__0\ : label is "soft_lutpair185";
  attribute SOFT_HLUTNM of \pout[3]_i_3\ : label is "soft_lutpair190";
  attribute SOFT_HLUTNM of \pout[3]_i_5\ : label is "soft_lutpair186";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_1\ : label is "soft_lutpair202";
  attribute SOFT_HLUTNM of \sect_cnt[0]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sect_cnt[10]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sect_cnt[11]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sect_cnt[12]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sect_cnt[13]_i_1\ : label is "soft_lutpair198";
  attribute SOFT_HLUTNM of \sect_cnt[14]_i_1\ : label is "soft_lutpair197";
  attribute SOFT_HLUTNM of \sect_cnt[15]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sect_cnt[16]_i_1\ : label is "soft_lutpair195";
  attribute SOFT_HLUTNM of \sect_cnt[17]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sect_cnt[18]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_2\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sect_cnt[19]_i_3\ : label is "soft_lutpair187";
  attribute SOFT_HLUTNM of \sect_cnt[1]_i_1\ : label is "soft_lutpair192";
  attribute SOFT_HLUTNM of \sect_cnt[2]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sect_cnt[3]_i_1\ : label is "soft_lutpair201";
  attribute SOFT_HLUTNM of \sect_cnt[4]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sect_cnt[5]_i_1\ : label is "soft_lutpair193";
  attribute SOFT_HLUTNM of \sect_cnt[6]_i_1\ : label is "soft_lutpair194";
  attribute SOFT_HLUTNM of \sect_cnt[7]_i_1\ : label is "soft_lutpair196";
  attribute SOFT_HLUTNM of \sect_cnt[8]_i_1\ : label is "soft_lutpair199";
  attribute SOFT_HLUTNM of \sect_cnt[9]_i_1\ : label is "soft_lutpair200";
  attribute SOFT_HLUTNM of \sect_end_buf[0]_i_1\ : label is "soft_lutpair189";
  attribute SOFT_HLUTNM of \sect_end_buf[1]_i_1\ : label is "soft_lutpair188";
  attribute SOFT_HLUTNM of \sect_len_buf[9]_i_1\ : label is "soft_lutpair191";
  attribute SOFT_HLUTNM of wreq_handling_i_1 : label is "soft_lutpair191";
begin
  \could_multi_bursts.next_loop\ <= \^could_multi_bursts.next_loop\;
  next_wreq <= \^next_wreq\;
  \sect_end_buf_reg[1]\ <= \^sect_end_buf_reg[1]\;
\align_len[31]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDD5D5D00000000"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => CO(0),
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => \sect_len_buf_reg[7]_0\,
      I4 => \^could_multi_bursts.next_loop\,
      I5 => fifo_wreq_valid,
      O => \start_addr_reg[0]\(0)
    );
\could_multi_bursts.AWVALID_Dummy_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"440C4400"
    )
        port map (
      I0 => \in\(0),
      I1 => ap_rst_n,
      I2 => \throttl_cnt_reg[5]\,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => \could_multi_bursts.AWVALID_Dummy_reg_0\,
      O => \could_multi_bursts.AWVALID_Dummy_reg\
    );
\could_multi_bursts.awaddr_buf[31]_i_2\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"D0000000"
    )
        port map (
      I0 => \could_multi_bursts.AWVALID_Dummy_reg_0\,
      I1 => \throttl_cnt_reg[5]\,
      I2 => fifo_resp_ready,
      I3 => \could_multi_bursts.sect_handling_reg_0\,
      I4 => fifo_burst_ready,
      O => \^could_multi_bursts.next_loop\
    );
\could_multi_bursts.last_sect_buf_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \could_multi_bursts.last_sect_buf_reg_0\,
      I1 => \^sect_end_buf_reg[1]\,
      I2 => CO(0),
      O => \could_multi_bursts.last_sect_buf_reg\
    );
\could_multi_bursts.loop_cnt[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"7"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^sect_end_buf_reg[1]\,
      O => \could_multi_bursts.loop_cnt_reg[5]\(0)
    );
\could_multi_bursts.sect_handling_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EECE"
    )
        port map (
      I0 => \could_multi_bursts.sect_handling_reg_0\,
      I1 => wreq_handling_reg_0,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \sect_len_buf_reg[7]_0\,
      O => \could_multi_bursts.sect_handling_reg\
    );
\data_vld_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"AEAAFFAA"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => need_wrsp,
      I2 => next_resp,
      I3 => data_vld_reg_n_2,
      I4 => \pout[3]_i_3_n_2\,
      O => \data_vld_i_1__1_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__1_n_2\,
      Q => data_vld_reg_n_2,
      R => SR(0)
    );
\empty_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5DDD5D5DFFFFFFFF"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => CO(0),
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => \sect_len_buf_reg[7]_0\,
      I4 => \^could_multi_bursts.next_loop\,
      I5 => fifo_wreq_valid,
      O => \q_reg[0]_0\
    );
\empty_n_i_1__4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => next_resp,
      I2 => need_wrsp,
      O => \empty_n_i_1__4_n_2\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__4_n_2\,
      Q => need_wrsp,
      R => SR(0)
    );
fifo_wreq_valid_buf_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000005DDD5D5D"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => CO(0),
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => \sect_len_buf_reg[7]_0\,
      I4 => \^could_multi_bursts.next_loop\,
      I5 => empty_n_reg_0,
      O => \^next_wreq\
    );
\full_n_i_1__3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFDDDDD5DDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => fifo_resp_ready,
      I2 => \full_n_i_2__3_n_2\,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => data_vld_reg_n_2,
      I5 => pop0,
      O => \full_n_i_1__3_n_2\
    );
\full_n_i_2__3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout_reg__0\(2),
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(1),
      O => \full_n_i_2__3_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__3_n_2\,
      Q => fifo_resp_ready,
      R => '0'
    );
invalid_len_event_reg2_i_1: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      O => E(0)
    );
\mem_reg[14][0]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => \in\(0),
      Q => \mem_reg[14][0]_srl15_n_2\
    );
\mem_reg[14][1]_srl15\: unisim.vcomponents.SRL16E
    generic map(
      INIT => X"0000"
    )
        port map (
      A0 => \pout_reg__0\(0),
      A1 => \pout_reg__0\(1),
      A2 => \pout_reg__0\(2),
      A3 => \pout_reg__0\(3),
      CE => \^could_multi_bursts.next_loop\,
      CLK => ap_clk,
      D => aw2b_awdata(1),
      Q => \mem_reg[14][1]_srl15_n_2\
    );
\mem_reg[14][1]_srl15_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \could_multi_bursts.last_sect_buf_reg_0\,
      I1 => \sect_len_buf_reg[7]_0\,
      O => aw2b_awdata(1)
    );
\mem_reg[4][0]_srl5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => \in\(0),
      O => push
    );
next_resp_i_1: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FF404040"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      I2 => aw2b_bdata(0),
      I3 => m_axi_ddr_BVALID,
      I4 => full_n_reg_0,
      O => next_resp0
    );
\pout[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1_n_2\
    );
\pout[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF2020DF"
    )
        port map (
      I0 => need_wrsp,
      I1 => next_resp,
      I2 => \^could_multi_bursts.next_loop\,
      I3 => \pout_reg__0\(0),
      I4 => \pout_reg__0\(1),
      O => \pout[1]_i_1__0_n_2\
    );
\pout[2]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DF20F20D"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => pop0,
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(2),
      I4 => \pout_reg__0\(1),
      O => \pout[2]_i_1__0_n_2\
    );
\pout[2]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"E0000000"
    )
        port map (
      I0 => aw2b_bdata(1),
      I1 => aw2b_bdata(0),
      I2 => need_wrsp,
      I3 => next_resp,
      I4 => full_n_reg_0,
      O => push_0
    );
\pout[3]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0C005100"
    )
        port map (
      I0 => \pout[3]_i_3_n_2\,
      I1 => need_wrsp,
      I2 => next_resp,
      I3 => data_vld_reg_n_2,
      I4 => \^could_multi_bursts.next_loop\,
      O => \pout[3]_i_1_n_2\
    );
\pout[3]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAA6AAA6AAA6AA5"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout[3]_i_4_n_2\,
      I2 => \pout_reg__0\(1),
      I3 => \pout_reg__0\(2),
      I4 => \pout[3]_i_5_n_2\,
      I5 => \pout_reg__0\(0),
      O => \pout[3]_i_2_n_2\
    );
\pout[3]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \pout[3]_i_3_n_2\
    );
\pout[3]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"08000000AEAAAAAA"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => need_wrsp,
      I2 => next_resp,
      I3 => \^could_multi_bursts.next_loop\,
      I4 => data_vld_reg_n_2,
      I5 => \pout_reg__0\(1),
      O => \pout[3]_i_4_n_2\
    );
\pout[3]_i_5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0800"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => data_vld_reg_n_2,
      I2 => next_resp,
      I3 => need_wrsp,
      O => \pout[3]_i_5_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_2\,
      D => \pout[0]_i_1_n_2\,
      Q => \pout_reg__0\(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_2\,
      D => \pout[1]_i_1__0_n_2\,
      Q => \pout_reg__0\(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_2\,
      D => \pout[2]_i_1__0_n_2\,
      Q => \pout_reg__0\(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1_n_2\,
      D => \pout[3]_i_2_n_2\,
      Q => \pout_reg__0\(3),
      R => SR(0)
    );
\q[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => next_resp,
      I1 => need_wrsp,
      O => pop0
    );
\q_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[14][0]_srl15_n_2\,
      Q => aw2b_bdata(0),
      R => SR(0)
    );
\q_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => pop0,
      D => \mem_reg[14][1]_srl15_n_2\,
      Q => aw2b_bdata(1),
      R => SR(0)
    );
\sect_addr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"1F"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => ap_rst_n,
      O => \sect_addr_buf_reg[1]\(0)
    );
\sect_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => Q(0),
      I1 => \^next_wreq\,
      I2 => \sect_cnt_reg[0]\(0),
      O => D(0)
    );
\sect_cnt[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(10),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(9),
      O => D(10)
    );
\sect_cnt[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(11),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(10),
      O => D(11)
    );
\sect_cnt[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(12),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(11),
      O => D(12)
    );
\sect_cnt[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(13),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(12),
      O => D(13)
    );
\sect_cnt[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(14),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(13),
      O => D(14)
    );
\sect_cnt[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(15),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(14),
      O => D(15)
    );
\sect_cnt[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(16),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(15),
      O => D(16)
    );
\sect_cnt[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(17),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(16),
      O => D(17)
    );
\sect_cnt[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(18),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(17),
      O => D(18)
    );
\sect_cnt[19]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(19),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(18),
      O => D(19)
    );
\sect_cnt[19]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"D0FF"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => \sect_len_buf_reg[7]_0\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => wreq_handling_reg_0,
      O => \^sect_end_buf_reg[1]\
    );
\sect_cnt[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(1),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(0),
      O => D(1)
    );
\sect_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(2),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(1),
      O => D(2)
    );
\sect_cnt[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(3),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(2),
      O => D(3)
    );
\sect_cnt[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(4),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(3),
      O => D(4)
    );
\sect_cnt[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(5),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(4),
      O => D(5)
    );
\sect_cnt[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(6),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(5),
      O => D(6)
    );
\sect_cnt[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(7),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(6),
      O => D(7)
    );
\sect_cnt[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(8),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(7),
      O => D(8)
    );
\sect_cnt[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => Q(9),
      I1 => \^next_wreq\,
      I2 => sect_cnt0(8),
      O => D(9)
    );
\sect_end_buf[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB0B"
    )
        port map (
      I0 => \end_addr_buf_reg[11]\(0),
      I1 => CO(0),
      I2 => \^sect_end_buf_reg[1]\,
      I3 => \sect_end_buf_reg[0]_0\,
      O => \sect_end_buf_reg[0]\
    );
\sect_end_buf[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB0B"
    )
        port map (
      I0 => \end_addr_buf_reg[11]\(1),
      I1 => CO(0),
      I2 => \^sect_end_buf_reg[1]\,
      I3 => \sect_end_buf_reg[1]_1\,
      O => \sect_end_buf_reg[1]_0\
    );
\sect_len_buf[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE222EE2E"
    )
        port map (
      I0 => \end_addr_buf_reg[11]\(2),
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \beat_len_buf_reg[9]\(0),
      I4 => \start_addr_buf_reg[11]\(0),
      I5 => sect_len_buf,
      O => \sect_len_buf_reg[0]\
    );
\sect_len_buf[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFB01F10"
    )
        port map (
      I0 => CO(0),
      I1 => \start_addr_buf_reg[11]\(1),
      I2 => \start_addr_buf_reg[31]\(0),
      I3 => \end_addr_buf_reg[11]\(3),
      I4 => \beat_len_buf_reg[9]\(1),
      I5 => sect_len_buf,
      O => \sect_len_buf_reg[1]\
    );
\sect_len_buf[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFB01F10"
    )
        port map (
      I0 => CO(0),
      I1 => \start_addr_buf_reg[11]\(2),
      I2 => \start_addr_buf_reg[31]\(0),
      I3 => \end_addr_buf_reg[11]\(4),
      I4 => \beat_len_buf_reg[9]\(2),
      I5 => sect_len_buf,
      O => \sect_len_buf_reg[2]\
    );
\sect_len_buf[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFB01F10"
    )
        port map (
      I0 => CO(0),
      I1 => \start_addr_buf_reg[11]\(3),
      I2 => \start_addr_buf_reg[31]\(0),
      I3 => \end_addr_buf_reg[11]\(5),
      I4 => \beat_len_buf_reg[9]\(3),
      I5 => sect_len_buf,
      O => \sect_len_buf_reg[3]_0\
    );
\sect_len_buf[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFB01F10"
    )
        port map (
      I0 => CO(0),
      I1 => \start_addr_buf_reg[11]\(4),
      I2 => \start_addr_buf_reg[31]\(0),
      I3 => \end_addr_buf_reg[11]\(6),
      I4 => \beat_len_buf_reg[9]\(4),
      I5 => sect_len_buf,
      O => \sect_len_buf_reg[4]\
    );
\sect_len_buf[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFB01F10"
    )
        port map (
      I0 => CO(0),
      I1 => \start_addr_buf_reg[11]\(5),
      I2 => \start_addr_buf_reg[31]\(0),
      I3 => \end_addr_buf_reg[11]\(7),
      I4 => \beat_len_buf_reg[9]\(5),
      I5 => sect_len_buf,
      O => \sect_len_buf_reg[5]\
    );
\sect_len_buf[6]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFB01F10"
    )
        port map (
      I0 => CO(0),
      I1 => \start_addr_buf_reg[11]\(6),
      I2 => \start_addr_buf_reg[31]\(0),
      I3 => \end_addr_buf_reg[11]\(8),
      I4 => \beat_len_buf_reg[9]\(6),
      I5 => sect_len_buf,
      O => \sect_len_buf_reg[6]\
    );
\sect_len_buf[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE222EE2E"
    )
        port map (
      I0 => \end_addr_buf_reg[11]\(9),
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \beat_len_buf_reg[9]\(7),
      I4 => \start_addr_buf_reg[11]\(7),
      I5 => sect_len_buf,
      O => \sect_len_buf_reg[7]\
    );
\sect_len_buf[8]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFBFB01F10"
    )
        port map (
      I0 => CO(0),
      I1 => \start_addr_buf_reg[11]\(8),
      I2 => \start_addr_buf_reg[31]\(0),
      I3 => \end_addr_buf_reg[11]\(10),
      I4 => \beat_len_buf_reg[9]\(8),
      I5 => sect_len_buf,
      O => \sect_len_buf_reg[8]\
    );
\sect_len_buf[9]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \^sect_end_buf_reg[1]\,
      O => \sect_len_buf_reg[3]\
    );
\sect_len_buf[9]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFE222EE2E"
    )
        port map (
      I0 => \end_addr_buf_reg[11]\(11),
      I1 => \start_addr_buf_reg[31]\(0),
      I2 => CO(0),
      I3 => \beat_len_buf_reg[9]\(9),
      I4 => \start_addr_buf_reg[11]\(9),
      I5 => sect_len_buf,
      O => \sect_len_buf_reg[9]\
    );
\sect_len_buf[9]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000002F00"
    )
        port map (
      I0 => \^could_multi_bursts.next_loop\,
      I1 => \sect_len_buf_reg[7]_0\,
      I2 => \could_multi_bursts.sect_handling_reg_0\,
      I3 => wreq_handling_reg_0,
      I4 => CO(0),
      I5 => \start_addr_buf_reg[31]\(0),
      O => sect_len_buf
    );
wreq_handling_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EECE"
    )
        port map (
      I0 => wreq_handling_reg_0,
      I1 => fifo_wreq_valid_buf_reg,
      I2 => CO(0),
      I3 => \^sect_end_buf_reg[1]\,
      O => wreq_handling_reg
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized1_1\ is
  port (
    fifo_rctl_ready : out STD_LOGIC;
    data_vld_reg_0 : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \dout_buf_reg[34]\ : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    empty_n_reg_1 : in STD_LOGIC;
    \could_multi_bursts.next_loop\ : in STD_LOGIC;
    \bus_wide_gen.last_split\ : in STD_LOGIC;
    \dout_buf_reg[34]_0\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    beat_valid : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized1_1\ : entity is "copyMem_ddr_m_axi_fifo";
end \design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized1_1\;

architecture STRUCTURE of \design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized1_1\ is
  signal \data_vld_i_1__5_n_2\ : STD_LOGIC;
  signal \data_vld_i_2__0_n_2\ : STD_LOGIC;
  signal \^data_vld_reg_0\ : STD_LOGIC;
  signal \empty_n_i_1__1_n_2\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \^fifo_rctl_ready\ : STD_LOGIC;
  signal \full_n_i_1__5_n_2\ : STD_LOGIC;
  signal \full_n_i_2__6_n_2\ : STD_LOGIC;
  signal \pout[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \pout[3]_i_2__0_n_2\ : STD_LOGIC;
  signal \pout[3]_i_3__0_n_2\ : STD_LOGIC;
  signal \pout_reg__0\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \data_vld_i_2__0\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \empty_n_i_1__1\ : label is "soft_lutpair107";
  attribute SOFT_HLUTNM of \full_n_i_2__6\ : label is "soft_lutpair109";
  attribute SOFT_HLUTNM of \pout[0]_i_1__0\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \pout[1]_i_1\ : label is "soft_lutpair110";
  attribute SOFT_HLUTNM of \pout[2]_i_1\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \pout[3]_i_2__0\ : label is "soft_lutpair108";
  attribute SOFT_HLUTNM of \pout[3]_i_3__0\ : label is "soft_lutpair109";
begin
  data_vld_reg_0 <= \^data_vld_reg_0\;
  empty_n_reg_0 <= \^empty_n_reg_0\;
  fifo_rctl_ready <= \^fifo_rctl_ready\;
\data_vld_i_1__5\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BFAA"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => \pout[3]_i_3__0_n_2\,
      I2 => \data_vld_i_2__0_n_2\,
      I3 => \^data_vld_reg_0\,
      O => \data_vld_i_1__5_n_2\
    );
\data_vld_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"8000AAAA"
    )
        port map (
      I0 => \^data_vld_reg_0\,
      I1 => \bus_wide_gen.last_split\,
      I2 => \dout_buf_reg[34]_0\(0),
      I3 => beat_valid,
      I4 => \^empty_n_reg_0\,
      O => \data_vld_i_2__0_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__5_n_2\,
      Q => \^data_vld_reg_0\,
      R => SR(0)
    );
\empty_n_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFF2AAA"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => beat_valid,
      I2 => \dout_buf_reg[34]_0\(0),
      I3 => \bus_wide_gen.last_split\,
      I4 => \^data_vld_reg_0\,
      O => \empty_n_i_1__1_n_2\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__1_n_2\,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_1__5\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"D5FFDDFFDDDDDDDD"
    )
        port map (
      I0 => ap_rst_n,
      I1 => \^fifo_rctl_ready\,
      I2 => \full_n_i_2__6_n_2\,
      I3 => empty_n_reg_1,
      I4 => \could_multi_bursts.next_loop\,
      I5 => \^data_vld_reg_0\,
      O => \full_n_i_1__5_n_2\
    );
\full_n_i_2__6\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FF7F"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout_reg__0\(2),
      I2 => \pout_reg__0\(0),
      I3 => \pout_reg__0\(1),
      O => \full_n_i_2__6_n_2\
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__5_n_2\,
      Q => \^fifo_rctl_ready\,
      R => '0'
    );
\pout[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      O => \pout[0]_i_1__0_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"69"
    )
        port map (
      I0 => \dout_buf_reg[34]\,
      I1 => \pout_reg__0\(0),
      I2 => \pout_reg__0\(1),
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"78E1"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \dout_buf_reg[34]\,
      I2 => \pout_reg__0\(2),
      I3 => \pout_reg__0\(1),
      O => \pout[2]_i_1_n_2\
    );
\pout[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"A010"
    )
        port map (
      I0 => \could_multi_bursts.next_loop\,
      I1 => \pout[3]_i_3__0_n_2\,
      I2 => \^data_vld_reg_0\,
      I3 => empty_n_reg_1,
      O => \pout[3]_i_1__0_n_2\
    );
\pout[3]_i_2__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAA9"
    )
        port map (
      I0 => \pout_reg__0\(3),
      I1 => \pout_reg__0\(2),
      I2 => \dout_buf_reg[34]\,
      I3 => \pout_reg__0\(1),
      I4 => \pout_reg__0\(0),
      O => \pout[3]_i_2__0_n_2\
    );
\pout[3]_i_3__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"0001"
    )
        port map (
      I0 => \pout_reg__0\(0),
      I1 => \pout_reg__0\(1),
      I2 => \pout_reg__0\(3),
      I3 => \pout_reg__0\(2),
      O => \pout[3]_i_3__0_n_2\
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_2\,
      D => \pout[0]_i_1__0_n_2\,
      Q => \pout_reg__0\(0),
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_2\,
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg__0\(1),
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_2\,
      D => \pout[2]_i_1_n_2\,
      Q => \pout_reg__0\(2),
      R => SR(0)
    );
\pout_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \pout[3]_i_1__0_n_2\,
      D => \pout[3]_i_2__0_n_2\,
      Q => \pout_reg__0\(3),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized2\ is
  port (
    m_axi_ddr_BREADY : out STD_LOGIC;
    empty_n_reg_0 : out STD_LOGIC;
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_done : out STD_LOGIC;
    ap_clk : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[13]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_start : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    push : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized2\ : entity is "copyMem_ddr_m_axi_fifo";
end \design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized2\;

architecture STRUCTURE of \design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized2\ is
  signal \data_vld_i_1__2_n_2\ : STD_LOGIC;
  signal data_vld_reg_n_2 : STD_LOGIC;
  signal \empty_n_i_1__0_n_2\ : STD_LOGIC;
  signal \^empty_n_reg_0\ : STD_LOGIC;
  signal \full_n_i_1__4_n_2\ : STD_LOGIC;
  signal full_n_i_2_n_2 : STD_LOGIC;
  signal full_n_i_3_n_2 : STD_LOGIC;
  signal full_n_i_4_n_2 : STD_LOGIC;
  signal \^m_axi_ddr_bready\ : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal \pout[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \pout[1]_i_1_n_2\ : STD_LOGIC;
  signal \pout[2]_i_1_n_2\ : STD_LOGIC;
  signal \pout_reg_n_2_[0]\ : STD_LOGIC;
  signal \pout_reg_n_2_[1]\ : STD_LOGIC;
  signal \pout_reg_n_2_[2]\ : STD_LOGIC;
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[0]_i_1\ : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \empty_n_i_1__0\ : label is "soft_lutpair205";
  attribute SOFT_HLUTNM of full_n_i_2 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of full_n_i_4 : label is "soft_lutpair204";
  attribute SOFT_HLUTNM of int_ap_ready_i_1 : label is "soft_lutpair203";
  attribute SOFT_HLUTNM of \pout[2]_i_3__0\ : label is "soft_lutpair205";
begin
  empty_n_reg_0 <= \^empty_n_reg_0\;
  m_axi_ddr_BREADY <= \^m_axi_ddr_bready\;
\ap_CS_fsm[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"8F88"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_0\(2),
      I1 => \^empty_n_reg_0\,
      I2 => ap_start,
      I3 => \ap_CS_fsm_reg[13]_0\(0),
      O => \ap_CS_fsm_reg[13]\(0)
    );
\ap_CS_fsm[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_0\(1),
      I1 => \^empty_n_reg_0\,
      I2 => \ap_CS_fsm_reg[13]_0\(2),
      O => \ap_CS_fsm_reg[13]\(1)
    );
\data_vld_i_1__2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFEFFFFAAAAAAAA"
    )
        port map (
      I0 => push,
      I1 => \pout_reg_n_2_[1]\,
      I2 => \pout_reg_n_2_[0]\,
      I3 => \pout_reg_n_2_[2]\,
      I4 => full_n_i_2_n_2,
      I5 => data_vld_reg_n_2,
      O => \data_vld_i_1__2_n_2\
    );
data_vld_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \data_vld_i_1__2_n_2\,
      Q => data_vld_reg_n_2,
      R => SR(0)
    );
\empty_n_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"BA"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => \ap_CS_fsm_reg[13]_0\(2),
      I2 => \^empty_n_reg_0\,
      O => \empty_n_i_1__0_n_2\
    );
empty_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \empty_n_i_1__0_n_2\,
      Q => \^empty_n_reg_0\,
      R => SR(0)
    );
\full_n_i_1__4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FBBBFBFBFBFBFBFB"
    )
        port map (
      I0 => full_n_i_2_n_2,
      I1 => ap_rst_n,
      I2 => \^m_axi_ddr_bready\,
      I3 => \pout_reg_n_2_[2]\,
      I4 => full_n_i_3_n_2,
      I5 => full_n_i_4_n_2,
      O => \full_n_i_1__4_n_2\
    );
full_n_i_2: unisim.vcomponents.LUT3
    generic map(
      INIT => X"A2"
    )
        port map (
      I0 => data_vld_reg_n_2,
      I1 => \^empty_n_reg_0\,
      I2 => \ap_CS_fsm_reg[13]_0\(2),
      O => full_n_i_2_n_2
    );
full_n_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \pout_reg_n_2_[0]\,
      I1 => \pout_reg_n_2_[1]\,
      O => full_n_i_3_n_2
    );
full_n_i_4: unisim.vcomponents.LUT4
    generic map(
      INIT => X"2000"
    )
        port map (
      I0 => push,
      I1 => \ap_CS_fsm_reg[13]_0\(2),
      I2 => \^empty_n_reg_0\,
      I3 => data_vld_reg_n_2,
      O => full_n_i_4_n_2
    );
full_n_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \full_n_i_1__4_n_2\,
      Q => \^m_axi_ddr_bready\,
      R => '0'
    );
int_ap_ready_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^empty_n_reg_0\,
      I1 => \ap_CS_fsm_reg[13]_0\(2),
      O => ap_done
    );
\pout[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9F9F60609F9F6020"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => data_vld_reg_n_2,
      I3 => \pout_reg_n_2_[2]\,
      I4 => \pout_reg_n_2_[0]\,
      I5 => \pout_reg_n_2_[1]\,
      O => \pout[0]_i_1__1_n_2\
    );
\pout[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DFDFBFBF20204000"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => data_vld_reg_n_2,
      I3 => \pout_reg_n_2_[2]\,
      I4 => \pout_reg_n_2_[0]\,
      I5 => \pout_reg_n_2_[1]\,
      O => \pout[1]_i_1_n_2\
    );
\pout[2]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DF20FF00FF00BF00"
    )
        port map (
      I0 => push,
      I1 => pop0,
      I2 => data_vld_reg_n_2,
      I3 => \pout_reg_n_2_[2]\,
      I4 => \pout_reg_n_2_[0]\,
      I5 => \pout_reg_n_2_[1]\,
      O => \pout[2]_i_1_n_2\
    );
\pout[2]_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"B"
    )
        port map (
      I0 => \ap_CS_fsm_reg[13]_0\(2),
      I1 => \^empty_n_reg_0\,
      O => pop0
    );
\pout_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[0]_i_1__1_n_2\,
      Q => \pout_reg_n_2_[0]\,
      R => SR(0)
    );
\pout_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[1]_i_1_n_2\,
      Q => \pout_reg_n_2_[1]\,
      R => SR(0)
    );
\pout_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \pout[2]_i_1_n_2\,
      Q => \pout_reg_n_2_[2]\,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_copyMem_0_0_copyMem_ddr_m_axi_reg_slice is
  port (
    \data_p2_reg[0]_0\ : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \q_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_ddr_AWREADY_reg : in STD_LOGIC;
    rs2f_wreq_ack : in STD_LOGIC;
    \bytes_read_reg_150_reg[31]\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_copyMem_0_0_copyMem_ddr_m_axi_reg_slice : entity is "copyMem_ddr_m_axi_reg_slice";
end design_1_copyMem_0_0_copyMem_ddr_m_axi_reg_slice;

architecture STRUCTURE of design_1_copyMem_0_0_copyMem_ddr_m_axi_reg_slice is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[10]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[11]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[12]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[13]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[14]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[15]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[16]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[17]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[18]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[19]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[1]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[20]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[21]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[22]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[23]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[24]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[25]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[26]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[27]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[28]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[29]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[2]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[30]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[31]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[32]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[33]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[34]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[35]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[36]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[37]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[38]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[39]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[3]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[40]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[41]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[42]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[43]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[44]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[45]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[46]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[47]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[48]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[49]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[4]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[50]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[51]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[52]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[53]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[54]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[55]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[56]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[57]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[58]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[59]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[5]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[60]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[61]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[62]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[63]_i_2_n_2\ : STD_LOGIC;
  signal \data_p1[6]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[8]_i_1_n_2\ : STD_LOGIC;
  signal \data_p1[9]_i_1_n_2\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \^data_p2_reg[0]_0\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal s_ready_t_i_1_n_2 : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1_n_2\ : STD_LOGIC;
  signal \state[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
  Q(0) <= \^q\(0);
  \data_p2_reg[0]_0\ <= \^data_p2_reg[0]_0\;
\FSM_sequential_state[0]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000002F0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => ap_reg_ioackin_ddr_AWREADY_reg,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => rs2f_wreq_ack,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000AFF0800F50008"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \^data_p2_reg[0]_0\,
      I2 => ap_reg_ioackin_ddr_AWREADY_reg,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => rs2f_wreq_ack,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\data_p1[0]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(0),
      O => \data_p1[0]_i_1_n_2\
    );
\data_p1[10]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(10),
      O => \data_p1[10]_i_1_n_2\
    );
\data_p1[11]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(11),
      O => \data_p1[11]_i_1_n_2\
    );
\data_p1[12]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(12),
      O => \data_p1[12]_i_1_n_2\
    );
\data_p1[13]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(13),
      O => \data_p1[13]_i_1_n_2\
    );
\data_p1[14]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(14),
      O => \data_p1[14]_i_1_n_2\
    );
\data_p1[15]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(15),
      O => \data_p1[15]_i_1_n_2\
    );
\data_p1[16]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(16),
      O => \data_p1[16]_i_1_n_2\
    );
\data_p1[17]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(17),
      O => \data_p1[17]_i_1_n_2\
    );
\data_p1[18]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(18),
      O => \data_p1[18]_i_1_n_2\
    );
\data_p1[19]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(19),
      O => \data_p1[19]_i_1_n_2\
    );
\data_p1[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(1),
      O => \data_p1[1]_i_1_n_2\
    );
\data_p1[20]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(20),
      O => \data_p1[20]_i_1_n_2\
    );
\data_p1[21]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(21),
      O => \data_p1[21]_i_1_n_2\
    );
\data_p1[22]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(22),
      O => \data_p1[22]_i_1_n_2\
    );
\data_p1[23]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(23),
      O => \data_p1[23]_i_1_n_2\
    );
\data_p1[24]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(24),
      O => \data_p1[24]_i_1_n_2\
    );
\data_p1[25]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(25),
      O => \data_p1[25]_i_1_n_2\
    );
\data_p1[26]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(26),
      O => \data_p1[26]_i_1_n_2\
    );
\data_p1[27]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(27),
      O => \data_p1[27]_i_1_n_2\
    );
\data_p1[28]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(28),
      O => \data_p1[28]_i_1_n_2\
    );
\data_p1[29]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(29),
      O => \data_p1[29]_i_1_n_2\
    );
\data_p1[2]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(2),
      O => \data_p1[2]_i_1_n_2\
    );
\data_p1[30]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(30),
      O => \data_p1[30]_i_1_n_2\
    );
\data_p1[31]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(31),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(31),
      O => \data_p1[31]_i_1_n_2\
    );
\data_p1[32]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(32),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(32),
      O => \data_p1[32]_i_1_n_2\
    );
\data_p1[33]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(33),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(33),
      O => \data_p1[33]_i_1_n_2\
    );
\data_p1[34]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(34),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(34),
      O => \data_p1[34]_i_1_n_2\
    );
\data_p1[35]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(35),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(35),
      O => \data_p1[35]_i_1_n_2\
    );
\data_p1[36]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(36),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(36),
      O => \data_p1[36]_i_1_n_2\
    );
\data_p1[37]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(37),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(37),
      O => \data_p1[37]_i_1_n_2\
    );
\data_p1[38]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(38),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(38),
      O => \data_p1[38]_i_1_n_2\
    );
\data_p1[39]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(39),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(39),
      O => \data_p1[39]_i_1_n_2\
    );
\data_p1[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(3),
      O => \data_p1[3]_i_1_n_2\
    );
\data_p1[40]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(40),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(40),
      O => \data_p1[40]_i_1_n_2\
    );
\data_p1[41]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(41),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(41),
      O => \data_p1[41]_i_1_n_2\
    );
\data_p1[42]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(42),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(42),
      O => \data_p1[42]_i_1_n_2\
    );
\data_p1[43]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(43),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(43),
      O => \data_p1[43]_i_1_n_2\
    );
\data_p1[44]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(44),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(44),
      O => \data_p1[44]_i_1_n_2\
    );
\data_p1[45]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(45),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(45),
      O => \data_p1[45]_i_1_n_2\
    );
\data_p1[46]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(46),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(46),
      O => \data_p1[46]_i_1_n_2\
    );
\data_p1[47]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(47),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(47),
      O => \data_p1[47]_i_1_n_2\
    );
\data_p1[48]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(48),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(48),
      O => \data_p1[48]_i_1_n_2\
    );
\data_p1[49]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(49),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(49),
      O => \data_p1[49]_i_1_n_2\
    );
\data_p1[4]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(4),
      O => \data_p1[4]_i_1_n_2\
    );
\data_p1[50]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(50),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(50),
      O => \data_p1[50]_i_1_n_2\
    );
\data_p1[51]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(51),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(51),
      O => \data_p1[51]_i_1_n_2\
    );
\data_p1[52]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(52),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(52),
      O => \data_p1[52]_i_1_n_2\
    );
\data_p1[53]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(53),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(53),
      O => \data_p1[53]_i_1_n_2\
    );
\data_p1[54]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(54),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(54),
      O => \data_p1[54]_i_1_n_2\
    );
\data_p1[55]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(55),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(55),
      O => \data_p1[55]_i_1_n_2\
    );
\data_p1[56]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(56),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(56),
      O => \data_p1[56]_i_1_n_2\
    );
\data_p1[57]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(57),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(57),
      O => \data_p1[57]_i_1_n_2\
    );
\data_p1[58]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(58),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(58),
      O => \data_p1[58]_i_1_n_2\
    );
\data_p1[59]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(59),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(59),
      O => \data_p1[59]_i_1_n_2\
    );
\data_p1[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(5),
      O => \data_p1[5]_i_1_n_2\
    );
\data_p1[60]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(60),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(60),
      O => \data_p1[60]_i_1_n_2\
    );
\data_p1[61]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(61),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(61),
      O => \data_p1[61]_i_1_n_2\
    );
\data_p1[62]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(62),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(62),
      O => \data_p1[62]_i_1_n_2\
    );
\data_p1[63]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"404D4040"
    )
        port map (
      I0 => \state__0\(1),
      I1 => rs2f_wreq_ack,
      I2 => \state__0\(0),
      I3 => ap_reg_ioackin_ddr_AWREADY_reg,
      I4 => \ap_CS_fsm_reg[1]\(0),
      O => load_p1
    );
\data_p1[63]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(63),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(63),
      O => \data_p1[63]_i_2_n_2\
    );
\data_p1[6]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(6),
      O => \data_p1[6]_i_1_n_2\
    );
\data_p1[7]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(7),
      O => \data_p1[7]_i_1__0_n_2\
    );
\data_p1[8]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(8),
      O => \data_p1[8]_i_1_n_2\
    );
\data_p1[9]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => \bytes_read_reg_150_reg[31]\(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(9),
      O => \data_p1[9]_i_1_n_2\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1_n_2\,
      Q => \q_reg[63]\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1_n_2\,
      Q => \q_reg[63]\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1_n_2\,
      Q => \q_reg[63]\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1_n_2\,
      Q => \q_reg[63]\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1_n_2\,
      Q => \q_reg[63]\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1_n_2\,
      Q => \q_reg[63]\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1_n_2\,
      Q => \q_reg[63]\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1_n_2\,
      Q => \q_reg[63]\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1_n_2\,
      Q => \q_reg[63]\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1_n_2\,
      Q => \q_reg[63]\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1_n_2\,
      Q => \q_reg[63]\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1_n_2\,
      Q => \q_reg[63]\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1_n_2\,
      Q => \q_reg[63]\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1_n_2\,
      Q => \q_reg[63]\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1_n_2\,
      Q => \q_reg[63]\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1_n_2\,
      Q => \q_reg[63]\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1_n_2\,
      Q => \q_reg[63]\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1_n_2\,
      Q => \q_reg[63]\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1_n_2\,
      Q => \q_reg[63]\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1_n_2\,
      Q => \q_reg[63]\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1_n_2\,
      Q => \q_reg[63]\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1_n_2\,
      Q => \q_reg[63]\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1_n_2\,
      Q => \q_reg[63]\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1_n_2\,
      Q => \q_reg[63]\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1_n_2\,
      Q => \q_reg[63]\(31),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1_n_2\,
      Q => \q_reg[63]\(32),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1_n_2\,
      Q => \q_reg[63]\(33),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1_n_2\,
      Q => \q_reg[63]\(34),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1_n_2\,
      Q => \q_reg[63]\(35),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1_n_2\,
      Q => \q_reg[63]\(36),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1_n_2\,
      Q => \q_reg[63]\(37),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1_n_2\,
      Q => \q_reg[63]\(38),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1_n_2\,
      Q => \q_reg[63]\(39),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1_n_2\,
      Q => \q_reg[63]\(3),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1_n_2\,
      Q => \q_reg[63]\(40),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1_n_2\,
      Q => \q_reg[63]\(41),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1_n_2\,
      Q => \q_reg[63]\(42),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1_n_2\,
      Q => \q_reg[63]\(43),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1_n_2\,
      Q => \q_reg[63]\(44),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1_n_2\,
      Q => \q_reg[63]\(45),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1_n_2\,
      Q => \q_reg[63]\(46),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1_n_2\,
      Q => \q_reg[63]\(47),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1_n_2\,
      Q => \q_reg[63]\(48),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1_n_2\,
      Q => \q_reg[63]\(49),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1_n_2\,
      Q => \q_reg[63]\(4),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1_n_2\,
      Q => \q_reg[63]\(50),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1_n_2\,
      Q => \q_reg[63]\(51),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1_n_2\,
      Q => \q_reg[63]\(52),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1_n_2\,
      Q => \q_reg[63]\(53),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1_n_2\,
      Q => \q_reg[63]\(54),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1_n_2\,
      Q => \q_reg[63]\(55),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1_n_2\,
      Q => \q_reg[63]\(56),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1_n_2\,
      Q => \q_reg[63]\(57),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1_n_2\,
      Q => \q_reg[63]\(58),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1_n_2\,
      Q => \q_reg[63]\(59),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1_n_2\,
      Q => \q_reg[63]\(5),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1_n_2\,
      Q => \q_reg[63]\(60),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1_n_2\,
      Q => \q_reg[63]\(61),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1_n_2\,
      Q => \q_reg[63]\(62),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_2_n_2\,
      Q => \q_reg[63]\(63),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1_n_2\,
      Q => \q_reg[63]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__0_n_2\,
      Q => \q_reg[63]\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1_n_2\,
      Q => \q_reg[63]\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1_n_2\,
      Q => \q_reg[63]\(9),
      R => '0'
    );
\data_p2[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => \^data_p2_reg[0]_0\,
      I2 => ap_reg_ioackin_ddr_AWREADY_reg,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(31),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(32),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(33),
      Q => data_p2(33),
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(34),
      Q => data_p2(34),
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(35),
      Q => data_p2(35),
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(36),
      Q => data_p2(36),
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(37),
      Q => data_p2(37),
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(38),
      Q => data_p2(38),
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(39),
      Q => data_p2(39),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(40),
      Q => data_p2(40),
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(41),
      Q => data_p2(41),
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(42),
      Q => data_p2(42),
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(43),
      Q => data_p2(43),
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(44),
      Q => data_p2(44),
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(45),
      Q => data_p2(45),
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(46),
      Q => data_p2(46),
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(47),
      Q => data_p2(47),
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(48),
      Q => data_p2(48),
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(49),
      Q => data_p2(49),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(50),
      Q => data_p2(50),
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(51),
      Q => data_p2(51),
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(52),
      Q => data_p2(52),
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(53),
      Q => data_p2(53),
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(54),
      Q => data_p2(54),
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(55),
      Q => data_p2(55),
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(56),
      Q => data_p2(56),
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(57),
      Q => data_p2(57),
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(58),
      Q => data_p2(58),
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(59),
      Q => data_p2(59),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(60),
      Q => data_p2(60),
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(61),
      Q => data_p2(61),
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(62),
      Q => data_p2(62),
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(63),
      Q => data_p2(63),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bytes_read_reg_150_reg[31]\(9),
      Q => data_p2(9),
      R => '0'
    );
s_ready_t_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF0F000F0F"
    )
        port map (
      I0 => ap_reg_ioackin_ddr_AWREADY_reg,
      I1 => \ap_CS_fsm_reg[1]\(0),
      I2 => \state__0\(1),
      I3 => rs2f_wreq_ack,
      I4 => \state__0\(0),
      I5 => \^data_p2_reg[0]_0\,
      O => s_ready_t_i_1_n_2
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => s_ready_t_i_1_n_2,
      Q => \^data_p2_reg[0]_0\,
      R => SR(0)
    );
\state[0]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CFC4CCC4C4C4C4C"
    )
        port map (
      I0 => rs2f_wreq_ack,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => ap_reg_ioackin_ddr_AWREADY_reg,
      I4 => \^data_p2_reg[0]_0\,
      I5 => \ap_CS_fsm_reg[1]\(0),
      O => \state[0]_i_1_n_2\
    );
\state[1]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0FF"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => ap_reg_ioackin_ddr_AWREADY_reg,
      I2 => state(1),
      I3 => \^q\(0),
      I4 => rs2f_wreq_ack,
      O => \state[1]_i_1__0_n_2\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1_n_2\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__0_n_2\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_copyMem_0_0_copyMem_ddr_m_axi_reg_slice_3 is
  port (
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ap_CS_fsm_reg[2]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_ddr_AWREADY_reg : out STD_LOGIC;
    ap_reg_ioackin_ddr_ARREADY_reg : out STD_LOGIC;
    \q_reg[63]\ : out STD_LOGIC_VECTOR ( 63 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[1]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_reg_ioackin_ddr_ARREADY_reg_0 : in STD_LOGIC;
    rs2f_rreq_ack : in STD_LOGIC;
    ddr_AWREADY : in STD_LOGIC;
    ap_reg_ioackin_ddr_AWREADY_reg_0 : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 63 downto 0 );
    ap_rst_n : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_copyMem_0_0_copyMem_ddr_m_axi_reg_slice_3 : entity is "copyMem_ddr_m_axi_reg_slice";
end design_1_copyMem_0_0_copyMem_ddr_m_axi_reg_slice_3;

architecture STRUCTURE of design_1_copyMem_0_0_copyMem_ddr_m_axi_reg_slice_3 is
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[10]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[11]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[12]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[13]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[14]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[15]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[16]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[17]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[18]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[19]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[1]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[20]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[21]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[22]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[23]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[24]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[25]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[26]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[27]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[28]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[29]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[2]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[30]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[31]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[32]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[33]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[34]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[35]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[36]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[37]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[38]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[39]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[3]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[40]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[41]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[42]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[43]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[44]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[45]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[46]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[47]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[48]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[49]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[4]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[50]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[51]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[52]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[53]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[54]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[55]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[56]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[57]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[58]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[59]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[5]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[60]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[61]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[62]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[63]_i_2__0_n_2\ : STD_LOGIC;
  signal \data_p1[6]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_1__1_n_2\ : STD_LOGIC;
  signal \data_p1[8]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[9]_i_1__0_n_2\ : STD_LOGIC;
  signal data_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal ddr_ARREADY : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \s_ready_t_i_1__0_n_2\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \state[1]_i_1__1_n_2\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
begin
  Q(0) <= \^q\(0);
\FSM_sequential_state[0]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"000002F0"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => ap_reg_ioackin_ddr_ARREADY_reg_0,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => rs2f_rreq_ack,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000AFF0800F50008"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => ddr_ARREADY,
      I2 => ap_reg_ioackin_ddr_ARREADY_reg_0,
      I3 => \state__0\(0),
      I4 => \state__0\(1),
      I5 => rs2f_rreq_ack,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ap_CS_fsm[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"EEE00000"
    )
        port map (
      I0 => ap_reg_ioackin_ddr_ARREADY_reg_0,
      I1 => ddr_ARREADY,
      I2 => ddr_AWREADY,
      I3 => ap_reg_ioackin_ddr_AWREADY_reg_0,
      I4 => \ap_CS_fsm_reg[1]\(0),
      O => \ap_CS_fsm_reg[2]\(0)
    );
ap_reg_ioackin_ddr_ARREADY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"000000A888888888"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_reg_ioackin_ddr_ARREADY_reg_0,
      I2 => ddr_ARREADY,
      I3 => ddr_AWREADY,
      I4 => ap_reg_ioackin_ddr_AWREADY_reg_0,
      I5 => \ap_CS_fsm_reg[1]\(0),
      O => ap_reg_ioackin_ddr_ARREADY_reg
    );
ap_reg_ioackin_ddr_AWREADY_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"02020200AAAA0000"
    )
        port map (
      I0 => ap_rst_n,
      I1 => ap_reg_ioackin_ddr_ARREADY_reg_0,
      I2 => ddr_ARREADY,
      I3 => ddr_AWREADY,
      I4 => ap_reg_ioackin_ddr_AWREADY_reg_0,
      I5 => \ap_CS_fsm_reg[1]\(0),
      O => ap_reg_ioackin_ddr_AWREADY_reg
    );
\data_p1[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(0),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(0),
      O => \data_p1[0]_i_1__1_n_2\
    );
\data_p1[10]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(10),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(10),
      O => \data_p1[10]_i_1__0_n_2\
    );
\data_p1[11]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(11),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(11),
      O => \data_p1[11]_i_1__0_n_2\
    );
\data_p1[12]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(12),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(12),
      O => \data_p1[12]_i_1__0_n_2\
    );
\data_p1[13]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(13),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(13),
      O => \data_p1[13]_i_1__0_n_2\
    );
\data_p1[14]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(14),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(14),
      O => \data_p1[14]_i_1__0_n_2\
    );
\data_p1[15]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(15),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(15),
      O => \data_p1[15]_i_1__0_n_2\
    );
\data_p1[16]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(16),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(16),
      O => \data_p1[16]_i_1__0_n_2\
    );
\data_p1[17]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(17),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(17),
      O => \data_p1[17]_i_1__0_n_2\
    );
\data_p1[18]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(18),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(18),
      O => \data_p1[18]_i_1__0_n_2\
    );
\data_p1[19]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(19),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(19),
      O => \data_p1[19]_i_1__0_n_2\
    );
\data_p1[1]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(1),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(1),
      O => \data_p1[1]_i_1__1_n_2\
    );
\data_p1[20]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(20),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(20),
      O => \data_p1[20]_i_1__0_n_2\
    );
\data_p1[21]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(21),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(21),
      O => \data_p1[21]_i_1__0_n_2\
    );
\data_p1[22]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(22),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(22),
      O => \data_p1[22]_i_1__0_n_2\
    );
\data_p1[23]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(23),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(23),
      O => \data_p1[23]_i_1__0_n_2\
    );
\data_p1[24]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(24),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(24),
      O => \data_p1[24]_i_1__0_n_2\
    );
\data_p1[25]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(25),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(25),
      O => \data_p1[25]_i_1__0_n_2\
    );
\data_p1[26]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(26),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(26),
      O => \data_p1[26]_i_1__0_n_2\
    );
\data_p1[27]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(27),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(27),
      O => \data_p1[27]_i_1__0_n_2\
    );
\data_p1[28]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(28),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(28),
      O => \data_p1[28]_i_1__0_n_2\
    );
\data_p1[29]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(29),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(29),
      O => \data_p1[29]_i_1__0_n_2\
    );
\data_p1[2]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(2),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(2),
      O => \data_p1[2]_i_1__1_n_2\
    );
\data_p1[30]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(30),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(30),
      O => \data_p1[30]_i_1__0_n_2\
    );
\data_p1[31]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(31),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(31),
      O => \data_p1[31]_i_1__0_n_2\
    );
\data_p1[32]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(32),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(32),
      O => \data_p1[32]_i_1__0_n_2\
    );
\data_p1[33]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(33),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(33),
      O => \data_p1[33]_i_1__0_n_2\
    );
\data_p1[34]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(34),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(34),
      O => \data_p1[34]_i_1__0_n_2\
    );
\data_p1[35]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(35),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(35),
      O => \data_p1[35]_i_1__0_n_2\
    );
\data_p1[36]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(36),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(36),
      O => \data_p1[36]_i_1__0_n_2\
    );
\data_p1[37]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(37),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(37),
      O => \data_p1[37]_i_1__0_n_2\
    );
\data_p1[38]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(38),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(38),
      O => \data_p1[38]_i_1__0_n_2\
    );
\data_p1[39]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(39),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(39),
      O => \data_p1[39]_i_1__0_n_2\
    );
\data_p1[3]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(3),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(3),
      O => \data_p1[3]_i_1__1_n_2\
    );
\data_p1[40]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(40),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(40),
      O => \data_p1[40]_i_1__0_n_2\
    );
\data_p1[41]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(41),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(41),
      O => \data_p1[41]_i_1__0_n_2\
    );
\data_p1[42]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(42),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(42),
      O => \data_p1[42]_i_1__0_n_2\
    );
\data_p1[43]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(43),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(43),
      O => \data_p1[43]_i_1__0_n_2\
    );
\data_p1[44]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(44),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(44),
      O => \data_p1[44]_i_1__0_n_2\
    );
\data_p1[45]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(45),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(45),
      O => \data_p1[45]_i_1__0_n_2\
    );
\data_p1[46]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(46),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(46),
      O => \data_p1[46]_i_1__0_n_2\
    );
\data_p1[47]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(47),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(47),
      O => \data_p1[47]_i_1__0_n_2\
    );
\data_p1[48]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(48),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(48),
      O => \data_p1[48]_i_1__0_n_2\
    );
\data_p1[49]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(49),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(49),
      O => \data_p1[49]_i_1__0_n_2\
    );
\data_p1[4]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(4),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(4),
      O => \data_p1[4]_i_1__1_n_2\
    );
\data_p1[50]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(50),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(50),
      O => \data_p1[50]_i_1__0_n_2\
    );
\data_p1[51]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(51),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(51),
      O => \data_p1[51]_i_1__0_n_2\
    );
\data_p1[52]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(52),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(52),
      O => \data_p1[52]_i_1__0_n_2\
    );
\data_p1[53]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(53),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(53),
      O => \data_p1[53]_i_1__0_n_2\
    );
\data_p1[54]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(54),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(54),
      O => \data_p1[54]_i_1__0_n_2\
    );
\data_p1[55]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(55),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(55),
      O => \data_p1[55]_i_1__0_n_2\
    );
\data_p1[56]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(56),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(56),
      O => \data_p1[56]_i_1__0_n_2\
    );
\data_p1[57]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(57),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(57),
      O => \data_p1[57]_i_1__0_n_2\
    );
\data_p1[58]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(58),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(58),
      O => \data_p1[58]_i_1__0_n_2\
    );
\data_p1[59]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(59),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(59),
      O => \data_p1[59]_i_1__0_n_2\
    );
\data_p1[5]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(5),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(5),
      O => \data_p1[5]_i_1__1_n_2\
    );
\data_p1[60]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(60),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(60),
      O => \data_p1[60]_i_1__0_n_2\
    );
\data_p1[61]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(61),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(61),
      O => \data_p1[61]_i_1__0_n_2\
    );
\data_p1[62]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(62),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(62),
      O => \data_p1[62]_i_1__0_n_2\
    );
\data_p1[63]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"404D4040"
    )
        port map (
      I0 => \state__0\(1),
      I1 => rs2f_rreq_ack,
      I2 => \state__0\(0),
      I3 => ap_reg_ioackin_ddr_ARREADY_reg_0,
      I4 => \ap_CS_fsm_reg[1]\(0),
      O => load_p1
    );
\data_p1[63]_i_2__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(63),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(63),
      O => \data_p1[63]_i_2__0_n_2\
    );
\data_p1[6]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(6),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(6),
      O => \data_p1[6]_i_1__1_n_2\
    );
\data_p1[7]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(7),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(7),
      O => \data_p1[7]_i_1__1_n_2\
    );
\data_p1[8]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(8),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(8),
      O => \data_p1[8]_i_1__0_n_2\
    );
\data_p1[9]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"BA8A"
    )
        port map (
      I0 => D(9),
      I1 => \state__0\(1),
      I2 => \state__0\(0),
      I3 => data_p2(9),
      O => \data_p1[9]_i_1__0_n_2\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__1_n_2\,
      Q => \q_reg[63]\(0),
      R => '0'
    );
\data_p1_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[10]_i_1__0_n_2\,
      Q => \q_reg[63]\(10),
      R => '0'
    );
\data_p1_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[11]_i_1__0_n_2\,
      Q => \q_reg[63]\(11),
      R => '0'
    );
\data_p1_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[12]_i_1__0_n_2\,
      Q => \q_reg[63]\(12),
      R => '0'
    );
\data_p1_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[13]_i_1__0_n_2\,
      Q => \q_reg[63]\(13),
      R => '0'
    );
\data_p1_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[14]_i_1__0_n_2\,
      Q => \q_reg[63]\(14),
      R => '0'
    );
\data_p1_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[15]_i_1__0_n_2\,
      Q => \q_reg[63]\(15),
      R => '0'
    );
\data_p1_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[16]_i_1__0_n_2\,
      Q => \q_reg[63]\(16),
      R => '0'
    );
\data_p1_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[17]_i_1__0_n_2\,
      Q => \q_reg[63]\(17),
      R => '0'
    );
\data_p1_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[18]_i_1__0_n_2\,
      Q => \q_reg[63]\(18),
      R => '0'
    );
\data_p1_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[19]_i_1__0_n_2\,
      Q => \q_reg[63]\(19),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__1_n_2\,
      Q => \q_reg[63]\(1),
      R => '0'
    );
\data_p1_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[20]_i_1__0_n_2\,
      Q => \q_reg[63]\(20),
      R => '0'
    );
\data_p1_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[21]_i_1__0_n_2\,
      Q => \q_reg[63]\(21),
      R => '0'
    );
\data_p1_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[22]_i_1__0_n_2\,
      Q => \q_reg[63]\(22),
      R => '0'
    );
\data_p1_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[23]_i_1__0_n_2\,
      Q => \q_reg[63]\(23),
      R => '0'
    );
\data_p1_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[24]_i_1__0_n_2\,
      Q => \q_reg[63]\(24),
      R => '0'
    );
\data_p1_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[25]_i_1__0_n_2\,
      Q => \q_reg[63]\(25),
      R => '0'
    );
\data_p1_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[26]_i_1__0_n_2\,
      Q => \q_reg[63]\(26),
      R => '0'
    );
\data_p1_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[27]_i_1__0_n_2\,
      Q => \q_reg[63]\(27),
      R => '0'
    );
\data_p1_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[28]_i_1__0_n_2\,
      Q => \q_reg[63]\(28),
      R => '0'
    );
\data_p1_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[29]_i_1__0_n_2\,
      Q => \q_reg[63]\(29),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__1_n_2\,
      Q => \q_reg[63]\(2),
      R => '0'
    );
\data_p1_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[30]_i_1__0_n_2\,
      Q => \q_reg[63]\(30),
      R => '0'
    );
\data_p1_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[31]_i_1__0_n_2\,
      Q => \q_reg[63]\(31),
      R => '0'
    );
\data_p1_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[32]_i_1__0_n_2\,
      Q => \q_reg[63]\(32),
      R => '0'
    );
\data_p1_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[33]_i_1__0_n_2\,
      Q => \q_reg[63]\(33),
      R => '0'
    );
\data_p1_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[34]_i_1__0_n_2\,
      Q => \q_reg[63]\(34),
      R => '0'
    );
\data_p1_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[35]_i_1__0_n_2\,
      Q => \q_reg[63]\(35),
      R => '0'
    );
\data_p1_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[36]_i_1__0_n_2\,
      Q => \q_reg[63]\(36),
      R => '0'
    );
\data_p1_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[37]_i_1__0_n_2\,
      Q => \q_reg[63]\(37),
      R => '0'
    );
\data_p1_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[38]_i_1__0_n_2\,
      Q => \q_reg[63]\(38),
      R => '0'
    );
\data_p1_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[39]_i_1__0_n_2\,
      Q => \q_reg[63]\(39),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__1_n_2\,
      Q => \q_reg[63]\(3),
      R => '0'
    );
\data_p1_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[40]_i_1__0_n_2\,
      Q => \q_reg[63]\(40),
      R => '0'
    );
\data_p1_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[41]_i_1__0_n_2\,
      Q => \q_reg[63]\(41),
      R => '0'
    );
\data_p1_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[42]_i_1__0_n_2\,
      Q => \q_reg[63]\(42),
      R => '0'
    );
\data_p1_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[43]_i_1__0_n_2\,
      Q => \q_reg[63]\(43),
      R => '0'
    );
\data_p1_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[44]_i_1__0_n_2\,
      Q => \q_reg[63]\(44),
      R => '0'
    );
\data_p1_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[45]_i_1__0_n_2\,
      Q => \q_reg[63]\(45),
      R => '0'
    );
\data_p1_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[46]_i_1__0_n_2\,
      Q => \q_reg[63]\(46),
      R => '0'
    );
\data_p1_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[47]_i_1__0_n_2\,
      Q => \q_reg[63]\(47),
      R => '0'
    );
\data_p1_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[48]_i_1__0_n_2\,
      Q => \q_reg[63]\(48),
      R => '0'
    );
\data_p1_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[49]_i_1__0_n_2\,
      Q => \q_reg[63]\(49),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__1_n_2\,
      Q => \q_reg[63]\(4),
      R => '0'
    );
\data_p1_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[50]_i_1__0_n_2\,
      Q => \q_reg[63]\(50),
      R => '0'
    );
\data_p1_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[51]_i_1__0_n_2\,
      Q => \q_reg[63]\(51),
      R => '0'
    );
\data_p1_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[52]_i_1__0_n_2\,
      Q => \q_reg[63]\(52),
      R => '0'
    );
\data_p1_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[53]_i_1__0_n_2\,
      Q => \q_reg[63]\(53),
      R => '0'
    );
\data_p1_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[54]_i_1__0_n_2\,
      Q => \q_reg[63]\(54),
      R => '0'
    );
\data_p1_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[55]_i_1__0_n_2\,
      Q => \q_reg[63]\(55),
      R => '0'
    );
\data_p1_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[56]_i_1__0_n_2\,
      Q => \q_reg[63]\(56),
      R => '0'
    );
\data_p1_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[57]_i_1__0_n_2\,
      Q => \q_reg[63]\(57),
      R => '0'
    );
\data_p1_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[58]_i_1__0_n_2\,
      Q => \q_reg[63]\(58),
      R => '0'
    );
\data_p1_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[59]_i_1__0_n_2\,
      Q => \q_reg[63]\(59),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__1_n_2\,
      Q => \q_reg[63]\(5),
      R => '0'
    );
\data_p1_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[60]_i_1__0_n_2\,
      Q => \q_reg[63]\(60),
      R => '0'
    );
\data_p1_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[61]_i_1__0_n_2\,
      Q => \q_reg[63]\(61),
      R => '0'
    );
\data_p1_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[62]_i_1__0_n_2\,
      Q => \q_reg[63]\(62),
      R => '0'
    );
\data_p1_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[63]_i_2__0_n_2\,
      Q => \q_reg[63]\(63),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__1_n_2\,
      Q => \q_reg[63]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_1__1_n_2\,
      Q => \q_reg[63]\(7),
      R => '0'
    );
\data_p1_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[8]_i_1__0_n_2\,
      Q => \q_reg[63]\(8),
      R => '0'
    );
\data_p1_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[9]_i_1__0_n_2\,
      Q => \q_reg[63]\(9),
      R => '0'
    );
\data_p2[63]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"08"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => ddr_ARREADY,
      I2 => ap_reg_ioackin_ddr_ARREADY_reg_0,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(0),
      Q => data_p2(0),
      R => '0'
    );
\data_p2_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(10),
      Q => data_p2(10),
      R => '0'
    );
\data_p2_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(11),
      Q => data_p2(11),
      R => '0'
    );
\data_p2_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(12),
      Q => data_p2(12),
      R => '0'
    );
\data_p2_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(13),
      Q => data_p2(13),
      R => '0'
    );
\data_p2_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(14),
      Q => data_p2(14),
      R => '0'
    );
\data_p2_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(15),
      Q => data_p2(15),
      R => '0'
    );
\data_p2_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(16),
      Q => data_p2(16),
      R => '0'
    );
\data_p2_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(17),
      Q => data_p2(17),
      R => '0'
    );
\data_p2_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(18),
      Q => data_p2(18),
      R => '0'
    );
\data_p2_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(19),
      Q => data_p2(19),
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(1),
      Q => data_p2(1),
      R => '0'
    );
\data_p2_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(20),
      Q => data_p2(20),
      R => '0'
    );
\data_p2_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(21),
      Q => data_p2(21),
      R => '0'
    );
\data_p2_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(22),
      Q => data_p2(22),
      R => '0'
    );
\data_p2_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(23),
      Q => data_p2(23),
      R => '0'
    );
\data_p2_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(24),
      Q => data_p2(24),
      R => '0'
    );
\data_p2_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(25),
      Q => data_p2(25),
      R => '0'
    );
\data_p2_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(26),
      Q => data_p2(26),
      R => '0'
    );
\data_p2_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(27),
      Q => data_p2(27),
      R => '0'
    );
\data_p2_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(28),
      Q => data_p2(28),
      R => '0'
    );
\data_p2_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(29),
      Q => data_p2(29),
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(2),
      Q => data_p2(2),
      R => '0'
    );
\data_p2_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(30),
      Q => data_p2(30),
      R => '0'
    );
\data_p2_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(31),
      Q => data_p2(31),
      R => '0'
    );
\data_p2_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(32),
      Q => data_p2(32),
      R => '0'
    );
\data_p2_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(33),
      Q => data_p2(33),
      R => '0'
    );
\data_p2_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(34),
      Q => data_p2(34),
      R => '0'
    );
\data_p2_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(35),
      Q => data_p2(35),
      R => '0'
    );
\data_p2_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(36),
      Q => data_p2(36),
      R => '0'
    );
\data_p2_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(37),
      Q => data_p2(37),
      R => '0'
    );
\data_p2_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(38),
      Q => data_p2(38),
      R => '0'
    );
\data_p2_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(39),
      Q => data_p2(39),
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(3),
      Q => data_p2(3),
      R => '0'
    );
\data_p2_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(40),
      Q => data_p2(40),
      R => '0'
    );
\data_p2_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(41),
      Q => data_p2(41),
      R => '0'
    );
\data_p2_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(42),
      Q => data_p2(42),
      R => '0'
    );
\data_p2_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(43),
      Q => data_p2(43),
      R => '0'
    );
\data_p2_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(44),
      Q => data_p2(44),
      R => '0'
    );
\data_p2_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(45),
      Q => data_p2(45),
      R => '0'
    );
\data_p2_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(46),
      Q => data_p2(46),
      R => '0'
    );
\data_p2_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(47),
      Q => data_p2(47),
      R => '0'
    );
\data_p2_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(48),
      Q => data_p2(48),
      R => '0'
    );
\data_p2_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(49),
      Q => data_p2(49),
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(4),
      Q => data_p2(4),
      R => '0'
    );
\data_p2_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(50),
      Q => data_p2(50),
      R => '0'
    );
\data_p2_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(51),
      Q => data_p2(51),
      R => '0'
    );
\data_p2_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(52),
      Q => data_p2(52),
      R => '0'
    );
\data_p2_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(53),
      Q => data_p2(53),
      R => '0'
    );
\data_p2_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(54),
      Q => data_p2(54),
      R => '0'
    );
\data_p2_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(55),
      Q => data_p2(55),
      R => '0'
    );
\data_p2_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(56),
      Q => data_p2(56),
      R => '0'
    );
\data_p2_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(57),
      Q => data_p2(57),
      R => '0'
    );
\data_p2_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(58),
      Q => data_p2(58),
      R => '0'
    );
\data_p2_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(59),
      Q => data_p2(59),
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(5),
      Q => data_p2(5),
      R => '0'
    );
\data_p2_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(60),
      Q => data_p2(60),
      R => '0'
    );
\data_p2_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(61),
      Q => data_p2(61),
      R => '0'
    );
\data_p2_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(62),
      Q => data_p2(62),
      R => '0'
    );
\data_p2_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(63),
      Q => data_p2(63),
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(6),
      Q => data_p2(6),
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(7),
      Q => data_p2(7),
      R => '0'
    );
\data_p2_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(8),
      Q => data_p2(8),
      R => '0'
    );
\data_p2_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => D(9),
      Q => data_p2(9),
      R => '0'
    );
\s_ready_t_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFBF0F000F0F"
    )
        port map (
      I0 => ap_reg_ioackin_ddr_ARREADY_reg_0,
      I1 => \ap_CS_fsm_reg[1]\(0),
      I2 => \state__0\(1),
      I3 => rs2f_rreq_ack,
      I4 => \state__0\(0),
      I5 => ddr_ARREADY,
      O => \s_ready_t_i_1__0_n_2\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__0_n_2\,
      Q => ddr_ARREADY,
      R => SR(0)
    );
\state[0]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"4CFC4CCC4C4C4C4C"
    )
        port map (
      I0 => rs2f_rreq_ack,
      I1 => \^q\(0),
      I2 => state(1),
      I3 => ap_reg_ioackin_ddr_ARREADY_reg_0,
      I4 => ddr_ARREADY,
      I5 => \ap_CS_fsm_reg[1]\(0),
      O => \state[0]_i_1__0_n_2\
    );
\state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFD0FF"
    )
        port map (
      I0 => \ap_CS_fsm_reg[1]\(0),
      I1 => ap_reg_ioackin_ddr_ARREADY_reg_0,
      I2 => state(1),
      I3 => \^q\(0),
      I4 => rs2f_rreq_ack,
      O => \state[1]_i_1__1_n_2\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__0_n_2\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1__1_n_2\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity \design_1_copyMem_0_0_copyMem_ddr_m_axi_reg_slice__parameterized0\ is
  port (
    rdata_ack_t : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \bus_wide_gen.len_cnt_reg[0]\ : out STD_LOGIC;
    \ddr_addr_read_reg_181_reg[0]\ : out STD_LOGIC;
    \i_1_reg_176_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ddr_addr_read_reg_181_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC;
    \ap_CS_fsm_reg[9]_0\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ddr_WREADY : in STD_LOGIC;
    \bus_wide_gen.rdata_valid_t_reg\ : in STD_LOGIC;
    \i_reg_104_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    bytes_read_reg_150 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \bus_wide_gen.data_buf_reg[7]\ : in STD_LOGIC_VECTOR ( 7 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of \design_1_copyMem_0_0_copyMem_ddr_m_axi_reg_slice__parameterized0\ : entity is "copyMem_ddr_m_axi_reg_slice";
end \design_1_copyMem_0_0_copyMem_ddr_m_axi_reg_slice__parameterized0\;

architecture STRUCTURE of \design_1_copyMem_0_0_copyMem_ddr_m_axi_reg_slice__parameterized0\ is
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^q\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \data_p1[0]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[2]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[3]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[4]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[6]_i_1__0_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_10_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_11_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_13_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_14_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_15_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_16_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_18_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_19_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_20_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_21_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_23_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_24_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_25_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_26_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_27_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_28_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_29_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_2_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_30_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_5_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_6_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_8_n_2\ : STD_LOGIC;
  signal \data_p1[7]_i_9_n_2\ : STD_LOGIC;
  signal \data_p1_reg[7]_i_12_n_2\ : STD_LOGIC;
  signal \data_p1_reg[7]_i_12_n_3\ : STD_LOGIC;
  signal \data_p1_reg[7]_i_12_n_4\ : STD_LOGIC;
  signal \data_p1_reg[7]_i_12_n_5\ : STD_LOGIC;
  signal \data_p1_reg[7]_i_17_n_2\ : STD_LOGIC;
  signal \data_p1_reg[7]_i_17_n_3\ : STD_LOGIC;
  signal \data_p1_reg[7]_i_17_n_4\ : STD_LOGIC;
  signal \data_p1_reg[7]_i_17_n_5\ : STD_LOGIC;
  signal \data_p1_reg[7]_i_22_n_2\ : STD_LOGIC;
  signal \data_p1_reg[7]_i_22_n_3\ : STD_LOGIC;
  signal \data_p1_reg[7]_i_22_n_4\ : STD_LOGIC;
  signal \data_p1_reg[7]_i_22_n_5\ : STD_LOGIC;
  signal \data_p1_reg[7]_i_3_n_5\ : STD_LOGIC;
  signal \data_p1_reg[7]_i_4_n_2\ : STD_LOGIC;
  signal \data_p1_reg[7]_i_4_n_3\ : STD_LOGIC;
  signal \data_p1_reg[7]_i_4_n_4\ : STD_LOGIC;
  signal \data_p1_reg[7]_i_4_n_5\ : STD_LOGIC;
  signal \data_p1_reg[7]_i_7_n_2\ : STD_LOGIC;
  signal \data_p1_reg[7]_i_7_n_3\ : STD_LOGIC;
  signal \data_p1_reg[7]_i_7_n_4\ : STD_LOGIC;
  signal \data_p1_reg[7]_i_7_n_5\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[0]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[1]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[2]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[3]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[4]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[5]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[6]\ : STD_LOGIC;
  signal \data_p2_reg_n_2_[7]\ : STD_LOGIC;
  signal \^ddr_addr_read_reg_181_reg[0]\ : STD_LOGIC;
  signal load_p1 : STD_LOGIC;
  signal load_p2 : STD_LOGIC;
  signal \next__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \^rdata_ack_t\ : STD_LOGIC;
  signal \s_ready_t_i_1__1_n_2\ : STD_LOGIC;
  signal state : STD_LOGIC_VECTOR ( 1 to 1 );
  signal \state[0]_i_1__1_n_2\ : STD_LOGIC;
  signal \state[1]_i_1_n_2\ : STD_LOGIC;
  signal \state__0\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  attribute RTL_KEEP : string;
  attribute RTL_KEEP of \state__0\ : signal is "yes";
  signal \NLW_data_p1_reg[7]_i_12_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_p1_reg[7]_i_17_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_p1_reg[7]_i_22_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_p1_reg[7]_i_3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_data_p1_reg[7]_i_3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_p1_reg[7]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_data_p1_reg[7]_i_7_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  attribute FSM_ENCODED_STATES : string;
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[0]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP : string;
  attribute KEEP of \FSM_sequential_state_reg[0]\ : label is "yes";
  attribute FSM_ENCODED_STATES of \FSM_sequential_state_reg[1]\ : label is "ZERO:00,TWO:01,ONE:10";
  attribute KEEP of \FSM_sequential_state_reg[1]\ : label is "yes";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \ap_CS_fsm[9]_i_1\ : label is "soft_lutpair124";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \data_p1_reg[7]_i_12\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_p1_reg[7]_i_17\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_p1_reg[7]_i_22\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_p1_reg[7]_i_3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_p1_reg[7]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \data_p1_reg[7]_i_7\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \ddr_addr_read_reg_181[7]_i_1\ : label is "soft_lutpair125";
  attribute SOFT_HLUTNM of \i_1_reg_176[63]_i_1\ : label is "soft_lutpair124";
  attribute SOFT_HLUTNM of \state[1]_i_1\ : label is "soft_lutpair125";
begin
  CO(0) <= \^co\(0);
  Q(0) <= \^q\(0);
  \ddr_addr_read_reg_181_reg[0]\ <= \^ddr_addr_read_reg_181_reg[0]\;
  rdata_ack_t <= \^rdata_ack_t\;
\FSM_sequential_state[0]_i_1__1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"002C"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \^ddr_addr_read_reg_181_reg[0]\,
      O => \next__0\(0)
    );
\FSM_sequential_state[1]_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"0CF80308"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_wide_gen.rdata_valid_t_reg\,
      I2 => \state__0\(0),
      I3 => \state__0\(1),
      I4 => \^ddr_addr_read_reg_181_reg[0]\,
      O => \next__0\(1)
    );
\FSM_sequential_state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(0),
      Q => \state__0\(0),
      R => SR(0)
    );
\FSM_sequential_state_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \next__0\(1),
      Q => \state__0\(1),
      R => SR(0)
    );
\ap_CS_fsm[9]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"202F2020"
    )
        port map (
      I0 => \^q\(0),
      I1 => \^co\(0),
      I2 => \ap_CS_fsm_reg[9]_0\(0),
      I3 => ddr_WREADY,
      I4 => \ap_CS_fsm_reg[9]_0\(1),
      O => \ap_CS_fsm_reg[9]\(0)
    );
\bus_wide_gen.len_cnt[7]_i_5__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"2"
    )
        port map (
      I0 => \bus_wide_gen.rdata_valid_t_reg\,
      I1 => \^rdata_ack_t\,
      O => \bus_wide_gen.len_cnt_reg[0]\
    );
\data_p1[0]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[0]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(0),
      O => \data_p1[0]_i_1__0_n_2\
    );
\data_p1[1]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[1]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(1),
      O => \data_p1[1]_i_1__0_n_2\
    );
\data_p1[2]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[2]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(2),
      O => \data_p1[2]_i_1__0_n_2\
    );
\data_p1[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[3]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(3),
      O => \data_p1[3]_i_1__0_n_2\
    );
\data_p1[4]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[4]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(4),
      O => \data_p1[4]_i_1__0_n_2\
    );
\data_p1[5]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[5]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(5),
      O => \data_p1[5]_i_1__0_n_2\
    );
\data_p1[6]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[6]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(6),
      O => \data_p1[6]_i_1__0_n_2\
    );
\data_p1[7]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0040004055D50000"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \^q\(0),
      I2 => \ap_CS_fsm_reg[9]_0\(0),
      I3 => \^co\(0),
      I4 => \bus_wide_gen.rdata_valid_t_reg\,
      I5 => \state__0\(0),
      O => load_p1
    );
\data_p1[7]_i_10\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_104_reg[63]\(51),
      I1 => bytes_read_reg_150(51),
      I2 => \i_reg_104_reg[63]\(52),
      I3 => bytes_read_reg_150(52),
      I4 => bytes_read_reg_150(53),
      I5 => \i_reg_104_reg[63]\(53),
      O => \data_p1[7]_i_10_n_2\
    );
\data_p1[7]_i_11\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_104_reg[63]\(48),
      I1 => bytes_read_reg_150(48),
      I2 => \i_reg_104_reg[63]\(49),
      I3 => bytes_read_reg_150(49),
      I4 => bytes_read_reg_150(50),
      I5 => \i_reg_104_reg[63]\(50),
      O => \data_p1[7]_i_11_n_2\
    );
\data_p1[7]_i_13\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_104_reg[63]\(45),
      I1 => bytes_read_reg_150(45),
      I2 => \i_reg_104_reg[63]\(46),
      I3 => bytes_read_reg_150(46),
      I4 => bytes_read_reg_150(47),
      I5 => \i_reg_104_reg[63]\(47),
      O => \data_p1[7]_i_13_n_2\
    );
\data_p1[7]_i_14\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_104_reg[63]\(42),
      I1 => bytes_read_reg_150(42),
      I2 => \i_reg_104_reg[63]\(43),
      I3 => bytes_read_reg_150(43),
      I4 => bytes_read_reg_150(44),
      I5 => \i_reg_104_reg[63]\(44),
      O => \data_p1[7]_i_14_n_2\
    );
\data_p1[7]_i_15\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_104_reg[63]\(39),
      I1 => bytes_read_reg_150(39),
      I2 => \i_reg_104_reg[63]\(40),
      I3 => bytes_read_reg_150(40),
      I4 => bytes_read_reg_150(41),
      I5 => \i_reg_104_reg[63]\(41),
      O => \data_p1[7]_i_15_n_2\
    );
\data_p1[7]_i_16\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_104_reg[63]\(36),
      I1 => bytes_read_reg_150(36),
      I2 => \i_reg_104_reg[63]\(37),
      I3 => bytes_read_reg_150(37),
      I4 => bytes_read_reg_150(38),
      I5 => \i_reg_104_reg[63]\(38),
      O => \data_p1[7]_i_16_n_2\
    );
\data_p1[7]_i_18\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_104_reg[63]\(33),
      I1 => bytes_read_reg_150(33),
      I2 => \i_reg_104_reg[63]\(34),
      I3 => bytes_read_reg_150(34),
      I4 => bytes_read_reg_150(35),
      I5 => \i_reg_104_reg[63]\(35),
      O => \data_p1[7]_i_18_n_2\
    );
\data_p1[7]_i_19\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_104_reg[63]\(32),
      I1 => bytes_read_reg_150(32),
      I2 => \i_reg_104_reg[63]\(30),
      I3 => bytes_read_reg_150(30),
      I4 => bytes_read_reg_150(31),
      I5 => \i_reg_104_reg[63]\(31),
      O => \data_p1[7]_i_19_n_2\
    );
\data_p1[7]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FB08"
    )
        port map (
      I0 => \data_p2_reg_n_2_[7]\,
      I1 => \state__0\(0),
      I2 => \state__0\(1),
      I3 => \bus_wide_gen.data_buf_reg[7]\(7),
      O => \data_p1[7]_i_2_n_2\
    );
\data_p1[7]_i_20\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_104_reg[63]\(27),
      I1 => bytes_read_reg_150(27),
      I2 => \i_reg_104_reg[63]\(28),
      I3 => bytes_read_reg_150(28),
      I4 => bytes_read_reg_150(29),
      I5 => \i_reg_104_reg[63]\(29),
      O => \data_p1[7]_i_20_n_2\
    );
\data_p1[7]_i_21\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_104_reg[63]\(24),
      I1 => bytes_read_reg_150(24),
      I2 => \i_reg_104_reg[63]\(25),
      I3 => bytes_read_reg_150(25),
      I4 => bytes_read_reg_150(26),
      I5 => \i_reg_104_reg[63]\(26),
      O => \data_p1[7]_i_21_n_2\
    );
\data_p1[7]_i_23\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_104_reg[63]\(21),
      I1 => bytes_read_reg_150(21),
      I2 => \i_reg_104_reg[63]\(22),
      I3 => bytes_read_reg_150(22),
      I4 => bytes_read_reg_150(23),
      I5 => \i_reg_104_reg[63]\(23),
      O => \data_p1[7]_i_23_n_2\
    );
\data_p1[7]_i_24\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_104_reg[63]\(18),
      I1 => bytes_read_reg_150(18),
      I2 => \i_reg_104_reg[63]\(19),
      I3 => bytes_read_reg_150(19),
      I4 => bytes_read_reg_150(20),
      I5 => \i_reg_104_reg[63]\(20),
      O => \data_p1[7]_i_24_n_2\
    );
\data_p1[7]_i_25\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_104_reg[63]\(16),
      I1 => bytes_read_reg_150(16),
      I2 => \i_reg_104_reg[63]\(15),
      I3 => bytes_read_reg_150(15),
      I4 => bytes_read_reg_150(17),
      I5 => \i_reg_104_reg[63]\(17),
      O => \data_p1[7]_i_25_n_2\
    );
\data_p1[7]_i_26\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_104_reg[63]\(14),
      I1 => bytes_read_reg_150(14),
      I2 => \i_reg_104_reg[63]\(12),
      I3 => bytes_read_reg_150(12),
      I4 => bytes_read_reg_150(13),
      I5 => \i_reg_104_reg[63]\(13),
      O => \data_p1[7]_i_26_n_2\
    );
\data_p1[7]_i_27\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_104_reg[63]\(9),
      I1 => bytes_read_reg_150(9),
      I2 => \i_reg_104_reg[63]\(10),
      I3 => bytes_read_reg_150(10),
      I4 => bytes_read_reg_150(11),
      I5 => \i_reg_104_reg[63]\(11),
      O => \data_p1[7]_i_27_n_2\
    );
\data_p1[7]_i_28\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_104_reg[63]\(6),
      I1 => bytes_read_reg_150(6),
      I2 => \i_reg_104_reg[63]\(7),
      I3 => bytes_read_reg_150(7),
      I4 => bytes_read_reg_150(8),
      I5 => \i_reg_104_reg[63]\(8),
      O => \data_p1[7]_i_28_n_2\
    );
\data_p1[7]_i_29\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_104_reg[63]\(3),
      I1 => bytes_read_reg_150(3),
      I2 => \i_reg_104_reg[63]\(4),
      I3 => bytes_read_reg_150(4),
      I4 => bytes_read_reg_150(5),
      I5 => \i_reg_104_reg[63]\(5),
      O => \data_p1[7]_i_29_n_2\
    );
\data_p1[7]_i_30\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_104_reg[63]\(0),
      I1 => bytes_read_reg_150(0),
      I2 => \i_reg_104_reg[63]\(1),
      I3 => bytes_read_reg_150(1),
      I4 => bytes_read_reg_150(2),
      I5 => \i_reg_104_reg[63]\(2),
      O => \data_p1[7]_i_30_n_2\
    );
\data_p1[7]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => bytes_read_reg_150(63),
      I1 => \i_reg_104_reg[63]\(63),
      O => \data_p1[7]_i_5_n_2\
    );
\data_p1[7]_i_6\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_104_reg[63]\(61),
      I1 => bytes_read_reg_150(61),
      I2 => \i_reg_104_reg[63]\(60),
      I3 => bytes_read_reg_150(60),
      I4 => bytes_read_reg_150(62),
      I5 => \i_reg_104_reg[63]\(62),
      O => \data_p1[7]_i_6_n_2\
    );
\data_p1[7]_i_8\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_104_reg[63]\(57),
      I1 => bytes_read_reg_150(57),
      I2 => \i_reg_104_reg[63]\(58),
      I3 => bytes_read_reg_150(58),
      I4 => bytes_read_reg_150(59),
      I5 => \i_reg_104_reg[63]\(59),
      O => \data_p1[7]_i_8_n_2\
    );
\data_p1[7]_i_9\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \i_reg_104_reg[63]\(54),
      I1 => bytes_read_reg_150(54),
      I2 => \i_reg_104_reg[63]\(55),
      I3 => bytes_read_reg_150(55),
      I4 => bytes_read_reg_150(56),
      I5 => \i_reg_104_reg[63]\(56),
      O => \data_p1[7]_i_9_n_2\
    );
\data_p1_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[0]_i_1__0_n_2\,
      Q => \ddr_addr_read_reg_181_reg[7]\(0),
      R => '0'
    );
\data_p1_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[1]_i_1__0_n_2\,
      Q => \ddr_addr_read_reg_181_reg[7]\(1),
      R => '0'
    );
\data_p1_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[2]_i_1__0_n_2\,
      Q => \ddr_addr_read_reg_181_reg[7]\(2),
      R => '0'
    );
\data_p1_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[3]_i_1__0_n_2\,
      Q => \ddr_addr_read_reg_181_reg[7]\(3),
      R => '0'
    );
\data_p1_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[4]_i_1__0_n_2\,
      Q => \ddr_addr_read_reg_181_reg[7]\(4),
      R => '0'
    );
\data_p1_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[5]_i_1__0_n_2\,
      Q => \ddr_addr_read_reg_181_reg[7]\(5),
      R => '0'
    );
\data_p1_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[6]_i_1__0_n_2\,
      Q => \ddr_addr_read_reg_181_reg[7]\(6),
      R => '0'
    );
\data_p1_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p1,
      D => \data_p1[7]_i_2_n_2\,
      Q => \ddr_addr_read_reg_181_reg[7]\(7),
      R => '0'
    );
\data_p1_reg[7]_i_12\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_p1_reg[7]_i_17_n_2\,
      CO(3) => \data_p1_reg[7]_i_12_n_2\,
      CO(2) => \data_p1_reg[7]_i_12_n_3\,
      CO(1) => \data_p1_reg[7]_i_12_n_4\,
      CO(0) => \data_p1_reg[7]_i_12_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_p1_reg[7]_i_12_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_p1[7]_i_18_n_2\,
      S(2) => \data_p1[7]_i_19_n_2\,
      S(1) => \data_p1[7]_i_20_n_2\,
      S(0) => \data_p1[7]_i_21_n_2\
    );
\data_p1_reg[7]_i_17\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_p1_reg[7]_i_22_n_2\,
      CO(3) => \data_p1_reg[7]_i_17_n_2\,
      CO(2) => \data_p1_reg[7]_i_17_n_3\,
      CO(1) => \data_p1_reg[7]_i_17_n_4\,
      CO(0) => \data_p1_reg[7]_i_17_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_p1_reg[7]_i_17_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_p1[7]_i_23_n_2\,
      S(2) => \data_p1[7]_i_24_n_2\,
      S(1) => \data_p1[7]_i_25_n_2\,
      S(0) => \data_p1[7]_i_26_n_2\
    );
\data_p1_reg[7]_i_22\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \data_p1_reg[7]_i_22_n_2\,
      CO(2) => \data_p1_reg[7]_i_22_n_3\,
      CO(1) => \data_p1_reg[7]_i_22_n_4\,
      CO(0) => \data_p1_reg[7]_i_22_n_5\,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_p1_reg[7]_i_22_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_p1[7]_i_27_n_2\,
      S(2) => \data_p1[7]_i_28_n_2\,
      S(1) => \data_p1[7]_i_29_n_2\,
      S(0) => \data_p1[7]_i_30_n_2\
    );
\data_p1_reg[7]_i_3\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_p1_reg[7]_i_4_n_2\,
      CO(3 downto 2) => \NLW_data_p1_reg[7]_i_3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \^co\(0),
      CO(0) => \data_p1_reg[7]_i_3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_p1_reg[7]_i_3_O_UNCONNECTED\(3 downto 0),
      S(3 downto 2) => B"00",
      S(1) => \data_p1[7]_i_5_n_2\,
      S(0) => \data_p1[7]_i_6_n_2\
    );
\data_p1_reg[7]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_p1_reg[7]_i_7_n_2\,
      CO(3) => \data_p1_reg[7]_i_4_n_2\,
      CO(2) => \data_p1_reg[7]_i_4_n_3\,
      CO(1) => \data_p1_reg[7]_i_4_n_4\,
      CO(0) => \data_p1_reg[7]_i_4_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_p1_reg[7]_i_4_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_p1[7]_i_8_n_2\,
      S(2) => \data_p1[7]_i_9_n_2\,
      S(1) => \data_p1[7]_i_10_n_2\,
      S(0) => \data_p1[7]_i_11_n_2\
    );
\data_p1_reg[7]_i_7\: unisim.vcomponents.CARRY4
     port map (
      CI => \data_p1_reg[7]_i_12_n_2\,
      CO(3) => \data_p1_reg[7]_i_7_n_2\,
      CO(2) => \data_p1_reg[7]_i_7_n_3\,
      CO(1) => \data_p1_reg[7]_i_7_n_4\,
      CO(0) => \data_p1_reg[7]_i_7_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_data_p1_reg[7]_i_7_O_UNCONNECTED\(3 downto 0),
      S(3) => \data_p1[7]_i_13_n_2\,
      S(2) => \data_p1[7]_i_14_n_2\,
      S(1) => \data_p1[7]_i_15_n_2\,
      S(0) => \data_p1[7]_i_16_n_2\
    );
\data_p2[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => \^rdata_ack_t\,
      I1 => \bus_wide_gen.rdata_valid_t_reg\,
      O => load_p2
    );
\data_p2_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(0),
      Q => \data_p2_reg_n_2_[0]\,
      R => '0'
    );
\data_p2_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(1),
      Q => \data_p2_reg_n_2_[1]\,
      R => '0'
    );
\data_p2_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(2),
      Q => \data_p2_reg_n_2_[2]\,
      R => '0'
    );
\data_p2_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(3),
      Q => \data_p2_reg_n_2_[3]\,
      R => '0'
    );
\data_p2_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(4),
      Q => \data_p2_reg_n_2_[4]\,
      R => '0'
    );
\data_p2_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(5),
      Q => \data_p2_reg_n_2_[5]\,
      R => '0'
    );
\data_p2_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(6),
      Q => \data_p2_reg_n_2_[6]\,
      R => '0'
    );
\data_p2_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => load_p2,
      D => \bus_wide_gen.data_buf_reg[7]\(7),
      Q => \data_p2_reg_n_2_[7]\,
      R => '0'
    );
\ddr_addr_read_reg_181[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"40"
    )
        port map (
      I0 => \^co\(0),
      I1 => \ap_CS_fsm_reg[9]_0\(0),
      I2 => \^q\(0),
      O => \^ddr_addr_read_reg_181_reg[0]\
    );
\i_1_reg_176[63]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"C8"
    )
        port map (
      I0 => \^co\(0),
      I1 => \ap_CS_fsm_reg[9]_0\(0),
      I2 => \^q\(0),
      O => \i_1_reg_176_reg[0]\(0)
    );
\s_ready_t_i_1__1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFDF4455"
    )
        port map (
      I0 => \state__0\(1),
      I1 => \^ddr_addr_read_reg_181_reg[0]\,
      I2 => \bus_wide_gen.rdata_valid_t_reg\,
      I3 => \state__0\(0),
      I4 => \^rdata_ack_t\,
      O => \s_ready_t_i_1__1_n_2\
    );
s_ready_t_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \s_ready_t_i_1__1_n_2\,
      Q => \^rdata_ack_t\,
      R => SR(0)
    );
\state[0]_i_1__1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFBFFFBFF0000000"
    )
        port map (
      I0 => \^co\(0),
      I1 => \ap_CS_fsm_reg[9]_0\(0),
      I2 => state(1),
      I3 => \bus_wide_gen.rdata_valid_t_reg\,
      I4 => \^rdata_ack_t\,
      I5 => \^q\(0),
      O => \state[0]_i_1__1_n_2\
    );
\state[1]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"2F2FFF2F"
    )
        port map (
      I0 => \ap_CS_fsm_reg[9]_0\(0),
      I1 => \^co\(0),
      I2 => \^q\(0),
      I3 => state(1),
      I4 => \bus_wide_gen.rdata_valid_t_reg\,
      O => \state[1]_i_1_n_2\
    );
\state_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[0]_i_1__1_n_2\,
      Q => \^q\(0),
      R => SR(0)
    );
\state_reg[1]\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \state[1]_i_1_n_2\,
      Q => state(1),
      S => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_copyMem_0_0_copyMem_ddr_m_axi_throttl is
  port (
    m_axi_ddr_AWVALID : out STD_LOGIC;
    Q : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \could_multi_bursts.loop_cnt_reg[5]\ : out STD_LOGIC;
    \throttl_cnt_reg[0]_0\ : out STD_LOGIC;
    AWVALID_Dummy : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 1 downto 0 );
    \could_multi_bursts.AWVALID_Dummy_reg\ : in STD_LOGIC;
    \could_multi_bursts.awlen_buf_reg[3]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ddr_AWREADY : in STD_LOGIC;
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    E : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_clk : in STD_LOGIC
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_copyMem_0_0_copyMem_ddr_m_axi_throttl : entity is "copyMem_ddr_m_axi_throttl";
end design_1_copyMem_0_0_copyMem_ddr_m_axi_throttl;

architecture STRUCTURE of design_1_copyMem_0_0_copyMem_ddr_m_axi_throttl is
  signal \^q\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal m_axi_ddr_AWVALID_INST_0_i_1_n_2 : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 7 downto 2 );
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 7 downto 2 );
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \throttl_cnt[5]_i_1\ : label is "soft_lutpair245";
  attribute SOFT_HLUTNM of \throttl_cnt[6]_i_1\ : label is "soft_lutpair245";
begin
  Q(1 downto 0) <= \^q\(1 downto 0);
\could_multi_bursts.awaddr_buf[31]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => m_axi_ddr_AWREADY,
      I1 => throttl_cnt_reg(5),
      I2 => throttl_cnt_reg(4),
      I3 => throttl_cnt_reg(7),
      I4 => throttl_cnt_reg(6),
      I5 => m_axi_ddr_AWVALID_INST_0_i_1_n_2,
      O => \could_multi_bursts.loop_cnt_reg[5]\
    );
m_axi_ddr_AWVALID_INST_0: unisim.vcomponents.LUT6
    generic map(
      INIT => X"0000000000000002"
    )
        port map (
      I0 => AWVALID_Dummy,
      I1 => throttl_cnt_reg(5),
      I2 => throttl_cnt_reg(4),
      I3 => throttl_cnt_reg(7),
      I4 => throttl_cnt_reg(6),
      I5 => m_axi_ddr_AWVALID_INST_0_i_1_n_2,
      O => m_axi_ddr_AWVALID
    );
m_axi_ddr_AWVALID_INST_0_i_1: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => throttl_cnt_reg(3),
      I1 => \^q\(0),
      I2 => \^q\(1),
      I3 => throttl_cnt_reg(2),
      O => m_axi_ddr_AWVALID_INST_0_i_1_n_2
    );
\throttl_cnt[2]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"DDD0000D"
    )
        port map (
      I0 => \could_multi_bursts.AWVALID_Dummy_reg\,
      I1 => \could_multi_bursts.awlen_buf_reg[3]\(0),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => throttl_cnt_reg(2),
      O => p_0_in(2)
    );
\throttl_cnt[3]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"DDDDDDD00000000D"
    )
        port map (
      I0 => \could_multi_bursts.AWVALID_Dummy_reg\,
      I1 => \could_multi_bursts.awlen_buf_reg[3]\(1),
      I2 => throttl_cnt_reg(2),
      I3 => \^q\(1),
      I4 => \^q\(0),
      I5 => throttl_cnt_reg(3),
      O => p_0_in(3)
    );
\throttl_cnt[4]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000001"
    )
        port map (
      I0 => \could_multi_bursts.AWVALID_Dummy_reg\,
      I1 => throttl_cnt_reg(3),
      I2 => \^q\(0),
      I3 => \^q\(1),
      I4 => throttl_cnt_reg(2),
      I5 => throttl_cnt_reg(4),
      O => p_0_in(4)
    );
\throttl_cnt[5]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"5401"
    )
        port map (
      I0 => \could_multi_bursts.AWVALID_Dummy_reg\,
      I1 => throttl_cnt_reg(4),
      I2 => m_axi_ddr_AWVALID_INST_0_i_1_n_2,
      I3 => throttl_cnt_reg(5),
      O => p_0_in(5)
    );
\throttl_cnt[6]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"55540001"
    )
        port map (
      I0 => \could_multi_bursts.AWVALID_Dummy_reg\,
      I1 => throttl_cnt_reg(5),
      I2 => m_axi_ddr_AWVALID_INST_0_i_1_n_2,
      I3 => throttl_cnt_reg(4),
      I4 => throttl_cnt_reg(6),
      O => p_0_in(6)
    );
\throttl_cnt[7]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"5555555400000001"
    )
        port map (
      I0 => \could_multi_bursts.AWVALID_Dummy_reg\,
      I1 => throttl_cnt_reg(6),
      I2 => throttl_cnt_reg(4),
      I3 => m_axi_ddr_AWVALID_INST_0_i_1_n_2,
      I4 => throttl_cnt_reg(5),
      I5 => throttl_cnt_reg(7),
      O => p_0_in(7)
    );
\throttl_cnt[7]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => m_axi_ddr_AWVALID_INST_0_i_1_n_2,
      I1 => throttl_cnt_reg(6),
      I2 => throttl_cnt_reg(7),
      I3 => throttl_cnt_reg(4),
      I4 => throttl_cnt_reg(5),
      O => \throttl_cnt_reg[0]_0\
    );
\throttl_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(0),
      Q => \^q\(0),
      R => SR(0)
    );
\throttl_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => D(1),
      Q => \^q\(1),
      R => SR(0)
    );
\throttl_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(2),
      Q => throttl_cnt_reg(2),
      R => SR(0)
    );
\throttl_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(3),
      Q => throttl_cnt_reg(3),
      R => SR(0)
    );
\throttl_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(4),
      Q => throttl_cnt_reg(4),
      R => SR(0)
    );
\throttl_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(5),
      Q => throttl_cnt_reg(5),
      R => SR(0)
    );
\throttl_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(6),
      Q => throttl_cnt_reg(6),
      R => SR(0)
    );
\throttl_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => E(0),
      D => p_0_in(7),
      Q => throttl_cnt_reg(7),
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_copyMem_0_0_copyMem_ddr_m_axi_read is
  port (
    m_axi_ddr_RREADY : out STD_LOGIC;
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_ddr_ARVALID : out STD_LOGIC;
    \ap_CS_fsm_reg[9]\ : out STD_LOGIC_VECTOR ( 1 downto 0 );
    Q : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    \ddr_addr_read_reg_181_reg[0]\ : out STD_LOGIC;
    \i_1_reg_176_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_ddr_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_reg_ioackin_ddr_AWREADY_reg : out STD_LOGIC;
    ap_reg_ioackin_ddr_ARREADY_reg : out STD_LOGIC;
    \m_axi_ddr_ARLEN[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \ddr_addr_read_reg_181_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_ddr_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ddr_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_ddr_ARREADY : in STD_LOGIC;
    \ap_CS_fsm_reg[9]_0\ : in STD_LOGIC_VECTOR ( 2 downto 0 );
    ddr_WREADY : in STD_LOGIC;
    ap_reg_ioackin_ddr_ARREADY_reg_0 : in STD_LOGIC;
    ddr_AWREADY : in STD_LOGIC;
    ap_reg_ioackin_ddr_AWREADY_reg_0 : in STD_LOGIC;
    \i_reg_104_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    bytes_read_reg_150 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \ddr_addr_reg_155_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_copyMem_0_0_copyMem_ddr_m_axi_read : entity is "copyMem_ddr_m_axi_read";
end design_1_copyMem_0_0_copyMem_ddr_m_axi_read;

architecture STRUCTURE of design_1_copyMem_0_0_copyMem_ddr_m_axi_read is
  signal \^sr\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal align_len : STD_LOGIC;
  signal align_len0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \align_len0_carry__0_n_2\ : STD_LOGIC;
  signal \align_len0_carry__0_n_3\ : STD_LOGIC;
  signal \align_len0_carry__0_n_4\ : STD_LOGIC;
  signal \align_len0_carry__0_n_5\ : STD_LOGIC;
  signal \align_len0_carry__1_n_2\ : STD_LOGIC;
  signal \align_len0_carry__1_n_3\ : STD_LOGIC;
  signal \align_len0_carry__1_n_4\ : STD_LOGIC;
  signal \align_len0_carry__1_n_5\ : STD_LOGIC;
  signal \align_len0_carry__2_n_2\ : STD_LOGIC;
  signal \align_len0_carry__2_n_3\ : STD_LOGIC;
  signal \align_len0_carry__2_n_4\ : STD_LOGIC;
  signal \align_len0_carry__2_n_5\ : STD_LOGIC;
  signal \align_len0_carry__3_n_2\ : STD_LOGIC;
  signal \align_len0_carry__3_n_3\ : STD_LOGIC;
  signal \align_len0_carry__3_n_4\ : STD_LOGIC;
  signal \align_len0_carry__3_n_5\ : STD_LOGIC;
  signal \align_len0_carry__4_n_2\ : STD_LOGIC;
  signal \align_len0_carry__4_n_3\ : STD_LOGIC;
  signal \align_len0_carry__4_n_4\ : STD_LOGIC;
  signal \align_len0_carry__4_n_5\ : STD_LOGIC;
  signal \align_len0_carry__5_n_2\ : STD_LOGIC;
  signal \align_len0_carry__5_n_3\ : STD_LOGIC;
  signal \align_len0_carry__5_n_4\ : STD_LOGIC;
  signal \align_len0_carry__5_n_5\ : STD_LOGIC;
  signal \align_len0_carry__6_n_4\ : STD_LOGIC;
  signal \align_len0_carry__6_n_5\ : STD_LOGIC;
  signal align_len0_carry_n_2 : STD_LOGIC;
  signal align_len0_carry_n_3 : STD_LOGIC;
  signal align_len0_carry_n_4 : STD_LOGIC;
  signal align_len0_carry_n_5 : STD_LOGIC;
  signal \align_len_reg_n_2_[0]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[10]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[11]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[12]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[13]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[14]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[15]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[16]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[17]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[18]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[19]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[1]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[20]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[21]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[22]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[23]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[24]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[25]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[26]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[27]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[28]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[29]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[30]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[3]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[4]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[5]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[6]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[7]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[8]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[9]\ : STD_LOGIC;
  signal araddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal arlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_len_buf1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \beat_len_buf[1]_i_2_n_2\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_3_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1__0_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1__0_n_5\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1__0_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1__0_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1__0_n_5\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__0_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__0_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1__0_n_5\ : STD_LOGIC;
  signal beat_valid : STD_LOGIC;
  signal buff_rdata_n_11 : STD_LOGIC;
  signal buff_rdata_n_13 : STD_LOGIC;
  signal buff_rdata_n_14 : STD_LOGIC;
  signal buff_rdata_n_15 : STD_LOGIC;
  signal buff_rdata_n_16 : STD_LOGIC;
  signal buff_rdata_n_17 : STD_LOGIC;
  signal buff_rdata_n_18 : STD_LOGIC;
  signal buff_rdata_n_19 : STD_LOGIC;
  signal buff_rdata_n_20 : STD_LOGIC;
  signal buff_rdata_n_21 : STD_LOGIC;
  signal buff_rdata_n_22 : STD_LOGIC;
  signal buff_rdata_n_23 : STD_LOGIC;
  signal buff_rdata_n_24 : STD_LOGIC;
  signal buff_rdata_n_25 : STD_LOGIC;
  signal buff_rdata_n_26 : STD_LOGIC;
  signal buff_rdata_n_27 : STD_LOGIC;
  signal buff_rdata_n_28 : STD_LOGIC;
  signal buff_rdata_n_29 : STD_LOGIC;
  signal buff_rdata_n_30 : STD_LOGIC;
  signal buff_rdata_n_31 : STD_LOGIC;
  signal buff_rdata_n_32 : STD_LOGIC;
  signal buff_rdata_n_33 : STD_LOGIC;
  signal buff_rdata_n_34 : STD_LOGIC;
  signal buff_rdata_n_35 : STD_LOGIC;
  signal buff_rdata_n_36 : STD_LOGIC;
  signal buff_rdata_n_37 : STD_LOGIC;
  signal buff_rdata_n_38 : STD_LOGIC;
  signal buff_rdata_n_39 : STD_LOGIC;
  signal buff_rdata_n_40 : STD_LOGIC;
  signal buff_rdata_n_41 : STD_LOGIC;
  signal buff_rdata_n_42 : STD_LOGIC;
  signal buff_rdata_n_43 : STD_LOGIC;
  signal buff_rdata_n_44 : STD_LOGIC;
  signal buff_rdata_n_45 : STD_LOGIC;
  signal buff_rdata_n_46 : STD_LOGIC;
  signal buff_rdata_n_47 : STD_LOGIC;
  signal buff_rdata_n_48 : STD_LOGIC;
  signal buff_rdata_n_49 : STD_LOGIC;
  signal buff_rdata_n_50 : STD_LOGIC;
  signal buff_rdata_n_51 : STD_LOGIC;
  signal buff_rdata_n_52 : STD_LOGIC;
  signal buff_rdata_n_53 : STD_LOGIC;
  signal \bus_wide_gen.burst_pack\ : STD_LOGIC_VECTOR ( 11 downto 10 );
  signal \bus_wide_gen.data_buf[31]_i_7__0_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \bus_wide_gen.data_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_12\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_15\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_16\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_18\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_19\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_20\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_21\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_30\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_31\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_32\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_33\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_34\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_35\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_36\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_37\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_38\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_43\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_44\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_45\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_46\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_47\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_48\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_6\ : STD_LOGIC;
  signal \bus_wide_gen.last_split\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_7__0_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.rdata_valid_t_reg_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \bus_wide_gen.split_cnt_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[4]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf[8]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[31]_i_4_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_2\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal data_pack : STD_LOGIC_VECTOR ( 34 to 34 );
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \end_addr_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_5\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_5\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_5\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_n_5\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_n_5\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_n_5\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_i_4__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_n_3\ : STD_LOGIC;
  signal \end_addr_carry__6_n_4\ : STD_LOGIC;
  signal \end_addr_carry__6_n_5\ : STD_LOGIC;
  signal \end_addr_carry_i_1__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_2__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_3__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry_i_4__0_n_2\ : STD_LOGIC;
  signal end_addr_carry_n_2 : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal end_addr_carry_n_5 : STD_LOGIC;
  signal fifo_rctl_n_3 : STD_LOGIC;
  signal fifo_rctl_n_4 : STD_LOGIC;
  signal fifo_rctl_ready : STD_LOGIC;
  signal fifo_rreq_data : STD_LOGIC_VECTOR ( 62 downto 32 );
  signal fifo_rreq_n_10 : STD_LOGIC;
  signal fifo_rreq_n_100 : STD_LOGIC;
  signal fifo_rreq_n_101 : STD_LOGIC;
  signal fifo_rreq_n_102 : STD_LOGIC;
  signal fifo_rreq_n_103 : STD_LOGIC;
  signal fifo_rreq_n_104 : STD_LOGIC;
  signal fifo_rreq_n_105 : STD_LOGIC;
  signal fifo_rreq_n_106 : STD_LOGIC;
  signal fifo_rreq_n_107 : STD_LOGIC;
  signal fifo_rreq_n_108 : STD_LOGIC;
  signal fifo_rreq_n_109 : STD_LOGIC;
  signal fifo_rreq_n_11 : STD_LOGIC;
  signal fifo_rreq_n_110 : STD_LOGIC;
  signal fifo_rreq_n_111 : STD_LOGIC;
  signal fifo_rreq_n_112 : STD_LOGIC;
  signal fifo_rreq_n_113 : STD_LOGIC;
  signal fifo_rreq_n_114 : STD_LOGIC;
  signal fifo_rreq_n_115 : STD_LOGIC;
  signal fifo_rreq_n_116 : STD_LOGIC;
  signal fifo_rreq_n_117 : STD_LOGIC;
  signal fifo_rreq_n_118 : STD_LOGIC;
  signal fifo_rreq_n_119 : STD_LOGIC;
  signal fifo_rreq_n_12 : STD_LOGIC;
  signal fifo_rreq_n_121 : STD_LOGIC;
  signal fifo_rreq_n_122 : STD_LOGIC;
  signal fifo_rreq_n_123 : STD_LOGIC;
  signal fifo_rreq_n_124 : STD_LOGIC;
  signal fifo_rreq_n_125 : STD_LOGIC;
  signal fifo_rreq_n_126 : STD_LOGIC;
  signal fifo_rreq_n_127 : STD_LOGIC;
  signal fifo_rreq_n_13 : STD_LOGIC;
  signal fifo_rreq_n_14 : STD_LOGIC;
  signal fifo_rreq_n_15 : STD_LOGIC;
  signal fifo_rreq_n_16 : STD_LOGIC;
  signal fifo_rreq_n_17 : STD_LOGIC;
  signal fifo_rreq_n_18 : STD_LOGIC;
  signal fifo_rreq_n_19 : STD_LOGIC;
  signal fifo_rreq_n_20 : STD_LOGIC;
  signal fifo_rreq_n_21 : STD_LOGIC;
  signal fifo_rreq_n_22 : STD_LOGIC;
  signal fifo_rreq_n_23 : STD_LOGIC;
  signal fifo_rreq_n_26 : STD_LOGIC;
  signal fifo_rreq_n_27 : STD_LOGIC;
  signal fifo_rreq_n_28 : STD_LOGIC;
  signal fifo_rreq_n_4 : STD_LOGIC;
  signal fifo_rreq_n_5 : STD_LOGIC;
  signal fifo_rreq_n_6 : STD_LOGIC;
  signal fifo_rreq_n_60 : STD_LOGIC;
  signal fifo_rreq_n_61 : STD_LOGIC;
  signal fifo_rreq_n_62 : STD_LOGIC;
  signal fifo_rreq_n_63 : STD_LOGIC;
  signal fifo_rreq_n_64 : STD_LOGIC;
  signal fifo_rreq_n_65 : STD_LOGIC;
  signal fifo_rreq_n_66 : STD_LOGIC;
  signal fifo_rreq_n_67 : STD_LOGIC;
  signal fifo_rreq_n_68 : STD_LOGIC;
  signal fifo_rreq_n_69 : STD_LOGIC;
  signal fifo_rreq_n_7 : STD_LOGIC;
  signal fifo_rreq_n_70 : STD_LOGIC;
  signal fifo_rreq_n_71 : STD_LOGIC;
  signal fifo_rreq_n_72 : STD_LOGIC;
  signal fifo_rreq_n_73 : STD_LOGIC;
  signal fifo_rreq_n_74 : STD_LOGIC;
  signal fifo_rreq_n_75 : STD_LOGIC;
  signal fifo_rreq_n_76 : STD_LOGIC;
  signal fifo_rreq_n_77 : STD_LOGIC;
  signal fifo_rreq_n_78 : STD_LOGIC;
  signal fifo_rreq_n_79 : STD_LOGIC;
  signal fifo_rreq_n_8 : STD_LOGIC;
  signal fifo_rreq_n_80 : STD_LOGIC;
  signal fifo_rreq_n_81 : STD_LOGIC;
  signal fifo_rreq_n_82 : STD_LOGIC;
  signal fifo_rreq_n_83 : STD_LOGIC;
  signal fifo_rreq_n_84 : STD_LOGIC;
  signal fifo_rreq_n_85 : STD_LOGIC;
  signal fifo_rreq_n_86 : STD_LOGIC;
  signal fifo_rreq_n_87 : STD_LOGIC;
  signal fifo_rreq_n_88 : STD_LOGIC;
  signal fifo_rreq_n_89 : STD_LOGIC;
  signal fifo_rreq_n_9 : STD_LOGIC;
  signal fifo_rreq_n_90 : STD_LOGIC;
  signal fifo_rreq_n_91 : STD_LOGIC;
  signal fifo_rreq_n_92 : STD_LOGIC;
  signal fifo_rreq_n_93 : STD_LOGIC;
  signal fifo_rreq_n_94 : STD_LOGIC;
  signal fifo_rreq_n_95 : STD_LOGIC;
  signal fifo_rreq_n_96 : STD_LOGIC;
  signal fifo_rreq_n_97 : STD_LOGIC;
  signal fifo_rreq_n_98 : STD_LOGIC;
  signal fifo_rreq_n_99 : STD_LOGIC;
  signal fifo_rreq_valid : STD_LOGIC;
  signal fifo_rreq_valid_buf_reg_n_2 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal \first_sect_carry_i_1__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_2__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_3__0_n_2\ : STD_LOGIC;
  signal \first_sect_carry_i_4__0_n_2\ : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event0 : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal \^m_axi_ddr_araddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_ddr_arlen[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_ddr_arvalid\ : STD_LOGIC;
  signal next_rreq : STD_LOGIC;
  signal p_0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \p_0_in__2\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__3\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_8\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_9\ : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_8 : STD_LOGIC;
  signal p_0_out_carry_n_9 : STD_LOGIC;
  signal p_20_in : STD_LOGIC;
  signal pop0 : STD_LOGIC;
  signal rdata_ack_t : STD_LOGIC;
  signal rdata_valid_t : STD_LOGIC;
  signal rreq_handling_reg_n_2 : STD_LOGIC;
  signal rs2f_rreq_ack : STD_LOGIC;
  signal rs2f_rreq_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal rs2f_rreq_valid : STD_LOGIC;
  signal rs_rdata_n_6 : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sect_addr_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \sect_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_5\ : STD_LOGIC;
  signal sect_cnt0_carry_n_2 : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[9]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[0]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[1]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[9]\ : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \NLW_align_len0_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_align_len0_carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_beat_len_buf_reg[1]_i_1__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of align_len0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[1]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[5]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[9]_i_1__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1__0\ : label is "soft_lutpair154";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1__0\ : label is "soft_lutpair126";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3__0\ : label is "soft_lutpair155";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[10]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[11]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[12]_i_1\ : label is "soft_lutpair138";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[13]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[14]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[15]_i_1\ : label is "soft_lutpair137";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[16]_i_1\ : label is "soft_lutpair136";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[17]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[18]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[19]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[20]_i_1\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[21]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[22]_i_1\ : label is "soft_lutpair135";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[23]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[24]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[25]_i_1\ : label is "soft_lutpair134";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[26]_i_1\ : label is "soft_lutpair131";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[27]_i_1\ : label is "soft_lutpair133";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[28]_i_1\ : label is "soft_lutpair132";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[29]_i_1\ : label is "soft_lutpair130";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[2]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[30]_i_1\ : label is "soft_lutpair128";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[31]_i_2\ : label is "soft_lutpair129";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[3]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[4]_i_1\ : label is "soft_lutpair153";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[5]_i_1\ : label is "soft_lutpair152";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[6]_i_1\ : label is "soft_lutpair139";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[7]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[8]_i_1\ : label is "soft_lutpair140";
  attribute SOFT_HLUTNM of \could_multi_bursts.araddr_buf[9]_i_1\ : label is "soft_lutpair139";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[31]_i_4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.araddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1__0\ : label is "soft_lutpair151";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1__0\ : label is "soft_lutpair127";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1__0\ : label is "soft_lutpair127";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[0]_i_1__0\ : label is "soft_lutpair158";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1__0\ : label is "soft_lutpair150";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1__0\ : label is "soft_lutpair149";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1__0\ : label is "soft_lutpair148";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1__0\ : label is "soft_lutpair147";
  attribute SOFT_HLUTNM of \sect_addr_buf[1]_i_1__0\ : label is "soft_lutpair156";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1__0\ : label is "soft_lutpair146";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1__0\ : label is "soft_lutpair145";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1__0\ : label is "soft_lutpair144";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1__0\ : label is "soft_lutpair143";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1__0\ : label is "soft_lutpair157";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1__0\ : label is "soft_lutpair142";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1__0\ : label is "soft_lutpair141";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1__0\ : label is "soft_lutpair161";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1__0\ : label is "soft_lutpair160";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1__0\ : label is "soft_lutpair159";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1__0\ : label is "soft_lutpair158";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  SR(0) <= \^sr\(0);
  m_axi_ddr_ARADDR(29 downto 0) <= \^m_axi_ddr_araddr\(29 downto 0);
  \m_axi_ddr_ARLEN[3]\(3 downto 0) <= \^m_axi_ddr_arlen[3]\(3 downto 0);
  m_axi_ddr_ARVALID <= \^m_axi_ddr_arvalid\;
align_len0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => align_len0_carry_n_2,
      CO(2) => align_len0_carry_n_3,
      CO(1) => align_len0_carry_n_4,
      CO(0) => align_len0_carry_n_5,
      CYINIT => fifo_rreq_data(32),
      DI(3 downto 0) => fifo_rreq_data(36 downto 33),
      O(3 downto 0) => align_len0(4 downto 1),
      S(3) => fifo_rreq_n_116,
      S(2) => fifo_rreq_n_117,
      S(1) => fifo_rreq_n_118,
      S(0) => fifo_rreq_n_119
    );
\align_len0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => align_len0_carry_n_2,
      CO(3) => \align_len0_carry__0_n_2\,
      CO(2) => \align_len0_carry__0_n_3\,
      CO(1) => \align_len0_carry__0_n_4\,
      CO(0) => \align_len0_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_rreq_data(40 downto 37),
      O(3 downto 0) => align_len0(8 downto 5),
      S(3) => fifo_rreq_n_112,
      S(2) => fifo_rreq_n_113,
      S(1) => fifo_rreq_n_114,
      S(0) => fifo_rreq_n_115
    );
\align_len0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_carry__0_n_2\,
      CO(3) => \align_len0_carry__1_n_2\,
      CO(2) => \align_len0_carry__1_n_3\,
      CO(1) => \align_len0_carry__1_n_4\,
      CO(0) => \align_len0_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_rreq_data(44 downto 41),
      O(3 downto 0) => align_len0(12 downto 9),
      S(3) => fifo_rreq_n_108,
      S(2) => fifo_rreq_n_109,
      S(1) => fifo_rreq_n_110,
      S(0) => fifo_rreq_n_111
    );
\align_len0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_carry__1_n_2\,
      CO(3) => \align_len0_carry__2_n_2\,
      CO(2) => \align_len0_carry__2_n_3\,
      CO(1) => \align_len0_carry__2_n_4\,
      CO(0) => \align_len0_carry__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_rreq_data(48 downto 45),
      O(3 downto 0) => align_len0(16 downto 13),
      S(3) => fifo_rreq_n_104,
      S(2) => fifo_rreq_n_105,
      S(1) => fifo_rreq_n_106,
      S(0) => fifo_rreq_n_107
    );
\align_len0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_carry__2_n_2\,
      CO(3) => \align_len0_carry__3_n_2\,
      CO(2) => \align_len0_carry__3_n_3\,
      CO(1) => \align_len0_carry__3_n_4\,
      CO(0) => \align_len0_carry__3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_rreq_data(52 downto 49),
      O(3 downto 0) => align_len0(20 downto 17),
      S(3) => fifo_rreq_n_100,
      S(2) => fifo_rreq_n_101,
      S(1) => fifo_rreq_n_102,
      S(0) => fifo_rreq_n_103
    );
\align_len0_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_carry__3_n_2\,
      CO(3) => \align_len0_carry__4_n_2\,
      CO(2) => \align_len0_carry__4_n_3\,
      CO(1) => \align_len0_carry__4_n_4\,
      CO(0) => \align_len0_carry__4_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_rreq_data(56 downto 53),
      O(3 downto 0) => align_len0(24 downto 21),
      S(3) => fifo_rreq_n_96,
      S(2) => fifo_rreq_n_97,
      S(1) => fifo_rreq_n_98,
      S(0) => fifo_rreq_n_99
    );
\align_len0_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_carry__4_n_2\,
      CO(3) => \align_len0_carry__5_n_2\,
      CO(2) => \align_len0_carry__5_n_3\,
      CO(1) => \align_len0_carry__5_n_4\,
      CO(0) => \align_len0_carry__5_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_rreq_data(60 downto 57),
      O(3 downto 0) => align_len0(28 downto 25),
      S(3) => fifo_rreq_n_92,
      S(2) => fifo_rreq_n_93,
      S(1) => fifo_rreq_n_94,
      S(0) => fifo_rreq_n_95
    );
\align_len0_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_carry__5_n_2\,
      CO(3 downto 2) => \NLW_align_len0_carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \align_len0_carry__6_n_4\,
      CO(0) => \align_len0_carry__6_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => fifo_rreq_data(62 downto 61),
      O(3) => \NLW_align_len0_carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => align_len0(31 downto 29),
      S(3) => '0',
      S(2) => fifo_rreq_n_26,
      S(1) => fifo_rreq_n_27,
      S(0) => fifo_rreq_n_28
    );
\align_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(0),
      Q => \align_len_reg_n_2_[0]\,
      R => \^sr\(0)
    );
\align_len_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(10),
      Q => \align_len_reg_n_2_[10]\,
      R => \^sr\(0)
    );
\align_len_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(11),
      Q => \align_len_reg_n_2_[11]\,
      R => \^sr\(0)
    );
\align_len_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(12),
      Q => \align_len_reg_n_2_[12]\,
      R => \^sr\(0)
    );
\align_len_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(13),
      Q => \align_len_reg_n_2_[13]\,
      R => \^sr\(0)
    );
\align_len_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(14),
      Q => \align_len_reg_n_2_[14]\,
      R => \^sr\(0)
    );
\align_len_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(15),
      Q => \align_len_reg_n_2_[15]\,
      R => \^sr\(0)
    );
\align_len_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(16),
      Q => \align_len_reg_n_2_[16]\,
      R => \^sr\(0)
    );
\align_len_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(17),
      Q => \align_len_reg_n_2_[17]\,
      R => \^sr\(0)
    );
\align_len_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(18),
      Q => \align_len_reg_n_2_[18]\,
      R => \^sr\(0)
    );
\align_len_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(19),
      Q => \align_len_reg_n_2_[19]\,
      R => \^sr\(0)
    );
\align_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(1),
      Q => \align_len_reg_n_2_[1]\,
      R => \^sr\(0)
    );
\align_len_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(20),
      Q => \align_len_reg_n_2_[20]\,
      R => \^sr\(0)
    );
\align_len_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(21),
      Q => \align_len_reg_n_2_[21]\,
      R => \^sr\(0)
    );
\align_len_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(22),
      Q => \align_len_reg_n_2_[22]\,
      R => \^sr\(0)
    );
\align_len_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(23),
      Q => \align_len_reg_n_2_[23]\,
      R => \^sr\(0)
    );
\align_len_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(24),
      Q => \align_len_reg_n_2_[24]\,
      R => \^sr\(0)
    );
\align_len_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(25),
      Q => \align_len_reg_n_2_[25]\,
      R => \^sr\(0)
    );
\align_len_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(26),
      Q => \align_len_reg_n_2_[26]\,
      R => \^sr\(0)
    );
\align_len_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(27),
      Q => \align_len_reg_n_2_[27]\,
      R => \^sr\(0)
    );
\align_len_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(28),
      Q => \align_len_reg_n_2_[28]\,
      R => \^sr\(0)
    );
\align_len_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(29),
      Q => \align_len_reg_n_2_[29]\,
      R => \^sr\(0)
    );
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(2),
      Q => \align_len_reg_n_2_[2]\,
      R => \^sr\(0)
    );
\align_len_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(30),
      Q => \align_len_reg_n_2_[30]\,
      R => \^sr\(0)
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(31),
      Q => \align_len_reg_n_2_[31]\,
      R => \^sr\(0)
    );
\align_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(3),
      Q => \align_len_reg_n_2_[3]\,
      R => \^sr\(0)
    );
\align_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(4),
      Q => \align_len_reg_n_2_[4]\,
      R => \^sr\(0)
    );
\align_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(5),
      Q => \align_len_reg_n_2_[5]\,
      R => \^sr\(0)
    );
\align_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(6),
      Q => \align_len_reg_n_2_[6]\,
      R => \^sr\(0)
    );
\align_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(7),
      Q => \align_len_reg_n_2_[7]\,
      R => \^sr\(0)
    );
\align_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(8),
      Q => \align_len_reg_n_2_[8]\,
      R => \^sr\(0)
    );
\align_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => align_len0(9),
      Q => \align_len_reg_n_2_[9]\,
      R => \^sr\(0)
    );
\beat_len_buf[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_2_[1]\,
      I1 => \start_addr_reg_n_2_[1]\,
      O => \beat_len_buf[1]_i_2_n_2\
    );
\beat_len_buf[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_2_[0]\,
      I1 => \start_addr_reg_n_2_[0]\,
      O => \beat_len_buf[1]_i_3_n_2\
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(2),
      Q => beat_len_buf(0),
      R => \^sr\(0)
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(3),
      Q => beat_len_buf(1),
      R => \^sr\(0)
    );
\beat_len_buf_reg[1]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_buf_reg[1]_i_1__0_n_2\,
      CO(2) => \beat_len_buf_reg[1]_i_1__0_n_3\,
      CO(1) => \beat_len_buf_reg[1]_i_1__0_n_4\,
      CO(0) => \beat_len_buf_reg[1]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \align_len_reg_n_2_[1]\,
      DI(0) => \align_len_reg_n_2_[0]\,
      O(3 downto 2) => beat_len_buf1(3 downto 2),
      O(1 downto 0) => \NLW_beat_len_buf_reg[1]_i_1__0_O_UNCONNECTED\(1 downto 0),
      S(3) => \align_len_reg_n_2_[3]\,
      S(2) => \align_len_reg_n_2_[2]\,
      S(1) => \beat_len_buf[1]_i_2_n_2\,
      S(0) => \beat_len_buf[1]_i_3_n_2\
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(4),
      Q => beat_len_buf(2),
      R => \^sr\(0)
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(5),
      Q => beat_len_buf(3),
      R => \^sr\(0)
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(6),
      Q => beat_len_buf(4),
      R => \^sr\(0)
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(7),
      Q => beat_len_buf(5),
      R => \^sr\(0)
    );
\beat_len_buf_reg[5]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[1]_i_1__0_n_2\,
      CO(3) => \beat_len_buf_reg[5]_i_1__0_n_2\,
      CO(2) => \beat_len_buf_reg[5]_i_1__0_n_3\,
      CO(1) => \beat_len_buf_reg[5]_i_1__0_n_4\,
      CO(0) => \beat_len_buf_reg[5]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(7 downto 4),
      S(3) => \align_len_reg_n_2_[7]\,
      S(2) => \align_len_reg_n_2_[6]\,
      S(1) => \align_len_reg_n_2_[5]\,
      S(0) => \align_len_reg_n_2_[4]\
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(8),
      Q => beat_len_buf(6),
      R => \^sr\(0)
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(9),
      Q => beat_len_buf(7),
      R => \^sr\(0)
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(10),
      Q => beat_len_buf(8),
      R => \^sr\(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => beat_len_buf1(11),
      Q => beat_len_buf(9),
      R => \^sr\(0)
    );
\beat_len_buf_reg[9]_i_1__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[5]_i_1__0_n_2\,
      CO(3) => \NLW_beat_len_buf_reg[9]_i_1__0_CO_UNCONNECTED\(3),
      CO(2) => \beat_len_buf_reg[9]_i_1__0_n_3\,
      CO(1) => \beat_len_buf_reg[9]_i_1__0_n_4\,
      CO(0) => \beat_len_buf_reg[9]_i_1__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(11 downto 8),
      S(3) => \align_len_reg_n_2_[11]\,
      S(2) => \align_len_reg_n_2_[10]\,
      S(1) => \align_len_reg_n_2_[9]\,
      S(0) => \align_len_reg_n_2_[8]\
    );
buff_rdata: entity work.\design_1_copyMem_0_0_copyMem_ddr_m_axi_buffer__parameterized0\
     port map (
      D(32 downto 0) => D(32 downto 0),
      DI(0) => buff_rdata_n_21,
      Q(5 downto 0) => usedw_reg(5 downto 0),
      S(3) => buff_rdata_n_23,
      S(2) => buff_rdata_n_24,
      S(1) => buff_rdata_n_25,
      S(0) => buff_rdata_n_26,
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf_reg[23]\(23) => buff_rdata_n_30,
      \bus_wide_gen.data_buf_reg[23]\(22) => buff_rdata_n_31,
      \bus_wide_gen.data_buf_reg[23]\(21) => buff_rdata_n_32,
      \bus_wide_gen.data_buf_reg[23]\(20) => buff_rdata_n_33,
      \bus_wide_gen.data_buf_reg[23]\(19) => buff_rdata_n_34,
      \bus_wide_gen.data_buf_reg[23]\(18) => buff_rdata_n_35,
      \bus_wide_gen.data_buf_reg[23]\(17) => buff_rdata_n_36,
      \bus_wide_gen.data_buf_reg[23]\(16) => buff_rdata_n_37,
      \bus_wide_gen.data_buf_reg[23]\(15) => buff_rdata_n_38,
      \bus_wide_gen.data_buf_reg[23]\(14) => buff_rdata_n_39,
      \bus_wide_gen.data_buf_reg[23]\(13) => buff_rdata_n_40,
      \bus_wide_gen.data_buf_reg[23]\(12) => buff_rdata_n_41,
      \bus_wide_gen.data_buf_reg[23]\(11) => buff_rdata_n_42,
      \bus_wide_gen.data_buf_reg[23]\(10) => buff_rdata_n_43,
      \bus_wide_gen.data_buf_reg[23]\(9) => buff_rdata_n_44,
      \bus_wide_gen.data_buf_reg[23]\(8) => buff_rdata_n_45,
      \bus_wide_gen.data_buf_reg[23]\(7) => buff_rdata_n_46,
      \bus_wide_gen.data_buf_reg[23]\(6) => buff_rdata_n_47,
      \bus_wide_gen.data_buf_reg[23]\(5) => buff_rdata_n_48,
      \bus_wide_gen.data_buf_reg[23]\(4) => buff_rdata_n_49,
      \bus_wide_gen.data_buf_reg[23]\(3) => buff_rdata_n_50,
      \bus_wide_gen.data_buf_reg[23]\(2) => buff_rdata_n_51,
      \bus_wide_gen.data_buf_reg[23]\(1) => buff_rdata_n_52,
      \bus_wide_gen.data_buf_reg[23]\(0) => buff_rdata_n_53,
      \bus_wide_gen.data_buf_reg[31]\(23) => \bus_wide_gen.data_buf_reg_n_2_[31]\,
      \bus_wide_gen.data_buf_reg[31]\(22) => \bus_wide_gen.data_buf_reg_n_2_[30]\,
      \bus_wide_gen.data_buf_reg[31]\(21) => \bus_wide_gen.data_buf_reg_n_2_[29]\,
      \bus_wide_gen.data_buf_reg[31]\(20) => \bus_wide_gen.data_buf_reg_n_2_[28]\,
      \bus_wide_gen.data_buf_reg[31]\(19) => \bus_wide_gen.data_buf_reg_n_2_[27]\,
      \bus_wide_gen.data_buf_reg[31]\(18) => \bus_wide_gen.data_buf_reg_n_2_[26]\,
      \bus_wide_gen.data_buf_reg[31]\(17) => \bus_wide_gen.data_buf_reg_n_2_[25]\,
      \bus_wide_gen.data_buf_reg[31]\(16) => \bus_wide_gen.data_buf_reg_n_2_[24]\,
      \bus_wide_gen.data_buf_reg[31]\(15) => \bus_wide_gen.data_buf_reg_n_2_[23]\,
      \bus_wide_gen.data_buf_reg[31]\(14) => \bus_wide_gen.data_buf_reg_n_2_[22]\,
      \bus_wide_gen.data_buf_reg[31]\(13) => \bus_wide_gen.data_buf_reg_n_2_[21]\,
      \bus_wide_gen.data_buf_reg[31]\(12) => \bus_wide_gen.data_buf_reg_n_2_[20]\,
      \bus_wide_gen.data_buf_reg[31]\(11) => \bus_wide_gen.data_buf_reg_n_2_[19]\,
      \bus_wide_gen.data_buf_reg[31]\(10) => \bus_wide_gen.data_buf_reg_n_2_[18]\,
      \bus_wide_gen.data_buf_reg[31]\(9) => \bus_wide_gen.data_buf_reg_n_2_[17]\,
      \bus_wide_gen.data_buf_reg[31]\(8) => \bus_wide_gen.data_buf_reg_n_2_[16]\,
      \bus_wide_gen.data_buf_reg[31]\(7) => \bus_wide_gen.data_buf_reg_n_2_[15]\,
      \bus_wide_gen.data_buf_reg[31]\(6) => \bus_wide_gen.data_buf_reg_n_2_[14]\,
      \bus_wide_gen.data_buf_reg[31]\(5) => \bus_wide_gen.data_buf_reg_n_2_[13]\,
      \bus_wide_gen.data_buf_reg[31]\(4) => \bus_wide_gen.data_buf_reg_n_2_[12]\,
      \bus_wide_gen.data_buf_reg[31]\(3) => \bus_wide_gen.data_buf_reg_n_2_[11]\,
      \bus_wide_gen.data_buf_reg[31]\(2) => \bus_wide_gen.data_buf_reg_n_2_[10]\,
      \bus_wide_gen.data_buf_reg[31]\(1) => \bus_wide_gen.data_buf_reg_n_2_[9]\,
      \bus_wide_gen.data_buf_reg[31]\(0) => \bus_wide_gen.data_buf_reg_n_2_[8]\,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \bus_wide_gen.rdata_valid_t_reg\ => buff_rdata_n_22,
      \bus_wide_gen.rdata_valid_t_reg_0\ => \bus_wide_gen.rdata_valid_t_reg_n_2\,
      empty_n_reg_0(8) => data_pack(34),
      empty_n_reg_0(7) => buff_rdata_n_13,
      empty_n_reg_0(6) => buff_rdata_n_14,
      empty_n_reg_0(5) => buff_rdata_n_15,
      empty_n_reg_0(4) => buff_rdata_n_16,
      empty_n_reg_0(3) => buff_rdata_n_17,
      empty_n_reg_0(2) => buff_rdata_n_18,
      empty_n_reg_0(1) => buff_rdata_n_19,
      empty_n_reg_0(0) => buff_rdata_n_20,
      empty_n_reg_1 => fifo_rctl_n_4,
      empty_n_reg_2 => \bus_wide_gen.fifo_burst_n_6\,
      full_n_reg_0 => buff_rdata_n_11,
      m_axi_ddr_RREADY => m_axi_ddr_RREADY,
      m_axi_ddr_RRESP(1 downto 0) => m_axi_ddr_RRESP(1 downto 0),
      m_axi_ddr_RVALID => m_axi_ddr_RVALID,
      \q_reg[11]\(1 downto 0) => \bus_wide_gen.burst_pack\(11 downto 10),
      rdata_valid_t => rdata_valid_t,
      \usedw_reg[5]_0\(6) => \p_0_out_carry__0_n_7\,
      \usedw_reg[5]_0\(5) => \p_0_out_carry__0_n_8\,
      \usedw_reg[5]_0\(4) => \p_0_out_carry__0_n_9\,
      \usedw_reg[5]_0\(3) => p_0_out_carry_n_6,
      \usedw_reg[5]_0\(2) => p_0_out_carry_n_7,
      \usedw_reg[5]_0\(1) => p_0_out_carry_n_8,
      \usedw_reg[5]_0\(0) => p_0_out_carry_n_9,
      \usedw_reg[7]_0\(2) => buff_rdata_n_27,
      \usedw_reg[7]_0\(1) => buff_rdata_n_28,
      \usedw_reg[7]_0\(0) => buff_rdata_n_29
    );
\bus_wide_gen.data_buf[31]_i_7__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"FFFFFFFE"
    )
        port map (
      I0 => \bus_wide_gen.fifo_burst_n_10\,
      I1 => \bus_wide_gen.len_cnt_reg\(6),
      I2 => \bus_wide_gen.len_cnt_reg\(7),
      I3 => \bus_wide_gen.len_cnt_reg\(4),
      I4 => \bus_wide_gen.len_cnt_reg\(5),
      O => \bus_wide_gen.data_buf[31]_i_7__0_n_2\
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_53,
      Q => \bus_wide_gen.data_buf_reg_n_2_[0]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_43,
      Q => \bus_wide_gen.data_buf_reg_n_2_[10]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_42,
      Q => \bus_wide_gen.data_buf_reg_n_2_[11]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_41,
      Q => \bus_wide_gen.data_buf_reg_n_2_[12]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_40,
      Q => \bus_wide_gen.data_buf_reg_n_2_[13]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_39,
      Q => \bus_wide_gen.data_buf_reg_n_2_[14]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_38,
      Q => \bus_wide_gen.data_buf_reg_n_2_[15]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_37,
      Q => \bus_wide_gen.data_buf_reg_n_2_[16]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_36,
      Q => \bus_wide_gen.data_buf_reg_n_2_[17]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_35,
      Q => \bus_wide_gen.data_buf_reg_n_2_[18]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_34,
      Q => \bus_wide_gen.data_buf_reg_n_2_[19]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_52,
      Q => \bus_wide_gen.data_buf_reg_n_2_[1]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_33,
      Q => \bus_wide_gen.data_buf_reg_n_2_[20]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_32,
      Q => \bus_wide_gen.data_buf_reg_n_2_[21]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_31,
      Q => \bus_wide_gen.data_buf_reg_n_2_[22]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_30,
      Q => \bus_wide_gen.data_buf_reg_n_2_[23]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_28\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[24]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_27\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[25]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_26\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[26]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_25\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[27]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_24\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[28]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_23\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[29]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_51,
      Q => \bus_wide_gen.data_buf_reg_n_2_[2]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_22\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[30]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => \bus_wide_gen.fifo_burst_n_21\,
      Q => \bus_wide_gen.data_buf_reg_n_2_[31]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_50,
      Q => \bus_wide_gen.data_buf_reg_n_2_[3]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_49,
      Q => \bus_wide_gen.data_buf_reg_n_2_[4]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_48,
      Q => \bus_wide_gen.data_buf_reg_n_2_[5]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_47,
      Q => \bus_wide_gen.data_buf_reg_n_2_[6]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_46,
      Q => \bus_wide_gen.data_buf_reg_n_2_[7]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_45,
      Q => \bus_wide_gen.data_buf_reg_n_2_[8]\,
      R => '0'
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_44\,
      D => buff_rdata_n_44,
      Q => \bus_wide_gen.data_buf_reg_n_2_[9]\,
      R => '0'
    );
\bus_wide_gen.fifo_burst\: entity work.design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo_0
     port map (
      CO(0) => last_sect,
      D(7) => \bus_wide_gen.fifo_burst_n_21\,
      D(6) => \bus_wide_gen.fifo_burst_n_22\,
      D(5) => \bus_wide_gen.fifo_burst_n_23\,
      D(4) => \bus_wide_gen.fifo_burst_n_24\,
      D(3) => \bus_wide_gen.fifo_burst_n_25\,
      D(2) => \bus_wide_gen.fifo_burst_n_26\,
      D(1) => \bus_wide_gen.fifo_burst_n_27\,
      D(0) => \bus_wide_gen.fifo_burst_n_28\,
      E(0) => pop0,
      Q(1 downto 0) => \bus_wide_gen.burst_pack\(11 downto 10),
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \beat_len_buf_reg[9]\(9 downto 0) => beat_len_buf(9 downto 0),
      beat_valid => beat_valid,
      \bus_wide_gen.data_buf_reg[24]\ => \bus_wide_gen.fifo_burst_n_6\,
      \bus_wide_gen.data_buf_reg[31]\(0) => \bus_wide_gen.fifo_burst_n_44\,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \bus_wide_gen.len_cnt_reg[0]\ => \bus_wide_gen.fifo_burst_n_10\,
      \bus_wide_gen.len_cnt_reg[0]_0\(0) => \bus_wide_gen.fifo_burst_n_18\,
      \bus_wide_gen.len_cnt_reg[6]\ => \bus_wide_gen.data_buf[31]_i_7__0_n_2\,
      \bus_wide_gen.len_cnt_reg[7]\(7 downto 0) => \bus_wide_gen.len_cnt_reg\(7 downto 0),
      \bus_wide_gen.rdata_valid_t_reg\ => rs_rdata_n_6,
      \bus_wide_gen.rdata_valid_t_reg_0\ => \bus_wide_gen.rdata_valid_t_reg_n_2\,
      \bus_wide_gen.split_cnt_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_46\,
      \bus_wide_gen.split_cnt_buf_reg[0]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_2_[0]\,
      \bus_wide_gen.split_cnt_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_45\,
      \bus_wide_gen.split_cnt_buf_reg[1]_0\ => \bus_wide_gen.split_cnt_buf_reg_n_2_[1]\,
      \could_multi_bursts.ARVALID_Dummy_reg\ => \bus_wide_gen.fifo_burst_n_2\,
      \could_multi_bursts.araddr_buf_reg[31]\ => \bus_wide_gen.fifo_burst_n_15\,
      \could_multi_bursts.loop_cnt_reg[5]\(0) => \bus_wide_gen.fifo_burst_n_14\,
      \could_multi_bursts.loop_cnt_reg[5]_0\(5 downto 0) => \could_multi_bursts.loop_cnt_reg\(5 downto 0),
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => \bus_wide_gen.fifo_burst_n_43\,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_2\,
      data_vld_reg_0 => fifo_rctl_n_3,
      \dout_buf_reg[34]\(8) => data_pack(34),
      \dout_buf_reg[34]\(7) => buff_rdata_n_13,
      \dout_buf_reg[34]\(6) => buff_rdata_n_14,
      \dout_buf_reg[34]\(5) => buff_rdata_n_15,
      \dout_buf_reg[34]\(4) => buff_rdata_n_16,
      \dout_buf_reg[34]\(3) => buff_rdata_n_17,
      \dout_buf_reg[34]\(2) => buff_rdata_n_18,
      \dout_buf_reg[34]\(1) => buff_rdata_n_19,
      \dout_buf_reg[34]\(0) => buff_rdata_n_20,
      empty_n_reg_0 => fifo_rctl_n_4,
      \end_addr_buf_reg[11]\(11) => \end_addr_buf_reg_n_2_[11]\,
      \end_addr_buf_reg[11]\(10) => \end_addr_buf_reg_n_2_[10]\,
      \end_addr_buf_reg[11]\(9) => \end_addr_buf_reg_n_2_[9]\,
      \end_addr_buf_reg[11]\(8) => \end_addr_buf_reg_n_2_[8]\,
      \end_addr_buf_reg[11]\(7) => \end_addr_buf_reg_n_2_[7]\,
      \end_addr_buf_reg[11]\(6) => \end_addr_buf_reg_n_2_[6]\,
      \end_addr_buf_reg[11]\(5) => \end_addr_buf_reg_n_2_[5]\,
      \end_addr_buf_reg[11]\(4) => \end_addr_buf_reg_n_2_[4]\,
      \end_addr_buf_reg[11]\(3) => \end_addr_buf_reg_n_2_[3]\,
      \end_addr_buf_reg[11]\(2) => \end_addr_buf_reg_n_2_[2]\,
      \end_addr_buf_reg[11]\(1) => \end_addr_buf_reg_n_2_[1]\,
      \end_addr_buf_reg[11]\(0) => \end_addr_buf_reg_n_2_[0]\,
      fifo_rctl_ready => fifo_rctl_ready,
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_2,
      \in\(3 downto 0) => arlen_tmp(3 downto 0),
      invalid_len_event => invalid_len_event,
      invalid_len_event_reg2 => invalid_len_event_reg2,
      m_axi_ddr_ARREADY => m_axi_ddr_ARREADY,
      m_axi_ddr_ARVALID => \^m_axi_ddr_arvalid\,
      \pout_reg[2]_0\ => \bus_wide_gen.fifo_burst_n_4\,
      rdata_ack_t => rdata_ack_t,
      rdata_valid_t => rdata_valid_t,
      rreq_handling_reg => \bus_wide_gen.fifo_burst_n_17\,
      rreq_handling_reg_0 => rreq_handling_reg_n_2,
      \sect_addr_buf_reg[0]\(0) => \bus_wide_gen.fifo_burst_n_19\,
      \sect_addr_buf_reg[1]\(1) => \sect_addr_buf_reg_n_2_[1]\,
      \sect_addr_buf_reg[1]\(0) => \sect_addr_buf_reg_n_2_[0]\,
      \sect_addr_buf_reg[31]\(0) => p_20_in,
      \sect_cnt_reg[0]\(0) => \bus_wide_gen.fifo_burst_n_16\,
      \sect_end_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_48\,
      \sect_end_buf_reg[0]_0\ => \sect_end_buf_reg_n_2_[0]\,
      \sect_end_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_12\,
      \sect_end_buf_reg[1]_0\ => \bus_wide_gen.fifo_burst_n_47\,
      \sect_end_buf_reg[1]_1\ => \sect_end_buf_reg_n_2_[1]\,
      \sect_len_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_29\,
      \sect_len_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_30\,
      \sect_len_buf_reg[2]\ => \bus_wide_gen.fifo_burst_n_31\,
      \sect_len_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_20\,
      \sect_len_buf_reg[3]_0\ => \bus_wide_gen.fifo_burst_n_32\,
      \sect_len_buf_reg[4]\ => \bus_wide_gen.fifo_burst_n_33\,
      \sect_len_buf_reg[5]\ => \bus_wide_gen.fifo_burst_n_34\,
      \sect_len_buf_reg[6]\ => \bus_wide_gen.fifo_burst_n_35\,
      \sect_len_buf_reg[7]\ => \bus_wide_gen.fifo_burst_n_36\,
      \sect_len_buf_reg[8]\ => \bus_wide_gen.fifo_burst_n_37\,
      \sect_len_buf_reg[9]\ => \bus_wide_gen.fifo_burst_n_38\,
      \sect_len_buf_reg[9]_0\(9) => \sect_len_buf_reg_n_2_[9]\,
      \sect_len_buf_reg[9]_0\(8) => \sect_len_buf_reg_n_2_[8]\,
      \sect_len_buf_reg[9]_0\(7) => \sect_len_buf_reg_n_2_[7]\,
      \sect_len_buf_reg[9]_0\(6) => \sect_len_buf_reg_n_2_[6]\,
      \sect_len_buf_reg[9]_0\(5) => \sect_len_buf_reg_n_2_[5]\,
      \sect_len_buf_reg[9]_0\(4) => \sect_len_buf_reg_n_2_[4]\,
      \sect_len_buf_reg[9]_0\(3) => \sect_len_buf_reg_n_2_[3]\,
      \sect_len_buf_reg[9]_0\(2) => \sect_len_buf_reg_n_2_[2]\,
      \sect_len_buf_reg[9]_0\(1) => \sect_len_buf_reg_n_2_[1]\,
      \sect_len_buf_reg[9]_0\(0) => \sect_len_buf_reg_n_2_[0]\,
      \start_addr_buf_reg[11]\(9) => \start_addr_buf_reg_n_2_[11]\,
      \start_addr_buf_reg[11]\(8) => \start_addr_buf_reg_n_2_[10]\,
      \start_addr_buf_reg[11]\(7) => \start_addr_buf_reg_n_2_[9]\,
      \start_addr_buf_reg[11]\(6) => \start_addr_buf_reg_n_2_[8]\,
      \start_addr_buf_reg[11]\(5) => \start_addr_buf_reg_n_2_[7]\,
      \start_addr_buf_reg[11]\(4) => \start_addr_buf_reg_n_2_[6]\,
      \start_addr_buf_reg[11]\(3) => \start_addr_buf_reg_n_2_[5]\,
      \start_addr_buf_reg[11]\(2) => \start_addr_buf_reg_n_2_[4]\,
      \start_addr_buf_reg[11]\(1) => \start_addr_buf_reg_n_2_[3]\,
      \start_addr_buf_reg[11]\(0) => \start_addr_buf_reg_n_2_[2]\,
      \start_addr_buf_reg[31]\(0) => first_sect
    );
\bus_wide_gen.len_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      O => \p_0_in__3\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(0),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      O => \p_0_in__3\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(2),
      I1 => \bus_wide_gen.len_cnt_reg\(1),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      O => \p_0_in__3\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(3),
      I1 => \bus_wide_gen.len_cnt_reg\(0),
      I2 => \bus_wide_gen.len_cnt_reg\(1),
      I3 => \bus_wide_gen.len_cnt_reg\(2),
      O => \p_0_in__3\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(4),
      I1 => \bus_wide_gen.len_cnt_reg\(2),
      I2 => \bus_wide_gen.len_cnt_reg\(1),
      I3 => \bus_wide_gen.len_cnt_reg\(0),
      I4 => \bus_wide_gen.len_cnt_reg\(3),
      O => \p_0_in__3\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(5),
      I1 => \bus_wide_gen.len_cnt_reg\(3),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      I3 => \bus_wide_gen.len_cnt_reg\(1),
      I4 => \bus_wide_gen.len_cnt_reg\(2),
      I5 => \bus_wide_gen.len_cnt_reg\(4),
      O => \p_0_in__3\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(6),
      I1 => \bus_wide_gen.len_cnt[7]_i_7__0_n_2\,
      O => \p_0_in__3\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(7),
      I1 => \bus_wide_gen.len_cnt[7]_i_7__0_n_2\,
      I2 => \bus_wide_gen.len_cnt_reg\(6),
      O => \p_0_in__3\(7)
    );
\bus_wide_gen.len_cnt[7]_i_7__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg\(5),
      I1 => \bus_wide_gen.len_cnt_reg\(3),
      I2 => \bus_wide_gen.len_cnt_reg\(0),
      I3 => \bus_wide_gen.len_cnt_reg\(1),
      I4 => \bus_wide_gen.len_cnt_reg\(2),
      I5 => \bus_wide_gen.len_cnt_reg\(4),
      O => \bus_wide_gen.len_cnt[7]_i_7__0_n_2\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__3\(0),
      Q => \bus_wide_gen.len_cnt_reg\(0),
      R => \bus_wide_gen.fifo_burst_n_18\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__3\(1),
      Q => \bus_wide_gen.len_cnt_reg\(1),
      R => \bus_wide_gen.fifo_burst_n_18\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__3\(2),
      Q => \bus_wide_gen.len_cnt_reg\(2),
      R => \bus_wide_gen.fifo_burst_n_18\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__3\(3),
      Q => \bus_wide_gen.len_cnt_reg\(3),
      R => \bus_wide_gen.fifo_burst_n_18\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__3\(4),
      Q => \bus_wide_gen.len_cnt_reg\(4),
      R => \bus_wide_gen.fifo_burst_n_18\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__3\(5),
      Q => \bus_wide_gen.len_cnt_reg\(5),
      R => \bus_wide_gen.fifo_burst_n_18\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__3\(6),
      Q => \bus_wide_gen.len_cnt_reg\(6),
      R => \bus_wide_gen.fifo_burst_n_18\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.last_split\,
      D => \p_0_in__3\(7),
      Q => \bus_wide_gen.len_cnt_reg\(7),
      R => \bus_wide_gen.fifo_burst_n_18\
    );
\bus_wide_gen.rdata_valid_t_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => buff_rdata_n_22,
      Q => \bus_wide_gen.rdata_valid_t_reg_n_2\,
      R => \^sr\(0)
    );
\bus_wide_gen.split_cnt_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_46\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_2_[0]\,
      R => '0'
    );
\bus_wide_gen.split_cnt_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_45\,
      Q => \bus_wide_gen.split_cnt_buf_reg_n_2_[1]\,
      R => '0'
    );
\could_multi_bursts.ARVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_2\,
      Q => \^m_axi_ddr_arvalid\,
      R => '0'
    );
\could_multi_bursts.araddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[10]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(10),
      O => araddr_tmp(10)
    );
\could_multi_bursts.araddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[11]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(11),
      O => araddr_tmp(11)
    );
\could_multi_bursts.araddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[12]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(12),
      O => araddr_tmp(12)
    );
\could_multi_bursts.araddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[13]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(13),
      O => araddr_tmp(13)
    );
\could_multi_bursts.araddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[14]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(14),
      O => araddr_tmp(14)
    );
\could_multi_bursts.araddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[15]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(15),
      O => araddr_tmp(15)
    );
\could_multi_bursts.araddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[16]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(16),
      O => araddr_tmp(16)
    );
\could_multi_bursts.araddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[17]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(17),
      O => araddr_tmp(17)
    );
\could_multi_bursts.araddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[18]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(18),
      O => araddr_tmp(18)
    );
\could_multi_bursts.araddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[19]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(19),
      O => araddr_tmp(19)
    );
\could_multi_bursts.araddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[20]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(20),
      O => araddr_tmp(20)
    );
\could_multi_bursts.araddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[21]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(21),
      O => araddr_tmp(21)
    );
\could_multi_bursts.araddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[22]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(22),
      O => araddr_tmp(22)
    );
\could_multi_bursts.araddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[23]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(23),
      O => araddr_tmp(23)
    );
\could_multi_bursts.araddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[24]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(24),
      O => araddr_tmp(24)
    );
\could_multi_bursts.araddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[25]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(25),
      O => araddr_tmp(25)
    );
\could_multi_bursts.araddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[26]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(26),
      O => araddr_tmp(26)
    );
\could_multi_bursts.araddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[27]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(27),
      O => araddr_tmp(27)
    );
\could_multi_bursts.araddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[28]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(28),
      O => araddr_tmp(28)
    );
\could_multi_bursts.araddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[29]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(29),
      O => araddr_tmp(29)
    );
\could_multi_bursts.araddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[2]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(2),
      O => araddr_tmp(2)
    );
\could_multi_bursts.araddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[30]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(30),
      O => araddr_tmp(30)
    );
\could_multi_bursts.araddr_buf[31]_i_2\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[31]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(31),
      O => araddr_tmp(31)
    );
\could_multi_bursts.araddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[3]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(3),
      O => araddr_tmp(3)
    );
\could_multi_bursts.araddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[4]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(4),
      O => araddr_tmp(4)
    );
\could_multi_bursts.araddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_ddr_araddr\(2),
      I1 => \^m_axi_ddr_arlen[3]\(0),
      I2 => \^m_axi_ddr_arlen[3]\(1),
      I3 => \^m_axi_ddr_arlen[3]\(2),
      O => \could_multi_bursts.araddr_buf[4]_i_3_n_2\
    );
\could_multi_bursts.araddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_ddr_araddr\(1),
      I1 => \^m_axi_ddr_arlen[3]\(1),
      I2 => \^m_axi_ddr_arlen[3]\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_4_n_2\
    );
\could_multi_bursts.araddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_ddr_araddr\(0),
      I1 => \^m_axi_ddr_arlen[3]\(0),
      O => \could_multi_bursts.araddr_buf[4]_i_5_n_2\
    );
\could_multi_bursts.araddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[5]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(5),
      O => araddr_tmp(5)
    );
\could_multi_bursts.araddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[6]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(6),
      O => araddr_tmp(6)
    );
\could_multi_bursts.araddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[7]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(7),
      O => araddr_tmp(7)
    );
\could_multi_bursts.araddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[8]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(8),
      O => araddr_tmp(8)
    );
\could_multi_bursts.araddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_ddr_araddr\(4),
      I1 => \^m_axi_ddr_arlen[3]\(2),
      I2 => \^m_axi_ddr_arlen[3]\(1),
      I3 => \^m_axi_ddr_arlen[3]\(0),
      I4 => \^m_axi_ddr_arlen[3]\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_3_n_2\
    );
\could_multi_bursts.araddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_ddr_araddr\(3),
      I1 => \^m_axi_ddr_arlen[3]\(2),
      I2 => \^m_axi_ddr_arlen[3]\(1),
      I3 => \^m_axi_ddr_arlen[3]\(0),
      I4 => \^m_axi_ddr_arlen[3]\(3),
      O => \could_multi_bursts.araddr_buf[8]_i_4_n_2\
    );
\could_multi_bursts.araddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[9]\,
      I1 => \bus_wide_gen.fifo_burst_n_15\,
      I2 => data1(9),
      O => araddr_tmp(9)
    );
\could_multi_bursts.araddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(10),
      Q => \^m_axi_ddr_araddr\(8),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(11),
      Q => \^m_axi_ddr_araddr\(9),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(12),
      Q => \^m_axi_ddr_araddr\(10),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_ddr_araddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_ddr_araddr\(10 downto 7)
    );
\could_multi_bursts.araddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(13),
      Q => \^m_axi_ddr_araddr\(11),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(14),
      Q => \^m_axi_ddr_araddr\(12),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(15),
      Q => \^m_axi_ddr_araddr\(13),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(16),
      Q => \^m_axi_ddr_araddr\(14),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[12]_i_2_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_ddr_araddr\(14 downto 11)
    );
\could_multi_bursts.araddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(17),
      Q => \^m_axi_ddr_araddr\(15),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(18),
      Q => \^m_axi_ddr_araddr\(16),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(19),
      Q => \^m_axi_ddr_araddr\(17),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(20),
      Q => \^m_axi_ddr_araddr\(18),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[16]_i_2_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_ddr_araddr\(18 downto 15)
    );
\could_multi_bursts.araddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(21),
      Q => \^m_axi_ddr_araddr\(19),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(22),
      Q => \^m_axi_ddr_araddr\(20),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(23),
      Q => \^m_axi_ddr_araddr\(21),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(24),
      Q => \^m_axi_ddr_araddr\(22),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[20]_i_2_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_ddr_araddr\(22 downto 19)
    );
\could_multi_bursts.araddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(25),
      Q => \^m_axi_ddr_araddr\(23),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(26),
      Q => \^m_axi_ddr_araddr\(24),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(27),
      Q => \^m_axi_ddr_araddr\(25),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(28),
      Q => \^m_axi_ddr_araddr\(26),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[24]_i_2_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_ddr_araddr\(26 downto 23)
    );
\could_multi_bursts.araddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(29),
      Q => \^m_axi_ddr_araddr\(27),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(2),
      Q => \^m_axi_ddr_araddr\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(30),
      Q => \^m_axi_ddr_araddr\(28),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(31),
      Q => \^m_axi_ddr_araddr\(29),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[31]_i_4\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[28]_i_2_n_2\,
      CO(3 downto 2) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[31]_i_4_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.araddr_buf_reg[31]_i_4_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_ddr_araddr\(29 downto 27)
    );
\could_multi_bursts.araddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(3),
      Q => \^m_axi_ddr_araddr\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(4),
      Q => \^m_axi_ddr_araddr\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_ddr_araddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.araddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.araddr_buf[4]_i_3_n_2\,
      S(2) => \could_multi_bursts.araddr_buf[4]_i_4_n_2\,
      S(1) => \could_multi_bursts.araddr_buf[4]_i_5_n_2\,
      S(0) => '0'
    );
\could_multi_bursts.araddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(5),
      Q => \^m_axi_ddr_araddr\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(6),
      Q => \^m_axi_ddr_araddr\(4),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(7),
      Q => \^m_axi_ddr_araddr\(5),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(8),
      Q => \^m_axi_ddr_araddr\(6),
      R => \^sr\(0)
    );
\could_multi_bursts.araddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.araddr_buf_reg[4]_i_2_n_2\,
      CO(3) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_2\,
      CO(2) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_3\,
      CO(1) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_4\,
      CO(0) => \could_multi_bursts.araddr_buf_reg[8]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_ddr_araddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_ddr_araddr\(6 downto 5),
      S(1) => \could_multi_bursts.araddr_buf[8]_i_3_n_2\,
      S(0) => \could_multi_bursts.araddr_buf[8]_i_4_n_2\
    );
\could_multi_bursts.araddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => araddr_tmp(9),
      Q => \^m_axi_ddr_araddr\(7),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(0),
      Q => \^m_axi_ddr_arlen[3]\(0),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(1),
      Q => \^m_axi_ddr_arlen[3]\(1),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(2),
      Q => \^m_axi_ddr_arlen[3]\(2),
      R => \^sr\(0)
    );
\could_multi_bursts.arlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => arlen_tmp(3),
      Q => \^m_axi_ddr_arlen[3]\(3),
      R => \^sr\(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1__0\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      O => \p_0_in__2\(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(0),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      O => \p_0_in__2\(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(2),
      I1 => \could_multi_bursts.loop_cnt_reg\(1),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      O => \p_0_in__2\(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(3),
      I1 => \could_multi_bursts.loop_cnt_reg\(0),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(2),
      O => \p_0_in__2\(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1__0\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(4),
      I1 => \could_multi_bursts.loop_cnt_reg\(2),
      I2 => \could_multi_bursts.loop_cnt_reg\(1),
      I3 => \could_multi_bursts.loop_cnt_reg\(0),
      I4 => \could_multi_bursts.loop_cnt_reg\(3),
      O => \p_0_in__2\(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg\(5),
      I1 => \could_multi_bursts.loop_cnt_reg\(3),
      I2 => \could_multi_bursts.loop_cnt_reg\(0),
      I3 => \could_multi_bursts.loop_cnt_reg\(1),
      I4 => \could_multi_bursts.loop_cnt_reg\(2),
      I5 => \could_multi_bursts.loop_cnt_reg\(4),
      O => \p_0_in__2\(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__2\(0),
      Q => \could_multi_bursts.loop_cnt_reg\(0),
      R => \bus_wide_gen.fifo_burst_n_14\
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__2\(1),
      Q => \could_multi_bursts.loop_cnt_reg\(1),
      R => \bus_wide_gen.fifo_burst_n_14\
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__2\(2),
      Q => \could_multi_bursts.loop_cnt_reg\(2),
      R => \bus_wide_gen.fifo_burst_n_14\
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__2\(3),
      Q => \could_multi_bursts.loop_cnt_reg\(3),
      R => \bus_wide_gen.fifo_burst_n_14\
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__2\(4),
      Q => \could_multi_bursts.loop_cnt_reg\(4),
      R => \bus_wide_gen.fifo_burst_n_14\
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__2\(5),
      Q => \could_multi_bursts.loop_cnt_reg\(5),
      R => \bus_wide_gen.fifo_burst_n_14\
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_43\,
      Q => \could_multi_bursts.sect_handling_reg_n_2\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(0),
      Q => \end_addr_buf_reg_n_2_[0]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_2_[10]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_2_[11]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => \^sr\(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => \^sr\(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => \^sr\(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => \^sr\(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => \^sr\(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => \^sr\(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => \^sr\(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => \^sr\(0)
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(1),
      Q => \end_addr_buf_reg_n_2_[1]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => \^sr\(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => \^sr\(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => \^sr\(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => \^sr\(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => \^sr\(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => \^sr\(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => \^sr\(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => \^sr\(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => \^sr\(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => \^sr\(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_2_[2]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => \^sr\(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => \^sr\(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_2_[3]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_2_[4]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_2_[5]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_2_[6]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_2_[7]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_2_[8]\,
      R => \^sr\(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_2_[9]\,
      R => \^sr\(0)
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_2,
      CO(2) => end_addr_carry_n_3,
      CO(1) => end_addr_carry_n_4,
      CO(0) => end_addr_carry_n_5,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[3]\,
      DI(2) => \start_addr_reg_n_2_[2]\,
      DI(1) => \start_addr_reg_n_2_[1]\,
      DI(0) => \start_addr_reg_n_2_[0]\,
      O(3 downto 0) => end_addr(3 downto 0),
      S(3) => \end_addr_carry_i_1__0_n_2\,
      S(2) => \end_addr_carry_i_2__0_n_2\,
      S(1) => \end_addr_carry_i_3__0_n_2\,
      S(0) => \end_addr_carry_i_4__0_n_2\
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_2,
      CO(3) => \end_addr_carry__0_n_2\,
      CO(2) => \end_addr_carry__0_n_3\,
      CO(1) => \end_addr_carry__0_n_4\,
      CO(0) => \end_addr_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[7]\,
      DI(2) => \start_addr_reg_n_2_[6]\,
      DI(1) => \start_addr_reg_n_2_[5]\,
      DI(0) => \start_addr_reg_n_2_[4]\,
      O(3 downto 0) => end_addr(7 downto 4),
      S(3) => \end_addr_carry__0_i_1__0_n_2\,
      S(2) => \end_addr_carry__0_i_2__0_n_2\,
      S(1) => \end_addr_carry__0_i_3__0_n_2\,
      S(0) => \end_addr_carry__0_i_4__0_n_2\
    );
\end_addr_carry__0_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[7]\,
      I1 => \align_len_reg_n_2_[7]\,
      O => \end_addr_carry__0_i_1__0_n_2\
    );
\end_addr_carry__0_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[6]\,
      I1 => \align_len_reg_n_2_[6]\,
      O => \end_addr_carry__0_i_2__0_n_2\
    );
\end_addr_carry__0_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[5]\,
      I1 => \align_len_reg_n_2_[5]\,
      O => \end_addr_carry__0_i_3__0_n_2\
    );
\end_addr_carry__0_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[4]\,
      I1 => \align_len_reg_n_2_[4]\,
      O => \end_addr_carry__0_i_4__0_n_2\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_2\,
      CO(3) => \end_addr_carry__1_n_2\,
      CO(2) => \end_addr_carry__1_n_3\,
      CO(1) => \end_addr_carry__1_n_4\,
      CO(0) => \end_addr_carry__1_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[11]\,
      DI(2) => \start_addr_reg_n_2_[10]\,
      DI(1) => \start_addr_reg_n_2_[9]\,
      DI(0) => \start_addr_reg_n_2_[8]\,
      O(3 downto 0) => end_addr(11 downto 8),
      S(3) => \end_addr_carry__1_i_1__0_n_2\,
      S(2) => \end_addr_carry__1_i_2__0_n_2\,
      S(1) => \end_addr_carry__1_i_3__0_n_2\,
      S(0) => \end_addr_carry__1_i_4__0_n_2\
    );
\end_addr_carry__1_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[11]\,
      I1 => \align_len_reg_n_2_[11]\,
      O => \end_addr_carry__1_i_1__0_n_2\
    );
\end_addr_carry__1_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[10]\,
      I1 => \align_len_reg_n_2_[10]\,
      O => \end_addr_carry__1_i_2__0_n_2\
    );
\end_addr_carry__1_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[9]\,
      I1 => \align_len_reg_n_2_[9]\,
      O => \end_addr_carry__1_i_3__0_n_2\
    );
\end_addr_carry__1_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[8]\,
      I1 => \align_len_reg_n_2_[8]\,
      O => \end_addr_carry__1_i_4__0_n_2\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_2\,
      CO(3) => \end_addr_carry__2_n_2\,
      CO(2) => \end_addr_carry__2_n_3\,
      CO(1) => \end_addr_carry__2_n_4\,
      CO(0) => \end_addr_carry__2_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[15]\,
      DI(2) => \start_addr_reg_n_2_[14]\,
      DI(1) => \start_addr_reg_n_2_[13]\,
      DI(0) => \start_addr_reg_n_2_[12]\,
      O(3 downto 0) => end_addr(15 downto 12),
      S(3) => \end_addr_carry__2_i_1__0_n_2\,
      S(2) => \end_addr_carry__2_i_2__0_n_2\,
      S(1) => \end_addr_carry__2_i_3__0_n_2\,
      S(0) => \end_addr_carry__2_i_4__0_n_2\
    );
\end_addr_carry__2_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[15]\,
      I1 => \align_len_reg_n_2_[15]\,
      O => \end_addr_carry__2_i_1__0_n_2\
    );
\end_addr_carry__2_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[14]\,
      I1 => \align_len_reg_n_2_[14]\,
      O => \end_addr_carry__2_i_2__0_n_2\
    );
\end_addr_carry__2_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[13]\,
      I1 => \align_len_reg_n_2_[13]\,
      O => \end_addr_carry__2_i_3__0_n_2\
    );
\end_addr_carry__2_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[12]\,
      I1 => \align_len_reg_n_2_[12]\,
      O => \end_addr_carry__2_i_4__0_n_2\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_2\,
      CO(3) => \end_addr_carry__3_n_2\,
      CO(2) => \end_addr_carry__3_n_3\,
      CO(1) => \end_addr_carry__3_n_4\,
      CO(0) => \end_addr_carry__3_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[19]\,
      DI(2) => \start_addr_reg_n_2_[18]\,
      DI(1) => \start_addr_reg_n_2_[17]\,
      DI(0) => \start_addr_reg_n_2_[16]\,
      O(3 downto 0) => end_addr(19 downto 16),
      S(3) => \end_addr_carry__3_i_1__0_n_2\,
      S(2) => \end_addr_carry__3_i_2__0_n_2\,
      S(1) => \end_addr_carry__3_i_3__0_n_2\,
      S(0) => \end_addr_carry__3_i_4__0_n_2\
    );
\end_addr_carry__3_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[19]\,
      I1 => \align_len_reg_n_2_[19]\,
      O => \end_addr_carry__3_i_1__0_n_2\
    );
\end_addr_carry__3_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[18]\,
      I1 => \align_len_reg_n_2_[18]\,
      O => \end_addr_carry__3_i_2__0_n_2\
    );
\end_addr_carry__3_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[17]\,
      I1 => \align_len_reg_n_2_[17]\,
      O => \end_addr_carry__3_i_3__0_n_2\
    );
\end_addr_carry__3_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[16]\,
      I1 => \align_len_reg_n_2_[16]\,
      O => \end_addr_carry__3_i_4__0_n_2\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_2\,
      CO(3) => \end_addr_carry__4_n_2\,
      CO(2) => \end_addr_carry__4_n_3\,
      CO(1) => \end_addr_carry__4_n_4\,
      CO(0) => \end_addr_carry__4_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[23]\,
      DI(2) => \start_addr_reg_n_2_[22]\,
      DI(1) => \start_addr_reg_n_2_[21]\,
      DI(0) => \start_addr_reg_n_2_[20]\,
      O(3 downto 0) => end_addr(23 downto 20),
      S(3) => \end_addr_carry__4_i_1__0_n_2\,
      S(2) => \end_addr_carry__4_i_2__0_n_2\,
      S(1) => \end_addr_carry__4_i_3__0_n_2\,
      S(0) => \end_addr_carry__4_i_4__0_n_2\
    );
\end_addr_carry__4_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[23]\,
      I1 => \align_len_reg_n_2_[23]\,
      O => \end_addr_carry__4_i_1__0_n_2\
    );
\end_addr_carry__4_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[22]\,
      I1 => \align_len_reg_n_2_[22]\,
      O => \end_addr_carry__4_i_2__0_n_2\
    );
\end_addr_carry__4_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[21]\,
      I1 => \align_len_reg_n_2_[21]\,
      O => \end_addr_carry__4_i_3__0_n_2\
    );
\end_addr_carry__4_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[20]\,
      I1 => \align_len_reg_n_2_[20]\,
      O => \end_addr_carry__4_i_4__0_n_2\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_2\,
      CO(3) => \end_addr_carry__5_n_2\,
      CO(2) => \end_addr_carry__5_n_3\,
      CO(1) => \end_addr_carry__5_n_4\,
      CO(0) => \end_addr_carry__5_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[27]\,
      DI(2) => \start_addr_reg_n_2_[26]\,
      DI(1) => \start_addr_reg_n_2_[25]\,
      DI(0) => \start_addr_reg_n_2_[24]\,
      O(3 downto 0) => end_addr(27 downto 24),
      S(3) => \end_addr_carry__5_i_1__0_n_2\,
      S(2) => \end_addr_carry__5_i_2__0_n_2\,
      S(1) => \end_addr_carry__5_i_3__0_n_2\,
      S(0) => \end_addr_carry__5_i_4__0_n_2\
    );
\end_addr_carry__5_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[27]\,
      I1 => \align_len_reg_n_2_[27]\,
      O => \end_addr_carry__5_i_1__0_n_2\
    );
\end_addr_carry__5_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[26]\,
      I1 => \align_len_reg_n_2_[26]\,
      O => \end_addr_carry__5_i_2__0_n_2\
    );
\end_addr_carry__5_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[25]\,
      I1 => \align_len_reg_n_2_[25]\,
      O => \end_addr_carry__5_i_3__0_n_2\
    );
\end_addr_carry__5_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[24]\,
      I1 => \align_len_reg_n_2_[24]\,
      O => \end_addr_carry__5_i_4__0_n_2\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_2\,
      CO(3) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \end_addr_carry__6_n_3\,
      CO(1) => \end_addr_carry__6_n_4\,
      CO(0) => \end_addr_carry__6_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \start_addr_reg_n_2_[30]\,
      DI(1) => \start_addr_reg_n_2_[29]\,
      DI(0) => \start_addr_reg_n_2_[28]\,
      O(3 downto 0) => end_addr(31 downto 28),
      S(3) => \end_addr_carry__6_i_1__0_n_2\,
      S(2) => \end_addr_carry__6_i_2__0_n_2\,
      S(1) => \end_addr_carry__6_i_3__0_n_2\,
      S(0) => \end_addr_carry__6_i_4__0_n_2\
    );
\end_addr_carry__6_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_2_[31]\,
      I1 => \start_addr_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_1__0_n_2\
    );
\end_addr_carry__6_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[30]\,
      I1 => \align_len_reg_n_2_[30]\,
      O => \end_addr_carry__6_i_2__0_n_2\
    );
\end_addr_carry__6_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[29]\,
      I1 => \align_len_reg_n_2_[29]\,
      O => \end_addr_carry__6_i_3__0_n_2\
    );
\end_addr_carry__6_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[28]\,
      I1 => \align_len_reg_n_2_[28]\,
      O => \end_addr_carry__6_i_4__0_n_2\
    );
\end_addr_carry_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[3]\,
      I1 => \align_len_reg_n_2_[3]\,
      O => \end_addr_carry_i_1__0_n_2\
    );
\end_addr_carry_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[2]\,
      I1 => \align_len_reg_n_2_[2]\,
      O => \end_addr_carry_i_2__0_n_2\
    );
\end_addr_carry_i_3__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[1]\,
      I1 => \align_len_reg_n_2_[1]\,
      O => \end_addr_carry_i_3__0_n_2\
    );
\end_addr_carry_i_4__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[0]\,
      I1 => \align_len_reg_n_2_[0]\,
      O => \end_addr_carry_i_4__0_n_2\
    );
fifo_rctl: entity work.\design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized1_1\
     port map (
      SR(0) => \^sr\(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      beat_valid => beat_valid,
      \bus_wide_gen.last_split\ => \bus_wide_gen.last_split\,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      data_vld_reg_0 => fifo_rctl_n_3,
      \dout_buf_reg[34]\ => \bus_wide_gen.fifo_burst_n_4\,
      \dout_buf_reg[34]_0\(0) => data_pack(34),
      empty_n_reg_0 => fifo_rctl_n_4,
      empty_n_reg_1 => buff_rdata_n_11,
      fifo_rctl_ready => fifo_rctl_ready
    );
fifo_rreq: entity work.\design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized0_2\
     port map (
      CO(0) => last_sect,
      D(19) => fifo_rreq_n_4,
      D(18) => fifo_rreq_n_5,
      D(17) => fifo_rreq_n_6,
      D(16) => fifo_rreq_n_7,
      D(15) => fifo_rreq_n_8,
      D(14) => fifo_rreq_n_9,
      D(13) => fifo_rreq_n_10,
      D(12) => fifo_rreq_n_11,
      D(11) => fifo_rreq_n_12,
      D(10) => fifo_rreq_n_13,
      D(9) => fifo_rreq_n_14,
      D(8) => fifo_rreq_n_15,
      D(7) => fifo_rreq_n_16,
      D(6) => fifo_rreq_n_17,
      D(5) => fifo_rreq_n_18,
      D(4) => fifo_rreq_n_19,
      D(3) => fifo_rreq_n_20,
      D(2) => fifo_rreq_n_21,
      D(1) => fifo_rreq_n_22,
      D(0) => fifo_rreq_n_23,
      E(0) => pop0,
      Q(19) => \start_addr_reg_n_2_[31]\,
      Q(18) => \start_addr_reg_n_2_[30]\,
      Q(17) => \start_addr_reg_n_2_[29]\,
      Q(16) => \start_addr_reg_n_2_[28]\,
      Q(15) => \start_addr_reg_n_2_[27]\,
      Q(14) => \start_addr_reg_n_2_[26]\,
      Q(13) => \start_addr_reg_n_2_[25]\,
      Q(12) => \start_addr_reg_n_2_[24]\,
      Q(11) => \start_addr_reg_n_2_[23]\,
      Q(10) => \start_addr_reg_n_2_[22]\,
      Q(9) => \start_addr_reg_n_2_[21]\,
      Q(8) => \start_addr_reg_n_2_[20]\,
      Q(7) => \start_addr_reg_n_2_[19]\,
      Q(6) => \start_addr_reg_n_2_[18]\,
      Q(5) => \start_addr_reg_n_2_[17]\,
      Q(4) => \start_addr_reg_n_2_[16]\,
      Q(3) => \start_addr_reg_n_2_[15]\,
      Q(2) => \start_addr_reg_n_2_[14]\,
      Q(1) => \start_addr_reg_n_2_[13]\,
      Q(0) => \start_addr_reg_n_2_[12]\,
      S(2) => fifo_rreq_n_26,
      S(1) => fifo_rreq_n_27,
      S(0) => fifo_rreq_n_28,
      SR(0) => \^sr\(0),
      \align_len_reg[0]\(0) => align_len0(0),
      \align_len_reg[12]\(3) => fifo_rreq_n_108,
      \align_len_reg[12]\(2) => fifo_rreq_n_109,
      \align_len_reg[12]\(1) => fifo_rreq_n_110,
      \align_len_reg[12]\(0) => fifo_rreq_n_111,
      \align_len_reg[16]\(3) => fifo_rreq_n_104,
      \align_len_reg[16]\(2) => fifo_rreq_n_105,
      \align_len_reg[16]\(1) => fifo_rreq_n_106,
      \align_len_reg[16]\(0) => fifo_rreq_n_107,
      \align_len_reg[20]\(3) => fifo_rreq_n_100,
      \align_len_reg[20]\(2) => fifo_rreq_n_101,
      \align_len_reg[20]\(1) => fifo_rreq_n_102,
      \align_len_reg[20]\(0) => fifo_rreq_n_103,
      \align_len_reg[24]\(3) => fifo_rreq_n_96,
      \align_len_reg[24]\(2) => fifo_rreq_n_97,
      \align_len_reg[24]\(1) => fifo_rreq_n_98,
      \align_len_reg[24]\(0) => fifo_rreq_n_99,
      \align_len_reg[28]\(3) => fifo_rreq_n_92,
      \align_len_reg[28]\(2) => fifo_rreq_n_93,
      \align_len_reg[28]\(1) => fifo_rreq_n_94,
      \align_len_reg[28]\(0) => fifo_rreq_n_95,
      \align_len_reg[31]\(62 downto 32) => fifo_rreq_data(62 downto 32),
      \align_len_reg[31]\(31) => fifo_rreq_n_60,
      \align_len_reg[31]\(30) => fifo_rreq_n_61,
      \align_len_reg[31]\(29) => fifo_rreq_n_62,
      \align_len_reg[31]\(28) => fifo_rreq_n_63,
      \align_len_reg[31]\(27) => fifo_rreq_n_64,
      \align_len_reg[31]\(26) => fifo_rreq_n_65,
      \align_len_reg[31]\(25) => fifo_rreq_n_66,
      \align_len_reg[31]\(24) => fifo_rreq_n_67,
      \align_len_reg[31]\(23) => fifo_rreq_n_68,
      \align_len_reg[31]\(22) => fifo_rreq_n_69,
      \align_len_reg[31]\(21) => fifo_rreq_n_70,
      \align_len_reg[31]\(20) => fifo_rreq_n_71,
      \align_len_reg[31]\(19) => fifo_rreq_n_72,
      \align_len_reg[31]\(18) => fifo_rreq_n_73,
      \align_len_reg[31]\(17) => fifo_rreq_n_74,
      \align_len_reg[31]\(16) => fifo_rreq_n_75,
      \align_len_reg[31]\(15) => fifo_rreq_n_76,
      \align_len_reg[31]\(14) => fifo_rreq_n_77,
      \align_len_reg[31]\(13) => fifo_rreq_n_78,
      \align_len_reg[31]\(12) => fifo_rreq_n_79,
      \align_len_reg[31]\(11) => fifo_rreq_n_80,
      \align_len_reg[31]\(10) => fifo_rreq_n_81,
      \align_len_reg[31]\(9) => fifo_rreq_n_82,
      \align_len_reg[31]\(8) => fifo_rreq_n_83,
      \align_len_reg[31]\(7) => fifo_rreq_n_84,
      \align_len_reg[31]\(6) => fifo_rreq_n_85,
      \align_len_reg[31]\(5) => fifo_rreq_n_86,
      \align_len_reg[31]\(4) => fifo_rreq_n_87,
      \align_len_reg[31]\(3) => fifo_rreq_n_88,
      \align_len_reg[31]\(2) => fifo_rreq_n_89,
      \align_len_reg[31]\(1) => fifo_rreq_n_90,
      \align_len_reg[31]\(0) => fifo_rreq_n_91,
      \align_len_reg[4]\(3) => fifo_rreq_n_116,
      \align_len_reg[4]\(2) => fifo_rreq_n_117,
      \align_len_reg[4]\(1) => fifo_rreq_n_118,
      \align_len_reg[4]\(0) => fifo_rreq_n_119,
      \align_len_reg[8]\(3) => fifo_rreq_n_112,
      \align_len_reg[8]\(2) => fifo_rreq_n_113,
      \align_len_reg[8]\(1) => fifo_rreq_n_114,
      \align_len_reg[8]\(0) => fifo_rreq_n_115,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.sect_handling_reg\ => \bus_wide_gen.fifo_burst_n_12\,
      \data_p1_reg[63]\(63 downto 0) => rs2f_rreq_data(63 downto 0),
      \end_addr_buf_reg[31]\(0) => next_rreq,
      \end_addr_buf_reg[31]_0\(19 downto 0) => p_0_in0_in(19 downto 0),
      fifo_rreq_valid => fifo_rreq_valid,
      fifo_rreq_valid_buf_reg => fifo_rreq_valid_buf_reg_n_2,
      invalid_len_event0 => invalid_len_event0,
      rreq_handling_reg => rreq_handling_reg_n_2,
      rs2f_rreq_ack => rs2f_rreq_ack,
      sect_cnt0(18 downto 0) => sect_cnt0(19 downto 1),
      \sect_cnt_reg[19]\(19) => \sect_cnt_reg_n_2_[19]\,
      \sect_cnt_reg[19]\(18) => \sect_cnt_reg_n_2_[18]\,
      \sect_cnt_reg[19]\(17) => \sect_cnt_reg_n_2_[17]\,
      \sect_cnt_reg[19]\(16) => \sect_cnt_reg_n_2_[16]\,
      \sect_cnt_reg[19]\(15) => \sect_cnt_reg_n_2_[15]\,
      \sect_cnt_reg[19]\(14) => \sect_cnt_reg_n_2_[14]\,
      \sect_cnt_reg[19]\(13) => \sect_cnt_reg_n_2_[13]\,
      \sect_cnt_reg[19]\(12) => \sect_cnt_reg_n_2_[12]\,
      \sect_cnt_reg[19]\(11) => \sect_cnt_reg_n_2_[11]\,
      \sect_cnt_reg[19]\(10) => \sect_cnt_reg_n_2_[10]\,
      \sect_cnt_reg[19]\(9) => \sect_cnt_reg_n_2_[9]\,
      \sect_cnt_reg[19]\(8) => \sect_cnt_reg_n_2_[8]\,
      \sect_cnt_reg[19]\(7) => \sect_cnt_reg_n_2_[7]\,
      \sect_cnt_reg[19]\(6) => \sect_cnt_reg_n_2_[6]\,
      \sect_cnt_reg[19]\(5) => \sect_cnt_reg_n_2_[5]\,
      \sect_cnt_reg[19]\(4) => \sect_cnt_reg_n_2_[4]\,
      \sect_cnt_reg[19]\(3) => \sect_cnt_reg_n_2_[3]\,
      \sect_cnt_reg[19]\(2) => \sect_cnt_reg_n_2_[2]\,
      \sect_cnt_reg[19]\(1) => \sect_cnt_reg_n_2_[1]\,
      \sect_cnt_reg[19]\(0) => \sect_cnt_reg_n_2_[0]\,
      \start_addr_reg[0]\(0) => align_len,
      \start_addr_reg[0]_0\(3) => fifo_rreq_n_121,
      \start_addr_reg[0]_0\(2) => fifo_rreq_n_122,
      \start_addr_reg[0]_0\(1) => fifo_rreq_n_123,
      \start_addr_reg[0]_0\(0) => fifo_rreq_n_124,
      \start_addr_reg[0]_1\(2) => fifo_rreq_n_125,
      \start_addr_reg[0]_1\(1) => fifo_rreq_n_126,
      \start_addr_reg[0]_1\(0) => fifo_rreq_n_127,
      \state_reg[0]\(0) => rs2f_rreq_valid
    );
fifo_rreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => fifo_rreq_valid,
      Q => fifo_rreq_valid_buf_reg_n_2,
      R => \^sr\(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_2,
      CO(2) => first_sect_carry_n_3,
      CO(1) => first_sect_carry_n_4,
      CO(0) => first_sect_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => \first_sect_carry_i_1__0_n_2\,
      S(2) => \first_sect_carry_i_2__0_n_2\,
      S(1) => \first_sect_carry_i_3__0_n_2\,
      S(0) => \first_sect_carry_i_4__0_n_2\
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_2,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_4\,
      CO(0) => \first_sect_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1__0_n_2\,
      S(1) => \first_sect_carry__0_i_2__0_n_2\,
      S(0) => \first_sect_carry__0_i_3__0_n_2\
    );
\first_sect_carry__0_i_1__0\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => p_0_in(19),
      I1 => \sect_cnt_reg_n_2_[19]\,
      I2 => p_0_in(18),
      I3 => \sect_cnt_reg_n_2_[18]\,
      O => \first_sect_carry__0_i_1__0_n_2\
    );
\first_sect_carry__0_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_2_[17]\,
      I1 => p_0_in(17),
      I2 => \sect_cnt_reg_n_2_[15]\,
      I3 => p_0_in(15),
      I4 => p_0_in(16),
      I5 => \sect_cnt_reg_n_2_[16]\,
      O => \first_sect_carry__0_i_2__0_n_2\
    );
\first_sect_carry__0_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_2_[12]\,
      I1 => p_0_in(12),
      I2 => \sect_cnt_reg_n_2_[13]\,
      I3 => p_0_in(13),
      I4 => p_0_in(14),
      I5 => \sect_cnt_reg_n_2_[14]\,
      O => \first_sect_carry__0_i_3__0_n_2\
    );
\first_sect_carry_i_1__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_2_[9]\,
      I1 => p_0_in(9),
      I2 => \sect_cnt_reg_n_2_[10]\,
      I3 => p_0_in(10),
      I4 => p_0_in(11),
      I5 => \sect_cnt_reg_n_2_[11]\,
      O => \first_sect_carry_i_1__0_n_2\
    );
\first_sect_carry_i_2__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_2_[8]\,
      I1 => p_0_in(8),
      I2 => \sect_cnt_reg_n_2_[6]\,
      I3 => p_0_in(6),
      I4 => p_0_in(7),
      I5 => \sect_cnt_reg_n_2_[7]\,
      O => \first_sect_carry_i_2__0_n_2\
    );
\first_sect_carry_i_3__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_2_[5]\,
      I1 => p_0_in(5),
      I2 => \sect_cnt_reg_n_2_[3]\,
      I3 => p_0_in(3),
      I4 => p_0_in(4),
      I5 => \sect_cnt_reg_n_2_[4]\,
      O => \first_sect_carry_i_3__0_n_2\
    );
\first_sect_carry_i_4__0\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => p_0_in(2),
      I1 => \sect_cnt_reg_n_2_[2]\,
      I2 => \sect_cnt_reg_n_2_[1]\,
      I3 => p_0_in(1),
      I4 => \sect_cnt_reg_n_2_[0]\,
      I5 => p_0_in(0),
      O => \first_sect_carry_i_4__0_n_2\
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event0,
      Q => invalid_len_event,
      R => \^sr\(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => \^sr\(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => \^sr\(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_2,
      CO(2) => last_sect_carry_n_3,
      CO(1) => last_sect_carry_n_4,
      CO(0) => last_sect_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_rreq_n_121,
      S(2) => fifo_rreq_n_122,
      S(1) => fifo_rreq_n_123,
      S(0) => fifo_rreq_n_124
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_2,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_4\,
      CO(0) => \last_sect_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_rreq_n_125,
      S(1) => fifo_rreq_n_126,
      S(0) => fifo_rreq_n_127
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_2,
      CO(2) => p_0_out_carry_n_3,
      CO(1) => p_0_out_carry_n_4,
      CO(0) => p_0_out_carry_n_5,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => buff_rdata_n_21,
      O(3) => p_0_out_carry_n_6,
      O(2) => p_0_out_carry_n_7,
      O(1) => p_0_out_carry_n_8,
      O(0) => p_0_out_carry_n_9,
      S(3) => buff_rdata_n_23,
      S(2) => buff_rdata_n_24,
      S(1) => buff_rdata_n_25,
      S(0) => buff_rdata_n_26
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_2,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_4\,
      CO(0) => \p_0_out_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_7\,
      O(1) => \p_0_out_carry__0_n_8\,
      O(0) => \p_0_out_carry__0_n_9\,
      S(3) => '0',
      S(2) => buff_rdata_n_27,
      S(1) => buff_rdata_n_28,
      S(0) => buff_rdata_n_29
    );
rreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_17\,
      Q => rreq_handling_reg_n_2,
      R => \^sr\(0)
    );
rs_rdata: entity work.\design_1_copyMem_0_0_copyMem_ddr_m_axi_reg_slice__parameterized0\
     port map (
      CO(0) => CO(0),
      Q(0) => Q(0),
      SR(0) => \^sr\(0),
      \ap_CS_fsm_reg[9]\(0) => \ap_CS_fsm_reg[9]\(1),
      \ap_CS_fsm_reg[9]_0\(1 downto 0) => \ap_CS_fsm_reg[9]_0\(2 downto 1),
      ap_clk => ap_clk,
      \bus_wide_gen.data_buf_reg[7]\(7) => \bus_wide_gen.data_buf_reg_n_2_[7]\,
      \bus_wide_gen.data_buf_reg[7]\(6) => \bus_wide_gen.data_buf_reg_n_2_[6]\,
      \bus_wide_gen.data_buf_reg[7]\(5) => \bus_wide_gen.data_buf_reg_n_2_[5]\,
      \bus_wide_gen.data_buf_reg[7]\(4) => \bus_wide_gen.data_buf_reg_n_2_[4]\,
      \bus_wide_gen.data_buf_reg[7]\(3) => \bus_wide_gen.data_buf_reg_n_2_[3]\,
      \bus_wide_gen.data_buf_reg[7]\(2) => \bus_wide_gen.data_buf_reg_n_2_[2]\,
      \bus_wide_gen.data_buf_reg[7]\(1) => \bus_wide_gen.data_buf_reg_n_2_[1]\,
      \bus_wide_gen.data_buf_reg[7]\(0) => \bus_wide_gen.data_buf_reg_n_2_[0]\,
      \bus_wide_gen.len_cnt_reg[0]\ => rs_rdata_n_6,
      \bus_wide_gen.rdata_valid_t_reg\ => \bus_wide_gen.rdata_valid_t_reg_n_2\,
      bytes_read_reg_150(63 downto 0) => bytes_read_reg_150(63 downto 0),
      ddr_WREADY => ddr_WREADY,
      \ddr_addr_read_reg_181_reg[0]\ => \ddr_addr_read_reg_181_reg[0]\,
      \ddr_addr_read_reg_181_reg[7]\(7 downto 0) => \ddr_addr_read_reg_181_reg[7]\(7 downto 0),
      \i_1_reg_176_reg[0]\(0) => \i_1_reg_176_reg[0]\(0),
      \i_reg_104_reg[63]\(63 downto 0) => \i_reg_104_reg[63]\(63 downto 0),
      rdata_ack_t => rdata_ack_t
    );
rs_rreq: entity work.design_1_copyMem_0_0_copyMem_ddr_m_axi_reg_slice_3
     port map (
      D(63 downto 32) => bytes_read_reg_150(31 downto 0),
      D(31 downto 0) => \ddr_addr_reg_155_reg[31]\(31 downto 0),
      Q(0) => rs2f_rreq_valid,
      SR(0) => \^sr\(0),
      \ap_CS_fsm_reg[1]\(0) => \ap_CS_fsm_reg[9]_0\(0),
      \ap_CS_fsm_reg[2]\(0) => \ap_CS_fsm_reg[9]\(0),
      ap_clk => ap_clk,
      ap_reg_ioackin_ddr_ARREADY_reg => ap_reg_ioackin_ddr_ARREADY_reg,
      ap_reg_ioackin_ddr_ARREADY_reg_0 => ap_reg_ioackin_ddr_ARREADY_reg_0,
      ap_reg_ioackin_ddr_AWREADY_reg => ap_reg_ioackin_ddr_AWREADY_reg,
      ap_reg_ioackin_ddr_AWREADY_reg_0 => ap_reg_ioackin_ddr_AWREADY_reg_0,
      ap_rst_n => ap_rst_n,
      ddr_AWREADY => ddr_AWREADY,
      \q_reg[63]\(63 downto 0) => rs2f_rreq_data(63 downto 0),
      rs2f_rreq_ack => rs2f_rreq_ack
    );
\sect_addr_buf[0]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[0]\,
      O => sect_addr(0)
    );
\sect_addr_buf[10]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(0),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(1),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(2),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(3),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(4),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(5),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(6),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(7),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[1]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[1]\,
      O => sect_addr(1)
    );
\sect_addr_buf[20]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(8),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(9),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(10),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(11),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(12),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(13),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(14),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(15),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(16),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(17),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(18),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1__0\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => p_0_in(19),
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1__0\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(0),
      Q => \sect_addr_buf_reg_n_2_[0]\,
      R => \bus_wide_gen.fifo_burst_n_19\
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_2_[10]\,
      R => \bus_wide_gen.fifo_burst_n_19\
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_2_[11]\,
      R => \bus_wide_gen.fifo_burst_n_19\
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_2_[12]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_2_[13]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_2_[14]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_2_[15]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_2_[16]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_2_[17]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_2_[18]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_2_[19]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(1),
      Q => \sect_addr_buf_reg_n_2_[1]\,
      R => \bus_wide_gen.fifo_burst_n_19\
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_2_[20]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_2_[21]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_2_[22]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_2_[23]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_2_[24]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_2_[25]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_2_[26]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_2_[27]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_2_[28]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_2_[29]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_2_[2]\,
      R => \bus_wide_gen.fifo_burst_n_19\
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_2_[30]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_2_[31]\,
      R => \^sr\(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_2_[3]\,
      R => \bus_wide_gen.fifo_burst_n_19\
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_2_[4]\,
      R => \bus_wide_gen.fifo_burst_n_19\
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_2_[5]\,
      R => \bus_wide_gen.fifo_burst_n_19\
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_2_[6]\,
      R => \bus_wide_gen.fifo_burst_n_19\
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_2_[7]\,
      R => \bus_wide_gen.fifo_burst_n_19\
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_2_[8]\,
      R => \bus_wide_gen.fifo_burst_n_19\
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_20_in,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_2_[9]\,
      R => \bus_wide_gen.fifo_burst_n_19\
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_2,
      CO(2) => sect_cnt0_carry_n_3,
      CO(1) => sect_cnt0_carry_n_4,
      CO(0) => sect_cnt0_carry_n_5,
      CYINIT => \sect_cnt_reg_n_2_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_2_[4]\,
      S(2) => \sect_cnt_reg_n_2_[3]\,
      S(1) => \sect_cnt_reg_n_2_[2]\,
      S(0) => \sect_cnt_reg_n_2_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_2,
      CO(3) => \sect_cnt0_carry__0_n_2\,
      CO(2) => \sect_cnt0_carry__0_n_3\,
      CO(1) => \sect_cnt0_carry__0_n_4\,
      CO(0) => \sect_cnt0_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_2_[8]\,
      S(2) => \sect_cnt_reg_n_2_[7]\,
      S(1) => \sect_cnt_reg_n_2_[6]\,
      S(0) => \sect_cnt_reg_n_2_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_2\,
      CO(3) => \sect_cnt0_carry__1_n_2\,
      CO(2) => \sect_cnt0_carry__1_n_3\,
      CO(1) => \sect_cnt0_carry__1_n_4\,
      CO(0) => \sect_cnt0_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_2_[12]\,
      S(2) => \sect_cnt_reg_n_2_[11]\,
      S(1) => \sect_cnt_reg_n_2_[10]\,
      S(0) => \sect_cnt_reg_n_2_[9]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_2\,
      CO(3) => \sect_cnt0_carry__2_n_2\,
      CO(2) => \sect_cnt0_carry__2_n_3\,
      CO(1) => \sect_cnt0_carry__2_n_4\,
      CO(0) => \sect_cnt0_carry__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_2_[16]\,
      S(2) => \sect_cnt_reg_n_2_[15]\,
      S(1) => \sect_cnt_reg_n_2_[14]\,
      S(0) => \sect_cnt_reg_n_2_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_2\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__3_n_4\,
      CO(0) => \sect_cnt0_carry__3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(19 downto 17),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_2_[19]\,
      S(1) => \sect_cnt_reg_n_2_[18]\,
      S(0) => \sect_cnt_reg_n_2_[17]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_16\,
      D => fifo_rreq_n_23,
      Q => \sect_cnt_reg_n_2_[0]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_16\,
      D => fifo_rreq_n_13,
      Q => \sect_cnt_reg_n_2_[10]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_16\,
      D => fifo_rreq_n_12,
      Q => \sect_cnt_reg_n_2_[11]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_16\,
      D => fifo_rreq_n_11,
      Q => \sect_cnt_reg_n_2_[12]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_16\,
      D => fifo_rreq_n_10,
      Q => \sect_cnt_reg_n_2_[13]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_16\,
      D => fifo_rreq_n_9,
      Q => \sect_cnt_reg_n_2_[14]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_16\,
      D => fifo_rreq_n_8,
      Q => \sect_cnt_reg_n_2_[15]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_16\,
      D => fifo_rreq_n_7,
      Q => \sect_cnt_reg_n_2_[16]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_16\,
      D => fifo_rreq_n_6,
      Q => \sect_cnt_reg_n_2_[17]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_16\,
      D => fifo_rreq_n_5,
      Q => \sect_cnt_reg_n_2_[18]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_16\,
      D => fifo_rreq_n_4,
      Q => \sect_cnt_reg_n_2_[19]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_16\,
      D => fifo_rreq_n_22,
      Q => \sect_cnt_reg_n_2_[1]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_16\,
      D => fifo_rreq_n_21,
      Q => \sect_cnt_reg_n_2_[2]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_16\,
      D => fifo_rreq_n_20,
      Q => \sect_cnt_reg_n_2_[3]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_16\,
      D => fifo_rreq_n_19,
      Q => \sect_cnt_reg_n_2_[4]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_16\,
      D => fifo_rreq_n_18,
      Q => \sect_cnt_reg_n_2_[5]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_16\,
      D => fifo_rreq_n_17,
      Q => \sect_cnt_reg_n_2_[6]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_16\,
      D => fifo_rreq_n_16,
      Q => \sect_cnt_reg_n_2_[7]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_16\,
      D => fifo_rreq_n_15,
      Q => \sect_cnt_reg_n_2_[8]\,
      R => \^sr\(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_16\,
      D => fifo_rreq_n_14,
      Q => \sect_cnt_reg_n_2_[9]\,
      R => \^sr\(0)
    );
\sect_end_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_48\,
      Q => \sect_end_buf_reg_n_2_[0]\,
      R => \^sr\(0)
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_47\,
      Q => \sect_end_buf_reg_n_2_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_20\,
      D => \bus_wide_gen.fifo_burst_n_29\,
      Q => \sect_len_buf_reg_n_2_[0]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_20\,
      D => \bus_wide_gen.fifo_burst_n_30\,
      Q => \sect_len_buf_reg_n_2_[1]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_20\,
      D => \bus_wide_gen.fifo_burst_n_31\,
      Q => \sect_len_buf_reg_n_2_[2]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_20\,
      D => \bus_wide_gen.fifo_burst_n_32\,
      Q => \sect_len_buf_reg_n_2_[3]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_20\,
      D => \bus_wide_gen.fifo_burst_n_33\,
      Q => \sect_len_buf_reg_n_2_[4]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_20\,
      D => \bus_wide_gen.fifo_burst_n_34\,
      Q => \sect_len_buf_reg_n_2_[5]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_20\,
      D => \bus_wide_gen.fifo_burst_n_35\,
      Q => \sect_len_buf_reg_n_2_[6]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_20\,
      D => \bus_wide_gen.fifo_burst_n_36\,
      Q => \sect_len_buf_reg_n_2_[7]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_20\,
      D => \bus_wide_gen.fifo_burst_n_37\,
      Q => \sect_len_buf_reg_n_2_[8]\,
      R => \^sr\(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_20\,
      D => \bus_wide_gen.fifo_burst_n_38\,
      Q => \sect_len_buf_reg_n_2_[9]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[0]\,
      Q => \start_addr_buf_reg_n_2_[0]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[10]\,
      Q => \start_addr_buf_reg_n_2_[10]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[11]\,
      Q => \start_addr_buf_reg_n_2_[11]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[12]\,
      Q => p_0_in(0),
      R => \^sr\(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[13]\,
      Q => p_0_in(1),
      R => \^sr\(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[14]\,
      Q => p_0_in(2),
      R => \^sr\(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[15]\,
      Q => p_0_in(3),
      R => \^sr\(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[16]\,
      Q => p_0_in(4),
      R => \^sr\(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[17]\,
      Q => p_0_in(5),
      R => \^sr\(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[18]\,
      Q => p_0_in(6),
      R => \^sr\(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[19]\,
      Q => p_0_in(7),
      R => \^sr\(0)
    );
\start_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[1]\,
      Q => \start_addr_buf_reg_n_2_[1]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[20]\,
      Q => p_0_in(8),
      R => \^sr\(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[21]\,
      Q => p_0_in(9),
      R => \^sr\(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[22]\,
      Q => p_0_in(10),
      R => \^sr\(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[23]\,
      Q => p_0_in(11),
      R => \^sr\(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[24]\,
      Q => p_0_in(12),
      R => \^sr\(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[25]\,
      Q => p_0_in(13),
      R => \^sr\(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[26]\,
      Q => p_0_in(14),
      R => \^sr\(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[27]\,
      Q => p_0_in(15),
      R => \^sr\(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[28]\,
      Q => p_0_in(16),
      R => \^sr\(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[29]\,
      Q => p_0_in(17),
      R => \^sr\(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[2]\,
      Q => \start_addr_buf_reg_n_2_[2]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[30]\,
      Q => p_0_in(18),
      R => \^sr\(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[31]\,
      Q => p_0_in(19),
      R => \^sr\(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[3]\,
      Q => \start_addr_buf_reg_n_2_[3]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[4]\,
      Q => \start_addr_buf_reg_n_2_[4]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[5]\,
      Q => \start_addr_buf_reg_n_2_[5]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[6]\,
      Q => \start_addr_buf_reg_n_2_[6]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[7]\,
      Q => \start_addr_buf_reg_n_2_[7]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[8]\,
      Q => \start_addr_buf_reg_n_2_[8]\,
      R => \^sr\(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_rreq,
      D => \start_addr_reg_n_2_[9]\,
      Q => \start_addr_buf_reg_n_2_[9]\,
      R => \^sr\(0)
    );
\start_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_91,
      Q => \start_addr_reg_n_2_[0]\,
      R => \^sr\(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_81,
      Q => \start_addr_reg_n_2_[10]\,
      R => \^sr\(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_80,
      Q => \start_addr_reg_n_2_[11]\,
      R => \^sr\(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_79,
      Q => \start_addr_reg_n_2_[12]\,
      R => \^sr\(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_78,
      Q => \start_addr_reg_n_2_[13]\,
      R => \^sr\(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_77,
      Q => \start_addr_reg_n_2_[14]\,
      R => \^sr\(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_76,
      Q => \start_addr_reg_n_2_[15]\,
      R => \^sr\(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_75,
      Q => \start_addr_reg_n_2_[16]\,
      R => \^sr\(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_74,
      Q => \start_addr_reg_n_2_[17]\,
      R => \^sr\(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_73,
      Q => \start_addr_reg_n_2_[18]\,
      R => \^sr\(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_72,
      Q => \start_addr_reg_n_2_[19]\,
      R => \^sr\(0)
    );
\start_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_90,
      Q => \start_addr_reg_n_2_[1]\,
      R => \^sr\(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_71,
      Q => \start_addr_reg_n_2_[20]\,
      R => \^sr\(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_70,
      Q => \start_addr_reg_n_2_[21]\,
      R => \^sr\(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_69,
      Q => \start_addr_reg_n_2_[22]\,
      R => \^sr\(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_68,
      Q => \start_addr_reg_n_2_[23]\,
      R => \^sr\(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_67,
      Q => \start_addr_reg_n_2_[24]\,
      R => \^sr\(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_66,
      Q => \start_addr_reg_n_2_[25]\,
      R => \^sr\(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_65,
      Q => \start_addr_reg_n_2_[26]\,
      R => \^sr\(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_64,
      Q => \start_addr_reg_n_2_[27]\,
      R => \^sr\(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_63,
      Q => \start_addr_reg_n_2_[28]\,
      R => \^sr\(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_62,
      Q => \start_addr_reg_n_2_[29]\,
      R => \^sr\(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_89,
      Q => \start_addr_reg_n_2_[2]\,
      R => \^sr\(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_61,
      Q => \start_addr_reg_n_2_[30]\,
      R => \^sr\(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_60,
      Q => \start_addr_reg_n_2_[31]\,
      R => \^sr\(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_88,
      Q => \start_addr_reg_n_2_[3]\,
      R => \^sr\(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_87,
      Q => \start_addr_reg_n_2_[4]\,
      R => \^sr\(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_86,
      Q => \start_addr_reg_n_2_[5]\,
      R => \^sr\(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_85,
      Q => \start_addr_reg_n_2_[6]\,
      R => \^sr\(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_84,
      Q => \start_addr_reg_n_2_[7]\,
      R => \^sr\(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_83,
      Q => \start_addr_reg_n_2_[8]\,
      R => \^sr\(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => align_len,
      D => fifo_rreq_n_82,
      Q => \start_addr_reg_n_2_[9]\,
      R => \^sr\(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_copyMem_0_0_copyMem_ddr_m_axi_write is
  port (
    ddr_WREADY : out STD_LOGIC;
    ddr_AWREADY : out STD_LOGIC;
    m_axi_ddr_BREADY : out STD_LOGIC;
    empty_n_reg : out STD_LOGIC;
    AWVALID_Dummy : out STD_LOGIC;
    m_axi_ddr_WVALID : out STD_LOGIC;
    m_axi_ddr_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ddr_WLAST : out STD_LOGIC;
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC_VECTOR ( 2 downto 0 );
    ap_done : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    \throttl_cnt_reg[0]_0\ : out STD_LOGIC;
    D : out STD_LOGIC_VECTOR ( 1 downto 0 );
    \m_axi_ddr_AWLEN[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    \i_reg_104_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_ddr_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_ddr_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[13]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    SR : in STD_LOGIC_VECTOR ( 0 to 0 );
    ap_rst_n : in STD_LOGIC;
    \throttl_cnt_reg[5]\ : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    m_axi_ddr_WREADY : in STD_LOGIC;
    \throttl_cnt_reg[6]\ : in STD_LOGIC;
    \throttl_cnt_reg[1]\ : in STD_LOGIC_VECTOR ( 1 downto 0 );
    ap_reg_ioackin_ddr_AWREADY_reg : in STD_LOGIC;
    CO : in STD_LOGIC_VECTOR ( 0 to 0 );
    \state_reg[0]\ : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_ddr_BVALID : in STD_LOGIC;
    \bytes_read_reg_150_reg[31]\ : in STD_LOGIC_VECTOR ( 63 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_copyMem_0_0_copyMem_ddr_m_axi_write : entity is "copyMem_ddr_m_axi_write";
end design_1_copyMem_0_0_copyMem_ddr_m_axi_write;

architecture STRUCTURE of design_1_copyMem_0_0_copyMem_ddr_m_axi_write is
  signal \^awvalid_dummy\ : STD_LOGIC;
  signal align_len0 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \align_len0_inferred__1/i__carry__0_n_2\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__0_n_3\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__0_n_4\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__0_n_5\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__1_n_2\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__1_n_3\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__1_n_4\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__1_n_5\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__2_n_2\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__2_n_3\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__2_n_4\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__2_n_5\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__3_n_2\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__3_n_3\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__3_n_4\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__3_n_5\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__4_n_2\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__4_n_3\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__4_n_4\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__4_n_5\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__5_n_2\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__5_n_3\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__5_n_4\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__5_n_5\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__6_n_4\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry__6_n_5\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_2\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_3\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_4\ : STD_LOGIC;
  signal \align_len0_inferred__1/i__carry_n_5\ : STD_LOGIC;
  signal \align_len_reg_n_2_[0]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[10]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[11]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[12]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[13]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[14]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[15]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[16]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[17]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[18]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[19]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[1]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[20]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[21]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[22]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[23]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[24]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[25]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[26]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[27]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[28]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[29]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[2]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[30]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[31]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[3]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[4]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[5]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[6]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[7]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[8]\ : STD_LOGIC;
  signal \align_len_reg_n_2_[9]\ : STD_LOGIC;
  signal awaddr_tmp : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal awlen_tmp : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal beat_len_buf : STD_LOGIC_VECTOR ( 9 downto 0 );
  signal beat_len_buf1 : STD_LOGIC_VECTOR ( 11 downto 2 );
  signal \beat_len_buf[1]_i_2_n_2\ : STD_LOGIC;
  signal \beat_len_buf[1]_i_3_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[1]_i_1_n_5\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_2\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[5]_i_1_n_5\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_3\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_4\ : STD_LOGIC;
  signal \beat_len_buf_reg[9]_i_1_n_5\ : STD_LOGIC;
  signal buff_wdata_n_13 : STD_LOGIC;
  signal buff_wdata_n_14 : STD_LOGIC;
  signal buff_wdata_n_15 : STD_LOGIC;
  signal buff_wdata_n_16 : STD_LOGIC;
  signal buff_wdata_n_17 : STD_LOGIC;
  signal buff_wdata_n_18 : STD_LOGIC;
  signal buff_wdata_n_19 : STD_LOGIC;
  signal buff_wdata_n_20 : STD_LOGIC;
  signal buff_wdata_n_21 : STD_LOGIC;
  signal buff_wdata_n_22 : STD_LOGIC;
  signal buff_wdata_n_23 : STD_LOGIC;
  signal buff_wdata_n_25 : STD_LOGIC;
  signal buff_wdata_n_26 : STD_LOGIC;
  signal buff_wdata_n_27 : STD_LOGIC;
  signal buff_wdata_n_28 : STD_LOGIC;
  signal buff_wdata_n_29 : STD_LOGIC;
  signal buff_wdata_n_30 : STD_LOGIC;
  signal buff_wdata_n_31 : STD_LOGIC;
  signal buff_wdata_n_32 : STD_LOGIC;
  signal burst_valid : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_10\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_11\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_13\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_14\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_17\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_22\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_23\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_24\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_25\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_26\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_27\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_28\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_29\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_4\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_5\ : STD_LOGIC;
  signal \bus_wide_gen.fifo_burst_n_7\ : STD_LOGIC;
  signal \bus_wide_gen.first_pad\ : STD_LOGIC;
  signal \bus_wide_gen.first_pad_reg_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt[7]_i_7_n_2\ : STD_LOGIC;
  signal \bus_wide_gen.len_cnt_reg__0\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \bus_wide_gen.pad_oh_reg_reg_n_2_[1]\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg_reg_n_2_[2]\ : STD_LOGIC;
  signal \bus_wide_gen.pad_oh_reg_reg_n_2_[3]\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[4]_i_5_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_3_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf[8]_i_4_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\ : STD_LOGIC;
  signal \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5\ : STD_LOGIC;
  signal \could_multi_bursts.last_sect_buf_reg_n_2\ : STD_LOGIC;
  signal \could_multi_bursts.loop_cnt_reg__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \could_multi_bursts.next_loop\ : STD_LOGIC;
  signal \could_multi_bursts.sect_handling_reg_n_2\ : STD_LOGIC;
  signal data1 : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal data_valid : STD_LOGIC;
  signal end_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \end_addr_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \end_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \end_addr_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_2\ : STD_LOGIC;
  signal \end_addr_carry__0_n_3\ : STD_LOGIC;
  signal \end_addr_carry__0_n_4\ : STD_LOGIC;
  signal \end_addr_carry__0_n_5\ : STD_LOGIC;
  signal \end_addr_carry__1_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__1_n_3\ : STD_LOGIC;
  signal \end_addr_carry__1_n_4\ : STD_LOGIC;
  signal \end_addr_carry__1_n_5\ : STD_LOGIC;
  signal \end_addr_carry__2_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__2_n_3\ : STD_LOGIC;
  signal \end_addr_carry__2_n_4\ : STD_LOGIC;
  signal \end_addr_carry__2_n_5\ : STD_LOGIC;
  signal \end_addr_carry__3_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__3_n_3\ : STD_LOGIC;
  signal \end_addr_carry__3_n_4\ : STD_LOGIC;
  signal \end_addr_carry__3_n_5\ : STD_LOGIC;
  signal \end_addr_carry__4_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__4_n_3\ : STD_LOGIC;
  signal \end_addr_carry__4_n_4\ : STD_LOGIC;
  signal \end_addr_carry__4_n_5\ : STD_LOGIC;
  signal \end_addr_carry__5_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_2\ : STD_LOGIC;
  signal \end_addr_carry__5_n_3\ : STD_LOGIC;
  signal \end_addr_carry__5_n_4\ : STD_LOGIC;
  signal \end_addr_carry__5_n_5\ : STD_LOGIC;
  signal \end_addr_carry__6_i_1_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_i_2_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_i_3_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_i_4_n_2\ : STD_LOGIC;
  signal \end_addr_carry__6_n_3\ : STD_LOGIC;
  signal \end_addr_carry__6_n_4\ : STD_LOGIC;
  signal \end_addr_carry__6_n_5\ : STD_LOGIC;
  signal end_addr_carry_i_1_n_2 : STD_LOGIC;
  signal end_addr_carry_i_2_n_2 : STD_LOGIC;
  signal end_addr_carry_i_3_n_2 : STD_LOGIC;
  signal end_addr_carry_i_4_n_2 : STD_LOGIC;
  signal end_addr_carry_n_2 : STD_LOGIC;
  signal end_addr_carry_n_3 : STD_LOGIC;
  signal end_addr_carry_n_4 : STD_LOGIC;
  signal end_addr_carry_n_5 : STD_LOGIC;
  signal fifo_burst_ready : STD_LOGIC;
  signal fifo_resp_n_10 : STD_LOGIC;
  signal fifo_resp_n_11 : STD_LOGIC;
  signal fifo_resp_n_12 : STD_LOGIC;
  signal fifo_resp_n_13 : STD_LOGIC;
  signal fifo_resp_n_14 : STD_LOGIC;
  signal fifo_resp_n_15 : STD_LOGIC;
  signal fifo_resp_n_16 : STD_LOGIC;
  signal fifo_resp_n_17 : STD_LOGIC;
  signal fifo_resp_n_18 : STD_LOGIC;
  signal fifo_resp_n_19 : STD_LOGIC;
  signal fifo_resp_n_2 : STD_LOGIC;
  signal fifo_resp_n_20 : STD_LOGIC;
  signal fifo_resp_n_21 : STD_LOGIC;
  signal fifo_resp_n_22 : STD_LOGIC;
  signal fifo_resp_n_23 : STD_LOGIC;
  signal fifo_resp_n_24 : STD_LOGIC;
  signal fifo_resp_n_27 : STD_LOGIC;
  signal fifo_resp_n_28 : STD_LOGIC;
  signal fifo_resp_n_31 : STD_LOGIC;
  signal fifo_resp_n_32 : STD_LOGIC;
  signal fifo_resp_n_33 : STD_LOGIC;
  signal fifo_resp_n_34 : STD_LOGIC;
  signal fifo_resp_n_35 : STD_LOGIC;
  signal fifo_resp_n_36 : STD_LOGIC;
  signal fifo_resp_n_37 : STD_LOGIC;
  signal fifo_resp_n_38 : STD_LOGIC;
  signal fifo_resp_n_39 : STD_LOGIC;
  signal fifo_resp_n_40 : STD_LOGIC;
  signal fifo_resp_n_41 : STD_LOGIC;
  signal fifo_resp_n_42 : STD_LOGIC;
  signal fifo_resp_n_43 : STD_LOGIC;
  signal fifo_resp_n_44 : STD_LOGIC;
  signal fifo_resp_n_45 : STD_LOGIC;
  signal fifo_resp_n_46 : STD_LOGIC;
  signal fifo_resp_n_47 : STD_LOGIC;
  signal fifo_resp_n_48 : STD_LOGIC;
  signal fifo_resp_n_49 : STD_LOGIC;
  signal fifo_resp_n_5 : STD_LOGIC;
  signal fifo_resp_n_6 : STD_LOGIC;
  signal fifo_resp_n_7 : STD_LOGIC;
  signal fifo_resp_n_8 : STD_LOGIC;
  signal fifo_resp_n_9 : STD_LOGIC;
  signal fifo_wreq_data : STD_LOGIC_VECTOR ( 62 downto 32 );
  signal fifo_wreq_n_100 : STD_LOGIC;
  signal fifo_wreq_n_101 : STD_LOGIC;
  signal fifo_wreq_n_102 : STD_LOGIC;
  signal fifo_wreq_n_103 : STD_LOGIC;
  signal fifo_wreq_n_104 : STD_LOGIC;
  signal fifo_wreq_n_105 : STD_LOGIC;
  signal fifo_wreq_n_106 : STD_LOGIC;
  signal fifo_wreq_n_107 : STD_LOGIC;
  signal fifo_wreq_n_108 : STD_LOGIC;
  signal fifo_wreq_n_109 : STD_LOGIC;
  signal fifo_wreq_n_36 : STD_LOGIC;
  signal fifo_wreq_n_37 : STD_LOGIC;
  signal fifo_wreq_n_38 : STD_LOGIC;
  signal fifo_wreq_n_39 : STD_LOGIC;
  signal fifo_wreq_n_4 : STD_LOGIC;
  signal fifo_wreq_n_40 : STD_LOGIC;
  signal fifo_wreq_n_41 : STD_LOGIC;
  signal fifo_wreq_n_42 : STD_LOGIC;
  signal fifo_wreq_n_43 : STD_LOGIC;
  signal fifo_wreq_n_44 : STD_LOGIC;
  signal fifo_wreq_n_45 : STD_LOGIC;
  signal fifo_wreq_n_46 : STD_LOGIC;
  signal fifo_wreq_n_47 : STD_LOGIC;
  signal fifo_wreq_n_48 : STD_LOGIC;
  signal fifo_wreq_n_49 : STD_LOGIC;
  signal fifo_wreq_n_50 : STD_LOGIC;
  signal fifo_wreq_n_51 : STD_LOGIC;
  signal fifo_wreq_n_52 : STD_LOGIC;
  signal fifo_wreq_n_53 : STD_LOGIC;
  signal fifo_wreq_n_54 : STD_LOGIC;
  signal fifo_wreq_n_55 : STD_LOGIC;
  signal fifo_wreq_n_56 : STD_LOGIC;
  signal fifo_wreq_n_57 : STD_LOGIC;
  signal fifo_wreq_n_58 : STD_LOGIC;
  signal fifo_wreq_n_59 : STD_LOGIC;
  signal fifo_wreq_n_60 : STD_LOGIC;
  signal fifo_wreq_n_61 : STD_LOGIC;
  signal fifo_wreq_n_62 : STD_LOGIC;
  signal fifo_wreq_n_63 : STD_LOGIC;
  signal fifo_wreq_n_64 : STD_LOGIC;
  signal fifo_wreq_n_65 : STD_LOGIC;
  signal fifo_wreq_n_66 : STD_LOGIC;
  signal fifo_wreq_n_67 : STD_LOGIC;
  signal fifo_wreq_n_68 : STD_LOGIC;
  signal fifo_wreq_n_69 : STD_LOGIC;
  signal fifo_wreq_n_70 : STD_LOGIC;
  signal fifo_wreq_n_71 : STD_LOGIC;
  signal fifo_wreq_n_72 : STD_LOGIC;
  signal fifo_wreq_n_73 : STD_LOGIC;
  signal fifo_wreq_n_74 : STD_LOGIC;
  signal fifo_wreq_n_75 : STD_LOGIC;
  signal fifo_wreq_n_76 : STD_LOGIC;
  signal fifo_wreq_n_77 : STD_LOGIC;
  signal fifo_wreq_n_78 : STD_LOGIC;
  signal fifo_wreq_n_79 : STD_LOGIC;
  signal fifo_wreq_n_80 : STD_LOGIC;
  signal fifo_wreq_n_81 : STD_LOGIC;
  signal fifo_wreq_n_82 : STD_LOGIC;
  signal fifo_wreq_n_83 : STD_LOGIC;
  signal fifo_wreq_n_84 : STD_LOGIC;
  signal fifo_wreq_n_85 : STD_LOGIC;
  signal fifo_wreq_n_86 : STD_LOGIC;
  signal fifo_wreq_n_87 : STD_LOGIC;
  signal fifo_wreq_n_88 : STD_LOGIC;
  signal fifo_wreq_n_89 : STD_LOGIC;
  signal fifo_wreq_n_90 : STD_LOGIC;
  signal fifo_wreq_n_91 : STD_LOGIC;
  signal fifo_wreq_n_92 : STD_LOGIC;
  signal fifo_wreq_n_93 : STD_LOGIC;
  signal fifo_wreq_n_94 : STD_LOGIC;
  signal fifo_wreq_n_95 : STD_LOGIC;
  signal fifo_wreq_n_96 : STD_LOGIC;
  signal fifo_wreq_n_97 : STD_LOGIC;
  signal fifo_wreq_n_98 : STD_LOGIC;
  signal fifo_wreq_valid : STD_LOGIC;
  signal fifo_wreq_valid_buf_reg_n_2 : STD_LOGIC;
  signal first_sect : STD_LOGIC;
  signal \first_sect_carry__0_i_1_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_i_2_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_i_3_n_2\ : STD_LOGIC;
  signal \first_sect_carry__0_n_4\ : STD_LOGIC;
  signal \first_sect_carry__0_n_5\ : STD_LOGIC;
  signal first_sect_carry_i_1_n_2 : STD_LOGIC;
  signal first_sect_carry_i_2_n_2 : STD_LOGIC;
  signal first_sect_carry_i_3_n_2 : STD_LOGIC;
  signal first_sect_carry_i_4_n_2 : STD_LOGIC;
  signal first_sect_carry_n_2 : STD_LOGIC;
  signal first_sect_carry_n_3 : STD_LOGIC;
  signal first_sect_carry_n_4 : STD_LOGIC;
  signal first_sect_carry_n_5 : STD_LOGIC;
  signal invalid_len_event : STD_LOGIC;
  signal invalid_len_event_reg1 : STD_LOGIC;
  signal invalid_len_event_reg2 : STD_LOGIC;
  signal last_sect : STD_LOGIC;
  signal last_sect_buf : STD_LOGIC;
  signal \last_sect_carry__0_n_4\ : STD_LOGIC;
  signal \last_sect_carry__0_n_5\ : STD_LOGIC;
  signal last_sect_carry_n_2 : STD_LOGIC;
  signal last_sect_carry_n_3 : STD_LOGIC;
  signal last_sect_carry_n_4 : STD_LOGIC;
  signal last_sect_carry_n_5 : STD_LOGIC;
  signal \^m_axi_ddr_awaddr\ : STD_LOGIC_VECTOR ( 29 downto 0 );
  signal \^m_axi_ddr_awlen[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_ddr_bready\ : STD_LOGIC;
  signal \^m_axi_ddr_wlast\ : STD_LOGIC;
  signal \^m_axi_ddr_wstrb\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_ddr_wvalid\ : STD_LOGIC;
  signal next_resp : STD_LOGIC;
  signal next_resp0 : STD_LOGIC;
  signal next_wreq : STD_LOGIC;
  signal p_0_in0_in : STD_LOGIC_VECTOR ( 19 downto 0 );
  signal \p_0_in__0\ : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal \p_0_in__1\ : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal \p_0_out_carry__0_n_4\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_5\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_7\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_8\ : STD_LOGIC;
  signal \p_0_out_carry__0_n_9\ : STD_LOGIC;
  signal p_0_out_carry_n_2 : STD_LOGIC;
  signal p_0_out_carry_n_3 : STD_LOGIC;
  signal p_0_out_carry_n_4 : STD_LOGIC;
  signal p_0_out_carry_n_5 : STD_LOGIC;
  signal p_0_out_carry_n_6 : STD_LOGIC;
  signal p_0_out_carry_n_7 : STD_LOGIC;
  signal p_0_out_carry_n_8 : STD_LOGIC;
  signal p_0_out_carry_n_9 : STD_LOGIC;
  signal p_36_out : STD_LOGIC;
  signal p_44_out : STD_LOGIC;
  signal p_52_out : STD_LOGIC;
  signal p_54_out : STD_LOGIC;
  signal p_60_out : STD_LOGIC;
  signal push : STD_LOGIC;
  signal push_0 : STD_LOGIC;
  signal rs2f_wreq_ack : STD_LOGIC;
  signal rs2f_wreq_data : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal rs2f_wreq_valid : STD_LOGIC;
  signal sect_addr : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \sect_addr_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal sect_cnt0 : STD_LOGIC_VECTOR ( 19 downto 1 );
  signal \sect_cnt0_carry__0_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__0_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__1_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_2\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_3\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__2_n_5\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_4\ : STD_LOGIC;
  signal \sect_cnt0_carry__3_n_5\ : STD_LOGIC;
  signal sect_cnt0_carry_n_2 : STD_LOGIC;
  signal sect_cnt0_carry_n_3 : STD_LOGIC;
  signal sect_cnt0_carry_n_4 : STD_LOGIC;
  signal sect_cnt0_carry_n_5 : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[10]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[11]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[12]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[13]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[14]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[15]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[16]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[17]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[18]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[19]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_cnt_reg_n_2_[9]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_end_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \sect_len_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[0]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[10]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[11]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[12]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[13]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[14]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[15]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[16]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[17]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[18]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[19]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[1]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[20]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[21]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[22]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[23]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[24]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[25]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[26]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[27]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[28]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[29]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[2]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[30]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[31]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[3]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[4]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[5]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[6]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[7]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[8]\ : STD_LOGIC;
  signal \start_addr_buf_reg_n_2_[9]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[0]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[10]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[11]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[12]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[13]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[14]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[15]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[16]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[17]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[18]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[19]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[1]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[20]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[21]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[22]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[23]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[24]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[25]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[26]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[27]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[28]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[29]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[2]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[30]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[31]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[3]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[4]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[5]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[6]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[7]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[8]\ : STD_LOGIC;
  signal \start_addr_reg_n_2_[9]\ : STD_LOGIC;
  signal \^throttl_cnt_reg[0]_0\ : STD_LOGIC;
  signal tmp_strb : STD_LOGIC;
  signal usedw_reg : STD_LOGIC_VECTOR ( 5 downto 0 );
  signal wreq_handling_reg_n_2 : STD_LOGIC;
  signal \NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_align_len0_inferred__1/i__carry__6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal \NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \NLW_end_addr_carry__6_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal NLW_first_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_first_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_first_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal NLW_last_sect_carry_O_UNCONNECTED : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_last_sect_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_last_sect_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \NLW_p_0_out_carry__0_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_p_0_out_carry__0_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  signal \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_sect_cnt0_carry__3_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \align_len0_inferred__1/i__carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[1]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[5]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \beat_len_buf_reg[9]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM : string;
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[1]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[2]_i_1\ : label is "soft_lutpair237";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[3]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[4]_i_1\ : label is "soft_lutpair209";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[6]_i_1\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \bus_wide_gen.len_cnt[7]_i_3\ : label is "soft_lutpair236";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[10]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[11]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[12]_i_1\ : label is "soft_lutpair221";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[13]_i_1\ : label is "soft_lutpair220";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[14]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[15]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[16]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[17]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[18]_i_1\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[19]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[20]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[21]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[22]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[23]_i_1\ : label is "soft_lutpair218";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[24]_i_1\ : label is "soft_lutpair219";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[25]_i_1\ : label is "soft_lutpair217";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[26]_i_1\ : label is "soft_lutpair214";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[27]_i_1\ : label is "soft_lutpair216";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[28]_i_1\ : label is "soft_lutpair215";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[29]_i_1\ : label is "soft_lutpair213";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[2]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[30]_i_1\ : label is "soft_lutpair211";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[31]_i_3\ : label is "soft_lutpair212";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[3]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[4]_i_1\ : label is "soft_lutpair235";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[5]_i_1\ : label is "soft_lutpair234";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[6]_i_1\ : label is "soft_lutpair222";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[7]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[8]_i_1\ : label is "soft_lutpair223";
  attribute SOFT_HLUTNM of \could_multi_bursts.awaddr_buf[9]_i_1\ : label is "soft_lutpair222";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[12]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[16]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[20]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[24]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[28]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[31]_i_6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[4]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \could_multi_bursts.awaddr_buf_reg[8]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[1]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[2]_i_1\ : label is "soft_lutpair238";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[3]_i_1\ : label is "soft_lutpair208";
  attribute SOFT_HLUTNM of \could_multi_bursts.loop_cnt[4]_i_1\ : label is "soft_lutpair208";
  attribute METHODOLOGY_DRC_VIOS of end_addr_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__4\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__5\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \end_addr_carry__6\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of first_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \first_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of last_sect_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \last_sect_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of p_0_out_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \p_0_out_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \sect_addr_buf[0]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sect_addr_buf[10]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \sect_addr_buf[11]_i_2\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \sect_addr_buf[12]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sect_addr_buf[13]_i_1\ : label is "soft_lutpair233";
  attribute SOFT_HLUTNM of \sect_addr_buf[14]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sect_addr_buf[15]_i_1\ : label is "soft_lutpair232";
  attribute SOFT_HLUTNM of \sect_addr_buf[16]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sect_addr_buf[17]_i_1\ : label is "soft_lutpair231";
  attribute SOFT_HLUTNM of \sect_addr_buf[18]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sect_addr_buf[19]_i_1\ : label is "soft_lutpair230";
  attribute SOFT_HLUTNM of \sect_addr_buf[1]_i_1\ : label is "soft_lutpair240";
  attribute SOFT_HLUTNM of \sect_addr_buf[20]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \sect_addr_buf[21]_i_1\ : label is "soft_lutpair229";
  attribute SOFT_HLUTNM of \sect_addr_buf[22]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \sect_addr_buf[23]_i_1\ : label is "soft_lutpair228";
  attribute SOFT_HLUTNM of \sect_addr_buf[24]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sect_addr_buf[25]_i_1\ : label is "soft_lutpair227";
  attribute SOFT_HLUTNM of \sect_addr_buf[26]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \sect_addr_buf[27]_i_1\ : label is "soft_lutpair226";
  attribute SOFT_HLUTNM of \sect_addr_buf[28]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \sect_addr_buf[29]_i_1\ : label is "soft_lutpair225";
  attribute SOFT_HLUTNM of \sect_addr_buf[2]_i_1\ : label is "soft_lutpair239";
  attribute SOFT_HLUTNM of \sect_addr_buf[30]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \sect_addr_buf[31]_i_1\ : label is "soft_lutpair224";
  attribute SOFT_HLUTNM of \sect_addr_buf[3]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sect_addr_buf[4]_i_1\ : label is "soft_lutpair241";
  attribute SOFT_HLUTNM of \sect_addr_buf[5]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sect_addr_buf[6]_i_1\ : label is "soft_lutpair244";
  attribute SOFT_HLUTNM of \sect_addr_buf[7]_i_1\ : label is "soft_lutpair243";
  attribute SOFT_HLUTNM of \sect_addr_buf[8]_i_1\ : label is "soft_lutpair242";
  attribute SOFT_HLUTNM of \sect_addr_buf[9]_i_1\ : label is "soft_lutpair241";
  attribute METHODOLOGY_DRC_VIOS of sect_cnt0_carry : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__0\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \sect_cnt0_carry__3\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute SOFT_HLUTNM of \throttl_cnt[0]_i_1\ : label is "soft_lutpair210";
  attribute SOFT_HLUTNM of \throttl_cnt[1]_i_1\ : label is "soft_lutpair210";
begin
  AWVALID_Dummy <= \^awvalid_dummy\;
  m_axi_ddr_AWADDR(29 downto 0) <= \^m_axi_ddr_awaddr\(29 downto 0);
  \m_axi_ddr_AWLEN[3]\(3 downto 0) <= \^m_axi_ddr_awlen[3]\(3 downto 0);
  m_axi_ddr_BREADY <= \^m_axi_ddr_bready\;
  m_axi_ddr_WLAST <= \^m_axi_ddr_wlast\;
  m_axi_ddr_WSTRB(3 downto 0) <= \^m_axi_ddr_wstrb\(3 downto 0);
  m_axi_ddr_WVALID <= \^m_axi_ddr_wvalid\;
  \throttl_cnt_reg[0]_0\ <= \^throttl_cnt_reg[0]_0\;
\align_len0_inferred__1/i__carry\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \align_len0_inferred__1/i__carry_n_2\,
      CO(2) => \align_len0_inferred__1/i__carry_n_3\,
      CO(1) => \align_len0_inferred__1/i__carry_n_4\,
      CO(0) => \align_len0_inferred__1/i__carry_n_5\,
      CYINIT => fifo_wreq_data(32),
      DI(3 downto 0) => fifo_wreq_data(36 downto 33),
      O(3 downto 0) => align_len0(4 downto 1),
      S(3) => fifo_wreq_n_95,
      S(2) => fifo_wreq_n_96,
      S(1) => fifo_wreq_n_97,
      S(0) => fifo_wreq_n_98
    );
\align_len0_inferred__1/i__carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry_n_2\,
      CO(3) => \align_len0_inferred__1/i__carry__0_n_2\,
      CO(2) => \align_len0_inferred__1/i__carry__0_n_3\,
      CO(1) => \align_len0_inferred__1/i__carry__0_n_4\,
      CO(0) => \align_len0_inferred__1/i__carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_wreq_data(40 downto 37),
      O(3 downto 0) => align_len0(8 downto 5),
      S(3) => fifo_wreq_n_91,
      S(2) => fifo_wreq_n_92,
      S(1) => fifo_wreq_n_93,
      S(0) => fifo_wreq_n_94
    );
\align_len0_inferred__1/i__carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry__0_n_2\,
      CO(3) => \align_len0_inferred__1/i__carry__1_n_2\,
      CO(2) => \align_len0_inferred__1/i__carry__1_n_3\,
      CO(1) => \align_len0_inferred__1/i__carry__1_n_4\,
      CO(0) => \align_len0_inferred__1/i__carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_wreq_data(44 downto 41),
      O(3 downto 0) => align_len0(12 downto 9),
      S(3) => fifo_wreq_n_87,
      S(2) => fifo_wreq_n_88,
      S(1) => fifo_wreq_n_89,
      S(0) => fifo_wreq_n_90
    );
\align_len0_inferred__1/i__carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry__1_n_2\,
      CO(3) => \align_len0_inferred__1/i__carry__2_n_2\,
      CO(2) => \align_len0_inferred__1/i__carry__2_n_3\,
      CO(1) => \align_len0_inferred__1/i__carry__2_n_4\,
      CO(0) => \align_len0_inferred__1/i__carry__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_wreq_data(48 downto 45),
      O(3 downto 0) => align_len0(16 downto 13),
      S(3) => fifo_wreq_n_83,
      S(2) => fifo_wreq_n_84,
      S(1) => fifo_wreq_n_85,
      S(0) => fifo_wreq_n_86
    );
\align_len0_inferred__1/i__carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry__2_n_2\,
      CO(3) => \align_len0_inferred__1/i__carry__3_n_2\,
      CO(2) => \align_len0_inferred__1/i__carry__3_n_3\,
      CO(1) => \align_len0_inferred__1/i__carry__3_n_4\,
      CO(0) => \align_len0_inferred__1/i__carry__3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_wreq_data(52 downto 49),
      O(3 downto 0) => align_len0(20 downto 17),
      S(3) => fifo_wreq_n_79,
      S(2) => fifo_wreq_n_80,
      S(1) => fifo_wreq_n_81,
      S(0) => fifo_wreq_n_82
    );
\align_len0_inferred__1/i__carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry__3_n_2\,
      CO(3) => \align_len0_inferred__1/i__carry__4_n_2\,
      CO(2) => \align_len0_inferred__1/i__carry__4_n_3\,
      CO(1) => \align_len0_inferred__1/i__carry__4_n_4\,
      CO(0) => \align_len0_inferred__1/i__carry__4_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_wreq_data(56 downto 53),
      O(3 downto 0) => align_len0(24 downto 21),
      S(3) => fifo_wreq_n_75,
      S(2) => fifo_wreq_n_76,
      S(1) => fifo_wreq_n_77,
      S(0) => fifo_wreq_n_78
    );
\align_len0_inferred__1/i__carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry__4_n_2\,
      CO(3) => \align_len0_inferred__1/i__carry__5_n_2\,
      CO(2) => \align_len0_inferred__1/i__carry__5_n_3\,
      CO(1) => \align_len0_inferred__1/i__carry__5_n_4\,
      CO(0) => \align_len0_inferred__1/i__carry__5_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => fifo_wreq_data(60 downto 57),
      O(3 downto 0) => align_len0(28 downto 25),
      S(3) => fifo_wreq_n_71,
      S(2) => fifo_wreq_n_72,
      S(1) => fifo_wreq_n_73,
      S(0) => fifo_wreq_n_74
    );
\align_len0_inferred__1/i__carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \align_len0_inferred__1/i__carry__5_n_2\,
      CO(3 downto 2) => \NLW_align_len0_inferred__1/i__carry__6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \align_len0_inferred__1/i__carry__6_n_4\,
      CO(0) => \align_len0_inferred__1/i__carry__6_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => fifo_wreq_data(62 downto 61),
      O(3) => \NLW_align_len0_inferred__1/i__carry__6_O_UNCONNECTED\(3),
      O(2 downto 0) => align_len0(31 downto 29),
      S(3) => '0',
      S(2) => fifo_wreq_n_68,
      S(1) => fifo_wreq_n_69,
      S(0) => fifo_wreq_n_70
    );
\align_len_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(0),
      Q => \align_len_reg_n_2_[0]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(10),
      Q => \align_len_reg_n_2_[10]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(11),
      Q => \align_len_reg_n_2_[11]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(12),
      Q => \align_len_reg_n_2_[12]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(13),
      Q => \align_len_reg_n_2_[13]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(14),
      Q => \align_len_reg_n_2_[14]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(15),
      Q => \align_len_reg_n_2_[15]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(16),
      Q => \align_len_reg_n_2_[16]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(17),
      Q => \align_len_reg_n_2_[17]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(18),
      Q => \align_len_reg_n_2_[18]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(19),
      Q => \align_len_reg_n_2_[19]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(1),
      Q => \align_len_reg_n_2_[1]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(20),
      Q => \align_len_reg_n_2_[20]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(21),
      Q => \align_len_reg_n_2_[21]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(22),
      Q => \align_len_reg_n_2_[22]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(23),
      Q => \align_len_reg_n_2_[23]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(24),
      Q => \align_len_reg_n_2_[24]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(25),
      Q => \align_len_reg_n_2_[25]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(26),
      Q => \align_len_reg_n_2_[26]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(27),
      Q => \align_len_reg_n_2_[27]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(28),
      Q => \align_len_reg_n_2_[28]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(29),
      Q => \align_len_reg_n_2_[29]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(2),
      Q => \align_len_reg_n_2_[2]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(30),
      Q => \align_len_reg_n_2_[30]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(31),
      Q => \align_len_reg_n_2_[31]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(3),
      Q => \align_len_reg_n_2_[3]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(4),
      Q => \align_len_reg_n_2_[4]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(5),
      Q => \align_len_reg_n_2_[5]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(6),
      Q => \align_len_reg_n_2_[6]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(7),
      Q => \align_len_reg_n_2_[7]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(8),
      Q => \align_len_reg_n_2_[8]\,
      R => fifo_wreq_n_109
    );
\align_len_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => align_len0(9),
      Q => \align_len_reg_n_2_[9]\,
      R => fifo_wreq_n_109
    );
\beat_len_buf[1]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_2_[1]\,
      I1 => \start_addr_reg_n_2_[1]\,
      O => \beat_len_buf[1]_i_2_n_2\
    );
\beat_len_buf[1]_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_2_[0]\,
      I1 => \start_addr_reg_n_2_[0]\,
      O => \beat_len_buf[1]_i_3_n_2\
    );
\beat_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(2),
      Q => beat_len_buf(0),
      R => SR(0)
    );
\beat_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(3),
      Q => beat_len_buf(1),
      R => SR(0)
    );
\beat_len_buf_reg[1]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \beat_len_buf_reg[1]_i_1_n_2\,
      CO(2) => \beat_len_buf_reg[1]_i_1_n_3\,
      CO(1) => \beat_len_buf_reg[1]_i_1_n_4\,
      CO(0) => \beat_len_buf_reg[1]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1) => \align_len_reg_n_2_[1]\,
      DI(0) => \align_len_reg_n_2_[0]\,
      O(3 downto 2) => beat_len_buf1(3 downto 2),
      O(1 downto 0) => \NLW_beat_len_buf_reg[1]_i_1_O_UNCONNECTED\(1 downto 0),
      S(3) => \align_len_reg_n_2_[3]\,
      S(2) => \align_len_reg_n_2_[2]\,
      S(1) => \beat_len_buf[1]_i_2_n_2\,
      S(0) => \beat_len_buf[1]_i_3_n_2\
    );
\beat_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(4),
      Q => beat_len_buf(2),
      R => SR(0)
    );
\beat_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(5),
      Q => beat_len_buf(3),
      R => SR(0)
    );
\beat_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(6),
      Q => beat_len_buf(4),
      R => SR(0)
    );
\beat_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(7),
      Q => beat_len_buf(5),
      R => SR(0)
    );
\beat_len_buf_reg[5]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[1]_i_1_n_2\,
      CO(3) => \beat_len_buf_reg[5]_i_1_n_2\,
      CO(2) => \beat_len_buf_reg[5]_i_1_n_3\,
      CO(1) => \beat_len_buf_reg[5]_i_1_n_4\,
      CO(0) => \beat_len_buf_reg[5]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(7 downto 4),
      S(3) => \align_len_reg_n_2_[7]\,
      S(2) => \align_len_reg_n_2_[6]\,
      S(1) => \align_len_reg_n_2_[5]\,
      S(0) => \align_len_reg_n_2_[4]\
    );
\beat_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(8),
      Q => beat_len_buf(6),
      R => SR(0)
    );
\beat_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(9),
      Q => beat_len_buf(7),
      R => SR(0)
    );
\beat_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(10),
      Q => beat_len_buf(8),
      R => SR(0)
    );
\beat_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => beat_len_buf1(11),
      Q => beat_len_buf(9),
      R => SR(0)
    );
\beat_len_buf_reg[9]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \beat_len_buf_reg[5]_i_1_n_2\,
      CO(3) => \NLW_beat_len_buf_reg[9]_i_1_CO_UNCONNECTED\(3),
      CO(2) => \beat_len_buf_reg[9]_i_1_n_3\,
      CO(1) => \beat_len_buf_reg[9]_i_1_n_4\,
      CO(0) => \beat_len_buf_reg[9]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => beat_len_buf1(11 downto 8),
      S(3) => \align_len_reg_n_2_[11]\,
      S(2) => \align_len_reg_n_2_[10]\,
      S(1) => \align_len_reg_n_2_[9]\,
      S(0) => \align_len_reg_n_2_[8]\
    );
buff_wdata: entity work.design_1_copyMem_0_0_copyMem_ddr_m_axi_buffer
     port map (
      CO(0) => CO(0),
      D(6) => \p_0_out_carry__0_n_7\,
      D(5) => \p_0_out_carry__0_n_8\,
      D(4) => \p_0_out_carry__0_n_9\,
      D(3) => p_0_out_carry_n_6,
      D(2) => p_0_out_carry_n_7,
      D(1) => p_0_out_carry_n_8,
      D(0) => p_0_out_carry_n_9,
      DI(0) => buff_wdata_n_13,
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      S(3) => buff_wdata_n_15,
      S(2) => buff_wdata_n_16,
      S(1) => buff_wdata_n_17,
      S(0) => buff_wdata_n_18,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[8]\(0) => \ap_CS_fsm_reg[13]\(1),
      \ap_CS_fsm_reg[9]\(2 downto 0) => \ap_CS_fsm_reg[13]_0\(4 downto 2),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      \bus_wide_gen.WVALID_Dummy_reg\ => \^m_axi_ddr_wvalid\,
      \bus_wide_gen.first_pad_reg\ => \bus_wide_gen.first_pad_reg_n_2\,
      \bus_wide_gen.len_cnt_reg[7]\ => buff_wdata_n_14,
      \bus_wide_gen.pad_oh_reg_reg[1]\ => \bus_wide_gen.pad_oh_reg_reg_n_2_[1]\,
      \bus_wide_gen.pad_oh_reg_reg[2]\ => buff_wdata_n_20,
      \bus_wide_gen.pad_oh_reg_reg[2]_0\ => \bus_wide_gen.pad_oh_reg_reg_n_2_[2]\,
      \bus_wide_gen.pad_oh_reg_reg[3]\ => buff_wdata_n_19,
      \bus_wide_gen.pad_oh_reg_reg[3]_0\ => \bus_wide_gen.pad_oh_reg_reg_n_2_[3]\,
      \bus_wide_gen.strb_buf_reg[0]\(8) => tmp_strb,
      \bus_wide_gen.strb_buf_reg[0]\(7) => buff_wdata_n_25,
      \bus_wide_gen.strb_buf_reg[0]\(6) => buff_wdata_n_26,
      \bus_wide_gen.strb_buf_reg[0]\(5) => buff_wdata_n_27,
      \bus_wide_gen.strb_buf_reg[0]\(4) => buff_wdata_n_28,
      \bus_wide_gen.strb_buf_reg[0]\(3) => buff_wdata_n_29,
      \bus_wide_gen.strb_buf_reg[0]\(2) => buff_wdata_n_30,
      \bus_wide_gen.strb_buf_reg[0]\(1) => buff_wdata_n_31,
      \bus_wide_gen.strb_buf_reg[0]\(0) => buff_wdata_n_32,
      data_valid => data_valid,
      \i_reg_104_reg[0]\(0) => \i_reg_104_reg[0]\(0),
      m_axi_ddr_WREADY => m_axi_ddr_WREADY,
      mem_reg_0 => ddr_WREADY,
      \state_reg[0]\(0) => \state_reg[0]\(0),
      \usedw_reg[7]_0\(5 downto 0) => usedw_reg(5 downto 0),
      \usedw_reg[7]_1\(2) => buff_wdata_n_21,
      \usedw_reg[7]_1\(1) => buff_wdata_n_22,
      \usedw_reg[7]_1\(0) => buff_wdata_n_23
    );
\bus_wide_gen.WLAST_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_25\,
      Q => \^m_axi_ddr_wlast\,
      R => SR(0)
    );
\bus_wide_gen.WVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_23\,
      Q => \^m_axi_ddr_wvalid\,
      R => SR(0)
    );
\bus_wide_gen.data_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_5\,
      D => buff_wdata_n_32,
      Q => m_axi_ddr_WDATA(0),
      R => p_60_out
    );
\bus_wide_gen.data_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_out,
      D => buff_wdata_n_30,
      Q => m_axi_ddr_WDATA(10),
      R => p_52_out
    );
\bus_wide_gen.data_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_out,
      D => buff_wdata_n_29,
      Q => m_axi_ddr_WDATA(11),
      R => p_52_out
    );
\bus_wide_gen.data_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_out,
      D => buff_wdata_n_28,
      Q => m_axi_ddr_WDATA(12),
      R => p_52_out
    );
\bus_wide_gen.data_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_out,
      D => buff_wdata_n_27,
      Q => m_axi_ddr_WDATA(13),
      R => p_52_out
    );
\bus_wide_gen.data_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_out,
      D => buff_wdata_n_26,
      Q => m_axi_ddr_WDATA(14),
      R => p_52_out
    );
\bus_wide_gen.data_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_out,
      D => buff_wdata_n_25,
      Q => m_axi_ddr_WDATA(15),
      R => p_52_out
    );
\bus_wide_gen.data_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_11\,
      D => buff_wdata_n_32,
      Q => m_axi_ddr_WDATA(16),
      R => p_44_out
    );
\bus_wide_gen.data_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_11\,
      D => buff_wdata_n_31,
      Q => m_axi_ddr_WDATA(17),
      R => p_44_out
    );
\bus_wide_gen.data_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_11\,
      D => buff_wdata_n_30,
      Q => m_axi_ddr_WDATA(18),
      R => p_44_out
    );
\bus_wide_gen.data_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_11\,
      D => buff_wdata_n_29,
      Q => m_axi_ddr_WDATA(19),
      R => p_44_out
    );
\bus_wide_gen.data_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_5\,
      D => buff_wdata_n_31,
      Q => m_axi_ddr_WDATA(1),
      R => p_60_out
    );
\bus_wide_gen.data_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_11\,
      D => buff_wdata_n_28,
      Q => m_axi_ddr_WDATA(20),
      R => p_44_out
    );
\bus_wide_gen.data_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_11\,
      D => buff_wdata_n_27,
      Q => m_axi_ddr_WDATA(21),
      R => p_44_out
    );
\bus_wide_gen.data_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_11\,
      D => buff_wdata_n_26,
      Q => m_axi_ddr_WDATA(22),
      R => p_44_out
    );
\bus_wide_gen.data_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_11\,
      D => buff_wdata_n_25,
      Q => m_axi_ddr_WDATA(23),
      R => p_44_out
    );
\bus_wide_gen.data_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_14\,
      D => buff_wdata_n_32,
      Q => m_axi_ddr_WDATA(24),
      R => p_36_out
    );
\bus_wide_gen.data_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_14\,
      D => buff_wdata_n_31,
      Q => m_axi_ddr_WDATA(25),
      R => p_36_out
    );
\bus_wide_gen.data_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_14\,
      D => buff_wdata_n_30,
      Q => m_axi_ddr_WDATA(26),
      R => p_36_out
    );
\bus_wide_gen.data_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_14\,
      D => buff_wdata_n_29,
      Q => m_axi_ddr_WDATA(27),
      R => p_36_out
    );
\bus_wide_gen.data_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_14\,
      D => buff_wdata_n_28,
      Q => m_axi_ddr_WDATA(28),
      R => p_36_out
    );
\bus_wide_gen.data_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_14\,
      D => buff_wdata_n_27,
      Q => m_axi_ddr_WDATA(29),
      R => p_36_out
    );
\bus_wide_gen.data_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_5\,
      D => buff_wdata_n_30,
      Q => m_axi_ddr_WDATA(2),
      R => p_60_out
    );
\bus_wide_gen.data_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_14\,
      D => buff_wdata_n_26,
      Q => m_axi_ddr_WDATA(30),
      R => p_36_out
    );
\bus_wide_gen.data_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_14\,
      D => buff_wdata_n_25,
      Q => m_axi_ddr_WDATA(31),
      R => p_36_out
    );
\bus_wide_gen.data_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_5\,
      D => buff_wdata_n_29,
      Q => m_axi_ddr_WDATA(3),
      R => p_60_out
    );
\bus_wide_gen.data_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_5\,
      D => buff_wdata_n_28,
      Q => m_axi_ddr_WDATA(4),
      R => p_60_out
    );
\bus_wide_gen.data_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_5\,
      D => buff_wdata_n_27,
      Q => m_axi_ddr_WDATA(5),
      R => p_60_out
    );
\bus_wide_gen.data_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_5\,
      D => buff_wdata_n_26,
      Q => m_axi_ddr_WDATA(6),
      R => p_60_out
    );
\bus_wide_gen.data_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.fifo_burst_n_5\,
      D => buff_wdata_n_25,
      Q => m_axi_ddr_WDATA(7),
      R => p_60_out
    );
\bus_wide_gen.data_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_out,
      D => buff_wdata_n_32,
      Q => m_axi_ddr_WDATA(8),
      R => p_52_out
    );
\bus_wide_gen.data_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_54_out,
      D => buff_wdata_n_31,
      Q => m_axi_ddr_WDATA(9),
      R => p_52_out
    );
\bus_wide_gen.fifo_burst\: entity work.design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo
     port map (
      E(0) => \bus_wide_gen.fifo_burst_n_5\,
      Q(7 downto 0) => \bus_wide_gen.len_cnt_reg__0\(7 downto 0),
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      burst_valid => burst_valid,
      \bus_wide_gen.WLAST_Dummy_reg\ => \bus_wide_gen.fifo_burst_n_25\,
      \bus_wide_gen.WVALID_Dummy_reg\ => \bus_wide_gen.fifo_burst_n_23\,
      \bus_wide_gen.WVALID_Dummy_reg_0\ => \^m_axi_ddr_wvalid\,
      \bus_wide_gen.data_buf_reg[0]\(0) => p_60_out,
      \bus_wide_gen.data_buf_reg[16]\(0) => p_44_out,
      \bus_wide_gen.data_buf_reg[23]\(0) => \bus_wide_gen.fifo_burst_n_11\,
      \bus_wide_gen.data_buf_reg[24]\(0) => p_36_out,
      \bus_wide_gen.data_buf_reg[31]\(0) => \bus_wide_gen.fifo_burst_n_14\,
      \bus_wide_gen.data_buf_reg[8]\(0) => p_54_out,
      \bus_wide_gen.data_buf_reg[8]_0\(0) => p_52_out,
      \bus_wide_gen.first_pad\ => \bus_wide_gen.first_pad\,
      \bus_wide_gen.first_pad_reg\ => \bus_wide_gen.fifo_burst_n_24\,
      \bus_wide_gen.first_pad_reg_0\ => \bus_wide_gen.first_pad_reg_n_2\,
      \bus_wide_gen.len_cnt_reg[0]\(0) => \bus_wide_gen.fifo_burst_n_26\,
      \bus_wide_gen.pad_oh_reg_reg[1]\ => \bus_wide_gen.fifo_burst_n_29\,
      \bus_wide_gen.pad_oh_reg_reg[1]_0\ => \bus_wide_gen.pad_oh_reg_reg_n_2_[1]\,
      \bus_wide_gen.pad_oh_reg_reg[1]_1\ => buff_wdata_n_20,
      \bus_wide_gen.pad_oh_reg_reg[2]\ => \bus_wide_gen.fifo_burst_n_28\,
      \bus_wide_gen.pad_oh_reg_reg[2]_0\ => buff_wdata_n_19,
      \bus_wide_gen.pad_oh_reg_reg[2]_1\ => \bus_wide_gen.pad_oh_reg_reg_n_2_[2]\,
      \bus_wide_gen.pad_oh_reg_reg[3]\ => \bus_wide_gen.fifo_burst_n_27\,
      \bus_wide_gen.pad_oh_reg_reg[3]_0\ => buff_wdata_n_14,
      \bus_wide_gen.pad_oh_reg_reg[3]_1\ => \bus_wide_gen.pad_oh_reg_reg_n_2_[3]\,
      \bus_wide_gen.strb_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_4\,
      \bus_wide_gen.strb_buf_reg[1]\ => \bus_wide_gen.fifo_burst_n_7\,
      \bus_wide_gen.strb_buf_reg[2]\ => \bus_wide_gen.fifo_burst_n_10\,
      \bus_wide_gen.strb_buf_reg[3]\ => \bus_wide_gen.fifo_burst_n_13\,
      \could_multi_bursts.awaddr_buf_reg[31]\ => \bus_wide_gen.fifo_burst_n_22\,
      \could_multi_bursts.awlen_buf_reg[0]\ => \bus_wide_gen.fifo_burst_n_17\,
      \could_multi_bursts.loop_cnt_reg[5]\(5 downto 0) => \could_multi_bursts.loop_cnt_reg__0\(5 downto 0),
      data_valid => data_valid,
      \dout_buf_reg[8]\(0) => tmp_strb,
      fifo_burst_ready => fifo_burst_ready,
      \in\(3 downto 0) => awlen_tmp(3 downto 0),
      m_axi_ddr_WLAST => \^m_axi_ddr_wlast\,
      m_axi_ddr_WREADY => m_axi_ddr_WREADY,
      m_axi_ddr_WSTRB(3 downto 0) => \^m_axi_ddr_wstrb\(3 downto 0),
      push => push_0,
      \sect_addr_buf_reg[1]\(1) => \sect_addr_buf_reg_n_2_[1]\,
      \sect_addr_buf_reg[1]\(0) => \sect_addr_buf_reg_n_2_[0]\,
      \sect_end_buf_reg[0]\ => \sect_end_buf_reg_n_2_[0]\,
      \sect_end_buf_reg[1]\ => \sect_end_buf_reg_n_2_[1]\,
      \sect_len_buf_reg[9]\(9) => \sect_len_buf_reg_n_2_[9]\,
      \sect_len_buf_reg[9]\(8) => \sect_len_buf_reg_n_2_[8]\,
      \sect_len_buf_reg[9]\(7) => \sect_len_buf_reg_n_2_[7]\,
      \sect_len_buf_reg[9]\(6) => \sect_len_buf_reg_n_2_[6]\,
      \sect_len_buf_reg[9]\(5) => \sect_len_buf_reg_n_2_[5]\,
      \sect_len_buf_reg[9]\(4) => \sect_len_buf_reg_n_2_[4]\,
      \sect_len_buf_reg[9]\(3) => \sect_len_buf_reg_n_2_[3]\,
      \sect_len_buf_reg[9]\(2) => \sect_len_buf_reg_n_2_[2]\,
      \sect_len_buf_reg[9]\(1) => \sect_len_buf_reg_n_2_[1]\,
      \sect_len_buf_reg[9]\(0) => \sect_len_buf_reg_n_2_[0]\
    );
\bus_wide_gen.first_pad_reg\: unisim.vcomponents.FDSE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_24\,
      Q => \bus_wide_gen.first_pad_reg_n_2\,
      S => SR(0)
    );
\bus_wide_gen.len_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      O => \p_0_in__1\(0)
    );
\bus_wide_gen.len_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(0),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      O => \p_0_in__1\(1)
    );
\bus_wide_gen.len_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(2),
      I1 => \bus_wide_gen.len_cnt_reg__0\(1),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      O => \p_0_in__1\(2)
    );
\bus_wide_gen.len_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(3),
      I1 => \bus_wide_gen.len_cnt_reg__0\(0),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(2),
      O => \p_0_in__1\(3)
    );
\bus_wide_gen.len_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(4),
      I1 => \bus_wide_gen.len_cnt_reg__0\(2),
      I2 => \bus_wide_gen.len_cnt_reg__0\(1),
      I3 => \bus_wide_gen.len_cnt_reg__0\(0),
      I4 => \bus_wide_gen.len_cnt_reg__0\(3),
      O => \p_0_in__1\(4)
    );
\bus_wide_gen.len_cnt[5]_i_1\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(5),
      I1 => \bus_wide_gen.len_cnt_reg__0\(3),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      I3 => \bus_wide_gen.len_cnt_reg__0\(1),
      I4 => \bus_wide_gen.len_cnt_reg__0\(2),
      I5 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \p_0_in__1\(5)
    );
\bus_wide_gen.len_cnt[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(6),
      I1 => \bus_wide_gen.len_cnt[7]_i_7_n_2\,
      O => \p_0_in__1\(6)
    );
\bus_wide_gen.len_cnt[7]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(7),
      I1 => \bus_wide_gen.len_cnt[7]_i_7_n_2\,
      I2 => \bus_wide_gen.len_cnt_reg__0\(6),
      O => \p_0_in__1\(7)
    );
\bus_wide_gen.len_cnt[7]_i_7\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8000000000000000"
    )
        port map (
      I0 => \bus_wide_gen.len_cnt_reg__0\(5),
      I1 => \bus_wide_gen.len_cnt_reg__0\(3),
      I2 => \bus_wide_gen.len_cnt_reg__0\(0),
      I3 => \bus_wide_gen.len_cnt_reg__0\(1),
      I4 => \bus_wide_gen.len_cnt_reg__0\(2),
      I5 => \bus_wide_gen.len_cnt_reg__0\(4),
      O => \bus_wide_gen.len_cnt[7]_i_7_n_2\
    );
\bus_wide_gen.len_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.first_pad\,
      D => \p_0_in__1\(0),
      Q => \bus_wide_gen.len_cnt_reg__0\(0),
      R => \bus_wide_gen.fifo_burst_n_26\
    );
\bus_wide_gen.len_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.first_pad\,
      D => \p_0_in__1\(1),
      Q => \bus_wide_gen.len_cnt_reg__0\(1),
      R => \bus_wide_gen.fifo_burst_n_26\
    );
\bus_wide_gen.len_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.first_pad\,
      D => \p_0_in__1\(2),
      Q => \bus_wide_gen.len_cnt_reg__0\(2),
      R => \bus_wide_gen.fifo_burst_n_26\
    );
\bus_wide_gen.len_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.first_pad\,
      D => \p_0_in__1\(3),
      Q => \bus_wide_gen.len_cnt_reg__0\(3),
      R => \bus_wide_gen.fifo_burst_n_26\
    );
\bus_wide_gen.len_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.first_pad\,
      D => \p_0_in__1\(4),
      Q => \bus_wide_gen.len_cnt_reg__0\(4),
      R => \bus_wide_gen.fifo_burst_n_26\
    );
\bus_wide_gen.len_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.first_pad\,
      D => \p_0_in__1\(5),
      Q => \bus_wide_gen.len_cnt_reg__0\(5),
      R => \bus_wide_gen.fifo_burst_n_26\
    );
\bus_wide_gen.len_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.first_pad\,
      D => \p_0_in__1\(6),
      Q => \bus_wide_gen.len_cnt_reg__0\(6),
      R => \bus_wide_gen.fifo_burst_n_26\
    );
\bus_wide_gen.len_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_wide_gen.first_pad\,
      D => \p_0_in__1\(7),
      Q => \bus_wide_gen.len_cnt_reg__0\(7),
      R => \bus_wide_gen.fifo_burst_n_26\
    );
\bus_wide_gen.pad_oh_reg_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_29\,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_2_[1]\,
      R => SR(0)
    );
\bus_wide_gen.pad_oh_reg_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_28\,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_2_[2]\,
      R => SR(0)
    );
\bus_wide_gen.pad_oh_reg_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_27\,
      Q => \bus_wide_gen.pad_oh_reg_reg_n_2_[3]\,
      R => SR(0)
    );
\bus_wide_gen.strb_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_4\,
      Q => \^m_axi_ddr_wstrb\(0),
      R => '0'
    );
\bus_wide_gen.strb_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_7\,
      Q => \^m_axi_ddr_wstrb\(1),
      R => '0'
    );
\bus_wide_gen.strb_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_10\,
      Q => \^m_axi_ddr_wstrb\(2),
      R => '0'
    );
\bus_wide_gen.strb_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => \bus_wide_gen.fifo_burst_n_13\,
      Q => \^m_axi_ddr_wstrb\(3),
      R => '0'
    );
\could_multi_bursts.AWVALID_Dummy_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_2,
      Q => \^awvalid_dummy\,
      R => '0'
    );
\could_multi_bursts.awaddr_buf[10]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[10]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(10),
      O => awaddr_tmp(10)
    );
\could_multi_bursts.awaddr_buf[11]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[11]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(11),
      O => awaddr_tmp(11)
    );
\could_multi_bursts.awaddr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[12]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(12),
      O => awaddr_tmp(12)
    );
\could_multi_bursts.awaddr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[13]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(13),
      O => awaddr_tmp(13)
    );
\could_multi_bursts.awaddr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[14]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(14),
      O => awaddr_tmp(14)
    );
\could_multi_bursts.awaddr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[15]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(15),
      O => awaddr_tmp(15)
    );
\could_multi_bursts.awaddr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[16]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(16),
      O => awaddr_tmp(16)
    );
\could_multi_bursts.awaddr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[17]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(17),
      O => awaddr_tmp(17)
    );
\could_multi_bursts.awaddr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[18]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(18),
      O => awaddr_tmp(18)
    );
\could_multi_bursts.awaddr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[19]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(19),
      O => awaddr_tmp(19)
    );
\could_multi_bursts.awaddr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[20]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(20),
      O => awaddr_tmp(20)
    );
\could_multi_bursts.awaddr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[21]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(21),
      O => awaddr_tmp(21)
    );
\could_multi_bursts.awaddr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[22]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(22),
      O => awaddr_tmp(22)
    );
\could_multi_bursts.awaddr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[23]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(23),
      O => awaddr_tmp(23)
    );
\could_multi_bursts.awaddr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[24]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(24),
      O => awaddr_tmp(24)
    );
\could_multi_bursts.awaddr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[25]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(25),
      O => awaddr_tmp(25)
    );
\could_multi_bursts.awaddr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[26]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(26),
      O => awaddr_tmp(26)
    );
\could_multi_bursts.awaddr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[27]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(27),
      O => awaddr_tmp(27)
    );
\could_multi_bursts.awaddr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[28]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(28),
      O => awaddr_tmp(28)
    );
\could_multi_bursts.awaddr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[29]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(29),
      O => awaddr_tmp(29)
    );
\could_multi_bursts.awaddr_buf[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[2]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(2),
      O => awaddr_tmp(2)
    );
\could_multi_bursts.awaddr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[30]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(30),
      O => awaddr_tmp(30)
    );
\could_multi_bursts.awaddr_buf[31]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[31]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(31),
      O => awaddr_tmp(31)
    );
\could_multi_bursts.awaddr_buf[3]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[3]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(3),
      O => awaddr_tmp(3)
    );
\could_multi_bursts.awaddr_buf[4]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[4]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(4),
      O => awaddr_tmp(4)
    );
\could_multi_bursts.awaddr_buf[4]_i_3\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"956A"
    )
        port map (
      I0 => \^m_axi_ddr_awaddr\(2),
      I1 => \^m_axi_ddr_awlen[3]\(0),
      I2 => \^m_axi_ddr_awlen[3]\(1),
      I3 => \^m_axi_ddr_awlen[3]\(2),
      O => \could_multi_bursts.awaddr_buf[4]_i_3_n_2\
    );
\could_multi_bursts.awaddr_buf[4]_i_4\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"96"
    )
        port map (
      I0 => \^m_axi_ddr_awaddr\(1),
      I1 => \^m_axi_ddr_awlen[3]\(1),
      I2 => \^m_axi_ddr_awlen[3]\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_4_n_2\
    );
\could_multi_bursts.awaddr_buf[4]_i_5\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"9"
    )
        port map (
      I0 => \^m_axi_ddr_awaddr\(0),
      I1 => \^m_axi_ddr_awlen[3]\(0),
      O => \could_multi_bursts.awaddr_buf[4]_i_5_n_2\
    );
\could_multi_bursts.awaddr_buf[5]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[5]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(5),
      O => awaddr_tmp(5)
    );
\could_multi_bursts.awaddr_buf[6]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[6]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(6),
      O => awaddr_tmp(6)
    );
\could_multi_bursts.awaddr_buf[7]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[7]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(7),
      O => awaddr_tmp(7)
    );
\could_multi_bursts.awaddr_buf[8]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[8]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(8),
      O => awaddr_tmp(8)
    );
\could_multi_bursts.awaddr_buf[8]_i_3\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \^m_axi_ddr_awaddr\(4),
      I1 => \^m_axi_ddr_awlen[3]\(1),
      I2 => \^m_axi_ddr_awlen[3]\(0),
      I3 => \^m_axi_ddr_awlen[3]\(2),
      I4 => \^m_axi_ddr_awlen[3]\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_3_n_2\
    );
\could_multi_bursts.awaddr_buf[8]_i_4\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"95556AAA"
    )
        port map (
      I0 => \^m_axi_ddr_awaddr\(3),
      I1 => \^m_axi_ddr_awlen[3]\(1),
      I2 => \^m_axi_ddr_awlen[3]\(0),
      I3 => \^m_axi_ddr_awlen[3]\(2),
      I4 => \^m_axi_ddr_awlen[3]\(3),
      O => \could_multi_bursts.awaddr_buf[8]_i_4_n_2\
    );
\could_multi_bursts.awaddr_buf[9]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \sect_addr_buf_reg_n_2_[9]\,
      I1 => \bus_wide_gen.fifo_burst_n_22\,
      I2 => data1(9),
      O => awaddr_tmp(9)
    );
\could_multi_bursts.awaddr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(10),
      Q => \^m_axi_ddr_awaddr\(8),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(11),
      Q => \^m_axi_ddr_awaddr\(9),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(12),
      Q => \^m_axi_ddr_awaddr\(10),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[12]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => \^m_axi_ddr_awaddr\(8 downto 7),
      O(3 downto 0) => data1(12 downto 9),
      S(3 downto 0) => \^m_axi_ddr_awaddr\(10 downto 7)
    );
\could_multi_bursts.awaddr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(13),
      Q => \^m_axi_ddr_awaddr\(11),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(14),
      Q => \^m_axi_ddr_awaddr\(12),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(15),
      Q => \^m_axi_ddr_awaddr\(13),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(16),
      Q => \^m_axi_ddr_awaddr\(14),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[16]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[12]_i_2_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(16 downto 13),
      S(3 downto 0) => \^m_axi_ddr_awaddr\(14 downto 11)
    );
\could_multi_bursts.awaddr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(17),
      Q => \^m_axi_ddr_awaddr\(15),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(18),
      Q => \^m_axi_ddr_awaddr\(16),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(19),
      Q => \^m_axi_ddr_awaddr\(17),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(20),
      Q => \^m_axi_ddr_awaddr\(18),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[20]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[16]_i_2_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(20 downto 17),
      S(3 downto 0) => \^m_axi_ddr_awaddr\(18 downto 15)
    );
\could_multi_bursts.awaddr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(21),
      Q => \^m_axi_ddr_awaddr\(19),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(22),
      Q => \^m_axi_ddr_awaddr\(20),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(23),
      Q => \^m_axi_ddr_awaddr\(21),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(24),
      Q => \^m_axi_ddr_awaddr\(22),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[24]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[20]_i_2_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(24 downto 21),
      S(3 downto 0) => \^m_axi_ddr_awaddr\(22 downto 19)
    );
\could_multi_bursts.awaddr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(25),
      Q => \^m_axi_ddr_awaddr\(23),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(26),
      Q => \^m_axi_ddr_awaddr\(24),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(27),
      Q => \^m_axi_ddr_awaddr\(25),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(28),
      Q => \^m_axi_ddr_awaddr\(26),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[28]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[24]_i_2_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => data1(28 downto 25),
      S(3 downto 0) => \^m_axi_ddr_awaddr\(26 downto 23)
    );
\could_multi_bursts.awaddr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(29),
      Q => \^m_axi_ddr_awaddr\(27),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(2),
      Q => \^m_axi_ddr_awaddr\(0),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(30),
      Q => \^m_axi_ddr_awaddr\(28),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(31),
      Q => \^m_axi_ddr_awaddr\(29),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[31]_i_6\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[28]_i_2_n_2\,
      CO(3 downto 2) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[31]_i_6_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_could_multi_bursts.awaddr_buf_reg[31]_i_6_O_UNCONNECTED\(3),
      O(2 downto 0) => data1(31 downto 29),
      S(3) => '0',
      S(2 downto 0) => \^m_axi_ddr_awaddr\(29 downto 27)
    );
\could_multi_bursts.awaddr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(3),
      Q => \^m_axi_ddr_awaddr\(1),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(4),
      Q => \^m_axi_ddr_awaddr\(2),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[4]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 1) => \^m_axi_ddr_awaddr\(2 downto 0),
      DI(0) => '0',
      O(3 downto 1) => data1(4 downto 2),
      O(0) => \NLW_could_multi_bursts.awaddr_buf_reg[4]_i_2_O_UNCONNECTED\(0),
      S(3) => \could_multi_bursts.awaddr_buf[4]_i_3_n_2\,
      S(2) => \could_multi_bursts.awaddr_buf[4]_i_4_n_2\,
      S(1) => \could_multi_bursts.awaddr_buf[4]_i_5_n_2\,
      S(0) => '0'
    );
\could_multi_bursts.awaddr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(5),
      Q => \^m_axi_ddr_awaddr\(3),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(6),
      Q => \^m_axi_ddr_awaddr\(4),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(7),
      Q => \^m_axi_ddr_awaddr\(5),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(8),
      Q => \^m_axi_ddr_awaddr\(6),
      R => SR(0)
    );
\could_multi_bursts.awaddr_buf_reg[8]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \could_multi_bursts.awaddr_buf_reg[4]_i_2_n_2\,
      CO(3) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_2\,
      CO(2) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_3\,
      CO(1) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_4\,
      CO(0) => \could_multi_bursts.awaddr_buf_reg[8]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => \^m_axi_ddr_awaddr\(6 downto 3),
      O(3 downto 0) => data1(8 downto 5),
      S(3 downto 2) => \^m_axi_ddr_awaddr\(6 downto 5),
      S(1) => \could_multi_bursts.awaddr_buf[8]_i_3_n_2\,
      S(0) => \could_multi_bursts.awaddr_buf[8]_i_4_n_2\
    );
\could_multi_bursts.awaddr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awaddr_tmp(9),
      Q => \^m_axi_ddr_awaddr\(7),
      R => SR(0)
    );
\could_multi_bursts.awlen_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(0),
      Q => \^m_axi_ddr_awlen[3]\(0),
      R => SR(0)
    );
\could_multi_bursts.awlen_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(1),
      Q => \^m_axi_ddr_awlen[3]\(1),
      R => SR(0)
    );
\could_multi_bursts.awlen_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(2),
      Q => \^m_axi_ddr_awlen[3]\(2),
      R => SR(0)
    );
\could_multi_bursts.awlen_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => awlen_tmp(3),
      Q => \^m_axi_ddr_awlen[3]\(3),
      R => SR(0)
    );
\could_multi_bursts.last_sect_buf_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_33,
      Q => \could_multi_bursts.last_sect_buf_reg_n_2\,
      R => SR(0)
    );
\could_multi_bursts.loop_cnt[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => \p_0_in__0\(0)
    );
\could_multi_bursts.loop_cnt[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      O => \p_0_in__0\(1)
    );
\could_multi_bursts.loop_cnt[2]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"6A"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      O => \p_0_in__0\(2)
    );
\could_multi_bursts.loop_cnt[3]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"6AAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(2),
      O => \p_0_in__0\(3)
    );
\could_multi_bursts.loop_cnt[4]_i_1\: unisim.vcomponents.LUT5
    generic map(
      INIT => X"6AAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(4),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(3),
      O => \p_0_in__0\(4)
    );
\could_multi_bursts.loop_cnt[5]_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"6AAAAAAAAAAAAAAA"
    )
        port map (
      I0 => \could_multi_bursts.loop_cnt_reg__0\(5),
      I1 => \could_multi_bursts.loop_cnt_reg__0\(3),
      I2 => \could_multi_bursts.loop_cnt_reg__0\(0),
      I3 => \could_multi_bursts.loop_cnt_reg__0\(1),
      I4 => \could_multi_bursts.loop_cnt_reg__0\(2),
      I5 => \could_multi_bursts.loop_cnt_reg__0\(4),
      O => \p_0_in__0\(5)
    );
\could_multi_bursts.loop_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(0),
      Q => \could_multi_bursts.loop_cnt_reg__0\(0),
      R => fifo_resp_n_28
    );
\could_multi_bursts.loop_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(1),
      Q => \could_multi_bursts.loop_cnt_reg__0\(1),
      R => fifo_resp_n_28
    );
\could_multi_bursts.loop_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(2),
      Q => \could_multi_bursts.loop_cnt_reg__0\(2),
      R => fifo_resp_n_28
    );
\could_multi_bursts.loop_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(3),
      Q => \could_multi_bursts.loop_cnt_reg__0\(3),
      R => fifo_resp_n_28
    );
\could_multi_bursts.loop_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(4),
      Q => \could_multi_bursts.loop_cnt_reg__0\(4),
      R => fifo_resp_n_28
    );
\could_multi_bursts.loop_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \could_multi_bursts.next_loop\,
      D => \p_0_in__0\(5),
      Q => \could_multi_bursts.loop_cnt_reg__0\(5),
      R => fifo_resp_n_28
    );
\could_multi_bursts.sect_handling_reg\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_32,
      Q => \could_multi_bursts.sect_handling_reg_n_2\,
      R => SR(0)
    );
\end_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(0),
      Q => \end_addr_buf_reg_n_2_[0]\,
      R => SR(0)
    );
\end_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(10),
      Q => \end_addr_buf_reg_n_2_[10]\,
      R => SR(0)
    );
\end_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(11),
      Q => \end_addr_buf_reg_n_2_[11]\,
      R => SR(0)
    );
\end_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(12),
      Q => p_0_in0_in(0),
      R => SR(0)
    );
\end_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(13),
      Q => p_0_in0_in(1),
      R => SR(0)
    );
\end_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(14),
      Q => p_0_in0_in(2),
      R => SR(0)
    );
\end_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(15),
      Q => p_0_in0_in(3),
      R => SR(0)
    );
\end_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(16),
      Q => p_0_in0_in(4),
      R => SR(0)
    );
\end_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(17),
      Q => p_0_in0_in(5),
      R => SR(0)
    );
\end_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(18),
      Q => p_0_in0_in(6),
      R => SR(0)
    );
\end_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(19),
      Q => p_0_in0_in(7),
      R => SR(0)
    );
\end_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(1),
      Q => \end_addr_buf_reg_n_2_[1]\,
      R => SR(0)
    );
\end_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(20),
      Q => p_0_in0_in(8),
      R => SR(0)
    );
\end_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(21),
      Q => p_0_in0_in(9),
      R => SR(0)
    );
\end_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(22),
      Q => p_0_in0_in(10),
      R => SR(0)
    );
\end_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(23),
      Q => p_0_in0_in(11),
      R => SR(0)
    );
\end_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(24),
      Q => p_0_in0_in(12),
      R => SR(0)
    );
\end_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(25),
      Q => p_0_in0_in(13),
      R => SR(0)
    );
\end_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(26),
      Q => p_0_in0_in(14),
      R => SR(0)
    );
\end_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(27),
      Q => p_0_in0_in(15),
      R => SR(0)
    );
\end_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(28),
      Q => p_0_in0_in(16),
      R => SR(0)
    );
\end_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(29),
      Q => p_0_in0_in(17),
      R => SR(0)
    );
\end_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(2),
      Q => \end_addr_buf_reg_n_2_[2]\,
      R => SR(0)
    );
\end_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(30),
      Q => p_0_in0_in(18),
      R => SR(0)
    );
\end_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(31),
      Q => p_0_in0_in(19),
      R => SR(0)
    );
\end_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(3),
      Q => \end_addr_buf_reg_n_2_[3]\,
      R => SR(0)
    );
\end_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(4),
      Q => \end_addr_buf_reg_n_2_[4]\,
      R => SR(0)
    );
\end_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(5),
      Q => \end_addr_buf_reg_n_2_[5]\,
      R => SR(0)
    );
\end_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(6),
      Q => \end_addr_buf_reg_n_2_[6]\,
      R => SR(0)
    );
\end_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(7),
      Q => \end_addr_buf_reg_n_2_[7]\,
      R => SR(0)
    );
\end_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(8),
      Q => \end_addr_buf_reg_n_2_[8]\,
      R => SR(0)
    );
\end_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => end_addr(9),
      Q => \end_addr_buf_reg_n_2_[9]\,
      R => SR(0)
    );
end_addr_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => end_addr_carry_n_2,
      CO(2) => end_addr_carry_n_3,
      CO(1) => end_addr_carry_n_4,
      CO(0) => end_addr_carry_n_5,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[3]\,
      DI(2) => \start_addr_reg_n_2_[2]\,
      DI(1) => \start_addr_reg_n_2_[1]\,
      DI(0) => \start_addr_reg_n_2_[0]\,
      O(3 downto 0) => end_addr(3 downto 0),
      S(3) => end_addr_carry_i_1_n_2,
      S(2) => end_addr_carry_i_2_n_2,
      S(1) => end_addr_carry_i_3_n_2,
      S(0) => end_addr_carry_i_4_n_2
    );
\end_addr_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => end_addr_carry_n_2,
      CO(3) => \end_addr_carry__0_n_2\,
      CO(2) => \end_addr_carry__0_n_3\,
      CO(1) => \end_addr_carry__0_n_4\,
      CO(0) => \end_addr_carry__0_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[7]\,
      DI(2) => \start_addr_reg_n_2_[6]\,
      DI(1) => \start_addr_reg_n_2_[5]\,
      DI(0) => \start_addr_reg_n_2_[4]\,
      O(3 downto 0) => end_addr(7 downto 4),
      S(3) => \end_addr_carry__0_i_1_n_2\,
      S(2) => \end_addr_carry__0_i_2_n_2\,
      S(1) => \end_addr_carry__0_i_3_n_2\,
      S(0) => \end_addr_carry__0_i_4_n_2\
    );
\end_addr_carry__0_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[7]\,
      I1 => \align_len_reg_n_2_[7]\,
      O => \end_addr_carry__0_i_1_n_2\
    );
\end_addr_carry__0_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[6]\,
      I1 => \align_len_reg_n_2_[6]\,
      O => \end_addr_carry__0_i_2_n_2\
    );
\end_addr_carry__0_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[5]\,
      I1 => \align_len_reg_n_2_[5]\,
      O => \end_addr_carry__0_i_3_n_2\
    );
\end_addr_carry__0_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[4]\,
      I1 => \align_len_reg_n_2_[4]\,
      O => \end_addr_carry__0_i_4_n_2\
    );
\end_addr_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__0_n_2\,
      CO(3) => \end_addr_carry__1_n_2\,
      CO(2) => \end_addr_carry__1_n_3\,
      CO(1) => \end_addr_carry__1_n_4\,
      CO(0) => \end_addr_carry__1_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[11]\,
      DI(2) => \start_addr_reg_n_2_[10]\,
      DI(1) => \start_addr_reg_n_2_[9]\,
      DI(0) => \start_addr_reg_n_2_[8]\,
      O(3 downto 0) => end_addr(11 downto 8),
      S(3) => \end_addr_carry__1_i_1_n_2\,
      S(2) => \end_addr_carry__1_i_2_n_2\,
      S(1) => \end_addr_carry__1_i_3_n_2\,
      S(0) => \end_addr_carry__1_i_4_n_2\
    );
\end_addr_carry__1_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[11]\,
      I1 => \align_len_reg_n_2_[11]\,
      O => \end_addr_carry__1_i_1_n_2\
    );
\end_addr_carry__1_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[10]\,
      I1 => \align_len_reg_n_2_[10]\,
      O => \end_addr_carry__1_i_2_n_2\
    );
\end_addr_carry__1_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[9]\,
      I1 => \align_len_reg_n_2_[9]\,
      O => \end_addr_carry__1_i_3_n_2\
    );
\end_addr_carry__1_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[8]\,
      I1 => \align_len_reg_n_2_[8]\,
      O => \end_addr_carry__1_i_4_n_2\
    );
\end_addr_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__1_n_2\,
      CO(3) => \end_addr_carry__2_n_2\,
      CO(2) => \end_addr_carry__2_n_3\,
      CO(1) => \end_addr_carry__2_n_4\,
      CO(0) => \end_addr_carry__2_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[15]\,
      DI(2) => \start_addr_reg_n_2_[14]\,
      DI(1) => \start_addr_reg_n_2_[13]\,
      DI(0) => \start_addr_reg_n_2_[12]\,
      O(3 downto 0) => end_addr(15 downto 12),
      S(3) => \end_addr_carry__2_i_1_n_2\,
      S(2) => \end_addr_carry__2_i_2_n_2\,
      S(1) => \end_addr_carry__2_i_3_n_2\,
      S(0) => \end_addr_carry__2_i_4_n_2\
    );
\end_addr_carry__2_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[15]\,
      I1 => \align_len_reg_n_2_[15]\,
      O => \end_addr_carry__2_i_1_n_2\
    );
\end_addr_carry__2_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[14]\,
      I1 => \align_len_reg_n_2_[14]\,
      O => \end_addr_carry__2_i_2_n_2\
    );
\end_addr_carry__2_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[13]\,
      I1 => \align_len_reg_n_2_[13]\,
      O => \end_addr_carry__2_i_3_n_2\
    );
\end_addr_carry__2_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[12]\,
      I1 => \align_len_reg_n_2_[12]\,
      O => \end_addr_carry__2_i_4_n_2\
    );
\end_addr_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__2_n_2\,
      CO(3) => \end_addr_carry__3_n_2\,
      CO(2) => \end_addr_carry__3_n_3\,
      CO(1) => \end_addr_carry__3_n_4\,
      CO(0) => \end_addr_carry__3_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[19]\,
      DI(2) => \start_addr_reg_n_2_[18]\,
      DI(1) => \start_addr_reg_n_2_[17]\,
      DI(0) => \start_addr_reg_n_2_[16]\,
      O(3 downto 0) => end_addr(19 downto 16),
      S(3) => \end_addr_carry__3_i_1_n_2\,
      S(2) => \end_addr_carry__3_i_2_n_2\,
      S(1) => \end_addr_carry__3_i_3_n_2\,
      S(0) => \end_addr_carry__3_i_4_n_2\
    );
\end_addr_carry__3_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[19]\,
      I1 => \align_len_reg_n_2_[19]\,
      O => \end_addr_carry__3_i_1_n_2\
    );
\end_addr_carry__3_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[18]\,
      I1 => \align_len_reg_n_2_[18]\,
      O => \end_addr_carry__3_i_2_n_2\
    );
\end_addr_carry__3_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[17]\,
      I1 => \align_len_reg_n_2_[17]\,
      O => \end_addr_carry__3_i_3_n_2\
    );
\end_addr_carry__3_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[16]\,
      I1 => \align_len_reg_n_2_[16]\,
      O => \end_addr_carry__3_i_4_n_2\
    );
\end_addr_carry__4\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__3_n_2\,
      CO(3) => \end_addr_carry__4_n_2\,
      CO(2) => \end_addr_carry__4_n_3\,
      CO(1) => \end_addr_carry__4_n_4\,
      CO(0) => \end_addr_carry__4_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[23]\,
      DI(2) => \start_addr_reg_n_2_[22]\,
      DI(1) => \start_addr_reg_n_2_[21]\,
      DI(0) => \start_addr_reg_n_2_[20]\,
      O(3 downto 0) => end_addr(23 downto 20),
      S(3) => \end_addr_carry__4_i_1_n_2\,
      S(2) => \end_addr_carry__4_i_2_n_2\,
      S(1) => \end_addr_carry__4_i_3_n_2\,
      S(0) => \end_addr_carry__4_i_4_n_2\
    );
\end_addr_carry__4_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[23]\,
      I1 => \align_len_reg_n_2_[23]\,
      O => \end_addr_carry__4_i_1_n_2\
    );
\end_addr_carry__4_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[22]\,
      I1 => \align_len_reg_n_2_[22]\,
      O => \end_addr_carry__4_i_2_n_2\
    );
\end_addr_carry__4_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[21]\,
      I1 => \align_len_reg_n_2_[21]\,
      O => \end_addr_carry__4_i_3_n_2\
    );
\end_addr_carry__4_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[20]\,
      I1 => \align_len_reg_n_2_[20]\,
      O => \end_addr_carry__4_i_4_n_2\
    );
\end_addr_carry__5\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__4_n_2\,
      CO(3) => \end_addr_carry__5_n_2\,
      CO(2) => \end_addr_carry__5_n_3\,
      CO(1) => \end_addr_carry__5_n_4\,
      CO(0) => \end_addr_carry__5_n_5\,
      CYINIT => '0',
      DI(3) => \start_addr_reg_n_2_[27]\,
      DI(2) => \start_addr_reg_n_2_[26]\,
      DI(1) => \start_addr_reg_n_2_[25]\,
      DI(0) => \start_addr_reg_n_2_[24]\,
      O(3 downto 0) => end_addr(27 downto 24),
      S(3) => \end_addr_carry__5_i_1_n_2\,
      S(2) => \end_addr_carry__5_i_2_n_2\,
      S(1) => \end_addr_carry__5_i_3_n_2\,
      S(0) => \end_addr_carry__5_i_4_n_2\
    );
\end_addr_carry__5_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[27]\,
      I1 => \align_len_reg_n_2_[27]\,
      O => \end_addr_carry__5_i_1_n_2\
    );
\end_addr_carry__5_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[26]\,
      I1 => \align_len_reg_n_2_[26]\,
      O => \end_addr_carry__5_i_2_n_2\
    );
\end_addr_carry__5_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[25]\,
      I1 => \align_len_reg_n_2_[25]\,
      O => \end_addr_carry__5_i_3_n_2\
    );
\end_addr_carry__5_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[24]\,
      I1 => \align_len_reg_n_2_[24]\,
      O => \end_addr_carry__5_i_4_n_2\
    );
\end_addr_carry__6\: unisim.vcomponents.CARRY4
     port map (
      CI => \end_addr_carry__5_n_2\,
      CO(3) => \NLW_end_addr_carry__6_CO_UNCONNECTED\(3),
      CO(2) => \end_addr_carry__6_n_3\,
      CO(1) => \end_addr_carry__6_n_4\,
      CO(0) => \end_addr_carry__6_n_5\,
      CYINIT => '0',
      DI(3) => '0',
      DI(2) => \start_addr_reg_n_2_[30]\,
      DI(1) => \start_addr_reg_n_2_[29]\,
      DI(0) => \start_addr_reg_n_2_[28]\,
      O(3 downto 0) => end_addr(31 downto 28),
      S(3) => \end_addr_carry__6_i_1_n_2\,
      S(2) => \end_addr_carry__6_i_2_n_2\,
      S(1) => \end_addr_carry__6_i_3_n_2\,
      S(0) => \end_addr_carry__6_i_4_n_2\
    );
\end_addr_carry__6_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \align_len_reg_n_2_[31]\,
      I1 => \start_addr_reg_n_2_[31]\,
      O => \end_addr_carry__6_i_1_n_2\
    );
\end_addr_carry__6_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[30]\,
      I1 => \align_len_reg_n_2_[30]\,
      O => \end_addr_carry__6_i_2_n_2\
    );
\end_addr_carry__6_i_3\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[29]\,
      I1 => \align_len_reg_n_2_[29]\,
      O => \end_addr_carry__6_i_3_n_2\
    );
\end_addr_carry__6_i_4\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[28]\,
      I1 => \align_len_reg_n_2_[28]\,
      O => \end_addr_carry__6_i_4_n_2\
    );
end_addr_carry_i_1: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[3]\,
      I1 => \align_len_reg_n_2_[3]\,
      O => end_addr_carry_i_1_n_2
    );
end_addr_carry_i_2: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[2]\,
      I1 => \align_len_reg_n_2_[2]\,
      O => end_addr_carry_i_2_n_2
    );
end_addr_carry_i_3: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[1]\,
      I1 => \align_len_reg_n_2_[1]\,
      O => end_addr_carry_i_3_n_2
    );
end_addr_carry_i_4: unisim.vcomponents.LUT2
    generic map(
      INIT => X"6"
    )
        port map (
      I0 => \start_addr_reg_n_2_[0]\,
      I1 => \align_len_reg_n_2_[0]\,
      O => end_addr_carry_i_4_n_2
    );
fifo_resp: entity work.\design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized1\
     port map (
      CO(0) => last_sect,
      D(19) => fifo_resp_n_5,
      D(18) => fifo_resp_n_6,
      D(17) => fifo_resp_n_7,
      D(16) => fifo_resp_n_8,
      D(15) => fifo_resp_n_9,
      D(14) => fifo_resp_n_10,
      D(13) => fifo_resp_n_11,
      D(12) => fifo_resp_n_12,
      D(11) => fifo_resp_n_13,
      D(10) => fifo_resp_n_14,
      D(9) => fifo_resp_n_15,
      D(8) => fifo_resp_n_16,
      D(7) => fifo_resp_n_17,
      D(6) => fifo_resp_n_18,
      D(5) => fifo_resp_n_19,
      D(4) => fifo_resp_n_20,
      D(3) => fifo_resp_n_21,
      D(2) => fifo_resp_n_22,
      D(1) => fifo_resp_n_23,
      D(0) => fifo_resp_n_24,
      E(0) => last_sect_buf,
      Q(19) => \start_addr_reg_n_2_[31]\,
      Q(18) => \start_addr_reg_n_2_[30]\,
      Q(17) => \start_addr_reg_n_2_[29]\,
      Q(16) => \start_addr_reg_n_2_[28]\,
      Q(15) => \start_addr_reg_n_2_[27]\,
      Q(14) => \start_addr_reg_n_2_[26]\,
      Q(13) => \start_addr_reg_n_2_[25]\,
      Q(12) => \start_addr_reg_n_2_[24]\,
      Q(11) => \start_addr_reg_n_2_[23]\,
      Q(10) => \start_addr_reg_n_2_[22]\,
      Q(9) => \start_addr_reg_n_2_[21]\,
      Q(8) => \start_addr_reg_n_2_[20]\,
      Q(7) => \start_addr_reg_n_2_[19]\,
      Q(6) => \start_addr_reg_n_2_[18]\,
      Q(5) => \start_addr_reg_n_2_[17]\,
      Q(4) => \start_addr_reg_n_2_[16]\,
      Q(3) => \start_addr_reg_n_2_[15]\,
      Q(2) => \start_addr_reg_n_2_[14]\,
      Q(1) => \start_addr_reg_n_2_[13]\,
      Q(0) => \start_addr_reg_n_2_[12]\,
      SR(0) => SR(0),
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \beat_len_buf_reg[9]\(9 downto 0) => beat_len_buf(9 downto 0),
      \could_multi_bursts.AWVALID_Dummy_reg\ => fifo_resp_n_2,
      \could_multi_bursts.AWVALID_Dummy_reg_0\ => \^awvalid_dummy\,
      \could_multi_bursts.last_sect_buf_reg\ => fifo_resp_n_33,
      \could_multi_bursts.last_sect_buf_reg_0\ => \could_multi_bursts.last_sect_buf_reg_n_2\,
      \could_multi_bursts.loop_cnt_reg[5]\(0) => fifo_resp_n_28,
      \could_multi_bursts.next_loop\ => \could_multi_bursts.next_loop\,
      \could_multi_bursts.sect_handling_reg\ => fifo_resp_n_32,
      \could_multi_bursts.sect_handling_reg_0\ => \could_multi_bursts.sect_handling_reg_n_2\,
      empty_n_reg_0 => fifo_wreq_n_4,
      \end_addr_buf_reg[11]\(11) => \end_addr_buf_reg_n_2_[11]\,
      \end_addr_buf_reg[11]\(10) => \end_addr_buf_reg_n_2_[10]\,
      \end_addr_buf_reg[11]\(9) => \end_addr_buf_reg_n_2_[9]\,
      \end_addr_buf_reg[11]\(8) => \end_addr_buf_reg_n_2_[8]\,
      \end_addr_buf_reg[11]\(7) => \end_addr_buf_reg_n_2_[7]\,
      \end_addr_buf_reg[11]\(6) => \end_addr_buf_reg_n_2_[6]\,
      \end_addr_buf_reg[11]\(5) => \end_addr_buf_reg_n_2_[5]\,
      \end_addr_buf_reg[11]\(4) => \end_addr_buf_reg_n_2_[4]\,
      \end_addr_buf_reg[11]\(3) => \end_addr_buf_reg_n_2_[3]\,
      \end_addr_buf_reg[11]\(2) => \end_addr_buf_reg_n_2_[2]\,
      \end_addr_buf_reg[11]\(1) => \end_addr_buf_reg_n_2_[1]\,
      \end_addr_buf_reg[11]\(0) => \end_addr_buf_reg_n_2_[0]\,
      fifo_burst_ready => fifo_burst_ready,
      fifo_wreq_valid => fifo_wreq_valid,
      fifo_wreq_valid_buf_reg => fifo_wreq_valid_buf_reg_n_2,
      full_n_reg_0 => \^m_axi_ddr_bready\,
      \in\(0) => invalid_len_event_reg2,
      m_axi_ddr_BVALID => m_axi_ddr_BVALID,
      next_resp => next_resp,
      next_resp0 => next_resp0,
      next_wreq => next_wreq,
      push => push_0,
      push_0 => push,
      \q_reg[0]_0\ => fifo_resp_n_34,
      \sect_addr_buf_reg[1]\(0) => fifo_resp_n_36,
      sect_cnt0(18 downto 0) => sect_cnt0(19 downto 1),
      \sect_cnt_reg[0]\(0) => \sect_cnt_reg_n_2_[0]\,
      \sect_end_buf_reg[0]\ => fifo_resp_n_49,
      \sect_end_buf_reg[0]_0\ => \sect_end_buf_reg_n_2_[0]\,
      \sect_end_buf_reg[1]\ => fifo_resp_n_27,
      \sect_end_buf_reg[1]_0\ => fifo_resp_n_48,
      \sect_end_buf_reg[1]_1\ => \sect_end_buf_reg_n_2_[1]\,
      \sect_len_buf_reg[0]\ => fifo_resp_n_47,
      \sect_len_buf_reg[1]\ => fifo_resp_n_46,
      \sect_len_buf_reg[2]\ => fifo_resp_n_45,
      \sect_len_buf_reg[3]\ => fifo_resp_n_37,
      \sect_len_buf_reg[3]_0\ => fifo_resp_n_44,
      \sect_len_buf_reg[4]\ => fifo_resp_n_43,
      \sect_len_buf_reg[5]\ => fifo_resp_n_42,
      \sect_len_buf_reg[6]\ => fifo_resp_n_41,
      \sect_len_buf_reg[7]\ => fifo_resp_n_40,
      \sect_len_buf_reg[7]_0\ => \bus_wide_gen.fifo_burst_n_17\,
      \sect_len_buf_reg[8]\ => fifo_resp_n_39,
      \sect_len_buf_reg[9]\ => fifo_resp_n_38,
      \start_addr_buf_reg[11]\(9) => \start_addr_buf_reg_n_2_[11]\,
      \start_addr_buf_reg[11]\(8) => \start_addr_buf_reg_n_2_[10]\,
      \start_addr_buf_reg[11]\(7) => \start_addr_buf_reg_n_2_[9]\,
      \start_addr_buf_reg[11]\(6) => \start_addr_buf_reg_n_2_[8]\,
      \start_addr_buf_reg[11]\(5) => \start_addr_buf_reg_n_2_[7]\,
      \start_addr_buf_reg[11]\(4) => \start_addr_buf_reg_n_2_[6]\,
      \start_addr_buf_reg[11]\(3) => \start_addr_buf_reg_n_2_[5]\,
      \start_addr_buf_reg[11]\(2) => \start_addr_buf_reg_n_2_[4]\,
      \start_addr_buf_reg[11]\(1) => \start_addr_buf_reg_n_2_[3]\,
      \start_addr_buf_reg[11]\(0) => \start_addr_buf_reg_n_2_[2]\,
      \start_addr_buf_reg[31]\(0) => first_sect,
      \start_addr_reg[0]\(0) => fifo_resp_n_35,
      \throttl_cnt_reg[5]\ => \throttl_cnt_reg[5]\,
      wreq_handling_reg => fifo_resp_n_31,
      wreq_handling_reg_0 => wreq_handling_reg_n_2
    );
fifo_resp_to_user: entity work.\design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized2\
     port map (
      SR(0) => SR(0),
      \ap_CS_fsm_reg[13]\(1) => \ap_CS_fsm_reg[13]\(2),
      \ap_CS_fsm_reg[13]\(0) => \ap_CS_fsm_reg[13]\(0),
      \ap_CS_fsm_reg[13]_0\(2 downto 1) => \ap_CS_fsm_reg[13]_0\(6 downto 5),
      \ap_CS_fsm_reg[13]_0\(0) => \ap_CS_fsm_reg[13]_0\(0),
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      empty_n_reg_0 => empty_n_reg,
      m_axi_ddr_BREADY => \^m_axi_ddr_bready\,
      push => push
    );
fifo_wreq: entity work.\design_1_copyMem_0_0_copyMem_ddr_m_axi_fifo__parameterized0\
     port map (
      D(0) => align_len0(0),
      E(0) => fifo_wreq_n_107,
      Q(0) => rs2f_wreq_valid,
      S(2) => fifo_wreq_n_68,
      S(1) => fifo_wreq_n_69,
      S(0) => fifo_wreq_n_70,
      SR(0) => SR(0),
      \align_len_reg[12]\(3) => fifo_wreq_n_87,
      \align_len_reg[12]\(2) => fifo_wreq_n_88,
      \align_len_reg[12]\(1) => fifo_wreq_n_89,
      \align_len_reg[12]\(0) => fifo_wreq_n_90,
      \align_len_reg[16]\(3) => fifo_wreq_n_83,
      \align_len_reg[16]\(2) => fifo_wreq_n_84,
      \align_len_reg[16]\(1) => fifo_wreq_n_85,
      \align_len_reg[16]\(0) => fifo_wreq_n_86,
      \align_len_reg[20]\(3) => fifo_wreq_n_79,
      \align_len_reg[20]\(2) => fifo_wreq_n_80,
      \align_len_reg[20]\(1) => fifo_wreq_n_81,
      \align_len_reg[20]\(0) => fifo_wreq_n_82,
      \align_len_reg[24]\(3) => fifo_wreq_n_75,
      \align_len_reg[24]\(2) => fifo_wreq_n_76,
      \align_len_reg[24]\(1) => fifo_wreq_n_77,
      \align_len_reg[24]\(0) => fifo_wreq_n_78,
      \align_len_reg[28]\(3) => fifo_wreq_n_71,
      \align_len_reg[28]\(2) => fifo_wreq_n_72,
      \align_len_reg[28]\(1) => fifo_wreq_n_73,
      \align_len_reg[28]\(0) => fifo_wreq_n_74,
      \align_len_reg[31]\(62 downto 32) => fifo_wreq_data(62 downto 32),
      \align_len_reg[31]\(31) => fifo_wreq_n_36,
      \align_len_reg[31]\(30) => fifo_wreq_n_37,
      \align_len_reg[31]\(29) => fifo_wreq_n_38,
      \align_len_reg[31]\(28) => fifo_wreq_n_39,
      \align_len_reg[31]\(27) => fifo_wreq_n_40,
      \align_len_reg[31]\(26) => fifo_wreq_n_41,
      \align_len_reg[31]\(25) => fifo_wreq_n_42,
      \align_len_reg[31]\(24) => fifo_wreq_n_43,
      \align_len_reg[31]\(23) => fifo_wreq_n_44,
      \align_len_reg[31]\(22) => fifo_wreq_n_45,
      \align_len_reg[31]\(21) => fifo_wreq_n_46,
      \align_len_reg[31]\(20) => fifo_wreq_n_47,
      \align_len_reg[31]\(19) => fifo_wreq_n_48,
      \align_len_reg[31]\(18) => fifo_wreq_n_49,
      \align_len_reg[31]\(17) => fifo_wreq_n_50,
      \align_len_reg[31]\(16) => fifo_wreq_n_51,
      \align_len_reg[31]\(15) => fifo_wreq_n_52,
      \align_len_reg[31]\(14) => fifo_wreq_n_53,
      \align_len_reg[31]\(13) => fifo_wreq_n_54,
      \align_len_reg[31]\(12) => fifo_wreq_n_55,
      \align_len_reg[31]\(11) => fifo_wreq_n_56,
      \align_len_reg[31]\(10) => fifo_wreq_n_57,
      \align_len_reg[31]\(9) => fifo_wreq_n_58,
      \align_len_reg[31]\(8) => fifo_wreq_n_59,
      \align_len_reg[31]\(7) => fifo_wreq_n_60,
      \align_len_reg[31]\(6) => fifo_wreq_n_61,
      \align_len_reg[31]\(5) => fifo_wreq_n_62,
      \align_len_reg[31]\(4) => fifo_wreq_n_63,
      \align_len_reg[31]\(3) => fifo_wreq_n_64,
      \align_len_reg[31]\(2) => fifo_wreq_n_65,
      \align_len_reg[31]\(1) => fifo_wreq_n_66,
      \align_len_reg[31]\(0) => fifo_wreq_n_67,
      \align_len_reg[31]_0\(0) => fifo_wreq_n_109,
      \align_len_reg[4]\(3) => fifo_wreq_n_95,
      \align_len_reg[4]\(2) => fifo_wreq_n_96,
      \align_len_reg[4]\(1) => fifo_wreq_n_97,
      \align_len_reg[4]\(0) => fifo_wreq_n_98,
      \align_len_reg[8]\(3) => fifo_wreq_n_91,
      \align_len_reg[8]\(2) => fifo_wreq_n_92,
      \align_len_reg[8]\(1) => fifo_wreq_n_93,
      \align_len_reg[8]\(0) => fifo_wreq_n_94,
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      \could_multi_bursts.sect_handling_reg\ => fifo_resp_n_27,
      \data_p1_reg[63]\(63 downto 0) => rs2f_wreq_data(63 downto 0),
      \end_addr_buf_reg[31]\ => fifo_wreq_n_4,
      \end_addr_buf_reg[31]_0\(19 downto 0) => p_0_in0_in(19 downto 0),
      fifo_wreq_valid => fifo_wreq_valid,
      fifo_wreq_valid_buf_reg => fifo_wreq_valid_buf_reg_n_2,
      invalid_len_event_reg => fifo_wreq_n_108,
      rs2f_wreq_ack => rs2f_wreq_ack,
      \sect_cnt_reg[19]\(19) => \sect_cnt_reg_n_2_[19]\,
      \sect_cnt_reg[19]\(18) => \sect_cnt_reg_n_2_[18]\,
      \sect_cnt_reg[19]\(17) => \sect_cnt_reg_n_2_[17]\,
      \sect_cnt_reg[19]\(16) => \sect_cnt_reg_n_2_[16]\,
      \sect_cnt_reg[19]\(15) => \sect_cnt_reg_n_2_[15]\,
      \sect_cnt_reg[19]\(14) => \sect_cnt_reg_n_2_[14]\,
      \sect_cnt_reg[19]\(13) => \sect_cnt_reg_n_2_[13]\,
      \sect_cnt_reg[19]\(12) => \sect_cnt_reg_n_2_[12]\,
      \sect_cnt_reg[19]\(11) => \sect_cnt_reg_n_2_[11]\,
      \sect_cnt_reg[19]\(10) => \sect_cnt_reg_n_2_[10]\,
      \sect_cnt_reg[19]\(9) => \sect_cnt_reg_n_2_[9]\,
      \sect_cnt_reg[19]\(8) => \sect_cnt_reg_n_2_[8]\,
      \sect_cnt_reg[19]\(7) => \sect_cnt_reg_n_2_[7]\,
      \sect_cnt_reg[19]\(6) => \sect_cnt_reg_n_2_[6]\,
      \sect_cnt_reg[19]\(5) => \sect_cnt_reg_n_2_[5]\,
      \sect_cnt_reg[19]\(4) => \sect_cnt_reg_n_2_[4]\,
      \sect_cnt_reg[19]\(3) => \sect_cnt_reg_n_2_[3]\,
      \sect_cnt_reg[19]\(2) => \sect_cnt_reg_n_2_[2]\,
      \sect_cnt_reg[19]\(1) => \sect_cnt_reg_n_2_[1]\,
      \sect_cnt_reg[19]\(0) => \sect_cnt_reg_n_2_[0]\,
      \sect_len_buf_reg[9]\(3) => fifo_wreq_n_100,
      \sect_len_buf_reg[9]\(2) => fifo_wreq_n_101,
      \sect_len_buf_reg[9]\(1) => fifo_wreq_n_102,
      \sect_len_buf_reg[9]\(0) => fifo_wreq_n_103,
      \sect_len_buf_reg[9]_0\(2) => fifo_wreq_n_104,
      \sect_len_buf_reg[9]_0\(1) => fifo_wreq_n_105,
      \sect_len_buf_reg[9]_0\(0) => fifo_wreq_n_106,
      wreq_handling_reg => fifo_resp_n_34,
      wreq_handling_reg_0 => wreq_handling_reg_n_2,
      wreq_handling_reg_1(0) => fifo_resp_n_35
    );
fifo_wreq_valid_buf_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_valid,
      Q => fifo_wreq_valid_buf_reg_n_2,
      R => SR(0)
    );
first_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => first_sect_carry_n_2,
      CO(2) => first_sect_carry_n_3,
      CO(1) => first_sect_carry_n_4,
      CO(0) => first_sect_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_first_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => first_sect_carry_i_1_n_2,
      S(2) => first_sect_carry_i_2_n_2,
      S(1) => first_sect_carry_i_3_n_2,
      S(0) => first_sect_carry_i_4_n_2
    );
\first_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => first_sect_carry_n_2,
      CO(3) => \NLW_first_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => first_sect,
      CO(1) => \first_sect_carry__0_n_4\,
      CO(0) => \first_sect_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_first_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => \first_sect_carry__0_i_1_n_2\,
      S(1) => \first_sect_carry__0_i_2_n_2\,
      S(0) => \first_sect_carry__0_i_3_n_2\
    );
\first_sect_carry__0_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"9009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[31]\,
      I1 => \sect_cnt_reg_n_2_[19]\,
      I2 => \start_addr_buf_reg_n_2_[30]\,
      I3 => \sect_cnt_reg_n_2_[18]\,
      O => \first_sect_carry__0_i_1_n_2\
    );
\first_sect_carry__0_i_2\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_2_[17]\,
      I1 => \start_addr_buf_reg_n_2_[29]\,
      I2 => \sect_cnt_reg_n_2_[15]\,
      I3 => \start_addr_buf_reg_n_2_[27]\,
      I4 => \start_addr_buf_reg_n_2_[28]\,
      I5 => \sect_cnt_reg_n_2_[16]\,
      O => \first_sect_carry__0_i_2_n_2\
    );
\first_sect_carry__0_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[26]\,
      I1 => \sect_cnt_reg_n_2_[14]\,
      I2 => \sect_cnt_reg_n_2_[13]\,
      I3 => \start_addr_buf_reg_n_2_[25]\,
      I4 => \sect_cnt_reg_n_2_[12]\,
      I5 => \start_addr_buf_reg_n_2_[24]\,
      O => \first_sect_carry__0_i_3_n_2\
    );
first_sect_carry_i_1: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[23]\,
      I1 => \sect_cnt_reg_n_2_[11]\,
      I2 => \sect_cnt_reg_n_2_[10]\,
      I3 => \start_addr_buf_reg_n_2_[22]\,
      I4 => \sect_cnt_reg_n_2_[9]\,
      I5 => \start_addr_buf_reg_n_2_[21]\,
      O => first_sect_carry_i_1_n_2
    );
first_sect_carry_i_2: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \sect_cnt_reg_n_2_[8]\,
      I1 => \start_addr_buf_reg_n_2_[20]\,
      I2 => \sect_cnt_reg_n_2_[6]\,
      I3 => \start_addr_buf_reg_n_2_[18]\,
      I4 => \start_addr_buf_reg_n_2_[19]\,
      I5 => \sect_cnt_reg_n_2_[7]\,
      O => first_sect_carry_i_2_n_2
    );
first_sect_carry_i_3: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[17]\,
      I1 => \sect_cnt_reg_n_2_[5]\,
      I2 => \sect_cnt_reg_n_2_[3]\,
      I3 => \start_addr_buf_reg_n_2_[15]\,
      I4 => \sect_cnt_reg_n_2_[4]\,
      I5 => \start_addr_buf_reg_n_2_[16]\,
      O => first_sect_carry_i_3_n_2
    );
first_sect_carry_i_4: unisim.vcomponents.LUT6
    generic map(
      INIT => X"9009000000009009"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[14]\,
      I1 => \sect_cnt_reg_n_2_[2]\,
      I2 => \sect_cnt_reg_n_2_[0]\,
      I3 => \start_addr_buf_reg_n_2_[12]\,
      I4 => \sect_cnt_reg_n_2_[1]\,
      I5 => \start_addr_buf_reg_n_2_[13]\,
      O => first_sect_carry_i_4_n_2
    );
invalid_len_event_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => fifo_wreq_n_108,
      Q => invalid_len_event,
      R => SR(0)
    );
invalid_len_event_reg1_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => invalid_len_event,
      Q => invalid_len_event_reg1,
      R => SR(0)
    );
invalid_len_event_reg2_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => invalid_len_event_reg1,
      Q => invalid_len_event_reg2,
      R => SR(0)
    );
last_sect_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => last_sect_carry_n_2,
      CO(2) => last_sect_carry_n_3,
      CO(1) => last_sect_carry_n_4,
      CO(0) => last_sect_carry_n_5,
      CYINIT => '1',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => NLW_last_sect_carry_O_UNCONNECTED(3 downto 0),
      S(3) => fifo_wreq_n_100,
      S(2) => fifo_wreq_n_101,
      S(1) => fifo_wreq_n_102,
      S(0) => fifo_wreq_n_103
    );
\last_sect_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => last_sect_carry_n_2,
      CO(3) => \NLW_last_sect_carry__0_CO_UNCONNECTED\(3),
      CO(2) => last_sect,
      CO(1) => \last_sect_carry__0_n_4\,
      CO(0) => \last_sect_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => \NLW_last_sect_carry__0_O_UNCONNECTED\(3 downto 0),
      S(3) => '0',
      S(2) => fifo_wreq_n_104,
      S(1) => fifo_wreq_n_105,
      S(0) => fifo_wreq_n_106
    );
next_resp_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => next_resp0,
      Q => next_resp,
      R => SR(0)
    );
p_0_out_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => p_0_out_carry_n_2,
      CO(2) => p_0_out_carry_n_3,
      CO(1) => p_0_out_carry_n_4,
      CO(0) => p_0_out_carry_n_5,
      CYINIT => usedw_reg(0),
      DI(3 downto 1) => usedw_reg(3 downto 1),
      DI(0) => buff_wdata_n_13,
      O(3) => p_0_out_carry_n_6,
      O(2) => p_0_out_carry_n_7,
      O(1) => p_0_out_carry_n_8,
      O(0) => p_0_out_carry_n_9,
      S(3) => buff_wdata_n_15,
      S(2) => buff_wdata_n_16,
      S(1) => buff_wdata_n_17,
      S(0) => buff_wdata_n_18
    );
\p_0_out_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => p_0_out_carry_n_2,
      CO(3 downto 2) => \NLW_p_0_out_carry__0_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \p_0_out_carry__0_n_4\,
      CO(0) => \p_0_out_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 2) => B"00",
      DI(1 downto 0) => usedw_reg(5 downto 4),
      O(3) => \NLW_p_0_out_carry__0_O_UNCONNECTED\(3),
      O(2) => \p_0_out_carry__0_n_7\,
      O(1) => \p_0_out_carry__0_n_8\,
      O(0) => \p_0_out_carry__0_n_9\,
      S(3) => '0',
      S(2) => buff_wdata_n_21,
      S(1) => buff_wdata_n_22,
      S(0) => buff_wdata_n_23
    );
rs_wreq: entity work.design_1_copyMem_0_0_copyMem_ddr_m_axi_reg_slice
     port map (
      Q(0) => rs2f_wreq_valid,
      SR(0) => SR(0),
      \ap_CS_fsm_reg[1]\(0) => \ap_CS_fsm_reg[13]_0\(1),
      ap_clk => ap_clk,
      ap_reg_ioackin_ddr_AWREADY_reg => ap_reg_ioackin_ddr_AWREADY_reg,
      \bytes_read_reg_150_reg[31]\(63 downto 0) => \bytes_read_reg_150_reg[31]\(63 downto 0),
      \data_p2_reg[0]_0\ => ddr_AWREADY,
      \q_reg[63]\(63 downto 0) => rs2f_wreq_data(63 downto 0),
      rs2f_wreq_ack => rs2f_wreq_ack
    );
\sect_addr_buf[0]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[0]\,
      O => sect_addr(0)
    );
\sect_addr_buf[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[10]\,
      O => sect_addr(10)
    );
\sect_addr_buf[11]_i_2\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[11]\,
      O => sect_addr(11)
    );
\sect_addr_buf[12]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[12]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[0]\,
      O => sect_addr(12)
    );
\sect_addr_buf[13]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[13]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[1]\,
      O => sect_addr(13)
    );
\sect_addr_buf[14]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[14]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[2]\,
      O => sect_addr(14)
    );
\sect_addr_buf[15]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[15]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[3]\,
      O => sect_addr(15)
    );
\sect_addr_buf[16]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[16]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[4]\,
      O => sect_addr(16)
    );
\sect_addr_buf[17]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[17]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[5]\,
      O => sect_addr(17)
    );
\sect_addr_buf[18]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[18]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[6]\,
      O => sect_addr(18)
    );
\sect_addr_buf[19]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[19]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[7]\,
      O => sect_addr(19)
    );
\sect_addr_buf[1]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[1]\,
      O => sect_addr(1)
    );
\sect_addr_buf[20]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[20]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[8]\,
      O => sect_addr(20)
    );
\sect_addr_buf[21]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[21]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[9]\,
      O => sect_addr(21)
    );
\sect_addr_buf[22]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[22]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[10]\,
      O => sect_addr(22)
    );
\sect_addr_buf[23]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[23]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[11]\,
      O => sect_addr(23)
    );
\sect_addr_buf[24]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[24]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[12]\,
      O => sect_addr(24)
    );
\sect_addr_buf[25]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[25]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[13]\,
      O => sect_addr(25)
    );
\sect_addr_buf[26]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[26]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[14]\,
      O => sect_addr(26)
    );
\sect_addr_buf[27]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[27]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[15]\,
      O => sect_addr(27)
    );
\sect_addr_buf[28]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[28]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[16]\,
      O => sect_addr(28)
    );
\sect_addr_buf[29]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[29]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[17]\,
      O => sect_addr(29)
    );
\sect_addr_buf[2]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[2]\,
      O => sect_addr(2)
    );
\sect_addr_buf[30]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[30]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[18]\,
      O => sect_addr(30)
    );
\sect_addr_buf[31]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"B8"
    )
        port map (
      I0 => \start_addr_buf_reg_n_2_[31]\,
      I1 => first_sect,
      I2 => \sect_cnt_reg_n_2_[19]\,
      O => sect_addr(31)
    );
\sect_addr_buf[3]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[3]\,
      O => sect_addr(3)
    );
\sect_addr_buf[4]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[4]\,
      O => sect_addr(4)
    );
\sect_addr_buf[5]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[5]\,
      O => sect_addr(5)
    );
\sect_addr_buf[6]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[6]\,
      O => sect_addr(6)
    );
\sect_addr_buf[7]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[7]\,
      O => sect_addr(7)
    );
\sect_addr_buf[8]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[8]\,
      O => sect_addr(8)
    );
\sect_addr_buf[9]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => first_sect,
      I1 => \start_addr_buf_reg_n_2_[9]\,
      O => sect_addr(9)
    );
\sect_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(0),
      Q => \sect_addr_buf_reg_n_2_[0]\,
      R => fifo_resp_n_36
    );
\sect_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(10),
      Q => \sect_addr_buf_reg_n_2_[10]\,
      R => fifo_resp_n_36
    );
\sect_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(11),
      Q => \sect_addr_buf_reg_n_2_[11]\,
      R => fifo_resp_n_36
    );
\sect_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(12),
      Q => \sect_addr_buf_reg_n_2_[12]\,
      R => SR(0)
    );
\sect_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(13),
      Q => \sect_addr_buf_reg_n_2_[13]\,
      R => SR(0)
    );
\sect_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(14),
      Q => \sect_addr_buf_reg_n_2_[14]\,
      R => SR(0)
    );
\sect_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(15),
      Q => \sect_addr_buf_reg_n_2_[15]\,
      R => SR(0)
    );
\sect_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(16),
      Q => \sect_addr_buf_reg_n_2_[16]\,
      R => SR(0)
    );
\sect_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(17),
      Q => \sect_addr_buf_reg_n_2_[17]\,
      R => SR(0)
    );
\sect_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(18),
      Q => \sect_addr_buf_reg_n_2_[18]\,
      R => SR(0)
    );
\sect_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(19),
      Q => \sect_addr_buf_reg_n_2_[19]\,
      R => SR(0)
    );
\sect_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(1),
      Q => \sect_addr_buf_reg_n_2_[1]\,
      R => fifo_resp_n_36
    );
\sect_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(20),
      Q => \sect_addr_buf_reg_n_2_[20]\,
      R => SR(0)
    );
\sect_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(21),
      Q => \sect_addr_buf_reg_n_2_[21]\,
      R => SR(0)
    );
\sect_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(22),
      Q => \sect_addr_buf_reg_n_2_[22]\,
      R => SR(0)
    );
\sect_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(23),
      Q => \sect_addr_buf_reg_n_2_[23]\,
      R => SR(0)
    );
\sect_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(24),
      Q => \sect_addr_buf_reg_n_2_[24]\,
      R => SR(0)
    );
\sect_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(25),
      Q => \sect_addr_buf_reg_n_2_[25]\,
      R => SR(0)
    );
\sect_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(26),
      Q => \sect_addr_buf_reg_n_2_[26]\,
      R => SR(0)
    );
\sect_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(27),
      Q => \sect_addr_buf_reg_n_2_[27]\,
      R => SR(0)
    );
\sect_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(28),
      Q => \sect_addr_buf_reg_n_2_[28]\,
      R => SR(0)
    );
\sect_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(29),
      Q => \sect_addr_buf_reg_n_2_[29]\,
      R => SR(0)
    );
\sect_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(2),
      Q => \sect_addr_buf_reg_n_2_[2]\,
      R => fifo_resp_n_36
    );
\sect_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(30),
      Q => \sect_addr_buf_reg_n_2_[30]\,
      R => SR(0)
    );
\sect_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(31),
      Q => \sect_addr_buf_reg_n_2_[31]\,
      R => SR(0)
    );
\sect_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(3),
      Q => \sect_addr_buf_reg_n_2_[3]\,
      R => fifo_resp_n_36
    );
\sect_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(4),
      Q => \sect_addr_buf_reg_n_2_[4]\,
      R => fifo_resp_n_36
    );
\sect_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(5),
      Q => \sect_addr_buf_reg_n_2_[5]\,
      R => fifo_resp_n_36
    );
\sect_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(6),
      Q => \sect_addr_buf_reg_n_2_[6]\,
      R => fifo_resp_n_36
    );
\sect_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(7),
      Q => \sect_addr_buf_reg_n_2_[7]\,
      R => fifo_resp_n_36
    );
\sect_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(8),
      Q => \sect_addr_buf_reg_n_2_[8]\,
      R => fifo_resp_n_36
    );
\sect_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => last_sect_buf,
      D => sect_addr(9),
      Q => \sect_addr_buf_reg_n_2_[9]\,
      R => fifo_resp_n_36
    );
sect_cnt0_carry: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => sect_cnt0_carry_n_2,
      CO(2) => sect_cnt0_carry_n_3,
      CO(1) => sect_cnt0_carry_n_4,
      CO(0) => sect_cnt0_carry_n_5,
      CYINIT => \sect_cnt_reg_n_2_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(4 downto 1),
      S(3) => \sect_cnt_reg_n_2_[4]\,
      S(2) => \sect_cnt_reg_n_2_[3]\,
      S(1) => \sect_cnt_reg_n_2_[2]\,
      S(0) => \sect_cnt_reg_n_2_[1]\
    );
\sect_cnt0_carry__0\: unisim.vcomponents.CARRY4
     port map (
      CI => sect_cnt0_carry_n_2,
      CO(3) => \sect_cnt0_carry__0_n_2\,
      CO(2) => \sect_cnt0_carry__0_n_3\,
      CO(1) => \sect_cnt0_carry__0_n_4\,
      CO(0) => \sect_cnt0_carry__0_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(8 downto 5),
      S(3) => \sect_cnt_reg_n_2_[8]\,
      S(2) => \sect_cnt_reg_n_2_[7]\,
      S(1) => \sect_cnt_reg_n_2_[6]\,
      S(0) => \sect_cnt_reg_n_2_[5]\
    );
\sect_cnt0_carry__1\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__0_n_2\,
      CO(3) => \sect_cnt0_carry__1_n_2\,
      CO(2) => \sect_cnt0_carry__1_n_3\,
      CO(1) => \sect_cnt0_carry__1_n_4\,
      CO(0) => \sect_cnt0_carry__1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(12 downto 9),
      S(3) => \sect_cnt_reg_n_2_[12]\,
      S(2) => \sect_cnt_reg_n_2_[11]\,
      S(1) => \sect_cnt_reg_n_2_[10]\,
      S(0) => \sect_cnt_reg_n_2_[9]\
    );
\sect_cnt0_carry__2\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__1_n_2\,
      CO(3) => \sect_cnt0_carry__2_n_2\,
      CO(2) => \sect_cnt0_carry__2_n_3\,
      CO(1) => \sect_cnt0_carry__2_n_4\,
      CO(0) => \sect_cnt0_carry__2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => sect_cnt0(16 downto 13),
      S(3) => \sect_cnt_reg_n_2_[16]\,
      S(2) => \sect_cnt_reg_n_2_[15]\,
      S(1) => \sect_cnt_reg_n_2_[14]\,
      S(0) => \sect_cnt_reg_n_2_[13]\
    );
\sect_cnt0_carry__3\: unisim.vcomponents.CARRY4
     port map (
      CI => \sect_cnt0_carry__2_n_2\,
      CO(3 downto 2) => \NLW_sect_cnt0_carry__3_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \sect_cnt0_carry__3_n_4\,
      CO(0) => \sect_cnt0_carry__3_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_sect_cnt0_carry__3_O_UNCONNECTED\(3),
      O(2 downto 0) => sect_cnt0(19 downto 17),
      S(3) => '0',
      S(2) => \sect_cnt_reg_n_2_[19]\,
      S(1) => \sect_cnt_reg_n_2_[18]\,
      S(0) => \sect_cnt_reg_n_2_[17]\
    );
\sect_cnt_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_107,
      D => fifo_resp_n_24,
      Q => \sect_cnt_reg_n_2_[0]\,
      R => SR(0)
    );
\sect_cnt_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_107,
      D => fifo_resp_n_14,
      Q => \sect_cnt_reg_n_2_[10]\,
      R => SR(0)
    );
\sect_cnt_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_107,
      D => fifo_resp_n_13,
      Q => \sect_cnt_reg_n_2_[11]\,
      R => SR(0)
    );
\sect_cnt_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_107,
      D => fifo_resp_n_12,
      Q => \sect_cnt_reg_n_2_[12]\,
      R => SR(0)
    );
\sect_cnt_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_107,
      D => fifo_resp_n_11,
      Q => \sect_cnt_reg_n_2_[13]\,
      R => SR(0)
    );
\sect_cnt_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_107,
      D => fifo_resp_n_10,
      Q => \sect_cnt_reg_n_2_[14]\,
      R => SR(0)
    );
\sect_cnt_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_107,
      D => fifo_resp_n_9,
      Q => \sect_cnt_reg_n_2_[15]\,
      R => SR(0)
    );
\sect_cnt_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_107,
      D => fifo_resp_n_8,
      Q => \sect_cnt_reg_n_2_[16]\,
      R => SR(0)
    );
\sect_cnt_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_107,
      D => fifo_resp_n_7,
      Q => \sect_cnt_reg_n_2_[17]\,
      R => SR(0)
    );
\sect_cnt_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_107,
      D => fifo_resp_n_6,
      Q => \sect_cnt_reg_n_2_[18]\,
      R => SR(0)
    );
\sect_cnt_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_107,
      D => fifo_resp_n_5,
      Q => \sect_cnt_reg_n_2_[19]\,
      R => SR(0)
    );
\sect_cnt_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_107,
      D => fifo_resp_n_23,
      Q => \sect_cnt_reg_n_2_[1]\,
      R => SR(0)
    );
\sect_cnt_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_107,
      D => fifo_resp_n_22,
      Q => \sect_cnt_reg_n_2_[2]\,
      R => SR(0)
    );
\sect_cnt_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_107,
      D => fifo_resp_n_21,
      Q => \sect_cnt_reg_n_2_[3]\,
      R => SR(0)
    );
\sect_cnt_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_107,
      D => fifo_resp_n_20,
      Q => \sect_cnt_reg_n_2_[4]\,
      R => SR(0)
    );
\sect_cnt_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_107,
      D => fifo_resp_n_19,
      Q => \sect_cnt_reg_n_2_[5]\,
      R => SR(0)
    );
\sect_cnt_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_107,
      D => fifo_resp_n_18,
      Q => \sect_cnt_reg_n_2_[6]\,
      R => SR(0)
    );
\sect_cnt_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_107,
      D => fifo_resp_n_17,
      Q => \sect_cnt_reg_n_2_[7]\,
      R => SR(0)
    );
\sect_cnt_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_107,
      D => fifo_resp_n_16,
      Q => \sect_cnt_reg_n_2_[8]\,
      R => SR(0)
    );
\sect_cnt_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_wreq_n_107,
      D => fifo_resp_n_15,
      Q => \sect_cnt_reg_n_2_[9]\,
      R => SR(0)
    );
\sect_end_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_49,
      Q => \sect_end_buf_reg_n_2_[0]\,
      R => SR(0)
    );
\sect_end_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_48,
      Q => \sect_end_buf_reg_n_2_[1]\,
      R => SR(0)
    );
\sect_len_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_37,
      D => fifo_resp_n_47,
      Q => \sect_len_buf_reg_n_2_[0]\,
      R => SR(0)
    );
\sect_len_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_37,
      D => fifo_resp_n_46,
      Q => \sect_len_buf_reg_n_2_[1]\,
      R => SR(0)
    );
\sect_len_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_37,
      D => fifo_resp_n_45,
      Q => \sect_len_buf_reg_n_2_[2]\,
      R => SR(0)
    );
\sect_len_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_37,
      D => fifo_resp_n_44,
      Q => \sect_len_buf_reg_n_2_[3]\,
      R => SR(0)
    );
\sect_len_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_37,
      D => fifo_resp_n_43,
      Q => \sect_len_buf_reg_n_2_[4]\,
      R => SR(0)
    );
\sect_len_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_37,
      D => fifo_resp_n_42,
      Q => \sect_len_buf_reg_n_2_[5]\,
      R => SR(0)
    );
\sect_len_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_37,
      D => fifo_resp_n_41,
      Q => \sect_len_buf_reg_n_2_[6]\,
      R => SR(0)
    );
\sect_len_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_37,
      D => fifo_resp_n_40,
      Q => \sect_len_buf_reg_n_2_[7]\,
      R => SR(0)
    );
\sect_len_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_37,
      D => fifo_resp_n_39,
      Q => \sect_len_buf_reg_n_2_[8]\,
      R => SR(0)
    );
\sect_len_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_37,
      D => fifo_resp_n_38,
      Q => \sect_len_buf_reg_n_2_[9]\,
      R => SR(0)
    );
\start_addr_buf_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[0]\,
      Q => \start_addr_buf_reg_n_2_[0]\,
      R => SR(0)
    );
\start_addr_buf_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[10]\,
      Q => \start_addr_buf_reg_n_2_[10]\,
      R => SR(0)
    );
\start_addr_buf_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[11]\,
      Q => \start_addr_buf_reg_n_2_[11]\,
      R => SR(0)
    );
\start_addr_buf_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[12]\,
      Q => \start_addr_buf_reg_n_2_[12]\,
      R => SR(0)
    );
\start_addr_buf_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[13]\,
      Q => \start_addr_buf_reg_n_2_[13]\,
      R => SR(0)
    );
\start_addr_buf_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[14]\,
      Q => \start_addr_buf_reg_n_2_[14]\,
      R => SR(0)
    );
\start_addr_buf_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[15]\,
      Q => \start_addr_buf_reg_n_2_[15]\,
      R => SR(0)
    );
\start_addr_buf_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[16]\,
      Q => \start_addr_buf_reg_n_2_[16]\,
      R => SR(0)
    );
\start_addr_buf_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[17]\,
      Q => \start_addr_buf_reg_n_2_[17]\,
      R => SR(0)
    );
\start_addr_buf_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[18]\,
      Q => \start_addr_buf_reg_n_2_[18]\,
      R => SR(0)
    );
\start_addr_buf_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[19]\,
      Q => \start_addr_buf_reg_n_2_[19]\,
      R => SR(0)
    );
\start_addr_buf_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[1]\,
      Q => \start_addr_buf_reg_n_2_[1]\,
      R => SR(0)
    );
\start_addr_buf_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[20]\,
      Q => \start_addr_buf_reg_n_2_[20]\,
      R => SR(0)
    );
\start_addr_buf_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[21]\,
      Q => \start_addr_buf_reg_n_2_[21]\,
      R => SR(0)
    );
\start_addr_buf_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[22]\,
      Q => \start_addr_buf_reg_n_2_[22]\,
      R => SR(0)
    );
\start_addr_buf_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[23]\,
      Q => \start_addr_buf_reg_n_2_[23]\,
      R => SR(0)
    );
\start_addr_buf_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[24]\,
      Q => \start_addr_buf_reg_n_2_[24]\,
      R => SR(0)
    );
\start_addr_buf_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[25]\,
      Q => \start_addr_buf_reg_n_2_[25]\,
      R => SR(0)
    );
\start_addr_buf_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[26]\,
      Q => \start_addr_buf_reg_n_2_[26]\,
      R => SR(0)
    );
\start_addr_buf_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[27]\,
      Q => \start_addr_buf_reg_n_2_[27]\,
      R => SR(0)
    );
\start_addr_buf_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[28]\,
      Q => \start_addr_buf_reg_n_2_[28]\,
      R => SR(0)
    );
\start_addr_buf_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[29]\,
      Q => \start_addr_buf_reg_n_2_[29]\,
      R => SR(0)
    );
\start_addr_buf_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[2]\,
      Q => \start_addr_buf_reg_n_2_[2]\,
      R => SR(0)
    );
\start_addr_buf_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[30]\,
      Q => \start_addr_buf_reg_n_2_[30]\,
      R => SR(0)
    );
\start_addr_buf_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[31]\,
      Q => \start_addr_buf_reg_n_2_[31]\,
      R => SR(0)
    );
\start_addr_buf_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[3]\,
      Q => \start_addr_buf_reg_n_2_[3]\,
      R => SR(0)
    );
\start_addr_buf_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[4]\,
      Q => \start_addr_buf_reg_n_2_[4]\,
      R => SR(0)
    );
\start_addr_buf_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[5]\,
      Q => \start_addr_buf_reg_n_2_[5]\,
      R => SR(0)
    );
\start_addr_buf_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[6]\,
      Q => \start_addr_buf_reg_n_2_[6]\,
      R => SR(0)
    );
\start_addr_buf_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[7]\,
      Q => \start_addr_buf_reg_n_2_[7]\,
      R => SR(0)
    );
\start_addr_buf_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[8]\,
      Q => \start_addr_buf_reg_n_2_[8]\,
      R => SR(0)
    );
\start_addr_buf_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => next_wreq,
      D => \start_addr_reg_n_2_[9]\,
      Q => \start_addr_buf_reg_n_2_[9]\,
      R => SR(0)
    );
\start_addr_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_67,
      Q => \start_addr_reg_n_2_[0]\,
      R => SR(0)
    );
\start_addr_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_57,
      Q => \start_addr_reg_n_2_[10]\,
      R => SR(0)
    );
\start_addr_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_56,
      Q => \start_addr_reg_n_2_[11]\,
      R => SR(0)
    );
\start_addr_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_55,
      Q => \start_addr_reg_n_2_[12]\,
      R => SR(0)
    );
\start_addr_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_54,
      Q => \start_addr_reg_n_2_[13]\,
      R => SR(0)
    );
\start_addr_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_53,
      Q => \start_addr_reg_n_2_[14]\,
      R => SR(0)
    );
\start_addr_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_52,
      Q => \start_addr_reg_n_2_[15]\,
      R => SR(0)
    );
\start_addr_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_51,
      Q => \start_addr_reg_n_2_[16]\,
      R => SR(0)
    );
\start_addr_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_50,
      Q => \start_addr_reg_n_2_[17]\,
      R => SR(0)
    );
\start_addr_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_49,
      Q => \start_addr_reg_n_2_[18]\,
      R => SR(0)
    );
\start_addr_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_48,
      Q => \start_addr_reg_n_2_[19]\,
      R => SR(0)
    );
\start_addr_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_66,
      Q => \start_addr_reg_n_2_[1]\,
      R => SR(0)
    );
\start_addr_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_47,
      Q => \start_addr_reg_n_2_[20]\,
      R => SR(0)
    );
\start_addr_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_46,
      Q => \start_addr_reg_n_2_[21]\,
      R => SR(0)
    );
\start_addr_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_45,
      Q => \start_addr_reg_n_2_[22]\,
      R => SR(0)
    );
\start_addr_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_44,
      Q => \start_addr_reg_n_2_[23]\,
      R => SR(0)
    );
\start_addr_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_43,
      Q => \start_addr_reg_n_2_[24]\,
      R => SR(0)
    );
\start_addr_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_42,
      Q => \start_addr_reg_n_2_[25]\,
      R => SR(0)
    );
\start_addr_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_41,
      Q => \start_addr_reg_n_2_[26]\,
      R => SR(0)
    );
\start_addr_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_40,
      Q => \start_addr_reg_n_2_[27]\,
      R => SR(0)
    );
\start_addr_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_39,
      Q => \start_addr_reg_n_2_[28]\,
      R => SR(0)
    );
\start_addr_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_38,
      Q => \start_addr_reg_n_2_[29]\,
      R => SR(0)
    );
\start_addr_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_65,
      Q => \start_addr_reg_n_2_[2]\,
      R => SR(0)
    );
\start_addr_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_37,
      Q => \start_addr_reg_n_2_[30]\,
      R => SR(0)
    );
\start_addr_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_36,
      Q => \start_addr_reg_n_2_[31]\,
      R => SR(0)
    );
\start_addr_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_64,
      Q => \start_addr_reg_n_2_[3]\,
      R => SR(0)
    );
\start_addr_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_63,
      Q => \start_addr_reg_n_2_[4]\,
      R => SR(0)
    );
\start_addr_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_62,
      Q => \start_addr_reg_n_2_[5]\,
      R => SR(0)
    );
\start_addr_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_61,
      Q => \start_addr_reg_n_2_[6]\,
      R => SR(0)
    );
\start_addr_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_60,
      Q => \start_addr_reg_n_2_[7]\,
      R => SR(0)
    );
\start_addr_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_59,
      Q => \start_addr_reg_n_2_[8]\,
      R => SR(0)
    );
\start_addr_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => fifo_resp_n_35,
      D => fifo_wreq_n_58,
      Q => \start_addr_reg_n_2_[9]\,
      R => SR(0)
    );
\throttl_cnt[0]_i_1\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"8B"
    )
        port map (
      I0 => \^m_axi_ddr_awlen[3]\(0),
      I1 => \^throttl_cnt_reg[0]_0\,
      I2 => \throttl_cnt_reg[1]\(0),
      O => D(0)
    );
\throttl_cnt[1]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"B88B"
    )
        port map (
      I0 => \^m_axi_ddr_awlen[3]\(1),
      I1 => \^throttl_cnt_reg[0]_0\,
      I2 => \throttl_cnt_reg[1]\(0),
      I3 => \throttl_cnt_reg[1]\(1),
      O => D(1)
    );
\throttl_cnt[7]_i_1\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"EAAA"
    )
        port map (
      I0 => \^throttl_cnt_reg[0]_0\,
      I1 => \^m_axi_ddr_wvalid\,
      I2 => m_axi_ddr_WREADY,
      I3 => \throttl_cnt_reg[6]\,
      O => \throttl_cnt_reg[0]\(0)
    );
\throttl_cnt[7]_i_3\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"8888888888888880"
    )
        port map (
      I0 => \throttl_cnt_reg[5]\,
      I1 => \^awvalid_dummy\,
      I2 => \^m_axi_ddr_awlen[3]\(1),
      I3 => \^m_axi_ddr_awlen[3]\(0),
      I4 => \^m_axi_ddr_awlen[3]\(3),
      I5 => \^m_axi_ddr_awlen[3]\(2),
      O => \^throttl_cnt_reg[0]_0\
    );
wreq_handling_reg: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => '1',
      D => fifo_resp_n_31,
      Q => wreq_handling_reg_n_2,
      R => SR(0)
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_copyMem_0_0_copyMem_ddr_m_axi is
  port (
    ap_rst_n_inv : out STD_LOGIC;
    m_axi_ddr_RREADY : out STD_LOGIC;
    m_axi_ddr_BREADY : out STD_LOGIC;
    ddr_BVALID : out STD_LOGIC;
    m_axi_ddr_WVALID : out STD_LOGIC;
    m_axi_ddr_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ddr_WLAST : out STD_LOGIC;
    m_axi_ddr_ARVALID : out STD_LOGIC;
    \ap_CS_fsm_reg[13]\ : out STD_LOGIC_VECTOR ( 4 downto 0 );
    ap_done : out STD_LOGIC;
    E : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_ddr_AWVALID : out STD_LOGIC;
    \m_axi_ddr_AWLEN[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    SR : out STD_LOGIC_VECTOR ( 0 to 0 );
    CO : out STD_LOGIC_VECTOR ( 0 to 0 );
    ddr_RREADY : out STD_LOGIC;
    \i_1_reg_176_reg[0]\ : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_ddr_AWADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    m_axi_ddr_ARADDR : out STD_LOGIC_VECTOR ( 29 downto 0 );
    ap_reg_ioackin_ddr_AWREADY_reg : out STD_LOGIC;
    ap_reg_ioackin_ddr_ARREADY_reg : out STD_LOGIC;
    \m_axi_ddr_ARLEN[3]\ : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ddr_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    \ddr_addr_read_reg_181_reg[7]\ : out STD_LOGIC_VECTOR ( 7 downto 0 );
    ap_clk : in STD_LOGIC;
    Q : in STD_LOGIC_VECTOR ( 7 downto 0 );
    \ap_CS_fsm_reg[13]_0\ : in STD_LOGIC_VECTOR ( 6 downto 0 );
    D : in STD_LOGIC_VECTOR ( 32 downto 0 );
    m_axi_ddr_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ddr_RVALID : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_ddr_ARREADY : in STD_LOGIC;
    ap_start : in STD_LOGIC;
    m_axi_ddr_WREADY : in STD_LOGIC;
    m_axi_ddr_AWREADY : in STD_LOGIC;
    ap_reg_ioackin_ddr_AWREADY_reg_0 : in STD_LOGIC;
    m_axi_ddr_BVALID : in STD_LOGIC;
    ap_reg_ioackin_ddr_ARREADY_reg_0 : in STD_LOGIC;
    \i_reg_104_reg[63]\ : in STD_LOGIC_VECTOR ( 63 downto 0 );
    bytes_read_reg_150 : in STD_LOGIC_VECTOR ( 63 downto 0 );
    \ddr_addr_1_reg_161_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 );
    \ddr_addr_reg_155_reg[31]\ : in STD_LOGIC_VECTOR ( 31 downto 0 )
  );
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_copyMem_0_0_copyMem_ddr_m_axi : entity is "copyMem_ddr_m_axi";
end design_1_copyMem_0_0_copyMem_ddr_m_axi;

architecture STRUCTURE of design_1_copyMem_0_0_copyMem_ddr_m_axi is
  signal AWVALID_Dummy : STD_LOGIC;
  signal \^co\ : STD_LOGIC_VECTOR ( 0 to 0 );
  signal \^ap_rst_n_inv\ : STD_LOGIC;
  signal bus_read_n_7 : STD_LOGIC;
  signal bus_write_n_18 : STD_LOGIC;
  signal bus_write_n_19 : STD_LOGIC;
  signal ddr_AWREADY : STD_LOGIC;
  signal ddr_WREADY : STD_LOGIC;
  signal \^m_axi_ddr_awlen[3]\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_0_in : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal throttl_cnt_reg : STD_LOGIC_VECTOR ( 1 downto 0 );
  signal wreq_throttl_n_5 : STD_LOGIC;
  signal wreq_throttl_n_6 : STD_LOGIC;
begin
  CO(0) <= \^co\(0);
  ap_rst_n_inv <= \^ap_rst_n_inv\;
  \m_axi_ddr_AWLEN[3]\(3 downto 0) <= \^m_axi_ddr_awlen[3]\(3 downto 0);
bus_read: entity work.design_1_copyMem_0_0_copyMem_ddr_m_axi_read
     port map (
      CO(0) => \^co\(0),
      D(32 downto 0) => D(32 downto 0),
      Q(0) => bus_read_n_7,
      SR(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[9]\(1) => \ap_CS_fsm_reg[13]\(3),
      \ap_CS_fsm_reg[9]\(0) => \ap_CS_fsm_reg[13]\(1),
      \ap_CS_fsm_reg[9]_0\(2 downto 1) => \ap_CS_fsm_reg[13]_0\(4 downto 3),
      \ap_CS_fsm_reg[9]_0\(0) => \ap_CS_fsm_reg[13]_0\(1),
      ap_clk => ap_clk,
      ap_reg_ioackin_ddr_ARREADY_reg => ap_reg_ioackin_ddr_ARREADY_reg,
      ap_reg_ioackin_ddr_ARREADY_reg_0 => ap_reg_ioackin_ddr_ARREADY_reg_0,
      ap_reg_ioackin_ddr_AWREADY_reg => ap_reg_ioackin_ddr_AWREADY_reg,
      ap_reg_ioackin_ddr_AWREADY_reg_0 => ap_reg_ioackin_ddr_AWREADY_reg_0,
      ap_rst_n => ap_rst_n,
      bytes_read_reg_150(63 downto 0) => bytes_read_reg_150(63 downto 0),
      ddr_AWREADY => ddr_AWREADY,
      ddr_WREADY => ddr_WREADY,
      \ddr_addr_read_reg_181_reg[0]\ => ddr_RREADY,
      \ddr_addr_read_reg_181_reg[7]\(7 downto 0) => \ddr_addr_read_reg_181_reg[7]\(7 downto 0),
      \ddr_addr_reg_155_reg[31]\(31 downto 0) => \ddr_addr_reg_155_reg[31]\(31 downto 0),
      \i_1_reg_176_reg[0]\(0) => \i_1_reg_176_reg[0]\(0),
      \i_reg_104_reg[63]\(63 downto 0) => \i_reg_104_reg[63]\(63 downto 0),
      m_axi_ddr_ARADDR(29 downto 0) => m_axi_ddr_ARADDR(29 downto 0),
      \m_axi_ddr_ARLEN[3]\(3 downto 0) => \m_axi_ddr_ARLEN[3]\(3 downto 0),
      m_axi_ddr_ARREADY => m_axi_ddr_ARREADY,
      m_axi_ddr_ARVALID => m_axi_ddr_ARVALID,
      m_axi_ddr_RREADY => m_axi_ddr_RREADY,
      m_axi_ddr_RRESP(1 downto 0) => m_axi_ddr_RRESP(1 downto 0),
      m_axi_ddr_RVALID => m_axi_ddr_RVALID
    );
bus_write: entity work.design_1_copyMem_0_0_copyMem_ddr_m_axi_write
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      CO(0) => \^co\(0),
      D(1 downto 0) => p_0_in(1 downto 0),
      E(0) => E(0),
      Q(7 downto 0) => Q(7 downto 0),
      SR(0) => \^ap_rst_n_inv\,
      \ap_CS_fsm_reg[13]\(2) => \ap_CS_fsm_reg[13]\(4),
      \ap_CS_fsm_reg[13]\(1) => \ap_CS_fsm_reg[13]\(2),
      \ap_CS_fsm_reg[13]\(0) => \ap_CS_fsm_reg[13]\(0),
      \ap_CS_fsm_reg[13]_0\(6 downto 0) => \ap_CS_fsm_reg[13]_0\(6 downto 0),
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_reg_ioackin_ddr_AWREADY_reg => ap_reg_ioackin_ddr_AWREADY_reg_0,
      ap_rst_n => ap_rst_n,
      ap_start => ap_start,
      \bytes_read_reg_150_reg[31]\(63 downto 32) => bytes_read_reg_150(31 downto 0),
      \bytes_read_reg_150_reg[31]\(31 downto 0) => \ddr_addr_1_reg_161_reg[31]\(31 downto 0),
      ddr_AWREADY => ddr_AWREADY,
      ddr_WREADY => ddr_WREADY,
      empty_n_reg => ddr_BVALID,
      \i_reg_104_reg[0]\(0) => SR(0),
      m_axi_ddr_AWADDR(29 downto 0) => m_axi_ddr_AWADDR(29 downto 0),
      \m_axi_ddr_AWLEN[3]\(3 downto 0) => \^m_axi_ddr_awlen[3]\(3 downto 0),
      m_axi_ddr_BREADY => m_axi_ddr_BREADY,
      m_axi_ddr_BVALID => m_axi_ddr_BVALID,
      m_axi_ddr_WDATA(31 downto 0) => m_axi_ddr_WDATA(31 downto 0),
      m_axi_ddr_WLAST => m_axi_ddr_WLAST,
      m_axi_ddr_WREADY => m_axi_ddr_WREADY,
      m_axi_ddr_WSTRB(3 downto 0) => m_axi_ddr_WSTRB(3 downto 0),
      m_axi_ddr_WVALID => m_axi_ddr_WVALID,
      \state_reg[0]\(0) => bus_read_n_7,
      \throttl_cnt_reg[0]\(0) => bus_write_n_18,
      \throttl_cnt_reg[0]_0\ => bus_write_n_19,
      \throttl_cnt_reg[1]\(1 downto 0) => throttl_cnt_reg(1 downto 0),
      \throttl_cnt_reg[5]\ => wreq_throttl_n_5,
      \throttl_cnt_reg[6]\ => wreq_throttl_n_6
    );
wreq_throttl: entity work.design_1_copyMem_0_0_copyMem_ddr_m_axi_throttl
     port map (
      AWVALID_Dummy => AWVALID_Dummy,
      D(1 downto 0) => p_0_in(1 downto 0),
      E(0) => bus_write_n_18,
      Q(1 downto 0) => throttl_cnt_reg(1 downto 0),
      SR(0) => \^ap_rst_n_inv\,
      ap_clk => ap_clk,
      \could_multi_bursts.AWVALID_Dummy_reg\ => bus_write_n_19,
      \could_multi_bursts.awlen_buf_reg[3]\(1 downto 0) => \^m_axi_ddr_awlen[3]\(3 downto 2),
      \could_multi_bursts.loop_cnt_reg[5]\ => wreq_throttl_n_5,
      m_axi_ddr_AWREADY => m_axi_ddr_AWREADY,
      m_axi_ddr_AWVALID => m_axi_ddr_AWVALID,
      \throttl_cnt_reg[0]_0\ => wreq_throttl_n_6
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_copyMem_0_0_copyMem is
  port (
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    m_axi_ddr_AWVALID : out STD_LOGIC;
    m_axi_ddr_AWREADY : in STD_LOGIC;
    m_axi_ddr_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_ddr_AWID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_ddr_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_ddr_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_ddr_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ddr_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ddr_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ddr_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_ddr_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ddr_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ddr_AWUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_ddr_WVALID : out STD_LOGIC;
    m_axi_ddr_WREADY : in STD_LOGIC;
    m_axi_ddr_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_ddr_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ddr_WLAST : out STD_LOGIC;
    m_axi_ddr_WID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_ddr_WUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_ddr_ARVALID : out STD_LOGIC;
    m_axi_ddr_ARREADY : in STD_LOGIC;
    m_axi_ddr_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_ddr_ARID : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_ddr_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_ddr_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_ddr_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ddr_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ddr_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ddr_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_ddr_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ddr_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ddr_ARUSER : out STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_ddr_RVALID : in STD_LOGIC;
    m_axi_ddr_RREADY : out STD_LOGIC;
    m_axi_ddr_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_ddr_RLAST : in STD_LOGIC;
    m_axi_ddr_RID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_ddr_RUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_ddr_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ddr_BVALID : in STD_LOGIC;
    m_axi_ddr_BREADY : out STD_LOGIC;
    m_axi_ddr_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ddr_BID : in STD_LOGIC_VECTOR ( 0 to 0 );
    m_axi_ddr_BUSER : in STD_LOGIC_VECTOR ( 0 to 0 );
    s_axi_ctrl_AWVALID : in STD_LOGIC;
    s_axi_ctrl_AWREADY : out STD_LOGIC;
    s_axi_ctrl_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_ctrl_WVALID : in STD_LOGIC;
    s_axi_ctrl_WREADY : out STD_LOGIC;
    s_axi_ctrl_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctrl_ARVALID : in STD_LOGIC;
    s_axi_ctrl_ARREADY : out STD_LOGIC;
    s_axi_ctrl_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_ctrl_RVALID : out STD_LOGIC;
    s_axi_ctrl_RREADY : in STD_LOGIC;
    s_axi_ctrl_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_BVALID : out STD_LOGIC;
    s_axi_ctrl_BREADY : in STD_LOGIC;
    s_axi_ctrl_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    interrupt : out STD_LOGIC
  );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of design_1_copyMem_0_0_copyMem : entity is 32;
  attribute C_M_AXI_DDR_ADDR_WIDTH : integer;
  attribute C_M_AXI_DDR_ADDR_WIDTH of design_1_copyMem_0_0_copyMem : entity is 32;
  attribute C_M_AXI_DDR_ARUSER_WIDTH : integer;
  attribute C_M_AXI_DDR_ARUSER_WIDTH of design_1_copyMem_0_0_copyMem : entity is 1;
  attribute C_M_AXI_DDR_AWUSER_WIDTH : integer;
  attribute C_M_AXI_DDR_AWUSER_WIDTH of design_1_copyMem_0_0_copyMem : entity is 1;
  attribute C_M_AXI_DDR_BUSER_WIDTH : integer;
  attribute C_M_AXI_DDR_BUSER_WIDTH of design_1_copyMem_0_0_copyMem : entity is 1;
  attribute C_M_AXI_DDR_CACHE_VALUE : integer;
  attribute C_M_AXI_DDR_CACHE_VALUE of design_1_copyMem_0_0_copyMem : entity is 3;
  attribute C_M_AXI_DDR_DATA_WIDTH : integer;
  attribute C_M_AXI_DDR_DATA_WIDTH of design_1_copyMem_0_0_copyMem : entity is 32;
  attribute C_M_AXI_DDR_ID_WIDTH : integer;
  attribute C_M_AXI_DDR_ID_WIDTH of design_1_copyMem_0_0_copyMem : entity is 1;
  attribute C_M_AXI_DDR_PROT_VALUE : integer;
  attribute C_M_AXI_DDR_PROT_VALUE of design_1_copyMem_0_0_copyMem : entity is 0;
  attribute C_M_AXI_DDR_RUSER_WIDTH : integer;
  attribute C_M_AXI_DDR_RUSER_WIDTH of design_1_copyMem_0_0_copyMem : entity is 1;
  attribute C_M_AXI_DDR_USER_VALUE : integer;
  attribute C_M_AXI_DDR_USER_VALUE of design_1_copyMem_0_0_copyMem : entity is 0;
  attribute C_M_AXI_DDR_WSTRB_WIDTH : integer;
  attribute C_M_AXI_DDR_WSTRB_WIDTH of design_1_copyMem_0_0_copyMem : entity is 4;
  attribute C_M_AXI_DDR_WUSER_WIDTH : integer;
  attribute C_M_AXI_DDR_WUSER_WIDTH of design_1_copyMem_0_0_copyMem : entity is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of design_1_copyMem_0_0_copyMem : entity is 4;
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of design_1_copyMem_0_0_copyMem : entity is 6;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of design_1_copyMem_0_0_copyMem : entity is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of design_1_copyMem_0_0_copyMem : entity is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of design_1_copyMem_0_0_copyMem : entity is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of design_1_copyMem_0_0_copyMem : entity is 4;
  attribute ORIG_REF_NAME : string;
  attribute ORIG_REF_NAME of design_1_copyMem_0_0_copyMem : entity is "copyMem";
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of design_1_copyMem_0_0_copyMem : entity is "14'b00000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of design_1_copyMem_0_0_copyMem : entity is "14'b00001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of design_1_copyMem_0_0_copyMem : entity is "14'b00010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of design_1_copyMem_0_0_copyMem : entity is "14'b00100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of design_1_copyMem_0_0_copyMem : entity is "14'b01000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of design_1_copyMem_0_0_copyMem : entity is "14'b10000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of design_1_copyMem_0_0_copyMem : entity is "14'b00000000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of design_1_copyMem_0_0_copyMem : entity is "14'b00000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of design_1_copyMem_0_0_copyMem : entity is "14'b00000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of design_1_copyMem_0_0_copyMem : entity is "14'b00000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of design_1_copyMem_0_0_copyMem : entity is "14'b00000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of design_1_copyMem_0_0_copyMem : entity is "14'b00000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of design_1_copyMem_0_0_copyMem : entity is "14'b00000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of design_1_copyMem_0_0_copyMem : entity is "14'b00000100000000";
  attribute hls_module : string;
  attribute hls_module of design_1_copyMem_0_0_copyMem : entity is "yes";
end design_1_copyMem_0_0_copyMem;

architecture STRUCTURE of design_1_copyMem_0_0_copyMem is
  signal \<const0>\ : STD_LOGIC;
  signal \<const1>\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_2_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_3_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm[1]_i_4_n_2\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[0]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[10]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[11]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[12]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[2]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[3]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[4]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[5]\ : STD_LOGIC;
  signal \ap_CS_fsm_reg_n_2_[6]\ : STD_LOGIC;
  signal ap_CS_fsm_state10 : STD_LOGIC;
  signal ap_CS_fsm_state14 : STD_LOGIC;
  signal ap_CS_fsm_state2 : STD_LOGIC;
  signal ap_CS_fsm_state8 : STD_LOGIC;
  signal ap_CS_fsm_state9 : STD_LOGIC;
  signal ap_NS_fsm : STD_LOGIC_VECTOR ( 13 downto 0 );
  signal ap_NS_fsm18_out : STD_LOGIC;
  signal ap_done : STD_LOGIC;
  signal ap_reg_ioackin_ddr_ARREADY_reg_n_2 : STD_LOGIC;
  signal ap_reg_ioackin_ddr_AWREADY_reg_n_2 : STD_LOGIC;
  signal ap_rst_n_inv : STD_LOGIC;
  signal ap_start : STD_LOGIC;
  signal \bus_write/buff_wdata/push\ : STD_LOGIC;
  signal bytes_read_reg_150 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal copyMem_ctrl_s_axi_U_n_100 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_101 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_102 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_103 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_104 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_105 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_106 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_107 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_108 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_109 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_110 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_111 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_112 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_113 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_114 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_115 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_116 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_117 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_118 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_119 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_120 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_121 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_122 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_123 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_124 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_125 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_126 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_127 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_128 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_129 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_130 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_131 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_132 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_133 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_134 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_135 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_136 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_137 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_74 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_75 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_76 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_77 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_78 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_79 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_80 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_81 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_82 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_83 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_84 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_85 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_86 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_87 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_88 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_89 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_90 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_91 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_92 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_93 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_94 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_95 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_96 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_97 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_98 : STD_LOGIC;
  signal copyMem_ctrl_s_axi_U_n_99 : STD_LOGIC;
  signal copyMem_ddr_m_axi_U_n_89 : STD_LOGIC;
  signal copyMem_ddr_m_axi_U_n_90 : STD_LOGIC;
  signal ddr_BVALID : STD_LOGIC;
  signal ddr_RDATA : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ddr_RREADY : STD_LOGIC;
  signal ddr_addr_1_reg_161 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal ddr_addr_read_reg_181 : STD_LOGIC_VECTOR ( 7 downto 0 );
  signal ddr_addr_reg_155 : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal dst : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal exitcond_fu_139_p2 : STD_LOGIC;
  signal i_1_fu_144_p2 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal i_1_reg_176 : STD_LOGIC_VECTOR ( 63 downto 0 );
  signal \i_1_reg_176_reg[12]_i_1_n_2\ : STD_LOGIC;
  signal \i_1_reg_176_reg[12]_i_1_n_3\ : STD_LOGIC;
  signal \i_1_reg_176_reg[12]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_reg_176_reg[12]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_reg_176_reg[16]_i_1_n_2\ : STD_LOGIC;
  signal \i_1_reg_176_reg[16]_i_1_n_3\ : STD_LOGIC;
  signal \i_1_reg_176_reg[16]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_reg_176_reg[16]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_reg_176_reg[20]_i_1_n_2\ : STD_LOGIC;
  signal \i_1_reg_176_reg[20]_i_1_n_3\ : STD_LOGIC;
  signal \i_1_reg_176_reg[20]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_reg_176_reg[20]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_reg_176_reg[24]_i_1_n_2\ : STD_LOGIC;
  signal \i_1_reg_176_reg[24]_i_1_n_3\ : STD_LOGIC;
  signal \i_1_reg_176_reg[24]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_reg_176_reg[24]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_reg_176_reg[28]_i_1_n_2\ : STD_LOGIC;
  signal \i_1_reg_176_reg[28]_i_1_n_3\ : STD_LOGIC;
  signal \i_1_reg_176_reg[28]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_reg_176_reg[28]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_reg_176_reg[32]_i_1_n_2\ : STD_LOGIC;
  signal \i_1_reg_176_reg[32]_i_1_n_3\ : STD_LOGIC;
  signal \i_1_reg_176_reg[32]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_reg_176_reg[32]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_reg_176_reg[36]_i_1_n_2\ : STD_LOGIC;
  signal \i_1_reg_176_reg[36]_i_1_n_3\ : STD_LOGIC;
  signal \i_1_reg_176_reg[36]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_reg_176_reg[36]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_reg_176_reg[40]_i_1_n_2\ : STD_LOGIC;
  signal \i_1_reg_176_reg[40]_i_1_n_3\ : STD_LOGIC;
  signal \i_1_reg_176_reg[40]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_reg_176_reg[40]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_reg_176_reg[44]_i_1_n_2\ : STD_LOGIC;
  signal \i_1_reg_176_reg[44]_i_1_n_3\ : STD_LOGIC;
  signal \i_1_reg_176_reg[44]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_reg_176_reg[44]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_reg_176_reg[48]_i_1_n_2\ : STD_LOGIC;
  signal \i_1_reg_176_reg[48]_i_1_n_3\ : STD_LOGIC;
  signal \i_1_reg_176_reg[48]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_reg_176_reg[48]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_reg_176_reg[4]_i_1_n_2\ : STD_LOGIC;
  signal \i_1_reg_176_reg[4]_i_1_n_3\ : STD_LOGIC;
  signal \i_1_reg_176_reg[4]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_reg_176_reg[4]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_reg_176_reg[52]_i_1_n_2\ : STD_LOGIC;
  signal \i_1_reg_176_reg[52]_i_1_n_3\ : STD_LOGIC;
  signal \i_1_reg_176_reg[52]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_reg_176_reg[52]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_reg_176_reg[56]_i_1_n_2\ : STD_LOGIC;
  signal \i_1_reg_176_reg[56]_i_1_n_3\ : STD_LOGIC;
  signal \i_1_reg_176_reg[56]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_reg_176_reg[56]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_reg_176_reg[60]_i_1_n_2\ : STD_LOGIC;
  signal \i_1_reg_176_reg[60]_i_1_n_3\ : STD_LOGIC;
  signal \i_1_reg_176_reg[60]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_reg_176_reg[60]_i_1_n_5\ : STD_LOGIC;
  signal \i_1_reg_176_reg[63]_i_2_n_4\ : STD_LOGIC;
  signal \i_1_reg_176_reg[63]_i_2_n_5\ : STD_LOGIC;
  signal \i_1_reg_176_reg[8]_i_1_n_2\ : STD_LOGIC;
  signal \i_1_reg_176_reg[8]_i_1_n_3\ : STD_LOGIC;
  signal \i_1_reg_176_reg[8]_i_1_n_4\ : STD_LOGIC;
  signal \i_1_reg_176_reg[8]_i_1_n_5\ : STD_LOGIC;
  signal i_reg_104 : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[0]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[10]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[11]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[12]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[13]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[14]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[15]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[16]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[17]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[18]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[19]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[1]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[20]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[21]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[22]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[23]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[24]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[25]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[26]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[27]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[28]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[29]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[2]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[30]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[31]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[32]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[33]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[34]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[35]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[36]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[37]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[38]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[39]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[3]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[40]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[41]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[42]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[43]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[44]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[45]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[46]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[47]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[48]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[49]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[4]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[50]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[51]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[52]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[53]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[54]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[55]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[56]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[57]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[58]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[59]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[5]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[60]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[61]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[62]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[63]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[6]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[7]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[8]\ : STD_LOGIC;
  signal \i_reg_104_reg_n_2_[9]\ : STD_LOGIC;
  signal \^m_axi_ddr_araddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_ddr_arlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal \^m_axi_ddr_awaddr\ : STD_LOGIC_VECTOR ( 31 downto 2 );
  signal \^m_axi_ddr_awlen\ : STD_LOGIC_VECTOR ( 3 downto 0 );
  signal p_10_in : STD_LOGIC;
  signal src : STD_LOGIC_VECTOR ( 31 downto 0 );
  signal \NLW_i_1_reg_176_reg[63]_i_2_CO_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 downto 2 );
  signal \NLW_i_1_reg_176_reg[63]_i_2_O_UNCONNECTED\ : STD_LOGIC_VECTOR ( 3 to 3 );
  attribute FSM_ENCODING : string;
  attribute FSM_ENCODING of \ap_CS_fsm_reg[0]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[10]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[11]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[12]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[13]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[1]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[2]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[3]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[4]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[5]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[6]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[7]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[8]\ : label is "none";
  attribute FSM_ENCODING of \ap_CS_fsm_reg[9]\ : label is "none";
  attribute METHODOLOGY_DRC_VIOS : string;
  attribute METHODOLOGY_DRC_VIOS of \i_1_reg_176_reg[12]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \i_1_reg_176_reg[16]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \i_1_reg_176_reg[20]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \i_1_reg_176_reg[24]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \i_1_reg_176_reg[28]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \i_1_reg_176_reg[32]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \i_1_reg_176_reg[36]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \i_1_reg_176_reg[40]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \i_1_reg_176_reg[44]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \i_1_reg_176_reg[48]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \i_1_reg_176_reg[4]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \i_1_reg_176_reg[52]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \i_1_reg_176_reg[56]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \i_1_reg_176_reg[60]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \i_1_reg_176_reg[63]_i_2\ : label is "{SYNTH-8 {cell *THIS*}}";
  attribute METHODOLOGY_DRC_VIOS of \i_1_reg_176_reg[8]_i_1\ : label is "{SYNTH-8 {cell *THIS*}}";
begin
  m_axi_ddr_ARADDR(31 downto 2) <= \^m_axi_ddr_araddr\(31 downto 2);
  m_axi_ddr_ARADDR(1) <= \<const0>\;
  m_axi_ddr_ARADDR(0) <= \<const0>\;
  m_axi_ddr_ARBURST(1) <= \<const0>\;
  m_axi_ddr_ARBURST(0) <= \<const1>\;
  m_axi_ddr_ARCACHE(3) <= \<const0>\;
  m_axi_ddr_ARCACHE(2) <= \<const0>\;
  m_axi_ddr_ARCACHE(1) <= \<const1>\;
  m_axi_ddr_ARCACHE(0) <= \<const1>\;
  m_axi_ddr_ARID(0) <= \<const0>\;
  m_axi_ddr_ARLEN(7) <= \<const0>\;
  m_axi_ddr_ARLEN(6) <= \<const0>\;
  m_axi_ddr_ARLEN(5) <= \<const0>\;
  m_axi_ddr_ARLEN(4) <= \<const0>\;
  m_axi_ddr_ARLEN(3 downto 0) <= \^m_axi_ddr_arlen\(3 downto 0);
  m_axi_ddr_ARLOCK(1) <= \<const0>\;
  m_axi_ddr_ARLOCK(0) <= \<const0>\;
  m_axi_ddr_ARPROT(2) <= \<const0>\;
  m_axi_ddr_ARPROT(1) <= \<const0>\;
  m_axi_ddr_ARPROT(0) <= \<const0>\;
  m_axi_ddr_ARQOS(3) <= \<const0>\;
  m_axi_ddr_ARQOS(2) <= \<const0>\;
  m_axi_ddr_ARQOS(1) <= \<const0>\;
  m_axi_ddr_ARQOS(0) <= \<const0>\;
  m_axi_ddr_ARREGION(3) <= \<const0>\;
  m_axi_ddr_ARREGION(2) <= \<const0>\;
  m_axi_ddr_ARREGION(1) <= \<const0>\;
  m_axi_ddr_ARREGION(0) <= \<const0>\;
  m_axi_ddr_ARSIZE(2) <= \<const0>\;
  m_axi_ddr_ARSIZE(1) <= \<const1>\;
  m_axi_ddr_ARSIZE(0) <= \<const0>\;
  m_axi_ddr_ARUSER(0) <= \<const0>\;
  m_axi_ddr_AWADDR(31 downto 2) <= \^m_axi_ddr_awaddr\(31 downto 2);
  m_axi_ddr_AWADDR(1) <= \<const0>\;
  m_axi_ddr_AWADDR(0) <= \<const0>\;
  m_axi_ddr_AWBURST(1) <= \<const0>\;
  m_axi_ddr_AWBURST(0) <= \<const1>\;
  m_axi_ddr_AWCACHE(3) <= \<const0>\;
  m_axi_ddr_AWCACHE(2) <= \<const0>\;
  m_axi_ddr_AWCACHE(1) <= \<const1>\;
  m_axi_ddr_AWCACHE(0) <= \<const1>\;
  m_axi_ddr_AWID(0) <= \<const0>\;
  m_axi_ddr_AWLEN(7) <= \<const0>\;
  m_axi_ddr_AWLEN(6) <= \<const0>\;
  m_axi_ddr_AWLEN(5) <= \<const0>\;
  m_axi_ddr_AWLEN(4) <= \<const0>\;
  m_axi_ddr_AWLEN(3 downto 0) <= \^m_axi_ddr_awlen\(3 downto 0);
  m_axi_ddr_AWLOCK(1) <= \<const0>\;
  m_axi_ddr_AWLOCK(0) <= \<const0>\;
  m_axi_ddr_AWPROT(2) <= \<const0>\;
  m_axi_ddr_AWPROT(1) <= \<const0>\;
  m_axi_ddr_AWPROT(0) <= \<const0>\;
  m_axi_ddr_AWQOS(3) <= \<const0>\;
  m_axi_ddr_AWQOS(2) <= \<const0>\;
  m_axi_ddr_AWQOS(1) <= \<const0>\;
  m_axi_ddr_AWQOS(0) <= \<const0>\;
  m_axi_ddr_AWREGION(3) <= \<const0>\;
  m_axi_ddr_AWREGION(2) <= \<const0>\;
  m_axi_ddr_AWREGION(1) <= \<const0>\;
  m_axi_ddr_AWREGION(0) <= \<const0>\;
  m_axi_ddr_AWSIZE(2) <= \<const0>\;
  m_axi_ddr_AWSIZE(1) <= \<const1>\;
  m_axi_ddr_AWSIZE(0) <= \<const0>\;
  m_axi_ddr_AWUSER(0) <= \<const0>\;
  m_axi_ddr_WID(0) <= \<const0>\;
  m_axi_ddr_WUSER(0) <= \<const0>\;
  s_axi_ctrl_BRESP(1) <= \<const0>\;
  s_axi_ctrl_BRESP(0) <= \<const0>\;
  s_axi_ctrl_RRESP(1) <= \<const0>\;
  s_axi_ctrl_RRESP(0) <= \<const0>\;
GND: unisim.vcomponents.GND
     port map (
      G => \<const0>\
    );
VCC: unisim.vcomponents.VCC
     port map (
      P => \<const1>\
    );
\ap_CS_fsm[10]_i_1\: unisim.vcomponents.LUT2
    generic map(
      INIT => X"8"
    )
        port map (
      I0 => exitcond_fu_139_p2,
      I1 => ap_CS_fsm_state9,
      O => ap_NS_fsm(10)
    );
\ap_CS_fsm[1]_i_2\: unisim.vcomponents.LUT4
    generic map(
      INIT => X"FFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[11]\,
      I1 => ap_CS_fsm_state14,
      I2 => \ap_CS_fsm_reg_n_2_[3]\,
      I3 => \ap_CS_fsm_reg_n_2_[0]\,
      O => \ap_CS_fsm[1]_i_2_n_2\
    );
\ap_CS_fsm[1]_i_3\: unisim.vcomponents.LUT3
    generic map(
      INIT => X"FE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[12]\,
      I1 => \ap_CS_fsm_reg_n_2_[2]\,
      I2 => \ap_CS_fsm_reg_n_2_[4]\,
      O => \ap_CS_fsm[1]_i_3_n_2\
    );
\ap_CS_fsm[1]_i_4\: unisim.vcomponents.LUT6
    generic map(
      INIT => X"FFFFFFFFFFFFFFFE"
    )
        port map (
      I0 => \ap_CS_fsm_reg_n_2_[10]\,
      I1 => ap_CS_fsm_state10,
      I2 => ap_CS_fsm_state8,
      I3 => \ap_CS_fsm_reg_n_2_[6]\,
      I4 => ap_CS_fsm_state9,
      I5 => \ap_CS_fsm_reg_n_2_[5]\,
      O => \ap_CS_fsm[1]_i_4_n_2\
    );
\ap_CS_fsm_reg[0]\: unisim.vcomponents.FDSE
    generic map(
      INIT => '1'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(0),
      Q => \ap_CS_fsm_reg_n_2_[0]\,
      S => ap_rst_n_inv
    );
\ap_CS_fsm_reg[10]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(10),
      Q => \ap_CS_fsm_reg_n_2_[10]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[11]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[10]\,
      Q => \ap_CS_fsm_reg_n_2_[11]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[12]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[11]\,
      Q => \ap_CS_fsm_reg_n_2_[12]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[13]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(13),
      Q => ap_CS_fsm_state14,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[1]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(1),
      Q => ap_CS_fsm_state2,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[2]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(2),
      Q => \ap_CS_fsm_reg_n_2_[2]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[3]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[2]\,
      Q => \ap_CS_fsm_reg_n_2_[3]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[4]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[3]\,
      Q => \ap_CS_fsm_reg_n_2_[4]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[5]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[4]\,
      Q => \ap_CS_fsm_reg_n_2_[5]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[6]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[5]\,
      Q => \ap_CS_fsm_reg_n_2_[6]\,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[7]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => \ap_CS_fsm_reg_n_2_[6]\,
      Q => ap_CS_fsm_state8,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[8]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(8),
      Q => ap_CS_fsm_state9,
      R => ap_rst_n_inv
    );
\ap_CS_fsm_reg[9]\: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => ap_NS_fsm(9),
      Q => ap_CS_fsm_state10,
      R => ap_rst_n_inv
    );
ap_reg_ioackin_ddr_ARREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => copyMem_ddr_m_axi_U_n_90,
      Q => ap_reg_ioackin_ddr_ARREADY_reg_n_2,
      R => '0'
    );
ap_reg_ioackin_ddr_AWREADY_reg: unisim.vcomponents.FDRE
    generic map(
      INIT => '0'
    )
        port map (
      C => ap_clk,
      CE => '1',
      D => copyMem_ddr_m_axi_U_n_89,
      Q => ap_reg_ioackin_ddr_AWREADY_reg_n_2,
      R => '0'
    );
\bytes_read_reg_150_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_105,
      Q => bytes_read_reg_150(0),
      R => '0'
    );
\bytes_read_reg_150_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_95,
      Q => bytes_read_reg_150(10),
      R => '0'
    );
\bytes_read_reg_150_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_94,
      Q => bytes_read_reg_150(11),
      R => '0'
    );
\bytes_read_reg_150_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_93,
      Q => bytes_read_reg_150(12),
      R => '0'
    );
\bytes_read_reg_150_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_92,
      Q => bytes_read_reg_150(13),
      R => '0'
    );
\bytes_read_reg_150_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_91,
      Q => bytes_read_reg_150(14),
      R => '0'
    );
\bytes_read_reg_150_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_90,
      Q => bytes_read_reg_150(15),
      R => '0'
    );
\bytes_read_reg_150_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_89,
      Q => bytes_read_reg_150(16),
      R => '0'
    );
\bytes_read_reg_150_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_88,
      Q => bytes_read_reg_150(17),
      R => '0'
    );
\bytes_read_reg_150_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_87,
      Q => bytes_read_reg_150(18),
      R => '0'
    );
\bytes_read_reg_150_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_86,
      Q => bytes_read_reg_150(19),
      R => '0'
    );
\bytes_read_reg_150_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_104,
      Q => bytes_read_reg_150(1),
      R => '0'
    );
\bytes_read_reg_150_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_85,
      Q => bytes_read_reg_150(20),
      R => '0'
    );
\bytes_read_reg_150_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_84,
      Q => bytes_read_reg_150(21),
      R => '0'
    );
\bytes_read_reg_150_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_83,
      Q => bytes_read_reg_150(22),
      R => '0'
    );
\bytes_read_reg_150_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_82,
      Q => bytes_read_reg_150(23),
      R => '0'
    );
\bytes_read_reg_150_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_81,
      Q => bytes_read_reg_150(24),
      R => '0'
    );
\bytes_read_reg_150_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_80,
      Q => bytes_read_reg_150(25),
      R => '0'
    );
\bytes_read_reg_150_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_79,
      Q => bytes_read_reg_150(26),
      R => '0'
    );
\bytes_read_reg_150_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_78,
      Q => bytes_read_reg_150(27),
      R => '0'
    );
\bytes_read_reg_150_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_77,
      Q => bytes_read_reg_150(28),
      R => '0'
    );
\bytes_read_reg_150_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_76,
      Q => bytes_read_reg_150(29),
      R => '0'
    );
\bytes_read_reg_150_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_103,
      Q => bytes_read_reg_150(2),
      R => '0'
    );
\bytes_read_reg_150_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_75,
      Q => bytes_read_reg_150(30),
      R => '0'
    );
\bytes_read_reg_150_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_74,
      Q => bytes_read_reg_150(31),
      R => '0'
    );
\bytes_read_reg_150_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_137,
      Q => bytes_read_reg_150(32),
      R => '0'
    );
\bytes_read_reg_150_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_136,
      Q => bytes_read_reg_150(33),
      R => '0'
    );
\bytes_read_reg_150_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_135,
      Q => bytes_read_reg_150(34),
      R => '0'
    );
\bytes_read_reg_150_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_134,
      Q => bytes_read_reg_150(35),
      R => '0'
    );
\bytes_read_reg_150_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_133,
      Q => bytes_read_reg_150(36),
      R => '0'
    );
\bytes_read_reg_150_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_132,
      Q => bytes_read_reg_150(37),
      R => '0'
    );
\bytes_read_reg_150_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_131,
      Q => bytes_read_reg_150(38),
      R => '0'
    );
\bytes_read_reg_150_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_130,
      Q => bytes_read_reg_150(39),
      R => '0'
    );
\bytes_read_reg_150_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_102,
      Q => bytes_read_reg_150(3),
      R => '0'
    );
\bytes_read_reg_150_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_129,
      Q => bytes_read_reg_150(40),
      R => '0'
    );
\bytes_read_reg_150_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_128,
      Q => bytes_read_reg_150(41),
      R => '0'
    );
\bytes_read_reg_150_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_127,
      Q => bytes_read_reg_150(42),
      R => '0'
    );
\bytes_read_reg_150_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_126,
      Q => bytes_read_reg_150(43),
      R => '0'
    );
\bytes_read_reg_150_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_125,
      Q => bytes_read_reg_150(44),
      R => '0'
    );
\bytes_read_reg_150_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_124,
      Q => bytes_read_reg_150(45),
      R => '0'
    );
\bytes_read_reg_150_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_123,
      Q => bytes_read_reg_150(46),
      R => '0'
    );
\bytes_read_reg_150_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_122,
      Q => bytes_read_reg_150(47),
      R => '0'
    );
\bytes_read_reg_150_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_121,
      Q => bytes_read_reg_150(48),
      R => '0'
    );
\bytes_read_reg_150_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_120,
      Q => bytes_read_reg_150(49),
      R => '0'
    );
\bytes_read_reg_150_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_101,
      Q => bytes_read_reg_150(4),
      R => '0'
    );
\bytes_read_reg_150_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_119,
      Q => bytes_read_reg_150(50),
      R => '0'
    );
\bytes_read_reg_150_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_118,
      Q => bytes_read_reg_150(51),
      R => '0'
    );
\bytes_read_reg_150_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_117,
      Q => bytes_read_reg_150(52),
      R => '0'
    );
\bytes_read_reg_150_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_116,
      Q => bytes_read_reg_150(53),
      R => '0'
    );
\bytes_read_reg_150_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_115,
      Q => bytes_read_reg_150(54),
      R => '0'
    );
\bytes_read_reg_150_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_114,
      Q => bytes_read_reg_150(55),
      R => '0'
    );
\bytes_read_reg_150_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_113,
      Q => bytes_read_reg_150(56),
      R => '0'
    );
\bytes_read_reg_150_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_112,
      Q => bytes_read_reg_150(57),
      R => '0'
    );
\bytes_read_reg_150_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_111,
      Q => bytes_read_reg_150(58),
      R => '0'
    );
\bytes_read_reg_150_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_110,
      Q => bytes_read_reg_150(59),
      R => '0'
    );
\bytes_read_reg_150_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_100,
      Q => bytes_read_reg_150(5),
      R => '0'
    );
\bytes_read_reg_150_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_109,
      Q => bytes_read_reg_150(60),
      R => '0'
    );
\bytes_read_reg_150_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_108,
      Q => bytes_read_reg_150(61),
      R => '0'
    );
\bytes_read_reg_150_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_107,
      Q => bytes_read_reg_150(62),
      R => '0'
    );
\bytes_read_reg_150_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_106,
      Q => bytes_read_reg_150(63),
      R => '0'
    );
\bytes_read_reg_150_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_99,
      Q => bytes_read_reg_150(6),
      R => '0'
    );
\bytes_read_reg_150_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_98,
      Q => bytes_read_reg_150(7),
      R => '0'
    );
\bytes_read_reg_150_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_97,
      Q => bytes_read_reg_150(8),
      R => '0'
    );
\bytes_read_reg_150_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => copyMem_ctrl_s_axi_U_n_96,
      Q => bytes_read_reg_150(9),
      R => '0'
    );
copyMem_ctrl_s_axi_U: entity work.design_1_copyMem_0_0_copyMem_ctrl_s_axi
     port map (
      D(0) => ap_NS_fsm(1),
      E(0) => ap_NS_fsm18_out,
      Q(1) => ap_CS_fsm_state14,
      Q(0) => \ap_CS_fsm_reg_n_2_[0]\,
      \ap_CS_fsm_reg[10]\ => \ap_CS_fsm[1]_i_4_n_2\,
      \ap_CS_fsm_reg[11]\ => \ap_CS_fsm[1]_i_2_n_2\,
      \ap_CS_fsm_reg[12]\ => \ap_CS_fsm[1]_i_3_n_2\,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_reg_ioackin_ddr_ARREADY_reg(0) => ap_NS_fsm(2),
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      \bytes_read_reg_150_reg[31]\(31) => copyMem_ctrl_s_axi_U_n_74,
      \bytes_read_reg_150_reg[31]\(30) => copyMem_ctrl_s_axi_U_n_75,
      \bytes_read_reg_150_reg[31]\(29) => copyMem_ctrl_s_axi_U_n_76,
      \bytes_read_reg_150_reg[31]\(28) => copyMem_ctrl_s_axi_U_n_77,
      \bytes_read_reg_150_reg[31]\(27) => copyMem_ctrl_s_axi_U_n_78,
      \bytes_read_reg_150_reg[31]\(26) => copyMem_ctrl_s_axi_U_n_79,
      \bytes_read_reg_150_reg[31]\(25) => copyMem_ctrl_s_axi_U_n_80,
      \bytes_read_reg_150_reg[31]\(24) => copyMem_ctrl_s_axi_U_n_81,
      \bytes_read_reg_150_reg[31]\(23) => copyMem_ctrl_s_axi_U_n_82,
      \bytes_read_reg_150_reg[31]\(22) => copyMem_ctrl_s_axi_U_n_83,
      \bytes_read_reg_150_reg[31]\(21) => copyMem_ctrl_s_axi_U_n_84,
      \bytes_read_reg_150_reg[31]\(20) => copyMem_ctrl_s_axi_U_n_85,
      \bytes_read_reg_150_reg[31]\(19) => copyMem_ctrl_s_axi_U_n_86,
      \bytes_read_reg_150_reg[31]\(18) => copyMem_ctrl_s_axi_U_n_87,
      \bytes_read_reg_150_reg[31]\(17) => copyMem_ctrl_s_axi_U_n_88,
      \bytes_read_reg_150_reg[31]\(16) => copyMem_ctrl_s_axi_U_n_89,
      \bytes_read_reg_150_reg[31]\(15) => copyMem_ctrl_s_axi_U_n_90,
      \bytes_read_reg_150_reg[31]\(14) => copyMem_ctrl_s_axi_U_n_91,
      \bytes_read_reg_150_reg[31]\(13) => copyMem_ctrl_s_axi_U_n_92,
      \bytes_read_reg_150_reg[31]\(12) => copyMem_ctrl_s_axi_U_n_93,
      \bytes_read_reg_150_reg[31]\(11) => copyMem_ctrl_s_axi_U_n_94,
      \bytes_read_reg_150_reg[31]\(10) => copyMem_ctrl_s_axi_U_n_95,
      \bytes_read_reg_150_reg[31]\(9) => copyMem_ctrl_s_axi_U_n_96,
      \bytes_read_reg_150_reg[31]\(8) => copyMem_ctrl_s_axi_U_n_97,
      \bytes_read_reg_150_reg[31]\(7) => copyMem_ctrl_s_axi_U_n_98,
      \bytes_read_reg_150_reg[31]\(6) => copyMem_ctrl_s_axi_U_n_99,
      \bytes_read_reg_150_reg[31]\(5) => copyMem_ctrl_s_axi_U_n_100,
      \bytes_read_reg_150_reg[31]\(4) => copyMem_ctrl_s_axi_U_n_101,
      \bytes_read_reg_150_reg[31]\(3) => copyMem_ctrl_s_axi_U_n_102,
      \bytes_read_reg_150_reg[31]\(2) => copyMem_ctrl_s_axi_U_n_103,
      \bytes_read_reg_150_reg[31]\(1) => copyMem_ctrl_s_axi_U_n_104,
      \bytes_read_reg_150_reg[31]\(0) => copyMem_ctrl_s_axi_U_n_105,
      \bytes_read_reg_150_reg[63]\(31) => copyMem_ctrl_s_axi_U_n_106,
      \bytes_read_reg_150_reg[63]\(30) => copyMem_ctrl_s_axi_U_n_107,
      \bytes_read_reg_150_reg[63]\(29) => copyMem_ctrl_s_axi_U_n_108,
      \bytes_read_reg_150_reg[63]\(28) => copyMem_ctrl_s_axi_U_n_109,
      \bytes_read_reg_150_reg[63]\(27) => copyMem_ctrl_s_axi_U_n_110,
      \bytes_read_reg_150_reg[63]\(26) => copyMem_ctrl_s_axi_U_n_111,
      \bytes_read_reg_150_reg[63]\(25) => copyMem_ctrl_s_axi_U_n_112,
      \bytes_read_reg_150_reg[63]\(24) => copyMem_ctrl_s_axi_U_n_113,
      \bytes_read_reg_150_reg[63]\(23) => copyMem_ctrl_s_axi_U_n_114,
      \bytes_read_reg_150_reg[63]\(22) => copyMem_ctrl_s_axi_U_n_115,
      \bytes_read_reg_150_reg[63]\(21) => copyMem_ctrl_s_axi_U_n_116,
      \bytes_read_reg_150_reg[63]\(20) => copyMem_ctrl_s_axi_U_n_117,
      \bytes_read_reg_150_reg[63]\(19) => copyMem_ctrl_s_axi_U_n_118,
      \bytes_read_reg_150_reg[63]\(18) => copyMem_ctrl_s_axi_U_n_119,
      \bytes_read_reg_150_reg[63]\(17) => copyMem_ctrl_s_axi_U_n_120,
      \bytes_read_reg_150_reg[63]\(16) => copyMem_ctrl_s_axi_U_n_121,
      \bytes_read_reg_150_reg[63]\(15) => copyMem_ctrl_s_axi_U_n_122,
      \bytes_read_reg_150_reg[63]\(14) => copyMem_ctrl_s_axi_U_n_123,
      \bytes_read_reg_150_reg[63]\(13) => copyMem_ctrl_s_axi_U_n_124,
      \bytes_read_reg_150_reg[63]\(12) => copyMem_ctrl_s_axi_U_n_125,
      \bytes_read_reg_150_reg[63]\(11) => copyMem_ctrl_s_axi_U_n_126,
      \bytes_read_reg_150_reg[63]\(10) => copyMem_ctrl_s_axi_U_n_127,
      \bytes_read_reg_150_reg[63]\(9) => copyMem_ctrl_s_axi_U_n_128,
      \bytes_read_reg_150_reg[63]\(8) => copyMem_ctrl_s_axi_U_n_129,
      \bytes_read_reg_150_reg[63]\(7) => copyMem_ctrl_s_axi_U_n_130,
      \bytes_read_reg_150_reg[63]\(6) => copyMem_ctrl_s_axi_U_n_131,
      \bytes_read_reg_150_reg[63]\(5) => copyMem_ctrl_s_axi_U_n_132,
      \bytes_read_reg_150_reg[63]\(4) => copyMem_ctrl_s_axi_U_n_133,
      \bytes_read_reg_150_reg[63]\(3) => copyMem_ctrl_s_axi_U_n_134,
      \bytes_read_reg_150_reg[63]\(2) => copyMem_ctrl_s_axi_U_n_135,
      \bytes_read_reg_150_reg[63]\(1) => copyMem_ctrl_s_axi_U_n_136,
      \bytes_read_reg_150_reg[63]\(0) => copyMem_ctrl_s_axi_U_n_137,
      ddr_BVALID => ddr_BVALID,
      \ddr_addr_1_reg_161_reg[31]\(31 downto 0) => dst(31 downto 0),
      \ddr_addr_reg_155_reg[31]\(31 downto 0) => src(31 downto 0),
      interrupt => interrupt,
      \out\(2) => s_axi_ctrl_BVALID,
      \out\(1) => s_axi_ctrl_WREADY,
      \out\(0) => s_axi_ctrl_AWREADY,
      s_axi_ctrl_ARADDR(5 downto 0) => s_axi_ctrl_ARADDR(5 downto 0),
      s_axi_ctrl_ARVALID => s_axi_ctrl_ARVALID,
      s_axi_ctrl_AWADDR(5 downto 0) => s_axi_ctrl_AWADDR(5 downto 0),
      s_axi_ctrl_AWVALID => s_axi_ctrl_AWVALID,
      s_axi_ctrl_BREADY => s_axi_ctrl_BREADY,
      s_axi_ctrl_RDATA(31 downto 0) => s_axi_ctrl_RDATA(31 downto 0),
      s_axi_ctrl_RREADY => s_axi_ctrl_RREADY,
      s_axi_ctrl_RVALID(1) => s_axi_ctrl_RVALID,
      s_axi_ctrl_RVALID(0) => s_axi_ctrl_ARREADY,
      s_axi_ctrl_WDATA(31 downto 0) => s_axi_ctrl_WDATA(31 downto 0),
      s_axi_ctrl_WSTRB(3 downto 0) => s_axi_ctrl_WSTRB(3 downto 0),
      s_axi_ctrl_WVALID => s_axi_ctrl_WVALID
    );
copyMem_ddr_m_axi_U: entity work.design_1_copyMem_0_0_copyMem_ddr_m_axi
     port map (
      CO(0) => exitcond_fu_139_p2,
      D(32) => m_axi_ddr_RLAST,
      D(31 downto 0) => m_axi_ddr_RDATA(31 downto 0),
      E(0) => \bus_write/buff_wdata/push\,
      Q(7 downto 0) => ddr_addr_read_reg_181(7 downto 0),
      SR(0) => i_reg_104,
      \ap_CS_fsm_reg[13]\(4) => ap_NS_fsm(13),
      \ap_CS_fsm_reg[13]\(3 downto 2) => ap_NS_fsm(9 downto 8),
      \ap_CS_fsm_reg[13]\(1) => ap_NS_fsm(2),
      \ap_CS_fsm_reg[13]\(0) => ap_NS_fsm(0),
      \ap_CS_fsm_reg[13]_0\(6) => ap_CS_fsm_state14,
      \ap_CS_fsm_reg[13]_0\(5) => \ap_CS_fsm_reg_n_2_[12]\,
      \ap_CS_fsm_reg[13]_0\(4) => ap_CS_fsm_state10,
      \ap_CS_fsm_reg[13]_0\(3) => ap_CS_fsm_state9,
      \ap_CS_fsm_reg[13]_0\(2) => ap_CS_fsm_state8,
      \ap_CS_fsm_reg[13]_0\(1) => ap_CS_fsm_state2,
      \ap_CS_fsm_reg[13]_0\(0) => \ap_CS_fsm_reg_n_2_[0]\,
      ap_clk => ap_clk,
      ap_done => ap_done,
      ap_reg_ioackin_ddr_ARREADY_reg => copyMem_ddr_m_axi_U_n_90,
      ap_reg_ioackin_ddr_ARREADY_reg_0 => ap_reg_ioackin_ddr_ARREADY_reg_n_2,
      ap_reg_ioackin_ddr_AWREADY_reg => copyMem_ddr_m_axi_U_n_89,
      ap_reg_ioackin_ddr_AWREADY_reg_0 => ap_reg_ioackin_ddr_AWREADY_reg_n_2,
      ap_rst_n => ap_rst_n,
      ap_rst_n_inv => ap_rst_n_inv,
      ap_start => ap_start,
      bytes_read_reg_150(63 downto 0) => bytes_read_reg_150(63 downto 0),
      ddr_BVALID => ddr_BVALID,
      ddr_RREADY => ddr_RREADY,
      \ddr_addr_1_reg_161_reg[31]\(31 downto 0) => ddr_addr_1_reg_161(31 downto 0),
      \ddr_addr_read_reg_181_reg[7]\(7 downto 0) => ddr_RDATA(7 downto 0),
      \ddr_addr_reg_155_reg[31]\(31 downto 0) => ddr_addr_reg_155(31 downto 0),
      \i_1_reg_176_reg[0]\(0) => p_10_in,
      \i_reg_104_reg[63]\(63) => \i_reg_104_reg_n_2_[63]\,
      \i_reg_104_reg[63]\(62) => \i_reg_104_reg_n_2_[62]\,
      \i_reg_104_reg[63]\(61) => \i_reg_104_reg_n_2_[61]\,
      \i_reg_104_reg[63]\(60) => \i_reg_104_reg_n_2_[60]\,
      \i_reg_104_reg[63]\(59) => \i_reg_104_reg_n_2_[59]\,
      \i_reg_104_reg[63]\(58) => \i_reg_104_reg_n_2_[58]\,
      \i_reg_104_reg[63]\(57) => \i_reg_104_reg_n_2_[57]\,
      \i_reg_104_reg[63]\(56) => \i_reg_104_reg_n_2_[56]\,
      \i_reg_104_reg[63]\(55) => \i_reg_104_reg_n_2_[55]\,
      \i_reg_104_reg[63]\(54) => \i_reg_104_reg_n_2_[54]\,
      \i_reg_104_reg[63]\(53) => \i_reg_104_reg_n_2_[53]\,
      \i_reg_104_reg[63]\(52) => \i_reg_104_reg_n_2_[52]\,
      \i_reg_104_reg[63]\(51) => \i_reg_104_reg_n_2_[51]\,
      \i_reg_104_reg[63]\(50) => \i_reg_104_reg_n_2_[50]\,
      \i_reg_104_reg[63]\(49) => \i_reg_104_reg_n_2_[49]\,
      \i_reg_104_reg[63]\(48) => \i_reg_104_reg_n_2_[48]\,
      \i_reg_104_reg[63]\(47) => \i_reg_104_reg_n_2_[47]\,
      \i_reg_104_reg[63]\(46) => \i_reg_104_reg_n_2_[46]\,
      \i_reg_104_reg[63]\(45) => \i_reg_104_reg_n_2_[45]\,
      \i_reg_104_reg[63]\(44) => \i_reg_104_reg_n_2_[44]\,
      \i_reg_104_reg[63]\(43) => \i_reg_104_reg_n_2_[43]\,
      \i_reg_104_reg[63]\(42) => \i_reg_104_reg_n_2_[42]\,
      \i_reg_104_reg[63]\(41) => \i_reg_104_reg_n_2_[41]\,
      \i_reg_104_reg[63]\(40) => \i_reg_104_reg_n_2_[40]\,
      \i_reg_104_reg[63]\(39) => \i_reg_104_reg_n_2_[39]\,
      \i_reg_104_reg[63]\(38) => \i_reg_104_reg_n_2_[38]\,
      \i_reg_104_reg[63]\(37) => \i_reg_104_reg_n_2_[37]\,
      \i_reg_104_reg[63]\(36) => \i_reg_104_reg_n_2_[36]\,
      \i_reg_104_reg[63]\(35) => \i_reg_104_reg_n_2_[35]\,
      \i_reg_104_reg[63]\(34) => \i_reg_104_reg_n_2_[34]\,
      \i_reg_104_reg[63]\(33) => \i_reg_104_reg_n_2_[33]\,
      \i_reg_104_reg[63]\(32) => \i_reg_104_reg_n_2_[32]\,
      \i_reg_104_reg[63]\(31) => \i_reg_104_reg_n_2_[31]\,
      \i_reg_104_reg[63]\(30) => \i_reg_104_reg_n_2_[30]\,
      \i_reg_104_reg[63]\(29) => \i_reg_104_reg_n_2_[29]\,
      \i_reg_104_reg[63]\(28) => \i_reg_104_reg_n_2_[28]\,
      \i_reg_104_reg[63]\(27) => \i_reg_104_reg_n_2_[27]\,
      \i_reg_104_reg[63]\(26) => \i_reg_104_reg_n_2_[26]\,
      \i_reg_104_reg[63]\(25) => \i_reg_104_reg_n_2_[25]\,
      \i_reg_104_reg[63]\(24) => \i_reg_104_reg_n_2_[24]\,
      \i_reg_104_reg[63]\(23) => \i_reg_104_reg_n_2_[23]\,
      \i_reg_104_reg[63]\(22) => \i_reg_104_reg_n_2_[22]\,
      \i_reg_104_reg[63]\(21) => \i_reg_104_reg_n_2_[21]\,
      \i_reg_104_reg[63]\(20) => \i_reg_104_reg_n_2_[20]\,
      \i_reg_104_reg[63]\(19) => \i_reg_104_reg_n_2_[19]\,
      \i_reg_104_reg[63]\(18) => \i_reg_104_reg_n_2_[18]\,
      \i_reg_104_reg[63]\(17) => \i_reg_104_reg_n_2_[17]\,
      \i_reg_104_reg[63]\(16) => \i_reg_104_reg_n_2_[16]\,
      \i_reg_104_reg[63]\(15) => \i_reg_104_reg_n_2_[15]\,
      \i_reg_104_reg[63]\(14) => \i_reg_104_reg_n_2_[14]\,
      \i_reg_104_reg[63]\(13) => \i_reg_104_reg_n_2_[13]\,
      \i_reg_104_reg[63]\(12) => \i_reg_104_reg_n_2_[12]\,
      \i_reg_104_reg[63]\(11) => \i_reg_104_reg_n_2_[11]\,
      \i_reg_104_reg[63]\(10) => \i_reg_104_reg_n_2_[10]\,
      \i_reg_104_reg[63]\(9) => \i_reg_104_reg_n_2_[9]\,
      \i_reg_104_reg[63]\(8) => \i_reg_104_reg_n_2_[8]\,
      \i_reg_104_reg[63]\(7) => \i_reg_104_reg_n_2_[7]\,
      \i_reg_104_reg[63]\(6) => \i_reg_104_reg_n_2_[6]\,
      \i_reg_104_reg[63]\(5) => \i_reg_104_reg_n_2_[5]\,
      \i_reg_104_reg[63]\(4) => \i_reg_104_reg_n_2_[4]\,
      \i_reg_104_reg[63]\(3) => \i_reg_104_reg_n_2_[3]\,
      \i_reg_104_reg[63]\(2) => \i_reg_104_reg_n_2_[2]\,
      \i_reg_104_reg[63]\(1) => \i_reg_104_reg_n_2_[1]\,
      \i_reg_104_reg[63]\(0) => \i_reg_104_reg_n_2_[0]\,
      m_axi_ddr_ARADDR(29 downto 0) => \^m_axi_ddr_araddr\(31 downto 2),
      \m_axi_ddr_ARLEN[3]\(3 downto 0) => \^m_axi_ddr_arlen\(3 downto 0),
      m_axi_ddr_ARREADY => m_axi_ddr_ARREADY,
      m_axi_ddr_ARVALID => m_axi_ddr_ARVALID,
      m_axi_ddr_AWADDR(29 downto 0) => \^m_axi_ddr_awaddr\(31 downto 2),
      \m_axi_ddr_AWLEN[3]\(3 downto 0) => \^m_axi_ddr_awlen\(3 downto 0),
      m_axi_ddr_AWREADY => m_axi_ddr_AWREADY,
      m_axi_ddr_AWVALID => m_axi_ddr_AWVALID,
      m_axi_ddr_BREADY => m_axi_ddr_BREADY,
      m_axi_ddr_BVALID => m_axi_ddr_BVALID,
      m_axi_ddr_RREADY => m_axi_ddr_RREADY,
      m_axi_ddr_RRESP(1 downto 0) => m_axi_ddr_RRESP(1 downto 0),
      m_axi_ddr_RVALID => m_axi_ddr_RVALID,
      m_axi_ddr_WDATA(31 downto 0) => m_axi_ddr_WDATA(31 downto 0),
      m_axi_ddr_WLAST => m_axi_ddr_WLAST,
      m_axi_ddr_WREADY => m_axi_ddr_WREADY,
      m_axi_ddr_WSTRB(3 downto 0) => m_axi_ddr_WSTRB(3 downto 0),
      m_axi_ddr_WVALID => m_axi_ddr_WVALID
    );
\ddr_addr_1_reg_161_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(0),
      Q => ddr_addr_1_reg_161(0),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(10),
      Q => ddr_addr_1_reg_161(10),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(11),
      Q => ddr_addr_1_reg_161(11),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(12),
      Q => ddr_addr_1_reg_161(12),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(13),
      Q => ddr_addr_1_reg_161(13),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(14),
      Q => ddr_addr_1_reg_161(14),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(15),
      Q => ddr_addr_1_reg_161(15),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(16),
      Q => ddr_addr_1_reg_161(16),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(17),
      Q => ddr_addr_1_reg_161(17),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(18),
      Q => ddr_addr_1_reg_161(18),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(19),
      Q => ddr_addr_1_reg_161(19),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(1),
      Q => ddr_addr_1_reg_161(1),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(20),
      Q => ddr_addr_1_reg_161(20),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(21),
      Q => ddr_addr_1_reg_161(21),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(22),
      Q => ddr_addr_1_reg_161(22),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(23),
      Q => ddr_addr_1_reg_161(23),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(24),
      Q => ddr_addr_1_reg_161(24),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(25),
      Q => ddr_addr_1_reg_161(25),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(26),
      Q => ddr_addr_1_reg_161(26),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(27),
      Q => ddr_addr_1_reg_161(27),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(28),
      Q => ddr_addr_1_reg_161(28),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(29),
      Q => ddr_addr_1_reg_161(29),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(2),
      Q => ddr_addr_1_reg_161(2),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(30),
      Q => ddr_addr_1_reg_161(30),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(31),
      Q => ddr_addr_1_reg_161(31),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(3),
      Q => ddr_addr_1_reg_161(3),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(4),
      Q => ddr_addr_1_reg_161(4),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(5),
      Q => ddr_addr_1_reg_161(5),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(6),
      Q => ddr_addr_1_reg_161(6),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(7),
      Q => ddr_addr_1_reg_161(7),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(8),
      Q => ddr_addr_1_reg_161(8),
      R => '0'
    );
\ddr_addr_1_reg_161_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => dst(9),
      Q => ddr_addr_1_reg_161(9),
      R => '0'
    );
\ddr_addr_read_reg_181_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_RREADY,
      D => ddr_RDATA(0),
      Q => ddr_addr_read_reg_181(0),
      R => '0'
    );
\ddr_addr_read_reg_181_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_RREADY,
      D => ddr_RDATA(1),
      Q => ddr_addr_read_reg_181(1),
      R => '0'
    );
\ddr_addr_read_reg_181_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_RREADY,
      D => ddr_RDATA(2),
      Q => ddr_addr_read_reg_181(2),
      R => '0'
    );
\ddr_addr_read_reg_181_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_RREADY,
      D => ddr_RDATA(3),
      Q => ddr_addr_read_reg_181(3),
      R => '0'
    );
\ddr_addr_read_reg_181_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_RREADY,
      D => ddr_RDATA(4),
      Q => ddr_addr_read_reg_181(4),
      R => '0'
    );
\ddr_addr_read_reg_181_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_RREADY,
      D => ddr_RDATA(5),
      Q => ddr_addr_read_reg_181(5),
      R => '0'
    );
\ddr_addr_read_reg_181_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_RREADY,
      D => ddr_RDATA(6),
      Q => ddr_addr_read_reg_181(6),
      R => '0'
    );
\ddr_addr_read_reg_181_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ddr_RREADY,
      D => ddr_RDATA(7),
      Q => ddr_addr_read_reg_181(7),
      R => '0'
    );
\ddr_addr_reg_155_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(0),
      Q => ddr_addr_reg_155(0),
      R => '0'
    );
\ddr_addr_reg_155_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(10),
      Q => ddr_addr_reg_155(10),
      R => '0'
    );
\ddr_addr_reg_155_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(11),
      Q => ddr_addr_reg_155(11),
      R => '0'
    );
\ddr_addr_reg_155_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(12),
      Q => ddr_addr_reg_155(12),
      R => '0'
    );
\ddr_addr_reg_155_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(13),
      Q => ddr_addr_reg_155(13),
      R => '0'
    );
\ddr_addr_reg_155_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(14),
      Q => ddr_addr_reg_155(14),
      R => '0'
    );
\ddr_addr_reg_155_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(15),
      Q => ddr_addr_reg_155(15),
      R => '0'
    );
\ddr_addr_reg_155_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(16),
      Q => ddr_addr_reg_155(16),
      R => '0'
    );
\ddr_addr_reg_155_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(17),
      Q => ddr_addr_reg_155(17),
      R => '0'
    );
\ddr_addr_reg_155_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(18),
      Q => ddr_addr_reg_155(18),
      R => '0'
    );
\ddr_addr_reg_155_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(19),
      Q => ddr_addr_reg_155(19),
      R => '0'
    );
\ddr_addr_reg_155_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(1),
      Q => ddr_addr_reg_155(1),
      R => '0'
    );
\ddr_addr_reg_155_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(20),
      Q => ddr_addr_reg_155(20),
      R => '0'
    );
\ddr_addr_reg_155_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(21),
      Q => ddr_addr_reg_155(21),
      R => '0'
    );
\ddr_addr_reg_155_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(22),
      Q => ddr_addr_reg_155(22),
      R => '0'
    );
\ddr_addr_reg_155_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(23),
      Q => ddr_addr_reg_155(23),
      R => '0'
    );
\ddr_addr_reg_155_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(24),
      Q => ddr_addr_reg_155(24),
      R => '0'
    );
\ddr_addr_reg_155_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(25),
      Q => ddr_addr_reg_155(25),
      R => '0'
    );
\ddr_addr_reg_155_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(26),
      Q => ddr_addr_reg_155(26),
      R => '0'
    );
\ddr_addr_reg_155_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(27),
      Q => ddr_addr_reg_155(27),
      R => '0'
    );
\ddr_addr_reg_155_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(28),
      Q => ddr_addr_reg_155(28),
      R => '0'
    );
\ddr_addr_reg_155_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(29),
      Q => ddr_addr_reg_155(29),
      R => '0'
    );
\ddr_addr_reg_155_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(2),
      Q => ddr_addr_reg_155(2),
      R => '0'
    );
\ddr_addr_reg_155_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(30),
      Q => ddr_addr_reg_155(30),
      R => '0'
    );
\ddr_addr_reg_155_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(31),
      Q => ddr_addr_reg_155(31),
      R => '0'
    );
\ddr_addr_reg_155_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(3),
      Q => ddr_addr_reg_155(3),
      R => '0'
    );
\ddr_addr_reg_155_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(4),
      Q => ddr_addr_reg_155(4),
      R => '0'
    );
\ddr_addr_reg_155_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(5),
      Q => ddr_addr_reg_155(5),
      R => '0'
    );
\ddr_addr_reg_155_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(6),
      Q => ddr_addr_reg_155(6),
      R => '0'
    );
\ddr_addr_reg_155_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(7),
      Q => ddr_addr_reg_155(7),
      R => '0'
    );
\ddr_addr_reg_155_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(8),
      Q => ddr_addr_reg_155(8),
      R => '0'
    );
\ddr_addr_reg_155_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => ap_NS_fsm18_out,
      D => src(9),
      Q => ddr_addr_reg_155(9),
      R => '0'
    );
\i_1_reg_176[0]_i_1\: unisim.vcomponents.LUT1
    generic map(
      INIT => X"1"
    )
        port map (
      I0 => \i_reg_104_reg_n_2_[0]\,
      O => i_1_fu_144_p2(0)
    );
\i_1_reg_176_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(0),
      Q => i_1_reg_176(0),
      R => '0'
    );
\i_1_reg_176_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(10),
      Q => i_1_reg_176(10),
      R => '0'
    );
\i_1_reg_176_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(11),
      Q => i_1_reg_176(11),
      R => '0'
    );
\i_1_reg_176_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(12),
      Q => i_1_reg_176(12),
      R => '0'
    );
\i_1_reg_176_reg[12]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_reg_176_reg[8]_i_1_n_2\,
      CO(3) => \i_1_reg_176_reg[12]_i_1_n_2\,
      CO(2) => \i_1_reg_176_reg[12]_i_1_n_3\,
      CO(1) => \i_1_reg_176_reg[12]_i_1_n_4\,
      CO(0) => \i_1_reg_176_reg[12]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_144_p2(12 downto 9),
      S(3) => \i_reg_104_reg_n_2_[12]\,
      S(2) => \i_reg_104_reg_n_2_[11]\,
      S(1) => \i_reg_104_reg_n_2_[10]\,
      S(0) => \i_reg_104_reg_n_2_[9]\
    );
\i_1_reg_176_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(13),
      Q => i_1_reg_176(13),
      R => '0'
    );
\i_1_reg_176_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(14),
      Q => i_1_reg_176(14),
      R => '0'
    );
\i_1_reg_176_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(15),
      Q => i_1_reg_176(15),
      R => '0'
    );
\i_1_reg_176_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(16),
      Q => i_1_reg_176(16),
      R => '0'
    );
\i_1_reg_176_reg[16]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_reg_176_reg[12]_i_1_n_2\,
      CO(3) => \i_1_reg_176_reg[16]_i_1_n_2\,
      CO(2) => \i_1_reg_176_reg[16]_i_1_n_3\,
      CO(1) => \i_1_reg_176_reg[16]_i_1_n_4\,
      CO(0) => \i_1_reg_176_reg[16]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_144_p2(16 downto 13),
      S(3) => \i_reg_104_reg_n_2_[16]\,
      S(2) => \i_reg_104_reg_n_2_[15]\,
      S(1) => \i_reg_104_reg_n_2_[14]\,
      S(0) => \i_reg_104_reg_n_2_[13]\
    );
\i_1_reg_176_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(17),
      Q => i_1_reg_176(17),
      R => '0'
    );
\i_1_reg_176_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(18),
      Q => i_1_reg_176(18),
      R => '0'
    );
\i_1_reg_176_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(19),
      Q => i_1_reg_176(19),
      R => '0'
    );
\i_1_reg_176_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(1),
      Q => i_1_reg_176(1),
      R => '0'
    );
\i_1_reg_176_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(20),
      Q => i_1_reg_176(20),
      R => '0'
    );
\i_1_reg_176_reg[20]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_reg_176_reg[16]_i_1_n_2\,
      CO(3) => \i_1_reg_176_reg[20]_i_1_n_2\,
      CO(2) => \i_1_reg_176_reg[20]_i_1_n_3\,
      CO(1) => \i_1_reg_176_reg[20]_i_1_n_4\,
      CO(0) => \i_1_reg_176_reg[20]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_144_p2(20 downto 17),
      S(3) => \i_reg_104_reg_n_2_[20]\,
      S(2) => \i_reg_104_reg_n_2_[19]\,
      S(1) => \i_reg_104_reg_n_2_[18]\,
      S(0) => \i_reg_104_reg_n_2_[17]\
    );
\i_1_reg_176_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(21),
      Q => i_1_reg_176(21),
      R => '0'
    );
\i_1_reg_176_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(22),
      Q => i_1_reg_176(22),
      R => '0'
    );
\i_1_reg_176_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(23),
      Q => i_1_reg_176(23),
      R => '0'
    );
\i_1_reg_176_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(24),
      Q => i_1_reg_176(24),
      R => '0'
    );
\i_1_reg_176_reg[24]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_reg_176_reg[20]_i_1_n_2\,
      CO(3) => \i_1_reg_176_reg[24]_i_1_n_2\,
      CO(2) => \i_1_reg_176_reg[24]_i_1_n_3\,
      CO(1) => \i_1_reg_176_reg[24]_i_1_n_4\,
      CO(0) => \i_1_reg_176_reg[24]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_144_p2(24 downto 21),
      S(3) => \i_reg_104_reg_n_2_[24]\,
      S(2) => \i_reg_104_reg_n_2_[23]\,
      S(1) => \i_reg_104_reg_n_2_[22]\,
      S(0) => \i_reg_104_reg_n_2_[21]\
    );
\i_1_reg_176_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(25),
      Q => i_1_reg_176(25),
      R => '0'
    );
\i_1_reg_176_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(26),
      Q => i_1_reg_176(26),
      R => '0'
    );
\i_1_reg_176_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(27),
      Q => i_1_reg_176(27),
      R => '0'
    );
\i_1_reg_176_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(28),
      Q => i_1_reg_176(28),
      R => '0'
    );
\i_1_reg_176_reg[28]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_reg_176_reg[24]_i_1_n_2\,
      CO(3) => \i_1_reg_176_reg[28]_i_1_n_2\,
      CO(2) => \i_1_reg_176_reg[28]_i_1_n_3\,
      CO(1) => \i_1_reg_176_reg[28]_i_1_n_4\,
      CO(0) => \i_1_reg_176_reg[28]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_144_p2(28 downto 25),
      S(3) => \i_reg_104_reg_n_2_[28]\,
      S(2) => \i_reg_104_reg_n_2_[27]\,
      S(1) => \i_reg_104_reg_n_2_[26]\,
      S(0) => \i_reg_104_reg_n_2_[25]\
    );
\i_1_reg_176_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(29),
      Q => i_1_reg_176(29),
      R => '0'
    );
\i_1_reg_176_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(2),
      Q => i_1_reg_176(2),
      R => '0'
    );
\i_1_reg_176_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(30),
      Q => i_1_reg_176(30),
      R => '0'
    );
\i_1_reg_176_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(31),
      Q => i_1_reg_176(31),
      R => '0'
    );
\i_1_reg_176_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(32),
      Q => i_1_reg_176(32),
      R => '0'
    );
\i_1_reg_176_reg[32]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_reg_176_reg[28]_i_1_n_2\,
      CO(3) => \i_1_reg_176_reg[32]_i_1_n_2\,
      CO(2) => \i_1_reg_176_reg[32]_i_1_n_3\,
      CO(1) => \i_1_reg_176_reg[32]_i_1_n_4\,
      CO(0) => \i_1_reg_176_reg[32]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_144_p2(32 downto 29),
      S(3) => \i_reg_104_reg_n_2_[32]\,
      S(2) => \i_reg_104_reg_n_2_[31]\,
      S(1) => \i_reg_104_reg_n_2_[30]\,
      S(0) => \i_reg_104_reg_n_2_[29]\
    );
\i_1_reg_176_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(33),
      Q => i_1_reg_176(33),
      R => '0'
    );
\i_1_reg_176_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(34),
      Q => i_1_reg_176(34),
      R => '0'
    );
\i_1_reg_176_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(35),
      Q => i_1_reg_176(35),
      R => '0'
    );
\i_1_reg_176_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(36),
      Q => i_1_reg_176(36),
      R => '0'
    );
\i_1_reg_176_reg[36]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_reg_176_reg[32]_i_1_n_2\,
      CO(3) => \i_1_reg_176_reg[36]_i_1_n_2\,
      CO(2) => \i_1_reg_176_reg[36]_i_1_n_3\,
      CO(1) => \i_1_reg_176_reg[36]_i_1_n_4\,
      CO(0) => \i_1_reg_176_reg[36]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_144_p2(36 downto 33),
      S(3) => \i_reg_104_reg_n_2_[36]\,
      S(2) => \i_reg_104_reg_n_2_[35]\,
      S(1) => \i_reg_104_reg_n_2_[34]\,
      S(0) => \i_reg_104_reg_n_2_[33]\
    );
\i_1_reg_176_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(37),
      Q => i_1_reg_176(37),
      R => '0'
    );
\i_1_reg_176_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(38),
      Q => i_1_reg_176(38),
      R => '0'
    );
\i_1_reg_176_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(39),
      Q => i_1_reg_176(39),
      R => '0'
    );
\i_1_reg_176_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(3),
      Q => i_1_reg_176(3),
      R => '0'
    );
\i_1_reg_176_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(40),
      Q => i_1_reg_176(40),
      R => '0'
    );
\i_1_reg_176_reg[40]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_reg_176_reg[36]_i_1_n_2\,
      CO(3) => \i_1_reg_176_reg[40]_i_1_n_2\,
      CO(2) => \i_1_reg_176_reg[40]_i_1_n_3\,
      CO(1) => \i_1_reg_176_reg[40]_i_1_n_4\,
      CO(0) => \i_1_reg_176_reg[40]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_144_p2(40 downto 37),
      S(3) => \i_reg_104_reg_n_2_[40]\,
      S(2) => \i_reg_104_reg_n_2_[39]\,
      S(1) => \i_reg_104_reg_n_2_[38]\,
      S(0) => \i_reg_104_reg_n_2_[37]\
    );
\i_1_reg_176_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(41),
      Q => i_1_reg_176(41),
      R => '0'
    );
\i_1_reg_176_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(42),
      Q => i_1_reg_176(42),
      R => '0'
    );
\i_1_reg_176_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(43),
      Q => i_1_reg_176(43),
      R => '0'
    );
\i_1_reg_176_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(44),
      Q => i_1_reg_176(44),
      R => '0'
    );
\i_1_reg_176_reg[44]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_reg_176_reg[40]_i_1_n_2\,
      CO(3) => \i_1_reg_176_reg[44]_i_1_n_2\,
      CO(2) => \i_1_reg_176_reg[44]_i_1_n_3\,
      CO(1) => \i_1_reg_176_reg[44]_i_1_n_4\,
      CO(0) => \i_1_reg_176_reg[44]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_144_p2(44 downto 41),
      S(3) => \i_reg_104_reg_n_2_[44]\,
      S(2) => \i_reg_104_reg_n_2_[43]\,
      S(1) => \i_reg_104_reg_n_2_[42]\,
      S(0) => \i_reg_104_reg_n_2_[41]\
    );
\i_1_reg_176_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(45),
      Q => i_1_reg_176(45),
      R => '0'
    );
\i_1_reg_176_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(46),
      Q => i_1_reg_176(46),
      R => '0'
    );
\i_1_reg_176_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(47),
      Q => i_1_reg_176(47),
      R => '0'
    );
\i_1_reg_176_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(48),
      Q => i_1_reg_176(48),
      R => '0'
    );
\i_1_reg_176_reg[48]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_reg_176_reg[44]_i_1_n_2\,
      CO(3) => \i_1_reg_176_reg[48]_i_1_n_2\,
      CO(2) => \i_1_reg_176_reg[48]_i_1_n_3\,
      CO(1) => \i_1_reg_176_reg[48]_i_1_n_4\,
      CO(0) => \i_1_reg_176_reg[48]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_144_p2(48 downto 45),
      S(3) => \i_reg_104_reg_n_2_[48]\,
      S(2) => \i_reg_104_reg_n_2_[47]\,
      S(1) => \i_reg_104_reg_n_2_[46]\,
      S(0) => \i_reg_104_reg_n_2_[45]\
    );
\i_1_reg_176_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(49),
      Q => i_1_reg_176(49),
      R => '0'
    );
\i_1_reg_176_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(4),
      Q => i_1_reg_176(4),
      R => '0'
    );
\i_1_reg_176_reg[4]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => '0',
      CO(3) => \i_1_reg_176_reg[4]_i_1_n_2\,
      CO(2) => \i_1_reg_176_reg[4]_i_1_n_3\,
      CO(1) => \i_1_reg_176_reg[4]_i_1_n_4\,
      CO(0) => \i_1_reg_176_reg[4]_i_1_n_5\,
      CYINIT => \i_reg_104_reg_n_2_[0]\,
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_144_p2(4 downto 1),
      S(3) => \i_reg_104_reg_n_2_[4]\,
      S(2) => \i_reg_104_reg_n_2_[3]\,
      S(1) => \i_reg_104_reg_n_2_[2]\,
      S(0) => \i_reg_104_reg_n_2_[1]\
    );
\i_1_reg_176_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(50),
      Q => i_1_reg_176(50),
      R => '0'
    );
\i_1_reg_176_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(51),
      Q => i_1_reg_176(51),
      R => '0'
    );
\i_1_reg_176_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(52),
      Q => i_1_reg_176(52),
      R => '0'
    );
\i_1_reg_176_reg[52]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_reg_176_reg[48]_i_1_n_2\,
      CO(3) => \i_1_reg_176_reg[52]_i_1_n_2\,
      CO(2) => \i_1_reg_176_reg[52]_i_1_n_3\,
      CO(1) => \i_1_reg_176_reg[52]_i_1_n_4\,
      CO(0) => \i_1_reg_176_reg[52]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_144_p2(52 downto 49),
      S(3) => \i_reg_104_reg_n_2_[52]\,
      S(2) => \i_reg_104_reg_n_2_[51]\,
      S(1) => \i_reg_104_reg_n_2_[50]\,
      S(0) => \i_reg_104_reg_n_2_[49]\
    );
\i_1_reg_176_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(53),
      Q => i_1_reg_176(53),
      R => '0'
    );
\i_1_reg_176_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(54),
      Q => i_1_reg_176(54),
      R => '0'
    );
\i_1_reg_176_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(55),
      Q => i_1_reg_176(55),
      R => '0'
    );
\i_1_reg_176_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(56),
      Q => i_1_reg_176(56),
      R => '0'
    );
\i_1_reg_176_reg[56]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_reg_176_reg[52]_i_1_n_2\,
      CO(3) => \i_1_reg_176_reg[56]_i_1_n_2\,
      CO(2) => \i_1_reg_176_reg[56]_i_1_n_3\,
      CO(1) => \i_1_reg_176_reg[56]_i_1_n_4\,
      CO(0) => \i_1_reg_176_reg[56]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_144_p2(56 downto 53),
      S(3) => \i_reg_104_reg_n_2_[56]\,
      S(2) => \i_reg_104_reg_n_2_[55]\,
      S(1) => \i_reg_104_reg_n_2_[54]\,
      S(0) => \i_reg_104_reg_n_2_[53]\
    );
\i_1_reg_176_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(57),
      Q => i_1_reg_176(57),
      R => '0'
    );
\i_1_reg_176_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(58),
      Q => i_1_reg_176(58),
      R => '0'
    );
\i_1_reg_176_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(59),
      Q => i_1_reg_176(59),
      R => '0'
    );
\i_1_reg_176_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(5),
      Q => i_1_reg_176(5),
      R => '0'
    );
\i_1_reg_176_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(60),
      Q => i_1_reg_176(60),
      R => '0'
    );
\i_1_reg_176_reg[60]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_reg_176_reg[56]_i_1_n_2\,
      CO(3) => \i_1_reg_176_reg[60]_i_1_n_2\,
      CO(2) => \i_1_reg_176_reg[60]_i_1_n_3\,
      CO(1) => \i_1_reg_176_reg[60]_i_1_n_4\,
      CO(0) => \i_1_reg_176_reg[60]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_144_p2(60 downto 57),
      S(3) => \i_reg_104_reg_n_2_[60]\,
      S(2) => \i_reg_104_reg_n_2_[59]\,
      S(1) => \i_reg_104_reg_n_2_[58]\,
      S(0) => \i_reg_104_reg_n_2_[57]\
    );
\i_1_reg_176_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(61),
      Q => i_1_reg_176(61),
      R => '0'
    );
\i_1_reg_176_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(62),
      Q => i_1_reg_176(62),
      R => '0'
    );
\i_1_reg_176_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(63),
      Q => i_1_reg_176(63),
      R => '0'
    );
\i_1_reg_176_reg[63]_i_2\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_reg_176_reg[60]_i_1_n_2\,
      CO(3 downto 2) => \NLW_i_1_reg_176_reg[63]_i_2_CO_UNCONNECTED\(3 downto 2),
      CO(1) => \i_1_reg_176_reg[63]_i_2_n_4\,
      CO(0) => \i_1_reg_176_reg[63]_i_2_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3) => \NLW_i_1_reg_176_reg[63]_i_2_O_UNCONNECTED\(3),
      O(2 downto 0) => i_1_fu_144_p2(63 downto 61),
      S(3) => '0',
      S(2) => \i_reg_104_reg_n_2_[63]\,
      S(1) => \i_reg_104_reg_n_2_[62]\,
      S(0) => \i_reg_104_reg_n_2_[61]\
    );
\i_1_reg_176_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(6),
      Q => i_1_reg_176(6),
      R => '0'
    );
\i_1_reg_176_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(7),
      Q => i_1_reg_176(7),
      R => '0'
    );
\i_1_reg_176_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(8),
      Q => i_1_reg_176(8),
      R => '0'
    );
\i_1_reg_176_reg[8]_i_1\: unisim.vcomponents.CARRY4
     port map (
      CI => \i_1_reg_176_reg[4]_i_1_n_2\,
      CO(3) => \i_1_reg_176_reg[8]_i_1_n_2\,
      CO(2) => \i_1_reg_176_reg[8]_i_1_n_3\,
      CO(1) => \i_1_reg_176_reg[8]_i_1_n_4\,
      CO(0) => \i_1_reg_176_reg[8]_i_1_n_5\,
      CYINIT => '0',
      DI(3 downto 0) => B"0000",
      O(3 downto 0) => i_1_fu_144_p2(8 downto 5),
      S(3) => \i_reg_104_reg_n_2_[8]\,
      S(2) => \i_reg_104_reg_n_2_[7]\,
      S(1) => \i_reg_104_reg_n_2_[6]\,
      S(0) => \i_reg_104_reg_n_2_[5]\
    );
\i_1_reg_176_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => p_10_in,
      D => i_1_fu_144_p2(9),
      Q => i_1_reg_176(9),
      R => '0'
    );
\i_reg_104_reg[0]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(0),
      Q => \i_reg_104_reg_n_2_[0]\,
      R => i_reg_104
    );
\i_reg_104_reg[10]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(10),
      Q => \i_reg_104_reg_n_2_[10]\,
      R => i_reg_104
    );
\i_reg_104_reg[11]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(11),
      Q => \i_reg_104_reg_n_2_[11]\,
      R => i_reg_104
    );
\i_reg_104_reg[12]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(12),
      Q => \i_reg_104_reg_n_2_[12]\,
      R => i_reg_104
    );
\i_reg_104_reg[13]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(13),
      Q => \i_reg_104_reg_n_2_[13]\,
      R => i_reg_104
    );
\i_reg_104_reg[14]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(14),
      Q => \i_reg_104_reg_n_2_[14]\,
      R => i_reg_104
    );
\i_reg_104_reg[15]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(15),
      Q => \i_reg_104_reg_n_2_[15]\,
      R => i_reg_104
    );
\i_reg_104_reg[16]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(16),
      Q => \i_reg_104_reg_n_2_[16]\,
      R => i_reg_104
    );
\i_reg_104_reg[17]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(17),
      Q => \i_reg_104_reg_n_2_[17]\,
      R => i_reg_104
    );
\i_reg_104_reg[18]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(18),
      Q => \i_reg_104_reg_n_2_[18]\,
      R => i_reg_104
    );
\i_reg_104_reg[19]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(19),
      Q => \i_reg_104_reg_n_2_[19]\,
      R => i_reg_104
    );
\i_reg_104_reg[1]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(1),
      Q => \i_reg_104_reg_n_2_[1]\,
      R => i_reg_104
    );
\i_reg_104_reg[20]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(20),
      Q => \i_reg_104_reg_n_2_[20]\,
      R => i_reg_104
    );
\i_reg_104_reg[21]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(21),
      Q => \i_reg_104_reg_n_2_[21]\,
      R => i_reg_104
    );
\i_reg_104_reg[22]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(22),
      Q => \i_reg_104_reg_n_2_[22]\,
      R => i_reg_104
    );
\i_reg_104_reg[23]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(23),
      Q => \i_reg_104_reg_n_2_[23]\,
      R => i_reg_104
    );
\i_reg_104_reg[24]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(24),
      Q => \i_reg_104_reg_n_2_[24]\,
      R => i_reg_104
    );
\i_reg_104_reg[25]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(25),
      Q => \i_reg_104_reg_n_2_[25]\,
      R => i_reg_104
    );
\i_reg_104_reg[26]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(26),
      Q => \i_reg_104_reg_n_2_[26]\,
      R => i_reg_104
    );
\i_reg_104_reg[27]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(27),
      Q => \i_reg_104_reg_n_2_[27]\,
      R => i_reg_104
    );
\i_reg_104_reg[28]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(28),
      Q => \i_reg_104_reg_n_2_[28]\,
      R => i_reg_104
    );
\i_reg_104_reg[29]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(29),
      Q => \i_reg_104_reg_n_2_[29]\,
      R => i_reg_104
    );
\i_reg_104_reg[2]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(2),
      Q => \i_reg_104_reg_n_2_[2]\,
      R => i_reg_104
    );
\i_reg_104_reg[30]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(30),
      Q => \i_reg_104_reg_n_2_[30]\,
      R => i_reg_104
    );
\i_reg_104_reg[31]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(31),
      Q => \i_reg_104_reg_n_2_[31]\,
      R => i_reg_104
    );
\i_reg_104_reg[32]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(32),
      Q => \i_reg_104_reg_n_2_[32]\,
      R => i_reg_104
    );
\i_reg_104_reg[33]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(33),
      Q => \i_reg_104_reg_n_2_[33]\,
      R => i_reg_104
    );
\i_reg_104_reg[34]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(34),
      Q => \i_reg_104_reg_n_2_[34]\,
      R => i_reg_104
    );
\i_reg_104_reg[35]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(35),
      Q => \i_reg_104_reg_n_2_[35]\,
      R => i_reg_104
    );
\i_reg_104_reg[36]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(36),
      Q => \i_reg_104_reg_n_2_[36]\,
      R => i_reg_104
    );
\i_reg_104_reg[37]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(37),
      Q => \i_reg_104_reg_n_2_[37]\,
      R => i_reg_104
    );
\i_reg_104_reg[38]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(38),
      Q => \i_reg_104_reg_n_2_[38]\,
      R => i_reg_104
    );
\i_reg_104_reg[39]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(39),
      Q => \i_reg_104_reg_n_2_[39]\,
      R => i_reg_104
    );
\i_reg_104_reg[3]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(3),
      Q => \i_reg_104_reg_n_2_[3]\,
      R => i_reg_104
    );
\i_reg_104_reg[40]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(40),
      Q => \i_reg_104_reg_n_2_[40]\,
      R => i_reg_104
    );
\i_reg_104_reg[41]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(41),
      Q => \i_reg_104_reg_n_2_[41]\,
      R => i_reg_104
    );
\i_reg_104_reg[42]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(42),
      Q => \i_reg_104_reg_n_2_[42]\,
      R => i_reg_104
    );
\i_reg_104_reg[43]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(43),
      Q => \i_reg_104_reg_n_2_[43]\,
      R => i_reg_104
    );
\i_reg_104_reg[44]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(44),
      Q => \i_reg_104_reg_n_2_[44]\,
      R => i_reg_104
    );
\i_reg_104_reg[45]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(45),
      Q => \i_reg_104_reg_n_2_[45]\,
      R => i_reg_104
    );
\i_reg_104_reg[46]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(46),
      Q => \i_reg_104_reg_n_2_[46]\,
      R => i_reg_104
    );
\i_reg_104_reg[47]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(47),
      Q => \i_reg_104_reg_n_2_[47]\,
      R => i_reg_104
    );
\i_reg_104_reg[48]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(48),
      Q => \i_reg_104_reg_n_2_[48]\,
      R => i_reg_104
    );
\i_reg_104_reg[49]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(49),
      Q => \i_reg_104_reg_n_2_[49]\,
      R => i_reg_104
    );
\i_reg_104_reg[4]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(4),
      Q => \i_reg_104_reg_n_2_[4]\,
      R => i_reg_104
    );
\i_reg_104_reg[50]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(50),
      Q => \i_reg_104_reg_n_2_[50]\,
      R => i_reg_104
    );
\i_reg_104_reg[51]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(51),
      Q => \i_reg_104_reg_n_2_[51]\,
      R => i_reg_104
    );
\i_reg_104_reg[52]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(52),
      Q => \i_reg_104_reg_n_2_[52]\,
      R => i_reg_104
    );
\i_reg_104_reg[53]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(53),
      Q => \i_reg_104_reg_n_2_[53]\,
      R => i_reg_104
    );
\i_reg_104_reg[54]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(54),
      Q => \i_reg_104_reg_n_2_[54]\,
      R => i_reg_104
    );
\i_reg_104_reg[55]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(55),
      Q => \i_reg_104_reg_n_2_[55]\,
      R => i_reg_104
    );
\i_reg_104_reg[56]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(56),
      Q => \i_reg_104_reg_n_2_[56]\,
      R => i_reg_104
    );
\i_reg_104_reg[57]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(57),
      Q => \i_reg_104_reg_n_2_[57]\,
      R => i_reg_104
    );
\i_reg_104_reg[58]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(58),
      Q => \i_reg_104_reg_n_2_[58]\,
      R => i_reg_104
    );
\i_reg_104_reg[59]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(59),
      Q => \i_reg_104_reg_n_2_[59]\,
      R => i_reg_104
    );
\i_reg_104_reg[5]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(5),
      Q => \i_reg_104_reg_n_2_[5]\,
      R => i_reg_104
    );
\i_reg_104_reg[60]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(60),
      Q => \i_reg_104_reg_n_2_[60]\,
      R => i_reg_104
    );
\i_reg_104_reg[61]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(61),
      Q => \i_reg_104_reg_n_2_[61]\,
      R => i_reg_104
    );
\i_reg_104_reg[62]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(62),
      Q => \i_reg_104_reg_n_2_[62]\,
      R => i_reg_104
    );
\i_reg_104_reg[63]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(63),
      Q => \i_reg_104_reg_n_2_[63]\,
      R => i_reg_104
    );
\i_reg_104_reg[6]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(6),
      Q => \i_reg_104_reg_n_2_[6]\,
      R => i_reg_104
    );
\i_reg_104_reg[7]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(7),
      Q => \i_reg_104_reg_n_2_[7]\,
      R => i_reg_104
    );
\i_reg_104_reg[8]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(8),
      Q => \i_reg_104_reg_n_2_[8]\,
      R => i_reg_104
    );
\i_reg_104_reg[9]\: unisim.vcomponents.FDRE
     port map (
      C => ap_clk,
      CE => \bus_write/buff_wdata/push\,
      D => i_1_reg_176(9),
      Q => \i_reg_104_reg_n_2_[9]\,
      R => i_reg_104
    );
end STRUCTURE;
library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
library UNISIM;
use UNISIM.VCOMPONENTS.ALL;
entity design_1_copyMem_0_0 is
  port (
    s_axi_ctrl_AWADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_ctrl_AWVALID : in STD_LOGIC;
    s_axi_ctrl_AWREADY : out STD_LOGIC;
    s_axi_ctrl_WDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_WSTRB : in STD_LOGIC_VECTOR ( 3 downto 0 );
    s_axi_ctrl_WVALID : in STD_LOGIC;
    s_axi_ctrl_WREADY : out STD_LOGIC;
    s_axi_ctrl_BRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_BVALID : out STD_LOGIC;
    s_axi_ctrl_BREADY : in STD_LOGIC;
    s_axi_ctrl_ARADDR : in STD_LOGIC_VECTOR ( 5 downto 0 );
    s_axi_ctrl_ARVALID : in STD_LOGIC;
    s_axi_ctrl_ARREADY : out STD_LOGIC;
    s_axi_ctrl_RDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    s_axi_ctrl_RRESP : out STD_LOGIC_VECTOR ( 1 downto 0 );
    s_axi_ctrl_RVALID : out STD_LOGIC;
    s_axi_ctrl_RREADY : in STD_LOGIC;
    ap_clk : in STD_LOGIC;
    ap_rst_n : in STD_LOGIC;
    interrupt : out STD_LOGIC;
    m_axi_ddr_AWADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_ddr_AWLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_ddr_AWSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_ddr_AWBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ddr_AWLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ddr_AWREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ddr_AWCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ddr_AWPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_ddr_AWQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ddr_AWVALID : out STD_LOGIC;
    m_axi_ddr_AWREADY : in STD_LOGIC;
    m_axi_ddr_WDATA : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_ddr_WSTRB : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ddr_WLAST : out STD_LOGIC;
    m_axi_ddr_WVALID : out STD_LOGIC;
    m_axi_ddr_WREADY : in STD_LOGIC;
    m_axi_ddr_BRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ddr_BVALID : in STD_LOGIC;
    m_axi_ddr_BREADY : out STD_LOGIC;
    m_axi_ddr_ARADDR : out STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_ddr_ARLEN : out STD_LOGIC_VECTOR ( 7 downto 0 );
    m_axi_ddr_ARSIZE : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_ddr_ARBURST : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ddr_ARLOCK : out STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ddr_ARREGION : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ddr_ARCACHE : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ddr_ARPROT : out STD_LOGIC_VECTOR ( 2 downto 0 );
    m_axi_ddr_ARQOS : out STD_LOGIC_VECTOR ( 3 downto 0 );
    m_axi_ddr_ARVALID : out STD_LOGIC;
    m_axi_ddr_ARREADY : in STD_LOGIC;
    m_axi_ddr_RDATA : in STD_LOGIC_VECTOR ( 31 downto 0 );
    m_axi_ddr_RRESP : in STD_LOGIC_VECTOR ( 1 downto 0 );
    m_axi_ddr_RLAST : in STD_LOGIC;
    m_axi_ddr_RVALID : in STD_LOGIC;
    m_axi_ddr_RREADY : out STD_LOGIC
  );
  attribute NotValidForBitStream : boolean;
  attribute NotValidForBitStream of design_1_copyMem_0_0 : entity is true;
  attribute CHECK_LICENSE_TYPE : string;
  attribute CHECK_LICENSE_TYPE of design_1_copyMem_0_0 : entity is "design_1_copyMem_0_0,copyMem,{}";
  attribute DowngradeIPIdentifiedWarnings : string;
  attribute DowngradeIPIdentifiedWarnings of design_1_copyMem_0_0 : entity is "yes";
  attribute IP_DEFINITION_SOURCE : string;
  attribute IP_DEFINITION_SOURCE of design_1_copyMem_0_0 : entity is "HLS";
  attribute X_CORE_INFO : string;
  attribute X_CORE_INFO of design_1_copyMem_0_0 : entity is "copyMem,Vivado 2018.2";
  attribute hls_module : string;
  attribute hls_module of design_1_copyMem_0_0 : entity is "yes";
end design_1_copyMem_0_0;

architecture STRUCTURE of design_1_copyMem_0_0 is
  signal NLW_inst_m_axi_ddr_ARID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_ddr_ARUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_ddr_AWID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_ddr_AWUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_ddr_WID_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  signal NLW_inst_m_axi_ddr_WUSER_UNCONNECTED : STD_LOGIC_VECTOR ( 0 to 0 );
  attribute C_M_AXI_DATA_WIDTH : integer;
  attribute C_M_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_DDR_ADDR_WIDTH : integer;
  attribute C_M_AXI_DDR_ADDR_WIDTH of inst : label is 32;
  attribute C_M_AXI_DDR_ARUSER_WIDTH : integer;
  attribute C_M_AXI_DDR_ARUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_DDR_AWUSER_WIDTH : integer;
  attribute C_M_AXI_DDR_AWUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_DDR_BUSER_WIDTH : integer;
  attribute C_M_AXI_DDR_BUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_DDR_CACHE_VALUE : integer;
  attribute C_M_AXI_DDR_CACHE_VALUE of inst : label is 3;
  attribute C_M_AXI_DDR_DATA_WIDTH : integer;
  attribute C_M_AXI_DDR_DATA_WIDTH of inst : label is 32;
  attribute C_M_AXI_DDR_ID_WIDTH : integer;
  attribute C_M_AXI_DDR_ID_WIDTH of inst : label is 1;
  attribute C_M_AXI_DDR_PROT_VALUE : integer;
  attribute C_M_AXI_DDR_PROT_VALUE of inst : label is 0;
  attribute C_M_AXI_DDR_RUSER_WIDTH : integer;
  attribute C_M_AXI_DDR_RUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_DDR_USER_VALUE : integer;
  attribute C_M_AXI_DDR_USER_VALUE of inst : label is 0;
  attribute C_M_AXI_DDR_WSTRB_WIDTH : integer;
  attribute C_M_AXI_DDR_WSTRB_WIDTH of inst : label is 4;
  attribute C_M_AXI_DDR_WUSER_WIDTH : integer;
  attribute C_M_AXI_DDR_WUSER_WIDTH of inst : label is 1;
  attribute C_M_AXI_WSTRB_WIDTH : integer;
  attribute C_M_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_CTRL_ADDR_WIDTH : integer;
  attribute C_S_AXI_CTRL_ADDR_WIDTH of inst : label is 6;
  attribute C_S_AXI_CTRL_DATA_WIDTH : integer;
  attribute C_S_AXI_CTRL_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH : integer;
  attribute C_S_AXI_CTRL_WSTRB_WIDTH of inst : label is 4;
  attribute C_S_AXI_DATA_WIDTH : integer;
  attribute C_S_AXI_DATA_WIDTH of inst : label is 32;
  attribute C_S_AXI_WSTRB_WIDTH : integer;
  attribute C_S_AXI_WSTRB_WIDTH of inst : label is 4;
  attribute ap_ST_fsm_state1 : string;
  attribute ap_ST_fsm_state1 of inst : label is "14'b00000000000001";
  attribute ap_ST_fsm_state10 : string;
  attribute ap_ST_fsm_state10 of inst : label is "14'b00001000000000";
  attribute ap_ST_fsm_state11 : string;
  attribute ap_ST_fsm_state11 of inst : label is "14'b00010000000000";
  attribute ap_ST_fsm_state12 : string;
  attribute ap_ST_fsm_state12 of inst : label is "14'b00100000000000";
  attribute ap_ST_fsm_state13 : string;
  attribute ap_ST_fsm_state13 of inst : label is "14'b01000000000000";
  attribute ap_ST_fsm_state14 : string;
  attribute ap_ST_fsm_state14 of inst : label is "14'b10000000000000";
  attribute ap_ST_fsm_state2 : string;
  attribute ap_ST_fsm_state2 of inst : label is "14'b00000000000010";
  attribute ap_ST_fsm_state3 : string;
  attribute ap_ST_fsm_state3 of inst : label is "14'b00000000000100";
  attribute ap_ST_fsm_state4 : string;
  attribute ap_ST_fsm_state4 of inst : label is "14'b00000000001000";
  attribute ap_ST_fsm_state5 : string;
  attribute ap_ST_fsm_state5 of inst : label is "14'b00000000010000";
  attribute ap_ST_fsm_state6 : string;
  attribute ap_ST_fsm_state6 of inst : label is "14'b00000000100000";
  attribute ap_ST_fsm_state7 : string;
  attribute ap_ST_fsm_state7 of inst : label is "14'b00000001000000";
  attribute ap_ST_fsm_state8 : string;
  attribute ap_ST_fsm_state8 of inst : label is "14'b00000010000000";
  attribute ap_ST_fsm_state9 : string;
  attribute ap_ST_fsm_state9 of inst : label is "14'b00000100000000";
  attribute X_INTERFACE_INFO : string;
  attribute X_INTERFACE_INFO of ap_clk : signal is "xilinx.com:signal:clock:1.0 ap_clk CLK";
  attribute X_INTERFACE_PARAMETER : string;
  attribute X_INTERFACE_PARAMETER of ap_clk : signal is "XIL_INTERFACENAME ap_clk, ASSOCIATED_BUSIF s_axi_ctrl:m_axi_ddr, ASSOCIATED_RESET ap_rst_n, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0";
  attribute X_INTERFACE_INFO of ap_rst_n : signal is "xilinx.com:signal:reset:1.0 ap_rst_n RST";
  attribute X_INTERFACE_PARAMETER of ap_rst_n : signal is "XIL_INTERFACENAME ap_rst_n, POLARITY ACTIVE_LOW, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {RST {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}";
  attribute X_INTERFACE_INFO of interrupt : signal is "xilinx.com:signal:interrupt:1.0 interrupt INTERRUPT";
  attribute X_INTERFACE_PARAMETER of interrupt : signal is "XIL_INTERFACENAME interrupt, SENSITIVITY LEVEL_HIGH, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {INTERRUPT {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, PortWidth 1";
  attribute X_INTERFACE_INFO of m_axi_ddr_ARREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr ARREADY";
  attribute X_INTERFACE_INFO of m_axi_ddr_ARVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr ARVALID";
  attribute X_INTERFACE_INFO of m_axi_ddr_AWREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr AWREADY";
  attribute X_INTERFACE_INFO of m_axi_ddr_AWVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr AWVALID";
  attribute X_INTERFACE_INFO of m_axi_ddr_BREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr BREADY";
  attribute X_INTERFACE_INFO of m_axi_ddr_BVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr BVALID";
  attribute X_INTERFACE_INFO of m_axi_ddr_RLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr RLAST";
  attribute X_INTERFACE_INFO of m_axi_ddr_RREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr RREADY";
  attribute X_INTERFACE_PARAMETER of m_axi_ddr_RREADY : signal is "XIL_INTERFACENAME m_axi_ddr, ADDR_WIDTH 32, MAX_BURST_LENGTH 256, NUM_READ_OUTSTANDING 16, NUM_WRITE_OUTSTANDING 16, MAX_READ_BURST_LENGTH 16, MAX_WRITE_BURST_LENGTH 16, PROTOCOL AXI4, READ_WRITE_MODE READ_WRITE, HAS_BURST 0, SUPPORTS_NARROW_BURST 0, DATA_WIDTH 32, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_LOCK 1, HAS_PROT 1, HAS_CACHE 1, HAS_QOS 1, HAS_REGION 1, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 1, NUM_WRITE_THREADS 1, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of m_axi_ddr_RVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr RVALID";
  attribute X_INTERFACE_INFO of m_axi_ddr_WLAST : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr WLAST";
  attribute X_INTERFACE_INFO of m_axi_ddr_WREADY : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr WREADY";
  attribute X_INTERFACE_INFO of m_axi_ddr_WVALID : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr WVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_ARREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl ARREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_ARVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl ARVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_AWREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl AWREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_AWVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl AWVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_BREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl BREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_BVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl BVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_RREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl RREADY";
  attribute X_INTERFACE_PARAMETER of s_axi_ctrl_RREADY : signal is "XIL_INTERFACENAME s_axi_ctrl, ADDR_WIDTH 6, DATA_WIDTH 32, PROTOCOL AXI4LITE, READ_WRITE_MODE READ_WRITE, LAYERED_METADATA xilinx.com:interface:datatypes:1.0 {CLK {datatype {name {attribs {resolve_type immediate dependency {} format string minimum {} maximum {}} value {}} bitwidth {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 1} bitoffset {attribs {resolve_type immediate dependency {} format long minimum {} maximum {}} value 0}}}}, FREQ_HZ 100000000, ID_WIDTH 0, AWUSER_WIDTH 0, ARUSER_WIDTH 0, WUSER_WIDTH 0, RUSER_WIDTH 0, BUSER_WIDTH 0, HAS_BURST 0, HAS_LOCK 0, HAS_PROT 0, HAS_CACHE 0, HAS_QOS 0, HAS_REGION 0, HAS_WSTRB 1, HAS_BRESP 1, HAS_RRESP 1, SUPPORTS_NARROW_BURST 0, NUM_READ_OUTSTANDING 1, NUM_WRITE_OUTSTANDING 1, MAX_BURST_LENGTH 1, PHASE 0.000, CLK_DOMAIN design_1_processing_system7_0_0_FCLK_CLK0, NUM_READ_THREADS 4, NUM_WRITE_THREADS 4, RUSER_BITS_PER_BYTE 0, WUSER_BITS_PER_BYTE 0";
  attribute X_INTERFACE_INFO of s_axi_ctrl_RVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl RVALID";
  attribute X_INTERFACE_INFO of s_axi_ctrl_WREADY : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl WREADY";
  attribute X_INTERFACE_INFO of s_axi_ctrl_WVALID : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl WVALID";
  attribute X_INTERFACE_INFO of m_axi_ddr_ARADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr ARADDR";
  attribute X_INTERFACE_INFO of m_axi_ddr_ARBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr ARBURST";
  attribute X_INTERFACE_INFO of m_axi_ddr_ARCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr ARCACHE";
  attribute X_INTERFACE_INFO of m_axi_ddr_ARLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr ARLEN";
  attribute X_INTERFACE_INFO of m_axi_ddr_ARLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr ARLOCK";
  attribute X_INTERFACE_INFO of m_axi_ddr_ARPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr ARPROT";
  attribute X_INTERFACE_INFO of m_axi_ddr_ARQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr ARQOS";
  attribute X_INTERFACE_INFO of m_axi_ddr_ARREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr ARREGION";
  attribute X_INTERFACE_INFO of m_axi_ddr_ARSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr ARSIZE";
  attribute X_INTERFACE_INFO of m_axi_ddr_AWADDR : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr AWADDR";
  attribute X_INTERFACE_INFO of m_axi_ddr_AWBURST : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr AWBURST";
  attribute X_INTERFACE_INFO of m_axi_ddr_AWCACHE : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr AWCACHE";
  attribute X_INTERFACE_INFO of m_axi_ddr_AWLEN : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr AWLEN";
  attribute X_INTERFACE_INFO of m_axi_ddr_AWLOCK : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr AWLOCK";
  attribute X_INTERFACE_INFO of m_axi_ddr_AWPROT : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr AWPROT";
  attribute X_INTERFACE_INFO of m_axi_ddr_AWQOS : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr AWQOS";
  attribute X_INTERFACE_INFO of m_axi_ddr_AWREGION : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr AWREGION";
  attribute X_INTERFACE_INFO of m_axi_ddr_AWSIZE : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr AWSIZE";
  attribute X_INTERFACE_INFO of m_axi_ddr_BRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr BRESP";
  attribute X_INTERFACE_INFO of m_axi_ddr_RDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr RDATA";
  attribute X_INTERFACE_INFO of m_axi_ddr_RRESP : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr RRESP";
  attribute X_INTERFACE_INFO of m_axi_ddr_WDATA : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr WDATA";
  attribute X_INTERFACE_INFO of m_axi_ddr_WSTRB : signal is "xilinx.com:interface:aximm:1.0 m_axi_ddr WSTRB";
  attribute X_INTERFACE_INFO of s_axi_ctrl_ARADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl ARADDR";
  attribute X_INTERFACE_INFO of s_axi_ctrl_AWADDR : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl AWADDR";
  attribute X_INTERFACE_INFO of s_axi_ctrl_BRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl BRESP";
  attribute X_INTERFACE_INFO of s_axi_ctrl_RDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl RDATA";
  attribute X_INTERFACE_INFO of s_axi_ctrl_RRESP : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl RRESP";
  attribute X_INTERFACE_INFO of s_axi_ctrl_WDATA : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl WDATA";
  attribute X_INTERFACE_INFO of s_axi_ctrl_WSTRB : signal is "xilinx.com:interface:aximm:1.0 s_axi_ctrl WSTRB";
begin
inst: entity work.design_1_copyMem_0_0_copyMem
     port map (
      ap_clk => ap_clk,
      ap_rst_n => ap_rst_n,
      interrupt => interrupt,
      m_axi_ddr_ARADDR(31 downto 0) => m_axi_ddr_ARADDR(31 downto 0),
      m_axi_ddr_ARBURST(1 downto 0) => m_axi_ddr_ARBURST(1 downto 0),
      m_axi_ddr_ARCACHE(3 downto 0) => m_axi_ddr_ARCACHE(3 downto 0),
      m_axi_ddr_ARID(0) => NLW_inst_m_axi_ddr_ARID_UNCONNECTED(0),
      m_axi_ddr_ARLEN(7 downto 0) => m_axi_ddr_ARLEN(7 downto 0),
      m_axi_ddr_ARLOCK(1 downto 0) => m_axi_ddr_ARLOCK(1 downto 0),
      m_axi_ddr_ARPROT(2 downto 0) => m_axi_ddr_ARPROT(2 downto 0),
      m_axi_ddr_ARQOS(3 downto 0) => m_axi_ddr_ARQOS(3 downto 0),
      m_axi_ddr_ARREADY => m_axi_ddr_ARREADY,
      m_axi_ddr_ARREGION(3 downto 0) => m_axi_ddr_ARREGION(3 downto 0),
      m_axi_ddr_ARSIZE(2 downto 0) => m_axi_ddr_ARSIZE(2 downto 0),
      m_axi_ddr_ARUSER(0) => NLW_inst_m_axi_ddr_ARUSER_UNCONNECTED(0),
      m_axi_ddr_ARVALID => m_axi_ddr_ARVALID,
      m_axi_ddr_AWADDR(31 downto 0) => m_axi_ddr_AWADDR(31 downto 0),
      m_axi_ddr_AWBURST(1 downto 0) => m_axi_ddr_AWBURST(1 downto 0),
      m_axi_ddr_AWCACHE(3 downto 0) => m_axi_ddr_AWCACHE(3 downto 0),
      m_axi_ddr_AWID(0) => NLW_inst_m_axi_ddr_AWID_UNCONNECTED(0),
      m_axi_ddr_AWLEN(7 downto 0) => m_axi_ddr_AWLEN(7 downto 0),
      m_axi_ddr_AWLOCK(1 downto 0) => m_axi_ddr_AWLOCK(1 downto 0),
      m_axi_ddr_AWPROT(2 downto 0) => m_axi_ddr_AWPROT(2 downto 0),
      m_axi_ddr_AWQOS(3 downto 0) => m_axi_ddr_AWQOS(3 downto 0),
      m_axi_ddr_AWREADY => m_axi_ddr_AWREADY,
      m_axi_ddr_AWREGION(3 downto 0) => m_axi_ddr_AWREGION(3 downto 0),
      m_axi_ddr_AWSIZE(2 downto 0) => m_axi_ddr_AWSIZE(2 downto 0),
      m_axi_ddr_AWUSER(0) => NLW_inst_m_axi_ddr_AWUSER_UNCONNECTED(0),
      m_axi_ddr_AWVALID => m_axi_ddr_AWVALID,
      m_axi_ddr_BID(0) => '0',
      m_axi_ddr_BREADY => m_axi_ddr_BREADY,
      m_axi_ddr_BRESP(1 downto 0) => m_axi_ddr_BRESP(1 downto 0),
      m_axi_ddr_BUSER(0) => '0',
      m_axi_ddr_BVALID => m_axi_ddr_BVALID,
      m_axi_ddr_RDATA(31 downto 0) => m_axi_ddr_RDATA(31 downto 0),
      m_axi_ddr_RID(0) => '0',
      m_axi_ddr_RLAST => m_axi_ddr_RLAST,
      m_axi_ddr_RREADY => m_axi_ddr_RREADY,
      m_axi_ddr_RRESP(1 downto 0) => m_axi_ddr_RRESP(1 downto 0),
      m_axi_ddr_RUSER(0) => '0',
      m_axi_ddr_RVALID => m_axi_ddr_RVALID,
      m_axi_ddr_WDATA(31 downto 0) => m_axi_ddr_WDATA(31 downto 0),
      m_axi_ddr_WID(0) => NLW_inst_m_axi_ddr_WID_UNCONNECTED(0),
      m_axi_ddr_WLAST => m_axi_ddr_WLAST,
      m_axi_ddr_WREADY => m_axi_ddr_WREADY,
      m_axi_ddr_WSTRB(3 downto 0) => m_axi_ddr_WSTRB(3 downto 0),
      m_axi_ddr_WUSER(0) => NLW_inst_m_axi_ddr_WUSER_UNCONNECTED(0),
      m_axi_ddr_WVALID => m_axi_ddr_WVALID,
      s_axi_ctrl_ARADDR(5 downto 0) => s_axi_ctrl_ARADDR(5 downto 0),
      s_axi_ctrl_ARREADY => s_axi_ctrl_ARREADY,
      s_axi_ctrl_ARVALID => s_axi_ctrl_ARVALID,
      s_axi_ctrl_AWADDR(5 downto 0) => s_axi_ctrl_AWADDR(5 downto 0),
      s_axi_ctrl_AWREADY => s_axi_ctrl_AWREADY,
      s_axi_ctrl_AWVALID => s_axi_ctrl_AWVALID,
      s_axi_ctrl_BREADY => s_axi_ctrl_BREADY,
      s_axi_ctrl_BRESP(1 downto 0) => s_axi_ctrl_BRESP(1 downto 0),
      s_axi_ctrl_BVALID => s_axi_ctrl_BVALID,
      s_axi_ctrl_RDATA(31 downto 0) => s_axi_ctrl_RDATA(31 downto 0),
      s_axi_ctrl_RREADY => s_axi_ctrl_RREADY,
      s_axi_ctrl_RRESP(1 downto 0) => s_axi_ctrl_RRESP(1 downto 0),
      s_axi_ctrl_RVALID => s_axi_ctrl_RVALID,
      s_axi_ctrl_WDATA(31 downto 0) => s_axi_ctrl_WDATA(31 downto 0),
      s_axi_ctrl_WREADY => s_axi_ctrl_WREADY,
      s_axi_ctrl_WSTRB(3 downto 0) => s_axi_ctrl_WSTRB(3 downto 0),
      s_axi_ctrl_WVALID => s_axi_ctrl_WVALID
    );
end STRUCTURE;
