#Project_name
my_project0
#Input
2
block
5
0
0
0
x_in
5
0
0
0
#Output
1
y_out
5
0
0
0
#fclk
100
#FPGA_name
xc7z020clg484-1
#board_name
zedboard
#type_eth
0
#mem_base_address
33554432
#num_test
1
#type_test
0
#type_template
SOC
#type_design_flow
vivado
#soc_Input
1
x_hat
2
0
0
0
#soc_Output
1
u_opt
23
0
0
0
