<?xml version="1.0" encoding="utf-8"?><!DOCTYPE topic  PUBLIC '-//OASIS//DTD DITA Topic//EN'  'topic.dtd'><topic id="GUID_C75D0F24-9623-4E39-89D5-C8A510ED2CFE"><title>TCP TBT5 Retimer with Internal Cable Topology</title><body><section id="SECTION_D26E0917-CAC3-40EA-BD27-4D20FFD2EE42"><fig id="FIG_tcp_tbt5_retimer_with_internal_cable_topology_1"><title>TCP TBT5 Retimer with Internal Cable Topology</title><image href="FIG_tcp tbt5 retimer with internal cable topology_1.png" scalefit="yes" id="IMG_tcp_tbt5_retimer_with_internal_cable_topology_1_png" /></fig><table id="TABLE_D26E0917-CAC3-40EA-BD27-4D20FFD2EE42_1"><title>TCP TBT5 Retimer with Internal Cable Topology Notes</title><tgroup cols="2"><thead><row><entry>Note</entry><entry>Detail</entry></row></thead><tbody><row><entry><p>Routing style</p></entry><entry><p>Microstrip main route routing must be interleaved.</p><p>To reduce system RFI/ EMI, it is recommended to use SL instead of MS. </p><p> If MS main route routing is needed, 800µm spacing to equivalent signal (S-ES) is required between differential pairs. In cases where spacing to equivalent signal (S-ES) must be decreased due to breakout and break-in region routing constraints, ensure to gradually widen the spacing from 375um back to the standard 800µm to preserve signal integrity. Minimize length of section of routing that has less than 800um spacing.</p><p>Refer to EMC PDG for RFI/ EMI mitigation.</p></entry></row><row><entry><p>Reference plane for microstrip route</p></entry><entry><p>Must be continuous ground.</p></entry></row><row><entry><p>Reference plane for stripline route</p></entry><entry><p>Full ground reference is required. Dual reference/ Power reference not allowed. </p></entry></row><row><entry><p>Reference plane for dual stripline route</p></entry><entry><p>Full ground reference is required. Dual reference/ Power reference not allowed.</p></entry></row><row><entry><p>ESD</p></entry><entry><p>Please refer to Thunderbolt Retimer documentation for more details. Refer to RDC #843990 for June Bridge 80 Retimer guidelines.</p></entry></row><row><entry><p>AC cap value</p></entry><entry><p>135 nF to 265 nF including tolerance.</p><p /><p>For the post-channel cap</p><p>- Form factor 0201 required</p><p>- Rated voltage: 6.3 V.</p><p>- Rated voltage 25V if 60W supported</p><p /><p>For the pre-channel cap</p><p>- Form factor 0201 recommended </p><p>- Rated voltage: 6.3 V.</p><p /><p>When the Extended Power Range Power Delivery (EPR) is implemented:</p><p>- Form factor: 0402 recommended.</p><p>- Rated voltage: 63 V.</p></entry></row><row><entry><p>Crx cap value</p></entry><entry><p>297 nF to 363 nF including tolerance.</p><p>- Form factor: 0201 required.</p><p>- Rated voltage: 6.3 V.</p><p>- Rated voltage 25V if 60W supported</p><p /><p>When the Extended Power Range Power Delivery (EPR) is implemented:</p><p>- Form factor: 0402 recommended.</p><p>- Rated voltage: 63 V.</p><p /><p /></entry></row><row><entry><p>Rb resistor value</p></entry><entry><p>220 kΩ ± 5%</p><p>Form factor: 0201</p></entry></row><row><entry><p>Rc resistor value</p></entry><entry><p>2.2 Ω ± 10%</p><p>Form factor: 0201.</p><p /><p>When the Extended Power Range Power Delivery (EPR) is implemented:</p><p>i.	If EPR is @ 28 V, then Rc should be 2.7 Ω ± 5%.</p><p>ii.	If EPR is @ 36 V, then Rc should be 3.24 Ω ± 5%.</p><p>iii.	If EPR is @ 48 V, then Rc should be 4.02 Ω ± 5%.</p></entry></row><row><entry><p>TX bleed resistor placeholder</p></entry><entry><p>Recommend having a placeholder for an 0201 Rb resistor between the AC cap and Type-C connector on the SSTX pairs.</p></entry></row><row><entry><p>Retimer</p></entry><entry><p>June Bridge 80</p></entry></row><row><entry><p>CIO topology Placement</p></entry><entry><p>ESD Diode, AC cap, Rb Resistor and Rc Resistor should be placed as close as possible to USBC connector up to 8mm radius.</p></entry></row><row><entry><p>Total insertion loss budget from retimer pins to Type-C connector pads</p></entry><entry><p>Up to 5.8dB @ 13GHz </p><p>Ball to RCP pad (w/o connector). Inclusive of HVM variation.  Not inclusive of connector.</p></entry></row><row><entry><p>Supported interfaces</p></entry><entry><p>Thunderbolt 5.0, Thunderbolt 4.0, USB4.0 Gen3, USB3.2 Gen2x2 and DP2.1 (UHBR20).</p></entry></row><row><entry><p>Fiberweave</p></entry><entry><p>Must adhere to fiberweave related best routing practices (#406926).</p></entry></row></tbody></tgroup></table><table id="TABLE_D26E0917-CAC3-40EA-BD27-4D20FFD2EE42_2"><title>Max Number of vias</title><tgroup cols="4"><thead><row><entry>Signal Group</entry><entry>Max Number of Vias Allowed</entry><entry>Via Placement</entry><entry>Notes</entry></row></thead><tbody><row><entry><p>Rx, Tx</p></entry><entry><p>2</p></entry><entry><p>Pre-Channel</p></entry><entry><p>Maximum via stub length 250um.</p></entry></row><row><entry><p>Rx, Tx</p></entry><entry><p>2</p></entry><entry><p>Post-Channel</p></entry><entry><p>No via stub length allowed.</p></entry></row></tbody></tgroup></table></section><section id="SECTION_BFCA26ED-DD88-48A7-9F2C-BFEAC3DB254A"><title>Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel</title><table id="TABLE_BFCA26ED-DD88-48A7-9F2C-BFEAC3DB254A_1"><title>TCP TBT5 Retimer with Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Post-Channel Routing Guidelines</title><tgroup cols="3"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry></row></thead><tbody><row><entry><p>M4+M5+M6</p></entry><entry><p>MS</p></entry><entry><p>30</p></entry></row></tbody></tgroup></table><p>Max Length Total (mm): 30</p></section><section id="SECTION_4EAFAB39-F276-43C1-B18C-3D4209A4F417"><title>Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel</title><table id="TABLE_4EAFAB39-F276-43C1-B18C-3D4209A4F417_1"><title>TCP TBT5 Retimer with Internal Cable Topology Mainstream, Premium Mid Loss (PML), Rx,Tx, Pre-Channel Routing Guidelines</title><tgroup cols="4"><thead><row><entry>Segment</entry><entry>Tline Type</entry><entry>Max Length Segment (mm)</entry><entry>Max Length Segment Note</entry></row></thead><tbody><row><entry><p>BO</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>2</p></entry><entry><p>Minimize BO length to less than 2mm in the escape area near ball for Microstrip lines on Top or Bottom layer. Don't need to consider BO in the inner layer.</p></entry></row><row><entry><p>M1+M2</p></entry><entry><p>MS, DSL, SL</p></entry><entry><p>115</p></entry><entry><p>DSL may cause via stub to be longer than the maximum required 250um. Via stub mitigation routing technique may be employed.</p></entry></row><row><entry><p>M3</p></entry><entry><p>MS, SL</p></entry><entry><p>20</p></entry><entry><p /></entry></row><row><entry><p>Cable</p></entry><entry><p>Cable</p></entry><entry><p>255</p></entry><entry><p>This cable length assumes a FFC cable with the insertion loss of 5.6dB at Nyquist frequency </p></entry></row></tbody></tgroup></table><p>Min Length Total Note:  </p><p>Max Length Total (mm): 134</p><p>Max Length Total Note: BO+M1+M2+M3&lt;= 135mm. If 90% of the routings are implemented in stripline traces, M1+M2 length can be extended to 135mm &amp; BO+M1+M2+M3&lt;=155mm. Max length not including cable. </p></section></body></topic>