.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu_trm.inc"

/* H1 */
.set H1__0__DM__MASK, 0xE00000
.set H1__0__DM__SHIFT, 21
.set H1__0__DR, CYREG_PRT3_DR
.set H1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set H1__0__HSIOM_MASK, 0xF0000000
.set H1__0__HSIOM_SHIFT, 28
.set H1__0__INTCFG, CYREG_PRT3_INTCFG
.set H1__0__INTSTAT, CYREG_PRT3_INTSTAT
.set H1__0__MASK, 0x80
.set H1__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set H1__0__OUT_SEL_SHIFT, 14
.set H1__0__OUT_SEL_VAL, 2
.set H1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set H1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set H1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set H1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set H1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set H1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set H1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set H1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set H1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set H1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set H1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set H1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set H1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set H1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set H1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set H1__0__PC, CYREG_PRT3_PC
.set H1__0__PC2, CYREG_PRT3_PC2
.set H1__0__PORT, 3
.set H1__0__PS, CYREG_PRT3_PS
.set H1__0__SHIFT, 7
.set H1__DR, CYREG_PRT3_DR
.set H1__INTCFG, CYREG_PRT3_INTCFG
.set H1__INTSTAT, CYREG_PRT3_INTSTAT
.set H1__MASK, 0x80
.set H1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set H1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set H1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set H1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set H1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set H1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set H1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set H1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set H1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set H1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set H1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set H1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set H1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set H1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set H1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set H1__PC, CYREG_PRT3_PC
.set H1__PC2, CYREG_PRT3_PC2
.set H1__PORT, 3
.set H1__PS, CYREG_PRT3_PS
.set H1__SHIFT, 7

/* H2 */
.set H2__0__DM__MASK, 0x38000
.set H2__0__DM__SHIFT, 15
.set H2__0__DR, CYREG_PRT3_DR
.set H2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set H2__0__HSIOM_MASK, 0x00F00000
.set H2__0__HSIOM_SHIFT, 20
.set H2__0__INTCFG, CYREG_PRT3_INTCFG
.set H2__0__INTSTAT, CYREG_PRT3_INTSTAT
.set H2__0__MASK, 0x20
.set H2__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set H2__0__OUT_SEL_SHIFT, 10
.set H2__0__OUT_SEL_VAL, 0
.set H2__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set H2__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set H2__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set H2__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set H2__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set H2__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set H2__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set H2__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set H2__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set H2__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set H2__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set H2__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set H2__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set H2__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set H2__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set H2__0__PC, CYREG_PRT3_PC
.set H2__0__PC2, CYREG_PRT3_PC2
.set H2__0__PORT, 3
.set H2__0__PS, CYREG_PRT3_PS
.set H2__0__SHIFT, 5
.set H2__DR, CYREG_PRT3_DR
.set H2__INTCFG, CYREG_PRT3_INTCFG
.set H2__INTSTAT, CYREG_PRT3_INTSTAT
.set H2__MASK, 0x20
.set H2__PA__CFG0, CYREG_UDB_PA3_CFG0
.set H2__PA__CFG1, CYREG_UDB_PA3_CFG1
.set H2__PA__CFG10, CYREG_UDB_PA3_CFG10
.set H2__PA__CFG11, CYREG_UDB_PA3_CFG11
.set H2__PA__CFG12, CYREG_UDB_PA3_CFG12
.set H2__PA__CFG13, CYREG_UDB_PA3_CFG13
.set H2__PA__CFG14, CYREG_UDB_PA3_CFG14
.set H2__PA__CFG2, CYREG_UDB_PA3_CFG2
.set H2__PA__CFG3, CYREG_UDB_PA3_CFG3
.set H2__PA__CFG4, CYREG_UDB_PA3_CFG4
.set H2__PA__CFG5, CYREG_UDB_PA3_CFG5
.set H2__PA__CFG6, CYREG_UDB_PA3_CFG6
.set H2__PA__CFG7, CYREG_UDB_PA3_CFG7
.set H2__PA__CFG8, CYREG_UDB_PA3_CFG8
.set H2__PA__CFG9, CYREG_UDB_PA3_CFG9
.set H2__PC, CYREG_PRT3_PC
.set H2__PC2, CYREG_PRT3_PC2
.set H2__PORT, 3
.set H2__PS, CYREG_PRT3_PS
.set H2__SHIFT, 5

/* H3 */
.set H3__0__DM__MASK, 0x38
.set H3__0__DM__SHIFT, 3
.set H3__0__DR, CYREG_PRT3_DR
.set H3__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set H3__0__HSIOM_MASK, 0x000000F0
.set H3__0__HSIOM_SHIFT, 4
.set H3__0__INTCFG, CYREG_PRT3_INTCFG
.set H3__0__INTSTAT, CYREG_PRT3_INTSTAT
.set H3__0__MASK, 0x02
.set H3__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set H3__0__OUT_SEL_SHIFT, 2
.set H3__0__OUT_SEL_VAL, 2
.set H3__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set H3__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set H3__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set H3__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set H3__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set H3__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set H3__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set H3__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set H3__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set H3__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set H3__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set H3__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set H3__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set H3__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set H3__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set H3__0__PC, CYREG_PRT3_PC
.set H3__0__PC2, CYREG_PRT3_PC2
.set H3__0__PORT, 3
.set H3__0__PS, CYREG_PRT3_PS
.set H3__0__SHIFT, 1
.set H3__DR, CYREG_PRT3_DR
.set H3__INTCFG, CYREG_PRT3_INTCFG
.set H3__INTSTAT, CYREG_PRT3_INTSTAT
.set H3__MASK, 0x02
.set H3__PA__CFG0, CYREG_UDB_PA3_CFG0
.set H3__PA__CFG1, CYREG_UDB_PA3_CFG1
.set H3__PA__CFG10, CYREG_UDB_PA3_CFG10
.set H3__PA__CFG11, CYREG_UDB_PA3_CFG11
.set H3__PA__CFG12, CYREG_UDB_PA3_CFG12
.set H3__PA__CFG13, CYREG_UDB_PA3_CFG13
.set H3__PA__CFG14, CYREG_UDB_PA3_CFG14
.set H3__PA__CFG2, CYREG_UDB_PA3_CFG2
.set H3__PA__CFG3, CYREG_UDB_PA3_CFG3
.set H3__PA__CFG4, CYREG_UDB_PA3_CFG4
.set H3__PA__CFG5, CYREG_UDB_PA3_CFG5
.set H3__PA__CFG6, CYREG_UDB_PA3_CFG6
.set H3__PA__CFG7, CYREG_UDB_PA3_CFG7
.set H3__PA__CFG8, CYREG_UDB_PA3_CFG8
.set H3__PA__CFG9, CYREG_UDB_PA3_CFG9
.set H3__PC, CYREG_PRT3_PC
.set H3__PC2, CYREG_PRT3_PC2
.set H3__PORT, 3
.set H3__PS, CYREG_PRT3_PS
.set H3__SHIFT, 1

/* L1 */
.set L1__0__DM__MASK, 0x1C0000
.set L1__0__DM__SHIFT, 18
.set L1__0__DR, CYREG_PRT3_DR
.set L1__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set L1__0__HSIOM_MASK, 0x0F000000
.set L1__0__HSIOM_SHIFT, 24
.set L1__0__INTCFG, CYREG_PRT3_INTCFG
.set L1__0__INTSTAT, CYREG_PRT3_INTSTAT
.set L1__0__MASK, 0x40
.set L1__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set L1__0__OUT_SEL_SHIFT, 12
.set L1__0__OUT_SEL_VAL, 3
.set L1__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set L1__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set L1__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set L1__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set L1__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set L1__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set L1__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set L1__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set L1__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set L1__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set L1__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set L1__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set L1__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set L1__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set L1__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set L1__0__PC, CYREG_PRT3_PC
.set L1__0__PC2, CYREG_PRT3_PC2
.set L1__0__PORT, 3
.set L1__0__PS, CYREG_PRT3_PS
.set L1__0__SHIFT, 6
.set L1__DR, CYREG_PRT3_DR
.set L1__INTCFG, CYREG_PRT3_INTCFG
.set L1__INTSTAT, CYREG_PRT3_INTSTAT
.set L1__MASK, 0x40
.set L1__PA__CFG0, CYREG_UDB_PA3_CFG0
.set L1__PA__CFG1, CYREG_UDB_PA3_CFG1
.set L1__PA__CFG10, CYREG_UDB_PA3_CFG10
.set L1__PA__CFG11, CYREG_UDB_PA3_CFG11
.set L1__PA__CFG12, CYREG_UDB_PA3_CFG12
.set L1__PA__CFG13, CYREG_UDB_PA3_CFG13
.set L1__PA__CFG14, CYREG_UDB_PA3_CFG14
.set L1__PA__CFG2, CYREG_UDB_PA3_CFG2
.set L1__PA__CFG3, CYREG_UDB_PA3_CFG3
.set L1__PA__CFG4, CYREG_UDB_PA3_CFG4
.set L1__PA__CFG5, CYREG_UDB_PA3_CFG5
.set L1__PA__CFG6, CYREG_UDB_PA3_CFG6
.set L1__PA__CFG7, CYREG_UDB_PA3_CFG7
.set L1__PA__CFG8, CYREG_UDB_PA3_CFG8
.set L1__PA__CFG9, CYREG_UDB_PA3_CFG9
.set L1__PC, CYREG_PRT3_PC
.set L1__PC2, CYREG_PRT3_PC2
.set L1__PORT, 3
.set L1__PS, CYREG_PRT3_PS
.set L1__SHIFT, 6

/* L2 */
.set L2__0__DM__MASK, 0x7000
.set L2__0__DM__SHIFT, 12
.set L2__0__DR, CYREG_PRT3_DR
.set L2__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set L2__0__HSIOM_MASK, 0x000F0000
.set L2__0__HSIOM_SHIFT, 16
.set L2__0__INTCFG, CYREG_PRT3_INTCFG
.set L2__0__INTSTAT, CYREG_PRT3_INTSTAT
.set L2__0__MASK, 0x10
.set L2__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set L2__0__OUT_SEL_SHIFT, 8
.set L2__0__OUT_SEL_VAL, 1
.set L2__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set L2__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set L2__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set L2__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set L2__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set L2__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set L2__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set L2__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set L2__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set L2__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set L2__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set L2__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set L2__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set L2__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set L2__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set L2__0__PC, CYREG_PRT3_PC
.set L2__0__PC2, CYREG_PRT3_PC2
.set L2__0__PORT, 3
.set L2__0__PS, CYREG_PRT3_PS
.set L2__0__SHIFT, 4
.set L2__DR, CYREG_PRT3_DR
.set L2__INTCFG, CYREG_PRT3_INTCFG
.set L2__INTSTAT, CYREG_PRT3_INTSTAT
.set L2__MASK, 0x10
.set L2__PA__CFG0, CYREG_UDB_PA3_CFG0
.set L2__PA__CFG1, CYREG_UDB_PA3_CFG1
.set L2__PA__CFG10, CYREG_UDB_PA3_CFG10
.set L2__PA__CFG11, CYREG_UDB_PA3_CFG11
.set L2__PA__CFG12, CYREG_UDB_PA3_CFG12
.set L2__PA__CFG13, CYREG_UDB_PA3_CFG13
.set L2__PA__CFG14, CYREG_UDB_PA3_CFG14
.set L2__PA__CFG2, CYREG_UDB_PA3_CFG2
.set L2__PA__CFG3, CYREG_UDB_PA3_CFG3
.set L2__PA__CFG4, CYREG_UDB_PA3_CFG4
.set L2__PA__CFG5, CYREG_UDB_PA3_CFG5
.set L2__PA__CFG6, CYREG_UDB_PA3_CFG6
.set L2__PA__CFG7, CYREG_UDB_PA3_CFG7
.set L2__PA__CFG8, CYREG_UDB_PA3_CFG8
.set L2__PA__CFG9, CYREG_UDB_PA3_CFG9
.set L2__PC, CYREG_PRT3_PC
.set L2__PC2, CYREG_PRT3_PC2
.set L2__PORT, 3
.set L2__PS, CYREG_PRT3_PS
.set L2__SHIFT, 4

/* L3 */
.set L3__0__DM__MASK, 0x07
.set L3__0__DM__SHIFT, 0
.set L3__0__DR, CYREG_PRT3_DR
.set L3__0__HSIOM, CYREG_HSIOM_PORT_SEL3
.set L3__0__HSIOM_MASK, 0x0000000F
.set L3__0__HSIOM_SHIFT, 0
.set L3__0__INTCFG, CYREG_PRT3_INTCFG
.set L3__0__INTSTAT, CYREG_PRT3_INTSTAT
.set L3__0__MASK, 0x01
.set L3__0__OUT_SEL, CYREG_UDB_PA3_CFG10
.set L3__0__OUT_SEL_SHIFT, 0
.set L3__0__OUT_SEL_VAL, 1
.set L3__0__PA__CFG0, CYREG_UDB_PA3_CFG0
.set L3__0__PA__CFG1, CYREG_UDB_PA3_CFG1
.set L3__0__PA__CFG10, CYREG_UDB_PA3_CFG10
.set L3__0__PA__CFG11, CYREG_UDB_PA3_CFG11
.set L3__0__PA__CFG12, CYREG_UDB_PA3_CFG12
.set L3__0__PA__CFG13, CYREG_UDB_PA3_CFG13
.set L3__0__PA__CFG14, CYREG_UDB_PA3_CFG14
.set L3__0__PA__CFG2, CYREG_UDB_PA3_CFG2
.set L3__0__PA__CFG3, CYREG_UDB_PA3_CFG3
.set L3__0__PA__CFG4, CYREG_UDB_PA3_CFG4
.set L3__0__PA__CFG5, CYREG_UDB_PA3_CFG5
.set L3__0__PA__CFG6, CYREG_UDB_PA3_CFG6
.set L3__0__PA__CFG7, CYREG_UDB_PA3_CFG7
.set L3__0__PA__CFG8, CYREG_UDB_PA3_CFG8
.set L3__0__PA__CFG9, CYREG_UDB_PA3_CFG9
.set L3__0__PC, CYREG_PRT3_PC
.set L3__0__PC2, CYREG_PRT3_PC2
.set L3__0__PORT, 3
.set L3__0__PS, CYREG_PRT3_PS
.set L3__0__SHIFT, 0
.set L3__DR, CYREG_PRT3_DR
.set L3__INTCFG, CYREG_PRT3_INTCFG
.set L3__INTSTAT, CYREG_PRT3_INTSTAT
.set L3__MASK, 0x01
.set L3__PA__CFG0, CYREG_UDB_PA3_CFG0
.set L3__PA__CFG1, CYREG_UDB_PA3_CFG1
.set L3__PA__CFG10, CYREG_UDB_PA3_CFG10
.set L3__PA__CFG11, CYREG_UDB_PA3_CFG11
.set L3__PA__CFG12, CYREG_UDB_PA3_CFG12
.set L3__PA__CFG13, CYREG_UDB_PA3_CFG13
.set L3__PA__CFG14, CYREG_UDB_PA3_CFG14
.set L3__PA__CFG2, CYREG_UDB_PA3_CFG2
.set L3__PA__CFG3, CYREG_UDB_PA3_CFG3
.set L3__PA__CFG4, CYREG_UDB_PA3_CFG4
.set L3__PA__CFG5, CYREG_UDB_PA3_CFG5
.set L3__PA__CFG6, CYREG_UDB_PA3_CFG6
.set L3__PA__CFG7, CYREG_UDB_PA3_CFG7
.set L3__PA__CFG8, CYREG_UDB_PA3_CFG8
.set L3__PA__CFG9, CYREG_UDB_PA3_CFG9
.set L3__PC, CYREG_PRT3_PC
.set L3__PC2, CYREG_PRT3_PC2
.set L3__PORT, 3
.set L3__PS, CYREG_PRT3_PS
.set L3__SHIFT, 0

/* CS1 */
.set CS1__0__DM__MASK, 0x07
.set CS1__0__DM__SHIFT, 0
.set CS1__0__DR, CYREG_PRT1_DR
.set CS1__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CS1__0__HSIOM_MASK, 0x0000000F
.set CS1__0__HSIOM_SHIFT, 0
.set CS1__0__INTCFG, CYREG_PRT1_INTCFG
.set CS1__0__INTSTAT, CYREG_PRT1_INTSTAT
.set CS1__0__MASK, 0x01
.set CS1__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set CS1__0__OUT_SEL_SHIFT, 0
.set CS1__0__OUT_SEL_VAL, 1
.set CS1__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CS1__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CS1__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CS1__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CS1__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CS1__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CS1__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CS1__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CS1__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CS1__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CS1__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CS1__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CS1__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CS1__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CS1__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CS1__0__PC, CYREG_PRT1_PC
.set CS1__0__PC2, CYREG_PRT1_PC2
.set CS1__0__PORT, 1
.set CS1__0__PS, CYREG_PRT1_PS
.set CS1__0__SHIFT, 0
.set CS1__DR, CYREG_PRT1_DR
.set CS1__INTCFG, CYREG_PRT1_INTCFG
.set CS1__INTSTAT, CYREG_PRT1_INTSTAT
.set CS1__MASK, 0x01
.set CS1__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CS1__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CS1__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CS1__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CS1__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CS1__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CS1__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CS1__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CS1__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CS1__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CS1__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CS1__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CS1__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CS1__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CS1__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CS1__PC, CYREG_PRT1_PC
.set CS1__PC2, CYREG_PRT1_PC2
.set CS1__PORT, 1
.set CS1__PS, CYREG_PRT1_PS
.set CS1__SHIFT, 0

/* CS2 */
.set CS2__0__DM__MASK, 0x38
.set CS2__0__DM__SHIFT, 3
.set CS2__0__DR, CYREG_PRT1_DR
.set CS2__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CS2__0__HSIOM_MASK, 0x000000F0
.set CS2__0__HSIOM_SHIFT, 4
.set CS2__0__INTCFG, CYREG_PRT1_INTCFG
.set CS2__0__INTSTAT, CYREG_PRT1_INTSTAT
.set CS2__0__MASK, 0x02
.set CS2__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set CS2__0__OUT_SEL_SHIFT, 2
.set CS2__0__OUT_SEL_VAL, 1
.set CS2__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CS2__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CS2__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CS2__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CS2__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CS2__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CS2__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CS2__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CS2__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CS2__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CS2__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CS2__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CS2__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CS2__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CS2__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CS2__0__PC, CYREG_PRT1_PC
.set CS2__0__PC2, CYREG_PRT1_PC2
.set CS2__0__PORT, 1
.set CS2__0__PS, CYREG_PRT1_PS
.set CS2__0__SHIFT, 1
.set CS2__DR, CYREG_PRT1_DR
.set CS2__INTCFG, CYREG_PRT1_INTCFG
.set CS2__INTSTAT, CYREG_PRT1_INTSTAT
.set CS2__MASK, 0x02
.set CS2__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CS2__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CS2__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CS2__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CS2__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CS2__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CS2__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CS2__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CS2__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CS2__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CS2__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CS2__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CS2__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CS2__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CS2__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CS2__PC, CYREG_PRT1_PC
.set CS2__PC2, CYREG_PRT1_PC2
.set CS2__PORT, 1
.set CS2__PS, CYREG_PRT1_PS
.set CS2__SHIFT, 1

/* CS3 */
.set CS3__0__DM__MASK, 0x1C0
.set CS3__0__DM__SHIFT, 6
.set CS3__0__DR, CYREG_PRT1_DR
.set CS3__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set CS3__0__HSIOM_MASK, 0x00000F00
.set CS3__0__HSIOM_SHIFT, 8
.set CS3__0__INTCFG, CYREG_PRT1_INTCFG
.set CS3__0__INTSTAT, CYREG_PRT1_INTSTAT
.set CS3__0__MASK, 0x04
.set CS3__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set CS3__0__OUT_SEL_SHIFT, 4
.set CS3__0__OUT_SEL_VAL, 1
.set CS3__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CS3__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CS3__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CS3__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CS3__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CS3__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CS3__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CS3__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CS3__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CS3__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CS3__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CS3__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CS3__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CS3__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CS3__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CS3__0__PC, CYREG_PRT1_PC
.set CS3__0__PC2, CYREG_PRT1_PC2
.set CS3__0__PORT, 1
.set CS3__0__PS, CYREG_PRT1_PS
.set CS3__0__SHIFT, 2
.set CS3__DR, CYREG_PRT1_DR
.set CS3__INTCFG, CYREG_PRT1_INTCFG
.set CS3__INTSTAT, CYREG_PRT1_INTSTAT
.set CS3__MASK, 0x04
.set CS3__PA__CFG0, CYREG_UDB_PA1_CFG0
.set CS3__PA__CFG1, CYREG_UDB_PA1_CFG1
.set CS3__PA__CFG10, CYREG_UDB_PA1_CFG10
.set CS3__PA__CFG11, CYREG_UDB_PA1_CFG11
.set CS3__PA__CFG12, CYREG_UDB_PA1_CFG12
.set CS3__PA__CFG13, CYREG_UDB_PA1_CFG13
.set CS3__PA__CFG14, CYREG_UDB_PA1_CFG14
.set CS3__PA__CFG2, CYREG_UDB_PA1_CFG2
.set CS3__PA__CFG3, CYREG_UDB_PA1_CFG3
.set CS3__PA__CFG4, CYREG_UDB_PA1_CFG4
.set CS3__PA__CFG5, CYREG_UDB_PA1_CFG5
.set CS3__PA__CFG6, CYREG_UDB_PA1_CFG6
.set CS3__PA__CFG7, CYREG_UDB_PA1_CFG7
.set CS3__PA__CFG8, CYREG_UDB_PA1_CFG8
.set CS3__PA__CFG9, CYREG_UDB_PA1_CFG9
.set CS3__PC, CYREG_PRT1_PC
.set CS3__PC2, CYREG_PRT1_PC2
.set CS3__PORT, 1
.set CS3__PS, CYREG_PRT1_PS
.set CS3__SHIFT, 2

/* MV1 */
.set MV1__0__DM__MASK, 0x38000
.set MV1__0__DM__SHIFT, 15
.set MV1__0__DR, CYREG_PRT2_DR
.set MV1__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set MV1__0__HSIOM_MASK, 0x00F00000
.set MV1__0__HSIOM_SHIFT, 20
.set MV1__0__INTCFG, CYREG_PRT2_INTCFG
.set MV1__0__INTSTAT, CYREG_PRT2_INTSTAT
.set MV1__0__MASK, 0x20
.set MV1__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set MV1__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set MV1__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set MV1__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set MV1__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set MV1__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set MV1__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set MV1__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set MV1__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set MV1__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set MV1__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set MV1__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set MV1__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set MV1__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set MV1__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set MV1__0__PC, CYREG_PRT2_PC
.set MV1__0__PC2, CYREG_PRT2_PC2
.set MV1__0__PORT, 2
.set MV1__0__PS, CYREG_PRT2_PS
.set MV1__0__SHIFT, 5
.set MV1__DR, CYREG_PRT2_DR
.set MV1__INTCFG, CYREG_PRT2_INTCFG
.set MV1__INTSTAT, CYREG_PRT2_INTSTAT
.set MV1__MASK, 0x20
.set MV1__PA__CFG0, CYREG_UDB_PA2_CFG0
.set MV1__PA__CFG1, CYREG_UDB_PA2_CFG1
.set MV1__PA__CFG10, CYREG_UDB_PA2_CFG10
.set MV1__PA__CFG11, CYREG_UDB_PA2_CFG11
.set MV1__PA__CFG12, CYREG_UDB_PA2_CFG12
.set MV1__PA__CFG13, CYREG_UDB_PA2_CFG13
.set MV1__PA__CFG14, CYREG_UDB_PA2_CFG14
.set MV1__PA__CFG2, CYREG_UDB_PA2_CFG2
.set MV1__PA__CFG3, CYREG_UDB_PA2_CFG3
.set MV1__PA__CFG4, CYREG_UDB_PA2_CFG4
.set MV1__PA__CFG5, CYREG_UDB_PA2_CFG5
.set MV1__PA__CFG6, CYREG_UDB_PA2_CFG6
.set MV1__PA__CFG7, CYREG_UDB_PA2_CFG7
.set MV1__PA__CFG8, CYREG_UDB_PA2_CFG8
.set MV1__PA__CFG9, CYREG_UDB_PA2_CFG9
.set MV1__PC, CYREG_PRT2_PC
.set MV1__PC2, CYREG_PRT2_PC2
.set MV1__PORT, 2
.set MV1__PS, CYREG_PRT2_PS
.set MV1__SHIFT, 5

/* MV2 */
.set MV2__0__DM__MASK, 0x1C0000
.set MV2__0__DM__SHIFT, 18
.set MV2__0__DR, CYREG_PRT2_DR
.set MV2__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set MV2__0__HSIOM_MASK, 0x0F000000
.set MV2__0__HSIOM_SHIFT, 24
.set MV2__0__INTCFG, CYREG_PRT2_INTCFG
.set MV2__0__INTSTAT, CYREG_PRT2_INTSTAT
.set MV2__0__MASK, 0x40
.set MV2__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set MV2__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set MV2__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set MV2__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set MV2__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set MV2__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set MV2__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set MV2__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set MV2__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set MV2__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set MV2__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set MV2__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set MV2__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set MV2__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set MV2__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set MV2__0__PC, CYREG_PRT2_PC
.set MV2__0__PC2, CYREG_PRT2_PC2
.set MV2__0__PORT, 2
.set MV2__0__PS, CYREG_PRT2_PS
.set MV2__0__SHIFT, 6
.set MV2__DR, CYREG_PRT2_DR
.set MV2__INTCFG, CYREG_PRT2_INTCFG
.set MV2__INTSTAT, CYREG_PRT2_INTSTAT
.set MV2__MASK, 0x40
.set MV2__PA__CFG0, CYREG_UDB_PA2_CFG0
.set MV2__PA__CFG1, CYREG_UDB_PA2_CFG1
.set MV2__PA__CFG10, CYREG_UDB_PA2_CFG10
.set MV2__PA__CFG11, CYREG_UDB_PA2_CFG11
.set MV2__PA__CFG12, CYREG_UDB_PA2_CFG12
.set MV2__PA__CFG13, CYREG_UDB_PA2_CFG13
.set MV2__PA__CFG14, CYREG_UDB_PA2_CFG14
.set MV2__PA__CFG2, CYREG_UDB_PA2_CFG2
.set MV2__PA__CFG3, CYREG_UDB_PA2_CFG3
.set MV2__PA__CFG4, CYREG_UDB_PA2_CFG4
.set MV2__PA__CFG5, CYREG_UDB_PA2_CFG5
.set MV2__PA__CFG6, CYREG_UDB_PA2_CFG6
.set MV2__PA__CFG7, CYREG_UDB_PA2_CFG7
.set MV2__PA__CFG8, CYREG_UDB_PA2_CFG8
.set MV2__PA__CFG9, CYREG_UDB_PA2_CFG9
.set MV2__PC, CYREG_PRT2_PC
.set MV2__PC2, CYREG_PRT2_PC2
.set MV2__PORT, 2
.set MV2__PS, CYREG_PRT2_PS
.set MV2__SHIFT, 6

/* MV3 */
.set MV3__0__DM__MASK, 0xE00000
.set MV3__0__DM__SHIFT, 21
.set MV3__0__DR, CYREG_PRT2_DR
.set MV3__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set MV3__0__HSIOM_MASK, 0xF0000000
.set MV3__0__HSIOM_SHIFT, 28
.set MV3__0__INTCFG, CYREG_PRT2_INTCFG
.set MV3__0__INTSTAT, CYREG_PRT2_INTSTAT
.set MV3__0__MASK, 0x80
.set MV3__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set MV3__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set MV3__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set MV3__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set MV3__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set MV3__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set MV3__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set MV3__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set MV3__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set MV3__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set MV3__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set MV3__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set MV3__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set MV3__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set MV3__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set MV3__0__PC, CYREG_PRT2_PC
.set MV3__0__PC2, CYREG_PRT2_PC2
.set MV3__0__PORT, 2
.set MV3__0__PS, CYREG_PRT2_PS
.set MV3__0__SHIFT, 7
.set MV3__DR, CYREG_PRT2_DR
.set MV3__INTCFG, CYREG_PRT2_INTCFG
.set MV3__INTSTAT, CYREG_PRT2_INTSTAT
.set MV3__MASK, 0x80
.set MV3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set MV3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set MV3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set MV3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set MV3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set MV3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set MV3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set MV3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set MV3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set MV3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set MV3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set MV3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set MV3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set MV3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set MV3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set MV3__PC, CYREG_PRT2_PC
.set MV3__PC2, CYREG_PRT2_PC2
.set MV3__PORT, 2
.set MV3__PS, CYREG_PRT2_PS
.set MV3__SHIFT, 7

/* REF */
.set REF__0__DM__MASK, 0x7000
.set REF__0__DM__SHIFT, 12
.set REF__0__DR, CYREG_PRT2_DR
.set REF__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set REF__0__HSIOM_MASK, 0x000F0000
.set REF__0__HSIOM_SHIFT, 16
.set REF__0__INTCFG, CYREG_PRT2_INTCFG
.set REF__0__INTSTAT, CYREG_PRT2_INTSTAT
.set REF__0__MASK, 0x10
.set REF__0__OUT_SEL, CYREG_UDB_PA2_CFG10
.set REF__0__OUT_SEL_SHIFT, 8
.set REF__0__OUT_SEL_VAL, 2
.set REF__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set REF__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set REF__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set REF__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set REF__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set REF__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set REF__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set REF__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set REF__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set REF__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set REF__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set REF__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set REF__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set REF__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set REF__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set REF__0__PC, CYREG_PRT2_PC
.set REF__0__PC2, CYREG_PRT2_PC2
.set REF__0__PORT, 2
.set REF__0__PS, CYREG_PRT2_PS
.set REF__0__SHIFT, 4
.set REF__DR, CYREG_PRT2_DR
.set REF__INTCFG, CYREG_PRT2_INTCFG
.set REF__INTSTAT, CYREG_PRT2_INTSTAT
.set REF__MASK, 0x10
.set REF__PA__CFG0, CYREG_UDB_PA2_CFG0
.set REF__PA__CFG1, CYREG_UDB_PA2_CFG1
.set REF__PA__CFG10, CYREG_UDB_PA2_CFG10
.set REF__PA__CFG11, CYREG_UDB_PA2_CFG11
.set REF__PA__CFG12, CYREG_UDB_PA2_CFG12
.set REF__PA__CFG13, CYREG_UDB_PA2_CFG13
.set REF__PA__CFG14, CYREG_UDB_PA2_CFG14
.set REF__PA__CFG2, CYREG_UDB_PA2_CFG2
.set REF__PA__CFG3, CYREG_UDB_PA2_CFG3
.set REF__PA__CFG4, CYREG_UDB_PA2_CFG4
.set REF__PA__CFG5, CYREG_UDB_PA2_CFG5
.set REF__PA__CFG6, CYREG_UDB_PA2_CFG6
.set REF__PA__CFG7, CYREG_UDB_PA2_CFG7
.set REF__PA__CFG8, CYREG_UDB_PA2_CFG8
.set REF__PA__CFG9, CYREG_UDB_PA2_CFG9
.set REF__PC, CYREG_PRT2_PC
.set REF__PC2, CYREG_PRT2_PC2
.set REF__PORT, 2
.set REF__PS, CYREG_PRT2_PS
.set REF__SHIFT, 4

/* ELED */
.set ELED__0__DM__MASK, 0xE00000
.set ELED__0__DM__SHIFT, 21
.set ELED__0__DR, CYREG_PRT0_DR
.set ELED__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set ELED__0__HSIOM_MASK, 0xF0000000
.set ELED__0__HSIOM_SHIFT, 28
.set ELED__0__INTCFG, CYREG_PRT0_INTCFG
.set ELED__0__INTSTAT, CYREG_PRT0_INTSTAT
.set ELED__0__MASK, 0x80
.set ELED__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set ELED__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set ELED__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set ELED__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set ELED__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set ELED__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set ELED__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set ELED__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set ELED__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set ELED__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set ELED__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set ELED__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set ELED__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set ELED__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set ELED__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set ELED__0__PC, CYREG_PRT0_PC
.set ELED__0__PC2, CYREG_PRT0_PC2
.set ELED__0__PORT, 0
.set ELED__0__PS, CYREG_PRT0_PS
.set ELED__0__SHIFT, 7
.set ELED__DR, CYREG_PRT0_DR
.set ELED__INTCFG, CYREG_PRT0_INTCFG
.set ELED__INTSTAT, CYREG_PRT0_INTSTAT
.set ELED__MASK, 0x80
.set ELED__PA__CFG0, CYREG_UDB_PA0_CFG0
.set ELED__PA__CFG1, CYREG_UDB_PA0_CFG1
.set ELED__PA__CFG10, CYREG_UDB_PA0_CFG10
.set ELED__PA__CFG11, CYREG_UDB_PA0_CFG11
.set ELED__PA__CFG12, CYREG_UDB_PA0_CFG12
.set ELED__PA__CFG13, CYREG_UDB_PA0_CFG13
.set ELED__PA__CFG14, CYREG_UDB_PA0_CFG14
.set ELED__PA__CFG2, CYREG_UDB_PA0_CFG2
.set ELED__PA__CFG3, CYREG_UDB_PA0_CFG3
.set ELED__PA__CFG4, CYREG_UDB_PA0_CFG4
.set ELED__PA__CFG5, CYREG_UDB_PA0_CFG5
.set ELED__PA__CFG6, CYREG_UDB_PA0_CFG6
.set ELED__PA__CFG7, CYREG_UDB_PA0_CFG7
.set ELED__PA__CFG8, CYREG_UDB_PA0_CFG8
.set ELED__PA__CFG9, CYREG_UDB_PA0_CFG9
.set ELED__PC, CYREG_PRT0_PC
.set ELED__PC2, CYREG_PRT0_PC2
.set ELED__PORT, 0
.set ELED__PS, CYREG_PRT0_PS
.set ELED__SHIFT, 7

/* M3V3 */
.set M3V3__0__DM__MASK, 0xE00
.set M3V3__0__DM__SHIFT, 9
.set M3V3__0__DR, CYREG_PRT2_DR
.set M3V3__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set M3V3__0__HSIOM_MASK, 0x0000F000
.set M3V3__0__HSIOM_SHIFT, 12
.set M3V3__0__INTCFG, CYREG_PRT2_INTCFG
.set M3V3__0__INTSTAT, CYREG_PRT2_INTSTAT
.set M3V3__0__MASK, 0x08
.set M3V3__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set M3V3__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set M3V3__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set M3V3__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set M3V3__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set M3V3__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set M3V3__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set M3V3__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set M3V3__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set M3V3__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set M3V3__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set M3V3__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set M3V3__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set M3V3__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set M3V3__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set M3V3__0__PC, CYREG_PRT2_PC
.set M3V3__0__PC2, CYREG_PRT2_PC2
.set M3V3__0__PORT, 2
.set M3V3__0__PS, CYREG_PRT2_PS
.set M3V3__0__SHIFT, 3
.set M3V3__DR, CYREG_PRT2_DR
.set M3V3__INTCFG, CYREG_PRT2_INTCFG
.set M3V3__INTSTAT, CYREG_PRT2_INTSTAT
.set M3V3__MASK, 0x08
.set M3V3__PA__CFG0, CYREG_UDB_PA2_CFG0
.set M3V3__PA__CFG1, CYREG_UDB_PA2_CFG1
.set M3V3__PA__CFG10, CYREG_UDB_PA2_CFG10
.set M3V3__PA__CFG11, CYREG_UDB_PA2_CFG11
.set M3V3__PA__CFG12, CYREG_UDB_PA2_CFG12
.set M3V3__PA__CFG13, CYREG_UDB_PA2_CFG13
.set M3V3__PA__CFG14, CYREG_UDB_PA2_CFG14
.set M3V3__PA__CFG2, CYREG_UDB_PA2_CFG2
.set M3V3__PA__CFG3, CYREG_UDB_PA2_CFG3
.set M3V3__PA__CFG4, CYREG_UDB_PA2_CFG4
.set M3V3__PA__CFG5, CYREG_UDB_PA2_CFG5
.set M3V3__PA__CFG6, CYREG_UDB_PA2_CFG6
.set M3V3__PA__CFG7, CYREG_UDB_PA2_CFG7
.set M3V3__PA__CFG8, CYREG_UDB_PA2_CFG8
.set M3V3__PA__CFG9, CYREG_UDB_PA2_CFG9
.set M3V3__PC, CYREG_PRT2_PC
.set M3V3__PC2, CYREG_PRT2_PC2
.set M3V3__PORT, 2
.set M3V3__PS, CYREG_PRT2_PS
.set M3V3__SHIFT, 3

/* MUXO */
.set MUXO__0__DM__MASK, 0xE00000
.set MUXO__0__DM__SHIFT, 21
.set MUXO__0__DR, CYREG_PRT1_DR
.set MUXO__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set MUXO__0__HSIOM_MASK, 0xF0000000
.set MUXO__0__HSIOM_SHIFT, 28
.set MUXO__0__INTCFG, CYREG_PRT1_INTCFG
.set MUXO__0__INTSTAT, CYREG_PRT1_INTSTAT
.set MUXO__0__MASK, 0x80
.set MUXO__0__OUT_SEL, CYREG_UDB_PA1_CFG10
.set MUXO__0__OUT_SEL_SHIFT, 14
.set MUXO__0__OUT_SEL_VAL, 2
.set MUXO__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set MUXO__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set MUXO__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set MUXO__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set MUXO__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set MUXO__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set MUXO__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set MUXO__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set MUXO__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set MUXO__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set MUXO__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set MUXO__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set MUXO__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set MUXO__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set MUXO__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set MUXO__0__PC, CYREG_PRT1_PC
.set MUXO__0__PC2, CYREG_PRT1_PC2
.set MUXO__0__PORT, 1
.set MUXO__0__PS, CYREG_PRT1_PS
.set MUXO__0__SHIFT, 7
.set MUXO__DR, CYREG_PRT1_DR
.set MUXO__INTCFG, CYREG_PRT1_INTCFG
.set MUXO__INTSTAT, CYREG_PRT1_INTSTAT
.set MUXO__MASK, 0x80
.set MUXO__PA__CFG0, CYREG_UDB_PA1_CFG0
.set MUXO__PA__CFG1, CYREG_UDB_PA1_CFG1
.set MUXO__PA__CFG10, CYREG_UDB_PA1_CFG10
.set MUXO__PA__CFG11, CYREG_UDB_PA1_CFG11
.set MUXO__PA__CFG12, CYREG_UDB_PA1_CFG12
.set MUXO__PA__CFG13, CYREG_UDB_PA1_CFG13
.set MUXO__PA__CFG14, CYREG_UDB_PA1_CFG14
.set MUXO__PA__CFG2, CYREG_UDB_PA1_CFG2
.set MUXO__PA__CFG3, CYREG_UDB_PA1_CFG3
.set MUXO__PA__CFG4, CYREG_UDB_PA1_CFG4
.set MUXO__PA__CFG5, CYREG_UDB_PA1_CFG5
.set MUXO__PA__CFG6, CYREG_UDB_PA1_CFG6
.set MUXO__PA__CFG7, CYREG_UDB_PA1_CFG7
.set MUXO__PA__CFG8, CYREG_UDB_PA1_CFG8
.set MUXO__PA__CFG9, CYREG_UDB_PA1_CFG9
.set MUXO__PC, CYREG_PRT1_PC
.set MUXO__PC2, CYREG_PRT1_PC2
.set MUXO__PORT, 1
.set MUXO__PS, CYREG_PRT1_PS
.set MUXO__SHIFT, 7

/* TEMP */
.set TEMP__0__DM__MASK, 0x1C0
.set TEMP__0__DM__SHIFT, 6
.set TEMP__0__DR, CYREG_PRT2_DR
.set TEMP__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set TEMP__0__HSIOM_MASK, 0x00000F00
.set TEMP__0__HSIOM_SHIFT, 8
.set TEMP__0__INTCFG, CYREG_PRT2_INTCFG
.set TEMP__0__INTSTAT, CYREG_PRT2_INTSTAT
.set TEMP__0__MASK, 0x04
.set TEMP__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set TEMP__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set TEMP__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set TEMP__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set TEMP__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set TEMP__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set TEMP__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set TEMP__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set TEMP__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set TEMP__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set TEMP__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set TEMP__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set TEMP__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set TEMP__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set TEMP__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set TEMP__0__PC, CYREG_PRT2_PC
.set TEMP__0__PC2, CYREG_PRT2_PC2
.set TEMP__0__PORT, 2
.set TEMP__0__PS, CYREG_PRT2_PS
.set TEMP__0__SHIFT, 2
.set TEMP__DR, CYREG_PRT2_DR
.set TEMP__INTCFG, CYREG_PRT2_INTCFG
.set TEMP__INTSTAT, CYREG_PRT2_INTSTAT
.set TEMP__MASK, 0x04
.set TEMP__PA__CFG0, CYREG_UDB_PA2_CFG0
.set TEMP__PA__CFG1, CYREG_UDB_PA2_CFG1
.set TEMP__PA__CFG10, CYREG_UDB_PA2_CFG10
.set TEMP__PA__CFG11, CYREG_UDB_PA2_CFG11
.set TEMP__PA__CFG12, CYREG_UDB_PA2_CFG12
.set TEMP__PA__CFG13, CYREG_UDB_PA2_CFG13
.set TEMP__PA__CFG14, CYREG_UDB_PA2_CFG14
.set TEMP__PA__CFG2, CYREG_UDB_PA2_CFG2
.set TEMP__PA__CFG3, CYREG_UDB_PA2_CFG3
.set TEMP__PA__CFG4, CYREG_UDB_PA2_CFG4
.set TEMP__PA__CFG5, CYREG_UDB_PA2_CFG5
.set TEMP__PA__CFG6, CYREG_UDB_PA2_CFG6
.set TEMP__PA__CFG7, CYREG_UDB_PA2_CFG7
.set TEMP__PA__CFG8, CYREG_UDB_PA2_CFG8
.set TEMP__PA__CFG9, CYREG_UDB_PA2_CFG9
.set TEMP__PC, CYREG_PRT2_PC
.set TEMP__PC2, CYREG_PRT2_PC2
.set TEMP__PORT, 2
.set TEMP__PS, CYREG_PRT2_PS
.set TEMP__SHIFT, 2

/* I2C_1_SCB */
.set I2C_1_SCB__BIST_CONTROL, CYREG_SCB0_BIST_CONTROL
.set I2C_1_SCB__BIST_DATA, CYREG_SCB0_BIST_DATA
.set I2C_1_SCB__CTRL, CYREG_SCB0_CTRL
.set I2C_1_SCB__EZ_DATA00, CYREG_SCB0_EZ_DATA00
.set I2C_1_SCB__EZ_DATA01, CYREG_SCB0_EZ_DATA01
.set I2C_1_SCB__EZ_DATA02, CYREG_SCB0_EZ_DATA02
.set I2C_1_SCB__EZ_DATA03, CYREG_SCB0_EZ_DATA03
.set I2C_1_SCB__EZ_DATA04, CYREG_SCB0_EZ_DATA04
.set I2C_1_SCB__EZ_DATA05, CYREG_SCB0_EZ_DATA05
.set I2C_1_SCB__EZ_DATA06, CYREG_SCB0_EZ_DATA06
.set I2C_1_SCB__EZ_DATA07, CYREG_SCB0_EZ_DATA07
.set I2C_1_SCB__EZ_DATA08, CYREG_SCB0_EZ_DATA08
.set I2C_1_SCB__EZ_DATA09, CYREG_SCB0_EZ_DATA09
.set I2C_1_SCB__EZ_DATA10, CYREG_SCB0_EZ_DATA10
.set I2C_1_SCB__EZ_DATA11, CYREG_SCB0_EZ_DATA11
.set I2C_1_SCB__EZ_DATA12, CYREG_SCB0_EZ_DATA12
.set I2C_1_SCB__EZ_DATA13, CYREG_SCB0_EZ_DATA13
.set I2C_1_SCB__EZ_DATA14, CYREG_SCB0_EZ_DATA14
.set I2C_1_SCB__EZ_DATA15, CYREG_SCB0_EZ_DATA15
.set I2C_1_SCB__EZ_DATA16, CYREG_SCB0_EZ_DATA16
.set I2C_1_SCB__EZ_DATA17, CYREG_SCB0_EZ_DATA17
.set I2C_1_SCB__EZ_DATA18, CYREG_SCB0_EZ_DATA18
.set I2C_1_SCB__EZ_DATA19, CYREG_SCB0_EZ_DATA19
.set I2C_1_SCB__EZ_DATA20, CYREG_SCB0_EZ_DATA20
.set I2C_1_SCB__EZ_DATA21, CYREG_SCB0_EZ_DATA21
.set I2C_1_SCB__EZ_DATA22, CYREG_SCB0_EZ_DATA22
.set I2C_1_SCB__EZ_DATA23, CYREG_SCB0_EZ_DATA23
.set I2C_1_SCB__EZ_DATA24, CYREG_SCB0_EZ_DATA24
.set I2C_1_SCB__EZ_DATA25, CYREG_SCB0_EZ_DATA25
.set I2C_1_SCB__EZ_DATA26, CYREG_SCB0_EZ_DATA26
.set I2C_1_SCB__EZ_DATA27, CYREG_SCB0_EZ_DATA27
.set I2C_1_SCB__EZ_DATA28, CYREG_SCB0_EZ_DATA28
.set I2C_1_SCB__EZ_DATA29, CYREG_SCB0_EZ_DATA29
.set I2C_1_SCB__EZ_DATA30, CYREG_SCB0_EZ_DATA30
.set I2C_1_SCB__EZ_DATA31, CYREG_SCB0_EZ_DATA31
.set I2C_1_SCB__I2C_CFG, CYREG_SCB0_I2C_CFG
.set I2C_1_SCB__I2C_CTRL, CYREG_SCB0_I2C_CTRL
.set I2C_1_SCB__I2C_M_CMD, CYREG_SCB0_I2C_M_CMD
.set I2C_1_SCB__I2C_S_CMD, CYREG_SCB0_I2C_S_CMD
.set I2C_1_SCB__I2C_STATUS, CYREG_SCB0_I2C_STATUS
.set I2C_1_SCB__INTR_CAUSE, CYREG_SCB0_INTR_CAUSE
.set I2C_1_SCB__INTR_I2C_EC, CYREG_SCB0_INTR_I2C_EC
.set I2C_1_SCB__INTR_I2C_EC_MASK, CYREG_SCB0_INTR_I2C_EC_MASK
.set I2C_1_SCB__INTR_I2C_EC_MASKED, CYREG_SCB0_INTR_I2C_EC_MASKED
.set I2C_1_SCB__INTR_M, CYREG_SCB0_INTR_M
.set I2C_1_SCB__INTR_M_MASK, CYREG_SCB0_INTR_M_MASK
.set I2C_1_SCB__INTR_M_MASKED, CYREG_SCB0_INTR_M_MASKED
.set I2C_1_SCB__INTR_M_SET, CYREG_SCB0_INTR_M_SET
.set I2C_1_SCB__INTR_RX, CYREG_SCB0_INTR_RX
.set I2C_1_SCB__INTR_RX_MASK, CYREG_SCB0_INTR_RX_MASK
.set I2C_1_SCB__INTR_RX_MASKED, CYREG_SCB0_INTR_RX_MASKED
.set I2C_1_SCB__INTR_RX_SET, CYREG_SCB0_INTR_RX_SET
.set I2C_1_SCB__INTR_S, CYREG_SCB0_INTR_S
.set I2C_1_SCB__INTR_S_MASK, CYREG_SCB0_INTR_S_MASK
.set I2C_1_SCB__INTR_S_MASKED, CYREG_SCB0_INTR_S_MASKED
.set I2C_1_SCB__INTR_S_SET, CYREG_SCB0_INTR_S_SET
.set I2C_1_SCB__INTR_SPI_EC, CYREG_SCB0_INTR_SPI_EC
.set I2C_1_SCB__INTR_SPI_EC_MASK, CYREG_SCB0_INTR_SPI_EC_MASK
.set I2C_1_SCB__INTR_SPI_EC_MASKED, CYREG_SCB0_INTR_SPI_EC_MASKED
.set I2C_1_SCB__INTR_TX, CYREG_SCB0_INTR_TX
.set I2C_1_SCB__INTR_TX_MASK, CYREG_SCB0_INTR_TX_MASK
.set I2C_1_SCB__INTR_TX_MASKED, CYREG_SCB0_INTR_TX_MASKED
.set I2C_1_SCB__INTR_TX_SET, CYREG_SCB0_INTR_TX_SET
.set I2C_1_SCB__RX_CTRL, CYREG_SCB0_RX_CTRL
.set I2C_1_SCB__RX_FIFO_CTRL, CYREG_SCB0_RX_FIFO_CTRL
.set I2C_1_SCB__RX_FIFO_RD, CYREG_SCB0_RX_FIFO_RD
.set I2C_1_SCB__RX_FIFO_RD_SILENT, CYREG_SCB0_RX_FIFO_RD_SILENT
.set I2C_1_SCB__RX_FIFO_STATUS, CYREG_SCB0_RX_FIFO_STATUS
.set I2C_1_SCB__RX_MATCH, CYREG_SCB0_RX_MATCH
.set I2C_1_SCB__SPI_CTRL, CYREG_SCB0_SPI_CTRL
.set I2C_1_SCB__SPI_STATUS, CYREG_SCB0_SPI_STATUS
.set I2C_1_SCB__SS0_POSISTION, 0
.set I2C_1_SCB__SS1_POSISTION, 1
.set I2C_1_SCB__SS2_POSISTION, 2
.set I2C_1_SCB__SS3_POSISTION, 3
.set I2C_1_SCB__STATUS, CYREG_SCB0_STATUS
.set I2C_1_SCB__TX_CTRL, CYREG_SCB0_TX_CTRL
.set I2C_1_SCB__TX_FIFO_CTRL, CYREG_SCB0_TX_FIFO_CTRL
.set I2C_1_SCB__TX_FIFO_STATUS, CYREG_SCB0_TX_FIFO_STATUS
.set I2C_1_SCB__TX_FIFO_WR, CYREG_SCB0_TX_FIFO_WR
.set I2C_1_SCB__UART_CTRL, CYREG_SCB0_UART_CTRL
.set I2C_1_SCB__UART_RX_CTRL, CYREG_SCB0_UART_RX_CTRL
.set I2C_1_SCB__UART_RX_STATUS, CYREG_SCB0_UART_RX_STATUS
.set I2C_1_SCB__UART_TX_CTRL, CYREG_SCB0_UART_TX_CTRL

/* I2C_1_SCB_IRQ */
.set I2C_1_SCB_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set I2C_1_SCB_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set I2C_1_SCB_IRQ__INTC_MASK, 0x400
.set I2C_1_SCB_IRQ__INTC_NUMBER, 10
.set I2C_1_SCB_IRQ__INTC_PRIOR_MASK, 0xC00000
.set I2C_1_SCB_IRQ__INTC_PRIOR_NUM, 3
.set I2C_1_SCB_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR2
.set I2C_1_SCB_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set I2C_1_SCB_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* I2C_1_SCBCLK */
.set I2C_1_SCBCLK__DIVIDER_MASK, 0x0000FFFF
.set I2C_1_SCBCLK__ENABLE, CYREG_CLK_DIVIDER_B00
.set I2C_1_SCBCLK__ENABLE_MASK, 0x80000000
.set I2C_1_SCBCLK__MASK, 0x80000000
.set I2C_1_SCBCLK__REGISTER, CYREG_CLK_DIVIDER_B00

/* I2C_1_scl */
.set I2C_1_scl__0__DM__MASK, 0x07
.set I2C_1_scl__0__DM__SHIFT, 0
.set I2C_1_scl__0__DR, CYREG_PRT4_DR
.set I2C_1_scl__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set I2C_1_scl__0__HSIOM_MASK, 0x0000000F
.set I2C_1_scl__0__HSIOM_SHIFT, 0
.set I2C_1_scl__0__INTCFG, CYREG_PRT4_INTCFG
.set I2C_1_scl__0__INTSTAT, CYREG_PRT4_INTSTAT
.set I2C_1_scl__0__MASK, 0x01
.set I2C_1_scl__0__PC, CYREG_PRT4_PC
.set I2C_1_scl__0__PC2, CYREG_PRT4_PC2
.set I2C_1_scl__0__PORT, 4
.set I2C_1_scl__0__PS, CYREG_PRT4_PS
.set I2C_1_scl__0__SHIFT, 0
.set I2C_1_scl__DR, CYREG_PRT4_DR
.set I2C_1_scl__INTCFG, CYREG_PRT4_INTCFG
.set I2C_1_scl__INTSTAT, CYREG_PRT4_INTSTAT
.set I2C_1_scl__MASK, 0x01
.set I2C_1_scl__PC, CYREG_PRT4_PC
.set I2C_1_scl__PC2, CYREG_PRT4_PC2
.set I2C_1_scl__PORT, 4
.set I2C_1_scl__PS, CYREG_PRT4_PS
.set I2C_1_scl__SHIFT, 0

/* I2C_1_sda */
.set I2C_1_sda__0__DM__MASK, 0x38
.set I2C_1_sda__0__DM__SHIFT, 3
.set I2C_1_sda__0__DR, CYREG_PRT4_DR
.set I2C_1_sda__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set I2C_1_sda__0__HSIOM_MASK, 0x000000F0
.set I2C_1_sda__0__HSIOM_SHIFT, 4
.set I2C_1_sda__0__INTCFG, CYREG_PRT4_INTCFG
.set I2C_1_sda__0__INTSTAT, CYREG_PRT4_INTSTAT
.set I2C_1_sda__0__MASK, 0x02
.set I2C_1_sda__0__PC, CYREG_PRT4_PC
.set I2C_1_sda__0__PC2, CYREG_PRT4_PC2
.set I2C_1_sda__0__PORT, 4
.set I2C_1_sda__0__PS, CYREG_PRT4_PS
.set I2C_1_sda__0__SHIFT, 1
.set I2C_1_sda__DR, CYREG_PRT4_DR
.set I2C_1_sda__INTCFG, CYREG_PRT4_INTCFG
.set I2C_1_sda__INTSTAT, CYREG_PRT4_INTSTAT
.set I2C_1_sda__MASK, 0x02
.set I2C_1_sda__PC, CYREG_PRT4_PC
.set I2C_1_sda__PC2, CYREG_PRT4_PC2
.set I2C_1_sda__PORT, 4
.set I2C_1_sda__PS, CYREG_PRT4_PS
.set I2C_1_sda__SHIFT, 1

/* PWMH1 */
.set PWMH1__0__DM__MASK, 0x07
.set PWMH1__0__DM__SHIFT, 0
.set PWMH1__0__DR, CYREG_PRT0_DR
.set PWMH1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set PWMH1__0__HSIOM_MASK, 0x0000000F
.set PWMH1__0__HSIOM_SHIFT, 0
.set PWMH1__0__INTCFG, CYREG_PRT0_INTCFG
.set PWMH1__0__INTSTAT, CYREG_PRT0_INTSTAT
.set PWMH1__0__MASK, 0x01
.set PWMH1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PWMH1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PWMH1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PWMH1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PWMH1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PWMH1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PWMH1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PWMH1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PWMH1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PWMH1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PWMH1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PWMH1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PWMH1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PWMH1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PWMH1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PWMH1__0__PC, CYREG_PRT0_PC
.set PWMH1__0__PC2, CYREG_PRT0_PC2
.set PWMH1__0__PORT, 0
.set PWMH1__0__PS, CYREG_PRT0_PS
.set PWMH1__0__SHIFT, 0
.set PWMH1__DR, CYREG_PRT0_DR
.set PWMH1__INTCFG, CYREG_PRT0_INTCFG
.set PWMH1__INTSTAT, CYREG_PRT0_INTSTAT
.set PWMH1__MASK, 0x01
.set PWMH1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PWMH1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PWMH1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PWMH1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PWMH1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PWMH1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PWMH1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PWMH1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PWMH1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PWMH1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PWMH1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PWMH1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PWMH1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PWMH1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PWMH1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PWMH1__PC, CYREG_PRT0_PC
.set PWMH1__PC2, CYREG_PRT0_PC2
.set PWMH1__PORT, 0
.set PWMH1__PS, CYREG_PRT0_PS
.set PWMH1__SHIFT, 0

/* PWMH2 */
.set PWMH2__0__DM__MASK, 0x1C0
.set PWMH2__0__DM__SHIFT, 6
.set PWMH2__0__DR, CYREG_PRT0_DR
.set PWMH2__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set PWMH2__0__HSIOM_MASK, 0x00000F00
.set PWMH2__0__HSIOM_SHIFT, 8
.set PWMH2__0__INTCFG, CYREG_PRT0_INTCFG
.set PWMH2__0__INTSTAT, CYREG_PRT0_INTSTAT
.set PWMH2__0__MASK, 0x04
.set PWMH2__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PWMH2__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PWMH2__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PWMH2__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PWMH2__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PWMH2__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PWMH2__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PWMH2__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PWMH2__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PWMH2__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PWMH2__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PWMH2__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PWMH2__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PWMH2__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PWMH2__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PWMH2__0__PC, CYREG_PRT0_PC
.set PWMH2__0__PC2, CYREG_PRT0_PC2
.set PWMH2__0__PORT, 0
.set PWMH2__0__PS, CYREG_PRT0_PS
.set PWMH2__0__SHIFT, 2
.set PWMH2__DR, CYREG_PRT0_DR
.set PWMH2__INTCFG, CYREG_PRT0_INTCFG
.set PWMH2__INTSTAT, CYREG_PRT0_INTSTAT
.set PWMH2__MASK, 0x04
.set PWMH2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PWMH2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PWMH2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PWMH2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PWMH2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PWMH2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PWMH2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PWMH2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PWMH2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PWMH2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PWMH2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PWMH2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PWMH2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PWMH2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PWMH2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PWMH2__PC, CYREG_PRT0_PC
.set PWMH2__PC2, CYREG_PRT0_PC2
.set PWMH2__PORT, 0
.set PWMH2__PS, CYREG_PRT0_PS
.set PWMH2__SHIFT, 2

/* PWMH3 */
.set PWMH3__0__DM__MASK, 0x7000
.set PWMH3__0__DM__SHIFT, 12
.set PWMH3__0__DR, CYREG_PRT0_DR
.set PWMH3__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set PWMH3__0__HSIOM_MASK, 0x000F0000
.set PWMH3__0__HSIOM_SHIFT, 16
.set PWMH3__0__INTCFG, CYREG_PRT0_INTCFG
.set PWMH3__0__INTSTAT, CYREG_PRT0_INTSTAT
.set PWMH3__0__MASK, 0x10
.set PWMH3__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PWMH3__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PWMH3__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PWMH3__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PWMH3__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PWMH3__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PWMH3__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PWMH3__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PWMH3__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PWMH3__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PWMH3__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PWMH3__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PWMH3__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PWMH3__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PWMH3__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PWMH3__0__PC, CYREG_PRT0_PC
.set PWMH3__0__PC2, CYREG_PRT0_PC2
.set PWMH3__0__PORT, 0
.set PWMH3__0__PS, CYREG_PRT0_PS
.set PWMH3__0__SHIFT, 4
.set PWMH3__DR, CYREG_PRT0_DR
.set PWMH3__INTCFG, CYREG_PRT0_INTCFG
.set PWMH3__INTSTAT, CYREG_PRT0_INTSTAT
.set PWMH3__MASK, 0x10
.set PWMH3__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PWMH3__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PWMH3__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PWMH3__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PWMH3__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PWMH3__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PWMH3__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PWMH3__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PWMH3__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PWMH3__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PWMH3__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PWMH3__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PWMH3__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PWMH3__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PWMH3__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PWMH3__PC, CYREG_PRT0_PC
.set PWMH3__PC2, CYREG_PRT0_PC2
.set PWMH3__PORT, 0
.set PWMH3__PS, CYREG_PRT0_PS
.set PWMH3__SHIFT, 4

/* PWML1 */
.set PWML1__0__DM__MASK, 0x38
.set PWML1__0__DM__SHIFT, 3
.set PWML1__0__DR, CYREG_PRT0_DR
.set PWML1__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set PWML1__0__HSIOM_MASK, 0x000000F0
.set PWML1__0__HSIOM_SHIFT, 4
.set PWML1__0__INTCFG, CYREG_PRT0_INTCFG
.set PWML1__0__INTSTAT, CYREG_PRT0_INTSTAT
.set PWML1__0__MASK, 0x02
.set PWML1__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PWML1__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PWML1__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PWML1__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PWML1__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PWML1__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PWML1__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PWML1__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PWML1__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PWML1__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PWML1__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PWML1__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PWML1__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PWML1__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PWML1__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PWML1__0__PC, CYREG_PRT0_PC
.set PWML1__0__PC2, CYREG_PRT0_PC2
.set PWML1__0__PORT, 0
.set PWML1__0__PS, CYREG_PRT0_PS
.set PWML1__0__SHIFT, 1
.set PWML1__DR, CYREG_PRT0_DR
.set PWML1__INTCFG, CYREG_PRT0_INTCFG
.set PWML1__INTSTAT, CYREG_PRT0_INTSTAT
.set PWML1__MASK, 0x02
.set PWML1__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PWML1__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PWML1__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PWML1__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PWML1__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PWML1__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PWML1__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PWML1__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PWML1__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PWML1__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PWML1__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PWML1__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PWML1__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PWML1__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PWML1__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PWML1__PC, CYREG_PRT0_PC
.set PWML1__PC2, CYREG_PRT0_PC2
.set PWML1__PORT, 0
.set PWML1__PS, CYREG_PRT0_PS
.set PWML1__SHIFT, 1

/* PWML2 */
.set PWML2__0__DM__MASK, 0xE00
.set PWML2__0__DM__SHIFT, 9
.set PWML2__0__DR, CYREG_PRT0_DR
.set PWML2__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set PWML2__0__HSIOM_MASK, 0x0000F000
.set PWML2__0__HSIOM_SHIFT, 12
.set PWML2__0__INTCFG, CYREG_PRT0_INTCFG
.set PWML2__0__INTSTAT, CYREG_PRT0_INTSTAT
.set PWML2__0__MASK, 0x08
.set PWML2__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PWML2__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PWML2__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PWML2__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PWML2__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PWML2__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PWML2__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PWML2__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PWML2__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PWML2__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PWML2__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PWML2__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PWML2__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PWML2__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PWML2__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PWML2__0__PC, CYREG_PRT0_PC
.set PWML2__0__PC2, CYREG_PRT0_PC2
.set PWML2__0__PORT, 0
.set PWML2__0__PS, CYREG_PRT0_PS
.set PWML2__0__SHIFT, 3
.set PWML2__DR, CYREG_PRT0_DR
.set PWML2__INTCFG, CYREG_PRT0_INTCFG
.set PWML2__INTSTAT, CYREG_PRT0_INTSTAT
.set PWML2__MASK, 0x08
.set PWML2__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PWML2__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PWML2__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PWML2__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PWML2__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PWML2__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PWML2__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PWML2__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PWML2__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PWML2__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PWML2__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PWML2__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PWML2__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PWML2__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PWML2__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PWML2__PC, CYREG_PRT0_PC
.set PWML2__PC2, CYREG_PRT0_PC2
.set PWML2__PORT, 0
.set PWML2__PS, CYREG_PRT0_PS
.set PWML2__SHIFT, 3

/* PWML3 */
.set PWML3__0__DM__MASK, 0x38000
.set PWML3__0__DM__SHIFT, 15
.set PWML3__0__DR, CYREG_PRT0_DR
.set PWML3__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set PWML3__0__HSIOM_MASK, 0x00F00000
.set PWML3__0__HSIOM_SHIFT, 20
.set PWML3__0__INTCFG, CYREG_PRT0_INTCFG
.set PWML3__0__INTSTAT, CYREG_PRT0_INTSTAT
.set PWML3__0__MASK, 0x20
.set PWML3__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PWML3__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PWML3__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PWML3__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PWML3__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PWML3__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PWML3__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PWML3__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PWML3__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PWML3__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PWML3__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PWML3__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PWML3__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PWML3__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PWML3__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PWML3__0__PC, CYREG_PRT0_PC
.set PWML3__0__PC2, CYREG_PRT0_PC2
.set PWML3__0__PORT, 0
.set PWML3__0__PS, CYREG_PRT0_PS
.set PWML3__0__SHIFT, 5
.set PWML3__DR, CYREG_PRT0_DR
.set PWML3__INTCFG, CYREG_PRT0_INTCFG
.set PWML3__INTSTAT, CYREG_PRT0_INTSTAT
.set PWML3__MASK, 0x20
.set PWML3__PA__CFG0, CYREG_UDB_PA0_CFG0
.set PWML3__PA__CFG1, CYREG_UDB_PA0_CFG1
.set PWML3__PA__CFG10, CYREG_UDB_PA0_CFG10
.set PWML3__PA__CFG11, CYREG_UDB_PA0_CFG11
.set PWML3__PA__CFG12, CYREG_UDB_PA0_CFG12
.set PWML3__PA__CFG13, CYREG_UDB_PA0_CFG13
.set PWML3__PA__CFG14, CYREG_UDB_PA0_CFG14
.set PWML3__PA__CFG2, CYREG_UDB_PA0_CFG2
.set PWML3__PA__CFG3, CYREG_UDB_PA0_CFG3
.set PWML3__PA__CFG4, CYREG_UDB_PA0_CFG4
.set PWML3__PA__CFG5, CYREG_UDB_PA0_CFG5
.set PWML3__PA__CFG6, CYREG_UDB_PA0_CFG6
.set PWML3__PA__CFG7, CYREG_UDB_PA0_CFG7
.set PWML3__PA__CFG8, CYREG_UDB_PA0_CFG8
.set PWML3__PA__CFG9, CYREG_UDB_PA0_CFG9
.set PWML3__PC, CYREG_PRT0_PC
.set PWML3__PC2, CYREG_PRT0_PC2
.set PWML3__PORT, 0
.set PWML3__PS, CYREG_PRT0_PS
.set PWML3__SHIFT, 5

/* SL_EN */
.set SL_EN__0__DM__MASK, 0x1C0
.set SL_EN__0__DM__SHIFT, 6
.set SL_EN__0__DR, CYREG_PRT4_DR
.set SL_EN__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set SL_EN__0__HSIOM_MASK, 0x00000F00
.set SL_EN__0__HSIOM_SHIFT, 8
.set SL_EN__0__INTCFG, CYREG_PRT4_INTCFG
.set SL_EN__0__INTSTAT, CYREG_PRT4_INTSTAT
.set SL_EN__0__MASK, 0x04
.set SL_EN__0__PC, CYREG_PRT4_PC
.set SL_EN__0__PC2, CYREG_PRT4_PC2
.set SL_EN__0__PORT, 4
.set SL_EN__0__PS, CYREG_PRT4_PS
.set SL_EN__0__SHIFT, 2
.set SL_EN__DR, CYREG_PRT4_DR
.set SL_EN__INTCFG, CYREG_PRT4_INTCFG
.set SL_EN__INTSTAT, CYREG_PRT4_INTSTAT
.set SL_EN__MASK, 0x04
.set SL_EN__PC, CYREG_PRT4_PC
.set SL_EN__PC2, CYREG_PRT4_PC2
.set SL_EN__PORT, 4
.set SL_EN__PS, CYREG_PRT4_PS
.set SL_EN__SHIFT, 2

/* WDCLK */
.set WDCLK__0__DM__MASK, 0x1C0000
.set WDCLK__0__DM__SHIFT, 18
.set WDCLK__0__DR, CYREG_PRT0_DR
.set WDCLK__0__HSIOM, CYREG_HSIOM_PORT_SEL0
.set WDCLK__0__HSIOM_MASK, 0x0F000000
.set WDCLK__0__HSIOM_SHIFT, 24
.set WDCLK__0__INTCFG, CYREG_PRT0_INTCFG
.set WDCLK__0__INTSTAT, CYREG_PRT0_INTSTAT
.set WDCLK__0__MASK, 0x40
.set WDCLK__0__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WDCLK__0__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WDCLK__0__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WDCLK__0__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WDCLK__0__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WDCLK__0__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WDCLK__0__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WDCLK__0__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WDCLK__0__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WDCLK__0__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WDCLK__0__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WDCLK__0__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WDCLK__0__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WDCLK__0__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WDCLK__0__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WDCLK__0__PC, CYREG_PRT0_PC
.set WDCLK__0__PC2, CYREG_PRT0_PC2
.set WDCLK__0__PORT, 0
.set WDCLK__0__PS, CYREG_PRT0_PS
.set WDCLK__0__SHIFT, 6
.set WDCLK__DR, CYREG_PRT0_DR
.set WDCLK__INTCFG, CYREG_PRT0_INTCFG
.set WDCLK__INTSTAT, CYREG_PRT0_INTSTAT
.set WDCLK__MASK, 0x40
.set WDCLK__PA__CFG0, CYREG_UDB_PA0_CFG0
.set WDCLK__PA__CFG1, CYREG_UDB_PA0_CFG1
.set WDCLK__PA__CFG10, CYREG_UDB_PA0_CFG10
.set WDCLK__PA__CFG11, CYREG_UDB_PA0_CFG11
.set WDCLK__PA__CFG12, CYREG_UDB_PA0_CFG12
.set WDCLK__PA__CFG13, CYREG_UDB_PA0_CFG13
.set WDCLK__PA__CFG14, CYREG_UDB_PA0_CFG14
.set WDCLK__PA__CFG2, CYREG_UDB_PA0_CFG2
.set WDCLK__PA__CFG3, CYREG_UDB_PA0_CFG3
.set WDCLK__PA__CFG4, CYREG_UDB_PA0_CFG4
.set WDCLK__PA__CFG5, CYREG_UDB_PA0_CFG5
.set WDCLK__PA__CFG6, CYREG_UDB_PA0_CFG6
.set WDCLK__PA__CFG7, CYREG_UDB_PA0_CFG7
.set WDCLK__PA__CFG8, CYREG_UDB_PA0_CFG8
.set WDCLK__PA__CFG9, CYREG_UDB_PA0_CFG9
.set WDCLK__PC, CYREG_PRT0_PC
.set WDCLK__PC2, CYREG_PRT0_PC2
.set WDCLK__PORT, 0
.set WDCLK__PS, CYREG_PRT0_PS
.set WDCLK__SHIFT, 6

/* WDCLK_Pulse */
.set WDCLK_Pulse_Sync_ctrl_reg__0__MASK, 0x01
.set WDCLK_Pulse_Sync_ctrl_reg__0__POS, 0
.set WDCLK_Pulse_Sync_ctrl_reg__1__MASK, 0x02
.set WDCLK_Pulse_Sync_ctrl_reg__1__POS, 1
.set WDCLK_Pulse_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_00
.set WDCLK_Pulse_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set WDCLK_Pulse_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_00
.set WDCLK_Pulse_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_00
.set WDCLK_Pulse_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_00
.set WDCLK_Pulse_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_00
.set WDCLK_Pulse_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set WDCLK_Pulse_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_00
.set WDCLK_Pulse_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_00
.set WDCLK_Pulse_Sync_ctrl_reg__2__MASK, 0x04
.set WDCLK_Pulse_Sync_ctrl_reg__2__POS, 2
.set WDCLK_Pulse_Sync_ctrl_reg__3__MASK, 0x08
.set WDCLK_Pulse_Sync_ctrl_reg__3__POS, 3
.set WDCLK_Pulse_Sync_ctrl_reg__32BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W32_ACTL_00
.set WDCLK_Pulse_Sync_ctrl_reg__32BIT_CONTROL_REG, CYREG_UDB_W32_CTL_00
.set WDCLK_Pulse_Sync_ctrl_reg__32BIT_COUNT_REG, CYREG_UDB_W32_CTL_00
.set WDCLK_Pulse_Sync_ctrl_reg__32BIT_PERIOD_REG, CYREG_UDB_W32_MSK_00
.set WDCLK_Pulse_Sync_ctrl_reg__4__MASK, 0x10
.set WDCLK_Pulse_Sync_ctrl_reg__4__POS, 4
.set WDCLK_Pulse_Sync_ctrl_reg__5__MASK, 0x20
.set WDCLK_Pulse_Sync_ctrl_reg__5__POS, 5
.set WDCLK_Pulse_Sync_ctrl_reg__6__MASK, 0x40
.set WDCLK_Pulse_Sync_ctrl_reg__6__POS, 6
.set WDCLK_Pulse_Sync_ctrl_reg__7__MASK, 0x80
.set WDCLK_Pulse_Sync_ctrl_reg__7__POS, 7
.set WDCLK_Pulse_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_00
.set WDCLK_Pulse_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_00
.set WDCLK_Pulse_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set WDCLK_Pulse_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_00
.set WDCLK_Pulse_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_00
.set WDCLK_Pulse_Sync_ctrl_reg__MASK, 0xFF
.set WDCLK_Pulse_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set WDCLK_Pulse_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_00
.set WDCLK_Pulse_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_00

/* AOP_IN */
.set AOP_IN__0__DM__MASK, 0x7000
.set AOP_IN__0__DM__SHIFT, 12
.set AOP_IN__0__DR, CYREG_PRT1_DR
.set AOP_IN__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set AOP_IN__0__HSIOM_MASK, 0x000F0000
.set AOP_IN__0__HSIOM_SHIFT, 16
.set AOP_IN__0__INTCFG, CYREG_PRT1_INTCFG
.set AOP_IN__0__INTSTAT, CYREG_PRT1_INTSTAT
.set AOP_IN__0__MASK, 0x10
.set AOP_IN__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set AOP_IN__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set AOP_IN__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set AOP_IN__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set AOP_IN__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set AOP_IN__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set AOP_IN__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set AOP_IN__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set AOP_IN__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set AOP_IN__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set AOP_IN__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set AOP_IN__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set AOP_IN__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set AOP_IN__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set AOP_IN__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set AOP_IN__0__PC, CYREG_PRT1_PC
.set AOP_IN__0__PC2, CYREG_PRT1_PC2
.set AOP_IN__0__PORT, 1
.set AOP_IN__0__PS, CYREG_PRT1_PS
.set AOP_IN__0__SHIFT, 4
.set AOP_IN__DR, CYREG_PRT1_DR
.set AOP_IN__INTCFG, CYREG_PRT1_INTCFG
.set AOP_IN__INTSTAT, CYREG_PRT1_INTSTAT
.set AOP_IN__MASK, 0x10
.set AOP_IN__PA__CFG0, CYREG_UDB_PA1_CFG0
.set AOP_IN__PA__CFG1, CYREG_UDB_PA1_CFG1
.set AOP_IN__PA__CFG10, CYREG_UDB_PA1_CFG10
.set AOP_IN__PA__CFG11, CYREG_UDB_PA1_CFG11
.set AOP_IN__PA__CFG12, CYREG_UDB_PA1_CFG12
.set AOP_IN__PA__CFG13, CYREG_UDB_PA1_CFG13
.set AOP_IN__PA__CFG14, CYREG_UDB_PA1_CFG14
.set AOP_IN__PA__CFG2, CYREG_UDB_PA1_CFG2
.set AOP_IN__PA__CFG3, CYREG_UDB_PA1_CFG3
.set AOP_IN__PA__CFG4, CYREG_UDB_PA1_CFG4
.set AOP_IN__PA__CFG5, CYREG_UDB_PA1_CFG5
.set AOP_IN__PA__CFG6, CYREG_UDB_PA1_CFG6
.set AOP_IN__PA__CFG7, CYREG_UDB_PA1_CFG7
.set AOP_IN__PA__CFG8, CYREG_UDB_PA1_CFG8
.set AOP_IN__PA__CFG9, CYREG_UDB_PA1_CFG9
.set AOP_IN__PC, CYREG_PRT1_PC
.set AOP_IN__PC2, CYREG_PRT1_PC2
.set AOP_IN__PORT, 1
.set AOP_IN__PS, CYREG_PRT1_PS
.set AOP_IN__SHIFT, 4

/* IDAC_1_cy_psoc4_idac */
.set IDAC_1_cy_psoc4_idac__CONTROL, CYREG_CSD_CONFIG
.set IDAC_1_cy_psoc4_idac__CSD_IDAC, CYREG_CSD_IDAC
.set IDAC_1_cy_psoc4_idac__CSD_IDAC_SHIFT, 0
.set IDAC_1_cy_psoc4_idac__CSD_TRIM1, CYREG_CSD_TRIM1
.set IDAC_1_cy_psoc4_idac__CSD_TRIM1_SHIFT, 0
.set IDAC_1_cy_psoc4_idac__CSD_TRIM2, CYREG_CSD_TRIM2
.set IDAC_1_cy_psoc4_idac__CSD_TRIM2_SHIFT, 0
.set IDAC_1_cy_psoc4_idac__IDAC_NUMBER, 1
.set IDAC_1_cy_psoc4_idac__POLARITY, CYREG_CSD_CONFIG
.set IDAC_1_cy_psoc4_idac__POLARITY_SHIFT, 16

/* SL_CLK */
.set SL_CLK__0__DM__MASK, 0xE00
.set SL_CLK__0__DM__SHIFT, 9
.set SL_CLK__0__DR, CYREG_PRT4_DR
.set SL_CLK__0__HSIOM, CYREG_HSIOM_PORT_SEL4
.set SL_CLK__0__HSIOM_MASK, 0x0000F000
.set SL_CLK__0__HSIOM_SHIFT, 12
.set SL_CLK__0__INTCFG, CYREG_PRT4_INTCFG
.set SL_CLK__0__INTSTAT, CYREG_PRT4_INTSTAT
.set SL_CLK__0__MASK, 0x08
.set SL_CLK__0__PC, CYREG_PRT4_PC
.set SL_CLK__0__PC2, CYREG_PRT4_PC2
.set SL_CLK__0__PORT, 4
.set SL_CLK__0__PS, CYREG_PRT4_PS
.set SL_CLK__0__SHIFT, 3
.set SL_CLK__DR, CYREG_PRT4_DR
.set SL_CLK__INTCFG, CYREG_PRT4_INTCFG
.set SL_CLK__INTSTAT, CYREG_PRT4_INTSTAT
.set SL_CLK__MASK, 0x08
.set SL_CLK__PC, CYREG_PRT4_PC
.set SL_CLK__PC2, CYREG_PRT4_PC2
.set SL_CLK__PORT, 4
.set SL_CLK__PS, CYREG_PRT4_PS
.set SL_CLK__SHIFT, 3

/* VB_SNS */
.set VB_SNS__0__DM__MASK, 0x38
.set VB_SNS__0__DM__SHIFT, 3
.set VB_SNS__0__DR, CYREG_PRT2_DR
.set VB_SNS__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set VB_SNS__0__HSIOM_MASK, 0x000000F0
.set VB_SNS__0__HSIOM_SHIFT, 4
.set VB_SNS__0__INTCFG, CYREG_PRT2_INTCFG
.set VB_SNS__0__INTSTAT, CYREG_PRT2_INTSTAT
.set VB_SNS__0__MASK, 0x02
.set VB_SNS__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set VB_SNS__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set VB_SNS__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set VB_SNS__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set VB_SNS__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set VB_SNS__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set VB_SNS__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set VB_SNS__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set VB_SNS__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set VB_SNS__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set VB_SNS__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set VB_SNS__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set VB_SNS__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set VB_SNS__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set VB_SNS__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set VB_SNS__0__PC, CYREG_PRT2_PC
.set VB_SNS__0__PC2, CYREG_PRT2_PC2
.set VB_SNS__0__PORT, 2
.set VB_SNS__0__PS, CYREG_PRT2_PS
.set VB_SNS__0__SHIFT, 1
.set VB_SNS__DR, CYREG_PRT2_DR
.set VB_SNS__INTCFG, CYREG_PRT2_INTCFG
.set VB_SNS__INTSTAT, CYREG_PRT2_INTSTAT
.set VB_SNS__MASK, 0x02
.set VB_SNS__PA__CFG0, CYREG_UDB_PA2_CFG0
.set VB_SNS__PA__CFG1, CYREG_UDB_PA2_CFG1
.set VB_SNS__PA__CFG10, CYREG_UDB_PA2_CFG10
.set VB_SNS__PA__CFG11, CYREG_UDB_PA2_CFG11
.set VB_SNS__PA__CFG12, CYREG_UDB_PA2_CFG12
.set VB_SNS__PA__CFG13, CYREG_UDB_PA2_CFG13
.set VB_SNS__PA__CFG14, CYREG_UDB_PA2_CFG14
.set VB_SNS__PA__CFG2, CYREG_UDB_PA2_CFG2
.set VB_SNS__PA__CFG3, CYREG_UDB_PA2_CFG3
.set VB_SNS__PA__CFG4, CYREG_UDB_PA2_CFG4
.set VB_SNS__PA__CFG5, CYREG_UDB_PA2_CFG5
.set VB_SNS__PA__CFG6, CYREG_UDB_PA2_CFG6
.set VB_SNS__PA__CFG7, CYREG_UDB_PA2_CFG7
.set VB_SNS__PA__CFG8, CYREG_UDB_PA2_CFG8
.set VB_SNS__PA__CFG9, CYREG_UDB_PA2_CFG9
.set VB_SNS__PC, CYREG_PRT2_PC
.set VB_SNS__PC2, CYREG_PRT2_PC2
.set VB_SNS__PORT, 2
.set VB_SNS__PS, CYREG_PRT2_PS
.set VB_SNS__SHIFT, 1

/* VG_SNS */
.set VG_SNS__0__DM__MASK, 0x07
.set VG_SNS__0__DM__SHIFT, 0
.set VG_SNS__0__DR, CYREG_PRT2_DR
.set VG_SNS__0__HSIOM, CYREG_HSIOM_PORT_SEL2
.set VG_SNS__0__HSIOM_MASK, 0x0000000F
.set VG_SNS__0__HSIOM_SHIFT, 0
.set VG_SNS__0__INTCFG, CYREG_PRT2_INTCFG
.set VG_SNS__0__INTSTAT, CYREG_PRT2_INTSTAT
.set VG_SNS__0__MASK, 0x01
.set VG_SNS__0__PA__CFG0, CYREG_UDB_PA2_CFG0
.set VG_SNS__0__PA__CFG1, CYREG_UDB_PA2_CFG1
.set VG_SNS__0__PA__CFG10, CYREG_UDB_PA2_CFG10
.set VG_SNS__0__PA__CFG11, CYREG_UDB_PA2_CFG11
.set VG_SNS__0__PA__CFG12, CYREG_UDB_PA2_CFG12
.set VG_SNS__0__PA__CFG13, CYREG_UDB_PA2_CFG13
.set VG_SNS__0__PA__CFG14, CYREG_UDB_PA2_CFG14
.set VG_SNS__0__PA__CFG2, CYREG_UDB_PA2_CFG2
.set VG_SNS__0__PA__CFG3, CYREG_UDB_PA2_CFG3
.set VG_SNS__0__PA__CFG4, CYREG_UDB_PA2_CFG4
.set VG_SNS__0__PA__CFG5, CYREG_UDB_PA2_CFG5
.set VG_SNS__0__PA__CFG6, CYREG_UDB_PA2_CFG6
.set VG_SNS__0__PA__CFG7, CYREG_UDB_PA2_CFG7
.set VG_SNS__0__PA__CFG8, CYREG_UDB_PA2_CFG8
.set VG_SNS__0__PA__CFG9, CYREG_UDB_PA2_CFG9
.set VG_SNS__0__PC, CYREG_PRT2_PC
.set VG_SNS__0__PC2, CYREG_PRT2_PC2
.set VG_SNS__0__PORT, 2
.set VG_SNS__0__PS, CYREG_PRT2_PS
.set VG_SNS__0__SHIFT, 0
.set VG_SNS__DR, CYREG_PRT2_DR
.set VG_SNS__INTCFG, CYREG_PRT2_INTCFG
.set VG_SNS__INTSTAT, CYREG_PRT2_INTSTAT
.set VG_SNS__MASK, 0x01
.set VG_SNS__PA__CFG0, CYREG_UDB_PA2_CFG0
.set VG_SNS__PA__CFG1, CYREG_UDB_PA2_CFG1
.set VG_SNS__PA__CFG10, CYREG_UDB_PA2_CFG10
.set VG_SNS__PA__CFG11, CYREG_UDB_PA2_CFG11
.set VG_SNS__PA__CFG12, CYREG_UDB_PA2_CFG12
.set VG_SNS__PA__CFG13, CYREG_UDB_PA2_CFG13
.set VG_SNS__PA__CFG14, CYREG_UDB_PA2_CFG14
.set VG_SNS__PA__CFG2, CYREG_UDB_PA2_CFG2
.set VG_SNS__PA__CFG3, CYREG_UDB_PA2_CFG3
.set VG_SNS__PA__CFG4, CYREG_UDB_PA2_CFG4
.set VG_SNS__PA__CFG5, CYREG_UDB_PA2_CFG5
.set VG_SNS__PA__CFG6, CYREG_UDB_PA2_CFG6
.set VG_SNS__PA__CFG7, CYREG_UDB_PA2_CFG7
.set VG_SNS__PA__CFG8, CYREG_UDB_PA2_CFG8
.set VG_SNS__PA__CFG9, CYREG_UDB_PA2_CFG9
.set VG_SNS__PC, CYREG_PRT2_PC
.set VG_SNS__PC2, CYREG_PRT2_PC2
.set VG_SNS__PORT, 2
.set VG_SNS__PS, CYREG_PRT2_PS
.set VG_SNS__SHIFT, 0

/* isr_t1 */
.set isr_t1__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_t1__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_t1__INTC_MASK, 0x01
.set isr_t1__INTC_NUMBER, 0
.set isr_t1__INTC_PRIOR_MASK, 0xC0
.set isr_t1__INTC_PRIOR_NUM, 3
.set isr_t1__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_t1__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_t1__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* AOP_OUT */
.set AOP_OUT__0__DM__MASK, 0xE00
.set AOP_OUT__0__DM__SHIFT, 9
.set AOP_OUT__0__DR, CYREG_PRT1_DR
.set AOP_OUT__0__HSIOM, CYREG_HSIOM_PORT_SEL1
.set AOP_OUT__0__HSIOM_MASK, 0x0000F000
.set AOP_OUT__0__HSIOM_SHIFT, 12
.set AOP_OUT__0__INTCFG, CYREG_PRT1_INTCFG
.set AOP_OUT__0__INTSTAT, CYREG_PRT1_INTSTAT
.set AOP_OUT__0__MASK, 0x08
.set AOP_OUT__0__PA__CFG0, CYREG_UDB_PA1_CFG0
.set AOP_OUT__0__PA__CFG1, CYREG_UDB_PA1_CFG1
.set AOP_OUT__0__PA__CFG10, CYREG_UDB_PA1_CFG10
.set AOP_OUT__0__PA__CFG11, CYREG_UDB_PA1_CFG11
.set AOP_OUT__0__PA__CFG12, CYREG_UDB_PA1_CFG12
.set AOP_OUT__0__PA__CFG13, CYREG_UDB_PA1_CFG13
.set AOP_OUT__0__PA__CFG14, CYREG_UDB_PA1_CFG14
.set AOP_OUT__0__PA__CFG2, CYREG_UDB_PA1_CFG2
.set AOP_OUT__0__PA__CFG3, CYREG_UDB_PA1_CFG3
.set AOP_OUT__0__PA__CFG4, CYREG_UDB_PA1_CFG4
.set AOP_OUT__0__PA__CFG5, CYREG_UDB_PA1_CFG5
.set AOP_OUT__0__PA__CFG6, CYREG_UDB_PA1_CFG6
.set AOP_OUT__0__PA__CFG7, CYREG_UDB_PA1_CFG7
.set AOP_OUT__0__PA__CFG8, CYREG_UDB_PA1_CFG8
.set AOP_OUT__0__PA__CFG9, CYREG_UDB_PA1_CFG9
.set AOP_OUT__0__PC, CYREG_PRT1_PC
.set AOP_OUT__0__PC2, CYREG_PRT1_PC2
.set AOP_OUT__0__PORT, 1
.set AOP_OUT__0__PS, CYREG_PRT1_PS
.set AOP_OUT__0__SHIFT, 3
.set AOP_OUT__DR, CYREG_PRT1_DR
.set AOP_OUT__INTCFG, CYREG_PRT1_INTCFG
.set AOP_OUT__INTSTAT, CYREG_PRT1_INTSTAT
.set AOP_OUT__MASK, 0x08
.set AOP_OUT__PA__CFG0, CYREG_UDB_PA1_CFG0
.set AOP_OUT__PA__CFG1, CYREG_UDB_PA1_CFG1
.set AOP_OUT__PA__CFG10, CYREG_UDB_PA1_CFG10
.set AOP_OUT__PA__CFG11, CYREG_UDB_PA1_CFG11
.set AOP_OUT__PA__CFG12, CYREG_UDB_PA1_CFG12
.set AOP_OUT__PA__CFG13, CYREG_UDB_PA1_CFG13
.set AOP_OUT__PA__CFG14, CYREG_UDB_PA1_CFG14
.set AOP_OUT__PA__CFG2, CYREG_UDB_PA1_CFG2
.set AOP_OUT__PA__CFG3, CYREG_UDB_PA1_CFG3
.set AOP_OUT__PA__CFG4, CYREG_UDB_PA1_CFG4
.set AOP_OUT__PA__CFG5, CYREG_UDB_PA1_CFG5
.set AOP_OUT__PA__CFG6, CYREG_UDB_PA1_CFG6
.set AOP_OUT__PA__CFG7, CYREG_UDB_PA1_CFG7
.set AOP_OUT__PA__CFG8, CYREG_UDB_PA1_CFG8
.set AOP_OUT__PA__CFG9, CYREG_UDB_PA1_CFG9
.set AOP_OUT__PC, CYREG_PRT1_PC
.set AOP_OUT__PC2, CYREG_PRT1_PC2
.set AOP_OUT__PORT, 1
.set AOP_OUT__PS, CYREG_PRT1_PS
.set AOP_OUT__SHIFT, 3

/* Opamp_1_cy_psoc4_abuf */
.set Opamp_1_cy_psoc4_abuf__COMP_STAT, CYREG_CTBM_COMP_STAT
.set Opamp_1_cy_psoc4_abuf__COMP_STAT_SHIFT, 16
.set Opamp_1_cy_psoc4_abuf__CTBM_CTB_CTRL, CYREG_CTBM_CTB_CTRL
.set Opamp_1_cy_psoc4_abuf__INTR, CYREG_CTBM_INTR
.set Opamp_1_cy_psoc4_abuf__INTR_MASK, CYREG_CTBM_INTR_MASK
.set Opamp_1_cy_psoc4_abuf__INTR_MASK_SHIFT, 1
.set Opamp_1_cy_psoc4_abuf__INTR_MASKED, CYREG_CTBM_INTR_MASKED
.set Opamp_1_cy_psoc4_abuf__INTR_MASKED_SHIFT, 1
.set Opamp_1_cy_psoc4_abuf__INTR_SET, CYREG_CTBM_INTR_SET
.set Opamp_1_cy_psoc4_abuf__INTR_SET_SHIFT, 1
.set Opamp_1_cy_psoc4_abuf__INTR_SHIFT, 1
.set Opamp_1_cy_psoc4_abuf__OA_COMP_TRIM, CYREG_CTBM_OA1_COMP_TRIM
.set Opamp_1_cy_psoc4_abuf__OA_NUMBER, 1
.set Opamp_1_cy_psoc4_abuf__OA_OFFSET_TRIM, CYREG_CTBM_OA1_OFFSET_TRIM
.set Opamp_1_cy_psoc4_abuf__OA_RES_CTRL, CYREG_CTBM_OA_RES1_CTRL
.set Opamp_1_cy_psoc4_abuf__OA_SLOPE_OFFSET_TRIM, CYREG_CTBM_OA1_SLOPE_OFFSET_TRIM

/* Timer_1_TimerUDB */
.set Timer_1_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_1_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set Timer_1_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_UDB_W16_ST_02
.set Timer_1_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_1_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_1_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_1_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_1_TimerUDB_rstSts_stsreg__MASK, 0x0D
.set Timer_1_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_UDB_W8_MSK_02
.set Timer_1_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Timer_1_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_UDB_CAT16_CTL_ST_02
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_UDB_CAT16_CTL_ST_02
.set Timer_1_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_UDB_W8_ST_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_UDB_W16_CTL_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_UDB_W16_CTL_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_UDB_W16_CTL_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_UDB_W16_MSK_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_UDB_W16_MSK_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_UDB_W16_MSK_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_UDB_W8_CTL_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_UDB_W8_CTL_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Timer_1_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_UDB_W8_MSK_02
.set Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_A0_REG, CYREG_UDB_W16_A0_02
.set Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_A1_REG, CYREG_UDB_W16_A1_02
.set Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_D0_REG, CYREG_UDB_W16_D0_02
.set Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_D1_REG, CYREG_UDB_W16_D1_02
.set Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_UDB_W16_ACTL_02
.set Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_F0_REG, CYREG_UDB_W16_F0_02
.set Timer_1_TimerUDB_sT8_timerdp_u0__16BIT_F1_REG, CYREG_UDB_W16_F1_02
.set Timer_1_TimerUDB_sT8_timerdp_u0__A0_A1_REG, CYREG_UDB_CAT16_A_02
.set Timer_1_TimerUDB_sT8_timerdp_u0__A0_REG, CYREG_UDB_W8_A0_02
.set Timer_1_TimerUDB_sT8_timerdp_u0__A1_REG, CYREG_UDB_W8_A1_02
.set Timer_1_TimerUDB_sT8_timerdp_u0__D0_D1_REG, CYREG_UDB_CAT16_D_02
.set Timer_1_TimerUDB_sT8_timerdp_u0__D0_REG, CYREG_UDB_W8_D0_02
.set Timer_1_TimerUDB_sT8_timerdp_u0__D1_REG, CYREG_UDB_W8_D1_02
.set Timer_1_TimerUDB_sT8_timerdp_u0__DP_AUX_CTL_REG, CYREG_UDB_W8_ACTL_02
.set Timer_1_TimerUDB_sT8_timerdp_u0__F0_F1_REG, CYREG_UDB_CAT16_F_02
.set Timer_1_TimerUDB_sT8_timerdp_u0__F0_REG, CYREG_UDB_W8_F0_02
.set Timer_1_TimerUDB_sT8_timerdp_u0__F1_REG, CYREG_UDB_W8_F1_02
.set Timer_1_TimerUDB_sT8_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02
.set Timer_1_TimerUDB_sT8_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_02

/* isr_wdclk */
.set isr_wdclk__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set isr_wdclk__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set isr_wdclk__INTC_MASK, 0x04
.set isr_wdclk__INTC_NUMBER, 2
.set isr_wdclk__INTC_PRIOR_MASK, 0xC00000
.set isr_wdclk__INTC_PRIOR_NUM, 3
.set isr_wdclk__INTC_PRIOR_REG, CYREG_CM0_IPR0
.set isr_wdclk__INTC_SET_EN_REG, CYREG_CM0_ISER
.set isr_wdclk__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* PWM_Enable */
.set PWM_Enable_Sync_ctrl_reg__0__MASK, 0x01
.set PWM_Enable_Sync_ctrl_reg__0__POS, 0
.set PWM_Enable_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_UDB_W8_ACTL_03
.set PWM_Enable_Sync_ctrl_reg__CONTROL_REG, CYREG_UDB_W8_CTL_03
.set PWM_Enable_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set PWM_Enable_Sync_ctrl_reg__COUNT_REG, CYREG_UDB_W8_CTL_03
.set PWM_Enable_Sync_ctrl_reg__COUNT_ST_REG, CYREG_UDB_CAT16_CTL_ST_03
.set PWM_Enable_Sync_ctrl_reg__MASK, 0x01
.set PWM_Enable_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set PWM_Enable_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_UDB_CAT16_ACTL_MSK_03
.set PWM_Enable_Sync_ctrl_reg__PERIOD_REG, CYREG_UDB_W8_MSK_03

/* clk_100khz */
.set clk_100khz__DIVIDER_MASK, 0x0000FFFF
.set clk_100khz__ENABLE, CYREG_CLK_DIVIDER_A01
.set clk_100khz__ENABLE_MASK, 0x80000000
.set clk_100khz__MASK, 0x80000000
.set clk_100khz__REGISTER, CYREG_CLK_DIVIDER_A01

/* clk_200kHz */
.set clk_200kHz__DIVIDER_MASK, 0x0000FFFF
.set clk_200kHz__ENABLE, CYREG_CLK_DIVIDER_C00
.set clk_200kHz__ENABLE_MASK, 0x80000000
.set clk_200kHz__MASK, 0x80000000
.set clk_200kHz__REGISTER, CYREG_CLK_DIVIDER_C00

/* ADC_SAR_Seq_1_cy_psoc4_sar */
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_CTRL, CYREG_SAR_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR, CYREG_SAR_INTR
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_CAUSE, CYREG_SAR_INTR_CAUSE
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASK, CYREG_SAR_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_MASKED, CYREG_SAR_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_INTR_SET, CYREG_SAR_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_NUMBER, 0
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_COND, CYREG_SAR_RANGE_COND
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASK, CYREG_SAR_RANGE_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_MASKED, CYREG_SAR_RANGE_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_INTR_SET, CYREG_SAR_RANGE_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_RANGE_THRES, CYREG_SAR_RANGE_THRES
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_CTRL, CYREG_SAR_SAMPLE_CTRL
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME01, CYREG_SAR_SAMPLE_TIME01
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SAMPLE_TIME23, CYREG_SAR_SAMPLE_TIME23
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASK, CYREG_SAR_SATURATE_INTR_MASK
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_MASKED, CYREG_SAR_SATURATE_INTR_MASKED
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_SATURATE_INTR_SET, CYREG_SAR_SATURATE_INTR_SET
.set ADC_SAR_Seq_1_cy_psoc4_sar__SAR_STATUS, CYREG_SAR_STATUS

/* ADC_SAR_Seq_1_cy_psoc4_sarmux_8 */
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PIN, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_0_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PIN, 1
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_1_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PIN, 2
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_2_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PIN, 3
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_3_PORT, 1
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_4_PIN, 5
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_4_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_5_PIN, 6
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_5_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_6_PIN, 7
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_6_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_7_PIN, 3
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__CH_7_PORT, 0
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG00, CYREG_SAR_CHAN_CONFIG00
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG01, CYREG_SAR_CHAN_CONFIG01
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG02, CYREG_SAR_CHAN_CONFIG02
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG03, CYREG_SAR_CHAN_CONFIG03
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG04, CYREG_SAR_CHAN_CONFIG04
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG05, CYREG_SAR_CHAN_CONFIG05
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG06, CYREG_SAR_CHAN_CONFIG06
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_CONFIG07, CYREG_SAR_CHAN_CONFIG07
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_EN, CYREG_SAR_CHAN_EN
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT_VALID, CYREG_SAR_CHAN_RESULT_VALID
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT00, CYREG_SAR_CHAN_RESULT00
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT01, CYREG_SAR_CHAN_RESULT01
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT02, CYREG_SAR_CHAN_RESULT02
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT03, CYREG_SAR_CHAN_RESULT03
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT04, CYREG_SAR_CHAN_RESULT04
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT05, CYREG_SAR_CHAN_RESULT05
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT06, CYREG_SAR_CHAN_RESULT06
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_RESULT07, CYREG_SAR_CHAN_RESULT07
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK_VALID, CYREG_SAR_CHAN_WORK_VALID
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK00, CYREG_SAR_CHAN_WORK00
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK01, CYREG_SAR_CHAN_WORK01
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK02, CYREG_SAR_CHAN_WORK02
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK03, CYREG_SAR_CHAN_WORK03
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK04, CYREG_SAR_CHAN_WORK04
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK05, CYREG_SAR_CHAN_WORK05
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK06, CYREG_SAR_CHAN_WORK06
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_CHAN_WORK07, CYREG_SAR_CHAN_WORK07
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_CHAN_CONFIG, CYREG_SAR_INJ_CHAN_CONFIG
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_INJ_RESULT, CYREG_SAR_INJ_RESULT
.set ADC_SAR_Seq_1_cy_psoc4_sarmux_8__SAR_START_CTRL, CYREG_SAR_START_CTRL

/* ADC_SAR_Seq_1_intClock */
.set ADC_SAR_Seq_1_intClock__DIVIDER_MASK, 0x0000FFFF
.set ADC_SAR_Seq_1_intClock__ENABLE, CYREG_CLK_DIVIDER_A00
.set ADC_SAR_Seq_1_intClock__ENABLE_MASK, 0x80000000
.set ADC_SAR_Seq_1_intClock__MASK, 0x80000000
.set ADC_SAR_Seq_1_intClock__REGISTER, CYREG_CLK_DIVIDER_A00

/* ADC_SAR_Seq_1_IRQ */
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_EN_REG, CYREG_CM0_ICER
.set ADC_SAR_Seq_1_IRQ__INTC_CLR_PD_REG, CYREG_CM0_ICPR
.set ADC_SAR_Seq_1_IRQ__INTC_MASK, 0x4000
.set ADC_SAR_Seq_1_IRQ__INTC_NUMBER, 14
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_MASK, 0xC00000
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_NUM, 3
.set ADC_SAR_Seq_1_IRQ__INTC_PRIOR_REG, CYREG_CM0_IPR3
.set ADC_SAR_Seq_1_IRQ__INTC_SET_EN_REG, CYREG_CM0_ISER
.set ADC_SAR_Seq_1_IRQ__INTC_SET_PD_REG, CYREG_CM0_ISPR

/* Miscellaneous */
.set CYDEV_BCLK__HFCLK__HZ, 48000000
.set CYDEV_BCLK__HFCLK__KHZ, 48000
.set CYDEV_BCLK__HFCLK__MHZ, 48
.set CYDEV_BCLK__SYSCLK__HZ, 48000000
.set CYDEV_BCLK__SYSCLK__KHZ, 48000
.set CYDEV_BCLK__SYSCLK__MHZ, 48
.set CYDEV_CHIP_DIE_GEN4, 2
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PANTHER, 13
.set CYDEV_CHIP_DIE_PSOC4A, 6
.set CYDEV_CHIP_DIE_PSOC5LP, 12
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC4
.set CYDEV_CHIP_JTAG_ID, 0x04B61193
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 6
.set CYDEV_CHIP_MEMBER_4C, 10
.set CYDEV_CHIP_MEMBER_4D, 3
.set CYDEV_CHIP_MEMBER_4E, 5
.set CYDEV_CHIP_MEMBER_4F, 7
.set CYDEV_CHIP_MEMBER_4G, 2
.set CYDEV_CHIP_MEMBER_4H, 4
.set CYDEV_CHIP_MEMBER_4L, 9
.set CYDEV_CHIP_MEMBER_4M, 8
.set CYDEV_CHIP_MEMBER_5A, 12
.set CYDEV_CHIP_MEMBER_5B, 11
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_4A
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_GEN4_ES, 17
.set CYDEV_CHIP_REV_GEN4_ES2, 33
.set CYDEV_CHIP_REV_GEN4_PRODUCTION, 17
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PANTHER_ES0, 0
.set CYDEV_CHIP_REV_PANTHER_ES1, 1
.set CYDEV_CHIP_REV_PANTHER_PRODUCTION, 1
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4C_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_4A_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_READ_ACCELERATOR, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_PROTECT_KILL, 4
.set CYDEV_DEBUG_PROTECT_OPEN, 1
.set CYDEV_DEBUG_PROTECT, CYDEV_DEBUG_PROTECT_OPEN
.set CYDEV_DEBUG_PROTECT_PROTECTED, 2
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DFT_SELECT_CLK0, 1
.set CYDEV_DFT_SELECT_CLK1, 2
.set CYDEV_HEAP_SIZE, 0x0100
.set CYDEV_IMO_TRIMMED_BY_WCO, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_STACK_SIZE, 0x0400
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 1
.set CYDEV_VDDA, 5
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD, 5
.set CYDEV_VDDD_MV, 5000
.set CYDEV_WDT_GENERATE_ISR, 0
.set CYIPBLOCK_M0S8_CTBM_VERSION, 0
.set CYIPBLOCK_m0s8cpuss_VERSION, 0
.set CYIPBLOCK_m0s8csd_VERSION, 0
.set CYIPBLOCK_m0s8gpio2_VERSION, 0
.set CYIPBLOCK_m0s8hsiom4a_VERSION, 0
.set CYIPBLOCK_m0s8lcd_VERSION, 0
.set CYIPBLOCK_m0s8lpcomp_VERSION, 0
.set CYIPBLOCK_m0s8pclk_VERSION, 0
.set CYIPBLOCK_m0s8sar_VERSION, 0
.set CYIPBLOCK_m0s8scb_VERSION, 0
.set CYIPBLOCK_m0s8srssv2_VERSION, 1
.set CYIPBLOCK_m0s8tcpwm_VERSION, 0
.set CYIPBLOCK_m0s8udbif_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 2
.set P1_P45ctrl__HSIOM, CYREG_HSIOM_PORT_SEL1
.set P1_P45ctrl__HSIOM_MASK, 0x00F00000
.set P1_P45ctrl__HSIOM_SHIFT, 20
.set P1_P45ctrl__MASK, 0x20
.set P1_P45ctrl__PORT, 1
.set P1_P45ctrl__SHIFT, 5
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
