{"Source Block": ["hdl/library/axi_dmac/data_mover.v@220:236@HdlStmProcess", "always @(posedge clk) begin\n  if (req_ready)\n    last_burst_length <= req_last_burst_length;\nend\n\nalways @(posedge clk) begin\n  if (req_ready) begin\n    beat_counter_minus_one <= 'h0;\n  end else if (m_axi_valid == 1'b1) begin\n    beat_counter_minus_one <= beat_counter;\n  end\nend\n\nalways @(posedge clk) begin\n  if (last_load || early_tlast) begin\n    bl_valid <= 1'b1;\n    measured_last_burst_length <= beat_counter_minus_one;\n"], "Clone Blocks": [["hdl/library/axi_dmac/data_mover.v@215:228", "    last_non_eot <= beat_counter == BEAT_COUNTER_MAX;\n    beat_counter <= beat_counter + 1'b1;\n  end\nend\n\nalways @(posedge clk) begin\n  if (req_ready)\n    last_burst_length <= req_last_burst_length;\nend\n\nalways @(posedge clk) begin\n  if (req_ready) begin\n    beat_counter_minus_one <= 'h0;\n  end else if (m_axi_valid == 1'b1) begin\n"], ["hdl/library/axi_dmac/data_mover.v@228:245", "  end else if (m_axi_valid == 1'b1) begin\n    beat_counter_minus_one <= beat_counter;\n  end\nend\n\nalways @(posedge clk) begin\n  if (last_load || early_tlast) begin\n    bl_valid <= 1'b1;\n    measured_last_burst_length <= beat_counter_minus_one;\n  end else if (bl_ready) begin\n    bl_valid <= 1'b0;\n  end\nend\n\nalways @(posedge clk) begin\n  if (resetn == 1'b0) begin\n    active <= 1'b0;\n  end else if (req_valid == 1'b1 && req_ready == 1'b1) begin\n"]], "Diff Content": {"Delete": [[225, "always @(posedge clk) begin\n"], [226, "  if (req_ready) begin\n"], [227, "    beat_counter_minus_one <= 'h0;\n"], [228, "  end else if (m_axi_valid == 1'b1) begin\n"], [229, "    beat_counter_minus_one <= beat_counter;\n"], [230, "  end\n"], [231, "end\n"]], "Add": []}}