BRRIP
simTicks                                   1792316000                       # Number of ticks simulated (Tick)
simInsts                                     47746939                       # Number of instructions simulated (Count)
system.caches.controllers0.cacheMemory.m_demand_hits     28476466                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        54105                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28530571                       # Number of cache demand accesses (Unspecified)
system.cpu.totalIpc                          0.585044                       # IPC: Total IPC of All Threads ((Count/Cycle))

LRU
simTicks                                   1473709000                       # Number of ticks simulated (Tick)
simInsts                                     47746939                       # Number of instructions simulated (Count)
system.caches.controllers0.cacheMemory.m_demand_hits     28475535                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        51960                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28527495                       # Number of cache demand accesses (Unspecified)
system.cpu.totalIpc                          0.711527                       # IPC: Total IPC of All Threads ((Count/Cycle))

Random
simTicks                                   1447847000                       # Number of ticks simulated (Tick)
simInsts                                     47746939                       # Number of instructions simulated (Count)
system.caches.controllers0.cacheMemory.m_demand_hits     28462368                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        61911                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28524279                       # Number of cache demand accesses (Unspecified)
system.cpu.totalIpc                          0.724237                       # IPC: Total IPC of All Threads ((Count/Cycle))

SecondChance
simTicks                                   1532983000                       # Number of ticks simulated (Tick)
simInsts                                     47746939                       # Number of instructions simulated (Count)
system.caches.controllers0.cacheMemory.m_demand_hits     28470801                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        52427                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28523228                       # Number of cache demand accesses (Unspecified)
system.cpu.totalIpc                          0.684015                       # IPC: Total IPC of All Threads ((Count/Cycle))

TreePLRU
simTicks                                   1468502000                       # Number of ticks simulated (Tick)
simInsts                                     47746939                       # Number of instructions simulated (Count)
system.caches.controllers0.cacheMemory.m_demand_hits     28471830                       # Number of cache demand hits (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_misses        52572                       # Number of cache demand misses (Unspecified)
system.caches.controllers0.cacheMemory.m_demand_accesses     28524402                       # Number of cache demand accesses (Unspecified)
system.cpu.totalIpc                          0.714050                       # IPC: Total IPC of All Threads ((Count/Cycle))
