VHDL final 2023 02 V3.pdf
sim/*[!.][!d][!o]
par/*[!.][!q][!p][!f]
par/*[!.][!q][!s][!f]
par/*[!.][!s][!d][!c]
par/*[!.][!q][!w][!s]