# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../../Registers/src/AsyncFifo_32x1_or_16.vhd" \
"../../../../axi2spi.srcs/sources_1/new/axi_spi_components_pkg.vhd" \
"../../../../axi2spi.srcs/sources_1/new/AxiInterface/source/Axi4Lite_Interface.vhd" \
"../../../../axi2spi.srcs/sources_1/new/BRG.vhd" \
"../../../../axi2spi.srcs/sources_1/new/spi_pkg.vhd" \
"../../../../axi2spi.srcs/sources_1/new/Top/axi_spi.vhd" \
"../../../../../Registers/src/axi_spi_core_registers.vhd" \
"../../../../../Registers/src/cdc.vhd" \
"../../../../axi2spi.srcs/sources_1/new/clk_logic.vhd" \
"../../../../axi2spi.srcs/sources_1/new/control_unit.vhd" \
"../../../../../Registers/src/interrupt_register.vhd" \
"../../../../../Registers/src/irpt_pulse_generator.vhd" \
"../../../../../Registers/src/load_flipflop.vhd" \
"../../../../../Registers/src/load_register.vhd" \
"../../../../axi2spi.srcs/sources_1/new/pin_interface.vhd" \
"../../../../axi2spi.srcs/sources_1/new/AxiInterface/source/read_channel_logic.vhd" \
"../../../../../Registers/src/registers.vhd" \
"../../../../axi2spi.srcs/sources_1/new/rx_shifter.vhd" \
"../../../../axi2spi.srcs/sources_1/new/spi_interface.vhd" \
"../../../../../Registers/src/synchronizer_Nbit.vhd" \
"../../../../axi2spi.srcs/sources_1/new/tx_shifter.vhd" \
"../../../../axi2spi.srcs/sources_1/new/AxiInterface/source/write_channel_logic.vhd" \
"../../../../axi2spi.srcs/sim_1/new/axi_spi_tb.vhd" \

# Do not sort compile order
nosort
