{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1597734745977 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1597734745977 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Aug 18 11:42:25 2020 " "Processing started: Tue Aug 18 11:42:25 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1597734745977 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1597734745977 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Regulator -c Regulator " "Command: quartus_map --read_settings_files=on --write_settings_files=off Regulator -c Regulator" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1597734745978 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1597734746527 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "frequencyregulator.v 1 1 " "Found 1 design units, including 1 entities, in source file frequencyregulator.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrequencyRegulator " "Found entity 1: FrequencyRegulator" {  } { { "FrequencyRegulator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 2/1 Quartus/FrequencyRegulator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597734746703 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1597734746703 ""}
{ "Warning" "WSGN_SEARCH_FILE" "regulator.bdf 1 1 " "Using design file regulator.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Regulator " "Found entity 1: Regulator" {  } { { "regulator.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 2/1 Quartus/regulator.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1597734746794 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Quartus II" 0 -1 1597734746794 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Regulator " "Elaborating entity \"Regulator\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1597734746794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "74193 74193:inst " "Elaborating entity \"74193\" for hierarchy \"74193:inst\"" {  } { { "regulator.bdf" "inst" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 2/1 Quartus/regulator.bdf" { { 344 568 728 464 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597734746877 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "74193:inst " "Elaborated megafunction instantiation \"74193:inst\"" {  } { { "regulator.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 2/1 Quartus/regulator.bdf" { { 344 568 728 464 "inst" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734746915 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "FrequencyRegulator FrequencyRegulator:inst2 " "Elaborating entity \"FrequencyRegulator\" for hierarchy \"FrequencyRegulator:inst2\"" {  } { { "regulator.bdf" "inst2" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 2/1 Quartus/regulator.bdf" { { 24 656 888 136 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597734746919 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 FrequencyRegulator.v(20) " "Verilog HDL assignment warning at FrequencyRegulator.v(20): truncated value with size 32 to match size of target (16)" {  } { { "FrequencyRegulator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 2/1 Quartus/FrequencyRegulator.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1597734746920 "|FrequencyRegulator"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "setPeriod FrequencyRegulator.v(27) " "Verilog HDL Always Construct warning at FrequencyRegulator.v(27): variable \"setPeriod\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FrequencyRegulator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 2/1 Quartus/FrequencyRegulator.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1597734746921 "|FrequencyRegulator"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter FrequencyRegulator.v(27) " "Verilog HDL Always Construct warning at FrequencyRegulator.v(27): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FrequencyRegulator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 2/1 Quartus/FrequencyRegulator.v" 27 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1597734746921 "|FrequencyRegulator"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "setPeriod FrequencyRegulator.v(29) " "Verilog HDL Always Construct warning at FrequencyRegulator.v(29): variable \"setPeriod\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FrequencyRegulator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 2/1 Quartus/FrequencyRegulator.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1597734746921 "|FrequencyRegulator"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "counter FrequencyRegulator.v(29) " "Verilog HDL Always Construct warning at FrequencyRegulator.v(29): variable \"counter\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "FrequencyRegulator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 2/1 Quartus/FrequencyRegulator.v" 29 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1597734746921 "|FrequencyRegulator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "increase FrequencyRegulator.v(25) " "Verilog HDL Always Construct warning at FrequencyRegulator.v(25): inferring latch(es) for variable \"increase\", which holds its previous value in one or more paths through the always construct" {  } { { "FrequencyRegulator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 2/1 Quartus/FrequencyRegulator.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1597734746921 "|FrequencyRegulator"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "decrease FrequencyRegulator.v(25) " "Verilog HDL Always Construct warning at FrequencyRegulator.v(25): inferring latch(es) for variable \"decrease\", which holds its previous value in one or more paths through the always construct" {  } { { "FrequencyRegulator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 2/1 Quartus/FrequencyRegulator.v" 25 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1597734746921 "|FrequencyRegulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "decrease FrequencyRegulator.v(26) " "Inferred latch for \"decrease\" at FrequencyRegulator.v(26)" {  } { { "FrequencyRegulator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 2/1 Quartus/FrequencyRegulator.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597734746921 "|FrequencyRegulator"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "increase FrequencyRegulator.v(26) " "Inferred latch for \"increase\" at FrequencyRegulator.v(26)" {  } { { "FrequencyRegulator.v" "" { Text "C:/Users/rasou/Desktop/DLD lab/Lab 2/1 Quartus/FrequencyRegulator.v" 26 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1597734746921 "|FrequencyRegulator"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7474 7474:inst6 " "Elaborating entity \"7474\" for hierarchy \"7474:inst6\"" {  } { { "regulator.bdf" "inst6" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 2/1 Quartus/regulator.bdf" { { 128 1024 1184 248 "inst6" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597734746945 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7474:inst6 " "Elaborated megafunction instantiation \"7474:inst6\"" {  } { { "regulator.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 2/1 Quartus/regulator.bdf" { { 128 1024 1184 248 "inst6" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734746960 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "7408 7408:AND_ld " "Elaborating entity \"7408\" for hierarchy \"7408:AND_ld\"" {  } { { "regulator.bdf" "AND_ld" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 2/1 Quartus/regulator.bdf" { { 352 952 992 416 "AND_ld" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1597734746994 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "7408:AND_ld " "Elaborated megafunction instantiation \"7408:AND_ld\"" {  } { { "regulator.bdf" "" { Schematic "C:/Users/rasou/Desktop/DLD lab/Lab 2/1 Quartus/regulator.bdf" { { 352 952 992 416 "AND_ld" "" } } } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734747004 ""}
{ "Warning" "WMLS_MLS_CREATED_ALOAD_CCT" "" "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." { { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst\|23 74193:inst\|23~_emulated 74193:inst\|23~1 " "Register \"74193:inst\|23\" is converted into an equivalent circuit using register \"74193:inst\|23~_emulated\" and latch \"74193:inst\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597734747545 "|Regulator|74193:inst|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst\|24 74193:inst\|24~_emulated 74193:inst\|24~1 " "Register \"74193:inst\|24\" is converted into an equivalent circuit using register \"74193:inst\|24~_emulated\" and latch \"74193:inst\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597734747545 "|Regulator|74193:inst|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst\|25 74193:inst\|25~_emulated 74193:inst\|25~1 " "Register \"74193:inst\|25\" is converted into an equivalent circuit using register \"74193:inst\|25~_emulated\" and latch \"74193:inst\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597734747545 "|Regulator|74193:inst|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst\|26 74193:inst\|26~_emulated 74193:inst\|26~1 " "Register \"74193:inst\|26\" is converted into an equivalent circuit using register \"74193:inst\|26~_emulated\" and latch \"74193:inst\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597734747545 "|Regulator|74193:inst|26"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|23 74193:inst1\|23~_emulated 74193:inst1\|23~1 " "Register \"74193:inst1\|23\" is converted into an equivalent circuit using register \"74193:inst1\|23~_emulated\" and latch \"74193:inst1\|23~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 800 736 800 880 "23" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597734747545 "|Regulator|74193:inst1|23"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|24 74193:inst1\|24~_emulated 74193:inst1\|24~1 " "Register \"74193:inst1\|24\" is converted into an equivalent circuit using register \"74193:inst1\|24~_emulated\" and latch \"74193:inst1\|24~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 560 736 800 640 "24" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597734747545 "|Regulator|74193:inst1|24"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|25 74193:inst1\|25~_emulated 74193:inst1\|25~1 " "Register \"74193:inst1\|25\" is converted into an equivalent circuit using register \"74193:inst1\|25~_emulated\" and latch \"74193:inst1\|25~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 320 736 800 400 "25" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597734747545 "|Regulator|74193:inst1|25"} { "Warning" "WMLS_MLS_CREATED_ALOAD_CCT_SUB" "74193:inst1\|26 74193:inst1\|26~_emulated 74193:inst1\|26~1 " "Register \"74193:inst1\|26\" is converted into an equivalent circuit using register \"74193:inst1\|26~_emulated\" and latch \"74193:inst1\|26~1\"" {  } { { "74193.bdf" "" { Schematic "c:/altera/13.0sp1/quartus/libraries/others/maxplus2/74193.bdf" { { 80 736 800 160 "26" "" } } } }  } 0 13310 "Register \"%1!s!\" is converted into an equivalent circuit using register \"%2!s!\" and latch \"%3!s!\"" 0 0 "Quartus II" 0 -1 1597734747545 "|Regulator|74193:inst1|26"}  } {  } 0 13004 "Presettable and clearable registers converted to equivalent circuits with latches. Registers power-up to an undefined state, and DEVCLRn places the registers in an undefined state." 0 0 "Quartus II" 0 -1 1597734747545 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1597734747710 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1597734748304 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1597734748304 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "139 " "Implemented 139 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "12 " "Implemented 12 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1597734748528 ""} { "Info" "ICUT_CUT_TM_OPINS" "35 " "Implemented 35 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1597734748528 ""} { "Info" "ICUT_CUT_TM_LCELLS" "92 " "Implemented 92 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1597734748528 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1597734748528 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 18 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 18 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4591 " "Peak virtual memory: 4591 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1597734748632 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Aug 18 11:42:28 2020 " "Processing ended: Tue Aug 18 11:42:28 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1597734748632 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1597734748632 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1597734748632 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1597734748632 ""}
