{
    "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist_2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ansiportlist_2.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 30.1,
        "techmap_time(ms)": 12,
        "Pi": 8,
        "Po": 60,
        "logic element": 110,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 110,
        "Total Node": 121
    },
    "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ansiportlist/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ansiportlist.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 30.7,
        "techmap_time(ms)": 12.4,
        "Pi": 8,
        "Po": 60,
        "logic element": 110,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 110,
        "Total Node": 121
    },
    "full/binops/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/binops/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "binops.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 30.2,
        "techmap_time(ms)": 12.2,
        "Pi": 8,
        "Po": 60,
        "logic element": 110,
        "Adder": 10,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 9,
        "Average Path": 3,
        "Estimated LUTs": 110,
        "Total Node": 121
    },
    "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/blob_merge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "blob_merge.blif",
        "max_rss(MiB)": 63.1,
        "exec_time(ms)": 1544.5,
        "techmap_time(ms)": 1526.5,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 100,
        "logic element": 17895,
        "latch": 532,
        "Adder": 3476,
        "generic logic size": 4,
        "Longest Path": 308,
        "Average Path": 4,
        "Estimated LUTs": 19287,
        "Total Node": 21904
    },
    "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_base_memory/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_base_memory.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 22,
        "techmap_time(ms)": 4.1,
        "Latch Drivers": 1,
        "Pi": 13,
        "Po": 12,
        "logic element": 4,
        "latch": 8,
        "Memory": 4,
        "generic logic size": 4,
        "Longest Path": 6,
        "Average Path": 3,
        "Estimated LUTs": 4,
        "Total Node": 17
    },
    "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_DL_four_bit_adder_continuous_assign_using_vectors/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_DL_four_bit_adder_continuous_assign_using_vectors.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 21.7,
        "techmap_time(ms)": 4,
        "Pi": 9,
        "Po": 5,
        "logic element": 44,
        "generic logic size": 4,
        "Longest Path": 14,
        "Average Path": 6,
        "Estimated LUTs": 44,
        "Total Node": 44
    },
    "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/bm_sfifo_rtl/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "bm_sfifo_rtl.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 32.5,
        "techmap_time(ms)": 14.6,
        "Latch Drivers": 1,
        "Pi": 11,
        "Po": 11,
        "logic element": 69,
        "latch": 20,
        "Adder": 15,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 20,
        "Average Path": 4,
        "Estimated LUTs": 69,
        "Total Node": 113
    },
    "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_18_18_18/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_cordic_v_18_18_18.blif",
        "max_rss(MiB)": 34.5,
        "exec_time(ms)": 265.6,
        "techmap_time(ms)": 247.9,
        "Latch Drivers": 1,
        "Pi": 56,
        "Po": 54,
        "logic element": 7433,
        "latch": 2052,
        "Adder": 1711,
        "generic logic size": 4,
        "Longest Path": 857,
        "Average Path": 4,
        "Estimated LUTs": 7685,
        "Total Node": 11197
    },
    "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_cordic_v_8_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_cordic_v_8_8_8.blif",
        "max_rss(MiB)": 12.2,
        "exec_time(ms)": 72.8,
        "techmap_time(ms)": 54.9,
        "Latch Drivers": 1,
        "Pi": 26,
        "Po": 24,
        "logic element": 1542,
        "latch": 432,
        "Adder": 360,
        "generic logic size": 4,
        "Longest Path": 227,
        "Average Path": 4,
        "Estimated LUTs": 1574,
        "Total Node": 2335
    },
    "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fft_256_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_fft_256_8.blif",
        "max_rss(MiB)": 34.1,
        "exec_time(ms)": 526.9,
        "techmap_time(ms)": 509,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 33,
        "logic element": 9242,
        "latch": 2631,
        "Adder": 549,
        "Multiplier": 30,
        "generic logic size": 4,
        "Longest Path": 308,
        "Average Path": 6,
        "Estimated LUTs": 9862,
        "Total Node": 12453
    },
    "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_24_16_16/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_fir_24_16_16.blif",
        "max_rss(MiB)": 49.7,
        "exec_time(ms)": 443.6,
        "techmap_time(ms)": 425.6,
        "Latch Drivers": 1,
        "Pi": 417,
        "Po": 37,
        "logic element": 4232,
        "latch": 2116,
        "Adder": 838,
        "Multiplier": 25,
        "generic logic size": 4,
        "Longest Path": 134,
        "Average Path": 4,
        "Estimated LUTs": 4232,
        "Total Node": 7212
    },
    "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/cf_fir_3_8_8/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "cf_fir_3_8_8.blif",
        "max_rss(MiB)": 8.8,
        "exec_time(ms)": 45.1,
        "techmap_time(ms)": 27.1,
        "Latch Drivers": 1,
        "Pi": 41,
        "Po": 18,
        "logic element": 296,
        "latch": 148,
        "Adder": 55,
        "Multiplier": 4,
        "generic logic size": 4,
        "Longest Path": 43,
        "Average Path": 4,
        "Estimated LUTs": 296,
        "Total Node": 504
    },
    "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/ch_intrinsics/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "ch_intrinsics.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 55.5,
        "techmap_time(ms)": 37.6,
        "Latch Drivers": 1,
        "Pi": 98,
        "Po": 130,
        "logic element": 437,
        "latch": 207,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 54,
        "Average Path": 3,
        "Estimated LUTs": 462,
        "Total Node": 653
    },
    "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/CRC33_D264/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "CRC33_D264.blif",
        "max_rss(MiB)": 9.4,
        "exec_time(ms)": 63.3,
        "techmap_time(ms)": 45,
        "Pi": 297,
        "Po": 33,
        "logic element": 1656,
        "generic logic size": 4,
        "Longest Path": 36,
        "Average Path": 6,
        "Estimated LUTs": 1656,
        "Total Node": 1656
    },
    "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq1.blif",
        "max_rss(MiB)": 9,
        "exec_time(ms)": 57.8,
        "techmap_time(ms)": 40.2,
        "Latch Drivers": 1,
        "Pi": 161,
        "Po": 96,
        "logic element": 551,
        "latch": 193,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 126,
        "Average Path": 4,
        "Estimated LUTs": 561,
        "Total Node": 882
    },
    "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/diffeq2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "diffeq2.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 45.9,
        "techmap_time(ms)": 28.2,
        "Latch Drivers": 1,
        "Pi": 65,
        "Po": 96,
        "logic element": 351,
        "latch": 96,
        "Adder": 132,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 119,
        "Average Path": 4,
        "Estimated LUTs": 361,
        "Total Node": 585
    },
    "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/fir_scu_rtl_restructured_for_cmm_exp/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "fir_scu_rtl_restructured_for_cmm_exp.blif",
        "max_rss(MiB)": 8.9,
        "exec_time(ms)": 69.8,
        "techmap_time(ms)": 51.9,
        "Latch Drivers": 1,
        "Pi": 9,
        "Po": 10,
        "logic element": 731,
        "latch": 202,
        "Adder": 20,
        "Multiplier": 15,
        "generic logic size": 4,
        "Longest Path": 128,
        "Average Path": 4,
        "Estimated LUTs": 802,
        "Total Node": 969
    },
    "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "iir1.blif",
        "max_rss(MiB)": 9.4,
        "exec_time(ms)": 74.1,
        "techmap_time(ms)": 56.2,
        "Latch Drivers": 2,
        "Pi": 32,
        "Po": 25,
        "logic element": 778,
        "latch": 188,
        "Adder": 173,
        "Multiplier": 5,
        "generic logic size": 4,
        "Longest Path": 106,
        "Average Path": 5,
        "Estimated LUTs": 782,
        "Total Node": 1146
    },
    "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/iir_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "iir_no_combinational.blif",
        "max_rss(MiB)": 8.5,
        "exec_time(ms)": 36,
        "techmap_time(ms)": 18,
        "Latch Drivers": 1,
        "Pi": 2,
        "Po": 10,
        "logic element": 25,
        "latch": 8,
        "Adder": 8,
        "generic logic size": 4,
        "Longest Path": 18,
        "Average Path": 3,
        "Estimated LUTs": 27,
        "Total Node": 42
    },
    "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/LU8PEEng/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "LU8PEEng.blif",
        "max_rss(MiB)": 241.1,
        "exec_time(ms)": 11144.1,
        "techmap_time(ms)": 11126.4,
        "Latch Drivers": 1,
        "Pi": 113,
        "Po": 102,
        "logic element": 53046,
        "latch": 7877,
        "Adder": 4749,
        "Multiplier": 8,
        "Memory": 1409,
        "generic logic size": 4,
        "Longest Path": 5146,
        "Average Path": 4,
        "Estimated LUTs": 56403,
        "Total Node": 67090
    },
    "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/matmul/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "matmul.blif",
        "max_rss(MiB)": 6471.9,
        "exec_time(ms)": 45315.6,
        "techmap_time(ms)": 45297.5,
        "Latch Drivers": 1,
        "Pi": 1,
        "Po": 7,
        "logic element": 2359314,
        "latch": 7,
        "Adder": 77,
        "Memory": 262144,
        "generic logic size": 4,
        "Longest Path": 77,
        "Average Path": 4,
        "Estimated LUTs": 2359314,
        "Total Node": 2621543
    },
    "full/mcml/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mcml/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mcml.blif",
        "max_rss(MiB)": 649.4,
        "exec_time(ms)": 32751.7,
        "techmap_time(ms)": 32733.6,
        "Latch Drivers": 1,
        "Pi": 35,
        "Po": 356,
        "logic element": 184107,
        "latch": 51903,
        "Adder": 27358,
        "Multiplier": 27,
        "Memory": 348,
        "generic logic size": 4,
        "Longest Path": 19909,
        "Average Path": 4,
        "Estimated LUTs": 192917,
        "Total Node": 263744
    },
    "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/memory_controller/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "memory_controller.blif",
        "max_rss(MiB)": 7.8,
        "exec_time(ms)": 24.6,
        "techmap_time(ms)": 6.6,
        "Latch Drivers": 1,
        "Pi": 18,
        "Po": 12,
        "latch": 24,
        "Memory": 8,
        "generic logic size": 4,
        "Longest Path": 5,
        "Average Path": 4,
        "Total Node": 33
    },
    "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/mkPktMerge/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "mkPktMerge.blif",
        "max_rss(MiB)": 19.9,
        "exec_time(ms)": 212.5,
        "techmap_time(ms)": 194.6,
        "Latch Drivers": 1,
        "Pi": 310,
        "Po": 156,
        "logic element": 515,
        "latch": 495,
        "Adder": 42,
        "Memory": 459,
        "generic logic size": 4,
        "Longest Path": 98,
        "Average Path": 4,
        "Estimated LUTs": 515,
        "Total Node": 1512
    },
    "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/oc54_cpu/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "oc54_cpu.blif",
        "max_rss(MiB)": 17.4,
        "exec_time(ms)": 291.8,
        "techmap_time(ms)": 273.8,
        "Latch Drivers": 1,
        "Pi": 99,
        "Po": 40,
        "logic element": 3937,
        "latch": 419,
        "Adder": 499,
        "Multiplier": 1,
        "generic logic size": 4,
        "Longest Path": 1040,
        "Average Path": 4,
        "Estimated LUTs": 4142,
        "Total Node": 4857
    },
    "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/paj_framebuftop_hierarchy_no_mem_no_combinational/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "paj_framebuftop_hierarchy_no_mem_no_combinational.blif",
        "max_rss(MiB)": 11.2,
        "exec_time(ms)": 107.1,
        "techmap_time(ms)": 88.7,
        "Latch Drivers": 1,
        "Pi": 67,
        "Po": 35,
        "logic element": 1586,
        "latch": 599,
        "Adder": 142,
        "generic logic size": 4,
        "Longest Path": 90,
        "Average Path": 4,
        "Estimated LUTs": 1633,
        "Total Node": 2328
    },
    "full/sha/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/sha/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "sha.blif",
        "max_rss(MiB)": 15.9,
        "exec_time(ms)": 151.7,
        "techmap_time(ms)": 133.8,
        "Latch Drivers": 1,
        "Pi": 37,
        "Po": 36,
        "logic element": 4838,
        "latch": 910,
        "Adder": 309,
        "generic logic size": 4,
        "Longest Path": 2427,
        "Average Path": 4,
        "Estimated LUTs": 5061,
        "Total Node": 6058
    },
    "full/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision0/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision0.blif",
        "max_rss(MiB)": 68.6,
        "exec_time(ms)": 2792.1,
        "techmap_time(ms)": 2773.8,
        "Latch Drivers": 1,
        "Pi": 104,
        "Po": 104,
        "logic element": 11063,
        "latch": 12336,
        "Adder": 2815,
        "Memory": 1024,
        "generic logic size": 4,
        "Longest Path": 184,
        "Average Path": 4,
        "Estimated LUTs": 11207,
        "Total Node": 27239
    },
    "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision1/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision1.blif",
        "max_rss(MiB)": 88.1,
        "exec_time(ms)": 1582.8,
        "techmap_time(ms)": 1565.1,
        "Latch Drivers": 1,
        "Pi": 132,
        "Po": 145,
        "logic element": 11231,
        "latch": 11449,
        "Adder": 2356,
        "Multiplier": 152,
        "generic logic size": 4,
        "Longest Path": 200,
        "Average Path": 4,
        "Estimated LUTs": 11258,
        "Total Node": 25189
    },
    "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision2/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision2.blif",
        "max_rss(MiB)": 107.8,
        "exec_time(ms)": 1636,
        "techmap_time(ms)": 1617.9,
        "Latch Drivers": 1,
        "Pi": 148,
        "Po": 182,
        "logic element": 10247,
        "latch": 16281,
        "Adder": 12873,
        "Multiplier": 468,
        "generic logic size": 4,
        "Longest Path": 138,
        "Average Path": 4,
        "Estimated LUTs": 10261,
        "Total Node": 39870
    },
    "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm": {
        "test_name": "full/stereovision3/k6_frac_N10_frac_chain_mem32K_40nm",
        "architecture": "k6_frac_N10_frac_chain_mem32K_40nm.xml",
        "input_blif": "stereovision3.blif",
        "max_rss(MiB)": 9.9,
        "exec_time(ms)": 95.9,
        "techmap_time(ms)": 78.3,
        "Latch Drivers": 2,
        "Pi": 9,
        "Po": 30,
        "logic element": 1140,
        "latch": 99,
        "Adder": 28,
        "generic logic size": 4,
        "Longest Path": 74,
        "Average Path": 4,
        "Estimated LUTs": 1453,
        "Total Node": 1269
    },
    "DEFAULT": {
        "test_name": "n/a",
        "architecture": "n/a",
        "input_blif": "n/a",
        "exit": 0,
        "leaks": 0,
        "errors": [],
        "warnings": [],
        "expectation": [],
        "max_rss(MiB)": -1,
        "exec_time(ms)": -1,
        "techmap_time(ms)": -1,
        "Latch Drivers": 0,
        "Pi": 0,
        "Po": 0,
        "logic element": 0,
        "latch": 0,
        "Adder": -1,
        "Multiplier": -1,
        "Memory": -1,
        "Hard Ip": -1,
        "generic logic size": -1,
        "Longest Path": 0,
        "Average Path": 0,
        "Estimated LUTs": 0,
        "Total Node": 0
    }
}
