// Seed: 1315789790
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  inout wire id_1;
  id_6(
      id_7
  );
  assign id_6 = id_6;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  inout wire id_8;
  input wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  output wire id_3;
  output wire id_2;
  inout wire id_1;
  id_9(
      .id_0(-1), .id_1(-1)
  );
  module_0 modCall_1 (
      id_1,
      id_4,
      id_5,
      id_1,
      id_6
  );
  assign id_1 = id_5;
  assign id_6 = 1;
endmodule
