# vsim -pli "C:\Users\avery\OneDrive\Desktop\Desim\modelsim.vpi" -Lf 220model -Lf altera_mf_ver -Lf verilog -t 1ns -c -do "run -all" tb 
# Start time: 23:58:44 on Nov 10,2025
# Loading work.tb
# Loading work.top
# Loading work.vga_demo
# ** Error: (vsim-3033) ../vga_demo.v(66): Instantiation of 'vga_adapter' failed. The design unit was not found.
#    Time: 0 ns  Iteration: 0  Instance: /tb/DUT/U1 File: ../vga_demo.v
#         Searched libraries:
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/vhdl/220model
#             C:/intelFPGA_lite/18.1/modelsim_ase/altera/verilog/altera_mf
#             C:/intelFPGA_lite/18.1/modelsim_ase/verilog
#             C:/Users/avery/WorkProjects/RISC-V-CPU/DeSIM-Material/frontend_desim/sim/work
# Error loading design
# End time: 23:58:44 on Nov 10,2025, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
