Release 14.4 - xst P.49d (nt)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.13 secs
 
--> Reading design: S3_EXERCICE_2.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "S3_EXERCICE_2.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "S3_EXERCICE_2"
Output Format                      : NGC
Target Device                      : xc3s200-5-ft256

---- Source Options
Top Module Name                    : S3_EXERCICE_2
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 8
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Hervan/VGAAlmostDone/ClockDivisor.vhd" in Library work.
Architecture behavioral of Entity divclk is up to date.
Compiling vhdl file "C:/Hervan/VGAAlmostDone/VGAController_02.vhd" in Library work.
Entity <synchronisor> compiled.
Entity <synchronisor> (Architecture <behavioral>) compiled.
Compiling vhdl file "C:/Hervan/VGAAlmostDone/VGAController_01.vhd" in Library work.
Architecture behavioral of Entity s3_exercice_2 is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <S3_EXERCICE_2> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <DivClk> in library <work> (architecture <behavioral>).

Analyzing hierarchy for entity <Synchronisor> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <S3_EXERCICE_2> in library <work> (Architecture <behavioral>).
Entity <S3_EXERCICE_2> analyzed. Unit <S3_EXERCICE_2> generated.

Analyzing Entity <DivClk> in library <work> (Architecture <behavioral>).
Entity <DivClk> analyzed. Unit <DivClk> generated.

Analyzing Entity <Synchronisor> in library <work> (Architecture <behavioral>).
Entity <Synchronisor> analyzed. Unit <Synchronisor> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <DivClk>.
    Related source file is "C:/Hervan/VGAAlmostDone/ClockDivisor.vhd".
WARNING:Xst:1780 - Signal <MyCpt25Mhz> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <MyClk25Mhz>.
    Summary:
	inferred   1 D-type flip-flop(s).
Unit <DivClk> synthesized.


Synthesizing Unit <Synchronisor>.
    Related source file is "C:/Hervan/VGAAlmostDone/VGAController_02.vhd".
WARNING:Xst:1780 - Signal <video_ON> is never used or assigned. This unconnected signal will be trimmed during the optimization process.
    Found 1-bit register for signal <HS>.
    Found 1-bit register for signal <B>.
    Found 1-bit register for signal <G>.
    Found 1-bit register for signal <R>.
    Found 1-bit register for signal <VS>.
    Found 10-bit comparator greater for signal <B$cmp_gt0000> created at line 76.
    Found 10-bit comparator greater for signal <B$cmp_gt0001> created at line 76.
    Found 10-bit comparator greater for signal <B$cmp_gt0002> created at line 89.
    Found 10-bit comparator less for signal <B$cmp_lt0000> created at line 76.
    Found 10-bit comparator less for signal <B$cmp_lt0001> created at line 76.
    Found 10-bit comparator less for signal <B$cmp_lt0002> created at line 89.
    Found 10-bit comparator greatequal for signal <G$cmp_ge0000> created at line 89.
    Found 10-bit comparator greatequal for signal <G$cmp_ge0001> created at line 89.
    Found 10-bit comparator lessequal for signal <G$cmp_le0000> created at line 89.
    Found 10-bit comparator lessequal for signal <G$cmp_le0001> created at line 89.
    Found 10-bit up counter for signal <Hpos>.
    Found 10-bit comparator less for signal <Hpos$cmp_lt0000> created at line 131.
    Found 10-bit comparator greatequal for signal <HS$cmp_ge0000> created at line 148.
    Found 10-bit comparator less for signal <HS$cmp_lt0000> created at line 148.
    Found 10-bit comparator greater for signal <R$cmp_gt0000> created at line 104.
    Found 10-bit comparator less for signal <R$cmp_lt0000> created at line 104.
    Found 10-bit up counter for signal <Vpos>.
    Found 10-bit comparator less for signal <Vpos$cmp_lt0000> created at line 135.
    Found 10-bit comparator greater for signal <VS$cmp_gt0000> created at line 153.
    Found 10-bit comparator less for signal <VS$cmp_lt0000> created at line 153.
    Summary:
	inferred   2 Counter(s).
	inferred   5 D-type flip-flop(s).
	inferred  18 Comparator(s).
Unit <Synchronisor> synthesized.


Synthesizing Unit <S3_EXERCICE_2>.
    Related source file is "C:/Hervan/VGAAlmostDone/VGAController_01.vhd".
Unit <S3_EXERCICE_2> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 6
 1-bit register                                        : 6
# Comparators                                          : 18
 10-bit comparator greatequal                          : 3
 10-bit comparator greater                             : 5
 10-bit comparator less                                : 8
 10-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Counters                                             : 2
 10-bit up counter                                     : 2
# Registers                                            : 6
 Flip-Flops                                            : 6
# Comparators                                          : 18
 10-bit comparator greatequal                          : 3
 10-bit comparator greater                             : 5
 10-bit comparator less                                : 8
 10-bit comparator lessequal                           : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <S3_EXERCICE_2> ...

Optimizing unit <Synchronisor> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block S3_EXERCICE_2, actual ratio is 2.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 26
 Flip-Flops                                            : 26

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : S3_EXERCICE_2.ngr
Top Level Output File Name         : S3_EXERCICE_2
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 40

Cell Usage :
# BELS                             : 113
#      GND                         : 1
#      INV                         : 2
#      LUT1                        : 18
#      LUT2                        : 8
#      LUT2_L                      : 2
#      LUT3                        : 5
#      LUT3_D                      : 1
#      LUT3_L                      : 2
#      LUT4                        : 24
#      LUT4_D                      : 1
#      LUT4_L                      : 9
#      MUXCY                       : 18
#      MUXF5                       : 1
#      VCC                         : 1
#      XORCY                       : 20
# FlipFlops/Latches                : 26
#      FDR                         : 14
#      FDRE                        : 10
#      FDRS                        : 1
#      FDS                         : 1
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 39
#      IBUF                        : 14
#      OBUF                        : 25
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s200ft256-5 

 Number of Slices:                       42  out of   1920     2%  
 Number of Slice Flip Flops:             26  out of   3840     0%  
 Number of 4 input LUTs:                 72  out of   3840     1%  
 Number of IOs:                          40
 Number of bonded IOBs:                  40  out of    173    23%  
 Number of GCLKs:                         2  out of      8    25%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
Clock/MyClk25Mhz1                  | BUFG                   | 25    |
mclk                               | BUFGP                  | 1     |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 7.500ns (Maximum Frequency: 133.342MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 6.216ns
   Maximum combinational path delay: 6.305ns

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'Clock/MyClk25Mhz1'
  Clock period: 7.500ns (frequency: 133.342MHz)
  Total number of paths / destination ports: 558 / 56
-------------------------------------------------------------------------
Delay:               7.500ns (Levels of Logic = 4)
  Source:            Sychro/Hpos_0 (FF)
  Destination:       Sychro/R (FF)
  Source Clock:      Clock/MyClk25Mhz1 rising
  Destination Clock: Clock/MyClk25Mhz1 rising

  Data Path: Sychro/Hpos_0 to Sychro/R
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              7   0.626   1.201  Sychro/Hpos_0 (Sychro/Hpos_0)
     LUT4:I0->O            1   0.479   0.740  Sychro/R_or000025_SW0 (N17)
     LUT4:I2->O            1   0.479   0.704  Sychro/R_or000025 (Sychro/R_or000025)
     LUT4:I3->O            1   0.479   0.740  Sychro/R_or0000138 (Sychro/R_or0000138)
     LUT3:I2->O            1   0.479   0.681  Sychro/R_or0000150 (Sychro/R_or0000)
     FDRS:S                    0.892          Sychro/R
    ----------------------------------------
    Total                      7.500ns (3.434ns logic, 4.065ns route)
                                       (45.8% logic, 54.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'mclk'
  Clock period: 2.263ns (frequency: 441.803MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.263ns (Levels of Logic = 0)
  Source:            Clock/MyClk25Mhz (FF)
  Destination:       Clock/MyClk25Mhz (FF)
  Source Clock:      mclk rising
  Destination Clock: mclk rising

  Data Path: Clock/MyClk25Mhz to Clock/MyClk25Mhz
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.626   0.745  Clock/MyClk25Mhz (Clock/MyClk25Mhz1)
     FDR:R                     0.892          Clock/MyClk25Mhz
    ----------------------------------------
    Total                      2.263ns (1.518ns logic, 0.745ns route)
                                       (67.1% logic, 32.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'Clock/MyClk25Mhz1'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              6.216ns (Levels of Logic = 1)
  Source:            Sychro/HS (FF)
  Destination:       hs (PAD)
  Source Clock:      Clock/MyClk25Mhz1 rising

  Data Path: Sychro/HS to hs
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              1   0.626   0.681  Sychro/HS (Sychro/HS)
     OBUF:I->O                 4.909          hs_OBUF (hs)
    ----------------------------------------
    Total                      6.216ns (5.535ns logic, 0.681ns route)
                                       (89.0% logic, 11.0% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 14 / 14
-------------------------------------------------------------------------
Delay:               6.305ns (Levels of Logic = 2)
  Source:            btn<3> (PAD)
  Destination:       an<3> (PAD)

  Data Path: btn<3> to an<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             1   0.715   0.681  btn_3_IBUF (an_3_OBUF)
     OBUF:I->O                 4.909          an_3_OBUF (an<3>)
    ----------------------------------------
    Total                      6.305ns (5.624ns logic, 0.681ns route)
                                       (89.2% logic, 10.8% route)

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 3.13 secs
 
--> 

Total memory usage is 147840 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    2 (   0 filtered)
Number of infos    :    0 (   0 filtered)

