INFO-FLOW: Workspace C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution opened at Fri Jul 31 10:41:15 +0530 2020
Execute     config_clock -quiet -name default -period 10 -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.lib 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_old.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_vivado.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/dsp48e1.hlp 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed medium 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command         ap_source done; 0.146 sec.
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command       ap_source done; 0.149 sec.
Command     ap_source done; 0.149 sec.
Execute     open_platform DefaultPlatform 
Execute     import_lib C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv7.lib 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_hp.lib 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv.hlp 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/target_info.tcl 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/xilinx_interface.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.hlp 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.hlp 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.hlp 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_hp.hlp 
Execute     source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
Execute     set_part xc7z020clg484-1 
Execute       add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute         get_default_platform 
Execute         license_isbetapart xc7z020 
Command         license_isbetapart done; error code: 1; 
Execute         get_default_platform 
Execute         config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute         config_chip_info -quiet -speed slow 
Execute       add_library xilinx/zynq/zynq_fpv6 
Execute         get_default_platform 
INFO: [HLS 200-10] Setting target device to 'xc7z020clg484-1'
Execute       get_default_platform 
Execute     get_default_platform 
Execute     config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute     config_chip_info -quiet -speed slow 
Execute     config_export -format=ip_catalog 
Execute     config_export -rtl=verilog 
Command   open_solution done; 0.346 sec.
Execute   set_part xc7z020clg484-1 
Execute     add_library xilinx/zynq/zynq:xc7z020:clg484:-1 
Execute       get_default_platform 
Execute       license_isbetapart xc7z020 
Command       license_isbetapart done; error code: 1; 
Execute       get_default_platform 
Execute       config_chip_info -quiet -resource  {SLICE 13300}  {LUT 53200}     {FF 106400} {DSP48E 220}   {BRAM 280}  
Execute       config_chip_info -quiet -speed slow 
Execute     add_library xilinx/zynq/zynq_fpv6 
Execute       get_default_platform 
Execute     get_default_platform 
Execute   create_clock -period 10 -name default 
Execute   config_export -format ip_catalog -rtl verilog 
Execute   csynth_design 
Execute     get_config_compile -effort 
Execute     get_config_compile -enable_clang39 
Execute     get_config_compile -g 
Execute     get_config_compile -lm 
Execute     get_config_compile -ng 
Execute     get_config_compile -opt_fp 
Execute     get_config_compile -skip_cdt 
Execute     get_config_compile -skip_syncheck 
Execute     get_config_compile -skip_transform 
Execute     config_compile -blackbox  
Execute     get_config_compile -keep_printf 
Execute     elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -lm=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -opt_fp=0 -from_csynth_design=1 
Execute       get_config_schedule -relax_ii_for_timing 
INFO: [SCHED 204-61] Option 'relax_ii_for_timing' is enabled, will increase II to preserve clock frequency constraints.
Execute       get_config_schedule -suppress_dependence_error_break 
INFO: [HLS 200-10] Analyzing design file 'warpPerpective/warpPerspective_accel.cpp' ... 
INFO-FLOW: Compiling one TU...
Execute       is_m_axi_addr64 
INFO-FLOW: Handling warpPerpective/warpPerspective_accel.cpp as C++
Execute       get_default_platform 
Execute       is_encrypted warpPerpective/warpPerspective_accel.cpp 
Execute       get_default_platform 
INFO-FLOW: Running: GCC PP
INFO-FLOW: Source preprocessing
Execute       clang  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.3/msys" -hls  -fno-exceptions  -D__llvm__  -E "warpPerpective/warpPerspective_accel.cpp"   -D__XFCV_HLS_MODE__ -IarrayFAST/.lib/include --std=c++0x -Wno-unknown-pragmas  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  -o "C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpPerspective_accel.pp.0.cpp" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -fno-exceptions -D__llvm__ -E warpPerpective/warpPerspective_accel.cpp -D__XFCV_HLS_MODE__ -IarrayFAST/.lib/include --std=c++0x -Wno-unknown-pragmas -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpPerspective_accel.pp.0.cpp
Command       clang done; 0.919 sec.
Execute       tidy_31 xilinx-xfmat-array-geometry C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpPerspective_accel.pp.0.cpp std=c++0x 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-xfmat-array-geometry -quiet -fix C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpPerspective_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.947 sec.
INFO-FLOW: Syntax Checking before pre-processing...
Execute       clang -syntaxcheck -src C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpPerspective_accel.pp.0.cpp  -fno-limit-debug-info -gcc-toolchain "C:/Xilinx/Vivado/2018.3/msys" -hls  -D__XFCV_HLS_MODE__ -IarrayFAST/.lib/include --std=c++0x -Wno-unknown-pragmas  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit  -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__  "C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpPerspective_accel.pp.0.cpp"  -o "C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/useless.bc"  
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -D__XFCV_HLS_MODE__ -IarrayFAST/.lib/include --std=c++0x -Wno-unknown-pragmas -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -fno-threadsafe-statics -fno-use-cxa-atexit -D__CLANG_3_1__ -D__cdecl= -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpPerspective_accel.pp.0.cpp -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/useless.bc
Command       clang done; 1.335 sec.
INFO-FLOW: Done: GCC PP time: 3.2 seconds per iteration
Execute       list_core -type functional_unit 
Execute       tidy_31 xilinx-systemc-detector C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpPerspective_accel.pp.0.cpp std=c++0x -directive=C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-systemc-detector -import-directive=C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/.systemc_flag -quiet -fix-errors C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpPerspective_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.777 sec.
INFO-FLOW: Running: tidy-3.1 CDT preprocess
Execute       tidy_31 xilinx-directive2pragma C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpPerspective_accel.pp.0.cpp std=c++0x -directive=C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-directive2pragma -import-directive=C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/all.directive.json -quiet -fix-errors C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpPerspective_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 0.709 sec.
Execute       get_config_dataflow -strict_mode 
Execute       ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/xilinx-dataflow-lawyer.warpPerspective_accel.pp.0.cpp.diag.yml C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpPerspective_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 -fstrict-dataflow > C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/xilinx-dataflow-lawyer.warpPerspective_accel.pp.0.cpp.out.log 2> C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/xilinx-dataflow-lawyer.warpPerspective_accel.pp.0.cpp.err.log 
Command       ap_eval done; 0.734 sec.
WARNING: [HLS 214-114] Only function calls and local variable declarations are allowed in a dataflow region: C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:673:2
Execute       send_msg_by_id WARNING @200-471@%s%s 1 warpPerpective/warpPerspective_accel.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file warpPerpective/warpPerspective_accel.cpp
Execute       tidy_31 -errorcheck xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpPerspective_accel.pp.0.cpp std=c++0x 
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -export-fixes=C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/tidy-3.1.warpPerspective_accel.pp.0.cpp.diag.yml -header-filter=.* -checks=-*,xilinx-constantarray-param,xilinx-resource-pragma-transformer,xilinx-xfmat-array-geometry -quiet -fix-errors C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpPerspective_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/tidy-3.1.warpPerspective_accel.pp.0.cpp.out.log 2> C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/tidy-3.1.warpPerspective_accel.pp.0.cpp.err.log 
Command         ap_eval done; 1.554 sec.
Execute         ap_eval exec -ignorestderr C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/xilinx-legacy-rewriter C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpPerspective_accel.pp.0.cpp -- -std=c++0x -fhls -ferror-limit=0 > C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/xilinx-legacy-rewriter.warpPerspective_accel.pp.0.cpp.out.log 2> C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/xilinx-legacy-rewriter.warpPerspective_accel.pp.0.cpp.err.log 
Command         ap_eval done; 1.039 sec.
Command       tidy_31 done; 2.627 sec.
INFO-FLOW: Done: tidy-3.1 CDT preprocess time: 4.1 seconds per iteration
INFO-FLOW: Pragma Handling...
Execute       tidy_31 xilinx-ssdm-intrinsics-arguments C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpPerspective_accel.pragma.1.cpp std=c++0x 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang-3.9-csynth/bin/tidy-3.1 -header-filter=.* -checks=-*,xilinx-ssdm-intrinsics-arguments -quiet -fix-errors C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpPerspective_accel.pragma.1.cpp -- -std=c++0x -fhls -ferror-limit=0
Command       tidy_31 done; 1.824 sec.
Execute       get_default_platform 
INFO-FLOW: Processing labels
Execute       clang -src C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpPerspective_accel.pragma.2.cpp  -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions  -D__llvm__  -w  "C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpPerspective_accel.pragma.2.cpp"  -D__XFCV_HLS_MODE__ -IarrayFAST/.lib/include --std=c++0x -Wno-unknown-pragmas  -fno-math-errno -c -emit-llvm -O0  -mllvm -disable-llvm-optzns -fno-threadsafe-statics  -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot" -I "C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc" -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o "C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpPerspective_accel.bc" 
INFO-FLOW: exec C:/Xilinx/Vivado/2018.3/win64/tools/clang/bin/clang -fno-limit-debug-info -gcc-toolchain C:/Xilinx/Vivado/2018.3/msys -hls -hls-analyze-label -hls-analyze-pragma -fno-exceptions -D__llvm__ -w C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpPerspective_accel.pragma.2.cpp -D__XFCV_HLS_MODE__ -IarrayFAST/.lib/include --std=c++0x -Wno-unknown-pragmas -fno-math-errno -c -emit-llvm -O0 -mllvm -disable-llvm-optzns -fno-threadsafe-statics -fno-use-cxa-atexit -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot -I C:/Xilinx/Vivado/2018.3/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP48E1__ -g -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpPerspective_accel.bc
Command       clang done; 1.911 sec.
INFO-FLOW: Linking Debug ...
Execute       llvm-ld C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpPerspective_accel.g.bc -hls-opt -except-internalize warp_stream_accel -LC:/Xilinx/Vivado/2018.3/win64/lib -lhlsm -lhlsmc++ -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/a.g 
Command       llvm-ld done; 8.513 sec.
INFO: [HLS 200-111] Finished Linking Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 103.789 ; gain = 19.129
INFO: [HLS 200-111] Finished Checking Pragmas Time (s): cpu = 00:00:01 ; elapsed = 00:00:22 . Memory (MB): peak = 103.789 ; gain = 19.129
Execute       get_config_sdx -target 
Execute       opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute         cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
Execute         transform -promote-dbg-pointer C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/a.pp.bc -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/a.pp.0.bc -f 
Command         transform done; 2.004 sec.
Execute         llvm-ld C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/a.pp.0.bc -disable-opt -LC:/Xilinx/Vivado/2018.3/win64/lib -lfloatconversion -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/a.g.0 
Command         llvm-ld done; 1.77 sec.
INFO-FLOW: Running Standard Transforms...
Execute         transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -lower-blackbox -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -prune-eh -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top warp_stream_accel -deadargelim -mem2reg -instcombine -dce -presyn-prepare -auto-rom-infer -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -func-inst -deadargelim -auto-shift-reg-idiom -promote-dbg-pointer -norm-name C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/a.g.0.bc -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/a.g.1.bc -f -phase std-opt 
INFO: [XFORM 203-603] Inlining function 'xf::Mat<0, 1080, 1920, 1>::init' into 'xf::Mat<0, 1080, 1920, 1>::Mat.1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/common/xf_structs.h:535).
INFO: [XFORM 203-603] Inlining function 'xf::AXIGetBitFields<8, ap_uint<8> >.1' into 'xf::AXIGetBitFields<8, ap_uint<8> >' (arrayFAST/.lib/include\common/xf_axi_io.h:34).
INFO: [XFORM 203-603] Inlining function 'xf::AXIGetBitFields<8, ap_uint<8> >' into 'xf::AXIvideo2xfMat<8, 0, 1080, 1920, 1>' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/common/xf_infra.h:153).
INFO: [XFORM 203-603] Inlining function 'xf::write<0, 1080, 1920, 1>' into 'xf::fetchingmatdata<0, 1080, 1920, 1>' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/common/xf_infra.h:62).
INFO: [XFORM 203-603] Inlining function 'xf::fetchingmatdata<0, 1080, 1920, 1>' into 'xf::AXIvideo2xfMat<8, 0, 1080, 1920, 1>' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/common/xf_infra.h:155).
INFO: [XFORM 203-603] Inlining function 'xf::store_EvOd_image1<1920, 100, 0, 1>' into 'xf::xFwarpTransformKernel<1, 1080, 1920, 0, 100, 50, 1, true, false>' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:522).
INFO: [XFORM 203-603] Inlining function 'xf::retrieve_EvOd_image4x1<1920, 100, 0, 1>' into 'xf::xFwarpTransformKernel<1, 1080, 1920, 0, 100, 50, 1, true, false>' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:640).
INFO: [XFORM 203-603] Inlining function 'xf::xFwarpTransformKernel<1, 1080, 1920, 0, 100, 50, 1, true, false>' into 'xf::warpTransform<100, 50, 1, true, 0, 1080, 1920, 1, false>' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:684).
INFO: [XFORM 203-603] Inlining function 'xf::read<0, 1080, 1920, 1>' into 'xf::fillingdata<0, 1080, 1920, 1>' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/common/xf_infra.h:88).
INFO: [XFORM 203-603] Inlining function 'xf::fillingdata<0, 1080, 1920, 1>' into 'xf::xfMat2AXIvideo<8, 0, 1080, 1920, 1>' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/common/xf_infra.h:207).
INFO: [XFORM 203-603] Inlining function 'xf::AXISetBitFields<8, ap_uint<8> >.1' into 'xf::AXISetBitFields<8, ap_uint<8> >' (arrayFAST/.lib/include\common/xf_axi_io.h:63).
INFO: [XFORM 203-603] Inlining function 'xf::AXISetBitFields<8, ap_uint<8> >' into 'xf::xfMat2AXIvideo<8, 0, 1080, 1920, 1>' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/common/xf_infra.h:211).
Command         transform done; 2.111 sec.
INFO: [HLS 200-111] Finished Standard Transforms Time (s): cpu = 00:00:03 ; elapsed = 00:00:28 . Memory (MB): peak = 199.387 ; gain = 114.727
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute         transform -hls -syn-check -check-rec-only -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -function-uniquify -directive-preproc -mem2reg -dse -dce -auto-rom-infer -dce -pag -array-normalize -instcombine -dce -warn-fifo-pointer -array-seg-normalize -instcombine -dce -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -disaggr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -function-uniquify -directive-preproc -mem2reg -dse -dce -globaldce -check-dspbuiltin C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/a.g.1.bc -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_round<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_round<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:197) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_round<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_round<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_floor<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:16) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_floor<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_floor<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_floor<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:35) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_floor<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:39) automatically.
Command         transform done; 1.022 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute         transform -syn-check C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/a.g.2.prechk.bc -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/a.g.2.bc -f -phase syn-check 
Command         transform done; 0.367 sec.
INFO: [HLS 200-111] Finished Checking Synthesizability Time (s): cpu = 00:00:04 ; elapsed = 00:00:29 . Memory (MB): peak = 264.020 ; gain = 179.359
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/a.g.1.bc to C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute         transform -hls -tmp C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db -interface-port-rename -type-info -function-uniquify -directive-preproc -mem2reg -dse -dce -disaggr -scalarrepl -norm-name -deadargelim -mem2reg -instcombine -dce -simplifycfg -auto-rom-infer -dce -function-uniquify -resource-proc -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -ptrArgReplace -mem2reg -instcombine -dce -array-seg-normalize -deadargelim -instcombine -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -auto-loop-pipeline -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -auto-loop-unroll -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -auto-par -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -xunroll -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -instcombine -dce -global-constprop -deadargelim -mem2reg -instcombine -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -array-promote -constprop -instcombine -dce -ptrArgReplace -mem2reg -instcombine -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -promote-global-argument -ptrArgReplace -mem2reg -instcombine -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -inst-simplify -dce -norm-name -function-inline -globaldce -func-inst -constprop -instcombine -simplifycfg -dce -func-legal -dce -loop-bound -arraycheck -bitwidthmin -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -loop-stream -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -check-dataflow-syntax -legalize-stream-variable -legalize-global -extract-subproc -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -deadargelim -annotate-dataflow-channels -scalar-propagation -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -function-uniquify -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -norm-name C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/a.o.1.bc -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'loop_width' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/common/xf_infra.h:192) in function 'xf::xfMat2AXIvideo<8, 0, 1080, 1920, 1>' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'Loop-1.1.1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/common/xf_structs.h:212) in function 'xf::xfMat2AXIvideo<8, 0, 1080, 1920, 1>' completely with a factor of 1.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/common/xf_infra.h:178) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'scl.val.V' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/common/xf_infra.h:70) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'pix.val.V' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/common/xf_infra.h:117) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'store1_pt_2EvR_EvC.V' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'store1_pt_2EvR_OdC.V' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'store1_pt_2OdR_EvC.V' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'store1_pt_2OdR_OdC.V' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'R' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:447) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'output_vec' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:461) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'R' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:447) in dimension 2 completely.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC2Ed8' into '_ZN9fp_structIdEC1Ed4' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:479) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'fp_struct<double>::to_double' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:512) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_double' into 'fp_struct<double>::to_ieee' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/src/hls\utils/x_hls_utils.h:526) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_copysign<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:11) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_copysign<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint/hls_copysign.h:13) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_round<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:193) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_round<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:197) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_round<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:210) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_round<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_round.h:213) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_round<double>' into 'round' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::mantissa' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:14) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::expv' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:17) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::__signbit' into 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:58) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, (ap_q_mode)6, double>' into 'generic_cast_IEEE754<int, double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_case_IEEE754.h:116) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_cast_IEEE754<int, double>' into '__hls_fptosi_double_i32' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/lib_floatconversion.cpp:54) automatically.
INFO: [XFORM 203-602] Inlining function '_ZN9fp_structIdEC1Ed4' into 'generic_floor<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:16) automatically.
INFO: [XFORM 203-602] Inlining function '_ZNK9fp_structIdE9__signbitEv6' into 'generic_floor<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:18) automatically.
INFO: [XFORM 203-602] Inlining function 'generic_copysign<double>' into 'generic_floor<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:21) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::data' into 'generic_floor<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:35) automatically.
INFO: [XFORM 203-602] Inlining function 'fp_struct<double>::to_ieee' into 'generic_floor<double>' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:39) automatically.
INFO: [XFORM 203-721] Changing loop 'Loop_1_proc' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:673) to a process function for dataflow in function 'xf::warpTransform<100, 50, 1, true, 0, 1080, 1920, 1, false>'.
INFO: [XFORM 203-721] Changing loop 'Loop_4_proc' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:686) to a process function for dataflow in function 'xf::warpTransform<100, 50, 1, true, 0, 1080, 1920, 1, false>'.
WARNING: [XFORM 203-713] Reading dataflow channel 'P_matrix' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'P_matrix' has read operations in process function 'xf::warpTransform<100, 50, 1, true, 0, 1080, 1920, 1, false>_Block_arrayctor.loop12.preheader.i_proc'.
WARNING: [XFORM 203-713] Reading dataflow channel 'R' in the middle of dataflow may stall the dataflow pipeline:
WARNING: [XFORM 203-713] Argument 'R' has read operations in process function 'xf::warpTransform<100, 50, 1, true, 0, 1080, 1920, 1, false>'.
INFO: [XFORM 203-712] Applying dataflow to function 'xf::warpTransform<100, 50, 1, true, 0, 1080, 1920, 1, false>', detected/extracted 4 process function(s): 
	 'xf::warpTransform<100, 50, 1, true, 0, 1080, 1920, 1, false>_Block__proc116385'
	 'xf::warpTransform<100, 50, 1, true, 0, 1080, 1920, 1, false>_Loop_1_proc'
	 'xf::warpTransform<100, 50, 1, true, 0, 1080, 1920, 1, false>_Block_arrayctor.loop12.preheader.i_proc'
	 'xf::warpTransform<100, 50, 1, true, 0, 1080, 1920, 1, false>_Loop_4_proc101'.
INFO: [XFORM 203-712] Applying dataflow to function 'warp_stream_accel', detected/extracted 4 process function(s): 
	 'Block__proc'
	 'xf::AXIvideo2xfMat<8, 0, 1080, 1920, 1>'
	 'xf::warpTransform<100, 50, 1, true, 0, 1080, 1920, 1, false>'
	 'xf::xfMat2AXIvideo<8, 0, 1080, 1920, 1>'.
WARNING: [XFORM 203-124] Array  'imgInput1.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
WARNING: [XFORM 203-124] Array  'imgOutput1.data.V': may have improper streaming access(es), possible reasons: (1) some entries are accessed more than once; (2) some entries are not used; (3) the entries are not accessed in sequential order.
Command         transform done; 3.017 sec.
INFO-FLOW: Presyn 2...
Execute         transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -auto-burst -norm-name C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/a.o.1.tmp.bc -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:552:7) to (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:650:4) in function 'xf::warpTransform<100, 50, 1, true, 0, 1080, 1920, 1, false>_Block_arrayctor.loop12.preheader.i_proc'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:5:23) to (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/rounddouble.cpp:6:12) in function 'round'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:12:19) to (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/include/FloatingPoint\hls_floor.h:41:1) in function 'generic_floor<double>'... converting 9 basic blocks.
INFO: [XFORM 203-602] Inlining function 'generic_floor<double>' into 'floor' (r:/builds/2018.3/continuous/2018_12_06_2405991/src/products/hls/hls_lib/hlsmath/src/c/floordouble.cpp:6) automatically.
INFO: [XFORM 203-602] Inlining function 'round' into 'xf::warpTransform<100, 50, 1, true, 0, 1080, 1920, 1, false>_Block_arrayctor.loop12.preheader.i_proc' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:556->C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:684) automatically.
INFO: [XFORM 203-602] Inlining function '__hls_fptosi_double_i32' into 'xf::warpTransform<100, 50, 1, true, 0, 1080, 1920, 1, false>_Block_arrayctor.loop12.preheader.i_proc' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:556->C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:684) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'xf::warpTransform<100, 50, 1, true, 0, 1080, 1920, 1, false>_Block_arrayctor.loop12.preheader.i_proc' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:14:2)...10 expression(s) balanced.
Command         transform done; 1.89 sec.
INFO: [HLS 200-111] Finished Pre-synthesis Time (s): cpu = 00:00:08 ; elapsed = 00:00:34 . Memory (MB): peak = 371.199 ; gain = 286.539
INFO-FLOW: Building ssdm...
Execute         transform -hls -function-uniquify -auto-function-inline -globaldce -ptrArgReplace -mem2reg -instcombine -dce -reset-lda -loop-simplify -indvars -licm -loop-dep -loop-bound -licm -loop-simplify -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg -loop-simplify -array-burst -promote-global-argument -dce -axi4-lower -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -disaggr -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -auto-rom-infer -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -cfgopt -simplifycfg -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -bitwidthmin -deadargelim -dce -canonicalize-dataflow -dce -scalar-propagation -deadargelim -globaldce -mem2reg -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable -deadargelim -inst-simplify -dce -gvn -mem2reg -instcombine -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -inst-simplify -inst-rectify -instcombine -adce -deadargelim -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg -loop-simplify -mergereturn -inst-simplify -inst-rectify -dce -load-elim -bitop-lower -loop-rewind -pointer-simplify -dce -cfgopt -dce -bitwidth -loop-bound -loop-dep -read-loop-dep -dce -check-stream -norm-name -legalize -validate-dataflow -inst-clarity -cdfg-build C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/a.o.2.bc -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:686:13) in function 'xf::warpTransform<100, 50, 1, true, 0, 1080, 1920, 1, false>_Loop_4_proc101'.
INFO: [XFORM 203-541] Flattening a loop nest 'Loop-1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:673:13) in function 'xf::warpTransform<100, 50, 1, true, 0, 1080, 1920, 1, false>_Loop_1_proc'.
WARNING: [XFORM 203-631] Renaming function 'xf::xfMat2AXIvideo<8, 0, 1080, 1920, 1>' to 'xfMat2AXIvideo' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/common/xf_infra.h:75:41)
WARNING: [XFORM 203-631] Renaming function 'xf::warpTransform<100, 50, 1, true, 0, 1080, 1920, 1, false>_Loop_4_proc101' to 'warpTransform_Loop_4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:689:68)
WARNING: [XFORM 203-631] Renaming function 'xf::warpTransform<100, 50, 1, true, 0, 1080, 1920, 1, false>_Loop_1_proc' to 'warpTransform_Loop_1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:676:68)
WARNING: [XFORM 203-631] Renaming function 'xf::warpTransform<100, 50, 1, true, 0, 1080, 1920, 1, false>_Block_arrayctor.loop12.preheader.i_proc' to 'warpTransform_Block_' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:14:2)
WARNING: [XFORM 203-631] Renaming function 'xf::warpTransform<100, 50, 1, true, 0, 1080, 1920, 1, false>_Block__proc116385' to 'warpTransform_Block_.1' 
WARNING: [XFORM 203-631] Renaming function 'xf::warpTransform<100, 50, 1, true, 0, 1080, 1920, 1, false>' to 'warpTransform' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:666:1)
WARNING: [XFORM 203-631] Renaming function 'xf::AXIvideo2xfMat<8, 0, 1080, 1920, 1>' to 'AXIvideo2xfMat' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/common/xf_infra.h:52:9)
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[1.3' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[5' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[0' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[1.2' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[9' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[2.1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[1.4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[2.4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[1.10' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[3' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[1.1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[2' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[1.5' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[7' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[1.9' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[2.2' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[8' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[2.5' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[6' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[1.6' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[2.3' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[1.8' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_EvC[1.7' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[1.10' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[1.2' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[2.4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[2.2' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[3' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[9' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[0' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[1.7' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[1.5' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[6' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[7' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[2.5' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[1.4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[1.6' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[2.3' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[1.8' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[1.9' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[8' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[1.1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[5' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[1.3' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[2.1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2EvR_OdC[2' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[0' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[2.4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[1.6' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[6' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[1.5' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[2.5' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[1.2' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[2.2' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[2' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[1.7' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[2.1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[3' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[1.10' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[1.8' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[5' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[1.3' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[1.9' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[9' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[8' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[1.4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[2.3' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[1.1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[7' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_EvC[4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[2.5' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[1.10' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[1.3' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[9' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[8' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[1.9' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[3' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[2.2' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[1.2' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[6' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[1.7' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[2' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[1.5' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[0' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[5' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[7' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[1.6' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[1.8' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[1.1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[1.4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[2.1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[2.3' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'store1_pt_2OdR_OdC[2.4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[1.3' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[5' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[0' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[1.2' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[9' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[2.1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[1.4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[2.4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[1.10' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[3' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[1.1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[2' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[1.5' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[7' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[1.9' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[2.2' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[8' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[2.5' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[6' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[1.6' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[2.3' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[1.8' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_EvC[1.7' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:404).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[1.10' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[1.2' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[2.4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[2.2' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[3' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[9' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[0' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[1.7' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[1.5' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[6' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[7' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[2.5' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[1.4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[1.6' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[2.3' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[1.8' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[1.9' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[8' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[1.1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[5' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[1.3' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[2.1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2EvR_OdC[2' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:405).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[0' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[2.4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[1.6' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[6' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[1.5' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[2.5' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[1.2' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[2.2' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[2' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[1.7' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[2.1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[3' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[1.10' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[1.8' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[5' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[1.3' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[1.9' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[9' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[8' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[1.4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[2.3' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[1.1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[7' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_EvC[4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:406).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[2.5' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[1.10' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[1.3' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[9' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[8' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[1.9' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[3' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[2.2' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[1.2' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[6' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[1.7' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[2' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[1.5' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[0' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[5' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[7' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[1.6' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[1.8' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[1.1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[1.4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[2.1' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[2.3' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
WARNING: [ANALYSIS 214-52] Found false intra dependency for variable 'store1_pt_2OdR_OdC[2.4' (C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:407).
Command         transform done; 6.387 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis Time (s): cpu = 00:00:12 ; elapsed = 00:00:41 . Memory (MB): peak = 485.793 ; gain = 401.133
INFO-FLOW: Finish building internal data model.
Command       opt_and_import_c done; 18.753 sec.
Command     elaborate done; 39.493 sec.
Execute     autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'warp_stream_accel' ...
Execute       ap_set_top_model warp_stream_accel 
WARNING: [SYN 201-103] Legalizing function name 'Block__proc' to 'Block_proc'.
WARNING: [SYN 201-103] Legalizing function name 'warpTransform_Block_.1' to 'warpTransform_Block_1'.
WARNING: [SYN 201-103] Legalizing function name 'warpTransform_Block_' to 'warpTransform_Block_s'.
Execute       get_model_list warp_stream_accel -filter all-wo-channel -topdown 
Execute       preproc_iomode -model warp_stream_accel 
Execute       preproc_iomode -model xfMat2AXIvideo 
Execute       preproc_iomode -model warpTransform 
Execute       preproc_iomode -model warpTransform_Loop_4 
Execute       preproc_iomode -model warpTransform_Block_ 
Execute       preproc_iomode -model floor 
Execute       preproc_iomode -model warpTransform_Loop_1 
Execute       preproc_iomode -model warpTransform_Block_.1 
Execute       preproc_iomode -model AXIvideo2xfMat 
Execute       preproc_iomode -model Block__proc 
Execute       get_model_list warp_stream_accel -filter all-wo-channel 
INFO-FLOW: Model list for configure: Block__proc AXIvideo2xfMat warpTransform_Block_.1 warpTransform_Loop_1 floor warpTransform_Block_ warpTransform_Loop_4 warpTransform xfMat2AXIvideo warp_stream_accel
INFO-FLOW: Configuring Module : Block__proc ...
Execute       set_default_model Block__proc 
Execute       apply_spec_resource_limit Block__proc 
INFO-FLOW: Configuring Module : AXIvideo2xfMat ...
Execute       set_default_model AXIvideo2xfMat 
Execute       apply_spec_resource_limit AXIvideo2xfMat 
INFO-FLOW: Configuring Module : warpTransform_Block_.1 ...
Execute       set_default_model warpTransform_Block_.1 
Execute       apply_spec_resource_limit warpTransform_Block_.1 
INFO-FLOW: Configuring Module : warpTransform_Loop_1 ...
Execute       set_default_model warpTransform_Loop_1 
Execute       apply_spec_resource_limit warpTransform_Loop_1 
INFO-FLOW: Configuring Module : floor ...
Execute       set_default_model floor 
Execute       apply_spec_resource_limit floor 
INFO-FLOW: Configuring Module : warpTransform_Block_ ...
Execute       set_default_model warpTransform_Block_ 
Execute       apply_spec_resource_limit warpTransform_Block_ 
INFO-FLOW: Configuring Module : warpTransform_Loop_4 ...
Execute       set_default_model warpTransform_Loop_4 
Execute       apply_spec_resource_limit warpTransform_Loop_4 
INFO-FLOW: Configuring Module : warpTransform ...
Execute       set_default_model warpTransform 
Execute       apply_spec_resource_limit warpTransform 
INFO-FLOW: Configuring Module : xfMat2AXIvideo ...
Execute       set_default_model xfMat2AXIvideo 
Execute       apply_spec_resource_limit xfMat2AXIvideo 
INFO-FLOW: Configuring Module : warp_stream_accel ...
Execute       set_default_model warp_stream_accel 
Execute       apply_spec_resource_limit warp_stream_accel 
INFO-FLOW: Model list for preprocess: Block__proc AXIvideo2xfMat warpTransform_Block_.1 warpTransform_Loop_1 floor warpTransform_Block_ warpTransform_Loop_4 warpTransform xfMat2AXIvideo warp_stream_accel
INFO-FLOW: Preprocessing Module: Block__proc ...
Execute       set_default_model Block__proc 
Execute       cdfg_preprocess -model Block__proc 
Execute       rtl_gen_preprocess Block__proc 
INFO-FLOW: Preprocessing Module: AXIvideo2xfMat ...
Execute       set_default_model AXIvideo2xfMat 
Execute       cdfg_preprocess -model AXIvideo2xfMat 
Execute       rtl_gen_preprocess AXIvideo2xfMat 
INFO-FLOW: Preprocessing Module: warpTransform_Block_.1 ...
Execute       set_default_model warpTransform_Block_.1 
Execute       cdfg_preprocess -model warpTransform_Block_.1 
Execute       rtl_gen_preprocess warpTransform_Block_.1 
INFO-FLOW: Preprocessing Module: warpTransform_Loop_1 ...
Execute       set_default_model warpTransform_Loop_1 
Execute       cdfg_preprocess -model warpTransform_Loop_1 
Execute       rtl_gen_preprocess warpTransform_Loop_1 
INFO-FLOW: Preprocessing Module: floor ...
Execute       set_default_model floor 
Execute       cdfg_preprocess -model floor 
Execute       rtl_gen_preprocess floor 
INFO-FLOW: Preprocessing Module: warpTransform_Block_ ...
Execute       set_default_model warpTransform_Block_ 
Execute       cdfg_preprocess -model warpTransform_Block_ 
Execute       rtl_gen_preprocess warpTransform_Block_ 
INFO-FLOW: Preprocessing Module: warpTransform_Loop_4 ...
Execute       set_default_model warpTransform_Loop_4 
Execute       cdfg_preprocess -model warpTransform_Loop_4 
Execute       rtl_gen_preprocess warpTransform_Loop_4 
INFO-FLOW: Preprocessing Module: warpTransform ...
Execute       set_default_model warpTransform 
Execute       cdfg_preprocess -model warpTransform 
Execute       rtl_gen_preprocess warpTransform 
INFO-FLOW: Preprocessing Module: xfMat2AXIvideo ...
Execute       set_default_model xfMat2AXIvideo 
Execute       cdfg_preprocess -model xfMat2AXIvideo 
Execute       rtl_gen_preprocess xfMat2AXIvideo 
INFO-FLOW: Preprocessing Module: warp_stream_accel ...
Execute       set_default_model warp_stream_accel 
Execute       cdfg_preprocess -model warp_stream_accel 
Execute       rtl_gen_preprocess warp_stream_accel 
INFO-FLOW: Model list for synthesis: Block__proc AXIvideo2xfMat warpTransform_Block_.1 warpTransform_Loop_1 floor warpTransform_Block_ warpTransform_Loop_4 warpTransform xfMat2AXIvideo warp_stream_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model Block__proc 
Execute       schedule -model Block__proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.508 sec.
INFO: [HLS 200-111]  Elapsed time: 41.781 seconds; current allocated memory: 420.121 MB.
Execute       report -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/Block_proc.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/Block_proc.sched.adb -f 
Command       db_write done; 0.119 sec.
INFO-FLOW: Finish scheduling Block__proc.
Execute       set_default_model Block__proc 
Execute       bind -model Block__proc 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=Block__proc
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.306 seconds; current allocated memory: 420.208 MB.
Execute       report -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/Block_proc.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/Block_proc.bind.adb -f 
INFO-FLOW: Finish binding Block__proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AXIvideo2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model AXIvideo2xfMat 
Execute       schedule -model AXIvideo2xfMat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_start'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-61] Pipelining loop 'loop_wait_for_eol'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 1.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.359 sec.
INFO: [HLS 200-111]  Elapsed time: 0.504 seconds; current allocated memory: 420.426 MB.
Execute       report -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/AXIvideo2xfMat.verbose.sched.rpt -verbose -f 
INFO: [HLS 200-434] Only 3 loops out of a total 4 loops have been pipelined in this design.
Execute       db_write -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/AXIvideo2xfMat.sched.adb -f 
INFO-FLOW: Finish scheduling AXIvideo2xfMat.
Execute       set_default_model AXIvideo2xfMat 
Execute       bind -model AXIvideo2xfMat 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=AXIvideo2xfMat
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.285 seconds; current allocated memory: 420.755 MB.
Execute       report -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/AXIvideo2xfMat.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/AXIvideo2xfMat.bind.adb -f 
INFO-FLOW: Finish binding AXIvideo2xfMat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'warpTransform_Block_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model warpTransform_Block_.1 
Execute       schedule -model warpTransform_Block_.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.407 sec.
INFO: [HLS 200-111]  Elapsed time: 0.593 seconds; current allocated memory: 420.820 MB.
Execute       report -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_1.sched.adb -f 
INFO-FLOW: Finish scheduling warpTransform_Block_.1.
Execute       set_default_model warpTransform_Block_.1 
Execute       bind -model warpTransform_Block_.1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=warpTransform_Block_.1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.179 seconds; current allocated memory: 421.059 MB.
Execute       report -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_1.bind.adb -f 
INFO-FLOW: Finish binding warpTransform_Block_.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'warpTransform_Loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model warpTransform_Loop_1 
Execute       schedule -model warpTransform_Loop_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.27 sec.
INFO: [HLS 200-111]  Elapsed time: 0.411 seconds; current allocated memory: 421.157 MB.
Execute       report -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_1.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_1.sched.adb -f 
INFO-FLOW: Finish scheduling warpTransform_Loop_1.
Execute       set_default_model warpTransform_Loop_1 
Execute       bind -model warpTransform_Loop_1 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=warpTransform_Loop_1
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.199 seconds; current allocated memory: 421.327 MB.
Execute       report -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_1.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_1.bind.adb -f 
INFO-FLOW: Finish binding warpTransform_Loop_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'floor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model floor 
Execute       schedule -model floor 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'floor'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.226 seconds; current allocated memory: 421.515 MB.
Execute       report -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/floor.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/floor.sched.adb -f 
INFO-FLOW: Finish scheduling floor.
Execute       set_default_model floor 
Execute       bind -model floor 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=floor
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.228 seconds; current allocated memory: 421.678 MB.
Execute       report -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/floor.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/floor.bind.adb -f 
INFO-FLOW: Finish binding floor.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'warpTransform_Block_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model warpTransform_Block_ 
Execute       schedule -model warpTransform_Block_ 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'MAIN_COLS'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 72.
WARNING: [SCHED 204-21] Estimated clock period (9.91281ns) exceeds the target (target clock period: 10ns, clock uncertainty: 1.25ns, effective delay budget: 8.75ns).
WARNING: [SCHED 204-21] The critical path in module 'warpTransform_Block_s' consists of the following:
	'mul' operation of DSP[1397] ('tmp_130_i_i', C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:263->C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:640->C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:684) [1393]  (3.36 ns)
	'add' operation of DSP[1397] ('tmp39', C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:267->C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:640->C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:684) [1397]  (3.02 ns)
	'add' operation ('tmp_136_i_i', C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:267->C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:640->C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:684) [1398]  (2.28 ns)
	'select' operation ('tmp.V', C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:623->C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/arrayFAST/.lib/include/imgproc/xf_warp_transform.hpp:684) [1403]  (1.25 ns)
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 1.608 sec.
INFO: [HLS 200-111]  Elapsed time: 1.812 seconds; current allocated memory: 426.457 MB.
Execute       report -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_s.verbose.sched.rpt -verbose -f 
Command       report done; 1.111 sec.
Execute       db_write -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_s.sched.adb -f 
Command       db_write done; 0.554 sec.
INFO-FLOW: Finish scheduling warpTransform_Block_.
Execute       set_default_model warpTransform_Block_ 
Execute       bind -model warpTransform_Block_ 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=warpTransform_Block_
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_6' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_7' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_8' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_9' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_1_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_1_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_1_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_1_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_1_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_1_6' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_1_7' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_1_8' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_1_9' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_1_10' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_2_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_2_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_2_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_2_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_EvC_2_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_6' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_7' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_8' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_9' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_1_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_1_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_1_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_1_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_1_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_1_6' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_1_7' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_1_8' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_1_9' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_1_10' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_2_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_2_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_2_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_2_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2EvR_OdC_2_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_6' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_7' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_8' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_9' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_1_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_1_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_1_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_1_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_1_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_1_6' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_1_7' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_1_8' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_1_9' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_1_10' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_2_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_2_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_2_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_2_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_EvC_2_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_0' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_6' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_7' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_8' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_9' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_1_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_1_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_1_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_1_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_1_5' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_1_6' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_1_7' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_1_8' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_1_9' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_1_10' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_2_1' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_2_2' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_2_3' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_2_4' will be ignored if a simpler one can be used.
WARNING: [BIND 205-102] The specified resource core for memory 'store1_pt_2OdR_OdC_2_5' will be ignored if a simpler one can be used.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 2.195 sec.
INFO: [HLS 200-111]  Elapsed time: 3.929 seconds; current allocated memory: 443.266 MB.
Execute       report -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_s.verbose.bind.rpt -verbose -f 
Command       report done; 1.327 sec.
Execute       db_write -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_s.bind.adb -f 
Command       db_write done; 0.55 sec.
INFO-FLOW: Finish binding warpTransform_Block_.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'warpTransform_Loop_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model warpTransform_Loop_4 
Execute       schedule -model warpTransform_Loop_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Loop 1'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 2.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.23 sec.
INFO: [HLS 200-111]  Elapsed time: 2.227 seconds; current allocated memory: 443.750 MB.
Execute       report -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_4.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_4.sched.adb -f 
INFO-FLOW: Finish scheduling warpTransform_Loop_4.
Execute       set_default_model warpTransform_Loop_4 
Execute       bind -model warpTransform_Loop_4 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=warpTransform_Loop_4
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.206 seconds; current allocated memory: 443.870 MB.
Execute       report -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_4.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_4.bind.adb -f 
Command       db_write done; 0.104 sec.
INFO-FLOW: Finish binding warpTransform_Loop_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'warpTransform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model warpTransform 
Execute       schedule -model warpTransform 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.298 seconds; current allocated memory: 443.940 MB.
Execute       report -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform.sched.adb -f 
INFO-FLOW: Finish scheduling warpTransform.
Execute       set_default_model warpTransform 
Execute       bind -model warpTransform 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=warpTransform
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.902 sec.
INFO: [HLS 200-111]  Elapsed time: 1.094 seconds; current allocated memory: 444.493 MB.
Execute       report -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform.verbose.bind.rpt -verbose -f 
Command       report done; 0.938 sec.
Execute       db_write -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform.bind.adb -f 
INFO-FLOW: Finish binding warpTransform.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'xfMat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model xfMat2AXIvideo 
Execute       schedule -model xfMat2AXIvideo 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'loop_width'.
INFO: [SCHED 204-61] Pipelining result : Target II = 1, Final II = 1, Depth = 3.
INFO: [SCHED 204-11] Finished scheduling.
Command       schedule done; 0.211 sec.
INFO: [HLS 200-111]  Elapsed time: 1.293 seconds; current allocated memory: 444.930 MB.
Execute       report -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/xfMat2AXIvideo.verbose.sched.rpt -verbose -f 
Command       report done; 0.282 sec.
Execute       db_write -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/xfMat2AXIvideo.sched.adb -f 
INFO-FLOW: Finish scheduling xfMat2AXIvideo.
Execute       set_default_model xfMat2AXIvideo 
Execute       bind -model xfMat2AXIvideo 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=xfMat2AXIvideo
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111]  Elapsed time: 0.479 seconds; current allocated memory: 445.162 MB.
Execute       report -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/xfMat2AXIvideo.verbose.bind.rpt -verbose -f 
Execute       db_write -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/xfMat2AXIvideo.bind.adb -f 
INFO-FLOW: Finish binding xfMat2AXIvideo.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'warp_stream_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       set_default_model warp_stream_accel 
Execute       schedule -model warp_stream_accel 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111]  Elapsed time: 0.239 seconds; current allocated memory: 445.267 MB.
Execute       report -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.verbose.sched.rpt -verbose -f 
Execute       db_write -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.sched.adb -f 
INFO-FLOW: Finish scheduling warp_stream_accel.
Execute       set_default_model warp_stream_accel 
Execute       bind -model warp_stream_accel 
BIND OPTION: fu_weight=[ 0.0 -- 1.0 ]
BIND OPTION: model=warp_stream_accel
BIND OPTION: reg_weight=[ 0.0 -- 1.0 ]
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command       bind done; 0.969 sec.
INFO: [HLS 200-111]  Elapsed time: 1.099 seconds; current allocated memory: 445.856 MB.
Execute       report -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.verbose.bind.rpt -verbose -f 
Command       report done; 0.858 sec.
Execute       db_write -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.bind.adb -f 
INFO-FLOW: Finish binding warp_stream_accel.
Execute       get_model_list warp_stream_accel -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute       rtl_gen_preprocess Block__proc 
Execute       rtl_gen_preprocess AXIvideo2xfMat 
Execute       rtl_gen_preprocess warpTransform_Block_.1 
Execute       rtl_gen_preprocess warpTransform_Loop_1 
Execute       rtl_gen_preprocess floor 
Execute       rtl_gen_preprocess warpTransform_Block_ 
Execute       rtl_gen_preprocess warpTransform_Loop_4 
Execute       rtl_gen_preprocess warpTransform 
Execute       rtl_gen_preprocess xfMat2AXIvideo 
Execute       rtl_gen_preprocess warp_stream_accel 
INFO-FLOW: Model list for RTL generation: Block__proc AXIvideo2xfMat warpTransform_Block_.1 warpTransform_Loop_1 floor warpTransform_Block_ warpTransform_Loop_4 warpTransform xfMat2AXIvideo warp_stream_accel
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Block_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model Block__proc -vendor xilinx -mg_file C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/Block_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'Block_proc'.
Command       create_rtl_model done; 0.235 sec.
INFO: [HLS 200-111]  Elapsed time: 1.254 seconds; current allocated memory: 446.316 MB.
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl Block__proc -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/systemc/Block_proc -synmodules Block__proc AXIvideo2xfMat warpTransform_Block_.1 warpTransform_Loop_1 floor warpTransform_Block_ warpTransform_Loop_4 warpTransform xfMat2AXIvideo warp_stream_accel 
Execute       gen_rtl Block__proc -style xilinx -f -lang vhdl -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/vhdl/Block_proc 
Execute       gen_rtl Block__proc -style xilinx -f -lang vlog -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/verilog/Block_proc 
Execute       gen_tb_info Block__proc -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/Block_proc -p C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db 
Execute       report -model Block__proc -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/report/Block_proc_csynth.rpt -f 
Execute       report -model Block__proc -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/report/Block_proc_csynth.xml -f -x 
Execute       report -model Block__proc -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/Block_proc.verbose.rpt -verbose -f 
Command       report done; 0.112 sec.
Execute       db_write -model Block__proc -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/Block_proc.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AXIvideo2xfMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model AXIvideo2xfMat -vendor xilinx -mg_file C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/AXIvideo2xfMat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'AXIvideo2xfMat'.
INFO: [HLS 200-111]  Elapsed time: 0.451 seconds; current allocated memory: 447.247 MB.
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl AXIvideo2xfMat -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/systemc/AXIvideo2xfMat -synmodules Block__proc AXIvideo2xfMat warpTransform_Block_.1 warpTransform_Loop_1 floor warpTransform_Block_ warpTransform_Loop_4 warpTransform xfMat2AXIvideo warp_stream_accel 
Execute       gen_rtl AXIvideo2xfMat -style xilinx -f -lang vhdl -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/vhdl/AXIvideo2xfMat 
Execute       gen_rtl AXIvideo2xfMat -style xilinx -f -lang vlog -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/verilog/AXIvideo2xfMat 
Command       gen_rtl done; 0.247 sec.
Execute       gen_tb_info AXIvideo2xfMat -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/AXIvideo2xfMat -p C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db 
Execute       report -model AXIvideo2xfMat -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/report/AXIvideo2xfMat_csynth.rpt -f 
Command       report done; 0.245 sec.
Execute       report -model AXIvideo2xfMat -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/report/AXIvideo2xfMat_csynth.xml -f -x 
Execute       report -model AXIvideo2xfMat -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/AXIvideo2xfMat.verbose.rpt -verbose -f 
Execute       db_write -model AXIvideo2xfMat -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/AXIvideo2xfMat.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'warpTransform_Block_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model warpTransform_Block_.1 -vendor xilinx -mg_file C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'warpTransform_Block_1'.
INFO: [HLS 200-111]  Elapsed time: 1.085 seconds; current allocated memory: 447.498 MB.
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl warpTransform_Block_.1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/systemc/warpTransform_Block_1 -synmodules Block__proc AXIvideo2xfMat warpTransform_Block_.1 warpTransform_Loop_1 floor warpTransform_Block_ warpTransform_Loop_4 warpTransform xfMat2AXIvideo warp_stream_accel 
Execute       gen_rtl warpTransform_Block_.1 -style xilinx -f -lang vhdl -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/vhdl/warpTransform_Block_1 
Execute       gen_rtl warpTransform_Block_.1 -style xilinx -f -lang vlog -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/verilog/warpTransform_Block_1 
Execute       gen_tb_info warpTransform_Block_.1 -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_1 -p C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db 
Execute       report -model warpTransform_Block_.1 -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/report/warpTransform_Block_1_csynth.rpt -f 
Execute       report -model warpTransform_Block_.1 -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/report/warpTransform_Block_1_csynth.xml -f -x 
Execute       report -model warpTransform_Block_.1 -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_1.verbose.rpt -verbose -f 
Execute       db_write -model warpTransform_Block_.1 -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'warpTransform_Loop_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model warpTransform_Loop_1 -vendor xilinx -mg_file C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_1.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'warp_stream_accel_mul_mul_12ns_12ns_24_1_1' to 'warp_stream_accelbkb' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'warp_stream_accelbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'warpTransform_Loop_1'.
INFO: [HLS 200-111]  Elapsed time: 0.419 seconds; current allocated memory: 447.811 MB.
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl warpTransform_Loop_1 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/systemc/warpTransform_Loop_1 -synmodules Block__proc AXIvideo2xfMat warpTransform_Block_.1 warpTransform_Loop_1 floor warpTransform_Block_ warpTransform_Loop_4 warpTransform xfMat2AXIvideo warp_stream_accel 
Execute       gen_rtl warpTransform_Loop_1 -style xilinx -f -lang vhdl -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/vhdl/warpTransform_Loop_1 
Execute       gen_rtl warpTransform_Loop_1 -style xilinx -f -lang vlog -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/verilog/warpTransform_Loop_1 
Execute       gen_tb_info warpTransform_Loop_1 -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_1 -p C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db 
Execute       report -model warpTransform_Loop_1 -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/report/warpTransform_Loop_1_csynth.rpt -f 
Execute       report -model warpTransform_Loop_1 -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/report/warpTransform_Loop_1_csynth.xml -f -x 
Execute       report -model warpTransform_Loop_1 -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_1.verbose.rpt -verbose -f 
Execute       db_write -model warpTransform_Loop_1 -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_1.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'floor' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model floor -vendor xilinx -mg_file C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/floor.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'floor'.
INFO: [HLS 200-111]  Elapsed time: 0.406 seconds; current allocated memory: 448.194 MB.
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl floor -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/systemc/floor -synmodules Block__proc AXIvideo2xfMat warpTransform_Block_.1 warpTransform_Loop_1 floor warpTransform_Block_ warpTransform_Loop_4 warpTransform xfMat2AXIvideo warp_stream_accel 
Execute       gen_rtl floor -style xilinx -f -lang vhdl -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/vhdl/floor 
Execute       gen_rtl floor -style xilinx -f -lang vlog -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/verilog/floor 
Execute       gen_tb_info floor -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/floor -p C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db 
Execute       report -model floor -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/report/floor_csynth.rpt -f 
Execute       report -model floor -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/report/floor_csynth.xml -f -x 
Execute       report -model floor -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/floor.verbose.rpt -verbose -f 
Execute       db_write -model floor -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/floor.adb -f 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'warpTransform_Block_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model warpTransform_Block_ -vendor xilinx -mg_file C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_mask_table3' to 'warpTransform_Blocud' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_one_half_table4' to 'warpTransform_BlodEe' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_0' to 'warpTransform_BloeOg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_1' to 'warpTransform_BlofYi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_2' to 'warpTransform_Blog8j' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_3' to 'warpTransform_Blohbi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_4' to 'warpTransform_Bloibs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_5' to 'warpTransform_BlojbC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_6' to 'warpTransform_BlokbM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_7' to 'warpTransform_BlolbW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_8' to 'warpTransform_Blomb6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_9' to 'warpTransform_Bloncg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_1_1' to 'warpTransform_Bloocq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_1_2' to 'warpTransform_BlopcA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_1_3' to 'warpTransform_BloqcK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_1_4' to 'warpTransform_BlorcU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_1_5' to 'warpTransform_Blosc4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_1_6' to 'warpTransform_Blotde' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_1_7' to 'warpTransform_Bloudo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_1_8' to 'warpTransform_Blovdy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_1_9' to 'warpTransform_BlowdI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_1_10' to 'warpTransform_BloxdS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_2_1' to 'warpTransform_Bloyd2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_2_2' to 'warpTransform_Blozec' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_2_3' to 'warpTransform_BloAem' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_2_4' to 'warpTransform_BloBew' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_EvC_2_5' to 'warpTransform_BloCeG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_0' to 'warpTransform_BloDeQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_1' to 'warpTransform_BloEe0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_2' to 'warpTransform_BloFfa' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_3' to 'warpTransform_BloGfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_4' to 'warpTransform_BloHfu' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_5' to 'warpTransform_BloIfE' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_6' to 'warpTransform_BloJfO' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_7' to 'warpTransform_BloKfY' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_8' to 'warpTransform_BloLf8' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_9' to 'warpTransform_BloMgi' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_1_1' to 'warpTransform_BloNgs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_1_2' to 'warpTransform_BloOgC' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_1_3' to 'warpTransform_BloPgM' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_1_4' to 'warpTransform_BloQgW' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_1_5' to 'warpTransform_BloRg6' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_1_6' to 'warpTransform_BloShg' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_1_7' to 'warpTransform_BloThq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_1_8' to 'warpTransform_BloUhA' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_1_9' to 'warpTransform_BloVhK' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_1_10' to 'warpTransform_BloWhU' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_2_1' to 'warpTransform_BloXh4' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_2_2' to 'warpTransform_BloYie' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_2_3' to 'warpTransform_BloZio' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_2_4' to 'warpTransform_Blo0iy' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2EvR_OdC_2_5' to 'warpTransform_Blo1iI' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_0' to 'warpTransform_Blo2iS' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_1' to 'warpTransform_Blo3i2' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_2' to 'warpTransform_Blo4jc' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_3' to 'warpTransform_Blo5jm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_4' to 'warpTransform_Blo6jw' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_5' to 'warpTransform_Blo7jG' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_6' to 'warpTransform_Blo8jQ' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_7' to 'warpTransform_Blo9j0' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_8' to 'warpTransform_Blobak' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_9' to 'warpTransform_Blobbk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_1_1' to 'warpTransform_Blobck' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_1_2' to 'warpTransform_Blobdk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_1_3' to 'warpTransform_Blobek' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_1_4' to 'warpTransform_Blobfk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_1_5' to 'warpTransform_Blobgk' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_1_6' to 'warpTransform_Blobhl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_1_7' to 'warpTransform_Blobil' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_1_8' to 'warpTransform_Blobjl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_1_9' to 'warpTransform_Blobkl' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_1_10' to 'warpTransform_Blobll' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_2_1' to 'warpTransform_Blobml' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_2_2' to 'warpTransform_Blobnm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_2_3' to 'warpTransform_Blobom' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_2_4' to 'warpTransform_Blobpm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_EvC_2_5' to 'warpTransform_Blobqm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_0' to 'warpTransform_Blobrm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_1' to 'warpTransform_Blobsm' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_2' to 'warpTransform_Blobtn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_3' to 'warpTransform_Blobun' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_4' to 'warpTransform_Blobvn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_5' to 'warpTransform_Blobwn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_6' to 'warpTransform_Blobxn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_7' to 'warpTransform_Blobyn' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_8' to 'warpTransform_Blobzo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_9' to 'warpTransform_BlobAo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_1_1' to 'warpTransform_BlobBo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_1_2' to 'warpTransform_BlobCo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_1_3' to 'warpTransform_BlobDo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_1_4' to 'warpTransform_BlobEo' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_1_5' to 'warpTransform_BlobFp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_1_6' to 'warpTransform_BlobGp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_1_7' to 'warpTransform_BlobHp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_1_8' to 'warpTransform_BlobIp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_1_9' to 'warpTransform_BlobJp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_1_10' to 'warpTransform_BlobKp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_2_1' to 'warpTransform_BlobLp' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_2_2' to 'warpTransform_BlobMq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_2_3' to 'warpTransform_BlobNq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_2_4' to 'warpTransform_BlobOq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warpTransform_Block_s_store1_pt_2OdR_OdC_2_5' to 'warpTransform_BlobPq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warp_stream_accel_fadd_32ns_32ns_32_5_full_dsp_1' to 'warp_stream_accelbQq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warp_stream_accel_fsub_32ns_32ns_32_5_full_dsp_1' to 'warp_stream_accelbRq' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warp_stream_accel_fmul_32ns_32ns_32_4_max_dsp_1' to 'warp_stream_accelbSr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warp_stream_accel_fdiv_32ns_32ns_32_16_1' to 'warp_stream_accelbTr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warp_stream_accel_uitofp_32ns_32_6_1' to 'warp_stream_accelbUr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warp_stream_accel_sitofp_32ns_32_6_1' to 'warp_stream_accelbVr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warp_stream_accel_fpext_32ns_64_1_1' to 'warp_stream_accelbWr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warp_stream_accel_fcmp_32ns_32ns_1_1_1' to 'warp_stream_accelbXr' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warp_stream_accel_mux_255_8_1_1' to 'warp_stream_accelbYs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warp_stream_accel_mul_mul_23s_8ns_23_1_1' to 'warp_stream_accelbZs' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warp_stream_accel_mac_muladd_23s_8ns_16ns_23_1_1' to 'warp_stream_accelb0s' due to the length limit 20
INFO: [SYN 201-210] Renamed object name 'warp_stream_accel_mac_muladd_23s_8ns_23s_23_1_1' to 'warp_stream_accelb1s' due to the length limit 20
INFO: [RTGEN 206-100] Generating core module 'warp_stream_accelb0s': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'warp_stream_accelb1s': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'warp_stream_accelbQq': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'warp_stream_accelbRq': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'warp_stream_accelbSr': 11 instance(s).
INFO: [RTGEN 206-100] Generating core module 'warp_stream_accelbTr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'warp_stream_accelbUr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'warp_stream_accelbVr': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'warp_stream_accelbWr': 6 instance(s).
INFO: [RTGEN 206-100] Generating core module 'warp_stream_accelbXr': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'warp_stream_accelbYs': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'warp_stream_accelbZs': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'warpTransform_Block_s'.
Command       create_rtl_model done; 3.863 sec.
INFO: [HLS 200-111]  Elapsed time: 4.326 seconds; current allocated memory: 458.990 MB.
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl warpTransform_Block_ -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/systemc/warpTransform_Block_s -synmodules Block__proc AXIvideo2xfMat warpTransform_Block_.1 warpTransform_Loop_1 floor warpTransform_Block_ warpTransform_Loop_4 warpTransform xfMat2AXIvideo warp_stream_accel 
Command       gen_rtl done; 0.166 sec.
Execute       gen_rtl warpTransform_Block_ -style xilinx -f -lang vhdl -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/vhdl/warpTransform_Block_s 
Execute       gen_rtl warpTransform_Block_ -style xilinx -f -lang vlog -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/verilog/warpTransform_Block_s 
Command       gen_rtl done; 0.363 sec.
Execute       gen_tb_info warpTransform_Block_ -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_s -p C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db 
Command       gen_tb_info done; 0.522 sec.
Execute       report -model warpTransform_Block_ -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/report/warpTransform_Block_s_csynth.rpt -f 
Command       report done; 0.32 sec.
Execute       report -model warpTransform_Block_ -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/report/warpTransform_Block_s_csynth.xml -f -x 
Command       report done; 0.309 sec.
Execute       report -model warpTransform_Block_ -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_s.verbose.rpt -verbose -f 
Command       report done; 1.962 sec.
Execute       db_write -model warpTransform_Block_ -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_s.adb -f 
Command       db_write done; 1.036 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'warpTransform_Loop_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model warpTransform_Loop_4 -vendor xilinx -mg_file C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_4.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'warp_stream_accelbkb': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'warpTransform_Loop_4'.
INFO: [HLS 200-111]  Elapsed time: 7.686 seconds; current allocated memory: 461.279 MB.
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl warpTransform_Loop_4 -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/systemc/warpTransform_Loop_4 -synmodules Block__proc AXIvideo2xfMat warpTransform_Block_.1 warpTransform_Loop_1 floor warpTransform_Block_ warpTransform_Loop_4 warpTransform xfMat2AXIvideo warp_stream_accel 
Execute       gen_rtl warpTransform_Loop_4 -style xilinx -f -lang vhdl -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/vhdl/warpTransform_Loop_4 
Execute       gen_rtl warpTransform_Loop_4 -style xilinx -f -lang vlog -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/verilog/warpTransform_Loop_4 
Execute       gen_tb_info warpTransform_Loop_4 -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_4 -p C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db 
Command       gen_tb_info done; 0.154 sec.
Execute       report -model warpTransform_Loop_4 -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/report/warpTransform_Loop_4_csynth.rpt -f 
Command       report done; 0.178 sec.
Execute       report -model warpTransform_Loop_4 -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/report/warpTransform_Loop_4_csynth.xml -f -x 
Command       report done; 0.246 sec.
Execute       report -model warpTransform_Loop_4 -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_4.verbose.rpt -verbose -f 
Command       report done; 0.102 sec.
Execute       db_write -model warpTransform_Loop_4 -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_4.adb -f 
Command       db_write done; 0.393 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'warpTransform' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model warpTransform -vendor xilinx -mg_file C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'start_for_warpTransform_Loop_4_U0' to 'start_for_warpTrab2s' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'warpTransform'.
Command       create_rtl_model done; 0.257 sec.
INFO: [HLS 200-111]  Elapsed time: 1.575 seconds; current allocated memory: 461.960 MB.
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl warpTransform -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/systemc/warpTransform -synmodules Block__proc AXIvideo2xfMat warpTransform_Block_.1 warpTransform_Loop_1 floor warpTransform_Block_ warpTransform_Loop_4 warpTransform xfMat2AXIvideo warp_stream_accel 
Execute       gen_rtl warpTransform -style xilinx -f -lang vhdl -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/vhdl/warpTransform 
Execute       gen_rtl warpTransform -style xilinx -f -lang vlog -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/verilog/warpTransform 
Execute       gen_tb_info warpTransform -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform -p C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db 
Command       gen_tb_info done; 0.115 sec.
Execute       report -model warpTransform -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/report/warpTransform_csynth.rpt -f 
Command       report done; 0.205 sec.
Execute       report -model warpTransform -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/report/warpTransform_csynth.xml -f -x 
Command       report done; 0.185 sec.
Execute       report -model warpTransform -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform.verbose.rpt -verbose -f 
Command       report done; 1.215 sec.
Execute       db_write -model warpTransform -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform.adb -f 
Command       db_write done; 0.505 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'xfMat2AXIvideo' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model xfMat2AXIvideo -vendor xilinx -mg_file C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/xfMat2AXIvideo.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'xfMat2AXIvideo'.
INFO: [HLS 200-111]  Elapsed time: 2.548 seconds; current allocated memory: 463.019 MB.
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl xfMat2AXIvideo -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/systemc/xfMat2AXIvideo -synmodules Block__proc AXIvideo2xfMat warpTransform_Block_.1 warpTransform_Loop_1 floor warpTransform_Block_ warpTransform_Loop_4 warpTransform xfMat2AXIvideo warp_stream_accel 
Execute       gen_rtl xfMat2AXIvideo -style xilinx -f -lang vhdl -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/vhdl/xfMat2AXIvideo 
Execute       gen_rtl xfMat2AXIvideo -style xilinx -f -lang vlog -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/verilog/xfMat2AXIvideo 
Execute       gen_tb_info xfMat2AXIvideo -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/xfMat2AXIvideo -p C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db 
Execute       report -model xfMat2AXIvideo -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/report/xfMat2AXIvideo_csynth.rpt -f 
Execute       report -model xfMat2AXIvideo -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/report/xfMat2AXIvideo_csynth.xml -f -x 
Execute       report -model xfMat2AXIvideo -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/xfMat2AXIvideo.verbose.rpt -verbose -f 
Execute       db_write -model xfMat2AXIvideo -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/xfMat2AXIvideo.adb -f 
Command       db_write done; 0.135 sec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'warp_stream_accel' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute       get_config_rtl -prefix 
Execute       get_config_rtl -auto_prefix 
Execute       create_rtl_model warp_stream_accel -vendor xilinx -mg_file C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.compgen.tcl 
INFO: [RTGEN 206-500] Setting interface mode on port 'warp_stream_accel/p_src_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'warp_stream_accel/p_src_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'warp_stream_accel/p_src_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'warp_stream_accel/p_src_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'warp_stream_accel/p_src_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'warp_stream_accel/p_src_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'warp_stream_accel/p_src_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'warp_stream_accel/p_dst_V_data_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'warp_stream_accel/p_dst_V_keep_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'warp_stream_accel/p_dst_V_strb_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'warp_stream_accel/p_dst_V_user_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'warp_stream_accel/p_dst_V_last_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'warp_stream_accel/p_dst_V_id_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'warp_stream_accel/p_dst_V_dest_V' to 'axis' (register, both mode).
INFO: [RTGEN 206-500] Setting interface mode on port 'warp_stream_accel/R' to 'ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'warp_stream_accel' to 'ap_ctrl_hs'.
WARNING: [RTGEN 206-101] RTL name 'fifo_w12_d2_A' is changed to 'fifo_w12_d2_A_x' due to conflict.
INFO: [SYN 201-210] Renamed object name 'start_for_xfMat2AXIvideo_U0' to 'start_for_xfMat2Ab3s' due to the length limit 20
INFO: [RTGEN 206-100] Finished creating RTL model for 'warp_stream_accel'.
Command       create_rtl_model done; 0.476 sec.
INFO: [HLS 200-111]  Elapsed time: 1.014 seconds; current allocated memory: 463.759 MB.
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.rtl_wrap.cfg.tcl 
Execute       gen_rtl warp_stream_accel -istop -style xilinx -tracefl mytrace -tracefmt vcd -traceopt all -f -lang sc -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/systemc/warp_stream_accel -synmodules Block__proc AXIvideo2xfMat warpTransform_Block_.1 warpTransform_Loop_1 floor warpTransform_Block_ warpTransform_Loop_4 warpTransform xfMat2AXIvideo warp_stream_accel 
Execute       gen_rtl warp_stream_accel -istop -style xilinx -f -lang vhdl -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/vhdl/warp_stream_accel 
Execute       gen_rtl warp_stream_accel -istop -style xilinx -f -lang vlog -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/verilog/warp_stream_accel 
Execute       export_constraint_db -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.constraint.tcl -f -tool general 
Execute       report -model warp_stream_accel -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.design.xml -verbose -f -dv 
Command       report done; 0.955 sec.
Execute       report -model warp_stream_accel -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.sdaccel.xml -verbose -f -sdaccel 
Execute       gen_tb_info warp_stream_accel -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel -p C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db 
Command       gen_tb_info done; 0.295 sec.
Execute       report -model warp_stream_accel -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/report/warp_stream_accel_csynth.rpt -f 
Execute       report -model warp_stream_accel -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/syn/report/warp_stream_accel_csynth.xml -f -x 
Execute       report -model warp_stream_accel -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.verbose.rpt -verbose -f 
Command       report done; 0.891 sec.
Execute       db_write -model warp_stream_accel -o C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.adb -f 
Command       db_write done; 0.14 sec.
Execute       sc_get_clocks warp_stream_accel 
Execute       get_config_export -vivado_clock 
Execute       sc_get_portdomain warp_stream_accel 
INFO-FLOW: Model list for RTL component generation: Block__proc AXIvideo2xfMat warpTransform_Block_.1 warpTransform_Loop_1 floor warpTransform_Block_ warpTransform_Loop_4 warpTransform xfMat2AXIvideo warp_stream_accel
INFO-FLOW: Handling components in module [Block_proc] ... 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/Block_proc.compgen.tcl 
INFO-FLOW: Handling components in module [AXIvideo2xfMat] ... 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/AXIvideo2xfMat.compgen.tcl 
INFO-FLOW: Handling components in module [warpTransform_Block_1] ... 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_1.compgen.tcl 
INFO-FLOW: Handling components in module [warpTransform_Loop_1] ... 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_1.compgen.tcl 
INFO-FLOW: Found component warp_stream_accelbkb.
INFO-FLOW: Append model warp_stream_accelbkb
INFO-FLOW: Handling components in module [floor] ... 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/floor.compgen.tcl 
INFO-FLOW: Found component floor_mask_table1.
INFO-FLOW: Append model floor_mask_table1
INFO-FLOW: Handling components in module [warpTransform_Block_s] ... 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_s.compgen.tcl 
INFO-FLOW: Found component warp_stream_accelbQq.
INFO-FLOW: Append model warp_stream_accelbQq
INFO-FLOW: Found component warp_stream_accelbRq.
INFO-FLOW: Append model warp_stream_accelbRq
INFO-FLOW: Found component warp_stream_accelbSr.
INFO-FLOW: Append model warp_stream_accelbSr
INFO-FLOW: Found component warp_stream_accelbTr.
INFO-FLOW: Append model warp_stream_accelbTr
INFO-FLOW: Found component warp_stream_accelbUr.
INFO-FLOW: Append model warp_stream_accelbUr
INFO-FLOW: Found component warp_stream_accelbVr.
INFO-FLOW: Append model warp_stream_accelbVr
INFO-FLOW: Found component warp_stream_accelbWr.
INFO-FLOW: Append model warp_stream_accelbWr
INFO-FLOW: Found component warp_stream_accelbXr.
INFO-FLOW: Append model warp_stream_accelbXr
INFO-FLOW: Found component warp_stream_accelbYs.
INFO-FLOW: Append model warp_stream_accelbYs
INFO-FLOW: Found component warp_stream_accelbZs.
INFO-FLOW: Append model warp_stream_accelbZs
INFO-FLOW: Found component warp_stream_accelb0s.
INFO-FLOW: Append model warp_stream_accelb0s
INFO-FLOW: Found component warp_stream_accelb1s.
INFO-FLOW: Append model warp_stream_accelb1s
INFO-FLOW: Found component warpTransform_Blocud.
INFO-FLOW: Append model warpTransform_Blocud
INFO-FLOW: Found component warpTransform_BlodEe.
INFO-FLOW: Append model warpTransform_BlodEe
INFO-FLOW: Found component warpTransform_BloeOg.
INFO-FLOW: Append model warpTransform_BloeOg
INFO-FLOW: Handling components in module [warpTransform_Loop_4] ... 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_4.compgen.tcl 
INFO-FLOW: Handling components in module [warpTransform] ... 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform.compgen.tcl 
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w12_d4_A.
INFO-FLOW: Append model fifo_w12_d4_A
INFO-FLOW: Found component fifo_w12_d4_A.
INFO-FLOW: Append model fifo_w12_d4_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w12_d2_A.
INFO-FLOW: Append model fifo_w12_d2_A
INFO-FLOW: Found component fifo_w8_d2_A.
INFO-FLOW: Append model fifo_w8_d2_A
INFO-FLOW: Found component start_for_warpTrab2s.
INFO-FLOW: Append model start_for_warpTrab2s
INFO-FLOW: Handling components in module [xfMat2AXIvideo] ... 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/xfMat2AXIvideo.compgen.tcl 
INFO-FLOW: Handling components in module [warp_stream_accel] ... 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.compgen.tcl 
INFO-FLOW: Found component fifo_w12_d2_A_x.
INFO-FLOW: Append model fifo_w12_d2_A_x
INFO-FLOW: Found component fifo_w12_d2_A_x.
INFO-FLOW: Append model fifo_w12_d2_A_x
INFO-FLOW: Found component fifo_w12_d3_A.
INFO-FLOW: Append model fifo_w12_d3_A
INFO-FLOW: Found component fifo_w12_d3_A.
INFO-FLOW: Append model fifo_w12_d3_A
INFO-FLOW: Found component fifo_w8_d1_A.
INFO-FLOW: Append model fifo_w8_d1_A
INFO-FLOW: Found component fifo_w12_d2_A_x.
INFO-FLOW: Append model fifo_w12_d2_A_x
INFO-FLOW: Found component fifo_w12_d2_A_x.
INFO-FLOW: Append model fifo_w12_d2_A_x
INFO-FLOW: Found component fifo_w8_d1_A.
INFO-FLOW: Append model fifo_w8_d1_A
INFO-FLOW: Found component fifo_w12_d2_A_x.
INFO-FLOW: Append model fifo_w12_d2_A_x
INFO-FLOW: Found component fifo_w12_d2_A_x.
INFO-FLOW: Append model fifo_w12_d2_A_x
INFO-FLOW: Found component start_for_xfMat2Ab3s.
INFO-FLOW: Append model start_for_xfMat2Ab3s
INFO-FLOW: Append model Block_proc
INFO-FLOW: Append model AXIvideo2xfMat
INFO-FLOW: Append model warpTransform_Block_1
INFO-FLOW: Append model warpTransform_Loop_1
INFO-FLOW: Append model floor
INFO-FLOW: Append model warpTransform_Block_s
INFO-FLOW: Append model warpTransform_Loop_4
INFO-FLOW: Append model warpTransform
INFO-FLOW: Append model xfMat2AXIvideo
INFO-FLOW: Append model warp_stream_accel
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: warp_stream_accelbkb floor_mask_table1 warp_stream_accelbQq warp_stream_accelbRq warp_stream_accelbSr warp_stream_accelbTr warp_stream_accelbUr warp_stream_accelbVr warp_stream_accelbWr warp_stream_accelbXr warp_stream_accelbYs warp_stream_accelbZs warp_stream_accelb0s warp_stream_accelb1s warpTransform_Blocud warpTransform_BlodEe warpTransform_BloeOg fifo_w12_d2_A fifo_w12_d2_A fifo_w12_d4_A fifo_w12_d4_A fifo_w8_d2_A fifo_w12_d2_A fifo_w12_d2_A fifo_w8_d2_A start_for_warpTrab2s fifo_w12_d2_A_x fifo_w12_d2_A_x fifo_w12_d3_A fifo_w12_d3_A fifo_w8_d1_A fifo_w12_d2_A_x fifo_w12_d2_A_x fifo_w8_d1_A fifo_w12_d2_A_x fifo_w12_d2_A_x start_for_xfMat2Ab3s Block_proc AXIvideo2xfMat warpTransform_Block_1 warpTransform_Loop_1 floor warpTransform_Block_s warpTransform_Loop_4 warpTransform xfMat2AXIvideo warp_stream_accel
INFO-FLOW: To file: write model warp_stream_accelbkb
INFO-FLOW: To file: write model floor_mask_table1
INFO-FLOW: To file: write model warp_stream_accelbQq
INFO-FLOW: To file: write model warp_stream_accelbRq
INFO-FLOW: To file: write model warp_stream_accelbSr
INFO-FLOW: To file: write model warp_stream_accelbTr
INFO-FLOW: To file: write model warp_stream_accelbUr
INFO-FLOW: To file: write model warp_stream_accelbVr
INFO-FLOW: To file: write model warp_stream_accelbWr
INFO-FLOW: To file: write model warp_stream_accelbXr
INFO-FLOW: To file: write model warp_stream_accelbYs
INFO-FLOW: To file: write model warp_stream_accelbZs
INFO-FLOW: To file: write model warp_stream_accelb0s
INFO-FLOW: To file: write model warp_stream_accelb1s
INFO-FLOW: To file: write model warpTransform_Blocud
INFO-FLOW: To file: write model warpTransform_BlodEe
INFO-FLOW: To file: write model warpTransform_BloeOg
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w12_d4_A
INFO-FLOW: To file: write model fifo_w12_d4_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w12_d2_A
INFO-FLOW: To file: write model fifo_w8_d2_A
INFO-FLOW: To file: write model start_for_warpTrab2s
INFO-FLOW: To file: write model fifo_w12_d2_A_x
INFO-FLOW: To file: write model fifo_w12_d2_A_x
INFO-FLOW: To file: write model fifo_w12_d3_A
INFO-FLOW: To file: write model fifo_w12_d3_A
INFO-FLOW: To file: write model fifo_w8_d1_A
INFO-FLOW: To file: write model fifo_w12_d2_A_x
INFO-FLOW: To file: write model fifo_w12_d2_A_x
INFO-FLOW: To file: write model fifo_w8_d1_A
INFO-FLOW: To file: write model fifo_w12_d2_A_x
INFO-FLOW: To file: write model fifo_w12_d2_A_x
INFO-FLOW: To file: write model start_for_xfMat2Ab3s
INFO-FLOW: To file: write model Block_proc
INFO-FLOW: To file: write model AXIvideo2xfMat
INFO-FLOW: To file: write model warpTransform_Block_1
INFO-FLOW: To file: write model warpTransform_Loop_1
INFO-FLOW: To file: write model floor
INFO-FLOW: To file: write model warpTransform_Block_s
INFO-FLOW: To file: write model warpTransform_Loop_4
INFO-FLOW: To file: write model warpTransform
INFO-FLOW: To file: write model xfMat2AXIvideo
INFO-FLOW: To file: write model warp_stream_accel
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:CMD: auto_generate_csynth_design
INFO-FLOW: DBG:CMD:     auto_generate --sim-model -phase csynth_design -d C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.157 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.16 sec.
Command       ap_source done; 0.16 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:   using AESL_AUTOCG::g_clock_period=10.000 (was NA)
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=1 export=0 expOnly=0 dstVlogDir=syn/verilog
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/AXIvideo2xfMat.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_1.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_1.compgen.tcl 
Command       ap_source done; 0.127 sec.
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/floor.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'floor_mask_table1_rom' using auto ROMs.
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_s.compgen.tcl 
INFO: [RTMG 210-279] Implementing memory 'warpTransform_Blocud_rom' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'warpTransform_BlodEe_rom' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'warpTransform_BloeOg_ram (RAM_T2P_BRAM)' using block RAMs.
Command       ap_source done; 3.559 sec.
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_4.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'p_src_mat_cols_load33_1_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_mat_rows_c_i_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_mat_rows_c_i_U(fifo_w12_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_dst_mat_cols_c_i_U(fifo_w12_d4_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'in_stream_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_mat_cols_load33_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_src_mat_rows_load_U(fifo_w12_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'out_stream_V_V_U(fifo_w8_d2_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_warpTrab2s_U(start_for_warpTrab2s)' using Shift Registers.
Command       ap_source done; 0.649 sec.
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/xfMat2AXIvideo.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.compgen.tcl 
INFO: [RTMG 210-285] Implementing FIFO 'imgInput1_rows_c_U(fifo_w12_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput1_cols_c_U(fifo_w12_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput1_rows_c_U(fifo_w12_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput1_cols_c_U(fifo_w12_d3_A)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput1_rows_c4_U(fifo_w12_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgInput1_cols_c5_U(fifo_w12_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput1_rows_c6_U(fifo_w12_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'imgOutput1_cols_c7_U(fifo_w12_d2_A_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_xfMat2Ab3s_U(start_for_xfMat2Ab3s)' using Shift Registers.
Command       ap_source done; 0.868 sec.
INFO-FLOW: DBG:CMD:     auto_generate -export -impltomg_flag -rtl both -tool Vivado -pcore_version 1.00.a -phase csynth_design -d C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/global.setting.tcl 
INFO-FLOW: DBG:CMD: read_platform_lib C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/global.setting.tcl
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/common.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/APCoreGen.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/op_simcore.gen 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/generic/autopilot/interface.gen 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/virtex.gen 
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/plb46.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/fsl.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/axi4.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/nativeAXI4.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/saxilite.gen 
Execute               source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/maxi.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/dds_compiler.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/util.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfft.gen 
Execute             source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/ip/xfir.gen 
Command           ap_source done; 0.136 sec.
Execute           source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/dsp48.gen 
Command         ap_source done; 0.139 sec.
Command       ap_source done; 0.139 sec.
Execute       source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/zynq/zynq_fpv6.gen 
Execute         source C:/Xilinx/Vivado/2018.3/common/technology/xilinx/common/xilinx_fpv6.gen 
INFO-FLOW: DBG:CMD:       initCTypeInfo top_module=warp_stream_accel xml_exists=0
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.rtl_wrap.cfg.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.tbgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       export_impl_rtl
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.verilog
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/AXIvideo2xfMat.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_1.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_1.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/floor.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_s.compgen.tcl 
Command       ap_source done; 0.347 sec.
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_4.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/xfMat2AXIvideo.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.compgen.tcl 
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=1 expOnly=1 dstVlogDir=impl/.pcores/verilog
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/AXIvideo2xfMat.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_1.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_1.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/floor.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_s.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_4.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/xfMat2AXIvideo.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.compgen.tcl 
Execute         source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.tbgen.tcl 
Command       ap_source done; 0.174 sec.
INFO-FLOW: DBG:CMD:       generate_ip_cores sim=0 export=0 expOnly=0 dstVlogDir=impl/.pcores/verilog_sim
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/Block_proc.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/AXIvideo2xfMat.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_1.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_1.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/floor.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Block_s.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform_Loop_4.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warpTransform.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/xfMat2AXIvideo.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.compgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.constraint.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.tbgen.tcl 
INFO-FLOW: DBG:CMD:       hasPcoreIpAdapter=false #gSsdmPorts=32
INFO-FLOW: DBG:CMD: Skipping loadAnalyze_DB, #g_database=15
INFO-FLOW: DBG:CMD:       generate_json is_phase_csynth=1 g_has_adaptors=false generate_bd_files=1 #modelList=47 #gSsdmPorts=32
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.tbgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.tbgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.tbgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.tbgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.tbgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.tbgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.tbgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.tbgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.tbgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.tbgen.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/global.setting.tcl 
Execute       get_config_sdx -target 
Execute       get_config_export -xo 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/warp_stream_accel.constraint.tcl 
Execute       sc_get_clocks warp_stream_accel 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/global.setting.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/impl/misc/warp_stream_accel_ap_fadd_3_full_dsp_32_ip.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/impl/misc/warp_stream_accel_ap_fcmp_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/impl/misc/warp_stream_accel_ap_fdiv_14_no_dsp_32_ip.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/impl/misc/warp_stream_accel_ap_fmul_2_max_dsp_32_ip.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/impl/misc/warp_stream_accel_ap_fpext_0_no_dsp_32_ip.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/impl/misc/warp_stream_accel_ap_fsub_3_full_dsp_32_ip.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/impl/misc/warp_stream_accel_ap_sitofp_4_no_dsp_32_ip.tcl 
Execute       source C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/impl/misc/warp_stream_accel_ap_uitofp_4_no_dsp_32_ip.tcl 
Execute       get_config_sdx -target 
Execute       get_config_sdx -profile 
Execute       ::config_rtl 
INFO-FLOW: DBG:CMD: add_json_sdx_info kernel file does not exist: C:/Users/ASUS/AppData/Roaming/Xilinx/Vivado/warpPerpective/FullHD_solution/.autopilot/db/kernel.internal.xml
INFO-FLOW: DBG:CMD:       delete-temp-dirs (skipped for debug)
INFO: [HLS 200-111] Finished generating all RTL models Time (s): cpu = 00:00:36 ; elapsed = 00:01:34 . Memory (MB): peak = 559.234 ; gain = 474.574
INFO: [SYSC 207-301] Generating SystemC RTL for warp_stream_accel.
INFO: [VHDL 208-304] Generating VHDL RTL for warp_stream_accel.
INFO: [VLOG 209-307] Generating Verilog RTL for warp_stream_accel.
Command     autosyn done; 53.063 sec.
Execute     get_part 
Execute     get_config_export -sdx_tcl 
Command   csynth_design done; 92.588 sec.
Command ap_source done; 93.1 sec.
Execute cleanup_all 
Command cleanup_all done; 0.188 sec.
