// Seed: 2976752769
module module_0 (
    input tri0 id_0,
    input wire id_1,
    output wire id_2,
    input supply0 id_3,
    input supply1 id_4,
    output tri0 id_5,
    input tri0 id_6,
    input tri1 id_7,
    input supply1 id_8,
    input wor id_9,
    output wand id_10,
    input supply0 id_11,
    input wand id_12
);
  logic id_14;
  assign module_1._id_0 = 0;
endmodule
module module_1 #(
    parameter id_0 = 32'd5,
    parameter id_1 = 32'd66
) (
    input tri0 _id_0,
    output supply0 _id_1,
    input tri0 id_2,
    input supply0 id_3,
    inout supply1 id_4
);
  logic [-1 : id_0  ==  id_1] id_6 = -1'b0;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_4,
      id_3,
      id_4,
      id_2,
      id_4,
      id_3,
      id_3
  );
endmodule
