

================================================================
== Vivado HLS Report for 'KeyExpansion'
================================================================
* Date:           Fri May 15 12:11:25 2020

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        VLSI_Project
* Solution:       solution1
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 8.239 ns |   1.25 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+----------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline |
    |   min   |   max   |    min   |    max   | min | max |   Type   |
    +---------+---------+----------+----------+-----+-----+----------+
    |       23|       23| 0.230 us | 0.230 us |   22|   22| function |
    +---------+---------+----------+----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 22, depth = 24


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 24
* Pipeline : 1
  Pipeline-0 : II = 22, D = 24, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 20 
20 --> 21 
21 --> 22 
22 --> 23 
23 --> 24 
24 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.42>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%Key_0_addr = getelementptr [4 x i8]* %Key_0, i64 0, i64 0" [aes.c:166]   --->   Operation 25 'getelementptr' 'Key_0_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [2/2] (1.42ns)   --->   "%Key_0_load = load i8* %Key_0_addr, align 1" [aes.c:166]   --->   Operation 26 'load' 'Key_0_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%Key_1_addr = getelementptr [4 x i8]* %Key_1, i64 0, i64 0" [aes.c:167]   --->   Operation 27 'getelementptr' 'Key_1_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.42ns)   --->   "%Key_1_load = load i8* %Key_1_addr, align 1" [aes.c:167]   --->   Operation 28 'load' 'Key_1_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%Key_2_addr = getelementptr [4 x i8]* %Key_2, i64 0, i64 0" [aes.c:168]   --->   Operation 29 'getelementptr' 'Key_2_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.42ns)   --->   "%Key_2_load = load i8* %Key_2_addr, align 1" [aes.c:168]   --->   Operation 30 'load' 'Key_2_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%Key_3_addr = getelementptr [4 x i8]* %Key_3, i64 0, i64 0" [aes.c:169]   --->   Operation 31 'getelementptr' 'Key_3_addr' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [2/2] (1.42ns)   --->   "%Key_3_load = load i8* %Key_3_addr, align 1" [aes.c:169]   --->   Operation 32 'load' 'Key_3_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%Key_0_addr_3 = getelementptr [4 x i8]* %Key_0, i64 0, i64 3" [aes.c:166]   --->   Operation 33 'getelementptr' 'Key_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [2/2] (1.42ns)   --->   "%Key_0_load_3 = load i8* %Key_0_addr_3, align 1" [aes.c:166]   --->   Operation 34 'load' 'Key_0_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%Key_1_addr_3 = getelementptr [4 x i8]* %Key_1, i64 0, i64 3" [aes.c:167]   --->   Operation 35 'getelementptr' 'Key_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [2/2] (1.42ns)   --->   "%Key_1_load_3 = load i8* %Key_1_addr_3, align 1" [aes.c:167]   --->   Operation 36 'load' 'Key_1_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%Key_2_addr_3 = getelementptr [4 x i8]* %Key_2, i64 0, i64 3" [aes.c:168]   --->   Operation 37 'getelementptr' 'Key_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [2/2] (1.42ns)   --->   "%Key_2_load_3 = load i8* %Key_2_addr_3, align 1" [aes.c:168]   --->   Operation 38 'load' 'Key_2_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%Key_3_addr_3 = getelementptr [4 x i8]* %Key_3, i64 0, i64 3" [aes.c:169]   --->   Operation 39 'getelementptr' 'Key_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [2/2] (1.42ns)   --->   "%Key_3_load_3 = load i8* %Key_3_addr_3, align 1" [aes.c:169]   --->   Operation 40 'load' 'Key_3_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>

State 2 <SV = 1> <Delay = 4.08>
ST_2 : Operation 41 [1/2] (1.42ns)   --->   "%Key_0_load = load i8* %Key_0_addr, align 1" [aes.c:166]   --->   Operation 41 'load' 'Key_0_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_2 : Operation 42 [1/2] (1.42ns)   --->   "%Key_1_load = load i8* %Key_1_addr, align 1" [aes.c:167]   --->   Operation 42 'load' 'Key_1_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_2 : Operation 43 [1/2] (1.42ns)   --->   "%Key_2_load = load i8* %Key_2_addr, align 1" [aes.c:168]   --->   Operation 43 'load' 'Key_2_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_2 : Operation 44 [1/2] (1.42ns)   --->   "%Key_3_load = load i8* %Key_3_addr, align 1" [aes.c:169]   --->   Operation 44 'load' 'Key_3_load' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%Key_0_addr_1 = getelementptr [4 x i8]* %Key_0, i64 0, i64 1" [aes.c:166]   --->   Operation 45 'getelementptr' 'Key_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (1.42ns)   --->   "%Key_0_load_1 = load i8* %Key_0_addr_1, align 1" [aes.c:166]   --->   Operation 46 'load' 'Key_0_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%Key_1_addr_1 = getelementptr [4 x i8]* %Key_1, i64 0, i64 1" [aes.c:167]   --->   Operation 47 'getelementptr' 'Key_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 48 [2/2] (1.42ns)   --->   "%Key_1_load_1 = load i8* %Key_1_addr_1, align 1" [aes.c:167]   --->   Operation 48 'load' 'Key_1_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%Key_2_addr_1 = getelementptr [4 x i8]* %Key_2, i64 0, i64 1" [aes.c:168]   --->   Operation 49 'getelementptr' 'Key_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 50 [2/2] (1.42ns)   --->   "%Key_2_load_1 = load i8* %Key_2_addr_1, align 1" [aes.c:168]   --->   Operation 50 'load' 'Key_2_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "%Key_3_addr_1 = getelementptr [4 x i8]* %Key_3, i64 0, i64 1" [aes.c:169]   --->   Operation 51 'getelementptr' 'Key_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 52 [2/2] (1.42ns)   --->   "%Key_3_load_1 = load i8* %Key_3_addr_1, align 1" [aes.c:169]   --->   Operation 52 'load' 'Key_3_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_2 : Operation 53 [1/1] (0.00ns)   --->   "%Key_0_addr_2 = getelementptr [4 x i8]* %Key_0, i64 0, i64 2" [aes.c:166]   --->   Operation 53 'getelementptr' 'Key_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 54 [2/2] (1.42ns)   --->   "%Key_0_load_2 = load i8* %Key_0_addr_2, align 1" [aes.c:166]   --->   Operation 54 'load' 'Key_0_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%Key_1_addr_2 = getelementptr [4 x i8]* %Key_1, i64 0, i64 2" [aes.c:167]   --->   Operation 55 'getelementptr' 'Key_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 56 [2/2] (1.42ns)   --->   "%Key_1_load_2 = load i8* %Key_1_addr_2, align 1" [aes.c:167]   --->   Operation 56 'load' 'Key_1_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_2 : Operation 57 [1/1] (0.00ns)   --->   "%Key_2_addr_2 = getelementptr [4 x i8]* %Key_2, i64 0, i64 2" [aes.c:168]   --->   Operation 57 'getelementptr' 'Key_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 58 [2/2] (1.42ns)   --->   "%Key_2_load_2 = load i8* %Key_2_addr_2, align 1" [aes.c:168]   --->   Operation 58 'load' 'Key_2_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_2 : Operation 59 [1/1] (0.00ns)   --->   "%Key_3_addr_2 = getelementptr [4 x i8]* %Key_3, i64 0, i64 2" [aes.c:169]   --->   Operation 59 'getelementptr' 'Key_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 60 [2/2] (1.42ns)   --->   "%Key_3_load_2 = load i8* %Key_3_addr_2, align 1" [aes.c:169]   --->   Operation 60 'load' 'Key_3_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_2 : Operation 61 [1/2] (1.42ns)   --->   "%Key_0_load_3 = load i8* %Key_0_addr_3, align 1" [aes.c:166]   --->   Operation 61 'load' 'Key_0_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_2 : Operation 62 [1/2] (1.42ns)   --->   "%Key_1_load_3 = load i8* %Key_1_addr_3, align 1" [aes.c:167]   --->   Operation 62 'load' 'Key_1_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_2 : Operation 63 [1/2] (1.42ns)   --->   "%Key_2_load_3 = load i8* %Key_2_addr_3, align 1" [aes.c:168]   --->   Operation 63 'load' 'Key_2_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_2 : Operation 64 [1/2] (1.42ns)   --->   "%Key_3_load_3 = load i8* %Key_3_addr_3, align 1" [aes.c:169]   --->   Operation 64 'load' 'Key_3_load_3' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_2 : Operation 65 [1/1] (0.00ns)   --->   "%lshr_ln = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %Key_1_load_3, i32 2, i32 7)" [aes.c:202]   --->   Operation 65 'partselect' 'lshr_ln' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 66 [1/1] (0.00ns)   --->   "%zext_ln202 = zext i6 %lshr_ln to i64" [aes.c:202]   --->   Operation 66 'zext' 'zext_ln202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 67 [1/1] (0.00ns)   --->   "%sbox_addr = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln202" [aes.c:202]   --->   Operation 67 'getelementptr' 'sbox_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 68 [2/2] (2.66ns)   --->   "%sbox_load = load i32* %sbox_addr, align 4" [aes.c:202]   --->   Operation 68 'load' 'sbox_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 69 [1/1] (0.00ns)   --->   "%empty = trunc i8 %Key_1_load_3 to i2" [aes.c:167]   --->   Operation 69 'trunc' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 70 [1/1] (0.00ns)   --->   "%lshr_ln1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %Key_2_load_3, i32 2, i32 7)" [aes.c:203]   --->   Operation 70 'partselect' 'lshr_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 71 [1/1] (0.00ns)   --->   "%empty_11 = trunc i8 %Key_2_load_3 to i2" [aes.c:168]   --->   Operation 71 'trunc' 'empty_11' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 72 [1/1] (0.00ns)   --->   "%lshr_ln2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %Key_3_load_3, i32 2, i32 7)" [aes.c:204]   --->   Operation 72 'partselect' 'lshr_ln2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 73 [1/1] (0.00ns)   --->   "%empty_13 = trunc i8 %Key_3_load_3 to i2" [aes.c:169]   --->   Operation 73 'trunc' 'empty_13' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 74 [1/1] (0.00ns)   --->   "%lshr_ln3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %Key_0_load_3, i32 2, i32 7)" [aes.c:205]   --->   Operation 74 'partselect' 'lshr_ln3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 75 [1/1] (0.00ns)   --->   "%zext_ln205 = zext i6 %lshr_ln3 to i64" [aes.c:205]   --->   Operation 75 'zext' 'zext_ln205' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 76 [1/1] (0.00ns)   --->   "%sbox_addr_3 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205" [aes.c:205]   --->   Operation 76 'getelementptr' 'sbox_addr_3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 77 [2/2] (2.66ns)   --->   "%sbox_load_3 = load i32* %sbox_addr_3, align 4" [aes.c:205]   --->   Operation 77 'load' 'sbox_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_2 : Operation 78 [1/1] (0.00ns)   --->   "%empty_15 = trunc i8 %Key_0_load_3 to i2" [aes.c:166]   --->   Operation 78 'trunc' 'empty_15' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 79 [1/1] (0.00ns)   --->   "%trunc_ln225 = trunc i8 %Key_1_load to i2" [aes.c:225]   --->   Operation 79 'trunc' 'trunc_ln225' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 80 [1/1] (0.00ns)   --->   "%trunc_ln226 = trunc i8 %Key_2_load to i2" [aes.c:226]   --->   Operation 80 'trunc' 'trunc_ln226' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln227 = trunc i8 %Key_3_load to i2" [aes.c:227]   --->   Operation 81 'trunc' 'trunc_ln227' <Predicate = true> <Delay = 0.00>

State 3 <SV = 2> <Delay = 8.15>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%RoundKey_0_addr = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 0" [aes.c:166]   --->   Operation 82 'getelementptr' 'RoundKey_0_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (1.42ns)   --->   "store i8 %Key_0_load, i8* %RoundKey_0_addr, align 1" [aes.c:166]   --->   Operation 83 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%RoundKey_1_addr = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 0" [aes.c:167]   --->   Operation 84 'getelementptr' 'RoundKey_1_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (1.42ns)   --->   "store i8 %Key_1_load, i8* %RoundKey_1_addr, align 1" [aes.c:167]   --->   Operation 85 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%RoundKey_2_addr = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 0" [aes.c:168]   --->   Operation 86 'getelementptr' 'RoundKey_2_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.42ns)   --->   "store i8 %Key_2_load, i8* %RoundKey_2_addr, align 1" [aes.c:168]   --->   Operation 87 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%RoundKey_3_addr = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 0" [aes.c:169]   --->   Operation 88 'getelementptr' 'RoundKey_3_addr' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.42ns)   --->   "store i8 %Key_3_load, i8* %RoundKey_3_addr, align 1" [aes.c:169]   --->   Operation 89 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 90 [1/2] (1.42ns)   --->   "%Key_0_load_1 = load i8* %Key_0_addr_1, align 1" [aes.c:166]   --->   Operation 90 'load' 'Key_0_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 91 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_1 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 1" [aes.c:166]   --->   Operation 91 'getelementptr' 'RoundKey_0_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 92 [1/1] (1.42ns)   --->   "store i8 %Key_0_load_1, i8* %RoundKey_0_addr_1, align 1" [aes.c:166]   --->   Operation 92 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 93 [1/2] (1.42ns)   --->   "%Key_1_load_1 = load i8* %Key_1_addr_1, align 1" [aes.c:167]   --->   Operation 93 'load' 'Key_1_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_1 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 1" [aes.c:167]   --->   Operation 94 'getelementptr' 'RoundKey_1_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.42ns)   --->   "store i8 %Key_1_load_1, i8* %RoundKey_1_addr_1, align 1" [aes.c:167]   --->   Operation 95 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 96 [1/2] (1.42ns)   --->   "%Key_2_load_1 = load i8* %Key_2_addr_1, align 1" [aes.c:168]   --->   Operation 96 'load' 'Key_2_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_1 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 1" [aes.c:168]   --->   Operation 97 'getelementptr' 'RoundKey_2_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (1.42ns)   --->   "store i8 %Key_2_load_1, i8* %RoundKey_2_addr_1, align 1" [aes.c:168]   --->   Operation 98 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 99 [1/2] (1.42ns)   --->   "%Key_3_load_1 = load i8* %Key_3_addr_1, align 1" [aes.c:169]   --->   Operation 99 'load' 'Key_3_load_1' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_1 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 1" [aes.c:169]   --->   Operation 100 'getelementptr' 'RoundKey_3_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.42ns)   --->   "store i8 %Key_3_load_1, i8* %RoundKey_3_addr_1, align 1" [aes.c:169]   --->   Operation 101 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 102 [1/2] (1.42ns)   --->   "%Key_0_load_2 = load i8* %Key_0_addr_2, align 1" [aes.c:166]   --->   Operation 102 'load' 'Key_0_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 103 [1/2] (1.42ns)   --->   "%Key_1_load_2 = load i8* %Key_1_addr_2, align 1" [aes.c:167]   --->   Operation 103 'load' 'Key_1_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 104 [1/2] (1.42ns)   --->   "%Key_2_load_2 = load i8* %Key_2_addr_2, align 1" [aes.c:168]   --->   Operation 104 'load' 'Key_2_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 105 [1/2] (1.42ns)   --->   "%Key_3_load_2 = load i8* %Key_3_addr_2, align 1" [aes.c:169]   --->   Operation 105 'load' 'Key_3_load_2' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_3 : Operation 106 [1/2] (2.66ns)   --->   "%sbox_load = load i32* %sbox_addr, align 4" [aes.c:202]   --->   Operation 106 'load' 'sbox_load' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %empty, i3 0)" [aes.c:167]   --->   Operation 107 'bitconcatenate' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 108 [1/1] (0.00ns)   --->   "%empty_10 = or i5 %tmp_s, 7" [aes.c:167]   --->   Operation 108 'or' 'empty_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 109 [1/1] (1.12ns)   --->   "%icmp_ln202 = icmp ugt i5 %tmp_s, %empty_10" [aes.c:202]   --->   Operation 109 'icmp' 'icmp_ln202' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 110 [1/1] (0.00ns)   --->   "%zext_ln202_10 = zext i5 %tmp_s to i6" [aes.c:202]   --->   Operation 110 'zext' 'zext_ln202_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 111 [1/1] (0.00ns)   --->   "%zext_ln202_11 = zext i5 %empty_10 to i6" [aes.c:202]   --->   Operation 111 'zext' 'zext_ln202_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 112 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202)   --->   "%tmp = call i32 @llvm.part.select.i32(i32 %sbox_load, i32 31, i32 0)" [aes.c:202]   --->   Operation 112 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 113 [1/1] (1.36ns)   --->   "%sub_ln202 = sub i6 %zext_ln202_10, %zext_ln202_11" [aes.c:202]   --->   Operation 113 'sub' 'sub_ln202' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 114 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202)   --->   "%xor_ln202_5 = xor i6 %zext_ln202_10, 31" [aes.c:202]   --->   Operation 114 'xor' 'xor_ln202_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 115 [1/1] (1.36ns)   --->   "%sub_ln202_1 = sub i6 %zext_ln202_11, %zext_ln202_10" [aes.c:202]   --->   Operation 115 'sub' 'sub_ln202_1' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node sub_ln202_2)   --->   "%select_ln202 = select i1 %icmp_ln202, i6 %sub_ln202, i6 %sub_ln202_1" [aes.c:202]   --->   Operation 116 'select' 'select_ln202' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 117 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202)   --->   "%select_ln202_1 = select i1 %icmp_ln202, i32 %tmp, i32 %sbox_load" [aes.c:202]   --->   Operation 117 'select' 'select_ln202_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 118 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202)   --->   "%select_ln202_2 = select i1 %icmp_ln202, i6 %xor_ln202_5, i6 %zext_ln202_10" [aes.c:202]   --->   Operation 118 'select' 'select_ln202_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 119 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln202_2 = sub i6 31, %select_ln202" [aes.c:202]   --->   Operation 119 'sub' 'sub_ln202_2' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 120 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202)   --->   "%zext_ln202_12 = zext i6 %select_ln202_2 to i32" [aes.c:202]   --->   Operation 120 'zext' 'zext_ln202_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 121 [1/1] (0.00ns) (grouped into LUT with out node and_ln202)   --->   "%zext_ln202_13 = zext i6 %sub_ln202_2 to i32" [aes.c:202]   --->   Operation 121 'zext' 'zext_ln202_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 122 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln202 = lshr i32 %select_ln202_1, %zext_ln202_12" [aes.c:202]   --->   Operation 122 'lshr' 'lshr_ln202' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 123 [1/1] (0.00ns) (grouped into LUT with out node and_ln202)   --->   "%lshr_ln202_10 = lshr i32 -1, %zext_ln202_13" [aes.c:202]   --->   Operation 123 'lshr' 'lshr_ln202_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 124 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln202 = and i32 %lshr_ln202, %lshr_ln202_10" [aes.c:202]   --->   Operation 124 'and' 'and_ln202' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln224)   --->   "%trunc_ln202 = trunc i32 %and_ln202 to i8" [aes.c:202]   --->   Operation 125 'trunc' 'trunc_ln202' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%zext_ln203 = zext i6 %lshr_ln1 to i64" [aes.c:203]   --->   Operation 126 'zext' 'zext_ln203' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%sbox_addr_1 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln203" [aes.c:203]   --->   Operation 127 'getelementptr' 'sbox_addr_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [2/2] (2.66ns)   --->   "%sbox_load_1 = load i32* %sbox_addr_1, align 4" [aes.c:203]   --->   Operation 128 'load' 'sbox_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln204 = zext i6 %lshr_ln2 to i64" [aes.c:204]   --->   Operation 129 'zext' 'zext_ln204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 130 [1/1] (0.00ns)   --->   "%sbox_addr_2 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln204" [aes.c:204]   --->   Operation 130 'getelementptr' 'sbox_addr_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 131 [2/2] (2.66ns)   --->   "%sbox_load_2 = load i32* %sbox_addr_2, align 4" [aes.c:204]   --->   Operation 131 'load' 'sbox_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 132 [1/2] (2.66ns)   --->   "%sbox_load_3 = load i32* %sbox_addr_3, align 4" [aes.c:205]   --->   Operation 132 'load' 'sbox_load_3' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_3 : Operation 133 [1/1] (0.00ns)   --->   "%tmp_5 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %empty_15, i3 0)" [aes.c:166]   --->   Operation 133 'bitconcatenate' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%empty_16 = or i5 %tmp_5, 7" [aes.c:166]   --->   Operation 134 'or' 'empty_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (1.12ns)   --->   "%icmp_ln205 = icmp ugt i5 %tmp_5, %empty_16" [aes.c:205]   --->   Operation 135 'icmp' 'icmp_ln205' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%zext_ln205_10 = zext i5 %tmp_5 to i6" [aes.c:205]   --->   Operation 136 'zext' 'zext_ln205_10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%zext_ln205_11 = zext i5 %empty_16 to i6" [aes.c:205]   --->   Operation 137 'zext' 'zext_ln205_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205)   --->   "%tmp_6 = call i32 @llvm.part.select.i32(i32 %sbox_load_3, i32 31, i32 0)" [aes.c:205]   --->   Operation 138 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 139 [1/1] (1.36ns)   --->   "%sub_ln205 = sub i6 %zext_ln205_10, %zext_ln205_11" [aes.c:205]   --->   Operation 139 'sub' 'sub_ln205' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 140 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205)   --->   "%xor_ln205_6 = xor i6 %zext_ln205_10, 31" [aes.c:205]   --->   Operation 140 'xor' 'xor_ln205_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 141 [1/1] (1.36ns)   --->   "%sub_ln205_1 = sub i6 %zext_ln205_11, %zext_ln205_10" [aes.c:205]   --->   Operation 141 'sub' 'sub_ln205_1' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node sub_ln205_2)   --->   "%select_ln205 = select i1 %icmp_ln205, i6 %sub_ln205, i6 %sub_ln205_1" [aes.c:205]   --->   Operation 142 'select' 'select_ln205' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 143 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205)   --->   "%select_ln205_1 = select i1 %icmp_ln205, i32 %tmp_6, i32 %sbox_load_3" [aes.c:205]   --->   Operation 143 'select' 'select_ln205_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 144 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205)   --->   "%select_ln205_2 = select i1 %icmp_ln205, i6 %xor_ln205_6, i6 %zext_ln205_10" [aes.c:205]   --->   Operation 144 'select' 'select_ln205_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 145 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln205_2 = sub i6 31, %select_ln205" [aes.c:205]   --->   Operation 145 'sub' 'sub_ln205_2' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 146 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205)   --->   "%zext_ln205_12 = zext i6 %select_ln205_2 to i32" [aes.c:205]   --->   Operation 146 'zext' 'zext_ln205_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln205)   --->   "%zext_ln205_13 = zext i6 %sub_ln205_2 to i32" [aes.c:205]   --->   Operation 147 'zext' 'zext_ln205_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 148 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln205 = lshr i32 %select_ln205_1, %zext_ln205_12" [aes.c:205]   --->   Operation 148 'lshr' 'lshr_ln205' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 149 [1/1] (0.00ns) (grouped into LUT with out node and_ln205)   --->   "%lshr_ln205_10 = lshr i32 -1, %zext_ln205_13" [aes.c:205]   --->   Operation 149 'lshr' 'lshr_ln205_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 150 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln205 = and i32 %lshr_ln205, %lshr_ln205_10" [aes.c:205]   --->   Operation 150 'and' 'and_ln205' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 151 [1/1] (0.00ns)   --->   "%trunc_ln205 = trunc i32 %and_ln205 to i8" [aes.c:205]   --->   Operation 151 'trunc' 'trunc_ln205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 152 [1/1] (0.00ns) (grouped into LUT with out node xor_ln224)   --->   "%xor_ln224_40 = xor i8 %trunc_ln202, 1" [aes.c:224]   --->   Operation 152 'xor' 'xor_ln224_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 153 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln224 = xor i8 %xor_ln224_40, %Key_0_load" [aes.c:224]   --->   Operation 153 'xor' 'xor_ln224' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 154 [1/1] (0.66ns)   --->   "%xor_ln227 = xor i8 %Key_3_load, %trunc_ln205" [aes.c:227]   --->   Operation 154 'xor' 'xor_ln227' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205)   --->   "%trunc_ln224 = trunc i8 %Key_0_load to i2" [aes.c:224]   --->   Operation 155 'trunc' 'trunc_ln224' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205)   --->   "%trunc_ln224_1 = trunc i32 %and_ln202 to i2" [aes.c:224]   --->   Operation 156 'trunc' 'trunc_ln224_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 157 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205)   --->   "%xor_ln224_41 = xor i2 %trunc_ln224, 1" [aes.c:224]   --->   Operation 157 'xor' 'xor_ln224_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 158 [1/1] (0.00ns)   --->   "%trunc_ln227_1 = trunc i32 %and_ln205 to i2" [aes.c:227]   --->   Operation 158 'trunc' 'trunc_ln227_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 159 [1/1] (0.00ns)   --->   "%trunc_ln202_2 = trunc i8 %Key_1_load_1 to i2" [aes.c:202]   --->   Operation 159 'trunc' 'trunc_ln202_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 160 [1/1] (0.00ns)   --->   "%trunc_ln203_2 = trunc i8 %Key_2_load_1 to i2" [aes.c:203]   --->   Operation 160 'trunc' 'trunc_ln203_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 161 [1/1] (0.00ns) (grouped into LUT with out node empty_21)   --->   "%trunc_ln204_1 = trunc i8 %Key_3_load_2 to i2" [aes.c:204]   --->   Operation 161 'trunc' 'trunc_ln204_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 162 [1/1] (0.00ns)   --->   "%trunc_ln204_2 = trunc i8 %Key_3_load_1 to i2" [aes.c:204]   --->   Operation 162 'trunc' 'trunc_ln204_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 163 [1/1] (0.61ns)   --->   "%xor_ln204 = xor i2 %trunc_ln227_1, %trunc_ln227" [aes.c:204]   --->   Operation 163 'xor' 'xor_ln204' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 164 [1/1] (0.00ns) (grouped into LUT with out node empty_21)   --->   "%xor_ln204_1 = xor i2 %trunc_ln204_2, %trunc_ln204_1" [aes.c:204]   --->   Operation 164 'xor' 'xor_ln204_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 165 [1/1] (0.61ns) (out node of the LUT)   --->   "%empty_21 = xor i2 %xor_ln204_1, %xor_ln204" [aes.c:204]   --->   Operation 165 'xor' 'empty_21' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 166 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%trunc_ln205_1 = trunc i8 %Key_0_load_2 to i2" [aes.c:205]   --->   Operation 166 'trunc' 'trunc_ln205_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 167 [1/1] (0.00ns)   --->   "%trunc_ln205_2 = trunc i8 %Key_0_load_1 to i2" [aes.c:205]   --->   Operation 167 'trunc' 'trunc_ln205_2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 168 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln205 = xor i2 %xor_ln224_41, %trunc_ln224_1" [aes.c:205]   --->   Operation 168 'xor' 'xor_ln205' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 169 [1/1] (0.00ns) (grouped into LUT with out node empty_23)   --->   "%xor_ln205_1 = xor i2 %trunc_ln205_2, %trunc_ln205_1" [aes.c:205]   --->   Operation 169 'xor' 'xor_ln205_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 170 [1/1] (0.61ns) (out node of the LUT)   --->   "%empty_23 = xor i2 %xor_ln205_1, %xor_ln205" [aes.c:205]   --->   Operation 170 'xor' 'empty_23' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.57>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_2 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 2" [aes.c:166]   --->   Operation 171 'getelementptr' 'RoundKey_0_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (1.42ns)   --->   "store i8 %Key_0_load_2, i8* %RoundKey_0_addr_2, align 1" [aes.c:166]   --->   Operation 172 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_2 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 2" [aes.c:167]   --->   Operation 173 'getelementptr' 'RoundKey_1_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (1.42ns)   --->   "store i8 %Key_1_load_2, i8* %RoundKey_1_addr_2, align 1" [aes.c:167]   --->   Operation 174 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_2 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 2" [aes.c:168]   --->   Operation 175 'getelementptr' 'RoundKey_2_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 176 [1/1] (1.42ns)   --->   "store i8 %Key_2_load_2, i8* %RoundKey_2_addr_2, align 1" [aes.c:168]   --->   Operation 176 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_4 : Operation 177 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_2 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 2" [aes.c:169]   --->   Operation 177 'getelementptr' 'RoundKey_3_addr_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 178 [1/1] (1.42ns)   --->   "store i8 %Key_3_load_2, i8* %RoundKey_3_addr_2, align 1" [aes.c:169]   --->   Operation 178 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_4 : Operation 179 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_3 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 3" [aes.c:166]   --->   Operation 179 'getelementptr' 'RoundKey_0_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 180 [1/1] (1.42ns)   --->   "store i8 %Key_0_load_3, i8* %RoundKey_0_addr_3, align 1" [aes.c:166]   --->   Operation 180 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_4 : Operation 181 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_3 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 3" [aes.c:167]   --->   Operation 181 'getelementptr' 'RoundKey_1_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 182 [1/1] (1.42ns)   --->   "store i8 %Key_1_load_3, i8* %RoundKey_1_addr_3, align 1" [aes.c:167]   --->   Operation 182 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_4 : Operation 183 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_3 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 3" [aes.c:168]   --->   Operation 183 'getelementptr' 'RoundKey_2_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 184 [1/1] (1.42ns)   --->   "store i8 %Key_2_load_3, i8* %RoundKey_2_addr_3, align 1" [aes.c:168]   --->   Operation 184 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_4 : Operation 185 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_3 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 3" [aes.c:169]   --->   Operation 185 'getelementptr' 'RoundKey_3_addr_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 186 [1/1] (1.42ns)   --->   "store i8 %Key_3_load_3, i8* %RoundKey_3_addr_3, align 1" [aes.c:169]   --->   Operation 186 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_4 : Operation 187 [1/2] (2.66ns)   --->   "%sbox_load_1 = load i32* %sbox_addr_1, align 4" [aes.c:203]   --->   Operation 187 'load' 'sbox_load_1' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_4 : Operation 188 [1/1] (0.00ns)   --->   "%tmp_1 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %empty_11, i3 0)" [aes.c:168]   --->   Operation 188 'bitconcatenate' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 189 [1/1] (0.00ns)   --->   "%empty_12 = or i5 %tmp_1, 7" [aes.c:168]   --->   Operation 189 'or' 'empty_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 190 [1/1] (1.12ns)   --->   "%icmp_ln203 = icmp ugt i5 %tmp_1, %empty_12" [aes.c:203]   --->   Operation 190 'icmp' 'icmp_ln203' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln203_10 = zext i5 %tmp_1 to i6" [aes.c:203]   --->   Operation 191 'zext' 'zext_ln203_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln203_11 = zext i5 %empty_12 to i6" [aes.c:203]   --->   Operation 192 'zext' 'zext_ln203_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203)   --->   "%tmp_2 = call i32 @llvm.part.select.i32(i32 %sbox_load_1, i32 31, i32 0)" [aes.c:203]   --->   Operation 193 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 194 [1/1] (1.36ns)   --->   "%sub_ln203 = sub i6 %zext_ln203_10, %zext_ln203_11" [aes.c:203]   --->   Operation 194 'sub' 'sub_ln203' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 195 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203)   --->   "%xor_ln203_5 = xor i6 %zext_ln203_10, 31" [aes.c:203]   --->   Operation 195 'xor' 'xor_ln203_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 196 [1/1] (1.36ns)   --->   "%sub_ln203_1 = sub i6 %zext_ln203_11, %zext_ln203_10" [aes.c:203]   --->   Operation 196 'sub' 'sub_ln203_1' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 197 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_2)   --->   "%select_ln203 = select i1 %icmp_ln203, i6 %sub_ln203, i6 %sub_ln203_1" [aes.c:203]   --->   Operation 197 'select' 'select_ln203' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203)   --->   "%select_ln203_1 = select i1 %icmp_ln203, i32 %tmp_2, i32 %sbox_load_1" [aes.c:203]   --->   Operation 198 'select' 'select_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 199 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203)   --->   "%select_ln203_2 = select i1 %icmp_ln203, i6 %xor_ln203_5, i6 %zext_ln203_10" [aes.c:203]   --->   Operation 199 'select' 'select_ln203_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 200 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln203_2 = sub i6 31, %select_ln203" [aes.c:203]   --->   Operation 200 'sub' 'sub_ln203_2' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 201 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203)   --->   "%zext_ln203_12 = zext i6 %select_ln203_2 to i32" [aes.c:203]   --->   Operation 201 'zext' 'zext_ln203_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 202 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%zext_ln203_13 = zext i6 %sub_ln203_2 to i32" [aes.c:203]   --->   Operation 202 'zext' 'zext_ln203_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 203 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln203 = lshr i32 %select_ln203_1, %zext_ln203_12" [aes.c:203]   --->   Operation 203 'lshr' 'lshr_ln203' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 204 [1/1] (0.00ns) (grouped into LUT with out node and_ln203)   --->   "%lshr_ln203_10 = lshr i32 -1, %zext_ln203_13" [aes.c:203]   --->   Operation 204 'lshr' 'lshr_ln203_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 205 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln203 = and i32 %lshr_ln203, %lshr_ln203_10" [aes.c:203]   --->   Operation 205 'and' 'and_ln203' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 206 [1/1] (0.00ns)   --->   "%trunc_ln203 = trunc i32 %and_ln203 to i8" [aes.c:203]   --->   Operation 206 'trunc' 'trunc_ln203' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 207 [1/2] (2.66ns)   --->   "%sbox_load_2 = load i32* %sbox_addr_2, align 4" [aes.c:204]   --->   Operation 207 'load' 'sbox_load_2' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_4 : Operation 208 [1/1] (0.00ns)   --->   "%tmp_3 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %empty_13, i3 0)" [aes.c:169]   --->   Operation 208 'bitconcatenate' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 209 [1/1] (0.00ns)   --->   "%empty_14 = or i5 %tmp_3, 7" [aes.c:169]   --->   Operation 209 'or' 'empty_14' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 210 [1/1] (1.12ns)   --->   "%icmp_ln204 = icmp ugt i5 %tmp_3, %empty_14" [aes.c:204]   --->   Operation 210 'icmp' 'icmp_ln204' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 211 [1/1] (0.00ns)   --->   "%zext_ln204_10 = zext i5 %tmp_3 to i6" [aes.c:204]   --->   Operation 211 'zext' 'zext_ln204_10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 212 [1/1] (0.00ns)   --->   "%zext_ln204_11 = zext i5 %empty_14 to i6" [aes.c:204]   --->   Operation 212 'zext' 'zext_ln204_11' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 213 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204)   --->   "%tmp_4 = call i32 @llvm.part.select.i32(i32 %sbox_load_2, i32 31, i32 0)" [aes.c:204]   --->   Operation 213 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 214 [1/1] (1.36ns)   --->   "%sub_ln204 = sub i6 %zext_ln204_10, %zext_ln204_11" [aes.c:204]   --->   Operation 214 'sub' 'sub_ln204' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 215 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204)   --->   "%xor_ln204_5 = xor i6 %zext_ln204_10, 31" [aes.c:204]   --->   Operation 215 'xor' 'xor_ln204_5' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 216 [1/1] (1.36ns)   --->   "%sub_ln204_1 = sub i6 %zext_ln204_11, %zext_ln204_10" [aes.c:204]   --->   Operation 216 'sub' 'sub_ln204_1' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node sub_ln204_2)   --->   "%select_ln204 = select i1 %icmp_ln204, i6 %sub_ln204, i6 %sub_ln204_1" [aes.c:204]   --->   Operation 217 'select' 'select_ln204' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 218 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204)   --->   "%select_ln204_1 = select i1 %icmp_ln204, i32 %tmp_4, i32 %sbox_load_2" [aes.c:204]   --->   Operation 218 'select' 'select_ln204_1' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 219 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204)   --->   "%select_ln204_2 = select i1 %icmp_ln204, i6 %xor_ln204_5, i6 %zext_ln204_10" [aes.c:204]   --->   Operation 219 'select' 'select_ln204_2' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 220 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln204_2 = sub i6 31, %select_ln204" [aes.c:204]   --->   Operation 220 'sub' 'sub_ln204_2' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 221 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204)   --->   "%zext_ln204_12 = zext i6 %select_ln204_2 to i32" [aes.c:204]   --->   Operation 221 'zext' 'zext_ln204_12' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node and_ln204)   --->   "%zext_ln204_13 = zext i6 %sub_ln204_2 to i32" [aes.c:204]   --->   Operation 222 'zext' 'zext_ln204_13' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 223 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln204 = lshr i32 %select_ln204_1, %zext_ln204_12" [aes.c:204]   --->   Operation 223 'lshr' 'lshr_ln204' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 224 [1/1] (0.00ns) (grouped into LUT with out node and_ln204)   --->   "%lshr_ln204_10 = lshr i32 -1, %zext_ln204_13" [aes.c:204]   --->   Operation 224 'lshr' 'lshr_ln204_10' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 225 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln204 = and i32 %lshr_ln204, %lshr_ln204_10" [aes.c:204]   --->   Operation 225 'and' 'and_ln204' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 226 [1/1] (0.00ns)   --->   "%trunc_ln204 = trunc i32 %and_ln204 to i8" [aes.c:204]   --->   Operation 226 'trunc' 'trunc_ln204' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 227 [1/1] (0.66ns)   --->   "%xor_ln225 = xor i8 %Key_1_load, %trunc_ln203" [aes.c:225]   --->   Operation 227 'xor' 'xor_ln225' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 228 [1/1] (0.66ns)   --->   "%xor_ln226 = xor i8 %Key_2_load, %trunc_ln204" [aes.c:226]   --->   Operation 228 'xor' 'xor_ln226' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 229 [1/1] (0.66ns)   --->   "%xor_ln224_1 = xor i8 %Key_0_load_1, %xor_ln224" [aes.c:224]   --->   Operation 229 'xor' 'xor_ln224_1' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 230 [1/1] (0.66ns)   --->   "%xor_ln227_1 = xor i8 %Key_3_load_1, %xor_ln227" [aes.c:227]   --->   Operation 230 'xor' 'xor_ln227_1' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 231 [1/1] (0.66ns)   --->   "%xor_ln224_2 = xor i8 %Key_0_load_2, %xor_ln224_1" [aes.c:224]   --->   Operation 231 'xor' 'xor_ln224_2' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 232 [1/1] (0.00ns)   --->   "%trunc_ln225_1 = trunc i32 %and_ln203 to i2" [aes.c:225]   --->   Operation 232 'trunc' 'trunc_ln225_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 233 [1/1] (0.00ns)   --->   "%trunc_ln226_1 = trunc i32 %and_ln204 to i2" [aes.c:226]   --->   Operation 233 'trunc' 'trunc_ln226_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 234 [1/1] (0.66ns)   --->   "%xor_ln227_2 = xor i8 %Key_3_load_2, %xor_ln227_1" [aes.c:227]   --->   Operation 234 'xor' 'xor_ln227_2' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 235 [1/1] (0.66ns)   --->   "%xor_ln224_3 = xor i8 %Key_0_load_3, %xor_ln224_2" [aes.c:224]   --->   Operation 235 'xor' 'xor_ln224_3' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 236 [1/1] (0.66ns)   --->   "%xor_ln227_3 = xor i8 %Key_3_load_3, %xor_ln227_2" [aes.c:227]   --->   Operation 236 'xor' 'xor_ln227_3' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 237 [1/1] (0.61ns)   --->   "%xor_ln202 = xor i2 %trunc_ln225_1, %trunc_ln225" [aes.c:202]   --->   Operation 237 'xor' 'xor_ln202' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 238 [1/1] (0.61ns)   --->   "%xor_ln203 = xor i2 %trunc_ln226_1, %trunc_ln226" [aes.c:203]   --->   Operation 238 'xor' 'xor_ln203' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 239 [1/1] (0.00ns)   --->   "%lshr_ln204_1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_3, i32 2, i32 7)" [aes.c:204]   --->   Operation 239 'partselect' 'lshr_ln204_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln204_1 = zext i6 %lshr_ln204_1 to i64" [aes.c:204]   --->   Operation 240 'zext' 'zext_ln204_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 241 [1/1] (0.00ns)   --->   "%sbox_addr_6 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln204_1" [aes.c:204]   --->   Operation 241 'getelementptr' 'sbox_addr_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 242 [2/2] (2.66ns)   --->   "%sbox_load_6 = load i32* %sbox_addr_6, align 4" [aes.c:204]   --->   Operation 242 'load' 'sbox_load_6' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_4 : Operation 243 [1/1] (0.00ns)   --->   "%lshr_ln205_1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln224_3, i32 2, i32 7)" [aes.c:205]   --->   Operation 243 'partselect' 'lshr_ln205_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 244 [1/1] (0.00ns)   --->   "%zext_ln205_1 = zext i6 %lshr_ln205_1 to i64" [aes.c:205]   --->   Operation 244 'zext' 'zext_ln205_1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 245 [1/1] (0.00ns)   --->   "%sbox_addr_7 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_1" [aes.c:205]   --->   Operation 245 'getelementptr' 'sbox_addr_7' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 246 [2/2] (2.66ns)   --->   "%sbox_load_7 = load i32* %sbox_addr_7, align 4" [aes.c:205]   --->   Operation 246 'load' 'sbox_load_7' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 5 <SV = 4> <Delay = 7.57>
ST_5 : Operation 247 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_4 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 4" [aes.c:224]   --->   Operation 247 'getelementptr' 'RoundKey_0_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 248 [1/1] (1.42ns)   --->   "store i8 %xor_ln224, i8* %RoundKey_0_addr_4, align 1" [aes.c:224]   --->   Operation 248 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_5 : Operation 249 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_4 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 4" [aes.c:225]   --->   Operation 249 'getelementptr' 'RoundKey_1_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 250 [1/1] (1.42ns)   --->   "store i8 %xor_ln225, i8* %RoundKey_1_addr_4, align 1" [aes.c:225]   --->   Operation 250 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_5 : Operation 251 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_4 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 4" [aes.c:226]   --->   Operation 251 'getelementptr' 'RoundKey_2_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 252 [1/1] (1.42ns)   --->   "store i8 %xor_ln226, i8* %RoundKey_2_addr_4, align 1" [aes.c:226]   --->   Operation 252 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_5 : Operation 253 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_4 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 4" [aes.c:227]   --->   Operation 253 'getelementptr' 'RoundKey_3_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 254 [1/1] (1.42ns)   --->   "store i8 %xor_ln227, i8* %RoundKey_3_addr_4, align 1" [aes.c:227]   --->   Operation 254 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_5 : Operation 255 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_5 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 5" [aes.c:224]   --->   Operation 255 'getelementptr' 'RoundKey_0_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 256 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_1, i8* %RoundKey_0_addr_5, align 1" [aes.c:224]   --->   Operation 256 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_5 : Operation 257 [1/1] (0.66ns)   --->   "%xor_ln225_1 = xor i8 %Key_1_load_1, %xor_ln225" [aes.c:225]   --->   Operation 257 'xor' 'xor_ln225_1' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 258 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_5 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 5" [aes.c:225]   --->   Operation 258 'getelementptr' 'RoundKey_1_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 259 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_1, i8* %RoundKey_1_addr_5, align 1" [aes.c:225]   --->   Operation 259 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_5 : Operation 260 [1/1] (0.66ns)   --->   "%xor_ln226_1 = xor i8 %Key_2_load_1, %xor_ln226" [aes.c:226]   --->   Operation 260 'xor' 'xor_ln226_1' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 261 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_5 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 5" [aes.c:226]   --->   Operation 261 'getelementptr' 'RoundKey_2_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 262 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_1, i8* %RoundKey_2_addr_5, align 1" [aes.c:226]   --->   Operation 262 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_5 : Operation 263 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_5 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 5" [aes.c:227]   --->   Operation 263 'getelementptr' 'RoundKey_3_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 264 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_1, i8* %RoundKey_3_addr_5, align 1" [aes.c:227]   --->   Operation 264 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_5 : Operation 265 [1/1] (0.66ns)   --->   "%xor_ln225_2 = xor i8 %Key_1_load_2, %xor_ln225_1" [aes.c:225]   --->   Operation 265 'xor' 'xor_ln225_2' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 266 [1/1] (0.66ns)   --->   "%xor_ln226_2 = xor i8 %Key_2_load_2, %xor_ln226_1" [aes.c:226]   --->   Operation 266 'xor' 'xor_ln226_2' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 267 [1/1] (0.66ns)   --->   "%xor_ln225_3 = xor i8 %Key_1_load_3, %xor_ln225_2" [aes.c:225]   --->   Operation 267 'xor' 'xor_ln225_3' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 268 [1/1] (0.66ns)   --->   "%xor_ln226_3 = xor i8 %Key_2_load_3, %xor_ln226_2" [aes.c:226]   --->   Operation 268 'xor' 'xor_ln226_3' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 269 [1/1] (0.00ns)   --->   "%lshr_ln202_1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln225_3, i32 2, i32 7)" [aes.c:202]   --->   Operation 269 'partselect' 'lshr_ln202_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node empty_17)   --->   "%trunc_ln202_1 = trunc i8 %Key_1_load_2 to i2" [aes.c:202]   --->   Operation 270 'trunc' 'trunc_ln202_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 271 [1/1] (0.00ns) (grouped into LUT with out node empty_17)   --->   "%xor_ln202_1 = xor i2 %trunc_ln202_2, %trunc_ln202_1" [aes.c:202]   --->   Operation 271 'xor' 'xor_ln202_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 272 [1/1] (0.00ns)   --->   "%zext_ln202_1 = zext i6 %lshr_ln202_1 to i64" [aes.c:202]   --->   Operation 272 'zext' 'zext_ln202_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 273 [1/1] (0.00ns)   --->   "%sbox_addr_4 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln202_1" [aes.c:202]   --->   Operation 273 'getelementptr' 'sbox_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 274 [2/2] (2.66ns)   --->   "%sbox_load_4 = load i32* %sbox_addr_4, align 4" [aes.c:202]   --->   Operation 274 'load' 'sbox_load_4' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_5 : Operation 275 [1/1] (0.61ns) (out node of the LUT)   --->   "%empty_17 = xor i2 %xor_ln202_1, %xor_ln202" [aes.c:202]   --->   Operation 275 'xor' 'empty_17' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 276 [1/1] (0.00ns)   --->   "%lshr_ln203_1 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln226_3, i32 2, i32 7)" [aes.c:203]   --->   Operation 276 'partselect' 'lshr_ln203_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 277 [1/1] (0.00ns) (grouped into LUT with out node empty_19)   --->   "%trunc_ln203_1 = trunc i8 %Key_2_load_2 to i2" [aes.c:203]   --->   Operation 277 'trunc' 'trunc_ln203_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 278 [1/1] (0.00ns) (grouped into LUT with out node empty_19)   --->   "%xor_ln203_1 = xor i2 %trunc_ln203_2, %trunc_ln203_1" [aes.c:203]   --->   Operation 278 'xor' 'xor_ln203_1' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 279 [1/1] (0.00ns)   --->   "%zext_ln203_1 = zext i6 %lshr_ln203_1 to i64" [aes.c:203]   --->   Operation 279 'zext' 'zext_ln203_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 280 [1/1] (0.00ns)   --->   "%sbox_addr_5 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln203_1" [aes.c:203]   --->   Operation 280 'getelementptr' 'sbox_addr_5' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 281 [2/2] (2.66ns)   --->   "%sbox_load_5 = load i32* %sbox_addr_5, align 4" [aes.c:203]   --->   Operation 281 'load' 'sbox_load_5' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_5 : Operation 282 [1/1] (0.61ns) (out node of the LUT)   --->   "%empty_19 = xor i2 %xor_ln203_1, %xor_ln203" [aes.c:203]   --->   Operation 282 'xor' 'empty_19' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 283 [1/2] (2.66ns)   --->   "%sbox_load_6 = load i32* %sbox_addr_6, align 4" [aes.c:204]   --->   Operation 283 'load' 'sbox_load_6' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_5 : Operation 284 [1/1] (0.61ns)   --->   "%trunc_ln204_11034244 = xor i2 %empty_21, %empty_13" [aes.c:204]   --->   Operation 284 'xor' 'trunc_ln204_11034244' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 285 [1/1] (0.00ns)   --->   "%tmp_11 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln204_11034244, i3 0)" [aes.c:204]   --->   Operation 285 'bitconcatenate' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 286 [1/1] (0.00ns)   --->   "%empty_22 = or i5 %tmp_11, 7" [aes.c:204]   --->   Operation 286 'or' 'empty_22' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 287 [1/1] (1.12ns)   --->   "%icmp_ln204_1 = icmp ugt i5 %tmp_11, %empty_22" [aes.c:204]   --->   Operation 287 'icmp' 'icmp_ln204_1' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 288 [1/1] (0.00ns)   --->   "%zext_ln204_14 = zext i5 %tmp_11 to i6" [aes.c:204]   --->   Operation 288 'zext' 'zext_ln204_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln204_15 = zext i5 %empty_22 to i6" [aes.c:204]   --->   Operation 289 'zext' 'zext_ln204_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 290 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_11)   --->   "%tmp_12 = call i32 @llvm.part.select.i32(i32 %sbox_load_6, i32 31, i32 0)" [aes.c:204]   --->   Operation 290 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 291 [1/1] (1.36ns)   --->   "%sub_ln204_3 = sub i6 %zext_ln204_14, %zext_ln204_15" [aes.c:204]   --->   Operation 291 'sub' 'sub_ln204_3' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 292 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_11)   --->   "%xor_ln204_6 = xor i6 %zext_ln204_14, 31" [aes.c:204]   --->   Operation 292 'xor' 'xor_ln204_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 293 [1/1] (1.36ns)   --->   "%sub_ln204_4 = sub i6 %zext_ln204_15, %zext_ln204_14" [aes.c:204]   --->   Operation 293 'sub' 'sub_ln204_4' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 294 [1/1] (0.00ns) (grouped into LUT with out node sub_ln204_5)   --->   "%select_ln204_3 = select i1 %icmp_ln204_1, i6 %sub_ln204_3, i6 %sub_ln204_4" [aes.c:204]   --->   Operation 294 'select' 'select_ln204_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 295 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_11)   --->   "%select_ln204_4 = select i1 %icmp_ln204_1, i32 %tmp_12, i32 %sbox_load_6" [aes.c:204]   --->   Operation 295 'select' 'select_ln204_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 296 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_11)   --->   "%select_ln204_5 = select i1 %icmp_ln204_1, i6 %xor_ln204_6, i6 %zext_ln204_14" [aes.c:204]   --->   Operation 296 'select' 'select_ln204_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 297 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln204_5 = sub i6 31, %select_ln204_3" [aes.c:204]   --->   Operation 297 'sub' 'sub_ln204_5' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 298 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_11)   --->   "%zext_ln204_16 = zext i6 %select_ln204_5 to i32" [aes.c:204]   --->   Operation 298 'zext' 'zext_ln204_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 299 [1/1] (0.00ns) (grouped into LUT with out node and_ln204_1)   --->   "%zext_ln204_17 = zext i6 %sub_ln204_5 to i32" [aes.c:204]   --->   Operation 299 'zext' 'zext_ln204_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 300 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln204_11 = lshr i32 %select_ln204_4, %zext_ln204_16" [aes.c:204]   --->   Operation 300 'lshr' 'lshr_ln204_11' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 301 [1/1] (0.00ns) (grouped into LUT with out node and_ln204_1)   --->   "%lshr_ln204_12 = lshr i32 -1, %zext_ln204_17" [aes.c:204]   --->   Operation 301 'lshr' 'lshr_ln204_12' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 302 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln204_1 = and i32 %lshr_ln204_11, %lshr_ln204_12" [aes.c:204]   --->   Operation 302 'and' 'and_ln204_1' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 303 [1/1] (0.00ns)   --->   "%trunc_ln204_3 = trunc i32 %and_ln204_1 to i8" [aes.c:204]   --->   Operation 303 'trunc' 'trunc_ln204_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 304 [1/2] (2.66ns)   --->   "%sbox_load_7 = load i32* %sbox_addr_7, align 4" [aes.c:205]   --->   Operation 304 'load' 'sbox_load_7' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_5 : Operation 305 [1/1] (0.61ns)   --->   "%trunc_ln205_11032242 = xor i2 %empty_23, %empty_15" [aes.c:205]   --->   Operation 305 'xor' 'trunc_ln205_11032242' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 306 [1/1] (0.00ns)   --->   "%tmp_13 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_11032242, i3 0)" [aes.c:205]   --->   Operation 306 'bitconcatenate' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 307 [1/1] (0.00ns)   --->   "%empty_24 = or i5 %tmp_13, 7" [aes.c:205]   --->   Operation 307 'or' 'empty_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 308 [1/1] (1.12ns)   --->   "%icmp_ln205_1 = icmp ugt i5 %tmp_13, %empty_24" [aes.c:205]   --->   Operation 308 'icmp' 'icmp_ln205_1' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 309 [1/1] (0.00ns)   --->   "%zext_ln205_14 = zext i5 %tmp_13 to i6" [aes.c:205]   --->   Operation 309 'zext' 'zext_ln205_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 310 [1/1] (0.00ns)   --->   "%zext_ln205_15 = zext i5 %empty_24 to i6" [aes.c:205]   --->   Operation 310 'zext' 'zext_ln205_15' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 311 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_11)   --->   "%tmp_14 = call i32 @llvm.part.select.i32(i32 %sbox_load_7, i32 31, i32 0)" [aes.c:205]   --->   Operation 311 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 312 [1/1] (1.36ns)   --->   "%sub_ln205_3 = sub i6 %zext_ln205_14, %zext_ln205_15" [aes.c:205]   --->   Operation 312 'sub' 'sub_ln205_3' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_11)   --->   "%xor_ln205_7 = xor i6 %zext_ln205_14, 31" [aes.c:205]   --->   Operation 313 'xor' 'xor_ln205_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 314 [1/1] (1.36ns)   --->   "%sub_ln205_4 = sub i6 %zext_ln205_15, %zext_ln205_14" [aes.c:205]   --->   Operation 314 'sub' 'sub_ln205_4' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 315 [1/1] (0.00ns) (grouped into LUT with out node sub_ln205_5)   --->   "%select_ln205_3 = select i1 %icmp_ln205_1, i6 %sub_ln205_3, i6 %sub_ln205_4" [aes.c:205]   --->   Operation 315 'select' 'select_ln205_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 316 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_11)   --->   "%select_ln205_4 = select i1 %icmp_ln205_1, i32 %tmp_14, i32 %sbox_load_7" [aes.c:205]   --->   Operation 316 'select' 'select_ln205_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 317 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_11)   --->   "%select_ln205_5 = select i1 %icmp_ln205_1, i6 %xor_ln205_7, i6 %zext_ln205_14" [aes.c:205]   --->   Operation 317 'select' 'select_ln205_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 318 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln205_5 = sub i6 31, %select_ln205_3" [aes.c:205]   --->   Operation 318 'sub' 'sub_ln205_5' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 319 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_11)   --->   "%zext_ln205_16 = zext i6 %select_ln205_5 to i32" [aes.c:205]   --->   Operation 319 'zext' 'zext_ln205_16' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 320 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_1)   --->   "%zext_ln205_17 = zext i6 %sub_ln205_5 to i32" [aes.c:205]   --->   Operation 320 'zext' 'zext_ln205_17' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 321 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln205_11 = lshr i32 %select_ln205_4, %zext_ln205_16" [aes.c:205]   --->   Operation 321 'lshr' 'lshr_ln205_11' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 322 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_1)   --->   "%lshr_ln205_12 = lshr i32 -1, %zext_ln205_17" [aes.c:205]   --->   Operation 322 'lshr' 'lshr_ln205_12' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 323 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln205_1 = and i32 %lshr_ln205_11, %lshr_ln205_12" [aes.c:205]   --->   Operation 323 'and' 'and_ln205_1' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 324 [1/1] (0.00ns)   --->   "%trunc_ln205_3 = trunc i32 %and_ln205_1 to i8" [aes.c:205]   --->   Operation 324 'trunc' 'trunc_ln205_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 325 [1/1] (0.66ns)   --->   "%xor_ln226_4 = xor i8 %trunc_ln204_3, %xor_ln226" [aes.c:226]   --->   Operation 325 'xor' 'xor_ln226_4' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 326 [1/1] (0.66ns)   --->   "%xor_ln227_4 = xor i8 %trunc_ln205_3, %xor_ln227" [aes.c:227]   --->   Operation 326 'xor' 'xor_ln227_4' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 327 [1/1] (0.66ns)   --->   "%xor_ln226_5 = xor i8 %Key_2_load_1, %trunc_ln204_3" [aes.c:226]   --->   Operation 327 'xor' 'xor_ln226_5' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 328 [1/1] (0.66ns)   --->   "%xor_ln227_5 = xor i8 %Key_3_load_1, %trunc_ln205_3" [aes.c:227]   --->   Operation 328 'xor' 'xor_ln227_5' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 329 [1/1] (0.00ns)   --->   "%trunc_ln203_4 = trunc i32 %and_ln204_1 to i2" [aes.c:203]   --->   Operation 329 'trunc' 'trunc_ln203_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 330 [1/1] (0.00ns)   --->   "%trunc_ln204_4 = trunc i32 %and_ln205_1 to i2" [aes.c:204]   --->   Operation 330 'trunc' 'trunc_ln204_4' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 8.23>
ST_6 : Operation 331 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_6 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 6" [aes.c:224]   --->   Operation 331 'getelementptr' 'RoundKey_0_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 332 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_2, i8* %RoundKey_0_addr_6, align 1" [aes.c:224]   --->   Operation 332 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_6 : Operation 333 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_6 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 6" [aes.c:225]   --->   Operation 333 'getelementptr' 'RoundKey_1_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 334 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_2, i8* %RoundKey_1_addr_6, align 1" [aes.c:225]   --->   Operation 334 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_6 : Operation 335 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_6 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 6" [aes.c:226]   --->   Operation 335 'getelementptr' 'RoundKey_2_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 336 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_2, i8* %RoundKey_2_addr_6, align 1" [aes.c:226]   --->   Operation 336 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_6 : Operation 337 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_6 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 6" [aes.c:227]   --->   Operation 337 'getelementptr' 'RoundKey_3_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 338 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_2, i8* %RoundKey_3_addr_6, align 1" [aes.c:227]   --->   Operation 338 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_6 : Operation 339 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_7 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 7" [aes.c:224]   --->   Operation 339 'getelementptr' 'RoundKey_0_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 340 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_3, i8* %RoundKey_0_addr_7, align 1" [aes.c:224]   --->   Operation 340 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_6 : Operation 341 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_7 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 7" [aes.c:225]   --->   Operation 341 'getelementptr' 'RoundKey_1_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 342 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_3, i8* %RoundKey_1_addr_7, align 1" [aes.c:225]   --->   Operation 342 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_6 : Operation 343 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_7 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 7" [aes.c:226]   --->   Operation 343 'getelementptr' 'RoundKey_2_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 344 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_3, i8* %RoundKey_2_addr_7, align 1" [aes.c:226]   --->   Operation 344 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_6 : Operation 345 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_7 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 7" [aes.c:227]   --->   Operation 345 'getelementptr' 'RoundKey_3_addr_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 346 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_3, i8* %RoundKey_3_addr_7, align 1" [aes.c:227]   --->   Operation 346 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_6 : Operation 347 [1/2] (2.66ns)   --->   "%sbox_load_4 = load i32* %sbox_addr_4, align 4" [aes.c:202]   --->   Operation 347 'load' 'sbox_load_4' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_6 : Operation 348 [1/1] (0.61ns)   --->   "%trunc_ln202_11038248 = xor i2 %empty_17, %empty" [aes.c:202]   --->   Operation 348 'xor' 'trunc_ln202_11038248' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 349 [1/1] (0.00ns)   --->   "%tmp_7 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln202_11038248, i3 0)" [aes.c:202]   --->   Operation 349 'bitconcatenate' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 350 [1/1] (0.00ns)   --->   "%empty_18 = or i5 %tmp_7, 7" [aes.c:202]   --->   Operation 350 'or' 'empty_18' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 351 [1/1] (1.12ns)   --->   "%icmp_ln202_1 = icmp ugt i5 %tmp_7, %empty_18" [aes.c:202]   --->   Operation 351 'icmp' 'icmp_ln202_1' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 352 [1/1] (0.00ns)   --->   "%zext_ln202_14 = zext i5 %tmp_7 to i6" [aes.c:202]   --->   Operation 352 'zext' 'zext_ln202_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 353 [1/1] (0.00ns)   --->   "%zext_ln202_15 = zext i5 %empty_18 to i6" [aes.c:202]   --->   Operation 353 'zext' 'zext_ln202_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 354 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_11)   --->   "%tmp_8 = call i32 @llvm.part.select.i32(i32 %sbox_load_4, i32 31, i32 0)" [aes.c:202]   --->   Operation 354 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 355 [1/1] (1.36ns)   --->   "%sub_ln202_3 = sub i6 %zext_ln202_14, %zext_ln202_15" [aes.c:202]   --->   Operation 355 'sub' 'sub_ln202_3' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 356 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_11)   --->   "%xor_ln202_6 = xor i6 %zext_ln202_14, 31" [aes.c:202]   --->   Operation 356 'xor' 'xor_ln202_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 357 [1/1] (1.36ns)   --->   "%sub_ln202_4 = sub i6 %zext_ln202_15, %zext_ln202_14" [aes.c:202]   --->   Operation 357 'sub' 'sub_ln202_4' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 358 [1/1] (0.00ns) (grouped into LUT with out node sub_ln202_5)   --->   "%select_ln202_3 = select i1 %icmp_ln202_1, i6 %sub_ln202_3, i6 %sub_ln202_4" [aes.c:202]   --->   Operation 358 'select' 'select_ln202_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 359 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_11)   --->   "%select_ln202_4 = select i1 %icmp_ln202_1, i32 %tmp_8, i32 %sbox_load_4" [aes.c:202]   --->   Operation 359 'select' 'select_ln202_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 360 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_11)   --->   "%select_ln202_5 = select i1 %icmp_ln202_1, i6 %xor_ln202_6, i6 %zext_ln202_14" [aes.c:202]   --->   Operation 360 'select' 'select_ln202_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 361 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln202_5 = sub i6 31, %select_ln202_3" [aes.c:202]   --->   Operation 361 'sub' 'sub_ln202_5' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_11)   --->   "%zext_ln202_16 = zext i6 %select_ln202_5 to i32" [aes.c:202]   --->   Operation 362 'zext' 'zext_ln202_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 363 [1/1] (0.00ns) (grouped into LUT with out node and_ln202_1)   --->   "%zext_ln202_17 = zext i6 %sub_ln202_5 to i32" [aes.c:202]   --->   Operation 363 'zext' 'zext_ln202_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 364 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln202_11 = lshr i32 %select_ln202_4, %zext_ln202_16" [aes.c:202]   --->   Operation 364 'lshr' 'lshr_ln202_11' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 365 [1/1] (0.00ns) (grouped into LUT with out node and_ln202_1)   --->   "%lshr_ln202_12 = lshr i32 -1, %zext_ln202_17" [aes.c:202]   --->   Operation 365 'lshr' 'lshr_ln202_12' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 366 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln202_1 = and i32 %lshr_ln202_11, %lshr_ln202_12" [aes.c:202]   --->   Operation 366 'and' 'and_ln202_1' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 367 [1/1] (0.00ns)   --->   "%trunc_ln202_3 = trunc i32 %and_ln202_1 to i8" [aes.c:202]   --->   Operation 367 'trunc' 'trunc_ln202_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 368 [1/2] (2.66ns)   --->   "%sbox_load_5 = load i32* %sbox_addr_5, align 4" [aes.c:203]   --->   Operation 368 'load' 'sbox_load_5' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_6 : Operation 369 [1/1] (0.61ns)   --->   "%trunc_ln203_11036246 = xor i2 %empty_19, %empty_11" [aes.c:203]   --->   Operation 369 'xor' 'trunc_ln203_11036246' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 370 [1/1] (0.00ns)   --->   "%tmp_9 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln203_11036246, i3 0)" [aes.c:203]   --->   Operation 370 'bitconcatenate' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 371 [1/1] (0.00ns)   --->   "%empty_20 = or i5 %tmp_9, 7" [aes.c:203]   --->   Operation 371 'or' 'empty_20' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 372 [1/1] (1.12ns)   --->   "%icmp_ln203_1 = icmp ugt i5 %tmp_9, %empty_20" [aes.c:203]   --->   Operation 372 'icmp' 'icmp_ln203_1' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 373 [1/1] (0.00ns)   --->   "%zext_ln203_14 = zext i5 %tmp_9 to i6" [aes.c:203]   --->   Operation 373 'zext' 'zext_ln203_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 374 [1/1] (0.00ns)   --->   "%zext_ln203_15 = zext i5 %empty_20 to i6" [aes.c:203]   --->   Operation 374 'zext' 'zext_ln203_15' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 375 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_11)   --->   "%tmp_10 = call i32 @llvm.part.select.i32(i32 %sbox_load_5, i32 31, i32 0)" [aes.c:203]   --->   Operation 375 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 376 [1/1] (1.36ns)   --->   "%sub_ln203_3 = sub i6 %zext_ln203_14, %zext_ln203_15" [aes.c:203]   --->   Operation 376 'sub' 'sub_ln203_3' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_11)   --->   "%xor_ln203_6 = xor i6 %zext_ln203_14, 31" [aes.c:203]   --->   Operation 377 'xor' 'xor_ln203_6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 378 [1/1] (1.36ns)   --->   "%sub_ln203_4 = sub i6 %zext_ln203_15, %zext_ln203_14" [aes.c:203]   --->   Operation 378 'sub' 'sub_ln203_4' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 379 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_5)   --->   "%select_ln203_3 = select i1 %icmp_ln203_1, i6 %sub_ln203_3, i6 %sub_ln203_4" [aes.c:203]   --->   Operation 379 'select' 'select_ln203_3' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 380 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_11)   --->   "%select_ln203_4 = select i1 %icmp_ln203_1, i32 %tmp_10, i32 %sbox_load_5" [aes.c:203]   --->   Operation 380 'select' 'select_ln203_4' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 381 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_11)   --->   "%select_ln203_5 = select i1 %icmp_ln203_1, i6 %xor_ln203_6, i6 %zext_ln203_14" [aes.c:203]   --->   Operation 381 'select' 'select_ln203_5' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 382 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln203_5 = sub i6 31, %select_ln203_3" [aes.c:203]   --->   Operation 382 'sub' 'sub_ln203_5' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 383 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_11)   --->   "%zext_ln203_16 = zext i6 %select_ln203_5 to i32" [aes.c:203]   --->   Operation 383 'zext' 'zext_ln203_16' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 384 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_1)   --->   "%zext_ln203_17 = zext i6 %sub_ln203_5 to i32" [aes.c:203]   --->   Operation 384 'zext' 'zext_ln203_17' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 385 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln203_11 = lshr i32 %select_ln203_4, %zext_ln203_16" [aes.c:203]   --->   Operation 385 'lshr' 'lshr_ln203_11' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 386 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_1)   --->   "%lshr_ln203_12 = lshr i32 -1, %zext_ln203_17" [aes.c:203]   --->   Operation 386 'lshr' 'lshr_ln203_12' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 387 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln203_1 = and i32 %lshr_ln203_11, %lshr_ln203_12" [aes.c:203]   --->   Operation 387 'and' 'and_ln203_1' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 388 [1/1] (0.00ns)   --->   "%trunc_ln203_3 = trunc i32 %and_ln203_1 to i8" [aes.c:203]   --->   Operation 388 'trunc' 'trunc_ln203_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 389 [1/1] (0.66ns)   --->   "%xor_ln207 = xor i8 %trunc_ln202_3, 2" [aes.c:207]   --->   Operation 389 'xor' 'xor_ln207' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 390 [1/1] (0.66ns)   --->   "%xor_ln224_4 = xor i8 %xor_ln207, %xor_ln224" [aes.c:224]   --->   Operation 390 'xor' 'xor_ln224_4' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 391 [1/1] (0.66ns)   --->   "%xor_ln225_4 = xor i8 %trunc_ln203_3, %xor_ln225" [aes.c:225]   --->   Operation 391 'xor' 'xor_ln225_4' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 392 [1/1] (0.66ns)   --->   "%xor_ln224_5 = xor i8 %Key_0_load_1, %xor_ln207" [aes.c:224]   --->   Operation 392 'xor' 'xor_ln224_5' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 393 [1/1] (0.66ns)   --->   "%xor_ln225_5 = xor i8 %Key_1_load_1, %trunc_ln203_3" [aes.c:225]   --->   Operation 393 'xor' 'xor_ln225_5' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 394 [1/1] (0.00ns)   --->   "%trunc_ln224_2 = trunc i32 %and_ln202_1 to i2" [aes.c:224]   --->   Operation 394 'trunc' 'trunc_ln224_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 395 [1/1] (0.66ns)   --->   "%xor_ln226_7 = xor i8 %Key_2_load_3, %xor_ln226_5" [aes.c:226]   --->   Operation 395 'xor' 'xor_ln226_7' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 396 [1/1] (0.66ns)   --->   "%xor_ln227_7 = xor i8 %Key_3_load_3, %xor_ln227_5" [aes.c:227]   --->   Operation 396 'xor' 'xor_ln227_7' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 397 [1/1] (0.00ns)   --->   "%trunc_ln202_4 = trunc i32 %and_ln203_1 to i2" [aes.c:202]   --->   Operation 397 'trunc' 'trunc_ln202_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 398 [1/1] (0.00ns)   --->   "%lshr_ln203_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln226_7, i32 2, i32 7)" [aes.c:203]   --->   Operation 398 'partselect' 'lshr_ln203_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln203_2 = zext i6 %lshr_ln203_2 to i64" [aes.c:203]   --->   Operation 399 'zext' 'zext_ln203_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 400 [1/1] (0.00ns)   --->   "%sbox_addr_9 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln203_2" [aes.c:203]   --->   Operation 400 'getelementptr' 'sbox_addr_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 401 [2/2] (2.66ns)   --->   "%sbox_load_9 = load i32* %sbox_addr_9, align 4" [aes.c:203]   --->   Operation 401 'load' 'sbox_load_9' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_6 : Operation 402 [1/1] (0.00ns)   --->   "%lshr_ln204_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_7, i32 2, i32 7)" [aes.c:204]   --->   Operation 402 'partselect' 'lshr_ln204_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 403 [1/1] (0.00ns)   --->   "%zext_ln204_2 = zext i6 %lshr_ln204_2 to i64" [aes.c:204]   --->   Operation 403 'zext' 'zext_ln204_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 404 [1/1] (0.00ns)   --->   "%sbox_addr_10 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln204_2" [aes.c:204]   --->   Operation 404 'getelementptr' 'sbox_addr_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 405 [2/2] (2.66ns)   --->   "%sbox_load_10 = load i32* %sbox_addr_10, align 4" [aes.c:204]   --->   Operation 405 'load' 'sbox_load_10' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_6 : Operation 406 [1/1] (0.61ns)   --->   "%xor_ln205_2 = xor i2 %trunc_ln224_2, -2" [aes.c:205]   --->   Operation 406 'xor' 'xor_ln205_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.57>
ST_7 : Operation 407 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_8 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 8" [aes.c:224]   --->   Operation 407 'getelementptr' 'RoundKey_0_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 408 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_4, i8* %RoundKey_0_addr_8, align 1" [aes.c:224]   --->   Operation 408 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_7 : Operation 409 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_8 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 8" [aes.c:225]   --->   Operation 409 'getelementptr' 'RoundKey_1_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 410 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_4, i8* %RoundKey_1_addr_8, align 1" [aes.c:225]   --->   Operation 410 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_7 : Operation 411 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_8 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 8" [aes.c:226]   --->   Operation 411 'getelementptr' 'RoundKey_2_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 412 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_4, i8* %RoundKey_2_addr_8, align 1" [aes.c:226]   --->   Operation 412 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_7 : Operation 413 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_8 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 8" [aes.c:227]   --->   Operation 413 'getelementptr' 'RoundKey_3_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 414 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_4, i8* %RoundKey_3_addr_8, align 1" [aes.c:227]   --->   Operation 414 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_7 : Operation 415 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_9 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 9" [aes.c:224]   --->   Operation 415 'getelementptr' 'RoundKey_0_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 416 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_5, i8* %RoundKey_0_addr_9, align 1" [aes.c:224]   --->   Operation 416 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_7 : Operation 417 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_9 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 9" [aes.c:225]   --->   Operation 417 'getelementptr' 'RoundKey_1_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 418 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_5, i8* %RoundKey_1_addr_9, align 1" [aes.c:225]   --->   Operation 418 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_7 : Operation 419 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_9 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 9" [aes.c:226]   --->   Operation 419 'getelementptr' 'RoundKey_2_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 420 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_5, i8* %RoundKey_2_addr_9, align 1" [aes.c:226]   --->   Operation 420 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_7 : Operation 421 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_9 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 9" [aes.c:227]   --->   Operation 421 'getelementptr' 'RoundKey_3_addr_9' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 422 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_5, i8* %RoundKey_3_addr_9, align 1" [aes.c:227]   --->   Operation 422 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_7 : Operation 423 [1/1] (0.66ns)   --->   "%xor_ln224_7 = xor i8 %Key_0_load_3, %xor_ln224_5" [aes.c:224]   --->   Operation 423 'xor' 'xor_ln224_7' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 424 [1/1] (0.66ns)   --->   "%xor_ln225_7 = xor i8 %Key_1_load_3, %xor_ln225_5" [aes.c:225]   --->   Operation 424 'xor' 'xor_ln225_7' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 425 [1/1] (0.00ns)   --->   "%lshr_ln202_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln225_7, i32 2, i32 7)" [aes.c:202]   --->   Operation 425 'partselect' 'lshr_ln202_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 426 [1/1] (0.00ns)   --->   "%zext_ln202_2 = zext i6 %lshr_ln202_2 to i64" [aes.c:202]   --->   Operation 426 'zext' 'zext_ln202_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 427 [1/1] (0.00ns)   --->   "%sbox_addr_8 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln202_2" [aes.c:202]   --->   Operation 427 'getelementptr' 'sbox_addr_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 428 [2/2] (2.66ns)   --->   "%sbox_load_8 = load i32* %sbox_addr_8, align 4" [aes.c:202]   --->   Operation 428 'load' 'sbox_load_8' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_7 : Operation 429 [1/1] (0.61ns)   --->   "%empty_25 = xor i2 %trunc_ln202_4, %trunc_ln202_2" [aes.c:202]   --->   Operation 429 'xor' 'empty_25' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 430 [1/2] (2.66ns)   --->   "%sbox_load_9 = load i32* %sbox_addr_9, align 4" [aes.c:203]   --->   Operation 430 'load' 'sbox_load_9' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_7 : Operation 431 [1/1] (0.61ns)   --->   "%empty_27 = xor i2 %trunc_ln203_4, %trunc_ln203_2" [aes.c:203]   --->   Operation 431 'xor' 'empty_27' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 432 [1/1] (0.61ns)   --->   "%trunc_ln203_21060264 = xor i2 %empty_27, %empty_11" [aes.c:203]   --->   Operation 432 'xor' 'trunc_ln203_21060264' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 433 [1/1] (0.00ns)   --->   "%tmp_17 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln203_21060264, i3 0)" [aes.c:203]   --->   Operation 433 'bitconcatenate' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 434 [1/1] (0.00ns)   --->   "%empty_28 = or i5 %tmp_17, 7" [aes.c:203]   --->   Operation 434 'or' 'empty_28' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 435 [1/1] (1.12ns)   --->   "%icmp_ln203_2 = icmp ugt i5 %tmp_17, %empty_28" [aes.c:203]   --->   Operation 435 'icmp' 'icmp_ln203_2' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 436 [1/1] (0.00ns)   --->   "%zext_ln203_18 = zext i5 %tmp_17 to i6" [aes.c:203]   --->   Operation 436 'zext' 'zext_ln203_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln203_19 = zext i5 %empty_28 to i6" [aes.c:203]   --->   Operation 437 'zext' 'zext_ln203_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 438 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_13)   --->   "%tmp_18 = call i32 @llvm.part.select.i32(i32 %sbox_load_9, i32 31, i32 0)" [aes.c:203]   --->   Operation 438 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 439 [1/1] (1.36ns)   --->   "%sub_ln203_6 = sub i6 %zext_ln203_18, %zext_ln203_19" [aes.c:203]   --->   Operation 439 'sub' 'sub_ln203_6' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 440 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_13)   --->   "%xor_ln203_7 = xor i6 %zext_ln203_18, 31" [aes.c:203]   --->   Operation 440 'xor' 'xor_ln203_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 441 [1/1] (1.36ns)   --->   "%sub_ln203_7 = sub i6 %zext_ln203_19, %zext_ln203_18" [aes.c:203]   --->   Operation 441 'sub' 'sub_ln203_7' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 442 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_8)   --->   "%select_ln203_6 = select i1 %icmp_ln203_2, i6 %sub_ln203_6, i6 %sub_ln203_7" [aes.c:203]   --->   Operation 442 'select' 'select_ln203_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 443 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_13)   --->   "%select_ln203_7 = select i1 %icmp_ln203_2, i32 %tmp_18, i32 %sbox_load_9" [aes.c:203]   --->   Operation 443 'select' 'select_ln203_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_13)   --->   "%select_ln203_8 = select i1 %icmp_ln203_2, i6 %xor_ln203_7, i6 %zext_ln203_18" [aes.c:203]   --->   Operation 444 'select' 'select_ln203_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 445 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln203_8 = sub i6 31, %select_ln203_6" [aes.c:203]   --->   Operation 445 'sub' 'sub_ln203_8' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 446 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_13)   --->   "%zext_ln203_20 = zext i6 %select_ln203_8 to i32" [aes.c:203]   --->   Operation 446 'zext' 'zext_ln203_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 447 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_2)   --->   "%zext_ln203_21 = zext i6 %sub_ln203_8 to i32" [aes.c:203]   --->   Operation 447 'zext' 'zext_ln203_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 448 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln203_13 = lshr i32 %select_ln203_7, %zext_ln203_20" [aes.c:203]   --->   Operation 448 'lshr' 'lshr_ln203_13' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_2)   --->   "%lshr_ln203_14 = lshr i32 -1, %zext_ln203_21" [aes.c:203]   --->   Operation 449 'lshr' 'lshr_ln203_14' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 450 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln203_2 = and i32 %lshr_ln203_13, %lshr_ln203_14" [aes.c:203]   --->   Operation 450 'and' 'and_ln203_2' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 451 [1/1] (0.00ns)   --->   "%trunc_ln203_5 = trunc i32 %and_ln203_2 to i8" [aes.c:203]   --->   Operation 451 'trunc' 'trunc_ln203_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 452 [1/2] (2.66ns)   --->   "%sbox_load_10 = load i32* %sbox_addr_10, align 4" [aes.c:204]   --->   Operation 452 'load' 'sbox_load_10' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_7 : Operation 453 [1/1] (0.61ns)   --->   "%empty_29 = xor i2 %trunc_ln204_4, %trunc_ln204_2" [aes.c:204]   --->   Operation 453 'xor' 'empty_29' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 454 [1/1] (0.61ns)   --->   "%trunc_ln204_21058262 = xor i2 %empty_29, %empty_13" [aes.c:204]   --->   Operation 454 'xor' 'trunc_ln204_21058262' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 455 [1/1] (0.00ns)   --->   "%tmp_19 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln204_21058262, i3 0)" [aes.c:204]   --->   Operation 455 'bitconcatenate' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 456 [1/1] (0.00ns)   --->   "%empty_30 = or i5 %tmp_19, 7" [aes.c:204]   --->   Operation 456 'or' 'empty_30' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 457 [1/1] (1.12ns)   --->   "%icmp_ln204_2 = icmp ugt i5 %tmp_19, %empty_30" [aes.c:204]   --->   Operation 457 'icmp' 'icmp_ln204_2' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 458 [1/1] (0.00ns)   --->   "%zext_ln204_18 = zext i5 %tmp_19 to i6" [aes.c:204]   --->   Operation 458 'zext' 'zext_ln204_18' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 459 [1/1] (0.00ns)   --->   "%zext_ln204_19 = zext i5 %empty_30 to i6" [aes.c:204]   --->   Operation 459 'zext' 'zext_ln204_19' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_13)   --->   "%tmp_20 = call i32 @llvm.part.select.i32(i32 %sbox_load_10, i32 31, i32 0)" [aes.c:204]   --->   Operation 460 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 461 [1/1] (1.36ns)   --->   "%sub_ln204_6 = sub i6 %zext_ln204_18, %zext_ln204_19" [aes.c:204]   --->   Operation 461 'sub' 'sub_ln204_6' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 462 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_13)   --->   "%xor_ln204_7 = xor i6 %zext_ln204_18, 31" [aes.c:204]   --->   Operation 462 'xor' 'xor_ln204_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 463 [1/1] (1.36ns)   --->   "%sub_ln204_7 = sub i6 %zext_ln204_19, %zext_ln204_18" [aes.c:204]   --->   Operation 463 'sub' 'sub_ln204_7' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 464 [1/1] (0.00ns) (grouped into LUT with out node sub_ln204_8)   --->   "%select_ln204_6 = select i1 %icmp_ln204_2, i6 %sub_ln204_6, i6 %sub_ln204_7" [aes.c:204]   --->   Operation 464 'select' 'select_ln204_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_13)   --->   "%select_ln204_7 = select i1 %icmp_ln204_2, i32 %tmp_20, i32 %sbox_load_10" [aes.c:204]   --->   Operation 465 'select' 'select_ln204_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 466 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_13)   --->   "%select_ln204_8 = select i1 %icmp_ln204_2, i6 %xor_ln204_7, i6 %zext_ln204_18" [aes.c:204]   --->   Operation 466 'select' 'select_ln204_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 467 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln204_8 = sub i6 31, %select_ln204_6" [aes.c:204]   --->   Operation 467 'sub' 'sub_ln204_8' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 468 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_13)   --->   "%zext_ln204_20 = zext i6 %select_ln204_8 to i32" [aes.c:204]   --->   Operation 468 'zext' 'zext_ln204_20' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 469 [1/1] (0.00ns) (grouped into LUT with out node and_ln204_2)   --->   "%zext_ln204_21 = zext i6 %sub_ln204_8 to i32" [aes.c:204]   --->   Operation 469 'zext' 'zext_ln204_21' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 470 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln204_13 = lshr i32 %select_ln204_7, %zext_ln204_20" [aes.c:204]   --->   Operation 470 'lshr' 'lshr_ln204_13' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 471 [1/1] (0.00ns) (grouped into LUT with out node and_ln204_2)   --->   "%lshr_ln204_14 = lshr i32 -1, %zext_ln204_21" [aes.c:204]   --->   Operation 471 'lshr' 'lshr_ln204_14' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 472 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln204_2 = and i32 %lshr_ln204_13, %lshr_ln204_14" [aes.c:204]   --->   Operation 472 'and' 'and_ln204_2' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 473 [1/1] (0.00ns)   --->   "%trunc_ln204_5 = trunc i32 %and_ln204_2 to i8" [aes.c:204]   --->   Operation 473 'trunc' 'trunc_ln204_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 474 [1/1] (0.00ns)   --->   "%lshr_ln205_2 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln224_7, i32 2, i32 7)" [aes.c:205]   --->   Operation 474 'partselect' 'lshr_ln205_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 475 [1/1] (0.00ns)   --->   "%zext_ln205_2 = zext i6 %lshr_ln205_2 to i64" [aes.c:205]   --->   Operation 475 'zext' 'zext_ln205_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 476 [1/1] (0.00ns)   --->   "%sbox_addr_11 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_2" [aes.c:205]   --->   Operation 476 'getelementptr' 'sbox_addr_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 477 [2/2] (2.66ns)   --->   "%sbox_load_11 = load i32* %sbox_addr_11, align 4" [aes.c:205]   --->   Operation 477 'load' 'sbox_load_11' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_7 : Operation 478 [1/1] (0.66ns)   --->   "%xor_ln225_8 = xor i8 %trunc_ln203_5, %xor_ln225_4" [aes.c:225]   --->   Operation 478 'xor' 'xor_ln225_8' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 479 [1/1] (0.66ns)   --->   "%xor_ln226_8 = xor i8 %trunc_ln204_5, %xor_ln226_4" [aes.c:226]   --->   Operation 479 'xor' 'xor_ln226_8' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 480 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202_2)   --->   "%trunc_ln225_2 = trunc i32 %and_ln203_2 to i2" [aes.c:225]   --->   Operation 480 'trunc' 'trunc_ln225_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 481 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202_2)   --->   "%xor_ln225_40 = xor i2 %xor_ln202, %trunc_ln225_2" [aes.c:225]   --->   Operation 481 'xor' 'xor_ln225_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_2)   --->   "%trunc_ln226_2 = trunc i32 %and_ln204_2 to i2" [aes.c:226]   --->   Operation 482 'trunc' 'trunc_ln226_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 483 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_2)   --->   "%xor_ln226_40 = xor i2 %xor_ln203, %trunc_ln226_2" [aes.c:226]   --->   Operation 483 'xor' 'xor_ln226_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 484 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln202_2 = xor i2 %xor_ln225_40, %trunc_ln202_4" [aes.c:202]   --->   Operation 484 'xor' 'xor_ln202_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 485 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln203_2 = xor i2 %xor_ln226_40, %trunc_ln203_4" [aes.c:203]   --->   Operation 485 'xor' 'xor_ln203_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.57>
ST_8 : Operation 486 [1/1] (0.66ns)   --->   "%xor_ln224_6 = xor i8 %xor_ln224_5, %xor_ln224_2" [aes.c:224]   --->   Operation 486 'xor' 'xor_ln224_6' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 487 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_10 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 10" [aes.c:224]   --->   Operation 487 'getelementptr' 'RoundKey_0_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 488 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_6, i8* %RoundKey_0_addr_10, align 1" [aes.c:224]   --->   Operation 488 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_8 : Operation 489 [1/1] (0.66ns)   --->   "%xor_ln225_6 = xor i8 %xor_ln225_5, %xor_ln225_2" [aes.c:225]   --->   Operation 489 'xor' 'xor_ln225_6' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 490 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_10 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 10" [aes.c:225]   --->   Operation 490 'getelementptr' 'RoundKey_1_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 491 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_6, i8* %RoundKey_1_addr_10, align 1" [aes.c:225]   --->   Operation 491 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_8 : Operation 492 [1/1] (0.66ns)   --->   "%xor_ln226_6 = xor i8 %xor_ln226_5, %xor_ln226_2" [aes.c:226]   --->   Operation 492 'xor' 'xor_ln226_6' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 493 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_10 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 10" [aes.c:226]   --->   Operation 493 'getelementptr' 'RoundKey_2_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 494 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_6, i8* %RoundKey_2_addr_10, align 1" [aes.c:226]   --->   Operation 494 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_8 : Operation 495 [1/1] (0.66ns)   --->   "%xor_ln227_6 = xor i8 %xor_ln227_5, %xor_ln227_2" [aes.c:227]   --->   Operation 495 'xor' 'xor_ln227_6' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 496 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_10 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 10" [aes.c:227]   --->   Operation 496 'getelementptr' 'RoundKey_3_addr_10' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 497 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_6, i8* %RoundKey_3_addr_10, align 1" [aes.c:227]   --->   Operation 497 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_8 : Operation 498 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_11 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 11" [aes.c:224]   --->   Operation 498 'getelementptr' 'RoundKey_0_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 499 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_7, i8* %RoundKey_0_addr_11, align 1" [aes.c:224]   --->   Operation 499 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_8 : Operation 500 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_11 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 11" [aes.c:225]   --->   Operation 500 'getelementptr' 'RoundKey_1_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 501 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_7, i8* %RoundKey_1_addr_11, align 1" [aes.c:225]   --->   Operation 501 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_8 : Operation 502 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_11 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 11" [aes.c:226]   --->   Operation 502 'getelementptr' 'RoundKey_2_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 503 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_7, i8* %RoundKey_2_addr_11, align 1" [aes.c:226]   --->   Operation 503 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_8 : Operation 504 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_11 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 11" [aes.c:227]   --->   Operation 504 'getelementptr' 'RoundKey_3_addr_11' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 505 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_7, i8* %RoundKey_3_addr_11, align 1" [aes.c:227]   --->   Operation 505 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_8 : Operation 506 [1/2] (2.66ns)   --->   "%sbox_load_8 = load i32* %sbox_addr_8, align 4" [aes.c:202]   --->   Operation 506 'load' 'sbox_load_8' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_8 : Operation 507 [1/1] (0.61ns)   --->   "%trunc_ln202_21062266 = xor i2 %empty_25, %empty" [aes.c:202]   --->   Operation 507 'xor' 'trunc_ln202_21062266' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 508 [1/1] (0.00ns)   --->   "%tmp_15 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln202_21062266, i3 0)" [aes.c:202]   --->   Operation 508 'bitconcatenate' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 509 [1/1] (0.00ns)   --->   "%empty_26 = or i5 %tmp_15, 7" [aes.c:202]   --->   Operation 509 'or' 'empty_26' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 510 [1/1] (1.12ns)   --->   "%icmp_ln202_2 = icmp ugt i5 %tmp_15, %empty_26" [aes.c:202]   --->   Operation 510 'icmp' 'icmp_ln202_2' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 511 [1/1] (0.00ns)   --->   "%zext_ln202_18 = zext i5 %tmp_15 to i6" [aes.c:202]   --->   Operation 511 'zext' 'zext_ln202_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln202_19 = zext i5 %empty_26 to i6" [aes.c:202]   --->   Operation 512 'zext' 'zext_ln202_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 513 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_13)   --->   "%tmp_16 = call i32 @llvm.part.select.i32(i32 %sbox_load_8, i32 31, i32 0)" [aes.c:202]   --->   Operation 513 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 514 [1/1] (1.36ns)   --->   "%sub_ln202_6 = sub i6 %zext_ln202_18, %zext_ln202_19" [aes.c:202]   --->   Operation 514 'sub' 'sub_ln202_6' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_13)   --->   "%xor_ln202_7 = xor i6 %zext_ln202_18, 31" [aes.c:202]   --->   Operation 515 'xor' 'xor_ln202_7' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 516 [1/1] (1.36ns)   --->   "%sub_ln202_7 = sub i6 %zext_ln202_19, %zext_ln202_18" [aes.c:202]   --->   Operation 516 'sub' 'sub_ln202_7' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 517 [1/1] (0.00ns) (grouped into LUT with out node sub_ln202_8)   --->   "%select_ln202_6 = select i1 %icmp_ln202_2, i6 %sub_ln202_6, i6 %sub_ln202_7" [aes.c:202]   --->   Operation 517 'select' 'select_ln202_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 518 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_13)   --->   "%select_ln202_7 = select i1 %icmp_ln202_2, i32 %tmp_16, i32 %sbox_load_8" [aes.c:202]   --->   Operation 518 'select' 'select_ln202_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 519 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_13)   --->   "%select_ln202_8 = select i1 %icmp_ln202_2, i6 %xor_ln202_7, i6 %zext_ln202_18" [aes.c:202]   --->   Operation 519 'select' 'select_ln202_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 520 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln202_8 = sub i6 31, %select_ln202_6" [aes.c:202]   --->   Operation 520 'sub' 'sub_ln202_8' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 521 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_13)   --->   "%zext_ln202_20 = zext i6 %select_ln202_8 to i32" [aes.c:202]   --->   Operation 521 'zext' 'zext_ln202_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 522 [1/1] (0.00ns) (grouped into LUT with out node and_ln202_2)   --->   "%zext_ln202_21 = zext i6 %sub_ln202_8 to i32" [aes.c:202]   --->   Operation 522 'zext' 'zext_ln202_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 523 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln202_13 = lshr i32 %select_ln202_7, %zext_ln202_20" [aes.c:202]   --->   Operation 523 'lshr' 'lshr_ln202_13' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 524 [1/1] (0.00ns) (grouped into LUT with out node and_ln202_2)   --->   "%lshr_ln202_14 = lshr i32 -1, %zext_ln202_21" [aes.c:202]   --->   Operation 524 'lshr' 'lshr_ln202_14' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 525 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln202_2 = and i32 %lshr_ln202_13, %lshr_ln202_14" [aes.c:202]   --->   Operation 525 'and' 'and_ln202_2' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 526 [1/1] (0.00ns) (grouped into LUT with out node xor_ln224_8)   --->   "%trunc_ln202_5 = trunc i32 %and_ln202_2 to i8" [aes.c:202]   --->   Operation 526 'trunc' 'trunc_ln202_5' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 527 [1/2] (2.66ns)   --->   "%sbox_load_11 = load i32* %sbox_addr_11, align 4" [aes.c:205]   --->   Operation 527 'load' 'sbox_load_11' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_8 : Operation 528 [1/1] (0.61ns)   --->   "%empty_31 = xor i2 %xor_ln205_2, %trunc_ln205_2" [aes.c:205]   --->   Operation 528 'xor' 'empty_31' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 529 [1/1] (0.61ns)   --->   "%trunc_ln205_21056260 = xor i2 %empty_31, %empty_15" [aes.c:205]   --->   Operation 529 'xor' 'trunc_ln205_21056260' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 530 [1/1] (0.00ns)   --->   "%tmp_21 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_21056260, i3 0)" [aes.c:205]   --->   Operation 530 'bitconcatenate' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 531 [1/1] (0.00ns)   --->   "%empty_32 = or i5 %tmp_21, 7" [aes.c:205]   --->   Operation 531 'or' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 532 [1/1] (1.12ns)   --->   "%icmp_ln205_2 = icmp ugt i5 %tmp_21, %empty_32" [aes.c:205]   --->   Operation 532 'icmp' 'icmp_ln205_2' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 533 [1/1] (0.00ns)   --->   "%zext_ln205_18 = zext i5 %tmp_21 to i6" [aes.c:205]   --->   Operation 533 'zext' 'zext_ln205_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln205_19 = zext i5 %empty_32 to i6" [aes.c:205]   --->   Operation 534 'zext' 'zext_ln205_19' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 535 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_13)   --->   "%tmp_22 = call i32 @llvm.part.select.i32(i32 %sbox_load_11, i32 31, i32 0)" [aes.c:205]   --->   Operation 535 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 536 [1/1] (1.36ns)   --->   "%sub_ln205_6 = sub i6 %zext_ln205_18, %zext_ln205_19" [aes.c:205]   --->   Operation 536 'sub' 'sub_ln205_6' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 537 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_13)   --->   "%xor_ln205_8 = xor i6 %zext_ln205_18, 31" [aes.c:205]   --->   Operation 537 'xor' 'xor_ln205_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 538 [1/1] (1.36ns)   --->   "%sub_ln205_7 = sub i6 %zext_ln205_19, %zext_ln205_18" [aes.c:205]   --->   Operation 538 'sub' 'sub_ln205_7' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 539 [1/1] (0.00ns) (grouped into LUT with out node sub_ln205_8)   --->   "%select_ln205_6 = select i1 %icmp_ln205_2, i6 %sub_ln205_6, i6 %sub_ln205_7" [aes.c:205]   --->   Operation 539 'select' 'select_ln205_6' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 540 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_13)   --->   "%select_ln205_7 = select i1 %icmp_ln205_2, i32 %tmp_22, i32 %sbox_load_11" [aes.c:205]   --->   Operation 540 'select' 'select_ln205_7' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 541 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_13)   --->   "%select_ln205_8 = select i1 %icmp_ln205_2, i6 %xor_ln205_8, i6 %zext_ln205_18" [aes.c:205]   --->   Operation 541 'select' 'select_ln205_8' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 542 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln205_8 = sub i6 31, %select_ln205_6" [aes.c:205]   --->   Operation 542 'sub' 'sub_ln205_8' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_13)   --->   "%zext_ln205_20 = zext i6 %select_ln205_8 to i32" [aes.c:205]   --->   Operation 543 'zext' 'zext_ln205_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 544 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_2)   --->   "%zext_ln205_21 = zext i6 %sub_ln205_8 to i32" [aes.c:205]   --->   Operation 544 'zext' 'zext_ln205_21' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 545 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln205_13 = lshr i32 %select_ln205_7, %zext_ln205_20" [aes.c:205]   --->   Operation 545 'lshr' 'lshr_ln205_13' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 546 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_2)   --->   "%lshr_ln205_14 = lshr i32 -1, %zext_ln205_21" [aes.c:205]   --->   Operation 546 'lshr' 'lshr_ln205_14' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 547 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln205_2 = and i32 %lshr_ln205_13, %lshr_ln205_14" [aes.c:205]   --->   Operation 547 'and' 'and_ln205_2' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 548 [1/1] (0.00ns)   --->   "%trunc_ln205_4 = trunc i32 %and_ln205_2 to i8" [aes.c:205]   --->   Operation 548 'trunc' 'trunc_ln205_4' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 549 [1/1] (0.00ns) (grouped into LUT with out node xor_ln224_8)   --->   "%xor_ln224_42 = xor i8 %xor_ln224_4, 4" [aes.c:224]   --->   Operation 549 'xor' 'xor_ln224_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 550 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln224_8 = xor i8 %xor_ln224_42, %trunc_ln202_5" [aes.c:224]   --->   Operation 550 'xor' 'xor_ln224_8' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 551 [1/1] (0.66ns)   --->   "%xor_ln227_8 = xor i8 %trunc_ln205_4, %xor_ln227_4" [aes.c:227]   --->   Operation 551 'xor' 'xor_ln227_8' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 552 [1/1] (0.66ns)   --->   "%xor_ln225_10 = xor i8 %xor_ln225_8, %xor_ln225_2" [aes.c:225]   --->   Operation 552 'xor' 'xor_ln225_10' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 553 [1/1] (0.66ns)   --->   "%xor_ln226_10 = xor i8 %xor_ln226_8, %xor_ln226_2" [aes.c:226]   --->   Operation 553 'xor' 'xor_ln226_10' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 554 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205_3)   --->   "%trunc_ln224_3 = trunc i32 %and_ln202_2 to i2" [aes.c:224]   --->   Operation 554 'trunc' 'trunc_ln224_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 555 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205_3)   --->   "%xor_ln224_43 = xor i2 %trunc_ln224_3, %xor_ln205" [aes.c:224]   --->   Operation 555 'xor' 'xor_ln224_43' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 556 [1/1] (0.66ns)   --->   "%xor_ln225_11 = xor i8 %xor_ln225_10, %xor_ln225_7" [aes.c:225]   --->   Operation 556 'xor' 'xor_ln225_11' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 557 [1/1] (0.66ns)   --->   "%xor_ln226_11 = xor i8 %xor_ln226_10, %xor_ln226_7" [aes.c:226]   --->   Operation 557 'xor' 'xor_ln226_11' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 558 [1/1] (0.00ns) (grouped into LUT with out node xor_ln204_2)   --->   "%trunc_ln227_2 = trunc i32 %and_ln205_2 to i2" [aes.c:227]   --->   Operation 558 'trunc' 'trunc_ln227_2' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 559 [1/1] (0.00ns) (grouped into LUT with out node xor_ln204_2)   --->   "%xor_ln227_40 = xor i2 %xor_ln204, %trunc_ln227_2" [aes.c:227]   --->   Operation 559 'xor' 'xor_ln227_40' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 560 [1/1] (0.00ns)   --->   "%lshr_ln202_3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln225_11, i32 2, i32 7)" [aes.c:202]   --->   Operation 560 'partselect' 'lshr_ln202_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 561 [1/1] (0.00ns)   --->   "%zext_ln202_3 = zext i6 %lshr_ln202_3 to i64" [aes.c:202]   --->   Operation 561 'zext' 'zext_ln202_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 562 [1/1] (0.00ns)   --->   "%sbox_addr_12 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln202_3" [aes.c:202]   --->   Operation 562 'getelementptr' 'sbox_addr_12' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 563 [2/2] (2.66ns)   --->   "%sbox_load_12 = load i32* %sbox_addr_12, align 4" [aes.c:202]   --->   Operation 563 'load' 'sbox_load_12' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_8 : Operation 564 [1/1] (0.00ns)   --->   "%lshr_ln203_3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln226_11, i32 2, i32 7)" [aes.c:203]   --->   Operation 564 'partselect' 'lshr_ln203_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 565 [1/1] (0.00ns)   --->   "%zext_ln203_3 = zext i6 %lshr_ln203_3 to i64" [aes.c:203]   --->   Operation 565 'zext' 'zext_ln203_3' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 566 [1/1] (0.00ns)   --->   "%sbox_addr_13 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln203_3" [aes.c:203]   --->   Operation 566 'getelementptr' 'sbox_addr_13' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 567 [2/2] (2.66ns)   --->   "%sbox_load_13 = load i32* %sbox_addr_13, align 4" [aes.c:203]   --->   Operation 567 'load' 'sbox_load_13' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_8 : Operation 568 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln204_2 = xor i2 %xor_ln227_40, %trunc_ln204_4" [aes.c:204]   --->   Operation 568 'xor' 'xor_ln204_2' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 569 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln205_3 = xor i2 %xor_ln205_2, %xor_ln224_43" [aes.c:205]   --->   Operation 569 'xor' 'xor_ln205_3' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 8.23>
ST_9 : Operation 570 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_12 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 12" [aes.c:224]   --->   Operation 570 'getelementptr' 'RoundKey_0_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 571 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_8, i8* %RoundKey_0_addr_12, align 1" [aes.c:224]   --->   Operation 571 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_9 : Operation 572 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_12 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 12" [aes.c:225]   --->   Operation 572 'getelementptr' 'RoundKey_1_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 573 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_8, i8* %RoundKey_1_addr_12, align 1" [aes.c:225]   --->   Operation 573 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_9 : Operation 574 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_12 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 12" [aes.c:226]   --->   Operation 574 'getelementptr' 'RoundKey_2_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 575 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_8, i8* %RoundKey_2_addr_12, align 1" [aes.c:226]   --->   Operation 575 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_9 : Operation 576 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_12 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 12" [aes.c:227]   --->   Operation 576 'getelementptr' 'RoundKey_3_addr_12' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 577 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_8, i8* %RoundKey_3_addr_12, align 1" [aes.c:227]   --->   Operation 577 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_9 : Operation 578 [1/1] (0.66ns)   --->   "%xor_ln224_9 = xor i8 %xor_ln224_8, %xor_ln224_5" [aes.c:224]   --->   Operation 578 'xor' 'xor_ln224_9' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 579 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_13 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 13" [aes.c:224]   --->   Operation 579 'getelementptr' 'RoundKey_0_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 580 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_9, i8* %RoundKey_0_addr_13, align 1" [aes.c:224]   --->   Operation 580 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_9 : Operation 581 [1/1] (0.66ns)   --->   "%xor_ln225_9 = xor i8 %xor_ln225_8, %xor_ln225_5" [aes.c:225]   --->   Operation 581 'xor' 'xor_ln225_9' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 582 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_13 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 13" [aes.c:225]   --->   Operation 582 'getelementptr' 'RoundKey_1_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 583 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_9, i8* %RoundKey_1_addr_13, align 1" [aes.c:225]   --->   Operation 583 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_9 : Operation 584 [1/1] (0.66ns)   --->   "%xor_ln226_9 = xor i8 %xor_ln226_8, %xor_ln226_5" [aes.c:226]   --->   Operation 584 'xor' 'xor_ln226_9' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 585 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_13 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 13" [aes.c:226]   --->   Operation 585 'getelementptr' 'RoundKey_2_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 586 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_9, i8* %RoundKey_2_addr_13, align 1" [aes.c:226]   --->   Operation 586 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_9 : Operation 587 [1/1] (0.66ns)   --->   "%xor_ln227_9 = xor i8 %xor_ln227_8, %xor_ln227_5" [aes.c:227]   --->   Operation 587 'xor' 'xor_ln227_9' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 588 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_13 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 13" [aes.c:227]   --->   Operation 588 'getelementptr' 'RoundKey_3_addr_13' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 589 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_9, i8* %RoundKey_3_addr_13, align 1" [aes.c:227]   --->   Operation 589 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_9 : Operation 590 [1/1] (0.66ns)   --->   "%xor_ln224_10 = xor i8 %xor_ln224_8, %xor_ln224_2" [aes.c:224]   --->   Operation 590 'xor' 'xor_ln224_10' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 591 [1/1] (0.66ns)   --->   "%xor_ln227_10 = xor i8 %xor_ln227_8, %xor_ln227_2" [aes.c:227]   --->   Operation 591 'xor' 'xor_ln227_10' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 592 [1/1] (0.66ns)   --->   "%xor_ln224_11 = xor i8 %xor_ln224_10, %xor_ln224_7" [aes.c:224]   --->   Operation 592 'xor' 'xor_ln224_11' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 593 [1/1] (0.66ns)   --->   "%xor_ln227_11 = xor i8 %xor_ln227_10, %xor_ln227_7" [aes.c:227]   --->   Operation 593 'xor' 'xor_ln227_11' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 594 [1/2] (2.66ns)   --->   "%sbox_load_12 = load i32* %sbox_addr_12, align 4" [aes.c:202]   --->   Operation 594 'load' 'sbox_load_12' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_9 : Operation 595 [1/1] (0.61ns)   --->   "%empty_33 = xor i2 %xor_ln202_2, %empty_17" [aes.c:202]   --->   Operation 595 'xor' 'empty_33' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 596 [1/1] (0.61ns)   --->   "%trunc_ln202_31030240 = xor i2 %empty_33, %trunc_ln202_21062266" [aes.c:202]   --->   Operation 596 'xor' 'trunc_ln202_31030240' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 597 [1/1] (0.00ns)   --->   "%tmp_23 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln202_31030240, i3 0)" [aes.c:202]   --->   Operation 597 'bitconcatenate' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 598 [1/1] (0.00ns)   --->   "%empty_34 = or i5 %tmp_23, 7" [aes.c:202]   --->   Operation 598 'or' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 599 [1/1] (1.12ns)   --->   "%icmp_ln202_3 = icmp ugt i5 %tmp_23, %empty_34" [aes.c:202]   --->   Operation 599 'icmp' 'icmp_ln202_3' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln202_22 = zext i5 %tmp_23 to i6" [aes.c:202]   --->   Operation 600 'zext' 'zext_ln202_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 601 [1/1] (0.00ns)   --->   "%zext_ln202_23 = zext i5 %empty_34 to i6" [aes.c:202]   --->   Operation 601 'zext' 'zext_ln202_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_15)   --->   "%tmp_24 = call i32 @llvm.part.select.i32(i32 %sbox_load_12, i32 31, i32 0)" [aes.c:202]   --->   Operation 602 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 603 [1/1] (1.36ns)   --->   "%sub_ln202_9 = sub i6 %zext_ln202_22, %zext_ln202_23" [aes.c:202]   --->   Operation 603 'sub' 'sub_ln202_9' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 604 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_15)   --->   "%xor_ln202_8 = xor i6 %zext_ln202_22, 31" [aes.c:202]   --->   Operation 604 'xor' 'xor_ln202_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 605 [1/1] (1.36ns)   --->   "%sub_ln202_10 = sub i6 %zext_ln202_23, %zext_ln202_22" [aes.c:202]   --->   Operation 605 'sub' 'sub_ln202_10' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 606 [1/1] (0.00ns) (grouped into LUT with out node sub_ln202_11)   --->   "%select_ln202_9 = select i1 %icmp_ln202_3, i6 %sub_ln202_9, i6 %sub_ln202_10" [aes.c:202]   --->   Operation 606 'select' 'select_ln202_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_15)   --->   "%select_ln202_10 = select i1 %icmp_ln202_3, i32 %tmp_24, i32 %sbox_load_12" [aes.c:202]   --->   Operation 607 'select' 'select_ln202_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 608 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_15)   --->   "%select_ln202_11 = select i1 %icmp_ln202_3, i6 %xor_ln202_8, i6 %zext_ln202_22" [aes.c:202]   --->   Operation 608 'select' 'select_ln202_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 609 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln202_11 = sub i6 31, %select_ln202_9" [aes.c:202]   --->   Operation 609 'sub' 'sub_ln202_11' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 610 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_15)   --->   "%zext_ln202_24 = zext i6 %select_ln202_11 to i32" [aes.c:202]   --->   Operation 610 'zext' 'zext_ln202_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 611 [1/1] (0.00ns) (grouped into LUT with out node and_ln202_3)   --->   "%zext_ln202_25 = zext i6 %sub_ln202_11 to i32" [aes.c:202]   --->   Operation 611 'zext' 'zext_ln202_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 612 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln202_15 = lshr i32 %select_ln202_10, %zext_ln202_24" [aes.c:202]   --->   Operation 612 'lshr' 'lshr_ln202_15' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 613 [1/1] (0.00ns) (grouped into LUT with out node and_ln202_3)   --->   "%lshr_ln202_16 = lshr i32 -1, %zext_ln202_25" [aes.c:202]   --->   Operation 613 'lshr' 'lshr_ln202_16' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 614 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln202_3 = and i32 %lshr_ln202_15, %lshr_ln202_16" [aes.c:202]   --->   Operation 614 'and' 'and_ln202_3' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 615 [1/1] (0.00ns)   --->   "%trunc_ln202_6 = trunc i32 %and_ln202_3 to i8" [aes.c:202]   --->   Operation 615 'trunc' 'trunc_ln202_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 616 [1/2] (2.66ns)   --->   "%sbox_load_13 = load i32* %sbox_addr_13, align 4" [aes.c:203]   --->   Operation 616 'load' 'sbox_load_13' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_9 : Operation 617 [1/1] (0.61ns)   --->   "%empty_35 = xor i2 %xor_ln203_2, %empty_19" [aes.c:203]   --->   Operation 617 'xor' 'empty_35' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 618 [1/1] (0.61ns)   --->   "%trunc_ln203_31028238 = xor i2 %empty_35, %trunc_ln203_21060264" [aes.c:203]   --->   Operation 618 'xor' 'trunc_ln203_31028238' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 619 [1/1] (0.00ns)   --->   "%tmp_25 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln203_31028238, i3 0)" [aes.c:203]   --->   Operation 619 'bitconcatenate' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 620 [1/1] (0.00ns)   --->   "%empty_36 = or i5 %tmp_25, 7" [aes.c:203]   --->   Operation 620 'or' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 621 [1/1] (1.12ns)   --->   "%icmp_ln203_3 = icmp ugt i5 %tmp_25, %empty_36" [aes.c:203]   --->   Operation 621 'icmp' 'icmp_ln203_3' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 622 [1/1] (0.00ns)   --->   "%zext_ln203_22 = zext i5 %tmp_25 to i6" [aes.c:203]   --->   Operation 622 'zext' 'zext_ln203_22' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 623 [1/1] (0.00ns)   --->   "%zext_ln203_23 = zext i5 %empty_36 to i6" [aes.c:203]   --->   Operation 623 'zext' 'zext_ln203_23' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 624 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_15)   --->   "%tmp_26 = call i32 @llvm.part.select.i32(i32 %sbox_load_13, i32 31, i32 0)" [aes.c:203]   --->   Operation 624 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 625 [1/1] (1.36ns)   --->   "%sub_ln203_9 = sub i6 %zext_ln203_22, %zext_ln203_23" [aes.c:203]   --->   Operation 625 'sub' 'sub_ln203_9' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 626 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_15)   --->   "%xor_ln203_8 = xor i6 %zext_ln203_22, 31" [aes.c:203]   --->   Operation 626 'xor' 'xor_ln203_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 627 [1/1] (1.36ns)   --->   "%sub_ln203_10 = sub i6 %zext_ln203_23, %zext_ln203_22" [aes.c:203]   --->   Operation 627 'sub' 'sub_ln203_10' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 628 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_11)   --->   "%select_ln203_9 = select i1 %icmp_ln203_3, i6 %sub_ln203_9, i6 %sub_ln203_10" [aes.c:203]   --->   Operation 628 'select' 'select_ln203_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 629 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_15)   --->   "%select_ln203_10 = select i1 %icmp_ln203_3, i32 %tmp_26, i32 %sbox_load_13" [aes.c:203]   --->   Operation 629 'select' 'select_ln203_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 630 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_15)   --->   "%select_ln203_11 = select i1 %icmp_ln203_3, i6 %xor_ln203_8, i6 %zext_ln203_22" [aes.c:203]   --->   Operation 630 'select' 'select_ln203_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 631 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln203_11 = sub i6 31, %select_ln203_9" [aes.c:203]   --->   Operation 631 'sub' 'sub_ln203_11' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_15)   --->   "%zext_ln203_24 = zext i6 %select_ln203_11 to i32" [aes.c:203]   --->   Operation 632 'zext' 'zext_ln203_24' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 633 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_3)   --->   "%zext_ln203_25 = zext i6 %sub_ln203_11 to i32" [aes.c:203]   --->   Operation 633 'zext' 'zext_ln203_25' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 634 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln203_15 = lshr i32 %select_ln203_10, %zext_ln203_24" [aes.c:203]   --->   Operation 634 'lshr' 'lshr_ln203_15' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 635 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_3)   --->   "%lshr_ln203_16 = lshr i32 -1, %zext_ln203_25" [aes.c:203]   --->   Operation 635 'lshr' 'lshr_ln203_16' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 636 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln203_3 = and i32 %lshr_ln203_15, %lshr_ln203_16" [aes.c:203]   --->   Operation 636 'and' 'and_ln203_3' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 637 [1/1] (0.00ns)   --->   "%trunc_ln203_6 = trunc i32 %and_ln203_3 to i8" [aes.c:203]   --->   Operation 637 'trunc' 'trunc_ln203_6' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 638 [1/1] (0.00ns)   --->   "%lshr_ln204_3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_11, i32 2, i32 7)" [aes.c:204]   --->   Operation 638 'partselect' 'lshr_ln204_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 639 [1/1] (0.00ns)   --->   "%zext_ln204_3 = zext i6 %lshr_ln204_3 to i64" [aes.c:204]   --->   Operation 639 'zext' 'zext_ln204_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 640 [1/1] (0.00ns)   --->   "%sbox_addr_14 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln204_3" [aes.c:204]   --->   Operation 640 'getelementptr' 'sbox_addr_14' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 641 [2/2] (2.66ns)   --->   "%sbox_load_14 = load i32* %sbox_addr_14, align 4" [aes.c:204]   --->   Operation 641 'load' 'sbox_load_14' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_9 : Operation 642 [1/1] (0.00ns)   --->   "%lshr_ln205_3 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln224_11, i32 2, i32 7)" [aes.c:205]   --->   Operation 642 'partselect' 'lshr_ln205_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 643 [1/1] (0.00ns)   --->   "%zext_ln205_3 = zext i6 %lshr_ln205_3 to i64" [aes.c:205]   --->   Operation 643 'zext' 'zext_ln205_3' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 644 [1/1] (0.00ns)   --->   "%sbox_addr_15 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_3" [aes.c:205]   --->   Operation 644 'getelementptr' 'sbox_addr_15' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 645 [2/2] (2.66ns)   --->   "%sbox_load_15 = load i32* %sbox_addr_15, align 4" [aes.c:205]   --->   Operation 645 'load' 'sbox_load_15' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_9 : Operation 646 [1/1] (0.66ns)   --->   "%xor_ln207_1 = xor i8 %trunc_ln202_6, 8" [aes.c:207]   --->   Operation 646 'xor' 'xor_ln207_1' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 647 [1/1] (0.66ns)   --->   "%xor_ln224_12 = xor i8 %xor_ln207_1, %xor_ln224_8" [aes.c:224]   --->   Operation 647 'xor' 'xor_ln224_12' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 648 [1/1] (0.66ns)   --->   "%xor_ln225_12 = xor i8 %trunc_ln203_6, %xor_ln225_8" [aes.c:225]   --->   Operation 648 'xor' 'xor_ln225_12' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 649 [1/1] (0.66ns)   --->   "%xor_ln224_13 = xor i8 %xor_ln207_1, %xor_ln224_5" [aes.c:224]   --->   Operation 649 'xor' 'xor_ln224_13' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 650 [1/1] (0.66ns)   --->   "%xor_ln225_13 = xor i8 %trunc_ln203_6, %xor_ln225_5" [aes.c:225]   --->   Operation 650 'xor' 'xor_ln225_13' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 651 [1/1] (0.66ns)   --->   "%xor_ln224_15 = xor i8 %Key_0_load_3, %xor_ln207_1" [aes.c:224]   --->   Operation 651 'xor' 'xor_ln224_15' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 652 [1/1] (0.66ns)   --->   "%xor_ln225_15 = xor i8 %Key_1_load_3, %trunc_ln203_6" [aes.c:225]   --->   Operation 652 'xor' 'xor_ln225_15' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 653 [1/1] (0.00ns)   --->   "%lshr_ln202_4 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln225_15, i32 2, i32 7)" [aes.c:202]   --->   Operation 653 'partselect' 'lshr_ln202_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 654 [1/1] (0.00ns)   --->   "%empty_41 = trunc i32 %and_ln203_3 to i2" [aes.c:203]   --->   Operation 654 'trunc' 'empty_41' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 655 [1/1] (0.00ns)   --->   "%lshr_ln205_4 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln224_15, i32 2, i32 7)" [aes.c:205]   --->   Operation 655 'partselect' 'lshr_ln205_4' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 656 [1/1] (0.00ns)   --->   "%trunc_ln205_6 = trunc i32 %and_ln202_3 to i2" [aes.c:205]   --->   Operation 656 'trunc' 'trunc_ln205_6' <Predicate = true> <Delay = 0.00>

State 10 <SV = 9> <Delay = 7.57>
ST_10 : Operation 657 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_14 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 14" [aes.c:224]   --->   Operation 657 'getelementptr' 'RoundKey_0_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 658 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_10, i8* %RoundKey_0_addr_14, align 1" [aes.c:224]   --->   Operation 658 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_10 : Operation 659 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_14 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 14" [aes.c:225]   --->   Operation 659 'getelementptr' 'RoundKey_1_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 660 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_10, i8* %RoundKey_1_addr_14, align 1" [aes.c:225]   --->   Operation 660 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_10 : Operation 661 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_14 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 14" [aes.c:226]   --->   Operation 661 'getelementptr' 'RoundKey_2_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 662 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_10, i8* %RoundKey_2_addr_14, align 1" [aes.c:226]   --->   Operation 662 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_10 : Operation 663 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_14 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 14" [aes.c:227]   --->   Operation 663 'getelementptr' 'RoundKey_3_addr_14' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 664 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_10, i8* %RoundKey_3_addr_14, align 1" [aes.c:227]   --->   Operation 664 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_10 : Operation 665 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_15 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 15" [aes.c:224]   --->   Operation 665 'getelementptr' 'RoundKey_0_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 666 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_11, i8* %RoundKey_0_addr_15, align 1" [aes.c:224]   --->   Operation 666 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_10 : Operation 667 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_15 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 15" [aes.c:225]   --->   Operation 667 'getelementptr' 'RoundKey_1_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 668 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_11, i8* %RoundKey_1_addr_15, align 1" [aes.c:225]   --->   Operation 668 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_10 : Operation 669 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_15 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 15" [aes.c:226]   --->   Operation 669 'getelementptr' 'RoundKey_2_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 670 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_11, i8* %RoundKey_2_addr_15, align 1" [aes.c:226]   --->   Operation 670 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_10 : Operation 671 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_15 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 15" [aes.c:227]   --->   Operation 671 'getelementptr' 'RoundKey_3_addr_15' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 672 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_11, i8* %RoundKey_3_addr_15, align 1" [aes.c:227]   --->   Operation 672 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_10 : Operation 673 [1/2] (2.66ns)   --->   "%sbox_load_14 = load i32* %sbox_addr_14, align 4" [aes.c:204]   --->   Operation 673 'load' 'sbox_load_14' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_10 : Operation 674 [1/1] (0.61ns)   --->   "%empty_37 = xor i2 %xor_ln204_2, %empty_21" [aes.c:204]   --->   Operation 674 'xor' 'empty_37' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 675 [1/1] (0.61ns)   --->   "%trunc_ln204_31026236 = xor i2 %empty_37, %trunc_ln204_21058262" [aes.c:204]   --->   Operation 675 'xor' 'trunc_ln204_31026236' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 676 [1/1] (0.00ns)   --->   "%tmp_27 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln204_31026236, i3 0)" [aes.c:204]   --->   Operation 676 'bitconcatenate' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 677 [1/1] (0.00ns)   --->   "%empty_38 = or i5 %tmp_27, 7" [aes.c:204]   --->   Operation 677 'or' 'empty_38' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 678 [1/1] (1.12ns)   --->   "%icmp_ln204_3 = icmp ugt i5 %tmp_27, %empty_38" [aes.c:204]   --->   Operation 678 'icmp' 'icmp_ln204_3' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 679 [1/1] (0.00ns)   --->   "%zext_ln204_22 = zext i5 %tmp_27 to i6" [aes.c:204]   --->   Operation 679 'zext' 'zext_ln204_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 680 [1/1] (0.00ns)   --->   "%zext_ln204_23 = zext i5 %empty_38 to i6" [aes.c:204]   --->   Operation 680 'zext' 'zext_ln204_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 681 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_15)   --->   "%tmp_28 = call i32 @llvm.part.select.i32(i32 %sbox_load_14, i32 31, i32 0)" [aes.c:204]   --->   Operation 681 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 682 [1/1] (1.36ns)   --->   "%sub_ln204_9 = sub i6 %zext_ln204_22, %zext_ln204_23" [aes.c:204]   --->   Operation 682 'sub' 'sub_ln204_9' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 683 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_15)   --->   "%xor_ln204_8 = xor i6 %zext_ln204_22, 31" [aes.c:204]   --->   Operation 683 'xor' 'xor_ln204_8' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 684 [1/1] (1.36ns)   --->   "%sub_ln204_10 = sub i6 %zext_ln204_23, %zext_ln204_22" [aes.c:204]   --->   Operation 684 'sub' 'sub_ln204_10' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 685 [1/1] (0.00ns) (grouped into LUT with out node sub_ln204_11)   --->   "%select_ln204_9 = select i1 %icmp_ln204_3, i6 %sub_ln204_9, i6 %sub_ln204_10" [aes.c:204]   --->   Operation 685 'select' 'select_ln204_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 686 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_15)   --->   "%select_ln204_10 = select i1 %icmp_ln204_3, i32 %tmp_28, i32 %sbox_load_14" [aes.c:204]   --->   Operation 686 'select' 'select_ln204_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_15)   --->   "%select_ln204_11 = select i1 %icmp_ln204_3, i6 %xor_ln204_8, i6 %zext_ln204_22" [aes.c:204]   --->   Operation 687 'select' 'select_ln204_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 688 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln204_11 = sub i6 31, %select_ln204_9" [aes.c:204]   --->   Operation 688 'sub' 'sub_ln204_11' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 689 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_15)   --->   "%zext_ln204_24 = zext i6 %select_ln204_11 to i32" [aes.c:204]   --->   Operation 689 'zext' 'zext_ln204_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 690 [1/1] (0.00ns) (grouped into LUT with out node and_ln204_3)   --->   "%zext_ln204_25 = zext i6 %sub_ln204_11 to i32" [aes.c:204]   --->   Operation 690 'zext' 'zext_ln204_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 691 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln204_15 = lshr i32 %select_ln204_10, %zext_ln204_24" [aes.c:204]   --->   Operation 691 'lshr' 'lshr_ln204_15' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node and_ln204_3)   --->   "%lshr_ln204_16 = lshr i32 -1, %zext_ln204_25" [aes.c:204]   --->   Operation 692 'lshr' 'lshr_ln204_16' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 693 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln204_3 = and i32 %lshr_ln204_15, %lshr_ln204_16" [aes.c:204]   --->   Operation 693 'and' 'and_ln204_3' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 694 [1/1] (0.00ns)   --->   "%trunc_ln204_6 = trunc i32 %and_ln204_3 to i8" [aes.c:204]   --->   Operation 694 'trunc' 'trunc_ln204_6' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 695 [1/2] (2.66ns)   --->   "%sbox_load_15 = load i32* %sbox_addr_15, align 4" [aes.c:205]   --->   Operation 695 'load' 'sbox_load_15' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_10 : Operation 696 [1/1] (0.61ns)   --->   "%empty_39 = xor i2 %xor_ln205_3, %empty_23" [aes.c:205]   --->   Operation 696 'xor' 'empty_39' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 697 [1/1] (0.61ns)   --->   "%trunc_ln205_31024234 = xor i2 %empty_39, %trunc_ln205_21056260" [aes.c:205]   --->   Operation 697 'xor' 'trunc_ln205_31024234' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 698 [1/1] (0.00ns)   --->   "%tmp_29 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_31024234, i3 0)" [aes.c:205]   --->   Operation 698 'bitconcatenate' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 699 [1/1] (0.00ns)   --->   "%empty_40 = or i5 %tmp_29, 7" [aes.c:205]   --->   Operation 699 'or' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 700 [1/1] (1.12ns)   --->   "%icmp_ln205_3 = icmp ugt i5 %tmp_29, %empty_40" [aes.c:205]   --->   Operation 700 'icmp' 'icmp_ln205_3' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 701 [1/1] (0.00ns)   --->   "%zext_ln205_22 = zext i5 %tmp_29 to i6" [aes.c:205]   --->   Operation 701 'zext' 'zext_ln205_22' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 702 [1/1] (0.00ns)   --->   "%zext_ln205_23 = zext i5 %empty_40 to i6" [aes.c:205]   --->   Operation 702 'zext' 'zext_ln205_23' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 703 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_15)   --->   "%tmp_30 = call i32 @llvm.part.select.i32(i32 %sbox_load_15, i32 31, i32 0)" [aes.c:205]   --->   Operation 703 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 704 [1/1] (1.36ns)   --->   "%sub_ln205_9 = sub i6 %zext_ln205_22, %zext_ln205_23" [aes.c:205]   --->   Operation 704 'sub' 'sub_ln205_9' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 705 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_15)   --->   "%xor_ln205_9 = xor i6 %zext_ln205_22, 31" [aes.c:205]   --->   Operation 705 'xor' 'xor_ln205_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 706 [1/1] (1.36ns)   --->   "%sub_ln205_10 = sub i6 %zext_ln205_23, %zext_ln205_22" [aes.c:205]   --->   Operation 706 'sub' 'sub_ln205_10' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node sub_ln205_11)   --->   "%select_ln205_9 = select i1 %icmp_ln205_3, i6 %sub_ln205_9, i6 %sub_ln205_10" [aes.c:205]   --->   Operation 707 'select' 'select_ln205_9' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 708 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_15)   --->   "%select_ln205_10 = select i1 %icmp_ln205_3, i32 %tmp_30, i32 %sbox_load_15" [aes.c:205]   --->   Operation 708 'select' 'select_ln205_10' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 709 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_15)   --->   "%select_ln205_11 = select i1 %icmp_ln205_3, i6 %xor_ln205_9, i6 %zext_ln205_22" [aes.c:205]   --->   Operation 709 'select' 'select_ln205_11' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 710 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln205_11 = sub i6 31, %select_ln205_9" [aes.c:205]   --->   Operation 710 'sub' 'sub_ln205_11' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 711 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_15)   --->   "%zext_ln205_24 = zext i6 %select_ln205_11 to i32" [aes.c:205]   --->   Operation 711 'zext' 'zext_ln205_24' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_3)   --->   "%zext_ln205_25 = zext i6 %sub_ln205_11 to i32" [aes.c:205]   --->   Operation 712 'zext' 'zext_ln205_25' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 713 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln205_15 = lshr i32 %select_ln205_10, %zext_ln205_24" [aes.c:205]   --->   Operation 713 'lshr' 'lshr_ln205_15' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 714 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_3)   --->   "%lshr_ln205_16 = lshr i32 -1, %zext_ln205_25" [aes.c:205]   --->   Operation 714 'lshr' 'lshr_ln205_16' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 715 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln205_3 = and i32 %lshr_ln205_15, %lshr_ln205_16" [aes.c:205]   --->   Operation 715 'and' 'and_ln205_3' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 716 [1/1] (0.00ns)   --->   "%trunc_ln205_5 = trunc i32 %and_ln205_3 to i8" [aes.c:205]   --->   Operation 716 'trunc' 'trunc_ln205_5' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 717 [1/1] (0.66ns)   --->   "%xor_ln226_12 = xor i8 %trunc_ln204_6, %xor_ln226_8" [aes.c:226]   --->   Operation 717 'xor' 'xor_ln226_12' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 718 [1/1] (0.66ns)   --->   "%xor_ln227_12 = xor i8 %trunc_ln205_5, %xor_ln227_8" [aes.c:227]   --->   Operation 718 'xor' 'xor_ln227_12' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 719 [1/1] (0.66ns)   --->   "%xor_ln226_13 = xor i8 %trunc_ln204_6, %xor_ln226_5" [aes.c:226]   --->   Operation 719 'xor' 'xor_ln226_13' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 720 [1/1] (0.66ns)   --->   "%xor_ln227_13 = xor i8 %trunc_ln205_5, %xor_ln227_5" [aes.c:227]   --->   Operation 720 'xor' 'xor_ln227_13' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 721 [1/1] (0.66ns)   --->   "%xor_ln226_15 = xor i8 %Key_2_load_3, %trunc_ln204_6" [aes.c:226]   --->   Operation 721 'xor' 'xor_ln226_15' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 722 [1/1] (0.66ns)   --->   "%xor_ln227_15 = xor i8 %Key_3_load_3, %trunc_ln205_5" [aes.c:227]   --->   Operation 722 'xor' 'xor_ln227_15' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 723 [1/1] (0.00ns)   --->   "%zext_ln202_4 = zext i6 %lshr_ln202_4 to i64" [aes.c:202]   --->   Operation 723 'zext' 'zext_ln202_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 724 [1/1] (0.00ns)   --->   "%sbox_addr_16 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln202_4" [aes.c:202]   --->   Operation 724 'getelementptr' 'sbox_addr_16' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 725 [2/2] (2.66ns)   --->   "%sbox_load_16 = load i32* %sbox_addr_16, align 4" [aes.c:202]   --->   Operation 725 'load' 'sbox_load_16' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_10 : Operation 726 [1/1] (0.00ns)   --->   "%lshr_ln203_4 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln226_15, i32 2, i32 7)" [aes.c:203]   --->   Operation 726 'partselect' 'lshr_ln203_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 727 [1/1] (0.00ns)   --->   "%empty_43 = trunc i32 %and_ln204_3 to i2" [aes.c:204]   --->   Operation 727 'trunc' 'empty_43' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 728 [1/1] (0.00ns)   --->   "%lshr_ln204_4 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_15, i32 2, i32 7)" [aes.c:204]   --->   Operation 728 'partselect' 'lshr_ln204_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 729 [1/1] (0.00ns)   --->   "%empty_45 = trunc i32 %and_ln205_3 to i2" [aes.c:205]   --->   Operation 729 'trunc' 'empty_45' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 730 [1/1] (0.00ns)   --->   "%zext_ln205_4 = zext i6 %lshr_ln205_4 to i64" [aes.c:205]   --->   Operation 730 'zext' 'zext_ln205_4' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 731 [1/1] (0.00ns)   --->   "%sbox_addr_19 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_4" [aes.c:205]   --->   Operation 731 'getelementptr' 'sbox_addr_19' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 732 [2/2] (2.66ns)   --->   "%sbox_load_19 = load i32* %sbox_addr_19, align 4" [aes.c:205]   --->   Operation 732 'load' 'sbox_load_19' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 11 <SV = 10> <Delay = 7.57>
ST_11 : Operation 733 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_16 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 16" [aes.c:224]   --->   Operation 733 'getelementptr' 'RoundKey_0_addr_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 734 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_12, i8* %RoundKey_0_addr_16, align 1" [aes.c:224]   --->   Operation 734 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_11 : Operation 735 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_16 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 16" [aes.c:225]   --->   Operation 735 'getelementptr' 'RoundKey_1_addr_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 736 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_12, i8* %RoundKey_1_addr_16, align 1" [aes.c:225]   --->   Operation 736 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_11 : Operation 737 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_16 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 16" [aes.c:226]   --->   Operation 737 'getelementptr' 'RoundKey_2_addr_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 738 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_12, i8* %RoundKey_2_addr_16, align 1" [aes.c:226]   --->   Operation 738 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_11 : Operation 739 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_16 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 16" [aes.c:227]   --->   Operation 739 'getelementptr' 'RoundKey_3_addr_16' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 740 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_12, i8* %RoundKey_3_addr_16, align 1" [aes.c:227]   --->   Operation 740 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_11 : Operation 741 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_17 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 17" [aes.c:224]   --->   Operation 741 'getelementptr' 'RoundKey_0_addr_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 742 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_13, i8* %RoundKey_0_addr_17, align 1" [aes.c:224]   --->   Operation 742 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_11 : Operation 743 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_17 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 17" [aes.c:225]   --->   Operation 743 'getelementptr' 'RoundKey_1_addr_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 744 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_13, i8* %RoundKey_1_addr_17, align 1" [aes.c:225]   --->   Operation 744 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_11 : Operation 745 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_17 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 17" [aes.c:226]   --->   Operation 745 'getelementptr' 'RoundKey_2_addr_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 746 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_13, i8* %RoundKey_2_addr_17, align 1" [aes.c:226]   --->   Operation 746 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_11 : Operation 747 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_17 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 17" [aes.c:227]   --->   Operation 747 'getelementptr' 'RoundKey_3_addr_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 748 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_13, i8* %RoundKey_3_addr_17, align 1" [aes.c:227]   --->   Operation 748 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_11 : Operation 749 [1/2] (2.66ns)   --->   "%sbox_load_16 = load i32* %sbox_addr_16, align 4" [aes.c:202]   --->   Operation 749 'load' 'sbox_load_16' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_11 : Operation 750 [1/1] (0.61ns)   --->   "%trunc_ln202_41070278 = xor i2 %empty_41, %empty" [aes.c:203]   --->   Operation 750 'xor' 'trunc_ln202_41070278' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 751 [1/1] (0.00ns)   --->   "%tmp_31 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln202_41070278, i3 0)" [aes.c:203]   --->   Operation 751 'bitconcatenate' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 752 [1/1] (0.00ns)   --->   "%empty_42 = or i5 %tmp_31, 7" [aes.c:203]   --->   Operation 752 'or' 'empty_42' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 753 [1/1] (1.12ns)   --->   "%icmp_ln202_4 = icmp ugt i5 %tmp_31, %empty_42" [aes.c:202]   --->   Operation 753 'icmp' 'icmp_ln202_4' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln202_26 = zext i5 %tmp_31 to i6" [aes.c:202]   --->   Operation 754 'zext' 'zext_ln202_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 755 [1/1] (0.00ns)   --->   "%zext_ln202_27 = zext i5 %empty_42 to i6" [aes.c:202]   --->   Operation 755 'zext' 'zext_ln202_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_17)   --->   "%tmp_32 = call i32 @llvm.part.select.i32(i32 %sbox_load_16, i32 31, i32 0)" [aes.c:202]   --->   Operation 756 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 757 [1/1] (1.36ns)   --->   "%sub_ln202_12 = sub i6 %zext_ln202_26, %zext_ln202_27" [aes.c:202]   --->   Operation 757 'sub' 'sub_ln202_12' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 758 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_17)   --->   "%xor_ln202_9 = xor i6 %zext_ln202_26, 31" [aes.c:202]   --->   Operation 758 'xor' 'xor_ln202_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 759 [1/1] (1.36ns)   --->   "%sub_ln202_13 = sub i6 %zext_ln202_27, %zext_ln202_26" [aes.c:202]   --->   Operation 759 'sub' 'sub_ln202_13' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 760 [1/1] (0.00ns) (grouped into LUT with out node sub_ln202_14)   --->   "%select_ln202_12 = select i1 %icmp_ln202_4, i6 %sub_ln202_12, i6 %sub_ln202_13" [aes.c:202]   --->   Operation 760 'select' 'select_ln202_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_17)   --->   "%select_ln202_13 = select i1 %icmp_ln202_4, i32 %tmp_32, i32 %sbox_load_16" [aes.c:202]   --->   Operation 761 'select' 'select_ln202_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 762 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_17)   --->   "%select_ln202_14 = select i1 %icmp_ln202_4, i6 %xor_ln202_9, i6 %zext_ln202_26" [aes.c:202]   --->   Operation 762 'select' 'select_ln202_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 763 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln202_14 = sub i6 31, %select_ln202_12" [aes.c:202]   --->   Operation 763 'sub' 'sub_ln202_14' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 764 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_17)   --->   "%zext_ln202_28 = zext i6 %select_ln202_14 to i32" [aes.c:202]   --->   Operation 764 'zext' 'zext_ln202_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 765 [1/1] (0.00ns) (grouped into LUT with out node and_ln202_4)   --->   "%zext_ln202_29 = zext i6 %sub_ln202_14 to i32" [aes.c:202]   --->   Operation 765 'zext' 'zext_ln202_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 766 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln202_17 = lshr i32 %select_ln202_13, %zext_ln202_28" [aes.c:202]   --->   Operation 766 'lshr' 'lshr_ln202_17' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 767 [1/1] (0.00ns) (grouped into LUT with out node and_ln202_4)   --->   "%lshr_ln202_18 = lshr i32 -1, %zext_ln202_29" [aes.c:202]   --->   Operation 767 'lshr' 'lshr_ln202_18' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 768 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln202_4 = and i32 %lshr_ln202_17, %lshr_ln202_18" [aes.c:202]   --->   Operation 768 'and' 'and_ln202_4' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 769 [1/1] (0.00ns) (grouped into LUT with out node xor_ln224_16)   --->   "%trunc_ln202_7 = trunc i32 %and_ln202_4 to i8" [aes.c:202]   --->   Operation 769 'trunc' 'trunc_ln202_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 770 [1/1] (0.00ns)   --->   "%zext_ln203_4 = zext i6 %lshr_ln203_4 to i64" [aes.c:203]   --->   Operation 770 'zext' 'zext_ln203_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 771 [1/1] (0.00ns)   --->   "%sbox_addr_17 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln203_4" [aes.c:203]   --->   Operation 771 'getelementptr' 'sbox_addr_17' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 772 [2/2] (2.66ns)   --->   "%sbox_load_17 = load i32* %sbox_addr_17, align 4" [aes.c:203]   --->   Operation 772 'load' 'sbox_load_17' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_11 : Operation 773 [1/1] (0.00ns)   --->   "%zext_ln204_4 = zext i6 %lshr_ln204_4 to i64" [aes.c:204]   --->   Operation 773 'zext' 'zext_ln204_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 774 [1/1] (0.00ns)   --->   "%sbox_addr_18 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln204_4" [aes.c:204]   --->   Operation 774 'getelementptr' 'sbox_addr_18' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 775 [2/2] (2.66ns)   --->   "%sbox_load_18 = load i32* %sbox_addr_18, align 4" [aes.c:204]   --->   Operation 775 'load' 'sbox_load_18' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_11 : Operation 776 [1/2] (2.66ns)   --->   "%sbox_load_19 = load i32* %sbox_addr_19, align 4" [aes.c:205]   --->   Operation 776 'load' 'sbox_load_19' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_11 : Operation 777 [1/1] (0.61ns)   --->   "%trunc_ln205_41064258 = xor i2 %trunc_ln205_6, %empty_15" [aes.c:205]   --->   Operation 777 'xor' 'trunc_ln205_41064258' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 778 [1/1] (0.00ns)   --->   "%tmp_37 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_41064258, i3 0)" [aes.c:205]   --->   Operation 778 'bitconcatenate' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 779 [1/1] (0.00ns)   --->   "%empty_47 = or i5 %tmp_37, 7" [aes.c:205]   --->   Operation 779 'or' 'empty_47' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 780 [1/1] (1.12ns)   --->   "%icmp_ln205_4 = icmp ugt i5 %tmp_37, %empty_47" [aes.c:205]   --->   Operation 780 'icmp' 'icmp_ln205_4' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 781 [1/1] (0.00ns)   --->   "%zext_ln205_26 = zext i5 %tmp_37 to i6" [aes.c:205]   --->   Operation 781 'zext' 'zext_ln205_26' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 782 [1/1] (0.00ns)   --->   "%zext_ln205_27 = zext i5 %empty_47 to i6" [aes.c:205]   --->   Operation 782 'zext' 'zext_ln205_27' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 783 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_17)   --->   "%tmp_38 = call i32 @llvm.part.select.i32(i32 %sbox_load_19, i32 31, i32 0)" [aes.c:205]   --->   Operation 783 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 784 [1/1] (1.36ns)   --->   "%sub_ln205_12 = sub i6 %zext_ln205_26, %zext_ln205_27" [aes.c:205]   --->   Operation 784 'sub' 'sub_ln205_12' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 785 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_17)   --->   "%xor_ln205_10 = xor i6 %zext_ln205_26, 31" [aes.c:205]   --->   Operation 785 'xor' 'xor_ln205_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 786 [1/1] (1.36ns)   --->   "%sub_ln205_13 = sub i6 %zext_ln205_27, %zext_ln205_26" [aes.c:205]   --->   Operation 786 'sub' 'sub_ln205_13' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 787 [1/1] (0.00ns) (grouped into LUT with out node sub_ln205_14)   --->   "%select_ln205_12 = select i1 %icmp_ln205_4, i6 %sub_ln205_12, i6 %sub_ln205_13" [aes.c:205]   --->   Operation 787 'select' 'select_ln205_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 788 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_17)   --->   "%select_ln205_13 = select i1 %icmp_ln205_4, i32 %tmp_38, i32 %sbox_load_19" [aes.c:205]   --->   Operation 788 'select' 'select_ln205_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 789 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_17)   --->   "%select_ln205_14 = select i1 %icmp_ln205_4, i6 %xor_ln205_10, i6 %zext_ln205_26" [aes.c:205]   --->   Operation 789 'select' 'select_ln205_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 790 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln205_14 = sub i6 31, %select_ln205_12" [aes.c:205]   --->   Operation 790 'sub' 'sub_ln205_14' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_17)   --->   "%zext_ln205_28 = zext i6 %select_ln205_14 to i32" [aes.c:205]   --->   Operation 791 'zext' 'zext_ln205_28' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 792 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_4)   --->   "%zext_ln205_29 = zext i6 %sub_ln205_14 to i32" [aes.c:205]   --->   Operation 792 'zext' 'zext_ln205_29' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 793 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln205_17 = lshr i32 %select_ln205_13, %zext_ln205_28" [aes.c:205]   --->   Operation 793 'lshr' 'lshr_ln205_17' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 794 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_4)   --->   "%lshr_ln205_18 = lshr i32 -1, %zext_ln205_29" [aes.c:205]   --->   Operation 794 'lshr' 'lshr_ln205_18' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 795 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln205_4 = and i32 %lshr_ln205_17, %lshr_ln205_18" [aes.c:205]   --->   Operation 795 'and' 'and_ln205_4' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 796 [1/1] (0.00ns)   --->   "%trunc_ln205_7 = trunc i32 %and_ln205_4 to i8" [aes.c:205]   --->   Operation 796 'trunc' 'trunc_ln205_7' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 797 [1/1] (0.00ns) (grouped into LUT with out node xor_ln224_16)   --->   "%xor_ln224_44 = xor i8 %xor_ln224_12, 16" [aes.c:224]   --->   Operation 797 'xor' 'xor_ln224_44' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 798 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln224_16 = xor i8 %xor_ln224_44, %trunc_ln202_7" [aes.c:224]   --->   Operation 798 'xor' 'xor_ln224_16' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 799 [1/1] (0.66ns)   --->   "%xor_ln227_16 = xor i8 %trunc_ln205_7, %xor_ln227_12" [aes.c:227]   --->   Operation 799 'xor' 'xor_ln227_16' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 800 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205_4)   --->   "%trunc_ln224_4 = trunc i32 %and_ln202_4 to i2" [aes.c:224]   --->   Operation 800 'trunc' 'trunc_ln224_4' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205_4)   --->   "%xor_ln224_45 = xor i2 %xor_ln205_3, %trunc_ln224_4" [aes.c:224]   --->   Operation 801 'xor' 'xor_ln224_45' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 802 [1/1] (0.00ns) (grouped into LUT with out node xor_ln204_3)   --->   "%trunc_ln227_3 = trunc i32 %and_ln205_4 to i2" [aes.c:227]   --->   Operation 802 'trunc' 'trunc_ln227_3' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 803 [1/1] (0.00ns) (grouped into LUT with out node xor_ln204_3)   --->   "%xor_ln227_41 = xor i2 %xor_ln204_2, %trunc_ln227_3" [aes.c:227]   --->   Operation 803 'xor' 'xor_ln227_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 804 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln204_3 = xor i2 %xor_ln227_41, %empty_45" [aes.c:204]   --->   Operation 804 'xor' 'xor_ln204_3' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 805 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln205_4 = xor i2 %xor_ln224_45, %trunc_ln205_6" [aes.c:205]   --->   Operation 805 'xor' 'xor_ln205_4' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 8.23>
ST_12 : Operation 806 [1/1] (0.66ns)   --->   "%xor_ln224_14 = xor i8 %xor_ln224_13, %xor_ln224_10" [aes.c:224]   --->   Operation 806 'xor' 'xor_ln224_14' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 807 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_18 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 18" [aes.c:224]   --->   Operation 807 'getelementptr' 'RoundKey_0_addr_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 808 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_14, i8* %RoundKey_0_addr_18, align 1" [aes.c:224]   --->   Operation 808 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_12 : Operation 809 [1/1] (0.66ns)   --->   "%xor_ln225_14 = xor i8 %xor_ln225_13, %xor_ln225_10" [aes.c:225]   --->   Operation 809 'xor' 'xor_ln225_14' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 810 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_18 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 18" [aes.c:225]   --->   Operation 810 'getelementptr' 'RoundKey_1_addr_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 811 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_14, i8* %RoundKey_1_addr_18, align 1" [aes.c:225]   --->   Operation 811 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_12 : Operation 812 [1/1] (0.66ns)   --->   "%xor_ln226_14 = xor i8 %xor_ln226_13, %xor_ln226_10" [aes.c:226]   --->   Operation 812 'xor' 'xor_ln226_14' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 813 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_18 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 18" [aes.c:226]   --->   Operation 813 'getelementptr' 'RoundKey_2_addr_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 814 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_14, i8* %RoundKey_2_addr_18, align 1" [aes.c:226]   --->   Operation 814 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_12 : Operation 815 [1/1] (0.66ns)   --->   "%xor_ln227_14 = xor i8 %xor_ln227_13, %xor_ln227_10" [aes.c:227]   --->   Operation 815 'xor' 'xor_ln227_14' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 816 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_18 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 18" [aes.c:227]   --->   Operation 816 'getelementptr' 'RoundKey_3_addr_18' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 817 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_14, i8* %RoundKey_3_addr_18, align 1" [aes.c:227]   --->   Operation 817 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_12 : Operation 818 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_19 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 19" [aes.c:224]   --->   Operation 818 'getelementptr' 'RoundKey_0_addr_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 819 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_15, i8* %RoundKey_0_addr_19, align 1" [aes.c:224]   --->   Operation 819 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_12 : Operation 820 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_19 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 19" [aes.c:225]   --->   Operation 820 'getelementptr' 'RoundKey_1_addr_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 821 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_15, i8* %RoundKey_1_addr_19, align 1" [aes.c:225]   --->   Operation 821 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_12 : Operation 822 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_19 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 19" [aes.c:226]   --->   Operation 822 'getelementptr' 'RoundKey_2_addr_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 823 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_15, i8* %RoundKey_2_addr_19, align 1" [aes.c:226]   --->   Operation 823 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_12 : Operation 824 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_19 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 19" [aes.c:227]   --->   Operation 824 'getelementptr' 'RoundKey_3_addr_19' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 825 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_15, i8* %RoundKey_3_addr_19, align 1" [aes.c:227]   --->   Operation 825 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_12 : Operation 826 [1/2] (2.66ns)   --->   "%sbox_load_17 = load i32* %sbox_addr_17, align 4" [aes.c:203]   --->   Operation 826 'load' 'sbox_load_17' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_12 : Operation 827 [1/1] (0.61ns)   --->   "%trunc_ln203_41068276 = xor i2 %empty_43, %empty_11" [aes.c:204]   --->   Operation 827 'xor' 'trunc_ln203_41068276' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 828 [1/1] (0.00ns)   --->   "%tmp_33 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln203_41068276, i3 0)" [aes.c:204]   --->   Operation 828 'bitconcatenate' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 829 [1/1] (0.00ns)   --->   "%empty_44 = or i5 %tmp_33, 7" [aes.c:204]   --->   Operation 829 'or' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 830 [1/1] (1.12ns)   --->   "%icmp_ln203_4 = icmp ugt i5 %tmp_33, %empty_44" [aes.c:203]   --->   Operation 830 'icmp' 'icmp_ln203_4' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 831 [1/1] (0.00ns)   --->   "%zext_ln203_26 = zext i5 %tmp_33 to i6" [aes.c:203]   --->   Operation 831 'zext' 'zext_ln203_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 832 [1/1] (0.00ns)   --->   "%zext_ln203_27 = zext i5 %empty_44 to i6" [aes.c:203]   --->   Operation 832 'zext' 'zext_ln203_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_17)   --->   "%tmp_34 = call i32 @llvm.part.select.i32(i32 %sbox_load_17, i32 31, i32 0)" [aes.c:203]   --->   Operation 833 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 834 [1/1] (1.36ns)   --->   "%sub_ln203_12 = sub i6 %zext_ln203_26, %zext_ln203_27" [aes.c:203]   --->   Operation 834 'sub' 'sub_ln203_12' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 835 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_17)   --->   "%xor_ln203_9 = xor i6 %zext_ln203_26, 31" [aes.c:203]   --->   Operation 835 'xor' 'xor_ln203_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 836 [1/1] (1.36ns)   --->   "%sub_ln203_13 = sub i6 %zext_ln203_27, %zext_ln203_26" [aes.c:203]   --->   Operation 836 'sub' 'sub_ln203_13' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 837 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_14)   --->   "%select_ln203_12 = select i1 %icmp_ln203_4, i6 %sub_ln203_12, i6 %sub_ln203_13" [aes.c:203]   --->   Operation 837 'select' 'select_ln203_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 838 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_17)   --->   "%select_ln203_13 = select i1 %icmp_ln203_4, i32 %tmp_34, i32 %sbox_load_17" [aes.c:203]   --->   Operation 838 'select' 'select_ln203_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_17)   --->   "%select_ln203_14 = select i1 %icmp_ln203_4, i6 %xor_ln203_9, i6 %zext_ln203_26" [aes.c:203]   --->   Operation 839 'select' 'select_ln203_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 840 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln203_14 = sub i6 31, %select_ln203_12" [aes.c:203]   --->   Operation 840 'sub' 'sub_ln203_14' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 841 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_17)   --->   "%zext_ln203_28 = zext i6 %select_ln203_14 to i32" [aes.c:203]   --->   Operation 841 'zext' 'zext_ln203_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_4)   --->   "%zext_ln203_29 = zext i6 %sub_ln203_14 to i32" [aes.c:203]   --->   Operation 842 'zext' 'zext_ln203_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 843 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln203_17 = lshr i32 %select_ln203_13, %zext_ln203_28" [aes.c:203]   --->   Operation 843 'lshr' 'lshr_ln203_17' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 844 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_4)   --->   "%lshr_ln203_18 = lshr i32 -1, %zext_ln203_29" [aes.c:203]   --->   Operation 844 'lshr' 'lshr_ln203_18' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 845 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln203_4 = and i32 %lshr_ln203_17, %lshr_ln203_18" [aes.c:203]   --->   Operation 845 'and' 'and_ln203_4' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 846 [1/1] (0.00ns)   --->   "%trunc_ln203_7 = trunc i32 %and_ln203_4 to i8" [aes.c:203]   --->   Operation 846 'trunc' 'trunc_ln203_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 847 [1/2] (2.66ns)   --->   "%sbox_load_18 = load i32* %sbox_addr_18, align 4" [aes.c:204]   --->   Operation 847 'load' 'sbox_load_18' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_12 : Operation 848 [1/1] (0.61ns)   --->   "%trunc_ln204_41066274 = xor i2 %empty_45, %empty_13" [aes.c:205]   --->   Operation 848 'xor' 'trunc_ln204_41066274' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 849 [1/1] (0.00ns)   --->   "%tmp_35 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln204_41066274, i3 0)" [aes.c:205]   --->   Operation 849 'bitconcatenate' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 850 [1/1] (0.00ns)   --->   "%empty_46 = or i5 %tmp_35, 7" [aes.c:205]   --->   Operation 850 'or' 'empty_46' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 851 [1/1] (1.12ns)   --->   "%icmp_ln204_4 = icmp ugt i5 %tmp_35, %empty_46" [aes.c:204]   --->   Operation 851 'icmp' 'icmp_ln204_4' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 852 [1/1] (0.00ns)   --->   "%zext_ln204_26 = zext i5 %tmp_35 to i6" [aes.c:204]   --->   Operation 852 'zext' 'zext_ln204_26' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 853 [1/1] (0.00ns)   --->   "%zext_ln204_27 = zext i5 %empty_46 to i6" [aes.c:204]   --->   Operation 853 'zext' 'zext_ln204_27' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 854 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_17)   --->   "%tmp_36 = call i32 @llvm.part.select.i32(i32 %sbox_load_18, i32 31, i32 0)" [aes.c:204]   --->   Operation 854 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 855 [1/1] (1.36ns)   --->   "%sub_ln204_12 = sub i6 %zext_ln204_26, %zext_ln204_27" [aes.c:204]   --->   Operation 855 'sub' 'sub_ln204_12' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 856 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_17)   --->   "%xor_ln204_9 = xor i6 %zext_ln204_26, 31" [aes.c:204]   --->   Operation 856 'xor' 'xor_ln204_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 857 [1/1] (1.36ns)   --->   "%sub_ln204_13 = sub i6 %zext_ln204_27, %zext_ln204_26" [aes.c:204]   --->   Operation 857 'sub' 'sub_ln204_13' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 858 [1/1] (0.00ns) (grouped into LUT with out node sub_ln204_14)   --->   "%select_ln204_12 = select i1 %icmp_ln204_4, i6 %sub_ln204_12, i6 %sub_ln204_13" [aes.c:204]   --->   Operation 858 'select' 'select_ln204_12' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_17)   --->   "%select_ln204_13 = select i1 %icmp_ln204_4, i32 %tmp_36, i32 %sbox_load_18" [aes.c:204]   --->   Operation 859 'select' 'select_ln204_13' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_17)   --->   "%select_ln204_14 = select i1 %icmp_ln204_4, i6 %xor_ln204_9, i6 %zext_ln204_26" [aes.c:204]   --->   Operation 860 'select' 'select_ln204_14' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 861 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln204_14 = sub i6 31, %select_ln204_12" [aes.c:204]   --->   Operation 861 'sub' 'sub_ln204_14' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_17)   --->   "%zext_ln204_28 = zext i6 %select_ln204_14 to i32" [aes.c:204]   --->   Operation 862 'zext' 'zext_ln204_28' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 863 [1/1] (0.00ns) (grouped into LUT with out node and_ln204_4)   --->   "%zext_ln204_29 = zext i6 %sub_ln204_14 to i32" [aes.c:204]   --->   Operation 863 'zext' 'zext_ln204_29' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 864 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln204_17 = lshr i32 %select_ln204_13, %zext_ln204_28" [aes.c:204]   --->   Operation 864 'lshr' 'lshr_ln204_17' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node and_ln204_4)   --->   "%lshr_ln204_18 = lshr i32 -1, %zext_ln204_29" [aes.c:204]   --->   Operation 865 'lshr' 'lshr_ln204_18' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 866 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln204_4 = and i32 %lshr_ln204_17, %lshr_ln204_18" [aes.c:204]   --->   Operation 866 'and' 'and_ln204_4' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 867 [1/1] (0.00ns)   --->   "%trunc_ln204_7 = trunc i32 %and_ln204_4 to i8" [aes.c:204]   --->   Operation 867 'trunc' 'trunc_ln204_7' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 868 [1/1] (0.66ns)   --->   "%xor_ln225_16 = xor i8 %trunc_ln203_7, %xor_ln225_12" [aes.c:225]   --->   Operation 868 'xor' 'xor_ln225_16' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 869 [1/1] (0.66ns)   --->   "%xor_ln226_16 = xor i8 %trunc_ln204_7, %xor_ln226_12" [aes.c:226]   --->   Operation 869 'xor' 'xor_ln226_16' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 870 [1/1] (0.66ns)   --->   "%xor_ln224_18 = xor i8 %xor_ln224_16, %xor_ln224_10" [aes.c:224]   --->   Operation 870 'xor' 'xor_ln224_18' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 871 [1/1] (0.66ns)   --->   "%xor_ln226_18 = xor i8 %xor_ln226_16, %xor_ln226_10" [aes.c:226]   --->   Operation 871 'xor' 'xor_ln226_18' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 872 [1/1] (0.66ns)   --->   "%xor_ln227_18 = xor i8 %xor_ln227_16, %xor_ln227_10" [aes.c:227]   --->   Operation 872 'xor' 'xor_ln227_18' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 873 [1/1] (0.66ns)   --->   "%xor_ln224_19 = xor i8 %xor_ln224_18, %xor_ln224_15" [aes.c:224]   --->   Operation 873 'xor' 'xor_ln224_19' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202_3)   --->   "%trunc_ln225_3 = trunc i32 %and_ln203_4 to i2" [aes.c:225]   --->   Operation 874 'trunc' 'trunc_ln225_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202_3)   --->   "%xor_ln225_41 = xor i2 %xor_ln202_2, %trunc_ln225_3" [aes.c:225]   --->   Operation 875 'xor' 'xor_ln225_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 876 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_3)   --->   "%trunc_ln226_3 = trunc i32 %and_ln204_4 to i2" [aes.c:226]   --->   Operation 876 'trunc' 'trunc_ln226_3' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_3)   --->   "%xor_ln226_41 = xor i2 %xor_ln203_2, %trunc_ln226_3" [aes.c:226]   --->   Operation 877 'xor' 'xor_ln226_41' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 878 [1/1] (0.66ns)   --->   "%xor_ln227_19 = xor i8 %xor_ln227_18, %xor_ln227_15" [aes.c:227]   --->   Operation 878 'xor' 'xor_ln227_19' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 879 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln202_3 = xor i2 %xor_ln225_41, %empty_41" [aes.c:202]   --->   Operation 879 'xor' 'xor_ln202_3' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 880 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln203_3 = xor i2 %xor_ln226_41, %empty_43" [aes.c:203]   --->   Operation 880 'xor' 'xor_ln203_3' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 881 [1/1] (0.00ns)   --->   "%lshr_ln204_5 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_19, i32 2, i32 7)" [aes.c:204]   --->   Operation 881 'partselect' 'lshr_ln204_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 882 [1/1] (0.00ns)   --->   "%zext_ln204_5 = zext i6 %lshr_ln204_5 to i64" [aes.c:204]   --->   Operation 882 'zext' 'zext_ln204_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 883 [1/1] (0.00ns)   --->   "%sbox_addr_22 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln204_5" [aes.c:204]   --->   Operation 883 'getelementptr' 'sbox_addr_22' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 884 [2/2] (2.66ns)   --->   "%sbox_load_22 = load i32* %sbox_addr_22, align 4" [aes.c:204]   --->   Operation 884 'load' 'sbox_load_22' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_12 : Operation 885 [1/1] (0.00ns)   --->   "%lshr_ln205_5 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln224_19, i32 2, i32 7)" [aes.c:205]   --->   Operation 885 'partselect' 'lshr_ln205_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 886 [1/1] (0.00ns)   --->   "%zext_ln205_5 = zext i6 %lshr_ln205_5 to i64" [aes.c:205]   --->   Operation 886 'zext' 'zext_ln205_5' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 887 [1/1] (0.00ns)   --->   "%sbox_addr_23 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_5" [aes.c:205]   --->   Operation 887 'getelementptr' 'sbox_addr_23' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 888 [2/2] (2.66ns)   --->   "%sbox_load_23 = load i32* %sbox_addr_23, align 4" [aes.c:205]   --->   Operation 888 'load' 'sbox_load_23' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 13 <SV = 12> <Delay = 7.57>
ST_13 : Operation 889 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_20 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 20" [aes.c:224]   --->   Operation 889 'getelementptr' 'RoundKey_0_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 890 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_16, i8* %RoundKey_0_addr_20, align 1" [aes.c:224]   --->   Operation 890 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_13 : Operation 891 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_20 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 20" [aes.c:225]   --->   Operation 891 'getelementptr' 'RoundKey_1_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 892 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_16, i8* %RoundKey_1_addr_20, align 1" [aes.c:225]   --->   Operation 892 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_13 : Operation 893 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_20 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 20" [aes.c:226]   --->   Operation 893 'getelementptr' 'RoundKey_2_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 894 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_16, i8* %RoundKey_2_addr_20, align 1" [aes.c:226]   --->   Operation 894 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_13 : Operation 895 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_20 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 20" [aes.c:227]   --->   Operation 895 'getelementptr' 'RoundKey_3_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 896 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_16, i8* %RoundKey_3_addr_20, align 1" [aes.c:227]   --->   Operation 896 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_13 : Operation 897 [1/1] (0.66ns)   --->   "%xor_ln224_17 = xor i8 %xor_ln224_16, %xor_ln224_13" [aes.c:224]   --->   Operation 897 'xor' 'xor_ln224_17' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 898 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_21 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 21" [aes.c:224]   --->   Operation 898 'getelementptr' 'RoundKey_0_addr_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 899 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_17, i8* %RoundKey_0_addr_21, align 1" [aes.c:224]   --->   Operation 899 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_13 : Operation 900 [1/1] (0.66ns)   --->   "%xor_ln225_17 = xor i8 %xor_ln225_16, %xor_ln225_13" [aes.c:225]   --->   Operation 900 'xor' 'xor_ln225_17' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 901 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_21 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 21" [aes.c:225]   --->   Operation 901 'getelementptr' 'RoundKey_1_addr_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 902 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_17, i8* %RoundKey_1_addr_21, align 1" [aes.c:225]   --->   Operation 902 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_13 : Operation 903 [1/1] (0.66ns)   --->   "%xor_ln226_17 = xor i8 %xor_ln226_16, %xor_ln226_13" [aes.c:226]   --->   Operation 903 'xor' 'xor_ln226_17' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 904 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_21 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 21" [aes.c:226]   --->   Operation 904 'getelementptr' 'RoundKey_2_addr_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 905 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_17, i8* %RoundKey_2_addr_21, align 1" [aes.c:226]   --->   Operation 905 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_13 : Operation 906 [1/1] (0.66ns)   --->   "%xor_ln227_17 = xor i8 %xor_ln227_16, %xor_ln227_13" [aes.c:227]   --->   Operation 906 'xor' 'xor_ln227_17' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 907 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_21 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 21" [aes.c:227]   --->   Operation 907 'getelementptr' 'RoundKey_3_addr_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 908 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_17, i8* %RoundKey_3_addr_21, align 1" [aes.c:227]   --->   Operation 908 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_13 : Operation 909 [1/1] (0.66ns)   --->   "%xor_ln225_18 = xor i8 %xor_ln225_16, %xor_ln225_10" [aes.c:225]   --->   Operation 909 'xor' 'xor_ln225_18' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 910 [1/1] (0.66ns)   --->   "%xor_ln225_19 = xor i8 %xor_ln225_18, %xor_ln225_15" [aes.c:225]   --->   Operation 910 'xor' 'xor_ln225_19' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 911 [1/1] (0.66ns)   --->   "%xor_ln226_19 = xor i8 %xor_ln226_18, %xor_ln226_15" [aes.c:226]   --->   Operation 911 'xor' 'xor_ln226_19' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 912 [1/1] (0.00ns)   --->   "%lshr_ln202_5 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln225_19, i32 2, i32 7)" [aes.c:202]   --->   Operation 912 'partselect' 'lshr_ln202_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 913 [1/1] (0.00ns)   --->   "%zext_ln202_5 = zext i6 %lshr_ln202_5 to i64" [aes.c:202]   --->   Operation 913 'zext' 'zext_ln202_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 914 [1/1] (0.00ns)   --->   "%sbox_addr_20 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln202_5" [aes.c:202]   --->   Operation 914 'getelementptr' 'sbox_addr_20' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 915 [2/2] (2.66ns)   --->   "%sbox_load_20 = load i32* %sbox_addr_20, align 4" [aes.c:202]   --->   Operation 915 'load' 'sbox_load_20' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_13 : Operation 916 [1/1] (0.00ns)   --->   "%lshr_ln203_5 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln226_19, i32 2, i32 7)" [aes.c:203]   --->   Operation 916 'partselect' 'lshr_ln203_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 917 [1/1] (0.00ns)   --->   "%zext_ln203_5 = zext i6 %lshr_ln203_5 to i64" [aes.c:203]   --->   Operation 917 'zext' 'zext_ln203_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 918 [1/1] (0.00ns)   --->   "%sbox_addr_21 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln203_5" [aes.c:203]   --->   Operation 918 'getelementptr' 'sbox_addr_21' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 919 [2/2] (2.66ns)   --->   "%sbox_load_21 = load i32* %sbox_addr_21, align 4" [aes.c:203]   --->   Operation 919 'load' 'sbox_load_21' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_13 : Operation 920 [1/2] (2.66ns)   --->   "%sbox_load_22 = load i32* %sbox_addr_22, align 4" [aes.c:204]   --->   Operation 920 'load' 'sbox_load_22' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_13 : Operation 921 [1/1] (0.61ns)   --->   "%empty_52 = xor i2 %xor_ln204_3, %empty_37" [aes.c:204]   --->   Operation 921 'xor' 'empty_52' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 922 [1/1] (0.61ns)   --->   "%trunc_ln204_51018228 = xor i2 %empty_52, %trunc_ln204_41066274" [aes.c:204]   --->   Operation 922 'xor' 'trunc_ln204_51018228' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 923 [1/1] (0.00ns)   --->   "%tmp_43 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln204_51018228, i3 0)" [aes.c:204]   --->   Operation 923 'bitconcatenate' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 924 [1/1] (0.00ns)   --->   "%empty_53 = or i5 %tmp_43, 7" [aes.c:204]   --->   Operation 924 'or' 'empty_53' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 925 [1/1] (1.12ns)   --->   "%icmp_ln204_5 = icmp ugt i5 %tmp_43, %empty_53" [aes.c:204]   --->   Operation 925 'icmp' 'icmp_ln204_5' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 926 [1/1] (0.00ns)   --->   "%zext_ln204_30 = zext i5 %tmp_43 to i6" [aes.c:204]   --->   Operation 926 'zext' 'zext_ln204_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 927 [1/1] (0.00ns)   --->   "%zext_ln204_31 = zext i5 %empty_53 to i6" [aes.c:204]   --->   Operation 927 'zext' 'zext_ln204_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 928 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_19)   --->   "%tmp_44 = call i32 @llvm.part.select.i32(i32 %sbox_load_22, i32 31, i32 0)" [aes.c:204]   --->   Operation 928 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 929 [1/1] (1.36ns)   --->   "%sub_ln204_15 = sub i6 %zext_ln204_30, %zext_ln204_31" [aes.c:204]   --->   Operation 929 'sub' 'sub_ln204_15' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 930 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_19)   --->   "%xor_ln204_10 = xor i6 %zext_ln204_30, 31" [aes.c:204]   --->   Operation 930 'xor' 'xor_ln204_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 931 [1/1] (1.36ns)   --->   "%sub_ln204_16 = sub i6 %zext_ln204_31, %zext_ln204_30" [aes.c:204]   --->   Operation 931 'sub' 'sub_ln204_16' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 932 [1/1] (0.00ns) (grouped into LUT with out node sub_ln204_17)   --->   "%select_ln204_15 = select i1 %icmp_ln204_5, i6 %sub_ln204_15, i6 %sub_ln204_16" [aes.c:204]   --->   Operation 932 'select' 'select_ln204_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_19)   --->   "%select_ln204_16 = select i1 %icmp_ln204_5, i32 %tmp_44, i32 %sbox_load_22" [aes.c:204]   --->   Operation 933 'select' 'select_ln204_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 934 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_19)   --->   "%select_ln204_17 = select i1 %icmp_ln204_5, i6 %xor_ln204_10, i6 %zext_ln204_30" [aes.c:204]   --->   Operation 934 'select' 'select_ln204_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 935 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln204_17 = sub i6 31, %select_ln204_15" [aes.c:204]   --->   Operation 935 'sub' 'sub_ln204_17' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 936 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_19)   --->   "%zext_ln204_32 = zext i6 %select_ln204_17 to i32" [aes.c:204]   --->   Operation 936 'zext' 'zext_ln204_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 937 [1/1] (0.00ns) (grouped into LUT with out node and_ln204_5)   --->   "%zext_ln204_33 = zext i6 %sub_ln204_17 to i32" [aes.c:204]   --->   Operation 937 'zext' 'zext_ln204_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 938 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln204_19 = lshr i32 %select_ln204_16, %zext_ln204_32" [aes.c:204]   --->   Operation 938 'lshr' 'lshr_ln204_19' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 939 [1/1] (0.00ns) (grouped into LUT with out node and_ln204_5)   --->   "%lshr_ln204_20 = lshr i32 -1, %zext_ln204_33" [aes.c:204]   --->   Operation 939 'lshr' 'lshr_ln204_20' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 940 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln204_5 = and i32 %lshr_ln204_19, %lshr_ln204_20" [aes.c:204]   --->   Operation 940 'and' 'and_ln204_5' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 941 [1/1] (0.00ns)   --->   "%trunc_ln204_8 = trunc i32 %and_ln204_5 to i8" [aes.c:204]   --->   Operation 941 'trunc' 'trunc_ln204_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 942 [1/2] (2.66ns)   --->   "%sbox_load_23 = load i32* %sbox_addr_23, align 4" [aes.c:205]   --->   Operation 942 'load' 'sbox_load_23' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_13 : Operation 943 [1/1] (0.61ns)   --->   "%empty_54 = xor i2 %xor_ln205_4, %empty_39" [aes.c:205]   --->   Operation 943 'xor' 'empty_54' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 944 [1/1] (0.61ns)   --->   "%trunc_ln205_51016226 = xor i2 %empty_54, %trunc_ln205_41064258" [aes.c:205]   --->   Operation 944 'xor' 'trunc_ln205_51016226' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 945 [1/1] (0.00ns)   --->   "%tmp_45 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_51016226, i3 0)" [aes.c:205]   --->   Operation 945 'bitconcatenate' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 946 [1/1] (0.00ns)   --->   "%empty_55 = or i5 %tmp_45, 7" [aes.c:205]   --->   Operation 946 'or' 'empty_55' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 947 [1/1] (1.12ns)   --->   "%icmp_ln205_5 = icmp ugt i5 %tmp_45, %empty_55" [aes.c:205]   --->   Operation 947 'icmp' 'icmp_ln205_5' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 948 [1/1] (0.00ns)   --->   "%zext_ln205_30 = zext i5 %tmp_45 to i6" [aes.c:205]   --->   Operation 948 'zext' 'zext_ln205_30' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 949 [1/1] (0.00ns)   --->   "%zext_ln205_31 = zext i5 %empty_55 to i6" [aes.c:205]   --->   Operation 949 'zext' 'zext_ln205_31' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 950 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_19)   --->   "%tmp_46 = call i32 @llvm.part.select.i32(i32 %sbox_load_23, i32 31, i32 0)" [aes.c:205]   --->   Operation 950 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 951 [1/1] (1.36ns)   --->   "%sub_ln205_15 = sub i6 %zext_ln205_30, %zext_ln205_31" [aes.c:205]   --->   Operation 951 'sub' 'sub_ln205_15' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_19)   --->   "%xor_ln205_11 = xor i6 %zext_ln205_30, 31" [aes.c:205]   --->   Operation 952 'xor' 'xor_ln205_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 953 [1/1] (1.36ns)   --->   "%sub_ln205_16 = sub i6 %zext_ln205_31, %zext_ln205_30" [aes.c:205]   --->   Operation 953 'sub' 'sub_ln205_16' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node sub_ln205_17)   --->   "%select_ln205_15 = select i1 %icmp_ln205_5, i6 %sub_ln205_15, i6 %sub_ln205_16" [aes.c:205]   --->   Operation 954 'select' 'select_ln205_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_19)   --->   "%select_ln205_16 = select i1 %icmp_ln205_5, i32 %tmp_46, i32 %sbox_load_23" [aes.c:205]   --->   Operation 955 'select' 'select_ln205_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_19)   --->   "%select_ln205_17 = select i1 %icmp_ln205_5, i6 %xor_ln205_11, i6 %zext_ln205_30" [aes.c:205]   --->   Operation 956 'select' 'select_ln205_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 957 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln205_17 = sub i6 31, %select_ln205_15" [aes.c:205]   --->   Operation 957 'sub' 'sub_ln205_17' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 958 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_19)   --->   "%zext_ln205_32 = zext i6 %select_ln205_17 to i32" [aes.c:205]   --->   Operation 958 'zext' 'zext_ln205_32' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_5)   --->   "%zext_ln205_33 = zext i6 %sub_ln205_17 to i32" [aes.c:205]   --->   Operation 959 'zext' 'zext_ln205_33' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 960 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln205_19 = lshr i32 %select_ln205_16, %zext_ln205_32" [aes.c:205]   --->   Operation 960 'lshr' 'lshr_ln205_19' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 961 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_5)   --->   "%lshr_ln205_20 = lshr i32 -1, %zext_ln205_33" [aes.c:205]   --->   Operation 961 'lshr' 'lshr_ln205_20' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 962 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln205_5 = and i32 %lshr_ln205_19, %lshr_ln205_20" [aes.c:205]   --->   Operation 962 'and' 'and_ln205_5' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 963 [1/1] (0.00ns)   --->   "%trunc_ln205_8 = trunc i32 %and_ln205_5 to i8" [aes.c:205]   --->   Operation 963 'trunc' 'trunc_ln205_8' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 964 [1/1] (0.66ns)   --->   "%xor_ln226_20 = xor i8 %trunc_ln204_8, %xor_ln226_16" [aes.c:226]   --->   Operation 964 'xor' 'xor_ln226_20' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 965 [1/1] (0.66ns)   --->   "%xor_ln227_20 = xor i8 %trunc_ln205_8, %xor_ln227_16" [aes.c:227]   --->   Operation 965 'xor' 'xor_ln227_20' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 966 [1/1] (0.66ns)   --->   "%xor_ln226_21 = xor i8 %trunc_ln204_8, %xor_ln226_13" [aes.c:226]   --->   Operation 966 'xor' 'xor_ln226_21' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 967 [1/1] (0.66ns)   --->   "%xor_ln227_21 = xor i8 %trunc_ln205_8, %xor_ln227_13" [aes.c:227]   --->   Operation 967 'xor' 'xor_ln227_21' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 968 [1/1] (0.00ns)   --->   "%empty_59 = trunc i32 %and_ln204_5 to i2" [aes.c:204]   --->   Operation 968 'trunc' 'empty_59' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln203_61052254)   --->   "%empty_60 = xor i2 %empty_27, %empty_59" [aes.c:203]   --->   Operation 969 'xor' 'empty_60' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 970 [1/1] (0.61ns) (out node of the LUT)   --->   "%trunc_ln203_61052254 = xor i2 %empty_11, %empty_60" [aes.c:168]   --->   Operation 970 'xor' 'trunc_ln203_61052254' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 971 [1/1] (0.00ns)   --->   "%empty_62 = trunc i32 %and_ln205_5 to i2" [aes.c:205]   --->   Operation 971 'trunc' 'empty_62' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 972 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln204_61050252)   --->   "%empty_63 = xor i2 %empty_29, %empty_62" [aes.c:204]   --->   Operation 972 'xor' 'empty_63' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 973 [1/1] (0.61ns) (out node of the LUT)   --->   "%trunc_ln204_61050252 = xor i2 %empty_13, %empty_63" [aes.c:169]   --->   Operation 973 'xor' 'trunc_ln204_61050252' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 14 <SV = 13> <Delay = 8.23>
ST_14 : Operation 974 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_22 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 22" [aes.c:224]   --->   Operation 974 'getelementptr' 'RoundKey_0_addr_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 975 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_18, i8* %RoundKey_0_addr_22, align 1" [aes.c:224]   --->   Operation 975 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_14 : Operation 976 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_22 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 22" [aes.c:225]   --->   Operation 976 'getelementptr' 'RoundKey_1_addr_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 977 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_18, i8* %RoundKey_1_addr_22, align 1" [aes.c:225]   --->   Operation 977 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_14 : Operation 978 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_22 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 22" [aes.c:226]   --->   Operation 978 'getelementptr' 'RoundKey_2_addr_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 979 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_18, i8* %RoundKey_2_addr_22, align 1" [aes.c:226]   --->   Operation 979 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_14 : Operation 980 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_22 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 22" [aes.c:227]   --->   Operation 980 'getelementptr' 'RoundKey_3_addr_22' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 981 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_18, i8* %RoundKey_3_addr_22, align 1" [aes.c:227]   --->   Operation 981 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_14 : Operation 982 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_23 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 23" [aes.c:224]   --->   Operation 982 'getelementptr' 'RoundKey_0_addr_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 983 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_19, i8* %RoundKey_0_addr_23, align 1" [aes.c:224]   --->   Operation 983 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_14 : Operation 984 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_23 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 23" [aes.c:225]   --->   Operation 984 'getelementptr' 'RoundKey_1_addr_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 985 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_19, i8* %RoundKey_1_addr_23, align 1" [aes.c:225]   --->   Operation 985 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_14 : Operation 986 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_23 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 23" [aes.c:226]   --->   Operation 986 'getelementptr' 'RoundKey_2_addr_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 987 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_19, i8* %RoundKey_2_addr_23, align 1" [aes.c:226]   --->   Operation 987 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_14 : Operation 988 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_23 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 23" [aes.c:227]   --->   Operation 988 'getelementptr' 'RoundKey_3_addr_23' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 989 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_19, i8* %RoundKey_3_addr_23, align 1" [aes.c:227]   --->   Operation 989 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_14 : Operation 990 [1/2] (2.66ns)   --->   "%sbox_load_20 = load i32* %sbox_addr_20, align 4" [aes.c:202]   --->   Operation 990 'load' 'sbox_load_20' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_14 : Operation 991 [1/1] (0.61ns)   --->   "%empty_48 = xor i2 %xor_ln202_3, %empty_33" [aes.c:202]   --->   Operation 991 'xor' 'empty_48' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 992 [1/1] (0.61ns)   --->   "%trunc_ln202_51022232 = xor i2 %empty_48, %trunc_ln202_41070278" [aes.c:202]   --->   Operation 992 'xor' 'trunc_ln202_51022232' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 993 [1/1] (0.00ns)   --->   "%tmp_39 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln202_51022232, i3 0)" [aes.c:202]   --->   Operation 993 'bitconcatenate' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 994 [1/1] (0.00ns)   --->   "%empty_49 = or i5 %tmp_39, 7" [aes.c:202]   --->   Operation 994 'or' 'empty_49' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 995 [1/1] (1.12ns)   --->   "%icmp_ln202_5 = icmp ugt i5 %tmp_39, %empty_49" [aes.c:202]   --->   Operation 995 'icmp' 'icmp_ln202_5' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 996 [1/1] (0.00ns)   --->   "%zext_ln202_30 = zext i5 %tmp_39 to i6" [aes.c:202]   --->   Operation 996 'zext' 'zext_ln202_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 997 [1/1] (0.00ns)   --->   "%zext_ln202_31 = zext i5 %empty_49 to i6" [aes.c:202]   --->   Operation 997 'zext' 'zext_ln202_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 998 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_19)   --->   "%tmp_40 = call i32 @llvm.part.select.i32(i32 %sbox_load_20, i32 31, i32 0)" [aes.c:202]   --->   Operation 998 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 999 [1/1] (1.36ns)   --->   "%sub_ln202_15 = sub i6 %zext_ln202_30, %zext_ln202_31" [aes.c:202]   --->   Operation 999 'sub' 'sub_ln202_15' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1000 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_19)   --->   "%xor_ln202_10 = xor i6 %zext_ln202_30, 31" [aes.c:202]   --->   Operation 1000 'xor' 'xor_ln202_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1001 [1/1] (1.36ns)   --->   "%sub_ln202_16 = sub i6 %zext_ln202_31, %zext_ln202_30" [aes.c:202]   --->   Operation 1001 'sub' 'sub_ln202_16' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1002 [1/1] (0.00ns) (grouped into LUT with out node sub_ln202_17)   --->   "%select_ln202_15 = select i1 %icmp_ln202_5, i6 %sub_ln202_15, i6 %sub_ln202_16" [aes.c:202]   --->   Operation 1002 'select' 'select_ln202_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1003 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_19)   --->   "%select_ln202_16 = select i1 %icmp_ln202_5, i32 %tmp_40, i32 %sbox_load_20" [aes.c:202]   --->   Operation 1003 'select' 'select_ln202_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1004 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_19)   --->   "%select_ln202_17 = select i1 %icmp_ln202_5, i6 %xor_ln202_10, i6 %zext_ln202_30" [aes.c:202]   --->   Operation 1004 'select' 'select_ln202_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1005 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln202_17 = sub i6 31, %select_ln202_15" [aes.c:202]   --->   Operation 1005 'sub' 'sub_ln202_17' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_19)   --->   "%zext_ln202_32 = zext i6 %select_ln202_17 to i32" [aes.c:202]   --->   Operation 1006 'zext' 'zext_ln202_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1007 [1/1] (0.00ns) (grouped into LUT with out node and_ln202_5)   --->   "%zext_ln202_33 = zext i6 %sub_ln202_17 to i32" [aes.c:202]   --->   Operation 1007 'zext' 'zext_ln202_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1008 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln202_19 = lshr i32 %select_ln202_16, %zext_ln202_32" [aes.c:202]   --->   Operation 1008 'lshr' 'lshr_ln202_19' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1009 [1/1] (0.00ns) (grouped into LUT with out node and_ln202_5)   --->   "%lshr_ln202_20 = lshr i32 -1, %zext_ln202_33" [aes.c:202]   --->   Operation 1009 'lshr' 'lshr_ln202_20' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1010 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln202_5 = and i32 %lshr_ln202_19, %lshr_ln202_20" [aes.c:202]   --->   Operation 1010 'and' 'and_ln202_5' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1011 [1/1] (0.00ns)   --->   "%trunc_ln202_8 = trunc i32 %and_ln202_5 to i8" [aes.c:202]   --->   Operation 1011 'trunc' 'trunc_ln202_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1012 [1/2] (2.66ns)   --->   "%sbox_load_21 = load i32* %sbox_addr_21, align 4" [aes.c:203]   --->   Operation 1012 'load' 'sbox_load_21' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_14 : Operation 1013 [1/1] (0.61ns)   --->   "%empty_50 = xor i2 %xor_ln203_3, %empty_35" [aes.c:203]   --->   Operation 1013 'xor' 'empty_50' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1014 [1/1] (0.61ns)   --->   "%trunc_ln203_51020230 = xor i2 %empty_50, %trunc_ln203_41068276" [aes.c:203]   --->   Operation 1014 'xor' 'trunc_ln203_51020230' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1015 [1/1] (0.00ns)   --->   "%tmp_41 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln203_51020230, i3 0)" [aes.c:203]   --->   Operation 1015 'bitconcatenate' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1016 [1/1] (0.00ns)   --->   "%empty_51 = or i5 %tmp_41, 7" [aes.c:203]   --->   Operation 1016 'or' 'empty_51' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1017 [1/1] (1.12ns)   --->   "%icmp_ln203_5 = icmp ugt i5 %tmp_41, %empty_51" [aes.c:203]   --->   Operation 1017 'icmp' 'icmp_ln203_5' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1018 [1/1] (0.00ns)   --->   "%zext_ln203_30 = zext i5 %tmp_41 to i6" [aes.c:203]   --->   Operation 1018 'zext' 'zext_ln203_30' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1019 [1/1] (0.00ns)   --->   "%zext_ln203_31 = zext i5 %empty_51 to i6" [aes.c:203]   --->   Operation 1019 'zext' 'zext_ln203_31' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_19)   --->   "%tmp_42 = call i32 @llvm.part.select.i32(i32 %sbox_load_21, i32 31, i32 0)" [aes.c:203]   --->   Operation 1020 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1021 [1/1] (1.36ns)   --->   "%sub_ln203_15 = sub i6 %zext_ln203_30, %zext_ln203_31" [aes.c:203]   --->   Operation 1021 'sub' 'sub_ln203_15' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1022 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_19)   --->   "%xor_ln203_10 = xor i6 %zext_ln203_30, 31" [aes.c:203]   --->   Operation 1022 'xor' 'xor_ln203_10' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1023 [1/1] (1.36ns)   --->   "%sub_ln203_16 = sub i6 %zext_ln203_31, %zext_ln203_30" [aes.c:203]   --->   Operation 1023 'sub' 'sub_ln203_16' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1024 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_17)   --->   "%select_ln203_15 = select i1 %icmp_ln203_5, i6 %sub_ln203_15, i6 %sub_ln203_16" [aes.c:203]   --->   Operation 1024 'select' 'select_ln203_15' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_19)   --->   "%select_ln203_16 = select i1 %icmp_ln203_5, i32 %tmp_42, i32 %sbox_load_21" [aes.c:203]   --->   Operation 1025 'select' 'select_ln203_16' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1026 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_19)   --->   "%select_ln203_17 = select i1 %icmp_ln203_5, i6 %xor_ln203_10, i6 %zext_ln203_30" [aes.c:203]   --->   Operation 1026 'select' 'select_ln203_17' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 1027 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln203_17 = sub i6 31, %select_ln203_15" [aes.c:203]   --->   Operation 1027 'sub' 'sub_ln203_17' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1028 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_19)   --->   "%zext_ln203_32 = zext i6 %select_ln203_17 to i32" [aes.c:203]   --->   Operation 1028 'zext' 'zext_ln203_32' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_5)   --->   "%zext_ln203_33 = zext i6 %sub_ln203_17 to i32" [aes.c:203]   --->   Operation 1029 'zext' 'zext_ln203_33' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1030 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln203_19 = lshr i32 %select_ln203_16, %zext_ln203_32" [aes.c:203]   --->   Operation 1030 'lshr' 'lshr_ln203_19' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1031 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_5)   --->   "%lshr_ln203_20 = lshr i32 -1, %zext_ln203_33" [aes.c:203]   --->   Operation 1031 'lshr' 'lshr_ln203_20' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1032 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln203_5 = and i32 %lshr_ln203_19, %lshr_ln203_20" [aes.c:203]   --->   Operation 1032 'and' 'and_ln203_5' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1033 [1/1] (0.00ns)   --->   "%trunc_ln203_8 = trunc i32 %and_ln203_5 to i8" [aes.c:203]   --->   Operation 1033 'trunc' 'trunc_ln203_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1034 [1/1] (0.66ns)   --->   "%xor_ln207_2 = xor i8 %trunc_ln202_8, 32" [aes.c:207]   --->   Operation 1034 'xor' 'xor_ln207_2' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1035 [1/1] (0.66ns)   --->   "%xor_ln224_20 = xor i8 %xor_ln207_2, %xor_ln224_16" [aes.c:224]   --->   Operation 1035 'xor' 'xor_ln224_20' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1036 [1/1] (0.66ns)   --->   "%xor_ln225_20 = xor i8 %trunc_ln203_8, %xor_ln225_16" [aes.c:225]   --->   Operation 1036 'xor' 'xor_ln225_20' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1037 [1/1] (0.66ns)   --->   "%xor_ln224_21 = xor i8 %xor_ln207_2, %xor_ln224_13" [aes.c:224]   --->   Operation 1037 'xor' 'xor_ln224_21' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1038 [1/1] (0.66ns)   --->   "%xor_ln225_21 = xor i8 %trunc_ln203_8, %xor_ln225_13" [aes.c:225]   --->   Operation 1038 'xor' 'xor_ln225_21' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1039 [1/1] (0.66ns)   --->   "%xor_ln226_23 = xor i8 %xor_ln226_21, %xor_ln226_15" [aes.c:226]   --->   Operation 1039 'xor' 'xor_ln226_23' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1040 [1/1] (0.66ns)   --->   "%xor_ln227_23 = xor i8 %xor_ln227_21, %xor_ln227_15" [aes.c:227]   --->   Operation 1040 'xor' 'xor_ln227_23' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1041 [1/1] (0.00ns)   --->   "%empty_56 = trunc i32 %and_ln203_5 to i2" [aes.c:203]   --->   Operation 1041 'trunc' 'empty_56' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln202_61054256)   --->   "%empty_57 = xor i2 %empty_25, %empty_56" [aes.c:202]   --->   Operation 1042 'xor' 'empty_57' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1043 [1/1] (0.61ns) (out node of the LUT)   --->   "%trunc_ln202_61054256 = xor i2 %empty, %empty_57" [aes.c:167]   --->   Operation 1043 'xor' 'trunc_ln202_61054256' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1044 [1/1] (0.00ns)   --->   "%lshr_ln203_6 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln226_23, i32 2, i32 7)" [aes.c:203]   --->   Operation 1044 'partselect' 'lshr_ln203_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1045 [1/1] (0.00ns)   --->   "%zext_ln203_6 = zext i6 %lshr_ln203_6 to i64" [aes.c:203]   --->   Operation 1045 'zext' 'zext_ln203_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1046 [1/1] (0.00ns)   --->   "%sbox_addr_25 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln203_6" [aes.c:203]   --->   Operation 1046 'getelementptr' 'sbox_addr_25' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1047 [2/2] (2.66ns)   --->   "%sbox_load_25 = load i32* %sbox_addr_25, align 4" [aes.c:203]   --->   Operation 1047 'load' 'sbox_load_25' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_14 : Operation 1048 [1/1] (0.00ns)   --->   "%lshr_ln204_6 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_23, i32 2, i32 7)" [aes.c:204]   --->   Operation 1048 'partselect' 'lshr_ln204_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1049 [1/1] (0.00ns)   --->   "%zext_ln204_6 = zext i6 %lshr_ln204_6 to i64" [aes.c:204]   --->   Operation 1049 'zext' 'zext_ln204_6' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1050 [1/1] (0.00ns)   --->   "%sbox_addr_26 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln204_6" [aes.c:204]   --->   Operation 1050 'getelementptr' 'sbox_addr_26' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1051 [2/2] (2.66ns)   --->   "%sbox_load_26 = load i32* %sbox_addr_26, align 4" [aes.c:204]   --->   Operation 1051 'load' 'sbox_load_26' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_14 : Operation 1052 [1/1] (0.00ns)   --->   "%empty_65 = trunc i32 %and_ln202_5 to i2" [aes.c:202]   --->   Operation 1052 'trunc' 'empty_65' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln205_61048250)   --->   "%empty_66 = xor i2 %empty_31, %empty_65" [aes.c:205]   --->   Operation 1053 'xor' 'empty_66' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 1054 [1/1] (0.61ns) (out node of the LUT)   --->   "%trunc_ln205_61048250 = xor i2 %empty_15, %empty_66" [aes.c:166]   --->   Operation 1054 'xor' 'trunc_ln205_61048250' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 15 <SV = 14> <Delay = 7.57>
ST_15 : Operation 1055 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_24 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 24" [aes.c:224]   --->   Operation 1055 'getelementptr' 'RoundKey_0_addr_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1056 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_20, i8* %RoundKey_0_addr_24, align 1" [aes.c:224]   --->   Operation 1056 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_15 : Operation 1057 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_24 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 24" [aes.c:225]   --->   Operation 1057 'getelementptr' 'RoundKey_1_addr_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1058 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_20, i8* %RoundKey_1_addr_24, align 1" [aes.c:225]   --->   Operation 1058 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_15 : Operation 1059 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_24 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 24" [aes.c:226]   --->   Operation 1059 'getelementptr' 'RoundKey_2_addr_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1060 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_20, i8* %RoundKey_2_addr_24, align 1" [aes.c:226]   --->   Operation 1060 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_15 : Operation 1061 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_24 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 24" [aes.c:227]   --->   Operation 1061 'getelementptr' 'RoundKey_3_addr_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1062 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_20, i8* %RoundKey_3_addr_24, align 1" [aes.c:227]   --->   Operation 1062 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_15 : Operation 1063 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_25 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 25" [aes.c:224]   --->   Operation 1063 'getelementptr' 'RoundKey_0_addr_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1064 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_21, i8* %RoundKey_0_addr_25, align 1" [aes.c:224]   --->   Operation 1064 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_15 : Operation 1065 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_25 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 25" [aes.c:225]   --->   Operation 1065 'getelementptr' 'RoundKey_1_addr_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1066 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_21, i8* %RoundKey_1_addr_25, align 1" [aes.c:225]   --->   Operation 1066 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_15 : Operation 1067 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_25 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 25" [aes.c:226]   --->   Operation 1067 'getelementptr' 'RoundKey_2_addr_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1068 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_21, i8* %RoundKey_2_addr_25, align 1" [aes.c:226]   --->   Operation 1068 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_15 : Operation 1069 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_25 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 25" [aes.c:227]   --->   Operation 1069 'getelementptr' 'RoundKey_3_addr_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1070 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_21, i8* %RoundKey_3_addr_25, align 1" [aes.c:227]   --->   Operation 1070 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_15 : Operation 1071 [1/1] (0.66ns)   --->   "%xor_ln224_23 = xor i8 %xor_ln224_21, %xor_ln224_15" [aes.c:224]   --->   Operation 1071 'xor' 'xor_ln224_23' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1072 [1/1] (0.66ns)   --->   "%xor_ln225_23 = xor i8 %xor_ln225_21, %xor_ln225_15" [aes.c:225]   --->   Operation 1072 'xor' 'xor_ln225_23' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1073 [1/1] (0.00ns)   --->   "%lshr_ln202_6 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln225_23, i32 2, i32 7)" [aes.c:202]   --->   Operation 1073 'partselect' 'lshr_ln202_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1074 [1/1] (0.00ns)   --->   "%zext_ln202_6 = zext i6 %lshr_ln202_6 to i64" [aes.c:202]   --->   Operation 1074 'zext' 'zext_ln202_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1075 [1/1] (0.00ns)   --->   "%sbox_addr_24 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln202_6" [aes.c:202]   --->   Operation 1075 'getelementptr' 'sbox_addr_24' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1076 [2/2] (2.66ns)   --->   "%sbox_load_24 = load i32* %sbox_addr_24, align 4" [aes.c:202]   --->   Operation 1076 'load' 'sbox_load_24' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_15 : Operation 1077 [1/2] (2.66ns)   --->   "%sbox_load_25 = load i32* %sbox_addr_25, align 4" [aes.c:203]   --->   Operation 1077 'load' 'sbox_load_25' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_15 : Operation 1078 [1/1] (0.00ns)   --->   "%tmp_49 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln203_61052254, i3 0)" [aes.c:168]   --->   Operation 1078 'bitconcatenate' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1079 [1/1] (0.00ns)   --->   "%empty_61 = or i5 %tmp_49, 7" [aes.c:168]   --->   Operation 1079 'or' 'empty_61' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1080 [1/1] (1.12ns)   --->   "%icmp_ln203_6 = icmp ugt i5 %tmp_49, %empty_61" [aes.c:203]   --->   Operation 1080 'icmp' 'icmp_ln203_6' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1081 [1/1] (0.00ns)   --->   "%zext_ln203_34 = zext i5 %tmp_49 to i6" [aes.c:203]   --->   Operation 1081 'zext' 'zext_ln203_34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1082 [1/1] (0.00ns)   --->   "%zext_ln203_35 = zext i5 %empty_61 to i6" [aes.c:203]   --->   Operation 1082 'zext' 'zext_ln203_35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1083 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_21)   --->   "%tmp_50 = call i32 @llvm.part.select.i32(i32 %sbox_load_25, i32 31, i32 0)" [aes.c:203]   --->   Operation 1083 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1084 [1/1] (1.36ns)   --->   "%sub_ln203_18 = sub i6 %zext_ln203_34, %zext_ln203_35" [aes.c:203]   --->   Operation 1084 'sub' 'sub_ln203_18' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1085 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_21)   --->   "%xor_ln203_11 = xor i6 %zext_ln203_34, 31" [aes.c:203]   --->   Operation 1085 'xor' 'xor_ln203_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1086 [1/1] (1.36ns)   --->   "%sub_ln203_19 = sub i6 %zext_ln203_35, %zext_ln203_34" [aes.c:203]   --->   Operation 1086 'sub' 'sub_ln203_19' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_20)   --->   "%select_ln203_18 = select i1 %icmp_ln203_6, i6 %sub_ln203_18, i6 %sub_ln203_19" [aes.c:203]   --->   Operation 1087 'select' 'select_ln203_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1088 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_21)   --->   "%select_ln203_19 = select i1 %icmp_ln203_6, i32 %tmp_50, i32 %sbox_load_25" [aes.c:203]   --->   Operation 1088 'select' 'select_ln203_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1089 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_21)   --->   "%select_ln203_20 = select i1 %icmp_ln203_6, i6 %xor_ln203_11, i6 %zext_ln203_34" [aes.c:203]   --->   Operation 1089 'select' 'select_ln203_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1090 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln203_20 = sub i6 31, %select_ln203_18" [aes.c:203]   --->   Operation 1090 'sub' 'sub_ln203_20' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1091 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_21)   --->   "%zext_ln203_36 = zext i6 %select_ln203_20 to i32" [aes.c:203]   --->   Operation 1091 'zext' 'zext_ln203_36' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1092 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_6)   --->   "%zext_ln203_37 = zext i6 %sub_ln203_20 to i32" [aes.c:203]   --->   Operation 1092 'zext' 'zext_ln203_37' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1093 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln203_21 = lshr i32 %select_ln203_19, %zext_ln203_36" [aes.c:203]   --->   Operation 1093 'lshr' 'lshr_ln203_21' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1094 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_6)   --->   "%lshr_ln203_22 = lshr i32 -1, %zext_ln203_37" [aes.c:203]   --->   Operation 1094 'lshr' 'lshr_ln203_22' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1095 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln203_6 = and i32 %lshr_ln203_21, %lshr_ln203_22" [aes.c:203]   --->   Operation 1095 'and' 'and_ln203_6' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1096 [1/1] (0.00ns)   --->   "%trunc_ln203_9 = trunc i32 %and_ln203_6 to i8" [aes.c:203]   --->   Operation 1096 'trunc' 'trunc_ln203_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1097 [1/2] (2.66ns)   --->   "%sbox_load_26 = load i32* %sbox_addr_26, align 4" [aes.c:204]   --->   Operation 1097 'load' 'sbox_load_26' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_15 : Operation 1098 [1/1] (0.00ns)   --->   "%tmp_51 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln204_61050252, i3 0)" [aes.c:169]   --->   Operation 1098 'bitconcatenate' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1099 [1/1] (0.00ns)   --->   "%empty_64 = or i5 %tmp_51, 7" [aes.c:169]   --->   Operation 1099 'or' 'empty_64' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1100 [1/1] (1.12ns)   --->   "%icmp_ln204_6 = icmp ugt i5 %tmp_51, %empty_64" [aes.c:204]   --->   Operation 1100 'icmp' 'icmp_ln204_6' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1101 [1/1] (0.00ns)   --->   "%zext_ln204_34 = zext i5 %tmp_51 to i6" [aes.c:204]   --->   Operation 1101 'zext' 'zext_ln204_34' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1102 [1/1] (0.00ns)   --->   "%zext_ln204_35 = zext i5 %empty_64 to i6" [aes.c:204]   --->   Operation 1102 'zext' 'zext_ln204_35' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1103 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_21)   --->   "%tmp_52 = call i32 @llvm.part.select.i32(i32 %sbox_load_26, i32 31, i32 0)" [aes.c:204]   --->   Operation 1103 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1104 [1/1] (1.36ns)   --->   "%sub_ln204_18 = sub i6 %zext_ln204_34, %zext_ln204_35" [aes.c:204]   --->   Operation 1104 'sub' 'sub_ln204_18' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1105 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_21)   --->   "%xor_ln204_11 = xor i6 %zext_ln204_34, 31" [aes.c:204]   --->   Operation 1105 'xor' 'xor_ln204_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1106 [1/1] (1.36ns)   --->   "%sub_ln204_19 = sub i6 %zext_ln204_35, %zext_ln204_34" [aes.c:204]   --->   Operation 1106 'sub' 'sub_ln204_19' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1107 [1/1] (0.00ns) (grouped into LUT with out node sub_ln204_20)   --->   "%select_ln204_18 = select i1 %icmp_ln204_6, i6 %sub_ln204_18, i6 %sub_ln204_19" [aes.c:204]   --->   Operation 1107 'select' 'select_ln204_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1108 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_21)   --->   "%select_ln204_19 = select i1 %icmp_ln204_6, i32 %tmp_52, i32 %sbox_load_26" [aes.c:204]   --->   Operation 1108 'select' 'select_ln204_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1109 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_21)   --->   "%select_ln204_20 = select i1 %icmp_ln204_6, i6 %xor_ln204_11, i6 %zext_ln204_34" [aes.c:204]   --->   Operation 1109 'select' 'select_ln204_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 1110 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln204_20 = sub i6 31, %select_ln204_18" [aes.c:204]   --->   Operation 1110 'sub' 'sub_ln204_20' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1111 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_21)   --->   "%zext_ln204_36 = zext i6 %select_ln204_20 to i32" [aes.c:204]   --->   Operation 1111 'zext' 'zext_ln204_36' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1112 [1/1] (0.00ns) (grouped into LUT with out node and_ln204_6)   --->   "%zext_ln204_37 = zext i6 %sub_ln204_20 to i32" [aes.c:204]   --->   Operation 1112 'zext' 'zext_ln204_37' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1113 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln204_21 = lshr i32 %select_ln204_19, %zext_ln204_36" [aes.c:204]   --->   Operation 1113 'lshr' 'lshr_ln204_21' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node and_ln204_6)   --->   "%lshr_ln204_22 = lshr i32 -1, %zext_ln204_37" [aes.c:204]   --->   Operation 1114 'lshr' 'lshr_ln204_22' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1115 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln204_6 = and i32 %lshr_ln204_21, %lshr_ln204_22" [aes.c:204]   --->   Operation 1115 'and' 'and_ln204_6' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1116 [1/1] (0.00ns)   --->   "%trunc_ln204_9 = trunc i32 %and_ln204_6 to i8" [aes.c:204]   --->   Operation 1116 'trunc' 'trunc_ln204_9' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1117 [1/1] (0.00ns)   --->   "%lshr_ln205_6 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln224_23, i32 2, i32 7)" [aes.c:205]   --->   Operation 1117 'partselect' 'lshr_ln205_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1118 [1/1] (0.00ns)   --->   "%zext_ln205_6 = zext i6 %lshr_ln205_6 to i64" [aes.c:205]   --->   Operation 1118 'zext' 'zext_ln205_6' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1119 [1/1] (0.00ns)   --->   "%sbox_addr_27 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_6" [aes.c:205]   --->   Operation 1119 'getelementptr' 'sbox_addr_27' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1120 [2/2] (2.66ns)   --->   "%sbox_load_27 = load i32* %sbox_addr_27, align 4" [aes.c:205]   --->   Operation 1120 'load' 'sbox_load_27' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_15 : Operation 1121 [1/1] (0.66ns)   --->   "%xor_ln225_24 = xor i8 %trunc_ln203_9, %xor_ln225_20" [aes.c:225]   --->   Operation 1121 'xor' 'xor_ln225_24' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1122 [1/1] (0.66ns)   --->   "%xor_ln226_24 = xor i8 %trunc_ln204_9, %xor_ln226_20" [aes.c:226]   --->   Operation 1122 'xor' 'xor_ln226_24' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202_4)   --->   "%trunc_ln225_4 = trunc i32 %and_ln203_6 to i2" [aes.c:225]   --->   Operation 1123 'trunc' 'trunc_ln225_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1124 [1/1] (0.00ns) (grouped into LUT with out node xor_ln202_4)   --->   "%xor_ln225_42 = xor i2 %xor_ln202_3, %trunc_ln225_4" [aes.c:225]   --->   Operation 1124 'xor' 'xor_ln225_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1125 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_4)   --->   "%trunc_ln226_4 = trunc i32 %and_ln204_6 to i2" [aes.c:226]   --->   Operation 1125 'trunc' 'trunc_ln226_4' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node xor_ln203_4)   --->   "%xor_ln226_42 = xor i2 %xor_ln203_3, %trunc_ln226_4" [aes.c:226]   --->   Operation 1126 'xor' 'xor_ln226_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1127 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln202_4 = xor i2 %xor_ln225_42, %empty_56" [aes.c:202]   --->   Operation 1127 'xor' 'xor_ln202_4' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 1128 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln203_4 = xor i2 %xor_ln226_42, %empty_59" [aes.c:203]   --->   Operation 1128 'xor' 'xor_ln203_4' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 16 <SV = 15> <Delay = 7.57>
ST_16 : Operation 1129 [1/1] (0.66ns)   --->   "%xor_ln224_22 = xor i8 %xor_ln224_21, %xor_ln224_18" [aes.c:224]   --->   Operation 1129 'xor' 'xor_ln224_22' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1130 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_26 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 26" [aes.c:224]   --->   Operation 1130 'getelementptr' 'RoundKey_0_addr_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1131 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_22, i8* %RoundKey_0_addr_26, align 1" [aes.c:224]   --->   Operation 1131 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_16 : Operation 1132 [1/1] (0.66ns)   --->   "%xor_ln225_22 = xor i8 %xor_ln225_21, %xor_ln225_18" [aes.c:225]   --->   Operation 1132 'xor' 'xor_ln225_22' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1133 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_26 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 26" [aes.c:225]   --->   Operation 1133 'getelementptr' 'RoundKey_1_addr_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1134 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_22, i8* %RoundKey_1_addr_26, align 1" [aes.c:225]   --->   Operation 1134 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_16 : Operation 1135 [1/1] (0.66ns)   --->   "%xor_ln226_22 = xor i8 %xor_ln226_21, %xor_ln226_18" [aes.c:226]   --->   Operation 1135 'xor' 'xor_ln226_22' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1136 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_26 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 26" [aes.c:226]   --->   Operation 1136 'getelementptr' 'RoundKey_2_addr_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1137 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_22, i8* %RoundKey_2_addr_26, align 1" [aes.c:226]   --->   Operation 1137 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_16 : Operation 1138 [1/1] (0.66ns)   --->   "%xor_ln227_22 = xor i8 %xor_ln227_21, %xor_ln227_18" [aes.c:227]   --->   Operation 1138 'xor' 'xor_ln227_22' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1139 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_26 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 26" [aes.c:227]   --->   Operation 1139 'getelementptr' 'RoundKey_3_addr_26' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1140 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_22, i8* %RoundKey_3_addr_26, align 1" [aes.c:227]   --->   Operation 1140 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_16 : Operation 1141 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_27 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 27" [aes.c:224]   --->   Operation 1141 'getelementptr' 'RoundKey_0_addr_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1142 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_23, i8* %RoundKey_0_addr_27, align 1" [aes.c:224]   --->   Operation 1142 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_16 : Operation 1143 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_27 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 27" [aes.c:225]   --->   Operation 1143 'getelementptr' 'RoundKey_1_addr_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1144 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_23, i8* %RoundKey_1_addr_27, align 1" [aes.c:225]   --->   Operation 1144 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_16 : Operation 1145 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_27 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 27" [aes.c:226]   --->   Operation 1145 'getelementptr' 'RoundKey_2_addr_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1146 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_23, i8* %RoundKey_2_addr_27, align 1" [aes.c:226]   --->   Operation 1146 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_16 : Operation 1147 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_27 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 27" [aes.c:227]   --->   Operation 1147 'getelementptr' 'RoundKey_3_addr_27' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1148 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_23, i8* %RoundKey_3_addr_27, align 1" [aes.c:227]   --->   Operation 1148 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_16 : Operation 1149 [1/2] (2.66ns)   --->   "%sbox_load_24 = load i32* %sbox_addr_24, align 4" [aes.c:202]   --->   Operation 1149 'load' 'sbox_load_24' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_16 : Operation 1150 [1/1] (0.00ns)   --->   "%tmp_47 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln202_61054256, i3 0)" [aes.c:167]   --->   Operation 1150 'bitconcatenate' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1151 [1/1] (0.00ns)   --->   "%empty_58 = or i5 %tmp_47, 7" [aes.c:167]   --->   Operation 1151 'or' 'empty_58' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1152 [1/1] (1.12ns)   --->   "%icmp_ln202_6 = icmp ugt i5 %tmp_47, %empty_58" [aes.c:202]   --->   Operation 1152 'icmp' 'icmp_ln202_6' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1153 [1/1] (0.00ns)   --->   "%zext_ln202_34 = zext i5 %tmp_47 to i6" [aes.c:202]   --->   Operation 1153 'zext' 'zext_ln202_34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1154 [1/1] (0.00ns)   --->   "%zext_ln202_35 = zext i5 %empty_58 to i6" [aes.c:202]   --->   Operation 1154 'zext' 'zext_ln202_35' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1155 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_21)   --->   "%tmp_48 = call i32 @llvm.part.select.i32(i32 %sbox_load_24, i32 31, i32 0)" [aes.c:202]   --->   Operation 1155 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1156 [1/1] (1.36ns)   --->   "%sub_ln202_18 = sub i6 %zext_ln202_34, %zext_ln202_35" [aes.c:202]   --->   Operation 1156 'sub' 'sub_ln202_18' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_21)   --->   "%xor_ln202_11 = xor i6 %zext_ln202_34, 31" [aes.c:202]   --->   Operation 1157 'xor' 'xor_ln202_11' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1158 [1/1] (1.36ns)   --->   "%sub_ln202_19 = sub i6 %zext_ln202_35, %zext_ln202_34" [aes.c:202]   --->   Operation 1158 'sub' 'sub_ln202_19' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1159 [1/1] (0.00ns) (grouped into LUT with out node sub_ln202_20)   --->   "%select_ln202_18 = select i1 %icmp_ln202_6, i6 %sub_ln202_18, i6 %sub_ln202_19" [aes.c:202]   --->   Operation 1159 'select' 'select_ln202_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1160 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_21)   --->   "%select_ln202_19 = select i1 %icmp_ln202_6, i32 %tmp_48, i32 %sbox_load_24" [aes.c:202]   --->   Operation 1160 'select' 'select_ln202_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1161 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_21)   --->   "%select_ln202_20 = select i1 %icmp_ln202_6, i6 %xor_ln202_11, i6 %zext_ln202_34" [aes.c:202]   --->   Operation 1161 'select' 'select_ln202_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1162 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln202_20 = sub i6 31, %select_ln202_18" [aes.c:202]   --->   Operation 1162 'sub' 'sub_ln202_20' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1163 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_21)   --->   "%zext_ln202_36 = zext i6 %select_ln202_20 to i32" [aes.c:202]   --->   Operation 1163 'zext' 'zext_ln202_36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1164 [1/1] (0.00ns) (grouped into LUT with out node and_ln202_6)   --->   "%zext_ln202_37 = zext i6 %sub_ln202_20 to i32" [aes.c:202]   --->   Operation 1164 'zext' 'zext_ln202_37' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1165 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln202_21 = lshr i32 %select_ln202_19, %zext_ln202_36" [aes.c:202]   --->   Operation 1165 'lshr' 'lshr_ln202_21' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1166 [1/1] (0.00ns) (grouped into LUT with out node and_ln202_6)   --->   "%lshr_ln202_22 = lshr i32 -1, %zext_ln202_37" [aes.c:202]   --->   Operation 1166 'lshr' 'lshr_ln202_22' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1167 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln202_6 = and i32 %lshr_ln202_21, %lshr_ln202_22" [aes.c:202]   --->   Operation 1167 'and' 'and_ln202_6' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1168 [1/1] (0.00ns) (grouped into LUT with out node xor_ln224_24)   --->   "%trunc_ln202_9 = trunc i32 %and_ln202_6 to i8" [aes.c:202]   --->   Operation 1168 'trunc' 'trunc_ln202_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1169 [1/2] (2.66ns)   --->   "%sbox_load_27 = load i32* %sbox_addr_27, align 4" [aes.c:205]   --->   Operation 1169 'load' 'sbox_load_27' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_16 : Operation 1170 [1/1] (0.00ns)   --->   "%tmp_53 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_61048250, i3 0)" [aes.c:166]   --->   Operation 1170 'bitconcatenate' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1171 [1/1] (0.00ns)   --->   "%empty_67 = or i5 %tmp_53, 7" [aes.c:166]   --->   Operation 1171 'or' 'empty_67' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1172 [1/1] (1.12ns)   --->   "%icmp_ln205_6 = icmp ugt i5 %tmp_53, %empty_67" [aes.c:205]   --->   Operation 1172 'icmp' 'icmp_ln205_6' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1173 [1/1] (0.00ns)   --->   "%zext_ln205_34 = zext i5 %tmp_53 to i6" [aes.c:205]   --->   Operation 1173 'zext' 'zext_ln205_34' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1174 [1/1] (0.00ns)   --->   "%zext_ln205_35 = zext i5 %empty_67 to i6" [aes.c:205]   --->   Operation 1174 'zext' 'zext_ln205_35' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_21)   --->   "%tmp_54 = call i32 @llvm.part.select.i32(i32 %sbox_load_27, i32 31, i32 0)" [aes.c:205]   --->   Operation 1175 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1176 [1/1] (1.36ns)   --->   "%sub_ln205_18 = sub i6 %zext_ln205_34, %zext_ln205_35" [aes.c:205]   --->   Operation 1176 'sub' 'sub_ln205_18' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_21)   --->   "%xor_ln205_12 = xor i6 %zext_ln205_34, 31" [aes.c:205]   --->   Operation 1177 'xor' 'xor_ln205_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1178 [1/1] (1.36ns)   --->   "%sub_ln205_19 = sub i6 %zext_ln205_35, %zext_ln205_34" [aes.c:205]   --->   Operation 1178 'sub' 'sub_ln205_19' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node sub_ln205_20)   --->   "%select_ln205_18 = select i1 %icmp_ln205_6, i6 %sub_ln205_18, i6 %sub_ln205_19" [aes.c:205]   --->   Operation 1179 'select' 'select_ln205_18' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1180 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_21)   --->   "%select_ln205_19 = select i1 %icmp_ln205_6, i32 %tmp_54, i32 %sbox_load_27" [aes.c:205]   --->   Operation 1180 'select' 'select_ln205_19' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_21)   --->   "%select_ln205_20 = select i1 %icmp_ln205_6, i6 %xor_ln205_12, i6 %zext_ln205_34" [aes.c:205]   --->   Operation 1181 'select' 'select_ln205_20' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 1182 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln205_20 = sub i6 31, %select_ln205_18" [aes.c:205]   --->   Operation 1182 'sub' 'sub_ln205_20' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1183 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_21)   --->   "%zext_ln205_36 = zext i6 %select_ln205_20 to i32" [aes.c:205]   --->   Operation 1183 'zext' 'zext_ln205_36' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1184 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_6)   --->   "%zext_ln205_37 = zext i6 %sub_ln205_20 to i32" [aes.c:205]   --->   Operation 1184 'zext' 'zext_ln205_37' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1185 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln205_21 = lshr i32 %select_ln205_19, %zext_ln205_36" [aes.c:205]   --->   Operation 1185 'lshr' 'lshr_ln205_21' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_6)   --->   "%lshr_ln205_22 = lshr i32 -1, %zext_ln205_37" [aes.c:205]   --->   Operation 1186 'lshr' 'lshr_ln205_22' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1187 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln205_6 = and i32 %lshr_ln205_21, %lshr_ln205_22" [aes.c:205]   --->   Operation 1187 'and' 'and_ln205_6' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1188 [1/1] (0.00ns)   --->   "%trunc_ln205_9 = trunc i32 %and_ln205_6 to i8" [aes.c:205]   --->   Operation 1188 'trunc' 'trunc_ln205_9' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1189 [1/1] (0.00ns) (grouped into LUT with out node xor_ln224_24)   --->   "%xor_ln224_46 = xor i8 %xor_ln224_20, 64" [aes.c:224]   --->   Operation 1189 'xor' 'xor_ln224_46' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1190 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln224_24 = xor i8 %xor_ln224_46, %trunc_ln202_9" [aes.c:224]   --->   Operation 1190 'xor' 'xor_ln224_24' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1191 [1/1] (0.66ns)   --->   "%xor_ln227_24 = xor i8 %trunc_ln205_9, %xor_ln227_20" [aes.c:227]   --->   Operation 1191 'xor' 'xor_ln227_24' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1192 [1/1] (0.66ns)   --->   "%xor_ln225_26 = xor i8 %xor_ln225_24, %xor_ln225_18" [aes.c:225]   --->   Operation 1192 'xor' 'xor_ln225_26' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1193 [1/1] (0.66ns)   --->   "%xor_ln226_26 = xor i8 %xor_ln226_24, %xor_ln226_18" [aes.c:226]   --->   Operation 1193 'xor' 'xor_ln226_26' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205_5)   --->   "%trunc_ln224_5 = trunc i32 %and_ln202_6 to i2" [aes.c:224]   --->   Operation 1194 'trunc' 'trunc_ln224_5' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1195 [1/1] (0.00ns) (grouped into LUT with out node xor_ln205_5)   --->   "%xor_ln224_47 = xor i2 %xor_ln205_4, %trunc_ln224_5" [aes.c:224]   --->   Operation 1195 'xor' 'xor_ln224_47' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1196 [1/1] (0.66ns)   --->   "%xor_ln225_27 = xor i8 %xor_ln225_26, %xor_ln225_23" [aes.c:225]   --->   Operation 1196 'xor' 'xor_ln225_27' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1197 [1/1] (0.66ns)   --->   "%xor_ln226_27 = xor i8 %xor_ln226_26, %xor_ln226_23" [aes.c:226]   --->   Operation 1197 'xor' 'xor_ln226_27' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node xor_ln204_4)   --->   "%trunc_ln227_4 = trunc i32 %and_ln205_6 to i2" [aes.c:227]   --->   Operation 1198 'trunc' 'trunc_ln227_4' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node xor_ln204_4)   --->   "%xor_ln227_42 = xor i2 %xor_ln204_3, %trunc_ln227_4" [aes.c:227]   --->   Operation 1199 'xor' 'xor_ln227_42' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1200 [1/1] (0.00ns)   --->   "%lshr_ln202_7 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln225_27, i32 2, i32 7)" [aes.c:202]   --->   Operation 1200 'partselect' 'lshr_ln202_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1201 [1/1] (0.00ns)   --->   "%zext_ln202_7 = zext i6 %lshr_ln202_7 to i64" [aes.c:202]   --->   Operation 1201 'zext' 'zext_ln202_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1202 [1/1] (0.00ns)   --->   "%sbox_addr_28 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln202_7" [aes.c:202]   --->   Operation 1202 'getelementptr' 'sbox_addr_28' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1203 [2/2] (2.66ns)   --->   "%sbox_load_28 = load i32* %sbox_addr_28, align 4" [aes.c:202]   --->   Operation 1203 'load' 'sbox_load_28' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_16 : Operation 1204 [1/1] (0.00ns)   --->   "%lshr_ln203_7 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln226_27, i32 2, i32 7)" [aes.c:203]   --->   Operation 1204 'partselect' 'lshr_ln203_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1205 [1/1] (0.00ns)   --->   "%zext_ln203_7 = zext i6 %lshr_ln203_7 to i64" [aes.c:203]   --->   Operation 1205 'zext' 'zext_ln203_7' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1206 [1/1] (0.00ns)   --->   "%sbox_addr_29 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln203_7" [aes.c:203]   --->   Operation 1206 'getelementptr' 'sbox_addr_29' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 1207 [2/2] (2.66ns)   --->   "%sbox_load_29 = load i32* %sbox_addr_29, align 4" [aes.c:203]   --->   Operation 1207 'load' 'sbox_load_29' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_16 : Operation 1208 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln204_4 = xor i2 %xor_ln227_42, %empty_62" [aes.c:204]   --->   Operation 1208 'xor' 'xor_ln204_4' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 1209 [1/1] (0.61ns) (out node of the LUT)   --->   "%xor_ln205_5 = xor i2 %xor_ln224_47, %empty_65" [aes.c:205]   --->   Operation 1209 'xor' 'xor_ln205_5' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 17 <SV = 16> <Delay = 8.23>
ST_17 : Operation 1210 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_28 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 28" [aes.c:224]   --->   Operation 1210 'getelementptr' 'RoundKey_0_addr_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1211 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_24, i8* %RoundKey_0_addr_28, align 1" [aes.c:224]   --->   Operation 1211 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_17 : Operation 1212 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_28 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 28" [aes.c:225]   --->   Operation 1212 'getelementptr' 'RoundKey_1_addr_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1213 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_24, i8* %RoundKey_1_addr_28, align 1" [aes.c:225]   --->   Operation 1213 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_17 : Operation 1214 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_28 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 28" [aes.c:226]   --->   Operation 1214 'getelementptr' 'RoundKey_2_addr_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1215 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_24, i8* %RoundKey_2_addr_28, align 1" [aes.c:226]   --->   Operation 1215 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_17 : Operation 1216 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_28 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 28" [aes.c:227]   --->   Operation 1216 'getelementptr' 'RoundKey_3_addr_28' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1217 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_24, i8* %RoundKey_3_addr_28, align 1" [aes.c:227]   --->   Operation 1217 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_17 : Operation 1218 [1/1] (0.66ns)   --->   "%xor_ln224_25 = xor i8 %xor_ln224_24, %xor_ln224_21" [aes.c:224]   --->   Operation 1218 'xor' 'xor_ln224_25' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1219 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_29 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 29" [aes.c:224]   --->   Operation 1219 'getelementptr' 'RoundKey_0_addr_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1220 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_25, i8* %RoundKey_0_addr_29, align 1" [aes.c:224]   --->   Operation 1220 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_17 : Operation 1221 [1/1] (0.66ns)   --->   "%xor_ln225_25 = xor i8 %xor_ln225_24, %xor_ln225_21" [aes.c:225]   --->   Operation 1221 'xor' 'xor_ln225_25' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1222 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_29 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 29" [aes.c:225]   --->   Operation 1222 'getelementptr' 'RoundKey_1_addr_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1223 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_25, i8* %RoundKey_1_addr_29, align 1" [aes.c:225]   --->   Operation 1223 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_17 : Operation 1224 [1/1] (0.66ns)   --->   "%xor_ln226_25 = xor i8 %xor_ln226_24, %xor_ln226_21" [aes.c:226]   --->   Operation 1224 'xor' 'xor_ln226_25' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1225 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_29 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 29" [aes.c:226]   --->   Operation 1225 'getelementptr' 'RoundKey_2_addr_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1226 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_25, i8* %RoundKey_2_addr_29, align 1" [aes.c:226]   --->   Operation 1226 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_17 : Operation 1227 [1/1] (0.66ns)   --->   "%xor_ln227_25 = xor i8 %xor_ln227_24, %xor_ln227_21" [aes.c:227]   --->   Operation 1227 'xor' 'xor_ln227_25' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1228 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_29 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 29" [aes.c:227]   --->   Operation 1228 'getelementptr' 'RoundKey_3_addr_29' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1229 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_25, i8* %RoundKey_3_addr_29, align 1" [aes.c:227]   --->   Operation 1229 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_17 : Operation 1230 [1/1] (0.66ns)   --->   "%xor_ln224_26 = xor i8 %xor_ln224_24, %xor_ln224_18" [aes.c:224]   --->   Operation 1230 'xor' 'xor_ln224_26' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1231 [1/1] (0.66ns)   --->   "%xor_ln227_26 = xor i8 %xor_ln227_24, %xor_ln227_18" [aes.c:227]   --->   Operation 1231 'xor' 'xor_ln227_26' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1232 [1/1] (0.66ns)   --->   "%xor_ln224_27 = xor i8 %xor_ln224_26, %xor_ln224_23" [aes.c:224]   --->   Operation 1232 'xor' 'xor_ln224_27' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1233 [1/1] (0.66ns)   --->   "%xor_ln227_27 = xor i8 %xor_ln227_26, %xor_ln227_23" [aes.c:227]   --->   Operation 1233 'xor' 'xor_ln227_27' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1234 [1/2] (2.66ns)   --->   "%sbox_load_28 = load i32* %sbox_addr_28, align 4" [aes.c:202]   --->   Operation 1234 'load' 'sbox_load_28' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_17 : Operation 1235 [1/1] (0.61ns)   --->   "%empty_68 = xor i2 %xor_ln202_4, %empty_48" [aes.c:202]   --->   Operation 1235 'xor' 'empty_68' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1236 [1/1] (0.61ns)   --->   "%trunc_ln202_71014224 = xor i2 %empty_68, %trunc_ln202_61054256" [aes.c:202]   --->   Operation 1236 'xor' 'trunc_ln202_71014224' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1237 [1/1] (0.00ns)   --->   "%tmp_55 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln202_71014224, i3 0)" [aes.c:202]   --->   Operation 1237 'bitconcatenate' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1238 [1/1] (0.00ns)   --->   "%empty_69 = or i5 %tmp_55, 7" [aes.c:202]   --->   Operation 1238 'or' 'empty_69' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1239 [1/1] (1.12ns)   --->   "%icmp_ln202_7 = icmp ugt i5 %tmp_55, %empty_69" [aes.c:202]   --->   Operation 1239 'icmp' 'icmp_ln202_7' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1240 [1/1] (0.00ns)   --->   "%zext_ln202_38 = zext i5 %tmp_55 to i6" [aes.c:202]   --->   Operation 1240 'zext' 'zext_ln202_38' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1241 [1/1] (0.00ns)   --->   "%zext_ln202_39 = zext i5 %empty_69 to i6" [aes.c:202]   --->   Operation 1241 'zext' 'zext_ln202_39' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_23)   --->   "%tmp_56 = call i32 @llvm.part.select.i32(i32 %sbox_load_28, i32 31, i32 0)" [aes.c:202]   --->   Operation 1242 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1243 [1/1] (1.36ns)   --->   "%sub_ln202_21 = sub i6 %zext_ln202_38, %zext_ln202_39" [aes.c:202]   --->   Operation 1243 'sub' 'sub_ln202_21' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1244 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_23)   --->   "%xor_ln202_12 = xor i6 %zext_ln202_38, 31" [aes.c:202]   --->   Operation 1244 'xor' 'xor_ln202_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1245 [1/1] (1.36ns)   --->   "%sub_ln202_22 = sub i6 %zext_ln202_39, %zext_ln202_38" [aes.c:202]   --->   Operation 1245 'sub' 'sub_ln202_22' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1246 [1/1] (0.00ns) (grouped into LUT with out node sub_ln202_23)   --->   "%select_ln202_21 = select i1 %icmp_ln202_7, i6 %sub_ln202_21, i6 %sub_ln202_22" [aes.c:202]   --->   Operation 1246 'select' 'select_ln202_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_23)   --->   "%select_ln202_22 = select i1 %icmp_ln202_7, i32 %tmp_56, i32 %sbox_load_28" [aes.c:202]   --->   Operation 1247 'select' 'select_ln202_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1248 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_23)   --->   "%select_ln202_23 = select i1 %icmp_ln202_7, i6 %xor_ln202_12, i6 %zext_ln202_38" [aes.c:202]   --->   Operation 1248 'select' 'select_ln202_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1249 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln202_23 = sub i6 31, %select_ln202_21" [aes.c:202]   --->   Operation 1249 'sub' 'sub_ln202_23' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1250 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_23)   --->   "%zext_ln202_40 = zext i6 %select_ln202_23 to i32" [aes.c:202]   --->   Operation 1250 'zext' 'zext_ln202_40' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1251 [1/1] (0.00ns) (grouped into LUT with out node and_ln202_7)   --->   "%zext_ln202_41 = zext i6 %sub_ln202_23 to i32" [aes.c:202]   --->   Operation 1251 'zext' 'zext_ln202_41' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1252 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln202_23 = lshr i32 %select_ln202_22, %zext_ln202_40" [aes.c:202]   --->   Operation 1252 'lshr' 'lshr_ln202_23' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node and_ln202_7)   --->   "%lshr_ln202_24 = lshr i32 -1, %zext_ln202_41" [aes.c:202]   --->   Operation 1253 'lshr' 'lshr_ln202_24' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1254 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln202_7 = and i32 %lshr_ln202_23, %lshr_ln202_24" [aes.c:202]   --->   Operation 1254 'and' 'and_ln202_7' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1255 [1/1] (0.00ns)   --->   "%trunc_ln202_10 = trunc i32 %and_ln202_7 to i8" [aes.c:202]   --->   Operation 1255 'trunc' 'trunc_ln202_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1256 [1/2] (2.66ns)   --->   "%sbox_load_29 = load i32* %sbox_addr_29, align 4" [aes.c:203]   --->   Operation 1256 'load' 'sbox_load_29' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_17 : Operation 1257 [1/1] (0.61ns)   --->   "%empty_70 = xor i2 %xor_ln203_4, %empty_50" [aes.c:203]   --->   Operation 1257 'xor' 'empty_70' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1258 [1/1] (0.61ns)   --->   "%trunc_ln203_71012222 = xor i2 %empty_70, %trunc_ln203_61052254" [aes.c:203]   --->   Operation 1258 'xor' 'trunc_ln203_71012222' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1259 [1/1] (0.00ns)   --->   "%tmp_57 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln203_71012222, i3 0)" [aes.c:203]   --->   Operation 1259 'bitconcatenate' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1260 [1/1] (0.00ns)   --->   "%empty_71 = or i5 %tmp_57, 7" [aes.c:203]   --->   Operation 1260 'or' 'empty_71' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1261 [1/1] (1.12ns)   --->   "%icmp_ln203_7 = icmp ugt i5 %tmp_57, %empty_71" [aes.c:203]   --->   Operation 1261 'icmp' 'icmp_ln203_7' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1262 [1/1] (0.00ns)   --->   "%zext_ln203_38 = zext i5 %tmp_57 to i6" [aes.c:203]   --->   Operation 1262 'zext' 'zext_ln203_38' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1263 [1/1] (0.00ns)   --->   "%zext_ln203_39 = zext i5 %empty_71 to i6" [aes.c:203]   --->   Operation 1263 'zext' 'zext_ln203_39' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1264 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_23)   --->   "%tmp_58 = call i32 @llvm.part.select.i32(i32 %sbox_load_29, i32 31, i32 0)" [aes.c:203]   --->   Operation 1264 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1265 [1/1] (1.36ns)   --->   "%sub_ln203_21 = sub i6 %zext_ln203_38, %zext_ln203_39" [aes.c:203]   --->   Operation 1265 'sub' 'sub_ln203_21' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_23)   --->   "%xor_ln203_12 = xor i6 %zext_ln203_38, 31" [aes.c:203]   --->   Operation 1266 'xor' 'xor_ln203_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1267 [1/1] (1.36ns)   --->   "%sub_ln203_22 = sub i6 %zext_ln203_39, %zext_ln203_38" [aes.c:203]   --->   Operation 1267 'sub' 'sub_ln203_22' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1268 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_23)   --->   "%select_ln203_21 = select i1 %icmp_ln203_7, i6 %sub_ln203_21, i6 %sub_ln203_22" [aes.c:203]   --->   Operation 1268 'select' 'select_ln203_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1269 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_23)   --->   "%select_ln203_22 = select i1 %icmp_ln203_7, i32 %tmp_58, i32 %sbox_load_29" [aes.c:203]   --->   Operation 1269 'select' 'select_ln203_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_23)   --->   "%select_ln203_23 = select i1 %icmp_ln203_7, i6 %xor_ln203_12, i6 %zext_ln203_38" [aes.c:203]   --->   Operation 1270 'select' 'select_ln203_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 1271 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln203_23 = sub i6 31, %select_ln203_21" [aes.c:203]   --->   Operation 1271 'sub' 'sub_ln203_23' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1272 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_23)   --->   "%zext_ln203_40 = zext i6 %select_ln203_23 to i32" [aes.c:203]   --->   Operation 1272 'zext' 'zext_ln203_40' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1273 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_7)   --->   "%zext_ln203_41 = zext i6 %sub_ln203_23 to i32" [aes.c:203]   --->   Operation 1273 'zext' 'zext_ln203_41' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1274 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln203_23 = lshr i32 %select_ln203_22, %zext_ln203_40" [aes.c:203]   --->   Operation 1274 'lshr' 'lshr_ln203_23' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_7)   --->   "%lshr_ln203_24 = lshr i32 -1, %zext_ln203_41" [aes.c:203]   --->   Operation 1275 'lshr' 'lshr_ln203_24' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1276 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln203_7 = and i32 %lshr_ln203_23, %lshr_ln203_24" [aes.c:203]   --->   Operation 1276 'and' 'and_ln203_7' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1277 [1/1] (0.00ns)   --->   "%trunc_ln203_10 = trunc i32 %and_ln203_7 to i8" [aes.c:203]   --->   Operation 1277 'trunc' 'trunc_ln203_10' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1278 [1/1] (0.00ns)   --->   "%lshr_ln204_7 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_27, i32 2, i32 7)" [aes.c:204]   --->   Operation 1278 'partselect' 'lshr_ln204_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1279 [1/1] (0.00ns)   --->   "%zext_ln204_7 = zext i6 %lshr_ln204_7 to i64" [aes.c:204]   --->   Operation 1279 'zext' 'zext_ln204_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1280 [1/1] (0.00ns)   --->   "%sbox_addr_30 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln204_7" [aes.c:204]   --->   Operation 1280 'getelementptr' 'sbox_addr_30' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1281 [2/2] (2.66ns)   --->   "%sbox_load_30 = load i32* %sbox_addr_30, align 4" [aes.c:204]   --->   Operation 1281 'load' 'sbox_load_30' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_17 : Operation 1282 [1/1] (0.00ns)   --->   "%lshr_ln205_7 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln224_27, i32 2, i32 7)" [aes.c:205]   --->   Operation 1282 'partselect' 'lshr_ln205_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1283 [1/1] (0.00ns)   --->   "%zext_ln205_7 = zext i6 %lshr_ln205_7 to i64" [aes.c:205]   --->   Operation 1283 'zext' 'zext_ln205_7' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1284 [1/1] (0.00ns)   --->   "%sbox_addr_31 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_7" [aes.c:205]   --->   Operation 1284 'getelementptr' 'sbox_addr_31' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1285 [2/2] (2.66ns)   --->   "%sbox_load_31 = load i32* %sbox_addr_31, align 4" [aes.c:205]   --->   Operation 1285 'load' 'sbox_load_31' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_17 : Operation 1286 [1/1] (0.66ns)   --->   "%xor_ln207_3 = xor i8 %trunc_ln202_10, -128" [aes.c:207]   --->   Operation 1286 'xor' 'xor_ln207_3' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1287 [1/1] (0.66ns)   --->   "%xor_ln224_28 = xor i8 %xor_ln207_3, %xor_ln224_24" [aes.c:224]   --->   Operation 1287 'xor' 'xor_ln224_28' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1288 [1/1] (0.66ns)   --->   "%xor_ln225_28 = xor i8 %trunc_ln203_10, %xor_ln225_24" [aes.c:225]   --->   Operation 1288 'xor' 'xor_ln225_28' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1289 [1/1] (0.66ns)   --->   "%xor_ln224_29 = xor i8 %xor_ln207_3, %xor_ln224_21" [aes.c:224]   --->   Operation 1289 'xor' 'xor_ln224_29' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1290 [1/1] (0.66ns)   --->   "%xor_ln225_29 = xor i8 %trunc_ln203_10, %xor_ln225_21" [aes.c:225]   --->   Operation 1290 'xor' 'xor_ln225_29' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1291 [1/1] (0.66ns)   --->   "%xor_ln224_31 = xor i8 %xor_ln207_3, %xor_ln224_15" [aes.c:224]   --->   Operation 1291 'xor' 'xor_ln224_31' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1292 [1/1] (0.66ns)   --->   "%xor_ln225_31 = xor i8 %trunc_ln203_10, %xor_ln225_15" [aes.c:225]   --->   Operation 1292 'xor' 'xor_ln225_31' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 1293 [1/1] (0.00ns)   --->   "%lshr_ln202_8 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln225_31, i32 2, i32 7)" [aes.c:202]   --->   Operation 1293 'partselect' 'lshr_ln202_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1294 [1/1] (0.00ns)   --->   "%empty_76 = trunc i32 %and_ln203_7 to i2" [aes.c:203]   --->   Operation 1294 'trunc' 'empty_76' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1295 [1/1] (0.00ns)   --->   "%lshr_ln205_8 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln224_31, i32 2, i32 7)" [aes.c:205]   --->   Operation 1295 'partselect' 'lshr_ln205_8' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 1296 [1/1] (0.00ns)   --->   "%empty_82 = trunc i32 %and_ln202_7 to i2" [aes.c:202]   --->   Operation 1296 'trunc' 'empty_82' <Predicate = true> <Delay = 0.00>

State 18 <SV = 17> <Delay = 7.57>
ST_18 : Operation 1297 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_30 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 30" [aes.c:225]   --->   Operation 1297 'getelementptr' 'RoundKey_1_addr_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1298 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_26, i8* %RoundKey_1_addr_30, align 1" [aes.c:225]   --->   Operation 1298 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_18 : Operation 1299 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_30 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 30" [aes.c:226]   --->   Operation 1299 'getelementptr' 'RoundKey_2_addr_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1300 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_26, i8* %RoundKey_2_addr_30, align 1" [aes.c:226]   --->   Operation 1300 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_18 : Operation 1301 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_30 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 30" [aes.c:227]   --->   Operation 1301 'getelementptr' 'RoundKey_3_addr_30' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1302 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_26, i8* %RoundKey_3_addr_30, align 1" [aes.c:227]   --->   Operation 1302 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_18 : Operation 1303 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_31 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 31" [aes.c:225]   --->   Operation 1303 'getelementptr' 'RoundKey_1_addr_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1304 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_27, i8* %RoundKey_1_addr_31, align 1" [aes.c:225]   --->   Operation 1304 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_18 : Operation 1305 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_31 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 31" [aes.c:226]   --->   Operation 1305 'getelementptr' 'RoundKey_2_addr_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1306 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_27, i8* %RoundKey_2_addr_31, align 1" [aes.c:226]   --->   Operation 1306 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_18 : Operation 1307 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_31 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 31" [aes.c:227]   --->   Operation 1307 'getelementptr' 'RoundKey_3_addr_31' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1308 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_27, i8* %RoundKey_3_addr_31, align 1" [aes.c:227]   --->   Operation 1308 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_18 : Operation 1309 [1/2] (2.66ns)   --->   "%sbox_load_30 = load i32* %sbox_addr_30, align 4" [aes.c:204]   --->   Operation 1309 'load' 'sbox_load_30' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_18 : Operation 1310 [1/1] (0.61ns)   --->   "%empty_72 = xor i2 %xor_ln204_4, %empty_52" [aes.c:204]   --->   Operation 1310 'xor' 'empty_72' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1311 [1/1] (0.61ns)   --->   "%trunc_ln204_71010220 = xor i2 %empty_72, %trunc_ln204_61050252" [aes.c:204]   --->   Operation 1311 'xor' 'trunc_ln204_71010220' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1312 [1/1] (0.00ns)   --->   "%tmp_59 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln204_71010220, i3 0)" [aes.c:204]   --->   Operation 1312 'bitconcatenate' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1313 [1/1] (0.00ns)   --->   "%empty_73 = or i5 %tmp_59, 7" [aes.c:204]   --->   Operation 1313 'or' 'empty_73' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1314 [1/1] (1.12ns)   --->   "%icmp_ln204_7 = icmp ugt i5 %tmp_59, %empty_73" [aes.c:204]   --->   Operation 1314 'icmp' 'icmp_ln204_7' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1315 [1/1] (0.00ns)   --->   "%zext_ln204_38 = zext i5 %tmp_59 to i6" [aes.c:204]   --->   Operation 1315 'zext' 'zext_ln204_38' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1316 [1/1] (0.00ns)   --->   "%zext_ln204_39 = zext i5 %empty_73 to i6" [aes.c:204]   --->   Operation 1316 'zext' 'zext_ln204_39' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1317 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_23)   --->   "%tmp_60 = call i32 @llvm.part.select.i32(i32 %sbox_load_30, i32 31, i32 0)" [aes.c:204]   --->   Operation 1317 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1318 [1/1] (1.36ns)   --->   "%sub_ln204_21 = sub i6 %zext_ln204_38, %zext_ln204_39" [aes.c:204]   --->   Operation 1318 'sub' 'sub_ln204_21' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_23)   --->   "%xor_ln204_12 = xor i6 %zext_ln204_38, 31" [aes.c:204]   --->   Operation 1319 'xor' 'xor_ln204_12' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1320 [1/1] (1.36ns)   --->   "%sub_ln204_22 = sub i6 %zext_ln204_39, %zext_ln204_38" [aes.c:204]   --->   Operation 1320 'sub' 'sub_ln204_22' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1321 [1/1] (0.00ns) (grouped into LUT with out node sub_ln204_23)   --->   "%select_ln204_21 = select i1 %icmp_ln204_7, i6 %sub_ln204_21, i6 %sub_ln204_22" [aes.c:204]   --->   Operation 1321 'select' 'select_ln204_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1322 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_23)   --->   "%select_ln204_22 = select i1 %icmp_ln204_7, i32 %tmp_60, i32 %sbox_load_30" [aes.c:204]   --->   Operation 1322 'select' 'select_ln204_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1323 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_23)   --->   "%select_ln204_23 = select i1 %icmp_ln204_7, i6 %xor_ln204_12, i6 %zext_ln204_38" [aes.c:204]   --->   Operation 1323 'select' 'select_ln204_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1324 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln204_23 = sub i6 31, %select_ln204_21" [aes.c:204]   --->   Operation 1324 'sub' 'sub_ln204_23' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1325 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_23)   --->   "%zext_ln204_40 = zext i6 %select_ln204_23 to i32" [aes.c:204]   --->   Operation 1325 'zext' 'zext_ln204_40' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1326 [1/1] (0.00ns) (grouped into LUT with out node and_ln204_7)   --->   "%zext_ln204_41 = zext i6 %sub_ln204_23 to i32" [aes.c:204]   --->   Operation 1326 'zext' 'zext_ln204_41' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1327 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln204_23 = lshr i32 %select_ln204_22, %zext_ln204_40" [aes.c:204]   --->   Operation 1327 'lshr' 'lshr_ln204_23' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1328 [1/1] (0.00ns) (grouped into LUT with out node and_ln204_7)   --->   "%lshr_ln204_24 = lshr i32 -1, %zext_ln204_41" [aes.c:204]   --->   Operation 1328 'lshr' 'lshr_ln204_24' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1329 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln204_7 = and i32 %lshr_ln204_23, %lshr_ln204_24" [aes.c:204]   --->   Operation 1329 'and' 'and_ln204_7' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1330 [1/1] (0.00ns)   --->   "%trunc_ln204_10 = trunc i32 %and_ln204_7 to i8" [aes.c:204]   --->   Operation 1330 'trunc' 'trunc_ln204_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1331 [1/2] (2.66ns)   --->   "%sbox_load_31 = load i32* %sbox_addr_31, align 4" [aes.c:205]   --->   Operation 1331 'load' 'sbox_load_31' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_18 : Operation 1332 [1/1] (0.61ns)   --->   "%empty_74 = xor i2 %xor_ln205_5, %empty_54" [aes.c:205]   --->   Operation 1332 'xor' 'empty_74' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1333 [1/1] (0.61ns)   --->   "%trunc_ln205_71008218 = xor i2 %empty_74, %trunc_ln205_61048250" [aes.c:205]   --->   Operation 1333 'xor' 'trunc_ln205_71008218' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1334 [1/1] (0.00ns)   --->   "%tmp_61 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_71008218, i3 0)" [aes.c:205]   --->   Operation 1334 'bitconcatenate' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1335 [1/1] (0.00ns)   --->   "%empty_75 = or i5 %tmp_61, 7" [aes.c:205]   --->   Operation 1335 'or' 'empty_75' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1336 [1/1] (1.12ns)   --->   "%icmp_ln205_7 = icmp ugt i5 %tmp_61, %empty_75" [aes.c:205]   --->   Operation 1336 'icmp' 'icmp_ln205_7' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1337 [1/1] (0.00ns)   --->   "%zext_ln205_38 = zext i5 %tmp_61 to i6" [aes.c:205]   --->   Operation 1337 'zext' 'zext_ln205_38' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1338 [1/1] (0.00ns)   --->   "%zext_ln205_39 = zext i5 %empty_75 to i6" [aes.c:205]   --->   Operation 1338 'zext' 'zext_ln205_39' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1339 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_23)   --->   "%tmp_62 = call i32 @llvm.part.select.i32(i32 %sbox_load_31, i32 31, i32 0)" [aes.c:205]   --->   Operation 1339 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1340 [1/1] (1.36ns)   --->   "%sub_ln205_21 = sub i6 %zext_ln205_38, %zext_ln205_39" [aes.c:205]   --->   Operation 1340 'sub' 'sub_ln205_21' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1341 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_23)   --->   "%xor_ln205_13 = xor i6 %zext_ln205_38, 31" [aes.c:205]   --->   Operation 1341 'xor' 'xor_ln205_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1342 [1/1] (1.36ns)   --->   "%sub_ln205_22 = sub i6 %zext_ln205_39, %zext_ln205_38" [aes.c:205]   --->   Operation 1342 'sub' 'sub_ln205_22' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1343 [1/1] (0.00ns) (grouped into LUT with out node sub_ln205_23)   --->   "%select_ln205_21 = select i1 %icmp_ln205_7, i6 %sub_ln205_21, i6 %sub_ln205_22" [aes.c:205]   --->   Operation 1343 'select' 'select_ln205_21' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1344 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_23)   --->   "%select_ln205_22 = select i1 %icmp_ln205_7, i32 %tmp_62, i32 %sbox_load_31" [aes.c:205]   --->   Operation 1344 'select' 'select_ln205_22' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_23)   --->   "%select_ln205_23 = select i1 %icmp_ln205_7, i6 %xor_ln205_13, i6 %zext_ln205_38" [aes.c:205]   --->   Operation 1345 'select' 'select_ln205_23' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 1346 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln205_23 = sub i6 31, %select_ln205_21" [aes.c:205]   --->   Operation 1346 'sub' 'sub_ln205_23' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_23)   --->   "%zext_ln205_40 = zext i6 %select_ln205_23 to i32" [aes.c:205]   --->   Operation 1347 'zext' 'zext_ln205_40' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1348 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_7)   --->   "%zext_ln205_41 = zext i6 %sub_ln205_23 to i32" [aes.c:205]   --->   Operation 1348 'zext' 'zext_ln205_41' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1349 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln205_23 = lshr i32 %select_ln205_22, %zext_ln205_40" [aes.c:205]   --->   Operation 1349 'lshr' 'lshr_ln205_23' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_7)   --->   "%lshr_ln205_24 = lshr i32 -1, %zext_ln205_41" [aes.c:205]   --->   Operation 1350 'lshr' 'lshr_ln205_24' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1351 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln205_7 = and i32 %lshr_ln205_23, %lshr_ln205_24" [aes.c:205]   --->   Operation 1351 'and' 'and_ln205_7' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1352 [1/1] (0.00ns)   --->   "%trunc_ln205_10 = trunc i32 %and_ln205_7 to i8" [aes.c:205]   --->   Operation 1352 'trunc' 'trunc_ln205_10' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1353 [1/1] (0.66ns)   --->   "%xor_ln226_28 = xor i8 %trunc_ln204_10, %xor_ln226_24" [aes.c:226]   --->   Operation 1353 'xor' 'xor_ln226_28' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1354 [1/1] (0.66ns)   --->   "%xor_ln227_28 = xor i8 %trunc_ln205_10, %xor_ln227_24" [aes.c:227]   --->   Operation 1354 'xor' 'xor_ln227_28' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1355 [1/1] (0.66ns)   --->   "%xor_ln226_29 = xor i8 %trunc_ln204_10, %xor_ln226_21" [aes.c:226]   --->   Operation 1355 'xor' 'xor_ln226_29' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1356 [1/1] (0.66ns)   --->   "%xor_ln227_29 = xor i8 %trunc_ln205_10, %xor_ln227_21" [aes.c:227]   --->   Operation 1356 'xor' 'xor_ln227_29' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1357 [1/1] (0.66ns)   --->   "%xor_ln224_30 = xor i8 %xor_ln224_29, %xor_ln224_26" [aes.c:224]   --->   Operation 1357 'xor' 'xor_ln224_30' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1358 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_34 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 34" [aes.c:224]   --->   Operation 1358 'getelementptr' 'RoundKey_0_addr_34' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1359 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_30, i8* %RoundKey_0_addr_34, align 1" [aes.c:224]   --->   Operation 1359 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_18 : Operation 1360 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_35 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 35" [aes.c:224]   --->   Operation 1360 'getelementptr' 'RoundKey_0_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1361 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_31, i8* %RoundKey_0_addr_35, align 1" [aes.c:224]   --->   Operation 1361 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_18 : Operation 1362 [1/1] (0.66ns)   --->   "%xor_ln226_31 = xor i8 %trunc_ln204_10, %xor_ln226_15" [aes.c:226]   --->   Operation 1362 'xor' 'xor_ln226_31' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1363 [1/1] (0.66ns)   --->   "%xor_ln227_31 = xor i8 %trunc_ln205_10, %xor_ln227_15" [aes.c:227]   --->   Operation 1363 'xor' 'xor_ln227_31' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 1364 [1/1] (0.00ns)   --->   "%zext_ln202_8 = zext i6 %lshr_ln202_8 to i64" [aes.c:202]   --->   Operation 1364 'zext' 'zext_ln202_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1365 [1/1] (0.00ns)   --->   "%sbox_addr_32 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln202_8" [aes.c:202]   --->   Operation 1365 'getelementptr' 'sbox_addr_32' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1366 [2/2] (2.66ns)   --->   "%sbox_load_32 = load i32* %sbox_addr_32, align 4" [aes.c:202]   --->   Operation 1366 'load' 'sbox_load_32' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_18 : Operation 1367 [1/1] (0.00ns)   --->   "%lshr_ln203_8 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln226_31, i32 2, i32 7)" [aes.c:203]   --->   Operation 1367 'partselect' 'lshr_ln203_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1368 [1/1] (0.00ns)   --->   "%empty_78 = trunc i32 %and_ln204_7 to i2" [aes.c:204]   --->   Operation 1368 'trunc' 'empty_78' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1369 [1/1] (0.00ns)   --->   "%lshr_ln204_8 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_31, i32 2, i32 7)" [aes.c:204]   --->   Operation 1369 'partselect' 'lshr_ln204_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1370 [1/1] (0.00ns)   --->   "%empty_80 = trunc i32 %and_ln205_7 to i2" [aes.c:205]   --->   Operation 1370 'trunc' 'empty_80' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1371 [1/1] (0.00ns)   --->   "%zext_ln205_8 = zext i6 %lshr_ln205_8 to i64" [aes.c:205]   --->   Operation 1371 'zext' 'zext_ln205_8' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1372 [1/1] (0.00ns)   --->   "%sbox_addr_35 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_8" [aes.c:205]   --->   Operation 1372 'getelementptr' 'sbox_addr_35' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 1373 [2/2] (2.66ns)   --->   "%sbox_load_35 = load i32* %sbox_addr_35, align 4" [aes.c:205]   --->   Operation 1373 'load' 'sbox_load_35' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 19 <SV = 18> <Delay = 7.57>
ST_19 : Operation 1374 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_30 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 30" [aes.c:224]   --->   Operation 1374 'getelementptr' 'RoundKey_0_addr_30' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1375 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_26, i8* %RoundKey_0_addr_30, align 1" [aes.c:224]   --->   Operation 1375 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_19 : Operation 1376 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_31 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 31" [aes.c:224]   --->   Operation 1376 'getelementptr' 'RoundKey_0_addr_31' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1377 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_27, i8* %RoundKey_0_addr_31, align 1" [aes.c:224]   --->   Operation 1377 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_19 : Operation 1378 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_32 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 32" [aes.c:225]   --->   Operation 1378 'getelementptr' 'RoundKey_1_addr_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1379 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_28, i8* %RoundKey_1_addr_32, align 1" [aes.c:225]   --->   Operation 1379 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_19 : Operation 1380 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_32 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 32" [aes.c:226]   --->   Operation 1380 'getelementptr' 'RoundKey_2_addr_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1381 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_28, i8* %RoundKey_2_addr_32, align 1" [aes.c:226]   --->   Operation 1381 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_19 : Operation 1382 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_32 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 32" [aes.c:227]   --->   Operation 1382 'getelementptr' 'RoundKey_3_addr_32' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1383 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_28, i8* %RoundKey_3_addr_32, align 1" [aes.c:227]   --->   Operation 1383 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_19 : Operation 1384 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_33 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 33" [aes.c:225]   --->   Operation 1384 'getelementptr' 'RoundKey_1_addr_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1385 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_29, i8* %RoundKey_1_addr_33, align 1" [aes.c:225]   --->   Operation 1385 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_19 : Operation 1386 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_33 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 33" [aes.c:226]   --->   Operation 1386 'getelementptr' 'RoundKey_2_addr_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1387 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_29, i8* %RoundKey_2_addr_33, align 1" [aes.c:226]   --->   Operation 1387 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_19 : Operation 1388 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_33 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 33" [aes.c:227]   --->   Operation 1388 'getelementptr' 'RoundKey_3_addr_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1389 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_29, i8* %RoundKey_3_addr_33, align 1" [aes.c:227]   --->   Operation 1389 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_19 : Operation 1390 [1/2] (2.66ns)   --->   "%sbox_load_32 = load i32* %sbox_addr_32, align 4" [aes.c:202]   --->   Operation 1390 'load' 'sbox_load_32' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_19 : Operation 1391 [1/1] (0.61ns)   --->   "%trunc_ln202_81046272 = xor i2 %empty_76, %trunc_ln202_41070278" [aes.c:203]   --->   Operation 1391 'xor' 'trunc_ln202_81046272' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1392 [1/1] (0.00ns)   --->   "%tmp_63 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln202_81046272, i3 0)" [aes.c:203]   --->   Operation 1392 'bitconcatenate' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1393 [1/1] (0.00ns)   --->   "%empty_77 = or i5 %tmp_63, 7" [aes.c:203]   --->   Operation 1393 'or' 'empty_77' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1394 [1/1] (1.12ns)   --->   "%icmp_ln202_8 = icmp ugt i5 %tmp_63, %empty_77" [aes.c:202]   --->   Operation 1394 'icmp' 'icmp_ln202_8' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1395 [1/1] (0.00ns)   --->   "%zext_ln202_42 = zext i5 %tmp_63 to i6" [aes.c:202]   --->   Operation 1395 'zext' 'zext_ln202_42' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1396 [1/1] (0.00ns)   --->   "%zext_ln202_43 = zext i5 %empty_77 to i6" [aes.c:202]   --->   Operation 1396 'zext' 'zext_ln202_43' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1397 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_25)   --->   "%tmp_64 = call i32 @llvm.part.select.i32(i32 %sbox_load_32, i32 31, i32 0)" [aes.c:202]   --->   Operation 1397 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1398 [1/1] (1.36ns)   --->   "%sub_ln202_24 = sub i6 %zext_ln202_42, %zext_ln202_43" [aes.c:202]   --->   Operation 1398 'sub' 'sub_ln202_24' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_25)   --->   "%xor_ln202_13 = xor i6 %zext_ln202_42, 31" [aes.c:202]   --->   Operation 1399 'xor' 'xor_ln202_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1400 [1/1] (1.36ns)   --->   "%sub_ln202_25 = sub i6 %zext_ln202_43, %zext_ln202_42" [aes.c:202]   --->   Operation 1400 'sub' 'sub_ln202_25' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1401 [1/1] (0.00ns) (grouped into LUT with out node sub_ln202_26)   --->   "%select_ln202_24 = select i1 %icmp_ln202_8, i6 %sub_ln202_24, i6 %sub_ln202_25" [aes.c:202]   --->   Operation 1401 'select' 'select_ln202_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1402 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_25)   --->   "%select_ln202_25 = select i1 %icmp_ln202_8, i32 %tmp_64, i32 %sbox_load_32" [aes.c:202]   --->   Operation 1402 'select' 'select_ln202_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1403 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_25)   --->   "%select_ln202_26 = select i1 %icmp_ln202_8, i6 %xor_ln202_13, i6 %zext_ln202_42" [aes.c:202]   --->   Operation 1403 'select' 'select_ln202_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1404 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln202_26 = sub i6 31, %select_ln202_24" [aes.c:202]   --->   Operation 1404 'sub' 'sub_ln202_26' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1405 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_25)   --->   "%zext_ln202_44 = zext i6 %select_ln202_26 to i32" [aes.c:202]   --->   Operation 1405 'zext' 'zext_ln202_44' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1406 [1/1] (0.00ns) (grouped into LUT with out node and_ln202_8)   --->   "%zext_ln202_45 = zext i6 %sub_ln202_26 to i32" [aes.c:202]   --->   Operation 1406 'zext' 'zext_ln202_45' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1407 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln202_25 = lshr i32 %select_ln202_25, %zext_ln202_44" [aes.c:202]   --->   Operation 1407 'lshr' 'lshr_ln202_25' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node and_ln202_8)   --->   "%lshr_ln202_26 = lshr i32 -1, %zext_ln202_45" [aes.c:202]   --->   Operation 1408 'lshr' 'lshr_ln202_26' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1409 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln202_8 = and i32 %lshr_ln202_25, %lshr_ln202_26" [aes.c:202]   --->   Operation 1409 'and' 'and_ln202_8' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node xor_ln224_32)   --->   "%trunc_ln202_11 = trunc i32 %and_ln202_8 to i8" [aes.c:202]   --->   Operation 1410 'trunc' 'trunc_ln202_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1411 [1/1] (0.00ns)   --->   "%zext_ln203_8 = zext i6 %lshr_ln203_8 to i64" [aes.c:203]   --->   Operation 1411 'zext' 'zext_ln203_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1412 [1/1] (0.00ns)   --->   "%sbox_addr_33 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln203_8" [aes.c:203]   --->   Operation 1412 'getelementptr' 'sbox_addr_33' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1413 [2/2] (2.66ns)   --->   "%sbox_load_33 = load i32* %sbox_addr_33, align 4" [aes.c:203]   --->   Operation 1413 'load' 'sbox_load_33' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_19 : Operation 1414 [1/1] (0.00ns)   --->   "%zext_ln204_8 = zext i6 %lshr_ln204_8 to i64" [aes.c:204]   --->   Operation 1414 'zext' 'zext_ln204_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1415 [1/1] (0.00ns)   --->   "%sbox_addr_34 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln204_8" [aes.c:204]   --->   Operation 1415 'getelementptr' 'sbox_addr_34' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1416 [2/2] (2.66ns)   --->   "%sbox_load_34 = load i32* %sbox_addr_34, align 4" [aes.c:204]   --->   Operation 1416 'load' 'sbox_load_34' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_19 : Operation 1417 [1/1] (0.61ns)   --->   "%trunc_ln204_81042268 = xor i2 %empty_80, %trunc_ln204_41066274" [aes.c:205]   --->   Operation 1417 'xor' 'trunc_ln204_81042268' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1418 [1/2] (2.66ns)   --->   "%sbox_load_35 = load i32* %sbox_addr_35, align 4" [aes.c:205]   --->   Operation 1418 'load' 'sbox_load_35' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_19 : Operation 1419 [1/1] (0.61ns)   --->   "%trunc_ln205_81040216 = xor i2 %empty_82, %trunc_ln205_41064258" [aes.c:202]   --->   Operation 1419 'xor' 'trunc_ln205_81040216' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1420 [1/1] (0.00ns)   --->   "%tmp_69 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_81040216, i3 0)" [aes.c:202]   --->   Operation 1420 'bitconcatenate' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1421 [1/1] (0.00ns)   --->   "%empty_83 = or i5 %tmp_69, 7" [aes.c:202]   --->   Operation 1421 'or' 'empty_83' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1422 [1/1] (1.12ns)   --->   "%icmp_ln205_8 = icmp ugt i5 %tmp_69, %empty_83" [aes.c:205]   --->   Operation 1422 'icmp' 'icmp_ln205_8' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1423 [1/1] (0.00ns)   --->   "%zext_ln205_42 = zext i5 %tmp_69 to i6" [aes.c:205]   --->   Operation 1423 'zext' 'zext_ln205_42' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1424 [1/1] (0.00ns)   --->   "%zext_ln205_43 = zext i5 %empty_83 to i6" [aes.c:205]   --->   Operation 1424 'zext' 'zext_ln205_43' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_25)   --->   "%tmp_70 = call i32 @llvm.part.select.i32(i32 %sbox_load_35, i32 31, i32 0)" [aes.c:205]   --->   Operation 1425 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1426 [1/1] (1.36ns)   --->   "%sub_ln205_24 = sub i6 %zext_ln205_42, %zext_ln205_43" [aes.c:205]   --->   Operation 1426 'sub' 'sub_ln205_24' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1427 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_25)   --->   "%xor_ln205_14 = xor i6 %zext_ln205_42, 31" [aes.c:205]   --->   Operation 1427 'xor' 'xor_ln205_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1428 [1/1] (1.36ns)   --->   "%sub_ln205_25 = sub i6 %zext_ln205_43, %zext_ln205_42" [aes.c:205]   --->   Operation 1428 'sub' 'sub_ln205_25' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node sub_ln205_26)   --->   "%select_ln205_24 = select i1 %icmp_ln205_8, i6 %sub_ln205_24, i6 %sub_ln205_25" [aes.c:205]   --->   Operation 1429 'select' 'select_ln205_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1430 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_25)   --->   "%select_ln205_25 = select i1 %icmp_ln205_8, i32 %tmp_70, i32 %sbox_load_35" [aes.c:205]   --->   Operation 1430 'select' 'select_ln205_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_25)   --->   "%select_ln205_26 = select i1 %icmp_ln205_8, i6 %xor_ln205_14, i6 %zext_ln205_42" [aes.c:205]   --->   Operation 1431 'select' 'select_ln205_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 1432 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln205_26 = sub i6 31, %select_ln205_24" [aes.c:205]   --->   Operation 1432 'sub' 'sub_ln205_26' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_25)   --->   "%zext_ln205_44 = zext i6 %select_ln205_26 to i32" [aes.c:205]   --->   Operation 1433 'zext' 'zext_ln205_44' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1434 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_8)   --->   "%zext_ln205_45 = zext i6 %sub_ln205_26 to i32" [aes.c:205]   --->   Operation 1434 'zext' 'zext_ln205_45' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1435 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln205_25 = lshr i32 %select_ln205_25, %zext_ln205_44" [aes.c:205]   --->   Operation 1435 'lshr' 'lshr_ln205_25' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_8)   --->   "%lshr_ln205_26 = lshr i32 -1, %zext_ln205_45" [aes.c:205]   --->   Operation 1436 'lshr' 'lshr_ln205_26' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1437 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln205_8 = and i32 %lshr_ln205_25, %lshr_ln205_26" [aes.c:205]   --->   Operation 1437 'and' 'and_ln205_8' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1438 [1/1] (0.00ns)   --->   "%trunc_ln205_11 = trunc i32 %and_ln205_8 to i8" [aes.c:205]   --->   Operation 1438 'trunc' 'trunc_ln205_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node xor_ln224_32)   --->   "%xor_ln224_48 = xor i8 %xor_ln224_28, 27" [aes.c:224]   --->   Operation 1439 'xor' 'xor_ln224_48' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1440 [1/1] (0.66ns) (out node of the LUT)   --->   "%xor_ln224_32 = xor i8 %xor_ln224_48, %trunc_ln202_11" [aes.c:224]   --->   Operation 1440 'xor' 'xor_ln224_32' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1441 [1/1] (0.66ns)   --->   "%xor_ln227_32 = xor i8 %trunc_ln205_11, %xor_ln227_28" [aes.c:227]   --->   Operation 1441 'xor' 'xor_ln227_32' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1442 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln204_91002210)   --->   "%empty_94 = trunc i32 %and_ln205_8 to i2" [aes.c:205]   --->   Operation 1442 'trunc' 'empty_94' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1443 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln204_91002210)   --->   "%empty_95 = xor i2 %empty_72, %trunc_ln204_81042268" [aes.c:204]   --->   Operation 1443 'xor' 'empty_95' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1444 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln204_91002210)   --->   "%empty_96 = xor i2 %empty_80, %xor_ln204_4" [aes.c:205]   --->   Operation 1444 'xor' 'empty_96' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln204_91002210)   --->   "%empty_97 = xor i2 %empty_95, %empty_94" [aes.c:204]   --->   Operation 1445 'xor' 'empty_97' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1446 [1/1] (0.61ns) (out node of the LUT)   --->   "%trunc_ln204_91002210 = xor i2 %empty_97, %empty_96" [aes.c:204]   --->   Operation 1446 'xor' 'trunc_ln204_91002210' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1447 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln205_91000208)   --->   "%empty_99 = trunc i32 %and_ln202_8 to i2" [aes.c:202]   --->   Operation 1447 'trunc' 'empty_99' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 1448 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln205_91000208)   --->   "%empty_100 = xor i2 %xor_ln205_5, -1" [aes.c:205]   --->   Operation 1448 'xor' 'empty_100' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1449 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln205_91000208)   --->   "%empty_101 = xor i2 %empty_99, %empty_100" [aes.c:202]   --->   Operation 1449 'xor' 'empty_101' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln205_91000208)   --->   "%empty_102 = xor i2 %empty_74, %trunc_ln205_41064258" [aes.c:205]   --->   Operation 1450 'xor' 'empty_102' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 1451 [1/1] (0.61ns) (out node of the LUT)   --->   "%trunc_ln205_91000208 = xor i2 %empty_102, %empty_101" [aes.c:205]   --->   Operation 1451 'xor' 'trunc_ln205_91000208' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 20 <SV = 19> <Delay = 7.57>
ST_20 : Operation 1452 [1/1] (0.66ns)   --->   "%xor_ln225_30 = xor i8 %xor_ln225_29, %xor_ln225_26" [aes.c:225]   --->   Operation 1452 'xor' 'xor_ln225_30' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1453 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_34 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 34" [aes.c:225]   --->   Operation 1453 'getelementptr' 'RoundKey_1_addr_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1454 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_30, i8* %RoundKey_1_addr_34, align 1" [aes.c:225]   --->   Operation 1454 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_20 : Operation 1455 [1/1] (0.66ns)   --->   "%xor_ln226_30 = xor i8 %xor_ln226_29, %xor_ln226_26" [aes.c:226]   --->   Operation 1455 'xor' 'xor_ln226_30' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1456 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_34 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 34" [aes.c:226]   --->   Operation 1456 'getelementptr' 'RoundKey_2_addr_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1457 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_30, i8* %RoundKey_2_addr_34, align 1" [aes.c:226]   --->   Operation 1457 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_20 : Operation 1458 [1/1] (0.66ns)   --->   "%xor_ln227_30 = xor i8 %xor_ln227_29, %xor_ln227_26" [aes.c:227]   --->   Operation 1458 'xor' 'xor_ln227_30' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1459 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_34 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 34" [aes.c:227]   --->   Operation 1459 'getelementptr' 'RoundKey_3_addr_34' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1460 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_30, i8* %RoundKey_3_addr_34, align 1" [aes.c:227]   --->   Operation 1460 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_20 : Operation 1461 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_35 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 35" [aes.c:225]   --->   Operation 1461 'getelementptr' 'RoundKey_1_addr_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1462 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_31, i8* %RoundKey_1_addr_35, align 1" [aes.c:225]   --->   Operation 1462 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_20 : Operation 1463 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_35 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 35" [aes.c:226]   --->   Operation 1463 'getelementptr' 'RoundKey_2_addr_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1464 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_31, i8* %RoundKey_2_addr_35, align 1" [aes.c:226]   --->   Operation 1464 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_20 : Operation 1465 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_35 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 35" [aes.c:227]   --->   Operation 1465 'getelementptr' 'RoundKey_3_addr_35' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1466 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_31, i8* %RoundKey_3_addr_35, align 1" [aes.c:227]   --->   Operation 1466 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_20 : Operation 1467 [1/2] (2.66ns)   --->   "%sbox_load_33 = load i32* %sbox_addr_33, align 4" [aes.c:203]   --->   Operation 1467 'load' 'sbox_load_33' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_20 : Operation 1468 [1/1] (0.61ns)   --->   "%trunc_ln203_81044270 = xor i2 %empty_78, %trunc_ln203_41068276" [aes.c:204]   --->   Operation 1468 'xor' 'trunc_ln203_81044270' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1469 [1/1] (0.00ns)   --->   "%tmp_65 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln203_81044270, i3 0)" [aes.c:204]   --->   Operation 1469 'bitconcatenate' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1470 [1/1] (0.00ns)   --->   "%empty_79 = or i5 %tmp_65, 7" [aes.c:204]   --->   Operation 1470 'or' 'empty_79' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1471 [1/1] (1.12ns)   --->   "%icmp_ln203_8 = icmp ugt i5 %tmp_65, %empty_79" [aes.c:203]   --->   Operation 1471 'icmp' 'icmp_ln203_8' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1472 [1/1] (0.00ns)   --->   "%zext_ln203_42 = zext i5 %tmp_65 to i6" [aes.c:203]   --->   Operation 1472 'zext' 'zext_ln203_42' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1473 [1/1] (0.00ns)   --->   "%zext_ln203_43 = zext i5 %empty_79 to i6" [aes.c:203]   --->   Operation 1473 'zext' 'zext_ln203_43' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1474 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_25)   --->   "%tmp_66 = call i32 @llvm.part.select.i32(i32 %sbox_load_33, i32 31, i32 0)" [aes.c:203]   --->   Operation 1474 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1475 [1/1] (1.36ns)   --->   "%sub_ln203_24 = sub i6 %zext_ln203_42, %zext_ln203_43" [aes.c:203]   --->   Operation 1475 'sub' 'sub_ln203_24' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1476 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_25)   --->   "%xor_ln203_13 = xor i6 %zext_ln203_42, 31" [aes.c:203]   --->   Operation 1476 'xor' 'xor_ln203_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1477 [1/1] (1.36ns)   --->   "%sub_ln203_25 = sub i6 %zext_ln203_43, %zext_ln203_42" [aes.c:203]   --->   Operation 1477 'sub' 'sub_ln203_25' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_26)   --->   "%select_ln203_24 = select i1 %icmp_ln203_8, i6 %sub_ln203_24, i6 %sub_ln203_25" [aes.c:203]   --->   Operation 1478 'select' 'select_ln203_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1479 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_25)   --->   "%select_ln203_25 = select i1 %icmp_ln203_8, i32 %tmp_66, i32 %sbox_load_33" [aes.c:203]   --->   Operation 1479 'select' 'select_ln203_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1480 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_25)   --->   "%select_ln203_26 = select i1 %icmp_ln203_8, i6 %xor_ln203_13, i6 %zext_ln203_42" [aes.c:203]   --->   Operation 1480 'select' 'select_ln203_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1481 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln203_26 = sub i6 31, %select_ln203_24" [aes.c:203]   --->   Operation 1481 'sub' 'sub_ln203_26' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_25)   --->   "%zext_ln203_44 = zext i6 %select_ln203_26 to i32" [aes.c:203]   --->   Operation 1482 'zext' 'zext_ln203_44' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1483 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_8)   --->   "%zext_ln203_45 = zext i6 %sub_ln203_26 to i32" [aes.c:203]   --->   Operation 1483 'zext' 'zext_ln203_45' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1484 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln203_25 = lshr i32 %select_ln203_25, %zext_ln203_44" [aes.c:203]   --->   Operation 1484 'lshr' 'lshr_ln203_25' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1485 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_8)   --->   "%lshr_ln203_26 = lshr i32 -1, %zext_ln203_45" [aes.c:203]   --->   Operation 1485 'lshr' 'lshr_ln203_26' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1486 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln203_8 = and i32 %lshr_ln203_25, %lshr_ln203_26" [aes.c:203]   --->   Operation 1486 'and' 'and_ln203_8' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1487 [1/1] (0.00ns)   --->   "%trunc_ln203_11 = trunc i32 %and_ln203_8 to i8" [aes.c:203]   --->   Operation 1487 'trunc' 'trunc_ln203_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1488 [1/2] (2.66ns)   --->   "%sbox_load_34 = load i32* %sbox_addr_34, align 4" [aes.c:204]   --->   Operation 1488 'load' 'sbox_load_34' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_20 : Operation 1489 [1/1] (0.00ns)   --->   "%tmp_67 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln204_81042268, i3 0)" [aes.c:205]   --->   Operation 1489 'bitconcatenate' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1490 [1/1] (0.00ns)   --->   "%empty_81 = or i5 %tmp_67, 7" [aes.c:205]   --->   Operation 1490 'or' 'empty_81' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1491 [1/1] (1.12ns)   --->   "%icmp_ln204_8 = icmp ugt i5 %tmp_67, %empty_81" [aes.c:204]   --->   Operation 1491 'icmp' 'icmp_ln204_8' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1492 [1/1] (0.00ns)   --->   "%zext_ln204_42 = zext i5 %tmp_67 to i6" [aes.c:204]   --->   Operation 1492 'zext' 'zext_ln204_42' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1493 [1/1] (0.00ns)   --->   "%zext_ln204_43 = zext i5 %empty_81 to i6" [aes.c:204]   --->   Operation 1493 'zext' 'zext_ln204_43' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_25)   --->   "%tmp_68 = call i32 @llvm.part.select.i32(i32 %sbox_load_34, i32 31, i32 0)" [aes.c:204]   --->   Operation 1494 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1495 [1/1] (1.36ns)   --->   "%sub_ln204_24 = sub i6 %zext_ln204_42, %zext_ln204_43" [aes.c:204]   --->   Operation 1495 'sub' 'sub_ln204_24' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_25)   --->   "%xor_ln204_13 = xor i6 %zext_ln204_42, 31" [aes.c:204]   --->   Operation 1496 'xor' 'xor_ln204_13' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1497 [1/1] (1.36ns)   --->   "%sub_ln204_25 = sub i6 %zext_ln204_43, %zext_ln204_42" [aes.c:204]   --->   Operation 1497 'sub' 'sub_ln204_25' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node sub_ln204_26)   --->   "%select_ln204_24 = select i1 %icmp_ln204_8, i6 %sub_ln204_24, i6 %sub_ln204_25" [aes.c:204]   --->   Operation 1498 'select' 'select_ln204_24' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1499 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_25)   --->   "%select_ln204_25 = select i1 %icmp_ln204_8, i32 %tmp_68, i32 %sbox_load_34" [aes.c:204]   --->   Operation 1499 'select' 'select_ln204_25' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1500 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_25)   --->   "%select_ln204_26 = select i1 %icmp_ln204_8, i6 %xor_ln204_13, i6 %zext_ln204_42" [aes.c:204]   --->   Operation 1500 'select' 'select_ln204_26' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_20 : Operation 1501 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln204_26 = sub i6 31, %select_ln204_24" [aes.c:204]   --->   Operation 1501 'sub' 'sub_ln204_26' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_25)   --->   "%zext_ln204_44 = zext i6 %select_ln204_26 to i32" [aes.c:204]   --->   Operation 1502 'zext' 'zext_ln204_44' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node and_ln204_8)   --->   "%zext_ln204_45 = zext i6 %sub_ln204_26 to i32" [aes.c:204]   --->   Operation 1503 'zext' 'zext_ln204_45' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1504 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln204_25 = lshr i32 %select_ln204_25, %zext_ln204_44" [aes.c:204]   --->   Operation 1504 'lshr' 'lshr_ln204_25' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1505 [1/1] (0.00ns) (grouped into LUT with out node and_ln204_8)   --->   "%lshr_ln204_26 = lshr i32 -1, %zext_ln204_45" [aes.c:204]   --->   Operation 1505 'lshr' 'lshr_ln204_26' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1506 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln204_8 = and i32 %lshr_ln204_25, %lshr_ln204_26" [aes.c:204]   --->   Operation 1506 'and' 'and_ln204_8' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1507 [1/1] (0.00ns)   --->   "%trunc_ln204_11 = trunc i32 %and_ln204_8 to i8" [aes.c:204]   --->   Operation 1507 'trunc' 'trunc_ln204_11' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1508 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_36 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 36" [aes.c:224]   --->   Operation 1508 'getelementptr' 'RoundKey_0_addr_36' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1509 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_32, i8* %RoundKey_0_addr_36, align 1" [aes.c:224]   --->   Operation 1509 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_20 : Operation 1510 [1/1] (0.66ns)   --->   "%xor_ln225_32 = xor i8 %trunc_ln203_11, %xor_ln225_28" [aes.c:225]   --->   Operation 1510 'xor' 'xor_ln225_32' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1511 [1/1] (0.66ns)   --->   "%xor_ln226_32 = xor i8 %trunc_ln204_11, %xor_ln226_28" [aes.c:226]   --->   Operation 1511 'xor' 'xor_ln226_32' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1512 [1/1] (0.66ns)   --->   "%xor_ln224_33 = xor i8 %xor_ln224_32, %xor_ln224_29" [aes.c:224]   --->   Operation 1512 'xor' 'xor_ln224_33' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1513 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_37 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 37" [aes.c:224]   --->   Operation 1513 'getelementptr' 'RoundKey_0_addr_37' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1514 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_33, i8* %RoundKey_0_addr_37, align 1" [aes.c:224]   --->   Operation 1514 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_20 : Operation 1515 [1/1] (0.66ns)   --->   "%xor_ln224_34 = xor i8 %xor_ln224_32, %xor_ln224_26" [aes.c:224]   --->   Operation 1515 'xor' 'xor_ln224_34' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1516 [1/1] (0.66ns)   --->   "%xor_ln227_34 = xor i8 %xor_ln227_32, %xor_ln227_26" [aes.c:227]   --->   Operation 1516 'xor' 'xor_ln227_34' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1517 [1/1] (0.66ns)   --->   "%xor_ln224_35 = xor i8 %xor_ln224_34, %xor_ln224_31" [aes.c:224]   --->   Operation 1517 'xor' 'xor_ln224_35' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1518 [1/1] (0.66ns)   --->   "%xor_ln227_35 = xor i8 %xor_ln227_34, %xor_ln227_31" [aes.c:227]   --->   Operation 1518 'xor' 'xor_ln227_35' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1519 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln202_91006214)   --->   "%empty_84 = trunc i32 %and_ln203_8 to i2" [aes.c:203]   --->   Operation 1519 'trunc' 'empty_84' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1520 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln202_91006214)   --->   "%empty_85 = xor i2 %empty_68, %trunc_ln202_81046272" [aes.c:202]   --->   Operation 1520 'xor' 'empty_85' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln202_91006214)   --->   "%empty_86 = xor i2 %empty_76, %xor_ln202_4" [aes.c:203]   --->   Operation 1521 'xor' 'empty_86' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln202_91006214)   --->   "%empty_87 = xor i2 %empty_85, %empty_84" [aes.c:202]   --->   Operation 1522 'xor' 'empty_87' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1523 [1/1] (0.61ns) (out node of the LUT)   --->   "%trunc_ln202_91006214 = xor i2 %empty_87, %empty_86" [aes.c:202]   --->   Operation 1523 'xor' 'trunc_ln202_91006214' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1524 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln203_91004212)   --->   "%empty_89 = trunc i32 %and_ln204_8 to i2" [aes.c:204]   --->   Operation 1524 'trunc' 'empty_89' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1525 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln203_91004212)   --->   "%empty_90 = xor i2 %empty_70, %trunc_ln203_81044270" [aes.c:203]   --->   Operation 1525 'xor' 'empty_90' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln203_91004212)   --->   "%empty_91 = xor i2 %empty_78, %xor_ln203_4" [aes.c:204]   --->   Operation 1526 'xor' 'empty_91' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1527 [1/1] (0.00ns) (grouped into LUT with out node trunc_ln203_91004212)   --->   "%empty_92 = xor i2 %empty_90, %empty_89" [aes.c:203]   --->   Operation 1527 'xor' 'empty_92' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1528 [1/1] (0.61ns) (out node of the LUT)   --->   "%trunc_ln203_91004212 = xor i2 %empty_92, %empty_91" [aes.c:203]   --->   Operation 1528 'xor' 'trunc_ln203_91004212' <Predicate = true> <Delay = 0.61> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_20 : Operation 1529 [1/1] (0.00ns)   --->   "%lshr_ln204_9 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln227_35, i32 2, i32 7)" [aes.c:204]   --->   Operation 1529 'partselect' 'lshr_ln204_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1530 [1/1] (0.00ns)   --->   "%zext_ln204_9 = zext i6 %lshr_ln204_9 to i64" [aes.c:204]   --->   Operation 1530 'zext' 'zext_ln204_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1531 [1/1] (0.00ns)   --->   "%sbox_addr_38 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln204_9" [aes.c:204]   --->   Operation 1531 'getelementptr' 'sbox_addr_38' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1532 [2/2] (2.66ns)   --->   "%sbox_load_38 = load i32* %sbox_addr_38, align 4" [aes.c:204]   --->   Operation 1532 'load' 'sbox_load_38' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_20 : Operation 1533 [1/1] (0.00ns)   --->   "%lshr_ln205_9 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln224_35, i32 2, i32 7)" [aes.c:205]   --->   Operation 1533 'partselect' 'lshr_ln205_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1534 [1/1] (0.00ns)   --->   "%zext_ln205_9 = zext i6 %lshr_ln205_9 to i64" [aes.c:205]   --->   Operation 1534 'zext' 'zext_ln205_9' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1535 [1/1] (0.00ns)   --->   "%sbox_addr_39 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln205_9" [aes.c:205]   --->   Operation 1535 'getelementptr' 'sbox_addr_39' <Predicate = true> <Delay = 0.00>
ST_20 : Operation 1536 [2/2] (2.66ns)   --->   "%sbox_load_39 = load i32* %sbox_addr_39, align 4" [aes.c:205]   --->   Operation 1536 'load' 'sbox_load_39' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>

State 21 <SV = 20> <Delay = 8.23>
ST_21 : Operation 1537 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_36 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 36" [aes.c:225]   --->   Operation 1537 'getelementptr' 'RoundKey_1_addr_36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1538 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_32, i8* %RoundKey_1_addr_36, align 1" [aes.c:225]   --->   Operation 1538 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_21 : Operation 1539 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_36 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 36" [aes.c:226]   --->   Operation 1539 'getelementptr' 'RoundKey_2_addr_36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1540 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_32, i8* %RoundKey_2_addr_36, align 1" [aes.c:226]   --->   Operation 1540 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_21 : Operation 1541 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_36 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 36" [aes.c:227]   --->   Operation 1541 'getelementptr' 'RoundKey_3_addr_36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1542 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_32, i8* %RoundKey_3_addr_36, align 1" [aes.c:227]   --->   Operation 1542 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_21 : Operation 1543 [1/1] (0.66ns)   --->   "%xor_ln225_33 = xor i8 %xor_ln225_32, %xor_ln225_29" [aes.c:225]   --->   Operation 1543 'xor' 'xor_ln225_33' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1544 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_37 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 37" [aes.c:225]   --->   Operation 1544 'getelementptr' 'RoundKey_1_addr_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1545 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_33, i8* %RoundKey_1_addr_37, align 1" [aes.c:225]   --->   Operation 1545 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_21 : Operation 1546 [1/1] (0.66ns)   --->   "%xor_ln226_33 = xor i8 %xor_ln226_32, %xor_ln226_29" [aes.c:226]   --->   Operation 1546 'xor' 'xor_ln226_33' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1547 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_37 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 37" [aes.c:226]   --->   Operation 1547 'getelementptr' 'RoundKey_2_addr_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1548 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_33, i8* %RoundKey_2_addr_37, align 1" [aes.c:226]   --->   Operation 1548 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_21 : Operation 1549 [1/1] (0.66ns)   --->   "%xor_ln227_33 = xor i8 %xor_ln227_32, %xor_ln227_29" [aes.c:227]   --->   Operation 1549 'xor' 'xor_ln227_33' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1550 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_37 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 37" [aes.c:227]   --->   Operation 1550 'getelementptr' 'RoundKey_3_addr_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1551 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_33, i8* %RoundKey_3_addr_37, align 1" [aes.c:227]   --->   Operation 1551 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_21 : Operation 1552 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_38 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 38" [aes.c:224]   --->   Operation 1552 'getelementptr' 'RoundKey_0_addr_38' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1553 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_34, i8* %RoundKey_0_addr_38, align 1" [aes.c:224]   --->   Operation 1553 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_21 : Operation 1554 [1/1] (0.66ns)   --->   "%xor_ln225_34 = xor i8 %xor_ln225_32, %xor_ln225_26" [aes.c:225]   --->   Operation 1554 'xor' 'xor_ln225_34' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1555 [1/1] (0.66ns)   --->   "%xor_ln226_34 = xor i8 %xor_ln226_32, %xor_ln226_26" [aes.c:226]   --->   Operation 1555 'xor' 'xor_ln226_34' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1556 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_39 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 39" [aes.c:224]   --->   Operation 1556 'getelementptr' 'RoundKey_0_addr_39' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1557 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_35, i8* %RoundKey_0_addr_39, align 1" [aes.c:224]   --->   Operation 1557 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_21 : Operation 1558 [1/1] (0.66ns)   --->   "%xor_ln225_35 = xor i8 %xor_ln225_34, %xor_ln225_31" [aes.c:225]   --->   Operation 1558 'xor' 'xor_ln225_35' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1559 [1/1] (0.66ns)   --->   "%xor_ln226_35 = xor i8 %xor_ln226_34, %xor_ln226_31" [aes.c:226]   --->   Operation 1559 'xor' 'xor_ln226_35' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1560 [1/1] (0.00ns)   --->   "%lshr_ln202_9 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln225_35, i32 2, i32 7)" [aes.c:202]   --->   Operation 1560 'partselect' 'lshr_ln202_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1561 [1/1] (0.00ns)   --->   "%zext_ln202_9 = zext i6 %lshr_ln202_9 to i64" [aes.c:202]   --->   Operation 1561 'zext' 'zext_ln202_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1562 [1/1] (0.00ns)   --->   "%sbox_addr_36 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln202_9" [aes.c:202]   --->   Operation 1562 'getelementptr' 'sbox_addr_36' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1563 [2/2] (2.66ns)   --->   "%sbox_load_36 = load i32* %sbox_addr_36, align 4" [aes.c:202]   --->   Operation 1563 'load' 'sbox_load_36' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_21 : Operation 1564 [1/1] (0.00ns)   --->   "%lshr_ln203_9 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %xor_ln226_35, i32 2, i32 7)" [aes.c:203]   --->   Operation 1564 'partselect' 'lshr_ln203_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1565 [1/1] (0.00ns)   --->   "%zext_ln203_9 = zext i6 %lshr_ln203_9 to i64" [aes.c:203]   --->   Operation 1565 'zext' 'zext_ln203_9' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1566 [1/1] (0.00ns)   --->   "%sbox_addr_37 = getelementptr [64 x i32]* @sbox, i64 0, i64 %zext_ln203_9" [aes.c:203]   --->   Operation 1566 'getelementptr' 'sbox_addr_37' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1567 [2/2] (2.66ns)   --->   "%sbox_load_37 = load i32* %sbox_addr_37, align 4" [aes.c:203]   --->   Operation 1567 'load' 'sbox_load_37' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_21 : Operation 1568 [1/2] (2.66ns)   --->   "%sbox_load_38 = load i32* %sbox_addr_38, align 4" [aes.c:204]   --->   Operation 1568 'load' 'sbox_load_38' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_21 : Operation 1569 [1/1] (0.00ns)   --->   "%tmp_75 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln204_91002210, i3 0)" [aes.c:204]   --->   Operation 1569 'bitconcatenate' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1570 [1/1] (0.00ns)   --->   "%empty_98 = or i5 %tmp_75, 7" [aes.c:204]   --->   Operation 1570 'or' 'empty_98' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1571 [1/1] (1.12ns)   --->   "%icmp_ln204_9 = icmp ugt i5 %tmp_75, %empty_98" [aes.c:204]   --->   Operation 1571 'icmp' 'icmp_ln204_9' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1572 [1/1] (0.00ns)   --->   "%zext_ln204_46 = zext i5 %tmp_75 to i6" [aes.c:204]   --->   Operation 1572 'zext' 'zext_ln204_46' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1573 [1/1] (0.00ns)   --->   "%zext_ln204_47 = zext i5 %empty_98 to i6" [aes.c:204]   --->   Operation 1573 'zext' 'zext_ln204_47' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1574 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_27)   --->   "%tmp_76 = call i32 @llvm.part.select.i32(i32 %sbox_load_38, i32 31, i32 0)" [aes.c:204]   --->   Operation 1574 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1575 [1/1] (1.36ns)   --->   "%sub_ln204_27 = sub i6 %zext_ln204_46, %zext_ln204_47" [aes.c:204]   --->   Operation 1575 'sub' 'sub_ln204_27' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_27)   --->   "%xor_ln204_14 = xor i6 %zext_ln204_46, 31" [aes.c:204]   --->   Operation 1576 'xor' 'xor_ln204_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1577 [1/1] (1.36ns)   --->   "%sub_ln204_28 = sub i6 %zext_ln204_47, %zext_ln204_46" [aes.c:204]   --->   Operation 1577 'sub' 'sub_ln204_28' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1578 [1/1] (0.00ns) (grouped into LUT with out node sub_ln204_29)   --->   "%select_ln204_27 = select i1 %icmp_ln204_9, i6 %sub_ln204_27, i6 %sub_ln204_28" [aes.c:204]   --->   Operation 1578 'select' 'select_ln204_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_27)   --->   "%select_ln204_28 = select i1 %icmp_ln204_9, i32 %tmp_76, i32 %sbox_load_38" [aes.c:204]   --->   Operation 1579 'select' 'select_ln204_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1580 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_27)   --->   "%select_ln204_29 = select i1 %icmp_ln204_9, i6 %xor_ln204_14, i6 %zext_ln204_46" [aes.c:204]   --->   Operation 1580 'select' 'select_ln204_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1581 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln204_29 = sub i6 31, %select_ln204_27" [aes.c:204]   --->   Operation 1581 'sub' 'sub_ln204_29' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln204_27)   --->   "%zext_ln204_48 = zext i6 %select_ln204_29 to i32" [aes.c:204]   --->   Operation 1582 'zext' 'zext_ln204_48' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1583 [1/1] (0.00ns) (grouped into LUT with out node and_ln204_9)   --->   "%zext_ln204_49 = zext i6 %sub_ln204_29 to i32" [aes.c:204]   --->   Operation 1583 'zext' 'zext_ln204_49' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1584 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln204_27 = lshr i32 %select_ln204_28, %zext_ln204_48" [aes.c:204]   --->   Operation 1584 'lshr' 'lshr_ln204_27' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1585 [1/1] (0.00ns) (grouped into LUT with out node and_ln204_9)   --->   "%lshr_ln204_28 = lshr i32 -1, %zext_ln204_49" [aes.c:204]   --->   Operation 1585 'lshr' 'lshr_ln204_28' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1586 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln204_9 = and i32 %lshr_ln204_27, %lshr_ln204_28" [aes.c:204]   --->   Operation 1586 'and' 'and_ln204_9' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1587 [1/1] (0.00ns)   --->   "%trunc_ln204_12 = trunc i32 %and_ln204_9 to i8" [aes.c:204]   --->   Operation 1587 'trunc' 'trunc_ln204_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1588 [1/2] (2.66ns)   --->   "%sbox_load_39 = load i32* %sbox_addr_39, align 4" [aes.c:205]   --->   Operation 1588 'load' 'sbox_load_39' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_21 : Operation 1589 [1/1] (0.00ns)   --->   "%tmp_77 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln205_91000208, i3 0)" [aes.c:205]   --->   Operation 1589 'bitconcatenate' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1590 [1/1] (0.00ns)   --->   "%empty_103 = or i5 %tmp_77, 7" [aes.c:205]   --->   Operation 1590 'or' 'empty_103' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1591 [1/1] (1.12ns)   --->   "%icmp_ln205_9 = icmp ugt i5 %tmp_77, %empty_103" [aes.c:205]   --->   Operation 1591 'icmp' 'icmp_ln205_9' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1592 [1/1] (0.00ns)   --->   "%zext_ln205_46 = zext i5 %tmp_77 to i6" [aes.c:205]   --->   Operation 1592 'zext' 'zext_ln205_46' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1593 [1/1] (0.00ns)   --->   "%zext_ln205_47 = zext i5 %empty_103 to i6" [aes.c:205]   --->   Operation 1593 'zext' 'zext_ln205_47' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1594 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_27)   --->   "%tmp_78 = call i32 @llvm.part.select.i32(i32 %sbox_load_39, i32 31, i32 0)" [aes.c:205]   --->   Operation 1594 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1595 [1/1] (1.36ns)   --->   "%sub_ln205_27 = sub i6 %zext_ln205_46, %zext_ln205_47" [aes.c:205]   --->   Operation 1595 'sub' 'sub_ln205_27' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1596 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_27)   --->   "%xor_ln205_15 = xor i6 %zext_ln205_46, 31" [aes.c:205]   --->   Operation 1596 'xor' 'xor_ln205_15' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1597 [1/1] (1.36ns)   --->   "%sub_ln205_28 = sub i6 %zext_ln205_47, %zext_ln205_46" [aes.c:205]   --->   Operation 1597 'sub' 'sub_ln205_28' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node sub_ln205_29)   --->   "%select_ln205_27 = select i1 %icmp_ln205_9, i6 %sub_ln205_27, i6 %sub_ln205_28" [aes.c:205]   --->   Operation 1598 'select' 'select_ln205_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_27)   --->   "%select_ln205_28 = select i1 %icmp_ln205_9, i32 %tmp_78, i32 %sbox_load_39" [aes.c:205]   --->   Operation 1599 'select' 'select_ln205_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_27)   --->   "%select_ln205_29 = select i1 %icmp_ln205_9, i6 %xor_ln205_15, i6 %zext_ln205_46" [aes.c:205]   --->   Operation 1600 'select' 'select_ln205_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_21 : Operation 1601 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln205_29 = sub i6 31, %select_ln205_27" [aes.c:205]   --->   Operation 1601 'sub' 'sub_ln205_29' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln205_27)   --->   "%zext_ln205_48 = zext i6 %select_ln205_29 to i32" [aes.c:205]   --->   Operation 1602 'zext' 'zext_ln205_48' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_9)   --->   "%zext_ln205_49 = zext i6 %sub_ln205_29 to i32" [aes.c:205]   --->   Operation 1603 'zext' 'zext_ln205_49' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1604 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln205_27 = lshr i32 %select_ln205_28, %zext_ln205_48" [aes.c:205]   --->   Operation 1604 'lshr' 'lshr_ln205_27' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1605 [1/1] (0.00ns) (grouped into LUT with out node and_ln205_9)   --->   "%lshr_ln205_28 = lshr i32 -1, %zext_ln205_49" [aes.c:205]   --->   Operation 1605 'lshr' 'lshr_ln205_28' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1606 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln205_9 = and i32 %lshr_ln205_27, %lshr_ln205_28" [aes.c:205]   --->   Operation 1606 'and' 'and_ln205_9' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1607 [1/1] (0.00ns)   --->   "%trunc_ln205_12 = trunc i32 %and_ln205_9 to i8" [aes.c:205]   --->   Operation 1607 'trunc' 'trunc_ln205_12' <Predicate = true> <Delay = 0.00>
ST_21 : Operation 1608 [1/1] (0.66ns)   --->   "%xor_ln226_36 = xor i8 %trunc_ln204_12, %xor_ln226_32" [aes.c:226]   --->   Operation 1608 'xor' 'xor_ln226_36' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1609 [1/1] (0.66ns)   --->   "%xor_ln227_36 = xor i8 %trunc_ln205_12, %xor_ln227_32" [aes.c:227]   --->   Operation 1609 'xor' 'xor_ln227_36' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1610 [1/1] (0.66ns)   --->   "%xor_ln226_37 = xor i8 %trunc_ln204_12, %xor_ln226_29" [aes.c:226]   --->   Operation 1610 'xor' 'xor_ln226_37' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1611 [1/1] (0.66ns)   --->   "%xor_ln227_37 = xor i8 %trunc_ln205_12, %xor_ln227_29" [aes.c:227]   --->   Operation 1611 'xor' 'xor_ln227_37' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1612 [1/1] (0.66ns)   --->   "%xor_ln226_39 = xor i8 %xor_ln226_37, %xor_ln226_31" [aes.c:226]   --->   Operation 1612 'xor' 'xor_ln226_39' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_21 : Operation 1613 [1/1] (0.66ns)   --->   "%xor_ln227_39 = xor i8 %xor_ln227_37, %xor_ln227_31" [aes.c:227]   --->   Operation 1613 'xor' 'xor_ln227_39' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 22 <SV = 21> <Delay = 8.23>
ST_22 : Operation 1614 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_32 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 32" [aes.c:224]   --->   Operation 1614 'getelementptr' 'RoundKey_0_addr_32' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1615 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_28, i8* %RoundKey_0_addr_32, align 1" [aes.c:224]   --->   Operation 1615 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_22 : Operation 1616 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_33 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 33" [aes.c:224]   --->   Operation 1616 'getelementptr' 'RoundKey_0_addr_33' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1617 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_29, i8* %RoundKey_0_addr_33, align 1" [aes.c:224]   --->   Operation 1617 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_22 : Operation 1618 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_38 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 38" [aes.c:225]   --->   Operation 1618 'getelementptr' 'RoundKey_1_addr_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1619 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_34, i8* %RoundKey_1_addr_38, align 1" [aes.c:225]   --->   Operation 1619 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_22 : Operation 1620 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_38 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 38" [aes.c:226]   --->   Operation 1620 'getelementptr' 'RoundKey_2_addr_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1621 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_34, i8* %RoundKey_2_addr_38, align 1" [aes.c:226]   --->   Operation 1621 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_22 : Operation 1622 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_38 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 38" [aes.c:227]   --->   Operation 1622 'getelementptr' 'RoundKey_3_addr_38' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1623 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_34, i8* %RoundKey_3_addr_38, align 1" [aes.c:227]   --->   Operation 1623 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_22 : Operation 1624 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_39 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 39" [aes.c:225]   --->   Operation 1624 'getelementptr' 'RoundKey_1_addr_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1625 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_35, i8* %RoundKey_1_addr_39, align 1" [aes.c:225]   --->   Operation 1625 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_22 : Operation 1626 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_39 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 39" [aes.c:226]   --->   Operation 1626 'getelementptr' 'RoundKey_2_addr_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1627 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_35, i8* %RoundKey_2_addr_39, align 1" [aes.c:226]   --->   Operation 1627 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_22 : Operation 1628 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_39 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 39" [aes.c:227]   --->   Operation 1628 'getelementptr' 'RoundKey_3_addr_39' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1629 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_35, i8* %RoundKey_3_addr_39, align 1" [aes.c:227]   --->   Operation 1629 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_22 : Operation 1630 [1/2] (2.66ns)   --->   "%sbox_load_36 = load i32* %sbox_addr_36, align 4" [aes.c:202]   --->   Operation 1630 'load' 'sbox_load_36' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_22 : Operation 1631 [1/1] (0.00ns)   --->   "%tmp_71 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln202_91006214, i3 0)" [aes.c:202]   --->   Operation 1631 'bitconcatenate' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1632 [1/1] (0.00ns)   --->   "%empty_88 = or i5 %tmp_71, 7" [aes.c:202]   --->   Operation 1632 'or' 'empty_88' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1633 [1/1] (1.12ns)   --->   "%icmp_ln202_9 = icmp ugt i5 %tmp_71, %empty_88" [aes.c:202]   --->   Operation 1633 'icmp' 'icmp_ln202_9' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1634 [1/1] (0.00ns)   --->   "%zext_ln202_46 = zext i5 %tmp_71 to i6" [aes.c:202]   --->   Operation 1634 'zext' 'zext_ln202_46' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1635 [1/1] (0.00ns)   --->   "%zext_ln202_47 = zext i5 %empty_88 to i6" [aes.c:202]   --->   Operation 1635 'zext' 'zext_ln202_47' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1636 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_27)   --->   "%tmp_72 = call i32 @llvm.part.select.i32(i32 %sbox_load_36, i32 31, i32 0)" [aes.c:202]   --->   Operation 1636 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1637 [1/1] (1.36ns)   --->   "%sub_ln202_27 = sub i6 %zext_ln202_46, %zext_ln202_47" [aes.c:202]   --->   Operation 1637 'sub' 'sub_ln202_27' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1638 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_27)   --->   "%xor_ln202_14 = xor i6 %zext_ln202_46, 31" [aes.c:202]   --->   Operation 1638 'xor' 'xor_ln202_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1639 [1/1] (1.36ns)   --->   "%sub_ln202_28 = sub i6 %zext_ln202_47, %zext_ln202_46" [aes.c:202]   --->   Operation 1639 'sub' 'sub_ln202_28' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node sub_ln202_29)   --->   "%select_ln202_27 = select i1 %icmp_ln202_9, i6 %sub_ln202_27, i6 %sub_ln202_28" [aes.c:202]   --->   Operation 1640 'select' 'select_ln202_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1641 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_27)   --->   "%select_ln202_28 = select i1 %icmp_ln202_9, i32 %tmp_72, i32 %sbox_load_36" [aes.c:202]   --->   Operation 1641 'select' 'select_ln202_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1642 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_27)   --->   "%select_ln202_29 = select i1 %icmp_ln202_9, i6 %xor_ln202_14, i6 %zext_ln202_46" [aes.c:202]   --->   Operation 1642 'select' 'select_ln202_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1643 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln202_29 = sub i6 31, %select_ln202_27" [aes.c:202]   --->   Operation 1643 'sub' 'sub_ln202_29' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1644 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln202_27)   --->   "%zext_ln202_48 = zext i6 %select_ln202_29 to i32" [aes.c:202]   --->   Operation 1644 'zext' 'zext_ln202_48' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node xor_ln207_4)   --->   "%zext_ln202_49 = zext i6 %sub_ln202_29 to i32" [aes.c:202]   --->   Operation 1645 'zext' 'zext_ln202_49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1646 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln202_27 = lshr i32 %select_ln202_28, %zext_ln202_48" [aes.c:202]   --->   Operation 1646 'lshr' 'lshr_ln202_27' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1647 [1/1] (0.00ns) (grouped into LUT with out node xor_ln207_4)   --->   "%lshr_ln202_28 = lshr i32 -1, %zext_ln202_49" [aes.c:202]   --->   Operation 1647 'lshr' 'lshr_ln202_28' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1648 [1/1] (0.00ns) (grouped into LUT with out node xor_ln207_4)   --->   "%and_ln202_9 = and i32 %lshr_ln202_27, %lshr_ln202_28" [aes.c:202]   --->   Operation 1648 'and' 'and_ln202_9' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1649 [1/1] (0.00ns) (grouped into LUT with out node xor_ln207_4)   --->   "%trunc_ln202_12 = trunc i32 %and_ln202_9 to i8" [aes.c:202]   --->   Operation 1649 'trunc' 'trunc_ln202_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1650 [1/2] (2.66ns)   --->   "%sbox_load_37 = load i32* %sbox_addr_37, align 4" [aes.c:203]   --->   Operation 1650 'load' 'sbox_load_37' <Predicate = true> <Delay = 2.66> <Core = "ROM_nP">   --->   Core 52 'ROM_nP' <Latency = 1> <II = 1> <Delay = 2.66> <Storage> <Opcode : 'load'> <Ports = 0> <Width = 32> <Depth = 64> <ROM>
ST_22 : Operation 1651 [1/1] (0.00ns)   --->   "%tmp_73 = call i5 @_ssdm_op_BitConcatenate.i5.i2.i3(i2 %trunc_ln203_91004212, i3 0)" [aes.c:203]   --->   Operation 1651 'bitconcatenate' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1652 [1/1] (0.00ns)   --->   "%empty_93 = or i5 %tmp_73, 7" [aes.c:203]   --->   Operation 1652 'or' 'empty_93' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1653 [1/1] (1.12ns)   --->   "%icmp_ln203_9 = icmp ugt i5 %tmp_73, %empty_93" [aes.c:203]   --->   Operation 1653 'icmp' 'icmp_ln203_9' <Predicate = true> <Delay = 1.12> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.12> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1654 [1/1] (0.00ns)   --->   "%zext_ln203_46 = zext i5 %tmp_73 to i6" [aes.c:203]   --->   Operation 1654 'zext' 'zext_ln203_46' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1655 [1/1] (0.00ns)   --->   "%zext_ln203_47 = zext i5 %empty_93 to i6" [aes.c:203]   --->   Operation 1655 'zext' 'zext_ln203_47' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_27)   --->   "%tmp_74 = call i32 @llvm.part.select.i32(i32 %sbox_load_37, i32 31, i32 0)" [aes.c:203]   --->   Operation 1656 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1657 [1/1] (1.36ns)   --->   "%sub_ln203_27 = sub i6 %zext_ln203_46, %zext_ln203_47" [aes.c:203]   --->   Operation 1657 'sub' 'sub_ln203_27' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_27)   --->   "%xor_ln203_14 = xor i6 %zext_ln203_46, 31" [aes.c:203]   --->   Operation 1658 'xor' 'xor_ln203_14' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1659 [1/1] (1.36ns)   --->   "%sub_ln203_28 = sub i6 %zext_ln203_47, %zext_ln203_46" [aes.c:203]   --->   Operation 1659 'sub' 'sub_ln203_28' <Predicate = true> <Delay = 1.36> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1660 [1/1] (0.00ns) (grouped into LUT with out node sub_ln203_29)   --->   "%select_ln203_27 = select i1 %icmp_ln203_9, i6 %sub_ln203_27, i6 %sub_ln203_28" [aes.c:203]   --->   Operation 1660 'select' 'select_ln203_27' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_27)   --->   "%select_ln203_28 = select i1 %icmp_ln203_9, i32 %tmp_74, i32 %sbox_load_37" [aes.c:203]   --->   Operation 1661 'select' 'select_ln203_28' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_27)   --->   "%select_ln203_29 = select i1 %icmp_ln203_9, i6 %xor_ln203_14, i6 %zext_ln203_46" [aes.c:203]   --->   Operation 1662 'select' 'select_ln203_29' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.75> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_22 : Operation 1663 [1/1] (1.37ns) (out node of the LUT)   --->   "%sub_ln203_29 = sub i6 31, %select_ln203_27" [aes.c:203]   --->   Operation 1663 'sub' 'sub_ln203_29' <Predicate = true> <Delay = 1.37> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.37> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1664 [1/1] (0.00ns) (grouped into LUT with out node lshr_ln203_27)   --->   "%zext_ln203_48 = zext i6 %select_ln203_29 to i32" [aes.c:203]   --->   Operation 1664 'zext' 'zext_ln203_48' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1665 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_9)   --->   "%zext_ln203_49 = zext i6 %sub_ln203_29 to i32" [aes.c:203]   --->   Operation 1665 'zext' 'zext_ln203_49' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1666 [1/1] (2.36ns) (out node of the LUT)   --->   "%lshr_ln203_27 = lshr i32 %select_ln203_28, %zext_ln203_48" [aes.c:203]   --->   Operation 1666 'lshr' 'lshr_ln203_27' <Predicate = true> <Delay = 2.36> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node and_ln203_9)   --->   "%lshr_ln203_28 = lshr i32 -1, %zext_ln203_49" [aes.c:203]   --->   Operation 1667 'lshr' 'lshr_ln203_28' <Predicate = true> <Delay = 0.00> <Core = "Shift">   --->   Core 28 'Shift' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'shl' 'lshr' 'ashr'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1668 [1/1] (1.89ns) (out node of the LUT)   --->   "%and_ln203_9 = and i32 %lshr_ln203_27, %lshr_ln203_28" [aes.c:203]   --->   Operation 1668 'and' 'and_ln203_9' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1669 [1/1] (0.00ns)   --->   "%trunc_ln203_12 = trunc i32 %and_ln203_9 to i8" [aes.c:203]   --->   Operation 1669 'trunc' 'trunc_ln203_12' <Predicate = true> <Delay = 0.00>
ST_22 : Operation 1670 [1/1] (1.89ns) (out node of the LUT)   --->   "%xor_ln207_4 = xor i8 %trunc_ln202_12, 54" [aes.c:207]   --->   Operation 1670 'xor' 'xor_ln207_4' <Predicate = true> <Delay = 1.89> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1671 [1/1] (0.66ns)   --->   "%xor_ln224_36 = xor i8 %xor_ln207_4, %xor_ln224_32" [aes.c:224]   --->   Operation 1671 'xor' 'xor_ln224_36' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1672 [1/1] (0.66ns)   --->   "%xor_ln225_36 = xor i8 %trunc_ln203_12, %xor_ln225_32" [aes.c:225]   --->   Operation 1672 'xor' 'xor_ln225_36' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1673 [1/1] (0.66ns)   --->   "%xor_ln224_37 = xor i8 %xor_ln207_4, %xor_ln224_29" [aes.c:224]   --->   Operation 1673 'xor' 'xor_ln224_37' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1674 [1/1] (0.66ns)   --->   "%xor_ln225_37 = xor i8 %trunc_ln203_12, %xor_ln225_29" [aes.c:225]   --->   Operation 1674 'xor' 'xor_ln225_37' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1675 [1/1] (0.66ns)   --->   "%xor_ln224_38 = xor i8 %xor_ln224_37, %xor_ln224_34" [aes.c:224]   --->   Operation 1675 'xor' 'xor_ln224_38' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1676 [1/1] (0.66ns)   --->   "%xor_ln225_38 = xor i8 %xor_ln225_37, %xor_ln225_34" [aes.c:225]   --->   Operation 1676 'xor' 'xor_ln225_38' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1677 [1/1] (0.66ns)   --->   "%xor_ln226_38 = xor i8 %xor_ln226_37, %xor_ln226_34" [aes.c:226]   --->   Operation 1677 'xor' 'xor_ln226_38' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1678 [1/1] (0.66ns)   --->   "%xor_ln227_38 = xor i8 %xor_ln227_37, %xor_ln227_34" [aes.c:227]   --->   Operation 1678 'xor' 'xor_ln227_38' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1679 [1/1] (0.66ns)   --->   "%xor_ln224_39 = xor i8 %xor_ln224_37, %xor_ln224_31" [aes.c:224]   --->   Operation 1679 'xor' 'xor_ln224_39' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_22 : Operation 1680 [1/1] (0.66ns)   --->   "%xor_ln225_39 = xor i8 %xor_ln225_37, %xor_ln225_31" [aes.c:225]   --->   Operation 1680 'xor' 'xor_ln225_39' <Predicate = true> <Delay = 0.66> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.66> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>

State 23 <SV = 22> <Delay = 1.42>
ST_23 : Operation 1681 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_40 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 40" [aes.c:224]   --->   Operation 1681 'getelementptr' 'RoundKey_0_addr_40' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1682 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_36, i8* %RoundKey_0_addr_40, align 1" [aes.c:224]   --->   Operation 1682 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_23 : Operation 1683 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_40 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 40" [aes.c:225]   --->   Operation 1683 'getelementptr' 'RoundKey_1_addr_40' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1684 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_36, i8* %RoundKey_1_addr_40, align 1" [aes.c:225]   --->   Operation 1684 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_23 : Operation 1685 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_40 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 40" [aes.c:226]   --->   Operation 1685 'getelementptr' 'RoundKey_2_addr_40' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1686 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_36, i8* %RoundKey_2_addr_40, align 1" [aes.c:226]   --->   Operation 1686 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_23 : Operation 1687 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_40 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 40" [aes.c:227]   --->   Operation 1687 'getelementptr' 'RoundKey_3_addr_40' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1688 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_36, i8* %RoundKey_3_addr_40, align 1" [aes.c:227]   --->   Operation 1688 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_23 : Operation 1689 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_41 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 41" [aes.c:224]   --->   Operation 1689 'getelementptr' 'RoundKey_0_addr_41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1690 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_37, i8* %RoundKey_0_addr_41, align 1" [aes.c:224]   --->   Operation 1690 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_23 : Operation 1691 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_41 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 41" [aes.c:225]   --->   Operation 1691 'getelementptr' 'RoundKey_1_addr_41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1692 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_37, i8* %RoundKey_1_addr_41, align 1" [aes.c:225]   --->   Operation 1692 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_23 : Operation 1693 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_41 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 41" [aes.c:226]   --->   Operation 1693 'getelementptr' 'RoundKey_2_addr_41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1694 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_37, i8* %RoundKey_2_addr_41, align 1" [aes.c:226]   --->   Operation 1694 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_23 : Operation 1695 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_41 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 41" [aes.c:227]   --->   Operation 1695 'getelementptr' 'RoundKey_3_addr_41' <Predicate = true> <Delay = 0.00>
ST_23 : Operation 1696 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_37, i8* %RoundKey_3_addr_41, align 1" [aes.c:227]   --->   Operation 1696 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>

State 24 <SV = 23> <Delay = 1.42>
ST_24 : Operation 1697 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([60 x i8]* %RoundKey_3), !map !50"   --->   Operation 1697 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1698 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([60 x i8]* %RoundKey_2), !map !56"   --->   Operation 1698 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1699 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([60 x i8]* %RoundKey_1), !map !62"   --->   Operation 1699 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1700 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([60 x i8]* %RoundKey_0), !map !68"   --->   Operation 1700 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1701 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i8]* %Key_3), !map !74"   --->   Operation 1701 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1702 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i8]* %Key_2), !map !80"   --->   Operation 1702 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1703 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i8]* %Key_1), !map !86"   --->   Operation 1703 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1704 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap([4 x i8]* %Key_0), !map !92"   --->   Operation 1704 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1705 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([13 x i8]* @KeyExpansion_str) nounwind"   --->   Operation 1705 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1706 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind" [aes.c:162]   --->   Operation 1706 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1707 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_42 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 42" [aes.c:224]   --->   Operation 1707 'getelementptr' 'RoundKey_0_addr_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1708 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_38, i8* %RoundKey_0_addr_42, align 1" [aes.c:224]   --->   Operation 1708 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_24 : Operation 1709 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_42 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 42" [aes.c:225]   --->   Operation 1709 'getelementptr' 'RoundKey_1_addr_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1710 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_38, i8* %RoundKey_1_addr_42, align 1" [aes.c:225]   --->   Operation 1710 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_24 : Operation 1711 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_42 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 42" [aes.c:226]   --->   Operation 1711 'getelementptr' 'RoundKey_2_addr_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1712 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_38, i8* %RoundKey_2_addr_42, align 1" [aes.c:226]   --->   Operation 1712 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_24 : Operation 1713 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_42 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 42" [aes.c:227]   --->   Operation 1713 'getelementptr' 'RoundKey_3_addr_42' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1714 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_38, i8* %RoundKey_3_addr_42, align 1" [aes.c:227]   --->   Operation 1714 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_24 : Operation 1715 [1/1] (0.00ns)   --->   "%RoundKey_0_addr_43 = getelementptr [60 x i8]* %RoundKey_0, i64 0, i64 43" [aes.c:224]   --->   Operation 1715 'getelementptr' 'RoundKey_0_addr_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1716 [1/1] (1.42ns)   --->   "store i8 %xor_ln224_39, i8* %RoundKey_0_addr_43, align 1" [aes.c:224]   --->   Operation 1716 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_24 : Operation 1717 [1/1] (0.00ns)   --->   "%RoundKey_1_addr_43 = getelementptr [60 x i8]* %RoundKey_1, i64 0, i64 43" [aes.c:225]   --->   Operation 1717 'getelementptr' 'RoundKey_1_addr_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1718 [1/1] (1.42ns)   --->   "store i8 %xor_ln225_39, i8* %RoundKey_1_addr_43, align 1" [aes.c:225]   --->   Operation 1718 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_24 : Operation 1719 [1/1] (0.00ns)   --->   "%RoundKey_2_addr_43 = getelementptr [60 x i8]* %RoundKey_2, i64 0, i64 43" [aes.c:226]   --->   Operation 1719 'getelementptr' 'RoundKey_2_addr_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1720 [1/1] (1.42ns)   --->   "store i8 %xor_ln226_39, i8* %RoundKey_2_addr_43, align 1" [aes.c:226]   --->   Operation 1720 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_24 : Operation 1721 [1/1] (0.00ns)   --->   "%RoundKey_3_addr_43 = getelementptr [60 x i8]* %RoundKey_3, i64 0, i64 43" [aes.c:227]   --->   Operation 1721 'getelementptr' 'RoundKey_3_addr_43' <Predicate = true> <Delay = 0.00>
ST_24 : Operation 1722 [1/1] (1.42ns)   --->   "store i8 %xor_ln227_39, i8* %RoundKey_3_addr_43, align 1" [aes.c:227]   --->   Operation 1722 'store' <Predicate = true> <Delay = 1.42> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 1.42> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 60> <RAM>
ST_24 : Operation 1723 [1/1] (0.00ns)   --->   "ret void" [aes.c:229]   --->   Operation 1723 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 1.25ns.

 <State 1>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('Key_0_addr', aes.c:166) [21]  (0 ns)
	'load' operation ('Key_0_load', aes.c:166) on array 'Key_0' [22]  (1.43 ns)

 <State 2>: 4.09ns
The critical path consists of the following:
	'load' operation ('Key_0_load_3', aes.c:166) on array 'Key_0' [70]  (1.43 ns)
	'getelementptr' operation ('sbox_addr_3', aes.c:205) [159]  (0 ns)
	'load' operation ('sbox_load_3', aes.c:205) on array 'sbox' [160]  (2.66 ns)

 <State 3>: 8.15ns
The critical path consists of the following:
	'load' operation ('sbox_load', aes.c:202) on array 'sbox' [88]  (2.66 ns)
	'select' operation ('select_ln202_1', aes.c:202) [100]  (0 ns)
	'lshr' operation ('lshr_ln202', aes.c:202) [105]  (2.36 ns)
	'and' operation ('and_ln202', aes.c:202) [107]  (1.89 ns)
	'xor' operation ('xor_ln205', aes.c:205) [329]  (0.616 ns)
	'xor' operation ('empty_23', aes.c:205) [334]  (0.616 ns)

 <State 4>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_1', aes.c:203) on array 'sbox' [112]  (2.66 ns)
	'select' operation ('select_ln203_1', aes.c:203) [124]  (0 ns)
	'lshr' operation ('lshr_ln203', aes.c:203) [129]  (2.36 ns)
	'and' operation ('and_ln203', aes.c:203) [131]  (1.89 ns)
	'xor' operation ('xor_ln225', aes.c:225) [185]  (0.66 ns)

 <State 5>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_6', aes.c:204) on array 'sbox' [304]  (2.66 ns)
	'select' operation ('select_ln204_4', aes.c:204) [317]  (0 ns)
	'lshr' operation ('lshr_ln204_11', aes.c:204) [322]  (2.36 ns)
	'and' operation ('and_ln204_1', aes.c:204) [324]  (1.89 ns)
	'xor' operation ('xor_ln226_4', aes.c:226) [362]  (0.66 ns)

 <State 6>: 8.24ns
The critical path consists of the following:
	'load' operation ('sbox_load_4', aes.c:202) on array 'sbox' [246]  (2.66 ns)
	'select' operation ('select_ln202_4', aes.c:202) [259]  (0 ns)
	'lshr' operation ('lshr_ln202_11', aes.c:202) [264]  (2.36 ns)
	'and' operation ('and_ln202_1', aes.c:202) [266]  (1.89 ns)
	'xor' operation ('xor_ln207', aes.c:207) [355]  (0.66 ns)
	'xor' operation ('xor_ln224_4', aes.c:224) [356]  (0.66 ns)

 <State 7>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_9', aes.c:203) on array 'sbox' [435]  (2.66 ns)
	'select' operation ('select_ln203_7', aes.c:203) [448]  (0 ns)
	'lshr' operation ('lshr_ln203_13', aes.c:203) [453]  (2.36 ns)
	'and' operation ('and_ln203_2', aes.c:203) [455]  (1.89 ns)
	'xor' operation ('xor_ln225_8', aes.c:225) [513]  (0.66 ns)

 <State 8>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_8', aes.c:202) on array 'sbox' [409]  (2.66 ns)
	'select' operation ('select_ln202_7', aes.c:202) [422]  (0 ns)
	'lshr' operation ('lshr_ln202_13', aes.c:202) [427]  (2.36 ns)
	'and' operation ('and_ln202_2', aes.c:202) [429]  (1.89 ns)
	'xor' operation ('xor_ln224_8', aes.c:224) [510]  (0.66 ns)

 <State 9>: 8.24ns
The critical path consists of the following:
	'load' operation ('sbox_load_12', aes.c:202) on array 'sbox' [570]  (2.66 ns)
	'select' operation ('select_ln202_10', aes.c:202) [583]  (0 ns)
	'lshr' operation ('lshr_ln202_15', aes.c:202) [588]  (2.36 ns)
	'and' operation ('and_ln202_3', aes.c:202) [590]  (1.89 ns)
	'xor' operation ('xor_ln207_1', aes.c:207) [670]  (0.66 ns)
	'xor' operation ('xor_ln224_12', aes.c:224) [671]  (0.66 ns)

 <State 10>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_14', aes.c:204) on array 'sbox' [622]  (2.66 ns)
	'select' operation ('select_ln204_10', aes.c:204) [635]  (0 ns)
	'lshr' operation ('lshr_ln204_15', aes.c:204) [640]  (2.36 ns)
	'and' operation ('and_ln204_3', aes.c:204) [642]  (1.89 ns)
	'xor' operation ('xor_ln226_12', aes.c:226) [677]  (0.66 ns)

 <State 11>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_16', aes.c:202) on array 'sbox' [722]  (2.66 ns)
	'select' operation ('select_ln202_13', aes.c:202) [735]  (0 ns)
	'lshr' operation ('lshr_ln202_17', aes.c:202) [740]  (2.36 ns)
	'and' operation ('and_ln202_4', aes.c:202) [742]  (1.89 ns)
	'xor' operation ('xor_ln224_16', aes.c:224) [820]  (0.66 ns)

 <State 12>: 8.24ns
The critical path consists of the following:
	'load' operation ('sbox_load_18', aes.c:204) on array 'sbox' [772]  (2.66 ns)
	'select' operation ('select_ln204_13', aes.c:204) [785]  (0 ns)
	'lshr' operation ('lshr_ln204_17', aes.c:204) [790]  (2.36 ns)
	'and' operation ('and_ln204_4', aes.c:204) [792]  (1.89 ns)
	'xor' operation ('xor_ln226_16', aes.c:226) [826]  (0.66 ns)
	'xor' operation ('xor_ln226_18', aes.c:226) [850]  (0.66 ns)

 <State 13>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_22', aes.c:204) on array 'sbox' [932]  (2.66 ns)
	'select' operation ('select_ln204_16', aes.c:204) [945]  (0 ns)
	'lshr' operation ('lshr_ln204_19', aes.c:204) [950]  (2.36 ns)
	'and' operation ('and_ln204_5', aes.c:204) [952]  (1.89 ns)
	'xor' operation ('xor_ln226_20', aes.c:226) [987]  (0.66 ns)

 <State 14>: 8.24ns
The critical path consists of the following:
	'load' operation ('sbox_load_20', aes.c:202) on array 'sbox' [880]  (2.66 ns)
	'select' operation ('select_ln202_16', aes.c:202) [893]  (0 ns)
	'lshr' operation ('lshr_ln202_19', aes.c:202) [898]  (2.36 ns)
	'and' operation ('and_ln202_5', aes.c:202) [900]  (1.89 ns)
	'xor' operation ('xor_ln207_2', aes.c:207) [980]  (0.66 ns)
	'xor' operation ('xor_ln224_20', aes.c:224) [981]  (0.66 ns)

 <State 15>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_25', aes.c:203) on array 'sbox' [1058]  (2.66 ns)
	'select' operation ('select_ln203_19', aes.c:203) [1072]  (0 ns)
	'lshr' operation ('lshr_ln203_21', aes.c:203) [1077]  (2.36 ns)
	'and' operation ('and_ln203_6', aes.c:203) [1079]  (1.89 ns)
	'xor' operation ('xor_ln225_24', aes.c:225) [1137]  (0.66 ns)

 <State 16>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_24', aes.c:202) on array 'sbox' [1032]  (2.66 ns)
	'select' operation ('select_ln202_19', aes.c:202) [1046]  (0 ns)
	'lshr' operation ('lshr_ln202_21', aes.c:202) [1051]  (2.36 ns)
	'and' operation ('and_ln202_6', aes.c:202) [1053]  (1.89 ns)
	'xor' operation ('xor_ln224_24', aes.c:224) [1134]  (0.66 ns)

 <State 17>: 8.24ns
The critical path consists of the following:
	'load' operation ('sbox_load_28', aes.c:202) on array 'sbox' [1194]  (2.66 ns)
	'select' operation ('select_ln202_22', aes.c:202) [1207]  (0 ns)
	'lshr' operation ('lshr_ln202_23', aes.c:202) [1212]  (2.36 ns)
	'and' operation ('and_ln202_7', aes.c:202) [1214]  (1.89 ns)
	'xor' operation ('xor_ln207_3', aes.c:207) [1294]  (0.66 ns)
	'xor' operation ('xor_ln224_28', aes.c:224) [1295]  (0.66 ns)

 <State 18>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_30', aes.c:204) on array 'sbox' [1246]  (2.66 ns)
	'select' operation ('select_ln204_22', aes.c:204) [1259]  (0 ns)
	'lshr' operation ('lshr_ln204_23', aes.c:204) [1264]  (2.36 ns)
	'and' operation ('and_ln204_7', aes.c:204) [1266]  (1.89 ns)
	'xor' operation ('xor_ln226_28', aes.c:226) [1301]  (0.66 ns)

 <State 19>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_32', aes.c:202) on array 'sbox' [1346]  (2.66 ns)
	'select' operation ('select_ln202_25', aes.c:202) [1359]  (0 ns)
	'lshr' operation ('lshr_ln202_25', aes.c:202) [1364]  (2.36 ns)
	'and' operation ('and_ln202_8', aes.c:202) [1366]  (1.89 ns)
	'xor' operation ('xor_ln224_32', aes.c:224) [1444]  (0.66 ns)

 <State 20>: 7.58ns
The critical path consists of the following:
	'load' operation ('sbox_load_33', aes.c:203) on array 'sbox' [1371]  (2.66 ns)
	'select' operation ('select_ln203_25', aes.c:203) [1384]  (0 ns)
	'lshr' operation ('lshr_ln203_25', aes.c:203) [1389]  (2.36 ns)
	'and' operation ('and_ln203_8', aes.c:203) [1391]  (1.89 ns)
	'xor' operation ('xor_ln225_32', aes.c:225) [1447]  (0.66 ns)

 <State 21>: 8.24ns
The critical path consists of the following:
	'load' operation ('sbox_load_38', aes.c:204) on array 'sbox' [1551]  (2.66 ns)
	'select' operation ('select_ln204_28', aes.c:204) [1567]  (0 ns)
	'lshr' operation ('lshr_ln204_27', aes.c:204) [1572]  (2.36 ns)
	'and' operation ('and_ln204_9', aes.c:204) [1574]  (1.89 ns)
	'xor' operation ('xor_ln226_37', aes.c:226) [1623]  (0.66 ns)
	'xor' operation ('xor_ln226_39', aes.c:226) [1647]  (0.66 ns)

 <State 22>: 8.24ns
The critical path consists of the following:
	'load' operation ('sbox_load_36', aes.c:202) on array 'sbox' [1495]  (2.66 ns)
	'select' operation ('select_ln202_28', aes.c:202) [1511]  (0 ns)
	'lshr' operation ('lshr_ln202_27', aes.c:202) [1516]  (2.36 ns)
	'and' operation ('and_ln202_9', aes.c:202) [1518]  (0 ns)
	'xor' operation ('xor_ln207_4', aes.c:207) [1604]  (1.89 ns)
	'xor' operation ('xor_ln224_37', aes.c:224) [1617]  (0.66 ns)
	'xor' operation ('xor_ln224_38', aes.c:224) [1629]  (0.66 ns)

 <State 23>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_0_addr_40', aes.c:224) [1606]  (0 ns)
	'store' operation ('store_ln224', aes.c:224) of variable 'xor_ln224_36', aes.c:224 on array 'RoundKey_0' [1607]  (1.43 ns)

 <State 24>: 1.43ns
The critical path consists of the following:
	'getelementptr' operation ('RoundKey_0_addr_42', aes.c:224) [1630]  (0 ns)
	'store' operation ('store_ln224', aes.c:224) of variable 'xor_ln224_38', aes.c:224 on array 'RoundKey_0' [1631]  (1.43 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19
	State 20
	State 21
	State 22
	State 23
	State 24


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
