$date
	Tue Apr  8 11:03:21 2025
$end

$version
	Synopsys VCS version W-2024.09-SP1_Full64
$end

$timescale
	1ps
$end

$comment Csum: 1 fd5f15c82205c429 $end


$scope module uvm_pkg $end
$var time 64 ! setting_offset $end
$var reg 32 " uvm_global_random_seed [31:0] $end
$var reg 32 # UVM_UNBOUNDED_CONNECTIONS [31:0] $end
$var reg 1 $ uvm_start_uvm_declarations $end
$var reg 32 % setting_verbosity [31:0] $end
$var reg 1 & is_verdi_set_verbosity_called $end
$var reg 1 ' is_uvm_factory_trace_checked $end
$var reg 1 ( is_verdi_trace_fac $end
$upscope $end


$scope module wb_pkg $end
$upscope $end


$scope module clock_and_reset_pkg $end
$upscope $end


$scope module spi_pkg $end
$upscope $end


$scope module hw_top $end
$var reg 32 ) clock_period [31:0] $end
$var reg 1 * run_clock $end
$var reg 1 + clock $end
$var reg 1 , reset $end
$var reg 1 - sclk $end
$var reg 1 . cs $end

$scope module cr_if $end
$var reg 1 / clock_cycle_count_reached $end
$var reg 1 0 clock $end
$var reg 1 , reset $end
$var reg 1 * run_clock $end
$var reg 32 ) clock_period [31:0] $end
$var reg 32 1 reset_delay [31:0] $end
$var reg 32 2 clock_cycles_to_count [31:0] $end

$scope task start_clock $end
$var reg 32 3 input_clock_period [31:0] $end
$var reg 32 4 input_reset_delay [31:0] $end
$var reg 1 5 input_run_clock $end
$upscope $end


$scope task count_clocks $end
$var reg 32 6 new_count [31:0] $end
$upscope $end


$scope task get_current_cycle_count $end
$var reg 32 7 cycles_counted [31:0] $end
$upscope $end

$upscope $end


$scope module wif $end
$var reg 1 0 clk $end
$var reg 1 8 inta $end
$var reg 1 9 cyc $end
$var reg 1 : stb $end
$var reg 32 ; addr [31:0] $end
$var reg 1 < we $end
$var reg 8 = din [7:0] $end
$var reg 8 > dout [7:0] $end
$var reg 1 ? ack $end
$var reg 1 @ valid_sb $end
$var reg 1 A rst_n $end
$upscope $end


$scope module sif $end
$var reg 1 B miso $end
$var reg 1 C mosi $end
$var reg 1 D mmonstart $end
$var reg 1 E smonstart $end
$var reg 1 F clock $end
$var reg 1 , reset $end
$var reg 1 - sclk $end
$var reg 1 . cs $end
$var reg 1 G cpol $end
$var reg 1 H cpha $end
$var reg 1 I masterstart $end
$var reg 1 J slavestart $end
$var reg 1 K enable_loopback $end

$scope task master_send_to_dut $end
$var reg 8 L data [7:0] $end
$var reg 8 M received_data [7:0] $end

$scope begin unnamed$$_0 $end
$upscope $end

$upscope $end


$scope task collect_packet_m $end
$var reg 8 N data [7:0] $end

$scope begin unnamed$$_0 $end
$upscope $end

$upscope $end


$scope task collect_packet_s $end
$var reg 8 O data [7:0] $end
$var reg 8 P data1 [7:0] $end

$scope begin unnamed$$_0 $end
$upscope $end

$upscope $end


$scope task master_reset $end
$upscope $end


$scope task slave_reset $end
$upscope $end


$scope task slave_receive_from_dut $end
$var reg 8 Q received_data [7:0] $end
$var reg 8 R response_data [7:0] $end

$scope begin unnamed$$_0 $end
$upscope $end

$upscope $end

$upscope $end


$scope module clkgen $end
$var reg 1 + clock $end
$var wire 1 * run_clock $end
$var reg 32 ) clock_period [31:0] $end
$upscope $end


$scope module spi1 $end
$var wire 1 S clk_i $end
$var wire 1 T rst_i $end
$var wire 1 U cyc_i $end
$var wire 1 V stb_i $end
$var wire 3 W adr_i [2:0] $end
$var wire 1 X we_i $end
$var wire 8 Y dat_i [7:0] $end
$var reg 8 Z dat_o [7:0] $end
$var reg 1 [ ack_o $end
$var reg 1 \ inta_o $end
$var reg 1 ] sck_o $end
$var wire 1 ^ ss_o [0:0] $end
$var wire 1 _ mosi_o $end
$var wire 1 ` miso_i $end
$var reg 8 a spcr [7:0] $end
$var wire 8 b spsr [7:0] $end
$var reg 8 c sper [7:0] $end
$var reg 8 d treg [7:0] $end
$var reg 1 e ss_r [0:0] $end
$var wire 8 f rfdout [7:0] $end
$var reg 1 g wfre $end
$var reg 1 h rfwe $end
$var wire 1 i rfre $end
$var wire 1 j rffull $end
$var wire 1 k rfempty $end
$var wire 8 l wfdout [7:0] $end
$var wire 1 m wfwe $end
$var wire 1 n wffull $end
$var wire 1 o wfempty $end
$var wire 1 p tirq $end
$var wire 1 q wfov $end
$var reg 2 r state [1:0] $end
$var reg 3 s bcnt [2:0] $end
$var wire 1 t wb_acc $end
$var wire 1 u wb_wr $end
$var wire 1 v spie $end
$var wire 1 w spe $end
$var wire 1 x dwom $end
$var wire 1 y mstr $end
$var wire 1 z cpol $end
$var wire 1 { cpha $end
$var wire 2 | spr [1:0] $end
$var wire 2 } icnt [1:0] $end
$var wire 2 ~ spre [1:0] $end
$var wire 4 "! espr [3:0] $end
$var wire 1 "" wr_spsr $end
$var reg 1 "# spif $end
$var reg 1 "$ wcol $end
$var reg 12 "% clkcnt [11:0] $end
$var wire 1 "& ena $end
$var reg 2 "' tcnt [1:0] $end

$scope module rfifo $end
$var wire 1 S clk $end
$var wire 1 "( rst $end
$var wire 1 ") clr $end
$var wire 8 "* din [8:1] $end
$var wire 1 "+ we $end
$var wire 8 f dout [8:1] $end
$var wire 1 i re $end
$var wire 1 j full $end
$var wire 1 k empty $end
$var reg 2 ", wp [1:0] $end
$var reg 2 "- rp [1:0] $end
$var wire 2 ". wp_p1 [1:0] $end
$var wire 2 "/ wp_p2 [1:0] $end
$var wire 2 "0 rp_p1 [1:0] $end
$var reg 1 "1 gb $end
$upscope $end


$scope module wfifo $end
$var wire 1 S clk $end
$var wire 1 "( rst $end
$var wire 1 ") clr $end
$var wire 8 Y din [8:1] $end
$var wire 1 m we $end
$var wire 8 l dout [8:1] $end
$var wire 1 "2 re $end
$var wire 1 n full $end
$var wire 1 o empty $end
$var reg 2 "3 wp [1:0] $end
$var reg 2 "4 rp [1:0] $end
$var wire 2 "5 wp_p1 [1:0] $end
$var wire 2 "6 wp_p2 [1:0] $end
$var wire 2 "7 rp_p1 [1:0] $end
$var reg 1 "8 gb $end
$upscope $end

$upscope $end

$upscope $end


$scope module top $end

$scope begin unnamed$$_vcs_2 $end
$upscope $end

$upscope $end

$enddefinitions $end

#0
$dumpvars
1'
0&
0(
1$
bxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxxx !
b11111111111111111111111111111111 #
b00000000000000000000000000000000 %
b01000010000001111100110001000111 "
0+
b00000000000000000000000000001010 )
15
b00000000000000000000000000000000 2
b00000000000000000000000000000101 1
b00000000000000000000000000000000 6
b00000000000000000000000000000000 7
b00000000000000000000000000001010 3
b00000000000000000000000000000101 4
b00000000 >
b00000000 =
b00000000000000000000000000000000 ;
b00000000 N
b00000000 O
b00000000 P
b00000000 L
b00000000 M
b00000000 Q
b00000000 R
x[
x"&
x\
xh
x]
x"#
xe
xx
xy
xv
xw
xz
x{
xp
0t
0u
x"$
0q
xg
0""
bxxx s
bxxxxxxxxxxxx "%
bxxxxxxxx Z
bxxxxxxxx a
bxxxxxxxx c
bxx00xxxx b
bxx r
bxx "'
bxx |
bxx ~
bxxxx "!
bxx }
bxxxxxxxx d
x"1
bxx "-
bxx "0
bxx "/
bxx ",
bxx ".
x"8
bxx "4
bxx "7
bxx "6
bxx "3
bxx "5
xH
xG
b000 W
b00000000 Y
xn
xo
xj
xk
x")
bxxxxxxxx "*
x"+
bxxxxxxxx f
0i
0m
bxxxxxxxx l
x"2
0U
0V
0X
x`
x_
0,
1*
00
0A
0T
0S
0F
x.
x-
x^
0/
0?
09
08
0:
0@
0<
1K
0I
xB
0D
xC
0J
0E
1"(
$end
#5000
1+
1S
1F
10
b00000000000000000000000000000100 1
0[
b111111111111 "%
0"&
0g
0"2
0h
0"+
0p
1,
1T
0"(
1A
b00 ",
b10 "/
b01 ".
b00 "-
b01 "0
b00 "3
b10 "6
b01 "5
b00 "4
b01 "7
#10000
0+
0S
0F
00
19
1U
1:
1V
1t
1<
1X
b01110000 =
b01110000 Y
1u
#15000
1+
1S
1F
10
b00000000000000000000000000000011 1
b00010000 a
0x
1y
0v
0w
0z
0{
b00 |
b00 ~
b0000 "!
1")
b00000000 c
b00 }
0e
1^
1.
0"#
0"$
b00 r
b000 s
b00000000 d
b00000000 "*
0_
0C
0]
0-
0"1
0"8
b0000xxxx b
1k
0j
1o
0n
b00000101 b
#20000
0+
0S
0F
00
#25000
1+
1S
1F
10
b00000000000000000000000000000010 1
b00010000 Z
b00010000 >
0\
b000000000000 "%
1"&
b00 "'
#30000
0+
0S
0F
00
#35000
1+
1S
1F
10
b00000000000000000000000000000001 1
#40000
0+
0S
0F
00
#45000
1+
1S
1F
10
b00000000000000000000000000000000 1
#50000
0+
0S
0F
00
#55000
1+
1S
1F
10
0,
0T
1"(
0A
#60000
0+
0S
0F
00
#65000
1+
1S
1F
10
b01110000 a
1x
1w
0")
1[
1?
#70000
0+
0S
0F
00
#75000
1+
1S
1F
10
b01110000 Z
b01110000 >
0[
0?
b111 s
bxxxxxxxx d
bxxxxxxxx "*
x_
xC
09
0U
0t
0:
0V
0<
0X
b00000000 =
b00000000 Y
0u
#80000
0+
0S
0F
00
19
1U
1:
1V
1t
b00000000000000000000000000000100 ;
b100 W
1<
1X
b00000001 =
b00000001 Y
1u
#85000
1+
1S
1F
10
1e
0^
0.
b00000000 Z
b00000000 >
1[
1?
#90000
0+
0S
0F
00
#95000
1+
1S
1F
10
b00000001 Z
b00000001 >
0[
0?
09
0U
0t
0:
0V
b00000000000000000000000000000000 ;
b000 W
0<
0X
b00000000 =
b00000000 Y
0u
#100000
0+
0S
0F
00
19
1U
1:
1V
1t
b00000000000000000000000000000010 ;
b010 W
1<
1X
b00000011 =
b00000011 Y
1u
#105000
1+
1S
1F
10
bxxxxxxxx Z
b00000000 >
1[
1?
1m
#110000
0+
0S
0F
00
#115000
1+
1S
1F
10
0[
0?
b00000011 l
b01 "3
b11 "6
b10 "5
0m
0o
b00000001 b
09
0U
0t
0:
0V
b00000000000000000000000000000000 ;
b000 W
0<
0X
b00000000 =
b00000000 Y
1@
0u
#120000
0+
0S
0F
00
#125000
1+
1S
1F
10
b01110000 Z
b01110000 >
1g
1"2
b00000011 d
b00000011 "*
0_
0C
b01 r
#130000
0+
0S
0F
00
#135000
1+
1S
1F
10
0g
0"2
b11 r
1]
1-
b01 "4
b10 "7
bxxxxxxxx l
1o
b00000101 b
#140000
0+
0S
0F
00
#145000
1+
1S
1F
10
b0000011x d
b0000011x "*
b110 s
b01 r
0]
0-
#150000
0+
0S
0F
00
#155000
1+
1S
1F
10
b11 r
1]
1-
#160000
0+
0S
0F
00
#165000
1+
1S
1F
10
b000011xx d
b000011xx "*
b101 s
b01 r
0]
0-
#170000
0+
0S
0F
00
#175000
1+
1S
1F
10
b11 r
1]
1-
#180000
0+
0S
0F
00
#185000
1+
1S
1F
10
b00011xxx d
b00011xxx "*
b100 s
b01 r
0]
0-
#190000
0+
0S
0F
00
#195000
1+
1S
1F
10
b11 r
1]
1-
#200000
0+
0S
0F
00
#205000
1+
1S
1F
10
b0011xxxx d
b0011xxxx "*
b011 s
b01 r
0]
0-
#210000
0+
0S
0F
00
#215000
1+
1S
1F
10
b11 r
1]
1-
#220000
0+
0S
0F
00
#225000
1+
1S
1F
10
b011xxxxx d
b011xxxxx "*
b010 s
b01 r
0]
0-
#230000
0+
0S
0F
00
#235000
1+
1S
1F
10
b11 r
1]
1-
#240000
0+
0S
0F
00
#245000
1+
1S
1F
10
b11xxxxxx d
b11xxxxxx "*
1_
1C
b001 s
b01 r
0]
0-
#250000
0+
0S
0F
00
#255000
1+
1S
1F
10
b11 r
1]
1-
#260000
0+
0S
0F
00
#265000
1+
1S
1F
10
b1xxxxxxx d
b1xxxxxxx "*
b000 s
b01 r
0]
0-
#270000
0+
0S
0F
00
#275000
1+
1S
1F
10
b11 r
1]
1-
#280000
0+
0S
0F
00
19
1U
1:
1V
1t
b00000000000000000000000000000100 ;
b100 W
1<
1X
1u
#285000
1+
1S
1F
10
0e
1^
1.
b00000001 Z
b00000001 >
1[
1?
1h
1"+
1p
bxxxxxxxx d
bxxxxxxxx "*
x_
xC
b111 s
b00 r
0]
0-
#290000
0+
0S
0F
00
#295000
1+
1S
1F
10
b00000000 Z
b00000000 >
0[
0?
1"#
0h
0"+
0p
b01 ",
b11 "/
b10 ".
b10000101 b
0k
b10000100 b
09
0U
0t
0:
0V
b00000000000000000000000000000000 ;
b000 W
0<
0X
0@
0u
#300000
0+
0S
0F
00
19
1U
1:
1V
1t
b00000000000000000000000000000010 ;
b010 W
#305000
1+
1S
1F
10
bxxxxxxxx Z
1[
1?
1i
#310000
0+
0S
0F
00
#315000
1+
1S
1F
10
0[
0?
b01 "-
b10 "0
0i
1k
b10000101 b
09
0U
0t
0:
0V
b00000000000000000000000000000000 ;
b000 W
b10101010 R
0B
0`
#320000
0+
0S
0F
00
19
1U
1:
1V
1t
1<
1X
b01110000 =
b01110000 Y
1u
#325000
1+
1S
1F
10
b01110000 Z
b01110000 >
1[
1?
#330000
0+
0S
0F
00
#335000
1+
1S
1F
10
0[
0?
09
0U
0t
0:
0V
0<
0X
b00000000 =
b00000000 Y
0u
#340000
0+
0S
0F
00
19
1U
1:
1V
1t
b00000000000000000000000000000100 ;
b100 W
1<
1X
b00000001 =
b00000001 Y
1u
#345000
1+
1S
1F
10
1e
0^
0.
b00000000 Z
b00000000 >
1[
1?
1J
1E
0E
#350000
0+
0S
0F
00
#355000
1+
1S
1F
10
b00000001 Z
b00000001 >
0[
0?
09
0U
0t
0:
0V
b00000000000000000000000000000000 ;
b000 W
0<
0X
b00000000 =
b00000000 Y
0u
#360000
0+
0S
0F
00
19
1U
1:
1V
1t
b00000000000000000000000000000010 ;
b010 W
1<
1X
1u
#365000
1+
1S
1F
10
bxxxxxxxx Z
b00000000 >
1[
1?
1m
#370000
0+
0S
0F
00
#375000
1+
1S
1F
10
0[
0?
b00000000 l
b10 "3
b00 "6
b11 "5
0m
0o
b10000001 b
09
0U
0t
0:
0V
b00000000000000000000000000000000 ;
b000 W
0<
0X
0u
#380000
0+
0S
0F
00
#385000
1+
1S
1F
10
b01110000 Z
b01110000 >
1g
1"2
b00000000 d
b00000000 "*
0_
0C
b01 r
#390000
0+
0S
0F
00
#395000
1+
1S
1F
10
0g
0"2
b11 r
1]
1-
b10 "4
b11 "7
bxxxxxxxx l
1B
1`
1o
b10000101 b
#400000
0+
0S
0F
00
#405000
1+
1S
1F
10
b00000001 d
b00000001 "*
b110 s
b01 r
0]
0-
#410000
0+
0S
0F
00
#415000
1+
1S
1F
10
b11 r
1]
1-
0B
0`
#420000
0+
0S
0F
00
#425000
1+
1S
1F
10
b00000010 d
b00000010 "*
b101 s
b01 r
0]
0-
#430000
0+
0S
0F
00
#435000
1+
1S
1F
10
b11 r
1]
1-
1B
1`
#440000
0+
0S
0F
00
#445000
1+
1S
1F
10
b00000101 d
b00000101 "*
b100 s
b01 r
0]
0-
#450000
0+
0S
0F
00
#455000
1+
1S
1F
10
b11 r
1]
1-
0B
0`
#460000
0+
0S
0F
00
#465000
1+
1S
1F
10
b00001010 d
b00001010 "*
b011 s
b01 r
0]
0-
#470000
0+
0S
0F
00
#475000
1+
1S
1F
10
b11 r
1]
1-
1B
1`
#480000
0+
0S
0F
00
#485000
1+
1S
1F
10
b00010101 d
b00010101 "*
b010 s
b01 r
0]
0-
#490000
0+
0S
0F
00
#495000
1+
1S
1F
10
b11 r
1]
1-
0B
0`
#500000
0+
0S
0F
00
#505000
1+
1S
1F
10
b00101010 d
b00101010 "*
b001 s
b01 r
0]
0-
#510000
0+
0S
0F
00
#515000
1+
1S
1F
10
b11 r
1]
1-
1B
1`
#520000
0+
0S
0F
00
#525000
1+
1S
1F
10
b01010101 d
b01010101 "*
b000 s
b01 r
0]
0-
#530000
0+
0S
0F
00
#535000
1+
1S
1F
10
b11 r
1]
1-
0B
0`
1D
0J
#540000
0+
0S
0F
00
19
1U
1:
1V
1t
b00000000000000000000000000000100 ;
b100 W
1<
1X
1u
#545000
1+
1S
1F
10
0e
1^
1.
b00000001 Z
b00000001 >
1[
1?
1h
1"+
1p
b10101010 d
b10101010 "*
1_
1C
b111 s
b00 r
0]
0-
#550000
0+
0S
0F
00
#555000
1+
1S
1F
10
b00000000 Z
b00000000 >
0[
0?
0h
0"+
0p
bxxxxxxxx d
bxxxxxxxx "*
x_
xC
b10101010 f
b10 ",
b00 "/
b11 ".
0k
b10000100 b
09
0U
0t
0:
0V
b00000000000000000000000000000000 ;
b000 W
0<
0X
0u
#560000
0+
0S
0F
00
19
1U
1:
1V
1t
b00000000000000000000000000000010 ;
b010 W
1@
#565000
1+
1S
1F
10
b10101010 Z
b10101010 >
1[
1?
1i
#570000
0+
0S
0F
00
#575000
1+
1S
1F
10
0[
0?
b10 "-
b11 "0
bxxxxxxxx f
0i
1k
b10000101 b
09
0U
0t
0:
0V
b00000000000000000000000000000000 ;
b000 W
#580000
0+
0S
0F
00
#585000
1+
1S
1F
10
b01110000 Z
b01110000 >
#590000
0+
0S
0F
00
#595000
1+
1S
1F
10
#600000
0+
0S
0F
00
#605000
1+
1S
1F
10
#610000
0+
0S
0F
00
#615000
1+
1S
1F
10
#620000
0+
0S
0F
00
#625000
1+
1S
1F
10
#630000
0+
0S
0F
00
#635000
1+
1S
1F
10
#640000
0+
0S
0F
00
#645000
1+
1S
1F
10
#650000
0+
0S
0F
00
#655000
1+
1S
1F
10
#660000
0+
0S
0F
00
#665000
1+
1S
1F
10
#670000
0+
0S
0F
00
#675000
1+
1S
1F
10
