#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1539-g2693dd32b)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 10;
:vpi_module "F:\iverilog\lib\ivl\system.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "F:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "F:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "F:\iverilog\lib\ivl\va_math.vpi";
S_000001d677bdb510 .scope module, "cpu" "cpu" 2 17;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "INST_IF";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "RST";
    .port_info 3 /INPUT 32 "DMEM_DATA_READ_MA";
    .port_info 4 /INPUT 1 "BUSYWAIT_IN";
    .port_info 5 /OUTPUT 32 "PC_IF";
    .port_info 6 /OUTPUT 32 "DMEM_ADDR_MA";
    .port_info 7 /OUTPUT 32 "DMEM_DATA_WRITE_MA";
    .port_info 8 /OUTPUT 4 "DMEM_READ_MA";
    .port_info 9 /OUTPUT 3 "DMEM_WRITE_MA";
    .port_info 10 /OUTPUT 1 "BUSYWAIT_OUT";
o000001d677cabbb8 .functor BUFZ 1, C4<z>; HiZ drive
L_000001d677c99180 .functor BUFZ 1, o000001d677cabbb8, C4<0>, C4<0>, C4<0>;
L_000001d677d71ca0 .functor BUFZ 32, v000001d677d0b990_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d677d72b80 .functor BUFZ 32, v000001d677d0ced0_0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d677d71530 .functor BUFZ 4, v000001d677d0ca70_0, C4<0000>, C4<0000>, C4<0000>;
L_000001d677d721e0 .functor BUFZ 3, v000001d677d0d1f0_0, C4<000>, C4<000>, C4<000>;
v000001d677d0f720_0 .net "ALU_DATA1_EX", 31 0, L_000001d677d79070;  1 drivers
v000001d677d0f360_0 .net "ALU_DATA2_EX", 31 0, L_000001d677d7a790;  1 drivers
v000001d677d0f540_0 .net "ALU_OP_EX", 4 0, v000001d677d0d330_0;  1 drivers
v000001d677d0f680_0 .net "ALU_OP_ID", 4 0, L_000001d677d16290;  1 drivers
v000001d677d0fa40_0 .net "ALU_OUT_EX", 31 0, v000001d677ca54d0_0;  1 drivers
v000001d677d10f80_0 .net "ALU_OUT_MA", 31 0, v000001d677d0b990_0;  1 drivers
v000001d677d10a80_0 .net "ALU_OUT_WB", 31 0, v000001d677d0cd90_0;  1 drivers
v000001d677d10bc0_0 .net "BRANCH_JUMP_EX", 3 0, L_000001d677d7a0b0;  1 drivers
v000001d677d0f900_0 .net "BRANCH_JUMP_ID", 3 0, L_000001d677d15930;  1 drivers
v000001d677d0fae0_0 .net "BUSYWAIT", 0 0, L_000001d677c99180;  1 drivers
v000001d677d0fb80_0 .net "BUSYWAIT_IN", 0 0, o000001d677cabbb8;  0 drivers
o000001d677cabbe8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d677d10c60_0 .net "BUSYWAIT_OUT", 0 0, o000001d677cabbe8;  0 drivers
o000001d677ca9c08 .functor BUFZ 1, C4<z>; HiZ drive
v000001d677d11520_0 .net "CLK", 0 0, o000001d677ca9c08;  0 drivers
v000001d677d10440_0 .net "DATA1_ALU_SEL_EX", 0 0, v000001d677d0bdf0_0;  1 drivers
v000001d677d10d00_0 .net "DATA1_ALU_SEL_ID", 0 0, L_000001d677d72720;  1 drivers
v000001d677d0ff40_0 .net "DATA1_EX", 31 0, v000001d677d0c570_0;  1 drivers
v000001d677d0fc20_0 .net "DATA1_ID", 31 0, L_000001d677c995e0;  1 drivers
v000001d677d0fcc0_0 .net "DATA2_ALU_SEL_EX", 0 0, v000001d677d0b8f0_0;  1 drivers
v000001d677d110c0_0 .net "DATA2_ALU_SEL_ID", 0 0, L_000001d677d71990;  1 drivers
v000001d677d0fd60_0 .net "DATA2_EX", 31 0, v000001d677d0b210_0;  1 drivers
v000001d677d0fe00_0 .net "DATA2_ID", 31 0, L_000001d677c99500;  1 drivers
v000001d677d0fea0_0 .net "DATA2_MA", 31 0, v000001d677d0ced0_0;  1 drivers
v000001d677d0ffe0_0 .net "DMEM_ADDR_MA", 31 0, L_000001d677d71ca0;  1 drivers
o000001d677caab98 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001d677d10120_0 .net "DMEM_DATA_READ_MA", 31 0, o000001d677caab98;  0 drivers
v000001d677d101c0_0 .net "DMEM_DATA_READ_WB", 31 0, v000001d677d0e9b0_0;  1 drivers
v000001d677d10260_0 .net "DMEM_DATA_WRITE_MA", 31 0, L_000001d677d72b80;  1 drivers
v000001d677d103a0_0 .net "DMEM_READ_MA", 3 0, L_000001d677d71530;  1 drivers
v000001d677d12560_0 .net "DMEM_WRITE_MA", 2 0, L_000001d677d721e0;  1 drivers
v000001d677d11ca0_0 .net "IMM_EX", 31 0, v000001d677d0c390_0;  1 drivers
v000001d677d12740_0 .net "IMM_ID", 31 0, v000001d677d10e40_0;  1 drivers
v000001d677d129c0_0 .net "IMM_MA", 31 0, v000001d677d0c610_0;  1 drivers
v000001d677d11fc0_0 .net "IMM_SEL_ID", 3 0, L_000001d677d17190;  1 drivers
v000001d677d12060_0 .net "IMM_WB", 31 0, v000001d677d0d790_0;  1 drivers
v000001d677d126a0_0 .net "INST_ID", 31 0, v000001d677d0c9d0_0;  1 drivers
o000001d677caa928 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001d677d12100_0 .net "INST_IF", 31 0, o000001d677caa928;  0 drivers
v000001d677d12ba0_0 .net "MEM_READ_EX", 3 0, v000001d677d0b0d0_0;  1 drivers
v000001d677d11e80_0 .net "MEM_READ_ID", 3 0, L_000001d677d15f70;  1 drivers
v000001d677d11a20_0 .net "MEM_READ_MA", 3 0, v000001d677d0ca70_0;  1 drivers
v000001d677d121a0_0 .net "MEM_WRITE_EX", 2 0, v000001d677d0ba30_0;  1 drivers
v000001d677d12a60_0 .net "MEM_WRITE_ID", 2 0, L_000001d677d16010;  1 drivers
v000001d677d11c00_0 .net "MEM_WRITE_MA", 2 0, v000001d677d0d1f0_0;  1 drivers
o000001d677cab168 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v000001d677d11d40_0 .net "NEXT_PC_EX", 31 0, o000001d677cab168;  0 drivers
v000001d677d12c40_0 .net "PC_EX", 31 0, v000001d677d0c4d0_0;  1 drivers
v000001d677d124c0_0 .net "PC_ID", 31 0, v000001d677d0cb10_0;  1 drivers
v000001d677d12420_0 .net "PC_IF", 31 0, v000001d677d0ddd0_0;  1 drivers
v000001d677d12ce0_0 .net "PC_INT_IF", 31 0, L_000001d677d15e30;  1 drivers
v000001d677d12d80_0 .net "PC_MA", 31 0, v000001d677d0b3f0_0;  1 drivers
v000001d677d11de0_0 .net "PC_MUX_SEL_EX", 0 0, v000001d677cf76b0_0;  1 drivers
v000001d677d11f20_0 .net "PC_PLUS_4_IF", 31 0, L_000001d677d159d0;  1 drivers
v000001d677d11b60_0 .net "PC_PLUS_4_MA", 31 0, L_000001d677d79250;  1 drivers
v000001d677d12b00_0 .net "PC_WB", 31 0, v000001d677d0e550_0;  1 drivers
o000001d677ca98d8 .functor BUFZ 1, C4<z>; HiZ drive
v000001d677d12240_0 .net "RST", 0 0, o000001d677ca98d8;  0 drivers
v000001d677d12e20_0 .net "WADDR_EX", 4 0, v000001d677d0b670_0;  1 drivers
v000001d677d117a0_0 .net "WADDR_MA", 4 0, v000001d677d0cbb0_0;  1 drivers
v000001d677d11840_0 .net "WADDR_WB", 4 0, v000001d677d0e870_0;  1 drivers
v000001d677d122e0_0 .net "WB_SEL_EX", 1 0, v000001d677d0c890_0;  1 drivers
v000001d677d12380_0 .net "WB_SEL_ID", 1 0, L_000001d677d184f0;  1 drivers
v000001d677d11ac0_0 .net "WB_SEL_MA", 1 0, v000001d677d0d470_0;  1 drivers
v000001d677d12600_0 .net "WB_SEL_WB", 1 0, v000001d677d0db50_0;  1 drivers
v000001d677d118e0_0 .net "WRITE_DATA_WB", 31 0, L_000001d677d79d90;  1 drivers
v000001d677d127e0_0 .net "WRITE_EN_EX", 0 0, v000001d677d0d290_0;  1 drivers
v000001d677d11980_0 .net "WRITE_EN_ID", 0 0, L_000001d677c31bd0;  1 drivers
v000001d677d12880_0 .net "WRITE_EN_MA", 0 0, v000001d677d0b7b0_0;  1 drivers
v000001d677d12920_0 .net "WRITE_EN_WB", 0 0, v000001d677d0e190_0;  1 drivers
L_000001d677d1a380 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v000001d677d17370_0 .net *"_ivl_17", 0 0, L_000001d677d1a380;  1 drivers
E_000001d677c79e30 .event anyedge, v000001d677cf76b0_0, v000001d677d0ce30_0;
L_000001d677d15bb0 .part v000001d677d0c9d0_0, 15, 5;
L_000001d677d16fb0 .part v000001d677d0c9d0_0, 20, 5;
L_000001d677d18d10 .part v000001d677d0c9d0_0, 0, 7;
L_000001d677d79a70 .part v000001d677d0c9d0_0, 12, 3;
L_000001d677d78fd0 .part v000001d677d0c9d0_0, 25, 7;
L_000001d677d78710 .part v000001d677d0c9d0_0, 7, 5;
L_000001d677d7a0b0 .concat [ 3 1 0 0], v000001d677d0c1b0_0, L_000001d677d1a380;
S_000001d677bdb6a0 .scope module, "alu_inst" "alu" 2 191, 3 9 0, S_000001d677bdb510;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "DATA1";
    .port_info 1 /INPUT 32 "DATA2";
    .port_info 2 /INPUT 5 "SELECT";
    .port_info 3 /OUTPUT 32 "RESULT";
L_000001d677d71ae0/d .functor BUFZ 32, L_000001d677d79070, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d677d71ae0 .delay 32 (10,10,10) L_000001d677d71ae0/d;
L_000001d677d725d0/d .functor XOR 32, L_000001d677d79070, L_000001d677d7a790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d677d725d0 .delay 32 (10,10,10) L_000001d677d725d0/d;
L_000001d677d711b0/d .functor OR 32, L_000001d677d79070, L_000001d677d7a790, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d677d711b0 .delay 32 (10,10,10) L_000001d677d711b0/d;
L_000001d677d713e0/d .functor AND 32, L_000001d677d79070, L_000001d677d7a790, C4<11111111111111111111111111111111>, C4<11111111111111111111111111111111>;
L_000001d677d713e0 .delay 32 (10,10,10) L_000001d677d713e0/d;
v000001d677ca5430_0 .net "DATA1", 31 0, L_000001d677d79070;  alias, 1 drivers
v000001d677ca5b10_0 .net "DATA2", 31 0, L_000001d677d7a790;  alias, 1 drivers
v000001d677ca54d0_0 .var "RESULT", 31 0;
v000001d677ca6010_0 .net "SELECT", 4 0, v000001d677d0d330_0;  alias, 1 drivers
L_000001d677d1a4a0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d677ca5890_0 .net/2u *"_ivl_10", 31 0, L_000001d677d1a4a0;  1 drivers
v000001d677ca5ed0_0 .net *"_ivl_14", 0 0, L_000001d677d788f0;  1 drivers
L_000001d677d1a4e8 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d677ca57f0_0 .net/2u *"_ivl_16", 31 0, L_000001d677d1a4e8;  1 drivers
L_000001d677d1a530 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d677ca5250_0 .net/2u *"_ivl_18", 31 0, L_000001d677d1a530;  1 drivers
v000001d677ca6470_0 .net/s *"_ivl_36", 63 0, L_000001d677d78350;  1 drivers
v000001d677ca51b0_0 .net/s *"_ivl_38", 63 0, L_000001d677d7a150;  1 drivers
v000001d677ca6150_0 .net *"_ivl_42", 63 0, L_000001d677d780d0;  1 drivers
L_000001d677d1a578 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d677ca5070_0 .net *"_ivl_45", 31 0, L_000001d677d1a578;  1 drivers
v000001d677ca4990_0 .net *"_ivl_46", 63 0, L_000001d677d78850;  1 drivers
L_000001d677d1a5c0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d677ca5390_0 .net *"_ivl_49", 31 0, L_000001d677d1a5c0;  1 drivers
v000001d677ca5f70_0 .net *"_ivl_52", 63 0, L_000001d677d7a010;  1 drivers
L_000001d677d1a608 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d677ca4c10_0 .net *"_ivl_55", 31 0, L_000001d677d1a608;  1 drivers
v000001d677ca4cb0_0 .net *"_ivl_56", 63 0, L_000001d677d79b10;  1 drivers
L_000001d677d1a650 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v000001d677ca60b0_0 .net *"_ivl_59", 31 0, L_000001d677d1a650;  1 drivers
v000001d677ca6330_0 .net *"_ivl_6", 0 0, L_000001d677d79930;  1 drivers
L_000001d677d1a458 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v000001d677ca59d0_0 .net/2u *"_ivl_8", 31 0, L_000001d677d1a458;  1 drivers
v000001d677ca5570_0 .net "addData", 31 0, L_000001d677d797f0;  1 drivers
v000001d677ca4df0_0 .net "andData", 31 0, L_000001d677d713e0;  1 drivers
v000001d677ca5cf0_0 .net "divData", 31 0, L_000001d677d78990;  1 drivers
v000001d677ca61f0_0 .net "divuData", 31 0, L_000001d677d78a30;  1 drivers
v000001d677ca5110_0 .net "forwardData", 31 0, L_000001d677d71ae0;  1 drivers
v000001d677ca6290_0 .net "mulData", 31 0, L_000001d677d796b0;  1 drivers
v000001d677ca4670_0 .net "mulhData", 31 0, L_000001d677d7a6f0;  1 drivers
v000001d677ca4710_0 .net "mulh_temp", 63 0, L_000001d677d78490;  1 drivers
v000001d677ca5610_0 .net "mulhsuData", 31 0, L_000001d677d7a330;  1 drivers
v000001d677ca56b0_0 .net "mulhsu_temp", 63 0, L_000001d677d78530;  1 drivers
v000001d677ca4a30_0 .net "mulhuData", 31 0, L_000001d677d78670;  1 drivers
v000001d677ca5750_0 .net "mulhu_temp", 63 0, L_000001d677d78df0;  1 drivers
v000001d677ca63d0_0 .net "orData", 31 0, L_000001d677d711b0;  1 drivers
v000001d677ca5a70_0 .net "remData", 31 0, L_000001d677d79750;  1 drivers
v000001d677ca4ad0_0 .net "remuData", 31 0, L_000001d677d7a470;  1 drivers
v000001d677ca6510_0 .net "sllData", 31 0, L_000001d677d7a1f0;  1 drivers
v000001d677ca4d50_0 .net "sltData", 31 0, L_000001d677d79c50;  1 drivers
v000001d677ca47b0_0 .net "sltuData", 31 0, L_000001d677d787b0;  1 drivers
v000001d677ca4e90_0 .net "sraData", 31 0, L_000001d677d7a290;  1 drivers
v000001d677ca4f30_0 .net "srlData", 31 0, L_000001d677d785d0;  1 drivers
v000001d677ca48f0_0 .net "subData", 31 0, L_000001d677d7a3d0;  1 drivers
v000001d677ca4fd0_0 .net "xorData", 31 0, L_000001d677d725d0;  1 drivers
E_000001d677c79870/0 .event anyedge, v000001d677ca6010_0, v000001d677ca5570_0, v000001d677ca48f0_0, v000001d677ca6510_0;
E_000001d677c79870/1 .event anyedge, v000001d677ca4d50_0, v000001d677ca47b0_0, v000001d677ca4fd0_0, v000001d677ca4f30_0;
E_000001d677c79870/2 .event anyedge, v000001d677ca4e90_0, v000001d677ca63d0_0, v000001d677ca4df0_0, v000001d677ca6290_0;
E_000001d677c79870/3 .event anyedge, v000001d677ca4670_0, v000001d677ca5610_0, v000001d677ca4a30_0, v000001d677ca5cf0_0;
E_000001d677c79870/4 .event anyedge, v000001d677ca61f0_0, v000001d677ca5a70_0, v000001d677ca4ad0_0, v000001d677ca5110_0;
E_000001d677c79870 .event/or E_000001d677c79870/0, E_000001d677c79870/1, E_000001d677c79870/2, E_000001d677c79870/3, E_000001d677c79870/4;
L_000001d677d797f0 .delay 32 (20,20,20) L_000001d677d797f0/d;
L_000001d677d797f0/d .arith/sum 32, L_000001d677d79070, L_000001d677d7a790;
L_000001d677d7a3d0 .delay 32 (20,20,20) L_000001d677d7a3d0/d;
L_000001d677d7a3d0/d .arith/sub 32, L_000001d677d79070, L_000001d677d7a790;
L_000001d677d79930 .cmp/gt.s 32, L_000001d677d7a790, L_000001d677d79070;
L_000001d677d79c50 .delay 32 (10,10,10) L_000001d677d79c50/d;
L_000001d677d79c50/d .functor MUXZ 32, L_000001d677d1a4a0, L_000001d677d1a458, L_000001d677d79930, C4<>;
L_000001d677d788f0 .cmp/gt 32, L_000001d677d7a790, L_000001d677d79070;
L_000001d677d787b0 .delay 32 (10,10,10) L_000001d677d787b0/d;
L_000001d677d787b0/d .functor MUXZ 32, L_000001d677d1a530, L_000001d677d1a4e8, L_000001d677d788f0, C4<>;
L_000001d677d7a1f0 .delay 32 (10,10,10) L_000001d677d7a1f0/d;
L_000001d677d7a1f0/d .shift/l 32, L_000001d677d79070, L_000001d677d7a790;
L_000001d677d785d0 .delay 32 (10,10,10) L_000001d677d785d0/d;
L_000001d677d785d0/d .shift/r 32, L_000001d677d79070, L_000001d677d7a790;
L_000001d677d7a290 .delay 32 (10,10,10) L_000001d677d7a290/d;
L_000001d677d7a290/d .shift/rs 32, L_000001d677d79070, L_000001d677d7a790;
L_000001d677d796b0 .delay 32 (30,30,30) L_000001d677d796b0/d;
L_000001d677d796b0/d .arith/mult 32, L_000001d677d79070, L_000001d677d7a790;
L_000001d677d78350 .extend/s 64, L_000001d677d79070;
L_000001d677d7a150 .extend/s 64, L_000001d677d7a790;
L_000001d677d78490 .arith/mult 64, L_000001d677d78350, L_000001d677d7a150;
L_000001d677d780d0 .concat [ 32 32 0 0], L_000001d677d79070, L_000001d677d1a578;
L_000001d677d78850 .concat [ 32 32 0 0], L_000001d677d7a790, L_000001d677d1a5c0;
L_000001d677d78530 .arith/mult 64, L_000001d677d780d0, L_000001d677d78850;
L_000001d677d7a010 .concat [ 32 32 0 0], L_000001d677d79070, L_000001d677d1a608;
L_000001d677d79b10 .concat [ 32 32 0 0], L_000001d677d7a790, L_000001d677d1a650;
L_000001d677d78df0 .arith/mult 64, L_000001d677d7a010, L_000001d677d79b10;
L_000001d677d7a6f0 .delay 32 (30,30,30) L_000001d677d7a6f0/d;
L_000001d677d7a6f0/d .part L_000001d677d78490, 32, 32;
L_000001d677d7a330 .delay 32 (30,30,30) L_000001d677d7a330/d;
L_000001d677d7a330/d .part L_000001d677d78530, 32, 32;
L_000001d677d78670 .delay 32 (30,30,30) L_000001d677d78670/d;
L_000001d677d78670/d .part L_000001d677d78df0, 32, 32;
L_000001d677d78990 .delay 32 (30,30,30) L_000001d677d78990/d;
L_000001d677d78990/d .arith/div 32, L_000001d677d79070, L_000001d677d7a790;
L_000001d677d78a30 .delay 32 (30,30,30) L_000001d677d78a30/d;
L_000001d677d78a30/d .arith/div 32, L_000001d677d79070, L_000001d677d7a790;
L_000001d677d79750 .delay 32 (30,30,30) L_000001d677d79750/d;
L_000001d677d79750/d .arith/mod 32, L_000001d677d79070, L_000001d677d7a790;
L_000001d677d7a470 .delay 32 (30,30,30) L_000001d677d7a470/d;
L_000001d677d7a470/d .arith/mod 32, L_000001d677d79070, L_000001d677d7a790;
S_000001d677bd88a0 .scope module, "alu_mux_1" "mux_32b_2to1" 2 175, 4 3 0, S_000001d677bdb510;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_000001d677d1a3c8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001d677d72100 .functor XNOR 1, v000001d677d0bdf0_0, L_000001d677d1a3c8, C4<0>, C4<0>;
v000001d677ca52f0_0 .net/2u *"_ivl_0", 0 0, L_000001d677d1a3c8;  1 drivers
v000001d677ca4850_0 .net *"_ivl_2", 0 0, L_000001d677d72100;  1 drivers
v000001d677ca5e30_0 .net "data1", 31 0, v000001d677d0c570_0;  alias, 1 drivers
v000001d677ca5bb0_0 .net "data2", 31 0, v000001d677d0c4d0_0;  alias, 1 drivers
v000001d677ca5c50_0 .net "out", 31 0, L_000001d677d79070;  alias, 1 drivers
v000001d677ca5d90_0 .net "sel", 0 0, v000001d677d0bdf0_0;  alias, 1 drivers
L_000001d677d79070 .delay 32 (10,10,10) L_000001d677d79070/d;
L_000001d677d79070/d .functor MUXZ 32, v000001d677d0c570_0, v000001d677d0c4d0_0, L_000001d677d72100, C4<>;
S_000001d677be4620 .scope module, "alu_mux_2" "mux_32b_2to1" 2 183, 4 3 0, S_000001d677bdb510;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_000001d677d1a410 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001d677d72170 .functor XNOR 1, v000001d677d0b8f0_0, L_000001d677d1a410, C4<0>, C4<0>;
v000001d677ca4b70_0 .net/2u *"_ivl_0", 0 0, L_000001d677d1a410;  1 drivers
v000001d677c6c6d0_0 .net *"_ivl_2", 0 0, L_000001d677d72170;  1 drivers
v000001d677c6c770_0 .net "data1", 31 0, v000001d677d0b210_0;  alias, 1 drivers
v000001d677c883b0_0 .net "data2", 31 0, v000001d677d0c390_0;  alias, 1 drivers
v000001d677c89b70_0 .net "out", 31 0, L_000001d677d7a790;  alias, 1 drivers
v000001d677cf7390_0 .net "sel", 0 0, v000001d677d0b8f0_0;  alias, 1 drivers
L_000001d677d7a790 .delay 32 (10,10,10) L_000001d677d7a790/d;
L_000001d677d7a790/d .functor MUXZ 32, v000001d677d0b210_0, v000001d677d0c390_0, L_000001d677d72170, C4<>;
S_000001d677be47b0 .scope module, "branch_logic_inst" "branch_logic" 2 199, 5 9 0, S_000001d677bdb510;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 4 "op";
    .port_info 3 /OUTPUT 1 "out";
v000001d677cf6990_0 .net "BEQ", 0 0, L_000001d677d78ad0;  1 drivers
v000001d677cf6e90_0 .net "BGE", 0 0, L_000001d677d791b0;  1 drivers
v000001d677cf7bb0_0 .net "BGEU", 0 0, L_000001d677d79bb0;  1 drivers
v000001d677cf74d0_0 .net "BLT", 0 0, L_000001d677d7a510;  1 drivers
v000001d677cf7430_0 .net "BLTU", 0 0, L_000001d677d79890;  1 drivers
v000001d677cf7570_0 .net "BNE", 0 0, L_000001d677d79cf0;  1 drivers
v000001d677cf68f0_0 .net "data1", 31 0, v000001d677d0c570_0;  alias, 1 drivers
v000001d677cf6d50_0 .net "data2", 31 0, v000001d677d0b210_0;  alias, 1 drivers
v000001d677cf6a30_0 .net "op", 3 0, L_000001d677d7a0b0;  alias, 1 drivers
v000001d677cf76b0_0 .var "out", 0 0;
E_000001d677c79970 .event anyedge, v000001d677ca5e30_0, v000001d677c6c770_0, v000001d677cf6a30_0, v000001d677cf76b0_0;
E_000001d677c79e70/0 .event anyedge, v000001d677cf6a30_0, v000001d677cf6990_0, v000001d677cf7570_0, v000001d677cf74d0_0;
E_000001d677c79e70/1 .event anyedge, v000001d677cf6e90_0, v000001d677cf7430_0, v000001d677cf7bb0_0;
E_000001d677c79e70 .event/or E_000001d677c79e70/0, E_000001d677c79e70/1;
L_000001d677d78ad0 .cmp/eq 32, v000001d677d0c570_0, v000001d677d0b210_0;
L_000001d677d79cf0 .cmp/ne 32, v000001d677d0c570_0, v000001d677d0b210_0;
L_000001d677d7a510 .cmp/gt.s 32, v000001d677d0b210_0, v000001d677d0c570_0;
L_000001d677d791b0 .cmp/ge.s 32, v000001d677d0c570_0, v000001d677d0b210_0;
L_000001d677d79890 .cmp/gt 32, v000001d677d0b210_0, v000001d677d0c570_0;
L_000001d677d79bb0 .cmp/ge 32, v000001d677d0c570_0, v000001d677d0b210_0;
S_000001d677a1bfe0 .scope module, "control_unit_inst" "control_unit" 2 112, 6 11 0, S_000001d677bdb510;
 .timescale -9 -10;
    .port_info 0 /INPUT 7 "opcode";
    .port_info 1 /INPUT 3 "funct3";
    .port_info 2 /INPUT 7 "funct7";
    .port_info 3 /OUTPUT 5 "alu_op";
    .port_info 4 /OUTPUT 1 "reg_write_en";
    .port_info 5 /OUTPUT 3 "mem_write";
    .port_info 6 /OUTPUT 4 "mem_read";
    .port_info 7 /OUTPUT 4 "branch_jump";
    .port_info 8 /OUTPUT 4 "imm_sel";
    .port_info 9 /OUTPUT 1 "data1_alu_sel";
    .port_info 10 /OUTPUT 1 "data2_alu_sel";
    .port_info 11 /OUTPUT 2 "wb_sel";
    .port_info 12 /INPUT 1 "reset";
L_000001d677c99ff0 .functor OR 1, L_000001d677d15070, L_000001d677d161f0, C4<0>, C4<0>;
L_000001d677c997a0 .functor OR 1, L_000001d677c99ff0, L_000001d677d174b0, C4<0>, C4<0>;
L_000001d677c99ea0 .functor OR 1, L_000001d677c997a0, L_000001d677d16ab0, C4<0>, C4<0>;
L_000001d677c99880/d .functor OR 1, L_000001d677c99ea0, L_000001d677d15110, C4<0>, C4<0>;
L_000001d677c99880 .delay 1 (30,30,30) L_000001d677c99880/d;
L_000001d677c99960 .functor OR 1, L_000001d677d15610, L_000001d677d17730, C4<0>, C4<0>;
L_000001d677c99a40 .functor OR 1, L_000001d677c99960, L_000001d677d14fd0, C4<0>, C4<0>;
L_000001d677c9a060/d .functor OR 1, L_000001d677c99a40, L_000001d677d166f0, C4<0>, C4<0>;
L_000001d677c9a060 .delay 1 (30,30,30) L_000001d677c9a060/d;
L_000001d677c99b90/d .functor OR 1, L_000001d677d15430, L_000001d677d16970, C4<0>, C4<0>;
L_000001d677c99b90 .delay 1 (30,30,30) L_000001d677c99b90/d;
L_000001d677c991f0 .functor OR 1, L_000001d677d16330, L_000001d677d151b0, C4<0>, C4<0>;
L_000001d677c99c00 .functor OR 1, L_000001d677c991f0, L_000001d677d15250, C4<0>, C4<0>;
L_000001d677c31690 .functor OR 1, L_000001d677c99c00, o000001d677ca98d8, C4<0>, C4<0>;
L_000001d677c31bd0/d .functor NOT 1, L_000001d677c31690, C4<0>, C4<0>, C4<0>;
L_000001d677c31bd0 .delay 1 (30,30,30) L_000001d677c31bd0/d;
L_000001d677c688c0/d .functor BUFZ 3, L_000001d677d79a70, C4<000>, C4<000>, C4<000>;
L_000001d677c688c0 .delay 3 (30,30,30) L_000001d677c688c0/d;
L_000001d677d71290 .functor OR 1, L_000001d677d15570, L_000001d677d16a10, C4<0>, C4<0>;
L_000001d677d723a0/d .functor OR 1, L_000001d677d71290, L_000001d677d156b0, C4<0>, C4<0>;
L_000001d677d723a0 .delay 1 (30,30,30) L_000001d677d723a0/d;
L_000001d677d72090 .functor OR 1, L_000001d677d15d90, L_000001d677d16b50, C4<0>, C4<0>;
L_000001d677d71fb0 .functor OR 1, L_000001d677d157f0, L_000001d677d16c90, C4<0>, C4<0>;
L_000001d677d72790 .functor OR 1, L_000001d677d71fb0, L_000001d677d15890, C4<0>, C4<0>;
L_000001d677d728e0 .functor OR 1, L_000001d677d72790, L_000001d677d15cf0, C4<0>, C4<0>;
L_000001d677d71d10 .functor OR 1, L_000001d677d728e0, L_000001d677d16470, C4<0>, C4<0>;
L_000001d677d714c0 .functor OR 1, L_000001d677d71d10, L_000001d677d15ed0, C4<0>, C4<0>;
L_000001d677d71300/d .functor OR 1, L_000001d677d714c0, L_000001d677d170f0, C4<0>, C4<0>;
L_000001d677d71300 .delay 1 (30,30,30) L_000001d677d71300/d;
L_000001d677d71370 .functor OR 1, L_000001d677d18950, L_000001d677d18770, C4<0>, C4<0>;
L_000001d677d72020 .functor OR 1, L_000001d677d71370, L_000001d677d18630, C4<0>, C4<0>;
L_000001d677d72720/d .functor OR 1, L_000001d677d72020, L_000001d677d17b90, C4<0>, C4<0>;
L_000001d677d72720 .delay 1 (30,30,30) L_000001d677d72720/d;
L_000001d677d71a00 .functor OR 1, L_000001d677d179b0, L_000001d677d17c30, C4<0>, C4<0>;
L_000001d677d71d80 .functor OR 1, L_000001d677d71a00, L_000001d677d188b0, C4<0>, C4<0>;
L_000001d677d72640 .functor OR 1, L_000001d677d71d80, L_000001d677d17ff0, C4<0>, C4<0>;
L_000001d677d72b10 .functor OR 1, L_000001d677d72640, L_000001d677d189f0, C4<0>, C4<0>;
L_000001d677d72560 .functor OR 1, L_000001d677d72b10, L_000001d677d181d0, C4<0>, C4<0>;
L_000001d677d710d0 .functor OR 1, L_000001d677d72560, L_000001d677d18270, C4<0>, C4<0>;
L_000001d677d71990/d .functor OR 1, L_000001d677d710d0, L_000001d677d18090, C4<0>, C4<0>;
L_000001d677d71990 .delay 1 (30,30,30) L_000001d677d71990/d;
L_000001d677d71680 .functor OR 1, L_000001d677d183b0, L_000001d677d18810, C4<0>, C4<0>;
L_000001d677d71c30/d .functor NOT 1, L_000001d677d71680, C4<0>, C4<0>, C4<0>;
L_000001d677d71c30 .delay 1 (30,30,30) L_000001d677d71c30/d;
L_000001d677d72950 .functor OR 1, L_000001d677d18a90, L_000001d677d18b30, C4<0>, C4<0>;
L_000001d677d71450/d .functor OR 1, L_000001d677d72950, L_000001d677d18bd0, C4<0>, C4<0>;
L_000001d677d71450 .delay 1 (30,30,30) L_000001d677d71450/d;
L_000001d677d190a8 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v000001d677cf6f30_0 .net/2u *"_ivl_0", 6 0, L_000001d677d190a8;  1 drivers
L_000001d677d19138 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001d677cf80b0_0 .net/2u *"_ivl_10", 6 0, L_000001d677d19138;  1 drivers
v000001d677cf72f0_0 .net *"_ivl_101", 0 0, L_000001d677d16e70;  1 drivers
v000001d677cf7750_0 .net *"_ivl_107", 1 0, L_000001d677d16790;  1 drivers
L_000001d677d19570 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000001d677cf71b0_0 .net/2u *"_ivl_110", 6 0, L_000001d677d19570;  1 drivers
v000001d677cf8470_0 .net *"_ivl_112", 0 0, L_000001d677d154d0;  1 drivers
v000001d677cf6ad0_0 .net *"_ivl_118", 2 0, L_000001d677c688c0;  1 drivers
v000001d677cf77f0_0 .net *"_ivl_12", 0 0, L_000001d677d174b0;  1 drivers
L_000001d677d195b8 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000001d677cf8510_0 .net/2u *"_ivl_121", 6 0, L_000001d677d195b8;  1 drivers
v000001d677cf8150_0 .net *"_ivl_123", 0 0, L_000001d677d15570;  1 drivers
L_000001d677d19600 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000001d677cf6df0_0 .net/2u *"_ivl_125", 6 0, L_000001d677d19600;  1 drivers
v000001d677cf85b0_0 .net *"_ivl_127", 0 0, L_000001d677d16a10;  1 drivers
v000001d677cf6b70_0 .net *"_ivl_129", 0 0, L_000001d677d71290;  1 drivers
L_000001d677d19648 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001d677cf7930_0 .net/2u *"_ivl_131", 6 0, L_000001d677d19648;  1 drivers
v000001d677cf81f0_0 .net *"_ivl_133", 0 0, L_000001d677d156b0;  1 drivers
v000001d677cf6fd0_0 .net *"_ivl_135", 0 0, L_000001d677d723a0;  1 drivers
v000001d677cf7ed0_0 .net *"_ivl_14", 0 0, L_000001d677c997a0;  1 drivers
L_000001d677d19690 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000001d677cf7890_0 .net/2u *"_ivl_140", 6 0, L_000001d677d19690;  1 drivers
v000001d677cf79d0_0 .net *"_ivl_142", 0 0, L_000001d677d15d90;  1 drivers
L_000001d677d196d8 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000001d677cf6c10_0 .net/2u *"_ivl_144", 6 0, L_000001d677d196d8;  1 drivers
v000001d677cf7070_0 .net *"_ivl_146", 0 0, L_000001d677d16b50;  1 drivers
v000001d677cf7250_0 .net *"_ivl_149", 0 0, L_000001d677d72090;  1 drivers
L_000001d677d19720 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001d677cf7cf0_0 .net/2u *"_ivl_150", 2 0, L_000001d677d19720;  1 drivers
v000001d677cf7a70_0 .net *"_ivl_152", 2 0, L_000001d677d17050;  1 drivers
v000001d677cf7b10_0 .net *"_ivl_156", 9 0, L_000001d677d15750;  1 drivers
L_000001d677d19768 .functor BUFT 1, C4<0000011100>, C4<0>, C4<0>, C4<0>;
v000001d677cf6710_0 .net/2u *"_ivl_158", 9 0, L_000001d677d19768;  1 drivers
L_000001d677d19180 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000001d677cf7c50_0 .net/2u *"_ivl_16", 6 0, L_000001d677d19180;  1 drivers
v000001d677cf6850_0 .net *"_ivl_160", 0 0, L_000001d677d157f0;  1 drivers
v000001d677cf67b0_0 .net *"_ivl_162", 9 0, L_000001d677d163d0;  1 drivers
L_000001d677d197b0 .functor BUFT 1, C4<0000011101>, C4<0>, C4<0>, C4<0>;
v000001d677cf7d90_0 .net/2u *"_ivl_164", 9 0, L_000001d677d197b0;  1 drivers
v000001d677cf8290_0 .net *"_ivl_166", 0 0, L_000001d677d16c90;  1 drivers
v000001d677cf8330_0 .net *"_ivl_168", 0 0, L_000001d677d71fb0;  1 drivers
v000001d677cf6cb0_0 .net *"_ivl_170", 9 0, L_000001d677d15b10;  1 drivers
L_000001d677d197f8 .functor BUFT 1, C4<0010011011>, C4<0>, C4<0>, C4<0>;
v000001d677d06220_0 .net/2u *"_ivl_172", 9 0, L_000001d677d197f8;  1 drivers
v000001d677d05320_0 .net *"_ivl_174", 0 0, L_000001d677d15890;  1 drivers
v000001d677d05d20_0 .net *"_ivl_176", 0 0, L_000001d677d72790;  1 drivers
v000001d677d05a00_0 .net *"_ivl_178", 16 0, L_000001d677d16d30;  1 drivers
v000001d677d04ec0_0 .net *"_ivl_18", 0 0, L_000001d677d16ab0;  1 drivers
L_000001d677d19840 .functor BUFT 1, C4<01100110110000000>, C4<0>, C4<0>, C4<0>;
v000001d677d05be0_0 .net/2u *"_ivl_180", 16 0, L_000001d677d19840;  1 drivers
v000001d677d05fa0_0 .net *"_ivl_182", 0 0, L_000001d677d15cf0;  1 drivers
v000001d677d058c0_0 .net *"_ivl_184", 0 0, L_000001d677d728e0;  1 drivers
v000001d677d053c0_0 .net *"_ivl_186", 16 0, L_000001d677d16dd0;  1 drivers
L_000001d677d19888 .functor BUFT 1, C4<01100110100000001>, C4<0>, C4<0>, C4<0>;
v000001d677d06540_0 .net/2u *"_ivl_188", 16 0, L_000001d677d19888;  1 drivers
v000001d677d04f60_0 .net *"_ivl_190", 0 0, L_000001d677d16470;  1 drivers
v000001d677d04e20_0 .net *"_ivl_192", 0 0, L_000001d677d71d10;  1 drivers
v000001d677d05460_0 .net *"_ivl_194", 16 0, L_000001d677d15c50;  1 drivers
L_000001d677d198d0 .functor BUFT 1, C4<01100110110000001>, C4<0>, C4<0>, C4<0>;
v000001d677d04920_0 .net/2u *"_ivl_196", 16 0, L_000001d677d198d0;  1 drivers
v000001d677d04ba0_0 .net *"_ivl_198", 0 0, L_000001d677d15ed0;  1 drivers
v000001d677d05500_0 .net *"_ivl_2", 0 0, L_000001d677d15070;  1 drivers
v000001d677d047e0_0 .net *"_ivl_20", 0 0, L_000001d677c99ea0;  1 drivers
v000001d677d05000_0 .net *"_ivl_200", 0 0, L_000001d677d714c0;  1 drivers
v000001d677d06040_0 .net *"_ivl_202", 16 0, L_000001d677d16510;  1 drivers
L_000001d677d19918 .functor BUFT 1, C4<01100111110000001>, C4<0>, C4<0>, C4<0>;
v000001d677d051e0_0 .net/2u *"_ivl_204", 16 0, L_000001d677d19918;  1 drivers
v000001d677d05960_0 .net *"_ivl_206", 0 0, L_000001d677d170f0;  1 drivers
v000001d677d06400_0 .net *"_ivl_208", 0 0, L_000001d677d71300;  1 drivers
L_000001d677d19960 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000001d677d062c0_0 .net/2u *"_ivl_213", 6 0, L_000001d677d19960;  1 drivers
v000001d677d06360_0 .net *"_ivl_215", 0 0, L_000001d677d172d0;  1 drivers
L_000001d677d199a8 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001d677d050a0_0 .net/2u *"_ivl_217", 2 0, L_000001d677d199a8;  1 drivers
L_000001d677d199f0 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v000001d677d05dc0_0 .net/2u *"_ivl_219", 6 0, L_000001d677d199f0;  1 drivers
L_000001d677d191c8 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001d677d06180_0 .net/2u *"_ivl_22", 6 0, L_000001d677d191c8;  1 drivers
v000001d677d05140_0 .net *"_ivl_221", 0 0, L_000001d677d17d70;  1 drivers
L_000001d677d19a38 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001d677d055a0_0 .net/2u *"_ivl_223", 2 0, L_000001d677d19a38;  1 drivers
L_000001d677d19a80 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001d677d05aa0_0 .net/2u *"_ivl_225", 6 0, L_000001d677d19a80;  1 drivers
v000001d677d05c80_0 .net *"_ivl_227", 0 0, L_000001d677d18590;  1 drivers
L_000001d677d19ac8 .functor BUFT 1, C4<100>, C4<0>, C4<0>, C4<0>;
v000001d677d05280_0 .net/2u *"_ivl_229", 2 0, L_000001d677d19ac8;  1 drivers
L_000001d677d19b10 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v000001d677d064a0_0 .net/2u *"_ivl_231", 6 0, L_000001d677d19b10;  1 drivers
v000001d677d060e0_0 .net *"_ivl_233", 0 0, L_000001d677d17af0;  1 drivers
L_000001d677d19b58 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001d677d049c0_0 .net/2u *"_ivl_235", 2 0, L_000001d677d19b58;  1 drivers
L_000001d677d19ba0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000001d677d05640_0 .net/2u *"_ivl_237", 6 0, L_000001d677d19ba0;  1 drivers
v000001d677d065e0_0 .net *"_ivl_239", 0 0, L_000001d677d18db0;  1 drivers
v000001d677d04c40_0 .net *"_ivl_24", 0 0, L_000001d677d15110;  1 drivers
L_000001d677d19be8 .functor BUFT 1, C4<001>, C4<0>, C4<0>, C4<0>;
v000001d677d056e0_0 .net/2u *"_ivl_241", 2 0, L_000001d677d19be8;  1 drivers
L_000001d677d19c30 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000001d677d05780_0 .net/2u *"_ivl_243", 6 0, L_000001d677d19c30;  1 drivers
v000001d677d05e60_0 .net *"_ivl_245", 0 0, L_000001d677d18130;  1 drivers
L_000001d677d19c78 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001d677d04ce0_0 .net/2u *"_ivl_247", 2 0, L_000001d677d19c78;  1 drivers
L_000001d677d19cc0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001d677d04740_0 .net/2u *"_ivl_249", 6 0, L_000001d677d19cc0;  1 drivers
v000001d677d04d80_0 .net *"_ivl_251", 0 0, L_000001d677d18e50;  1 drivers
L_000001d677d19d08 .functor BUFT 1, C4<011>, C4<0>, C4<0>, C4<0>;
v000001d677d05820_0 .net/2u *"_ivl_253", 2 0, L_000001d677d19d08;  1 drivers
v000001d677d04880_0 .net *"_ivl_255", 9 0, L_000001d677d18c70;  1 drivers
L_000001d677d19d50 .functor BUFT 1, C4<0010011x01>, C4<0>, C4<0>, C4<0>;
v000001d677d05b40_0 .net *"_ivl_257", 9 0, L_000001d677d19d50;  1 drivers
v000001d677d04a60_0 .net *"_ivl_259", 0 0, L_000001d677d17870;  1 drivers
L_000001d677d19d98 .functor BUFT 1, C4<101>, C4<0>, C4<0>, C4<0>;
v000001d677d05f00_0 .net/2u *"_ivl_261", 2 0, L_000001d677d19d98;  1 drivers
L_000001d677d19de0 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v000001d677d04b00_0 .net/2u *"_ivl_263", 6 0, L_000001d677d19de0;  1 drivers
v000001d677d08410_0 .net *"_ivl_265", 0 0, L_000001d677d17a50;  1 drivers
L_000001d677d19e28 .functor BUFT 1, C4<010>, C4<0>, C4<0>, C4<0>;
v000001d677d06cf0_0 .net/2u *"_ivl_267", 2 0, L_000001d677d19e28;  1 drivers
L_000001d677d19e70 .functor BUFT 1, C4<xxx>, C4<0>, C4<0>, C4<0>;
v000001d677d08370_0 .net *"_ivl_269", 2 0, L_000001d677d19e70;  1 drivers
v000001d677d07a10_0 .net *"_ivl_271", 2 0, L_000001d677d18310;  1 drivers
v000001d677d07ab0_0 .net *"_ivl_273", 2 0, L_000001d677d177d0;  1 drivers
v000001d677d078d0_0 .net *"_ivl_275", 2 0, L_000001d677d18450;  1 drivers
v000001d677d07b50_0 .net *"_ivl_277", 2 0, L_000001d677d17e10;  1 drivers
v000001d677d07fb0_0 .net *"_ivl_279", 2 0, L_000001d677d17cd0;  1 drivers
v000001d677d07c90_0 .net *"_ivl_281", 2 0, L_000001d677d17910;  1 drivers
v000001d677d08550_0 .net *"_ivl_283", 2 0, L_000001d677d17eb0;  1 drivers
v000001d677d08050_0 .net *"_ivl_285", 2 0, L_000001d677d186d0;  1 drivers
v000001d677d084b0_0 .net *"_ivl_287", 2 0, L_000001d677d17f50;  1 drivers
L_000001d677d19eb8 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v000001d677d07e70_0 .net/2u *"_ivl_289", 6 0, L_000001d677d19eb8;  1 drivers
v000001d677d06a70_0 .net *"_ivl_291", 0 0, L_000001d677d18950;  1 drivers
L_000001d677d19f00 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000001d677d07bf0_0 .net/2u *"_ivl_293", 6 0, L_000001d677d19f00;  1 drivers
v000001d677d07d30_0 .net *"_ivl_295", 0 0, L_000001d677d18770;  1 drivers
v000001d677d07470_0 .net *"_ivl_297", 0 0, L_000001d677d71370;  1 drivers
L_000001d677d19f48 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000001d677d082d0_0 .net/2u *"_ivl_299", 6 0, L_000001d677d19f48;  1 drivers
v000001d677d075b0_0 .net *"_ivl_301", 0 0, L_000001d677d18630;  1 drivers
v000001d677d07790_0 .net *"_ivl_303", 0 0, L_000001d677d72020;  1 drivers
L_000001d677d19f90 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001d677d07970_0 .net/2u *"_ivl_305", 6 0, L_000001d677d19f90;  1 drivers
v000001d677d07830_0 .net *"_ivl_307", 0 0, L_000001d677d17b90;  1 drivers
L_000001d677d19fd8 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000001d677d080f0_0 .net/2u *"_ivl_311", 6 0, L_000001d677d19fd8;  1 drivers
v000001d677d07650_0 .net *"_ivl_313", 0 0, L_000001d677d179b0;  1 drivers
L_000001d677d1a020 .functor BUFT 1, C4<0010011>, C4<0>, C4<0>, C4<0>;
v000001d677d085f0_0 .net/2u *"_ivl_315", 6 0, L_000001d677d1a020;  1 drivers
v000001d677d07dd0_0 .net *"_ivl_317", 0 0, L_000001d677d17c30;  1 drivers
v000001d677d071f0_0 .net *"_ivl_319", 0 0, L_000001d677d71a00;  1 drivers
L_000001d677d1a068 .functor BUFT 1, C4<0010111>, C4<0>, C4<0>, C4<0>;
v000001d677d06ed0_0 .net/2u *"_ivl_321", 6 0, L_000001d677d1a068;  1 drivers
v000001d677d06b10_0 .net *"_ivl_323", 0 0, L_000001d677d188b0;  1 drivers
v000001d677d06750_0 .net *"_ivl_325", 0 0, L_000001d677d71d80;  1 drivers
L_000001d677d1a0b0 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001d677d067f0_0 .net/2u *"_ivl_327", 6 0, L_000001d677d1a0b0;  1 drivers
v000001d677d06e30_0 .net *"_ivl_329", 0 0, L_000001d677d17ff0;  1 drivers
v000001d677d06890_0 .net *"_ivl_331", 0 0, L_000001d677d72640;  1 drivers
L_000001d677d1a0f8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v000001d677d07150_0 .net/2u *"_ivl_333", 6 0, L_000001d677d1a0f8;  1 drivers
v000001d677d06d90_0 .net *"_ivl_335", 0 0, L_000001d677d189f0;  1 drivers
v000001d677d07f10_0 .net *"_ivl_337", 0 0, L_000001d677d72b10;  1 drivers
L_000001d677d1a140 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000001d677d08190_0 .net/2u *"_ivl_339", 6 0, L_000001d677d1a140;  1 drivers
v000001d677d07010_0 .net *"_ivl_34", 16 0, L_000001d677d17690;  1 drivers
v000001d677d08230_0 .net *"_ivl_341", 0 0, L_000001d677d181d0;  1 drivers
v000001d677d076f0_0 .net *"_ivl_343", 0 0, L_000001d677d72560;  1 drivers
L_000001d677d1a188 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000001d677d06930_0 .net/2u *"_ivl_345", 6 0, L_000001d677d1a188;  1 drivers
v000001d677d06bb0_0 .net *"_ivl_347", 0 0, L_000001d677d18270;  1 drivers
v000001d677d069d0_0 .net *"_ivl_349", 0 0, L_000001d677d710d0;  1 drivers
L_000001d677d1a1d0 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001d677d06f70_0 .net/2u *"_ivl_351", 6 0, L_000001d677d1a1d0;  1 drivers
v000001d677d06c50_0 .net *"_ivl_353", 0 0, L_000001d677d18090;  1 drivers
L_000001d677d1a218 .functor BUFT 1, C4<0000011>, C4<0>, C4<0>, C4<0>;
v000001d677d070b0_0 .net/2u *"_ivl_359", 6 0, L_000001d677d1a218;  1 drivers
L_000001d677d192a0 .functor BUFT 1, C4<00100111010100000>, C4<0>, C4<0>, C4<0>;
v000001d677d07290_0 .net/2u *"_ivl_36", 16 0, L_000001d677d192a0;  1 drivers
v000001d677d07330_0 .net *"_ivl_361", 0 0, L_000001d677d183b0;  1 drivers
L_000001d677d1a260 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v000001d677d073d0_0 .net/2u *"_ivl_363", 6 0, L_000001d677d1a260;  1 drivers
v000001d677d07510_0 .net *"_ivl_365", 0 0, L_000001d677d18810;  1 drivers
v000001d677d09150_0 .net *"_ivl_367", 0 0, L_000001d677d71680;  1 drivers
v000001d677d09c90_0 .net *"_ivl_369", 0 0, L_000001d677d71c30;  1 drivers
L_000001d677d1a2a8 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v000001d677d0a870_0 .net/2u *"_ivl_374", 6 0, L_000001d677d1a2a8;  1 drivers
v000001d677d0a690_0 .net *"_ivl_376", 0 0, L_000001d677d18a90;  1 drivers
L_000001d677d1a2f0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000001d677d09290_0 .net/2u *"_ivl_378", 6 0, L_000001d677d1a2f0;  1 drivers
v000001d677d09470_0 .net *"_ivl_38", 0 0, L_000001d677d15610;  1 drivers
v000001d677d096f0_0 .net *"_ivl_380", 0 0, L_000001d677d18b30;  1 drivers
v000001d677d0a230_0 .net *"_ivl_382", 0 0, L_000001d677d72950;  1 drivers
L_000001d677d1a338 .functor BUFT 1, C4<1100111>, C4<0>, C4<0>, C4<0>;
v000001d677d09970_0 .net/2u *"_ivl_384", 6 0, L_000001d677d1a338;  1 drivers
v000001d677d0a7d0_0 .net *"_ivl_386", 0 0, L_000001d677d18bd0;  1 drivers
v000001d677d0a910_0 .net *"_ivl_388", 0 0, L_000001d677d71450;  1 drivers
L_000001d677d190f0 .functor BUFT 1, C4<1101111>, C4<0>, C4<0>, C4<0>;
v000001d677d0a550_0 .net/2u *"_ivl_4", 6 0, L_000001d677d190f0;  1 drivers
v000001d677d0a9b0_0 .net *"_ivl_40", 16 0, L_000001d677d165b0;  1 drivers
L_000001d677d192e8 .functor BUFT 1, C4<01100110000100000>, C4<0>, C4<0>, C4<0>;
v000001d677d0a0f0_0 .net/2u *"_ivl_42", 16 0, L_000001d677d192e8;  1 drivers
v000001d677d09b50_0 .net *"_ivl_44", 0 0, L_000001d677d17730;  1 drivers
v000001d677d0a190_0 .net *"_ivl_46", 0 0, L_000001d677c99960;  1 drivers
v000001d677d0a2d0_0 .net *"_ivl_48", 16 0, L_000001d677d15390;  1 drivers
L_000001d677d19330 .functor BUFT 1, C4<01100111010100000>, C4<0>, C4<0>, C4<0>;
v000001d677d09650_0 .net/2u *"_ivl_50", 16 0, L_000001d677d19330;  1 drivers
v000001d677d09bf0_0 .net *"_ivl_52", 0 0, L_000001d677d14fd0;  1 drivers
v000001d677d09a10_0 .net *"_ivl_54", 0 0, L_000001d677c99a40;  1 drivers
L_000001d677d19378 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v000001d677d09330_0 .net/2u *"_ivl_56", 6 0, L_000001d677d19378;  1 drivers
v000001d677d09d30_0 .net *"_ivl_58", 0 0, L_000001d677d166f0;  1 drivers
v000001d677d09010_0 .net *"_ivl_6", 0 0, L_000001d677d161f0;  1 drivers
v000001d677d09510_0 .net *"_ivl_60", 0 0, L_000001d677c9a060;  1 drivers
v000001d677d09fb0_0 .net *"_ivl_65", 13 0, L_000001d677d168d0;  1 drivers
L_000001d677d193c0 .functor BUFT 1, C4<01100110000001>, C4<0>, C4<0>, C4<0>;
v000001d677d09f10_0 .net/2u *"_ivl_67", 13 0, L_000001d677d193c0;  1 drivers
v000001d677d0aa50_0 .net *"_ivl_69", 0 0, L_000001d677d15430;  1 drivers
L_000001d677d19408 .functor BUFT 1, C4<0110111>, C4<0>, C4<0>, C4<0>;
v000001d677d0aaf0_0 .net/2u *"_ivl_71", 6 0, L_000001d677d19408;  1 drivers
v000001d677d0a370_0 .net *"_ivl_73", 0 0, L_000001d677d16970;  1 drivers
v000001d677d0ab90_0 .net *"_ivl_75", 0 0, L_000001d677c99b90;  1 drivers
L_000001d677d19450 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001d677d090b0_0 .net/2u *"_ivl_77", 6 0, L_000001d677d19450;  1 drivers
v000001d677d09790_0 .net *"_ivl_79", 0 0, L_000001d677d16330;  1 drivers
v000001d677d0acd0_0 .net *"_ivl_8", 0 0, L_000001d677c99ff0;  1 drivers
L_000001d677d19498 .functor BUFT 1, C4<1100011>, C4<0>, C4<0>, C4<0>;
v000001d677d09dd0_0 .net/2u *"_ivl_81", 6 0, L_000001d677d19498;  1 drivers
v000001d677d09e70_0 .net *"_ivl_83", 0 0, L_000001d677d151b0;  1 drivers
v000001d677d0ac30_0 .net *"_ivl_85", 0 0, L_000001d677c991f0;  1 drivers
L_000001d677d194e0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v000001d677d08f70_0 .net/2u *"_ivl_87", 6 0, L_000001d677d194e0;  1 drivers
v000001d677d091f0_0 .net *"_ivl_89", 0 0, L_000001d677d15250;  1 drivers
v000001d677d0ad70_0 .net *"_ivl_91", 0 0, L_000001d677c99c00;  1 drivers
v000001d677d0ae10_0 .net *"_ivl_93", 0 0, L_000001d677c31690;  1 drivers
L_000001d677d19528 .functor BUFT 1, C4<0100011>, C4<0>, C4<0>, C4<0>;
v000001d677d093d0_0 .net/2u *"_ivl_99", 6 0, L_000001d677d19528;  1 drivers
v000001d677d09ab0_0 .net "alu_op", 4 0, L_000001d677d16290;  alias, 1 drivers
v000001d677d0a410_0 .net "branch_jump", 3 0, L_000001d677d15930;  alias, 1 drivers
v000001d677d0a050_0 .net "data1_alu_sel", 0 0, L_000001d677d72720;  alias, 1 drivers
v000001d677d0a4b0_0 .net "data2_alu_sel", 0 0, L_000001d677d71990;  alias, 1 drivers
v000001d677d098d0_0 .net "funct3", 2 0, L_000001d677d79a70;  1 drivers
v000001d677d095b0_0 .net "funct3_mux_select", 0 0, L_000001d677c99880;  1 drivers
v000001d677d0a5f0_0 .net "funct7", 6 0, L_000001d677d78fd0;  1 drivers
v000001d677d09830_0 .net "imm_sel", 3 0, L_000001d677d17190;  alias, 1 drivers
v000001d677d0a730_0 .net "mem_read", 3 0, L_000001d677d15f70;  alias, 1 drivers
v000001d677d0b5d0_0 .net "mem_write", 2 0, L_000001d677d16010;  alias, 1 drivers
v000001d677d0b030_0 .net "opcode", 6 0, L_000001d677d18d10;  1 drivers
v000001d677d0b850_0 .net "reg_write_en", 0 0, L_000001d677c31bd0;  alias, 1 drivers
v000001d677d0d5b0_0 .net "reset", 0 0, o000001d677ca98d8;  alias, 0 drivers
v000001d677d0bc10_0 .net "wb_sel", 1 0, L_000001d677d184f0;  alias, 1 drivers
L_000001d677d15070 .cmp/eq 7, L_000001d677d18d10, L_000001d677d190a8;
L_000001d677d161f0 .cmp/eq 7, L_000001d677d18d10, L_000001d677d190f0;
L_000001d677d174b0 .cmp/eq 7, L_000001d677d18d10, L_000001d677d19138;
L_000001d677d16ab0 .cmp/eq 7, L_000001d677d18d10, L_000001d677d19180;
L_000001d677d15110 .cmp/eq 7, L_000001d677d18d10, L_000001d677d191c8;
L_000001d677d17690 .concat [ 7 3 7 0], L_000001d677d78fd0, L_000001d677d79a70, L_000001d677d18d10;
L_000001d677d15610 .cmp/eq 17, L_000001d677d17690, L_000001d677d192a0;
L_000001d677d165b0 .concat [ 7 3 7 0], L_000001d677d78fd0, L_000001d677d79a70, L_000001d677d18d10;
L_000001d677d17730 .cmp/eq 17, L_000001d677d165b0, L_000001d677d192e8;
L_000001d677d15390 .concat [ 7 3 7 0], L_000001d677d78fd0, L_000001d677d79a70, L_000001d677d18d10;
L_000001d677d14fd0 .cmp/eq 17, L_000001d677d15390, L_000001d677d19330;
L_000001d677d166f0 .cmp/eq 7, L_000001d677d18d10, L_000001d677d19378;
L_000001d677d16290 .concat8 [ 3 1 1 0], L_000001d677d175f0, L_000001d677c99b90, L_000001d677c9a060;
L_000001d677d168d0 .concat [ 7 7 0 0], L_000001d677d78fd0, L_000001d677d18d10;
L_000001d677d15430 .cmp/eq 14, L_000001d677d168d0, L_000001d677d193c0;
L_000001d677d16970 .cmp/eq 7, L_000001d677d18d10, L_000001d677d19408;
L_000001d677d16330 .cmp/eq 7, L_000001d677d18d10, L_000001d677d19450;
L_000001d677d151b0 .cmp/eq 7, L_000001d677d18d10, L_000001d677d19498;
L_000001d677d15250 .cmp/eq 7, L_000001d677d18d10, L_000001d677d194e0;
L_000001d677d16e70 .delay 1 (30,30,30) L_000001d677d16e70/d;
L_000001d677d16e70/d .cmp/eq 7, L_000001d677d18d10, L_000001d677d19528;
L_000001d677d16010 .concat8 [ 2 1 0 0], L_000001d677d16790, L_000001d677d16e70;
L_000001d677d16790 .delay 2 (30,30,30) L_000001d677d16790/d;
L_000001d677d16790/d .part L_000001d677d79a70, 0, 2;
L_000001d677d154d0 .delay 1 (30,30,30) L_000001d677d154d0/d;
L_000001d677d154d0/d .cmp/eq 7, L_000001d677d18d10, L_000001d677d19570;
L_000001d677d15f70 .concat8 [ 3 1 0 0], L_000001d677c688c0, L_000001d677d154d0;
L_000001d677d15570 .cmp/eq 7, L_000001d677d18d10, L_000001d677d195b8;
L_000001d677d16a10 .cmp/eq 7, L_000001d677d18d10, L_000001d677d19600;
L_000001d677d156b0 .cmp/eq 7, L_000001d677d18d10, L_000001d677d19648;
L_000001d677d15930 .concat8 [ 3 1 0 0], L_000001d677d17050, L_000001d677d723a0;
L_000001d677d15d90 .cmp/eq 7, L_000001d677d18d10, L_000001d677d19690;
L_000001d677d16b50 .cmp/eq 7, L_000001d677d18d10, L_000001d677d196d8;
L_000001d677d17050 .delay 3 (30,30,30) L_000001d677d17050/d;
L_000001d677d17050/d .functor MUXZ 3, L_000001d677d79a70, L_000001d677d19720, L_000001d677d72090, C4<>;
L_000001d677d15750 .concat [ 3 7 0 0], L_000001d677d79a70, L_000001d677d18d10;
L_000001d677d157f0 .cmp/eq 10, L_000001d677d15750, L_000001d677d19768;
L_000001d677d163d0 .concat [ 3 7 0 0], L_000001d677d79a70, L_000001d677d18d10;
L_000001d677d16c90 .cmp/eq 10, L_000001d677d163d0, L_000001d677d197b0;
L_000001d677d15b10 .concat [ 3 7 0 0], L_000001d677d79a70, L_000001d677d18d10;
L_000001d677d15890 .cmp/eq 10, L_000001d677d15b10, L_000001d677d197f8;
L_000001d677d16d30 .concat [ 7 3 7 0], L_000001d677d78fd0, L_000001d677d79a70, L_000001d677d18d10;
L_000001d677d15cf0 .cmp/eq 17, L_000001d677d16d30, L_000001d677d19840;
L_000001d677d16dd0 .concat [ 7 3 7 0], L_000001d677d78fd0, L_000001d677d79a70, L_000001d677d18d10;
L_000001d677d16470 .cmp/eq 17, L_000001d677d16dd0, L_000001d677d19888;
L_000001d677d15c50 .concat [ 7 3 7 0], L_000001d677d78fd0, L_000001d677d79a70, L_000001d677d18d10;
L_000001d677d15ed0 .cmp/eq 17, L_000001d677d15c50, L_000001d677d198d0;
L_000001d677d16510 .concat [ 7 3 7 0], L_000001d677d78fd0, L_000001d677d79a70, L_000001d677d18d10;
L_000001d677d170f0 .cmp/eq 17, L_000001d677d16510, L_000001d677d19918;
L_000001d677d17190 .concat8 [ 3 1 0 0], L_000001d677d17f50, L_000001d677d71300;
L_000001d677d172d0 .cmp/eq 7, L_000001d677d18d10, L_000001d677d19960;
L_000001d677d17d70 .cmp/eq 7, L_000001d677d18d10, L_000001d677d199f0;
L_000001d677d18590 .cmp/eq 7, L_000001d677d18d10, L_000001d677d19a80;
L_000001d677d17af0 .cmp/eq 7, L_000001d677d18d10, L_000001d677d19b10;
L_000001d677d18db0 .cmp/eq 7, L_000001d677d18d10, L_000001d677d19ba0;
L_000001d677d18130 .cmp/eq 7, L_000001d677d18d10, L_000001d677d19c30;
L_000001d677d18e50 .cmp/eq 7, L_000001d677d18d10, L_000001d677d19cc0;
L_000001d677d18c70 .concat [ 3 7 0 0], L_000001d677d79a70, L_000001d677d18d10;
L_000001d677d17870 .cmp/eq 10, L_000001d677d18c70, L_000001d677d19d50;
L_000001d677d17a50 .cmp/eq 7, L_000001d677d18d10, L_000001d677d19de0;
L_000001d677d18310 .functor MUXZ 3, L_000001d677d19e70, L_000001d677d19e28, L_000001d677d17a50, C4<>;
L_000001d677d177d0 .functor MUXZ 3, L_000001d677d18310, L_000001d677d19d98, L_000001d677d17870, C4<>;
L_000001d677d18450 .functor MUXZ 3, L_000001d677d177d0, L_000001d677d19d08, L_000001d677d18e50, C4<>;
L_000001d677d17e10 .functor MUXZ 3, L_000001d677d18450, L_000001d677d19c78, L_000001d677d18130, C4<>;
L_000001d677d17cd0 .functor MUXZ 3, L_000001d677d17e10, L_000001d677d19be8, L_000001d677d18db0, C4<>;
L_000001d677d17910 .functor MUXZ 3, L_000001d677d17cd0, L_000001d677d19b58, L_000001d677d17af0, C4<>;
L_000001d677d17eb0 .functor MUXZ 3, L_000001d677d17910, L_000001d677d19ac8, L_000001d677d18590, C4<>;
L_000001d677d186d0 .functor MUXZ 3, L_000001d677d17eb0, L_000001d677d19a38, L_000001d677d17d70, C4<>;
L_000001d677d17f50 .delay 3 (30,30,30) L_000001d677d17f50/d;
L_000001d677d17f50/d .functor MUXZ 3, L_000001d677d186d0, L_000001d677d199a8, L_000001d677d172d0, C4<>;
L_000001d677d18950 .cmp/eq 7, L_000001d677d18d10, L_000001d677d19eb8;
L_000001d677d18770 .cmp/eq 7, L_000001d677d18d10, L_000001d677d19f00;
L_000001d677d18630 .cmp/eq 7, L_000001d677d18d10, L_000001d677d19f48;
L_000001d677d17b90 .cmp/eq 7, L_000001d677d18d10, L_000001d677d19f90;
L_000001d677d179b0 .cmp/eq 7, L_000001d677d18d10, L_000001d677d19fd8;
L_000001d677d17c30 .cmp/eq 7, L_000001d677d18d10, L_000001d677d1a020;
L_000001d677d188b0 .cmp/eq 7, L_000001d677d18d10, L_000001d677d1a068;
L_000001d677d17ff0 .cmp/eq 7, L_000001d677d18d10, L_000001d677d1a0b0;
L_000001d677d189f0 .cmp/eq 7, L_000001d677d18d10, L_000001d677d1a0f8;
L_000001d677d181d0 .cmp/eq 7, L_000001d677d18d10, L_000001d677d1a140;
L_000001d677d18270 .cmp/eq 7, L_000001d677d18d10, L_000001d677d1a188;
L_000001d677d18090 .cmp/eq 7, L_000001d677d18d10, L_000001d677d1a1d0;
L_000001d677d183b0 .cmp/eq 7, L_000001d677d18d10, L_000001d677d1a218;
L_000001d677d18810 .cmp/eq 7, L_000001d677d18d10, L_000001d677d1a260;
L_000001d677d184f0 .concat8 [ 1 1 0 0], L_000001d677d71c30, L_000001d677d71450;
L_000001d677d18a90 .cmp/eq 7, L_000001d677d18d10, L_000001d677d1a2a8;
L_000001d677d18b30 .cmp/eq 7, L_000001d677d18d10, L_000001d677d1a2f0;
L_000001d677d18bd0 .cmp/eq 7, L_000001d677d18d10, L_000001d677d1a338;
S_000001d677a1c170 .scope module, "funct3_mux" "mux_3b_2to1" 6 32, 7 3 0, S_000001d677a1bfe0;
 .timescale -9 -10;
    .port_info 0 /INPUT 3 "data1";
    .port_info 1 /INPUT 3 "data2";
    .port_info 2 /OUTPUT 3 "out";
    .port_info 3 /INPUT 1 "sel";
L_000001d677d19210 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001d677c998f0 .functor XNOR 1, L_000001d677c99880, L_000001d677d19210, C4<0>, C4<0>;
v000001d677cf83d0_0 .net/2u *"_ivl_0", 0 0, L_000001d677d19210;  1 drivers
v000001d677cf8010_0 .net *"_ivl_2", 0 0, L_000001d677c998f0;  1 drivers
v000001d677cf7e30_0 .net "data1", 2 0, L_000001d677d79a70;  alias, 1 drivers
L_000001d677d19258 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v000001d677cf7f70_0 .net "data2", 2 0, L_000001d677d19258;  1 drivers
v000001d677cf7610_0 .net "out", 2 0, L_000001d677d175f0;  1 drivers
v000001d677cf7110_0 .net "sel", 0 0, L_000001d677c99880;  alias, 1 drivers
L_000001d677d175f0 .delay 3 (10,10,10) L_000001d677d175f0/d;
L_000001d677d175f0/d .functor MUXZ 3, L_000001d677d79a70, L_000001d677d19258, L_000001d677c998f0, C4<>;
S_000001d677bb7490 .scope module, "ex_mem_pipeline_reg_inst" "ex_mem_pipeline_reg" 2 207, 8 3 0, S_000001d677bdb510;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /INPUT 32 "alu_result_in";
    .port_info 5 /INPUT 32 "read_data2_in";
    .port_info 6 /INPUT 32 "imm_in";
    .port_info 7 /INPUT 5 "dest_addr_in";
    .port_info 8 /INPUT 3 "mem_write_in";
    .port_info 9 /INPUT 4 "mem_read_in";
    .port_info 10 /INPUT 2 "wb_sel_in";
    .port_info 11 /INPUT 1 "busywait";
    .port_info 12 /OUTPUT 1 "reg_write_out";
    .port_info 13 /OUTPUT 32 "pc_out";
    .port_info 14 /OUTPUT 32 "alu_result_out";
    .port_info 15 /OUTPUT 32 "read_data2_out";
    .port_info 16 /OUTPUT 32 "imm_out";
    .port_info 17 /OUTPUT 5 "dest_addr_out";
    .port_info 18 /OUTPUT 3 "mem_write_out";
    .port_info 19 /OUTPUT 4 "mem_read_out";
    .port_info 20 /OUTPUT 2 "wb_sel_out";
v000001d677d0bf30_0 .net "alu_result_in", 31 0, v000001d677ca54d0_0;  alias, 1 drivers
v000001d677d0b990_0 .var "alu_result_out", 31 0;
v000001d677d0be90_0 .net "busywait", 0 0, L_000001d677c99180;  alias, 1 drivers
v000001d677d0c250_0 .net "clk", 0 0, o000001d677ca9c08;  alias, 0 drivers
v000001d677d0c7f0_0 .net "dest_addr_in", 4 0, v000001d677d0b670_0;  alias, 1 drivers
v000001d677d0cbb0_0 .var "dest_addr_out", 4 0;
v000001d677d0cf70_0 .net "imm_in", 31 0, v000001d677d0c390_0;  alias, 1 drivers
v000001d677d0c610_0 .var "imm_out", 31 0;
v000001d677d0bfd0_0 .net "mem_read_in", 3 0, v000001d677d0b0d0_0;  alias, 1 drivers
v000001d677d0ca70_0 .var "mem_read_out", 3 0;
v000001d677d0c070_0 .net "mem_write_in", 2 0, v000001d677d0ba30_0;  alias, 1 drivers
v000001d677d0d1f0_0 .var "mem_write_out", 2 0;
v000001d677d0bcb0_0 .net "pc_in", 31 0, v000001d677d0c4d0_0;  alias, 1 drivers
v000001d677d0b3f0_0 .var "pc_out", 31 0;
v000001d677d0c110_0 .net "read_data2_in", 31 0, v000001d677d0b210_0;  alias, 1 drivers
v000001d677d0ced0_0 .var "read_data2_out", 31 0;
v000001d677d0b710_0 .net "reg_write_in", 0 0, v000001d677d0d290_0;  alias, 1 drivers
v000001d677d0b7b0_0 .var "reg_write_out", 0 0;
v000001d677d0bd50_0 .net "rst", 0 0, o000001d677ca98d8;  alias, 0 drivers
v000001d677d0d010_0 .net "wb_sel_in", 1 0, v000001d677d0c890_0;  alias, 1 drivers
v000001d677d0d470_0 .var "wb_sel_out", 1 0;
E_000001d677c7adf0 .event posedge, v000001d677d0d5b0_0, v000001d677d0c250_0;
S_000001d677bb7620 .scope module, "id_ex_pipeline_reg_inst" "id_ex_pipeline_reg" 2 129, 9 3 0, S_000001d677bdb510;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_en_in";
    .port_info 3 /INPUT 1 "data1_alu_sel_in";
    .port_info 4 /INPUT 1 "data2_alu_sel_in";
    .port_info 5 /INPUT 32 "pc_in";
    .port_info 6 /INPUT 32 "read_data1_in";
    .port_info 7 /INPUT 32 "read_data2_in";
    .port_info 8 /INPUT 32 "imm_in";
    .port_info 9 /INPUT 5 "dest_addr_in";
    .port_info 10 /INPUT 5 "aluop_in";
    .port_info 11 /INPUT 4 "branch_jump_in";
    .port_info 12 /INPUT 3 "mem_write_in";
    .port_info 13 /INPUT 4 "mem_read_in";
    .port_info 14 /INPUT 2 "wb_sel_in";
    .port_info 15 /INPUT 1 "busywait";
    .port_info 16 /OUTPUT 1 "reg_write_en_out";
    .port_info 17 /OUTPUT 1 "data1_alu_sel_out";
    .port_info 18 /OUTPUT 1 "data2_alu_sel_out";
    .port_info 19 /OUTPUT 32 "pc_out";
    .port_info 20 /OUTPUT 32 "read_data1_out";
    .port_info 21 /OUTPUT 32 "read_data2_out";
    .port_info 22 /OUTPUT 32 "imm_out";
    .port_info 23 /OUTPUT 5 "dest_addr_out";
    .port_info 24 /OUTPUT 5 "aluop_out";
    .port_info 25 /OUTPUT 3 "mem_write_out";
    .port_info 26 /OUTPUT 3 "branch_jump_out";
    .port_info 27 /OUTPUT 4 "mem_read_out";
    .port_info 28 /OUTPUT 2 "wb_sel_out";
v000001d677d0d6f0_0 .net "aluop_in", 4 0, L_000001d677d16290;  alias, 1 drivers
v000001d677d0d330_0 .var "aluop_out", 4 0;
v000001d677d0d3d0_0 .net "branch_jump_in", 3 0, L_000001d677d15930;  alias, 1 drivers
v000001d677d0c1b0_0 .var "branch_jump_out", 2 0;
v000001d677d0d510_0 .net "busywait", 0 0, L_000001d677c99180;  alias, 1 drivers
v000001d677d0c2f0_0 .net "clk", 0 0, o000001d677ca9c08;  alias, 0 drivers
v000001d677d0d0b0_0 .net "data1_alu_sel_in", 0 0, L_000001d677d72720;  alias, 1 drivers
v000001d677d0bdf0_0 .var "data1_alu_sel_out", 0 0;
v000001d677d0d650_0 .net "data2_alu_sel_in", 0 0, L_000001d677d71990;  alias, 1 drivers
v000001d677d0b8f0_0 .var "data2_alu_sel_out", 0 0;
v000001d677d0af90_0 .net "dest_addr_in", 4 0, L_000001d677d78710;  1 drivers
v000001d677d0b670_0 .var "dest_addr_out", 4 0;
v000001d677d0d150_0 .net "imm_in", 31 0, v000001d677d10e40_0;  alias, 1 drivers
v000001d677d0c390_0 .var "imm_out", 31 0;
v000001d677d0c430_0 .net "mem_read_in", 3 0, L_000001d677d15f70;  alias, 1 drivers
v000001d677d0b0d0_0 .var "mem_read_out", 3 0;
v000001d677d0b2b0_0 .net "mem_write_in", 2 0, L_000001d677d16010;  alias, 1 drivers
v000001d677d0ba30_0 .var "mem_write_out", 2 0;
v000001d677d0b350_0 .net "pc_in", 31 0, v000001d677d0cb10_0;  alias, 1 drivers
v000001d677d0c4d0_0 .var "pc_out", 31 0;
v000001d677d0b170_0 .net "read_data1_in", 31 0, L_000001d677c995e0;  alias, 1 drivers
v000001d677d0c570_0 .var "read_data1_out", 31 0;
v000001d677d0c6b0_0 .net "read_data2_in", 31 0, L_000001d677c99500;  alias, 1 drivers
v000001d677d0b210_0 .var "read_data2_out", 31 0;
v000001d677d0b490_0 .net "reg_write_en_in", 0 0, L_000001d677c31bd0;  alias, 1 drivers
v000001d677d0d290_0 .var "reg_write_en_out", 0 0;
v000001d677d0b530_0 .net "rst", 0 0, o000001d677ca98d8;  alias, 0 drivers
v000001d677d0c750_0 .net "wb_sel_in", 1 0, L_000001d677d184f0;  alias, 1 drivers
v000001d677d0c890_0 .var "wb_sel_out", 1 0;
S_000001d677bbca10 .scope module, "if_id_pipeline_reg_inst" "if_id_pipeline_reg" 2 63, 10 3 0, S_000001d677bdb510;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
    .port_info 4 /INPUT 32 "instr_in";
    .port_info 5 /OUTPUT 32 "instr_out";
    .port_info 6 /INPUT 1 "busywait";
v000001d677d0c930_0 .net "busywait", 0 0, L_000001d677c99180;  alias, 1 drivers
v000001d677d0bad0_0 .net "clk", 0 0, o000001d677ca9c08;  alias, 0 drivers
v000001d677d0bb70_0 .net "instr_in", 31 0, o000001d677caa928;  alias, 0 drivers
v000001d677d0c9d0_0 .var "instr_out", 31 0;
v000001d677d0ce30_0 .net "pc_in", 31 0, v000001d677d0ddd0_0;  alias, 1 drivers
v000001d677d0cb10_0 .var "pc_out", 31 0;
v000001d677d0cc50_0 .net "rst", 0 0, o000001d677ca98d8;  alias, 0 drivers
E_000001d677c7a3f0 .event posedge, v000001d677d0c250_0;
S_000001d677bc6f90 .scope module, "mem_wb_pipeline_reg_inst" "mem_wb_pipeline_reg" 2 256, 11 3 0, S_000001d677bdb510;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "reg_write_in";
    .port_info 3 /INPUT 32 "pc_in";
    .port_info 4 /INPUT 32 "mem_data_in";
    .port_info 5 /INPUT 32 "alu_result_in";
    .port_info 6 /INPUT 32 "imm_in";
    .port_info 7 /INPUT 5 "dest_addr_in";
    .port_info 8 /INPUT 2 "wb_sel_in";
    .port_info 9 /INPUT 1 "busywait";
    .port_info 10 /OUTPUT 1 "reg_write_out";
    .port_info 11 /OUTPUT 32 "pc_out";
    .port_info 12 /OUTPUT 32 "mem_data_out";
    .port_info 13 /OUTPUT 32 "alu_result_out";
    .port_info 14 /OUTPUT 32 "imm_out";
    .port_info 15 /OUTPUT 5 "dest_addr_out";
    .port_info 16 /OUTPUT 2 "wb_sel_out";
v000001d677d0ccf0_0 .net "alu_result_in", 31 0, v000001d677d0b990_0;  alias, 1 drivers
v000001d677d0cd90_0 .var "alu_result_out", 31 0;
v000001d677d0da10_0 .net "busywait", 0 0, L_000001d677c99180;  alias, 1 drivers
v000001d677d0d970_0 .net "clk", 0 0, o000001d677ca9c08;  alias, 0 drivers
v000001d677d0e7d0_0 .net "dest_addr_in", 4 0, v000001d677d0cbb0_0;  alias, 1 drivers
v000001d677d0e870_0 .var "dest_addr_out", 4 0;
v000001d677d0e050_0 .net "imm_in", 31 0, v000001d677d0c610_0;  alias, 1 drivers
v000001d677d0d790_0 .var "imm_out", 31 0;
v000001d677d0dab0_0 .net "mem_data_in", 31 0, o000001d677caab98;  alias, 0 drivers
v000001d677d0e9b0_0 .var "mem_data_out", 31 0;
v000001d677d0d830_0 .net "pc_in", 31 0, v000001d677d0b3f0_0;  alias, 1 drivers
v000001d677d0e550_0 .var "pc_out", 31 0;
v000001d677d0dbf0_0 .net "reg_write_in", 0 0, v000001d677d0b7b0_0;  alias, 1 drivers
v000001d677d0e190_0 .var "reg_write_out", 0 0;
v000001d677d0dc90_0 .net "rst", 0 0, o000001d677ca98d8;  alias, 0 drivers
v000001d677d0de70_0 .net "wb_sel_in", 1 0, v000001d677d0d470_0;  alias, 1 drivers
v000001d677d0db50_0 .var "wb_sel_out", 1 0;
S_000001d677bc7120 .scope module, "pc_inst" "pc" 2 48, 12 3 0, S_000001d677bdb510;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 32 "pc_in";
    .port_info 3 /OUTPUT 32 "pc_out";
    .port_info 4 /INPUT 1 "busywait";
v000001d677d0df10_0 .net "busywait", 0 0, L_000001d677c99180;  alias, 1 drivers
v000001d677d0dd30_0 .net "clk", 0 0, o000001d677ca9c08;  alias, 0 drivers
v000001d677d0ea50_0 .net "pc_in", 31 0, L_000001d677d15e30;  alias, 1 drivers
v000001d677d0ddd0_0 .var "pc_out", 31 0;
v000001d677d0e230_0 .net "rst", 0 0, o000001d677ca98d8;  alias, 0 drivers
S_000001d677be8b70 .scope module, "pc_mux" "mux_32b_2to1" 2 40, 4 3 0, S_000001d677bdb510;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 1 "sel";
    .port_info 3 /OUTPUT 32 "out";
L_000001d677d18f88 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_000001d677c99340 .functor XNOR 1, v000001d677cf76b0_0, L_000001d677d18f88, C4<0>, C4<0>;
v000001d677d0e0f0_0 .net/2u *"_ivl_0", 0 0, L_000001d677d18f88;  1 drivers
v000001d677d0eaf0_0 .net *"_ivl_2", 0 0, L_000001d677c99340;  1 drivers
v000001d677d0e5f0_0 .net "data1", 31 0, L_000001d677d159d0;  alias, 1 drivers
v000001d677d0ed70_0 .net "data2", 31 0, o000001d677cab168;  alias, 0 drivers
v000001d677d0dfb0_0 .net "out", 31 0, L_000001d677d15e30;  alias, 1 drivers
v000001d677d0e2d0_0 .net "sel", 0 0, v000001d677cf76b0_0;  alias, 1 drivers
L_000001d677d15e30 .delay 32 (10,10,10) L_000001d677d15e30/d;
L_000001d677d15e30/d .functor MUXZ 32, L_000001d677d159d0, o000001d677cab168, L_000001d677c99340, C4<>;
S_000001d677be8d00 .scope module, "pc_plus_4" "adder_32b_4" 2 57, 13 3 0, S_000001d677bdb510;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data";
    .port_info 1 /OUTPUT 32 "out";
L_000001d677d18fd0 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001d677d0d8d0_0 .net/2u *"_ivl_0", 31 0, L_000001d677d18fd0;  1 drivers
v000001d677d0e910_0 .net "data", 31 0, v000001d677d0ddd0_0;  alias, 1 drivers
v000001d677d0e370_0 .net "out", 31 0, L_000001d677d159d0;  alias, 1 drivers
L_000001d677d159d0 .delay 32 (10,10,10) L_000001d677d159d0/d;
L_000001d677d159d0/d .arith/sum 32, v000001d677d0ddd0_0, L_000001d677d18fd0;
S_000001d677c0d350 .scope module, "pc_plus_4_ma" "adder_32b_4" 2 243, 13 3 0, S_000001d677bdb510;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data";
    .port_info 1 /OUTPUT 32 "out";
L_000001d677d1a698 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v000001d677d0e410_0 .net/2u *"_ivl_0", 31 0, L_000001d677d1a698;  1 drivers
v000001d677d0eb90_0 .net "data", 31 0, v000001d677d0b3f0_0;  alias, 1 drivers
v000001d677d0ecd0_0 .net "out", 31 0, L_000001d677d79250;  alias, 1 drivers
L_000001d677d79250 .delay 32 (10,10,10) L_000001d677d79250/d;
L_000001d677d79250/d .arith/sum 32, v000001d677d0b3f0_0, L_000001d677d1a698;
S_000001d677c0d4e0 .scope module, "reg_files_inst" "reg_files" 2 91, 14 3 0, S_000001d677bdb510;
 .timescale -9 -10;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 5 "addr1";
    .port_info 3 /INPUT 5 "addr2";
    .port_info 4 /OUTPUT 32 "data1";
    .port_info 5 /OUTPUT 32 "data2";
    .port_info 6 /INPUT 1 "we";
    .port_info 7 /INPUT 32 "wd";
    .port_info 8 /INPUT 5 "waddr";
L_000001d677c995e0/d .functor BUFZ 32, L_000001d677d16830, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d677c995e0 .delay 32 (10,10,10) L_000001d677c995e0/d;
L_000001d677c99500/d .functor BUFZ 32, L_000001d677d15a70, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_000001d677c99500 .delay 32 (10,10,10) L_000001d677c99500/d;
v000001d677d0e690_0 .net *"_ivl_0", 31 0, L_000001d677d16830;  1 drivers
v000001d677d0e4b0_0 .net *"_ivl_10", 6 0, L_000001d677d17230;  1 drivers
L_000001d677d19060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d677d0e730_0 .net *"_ivl_13", 1 0, L_000001d677d19060;  1 drivers
v000001d677d0ee10_0 .net *"_ivl_2", 6 0, L_000001d677d16bf0;  1 drivers
L_000001d677d19018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d677d10300_0 .net *"_ivl_5", 1 0, L_000001d677d19018;  1 drivers
v000001d677d0f040_0 .net *"_ivl_8", 31 0, L_000001d677d15a70;  1 drivers
v000001d677d10da0_0 .net "addr1", 4 0, L_000001d677d15bb0;  1 drivers
v000001d677d0f400_0 .net "addr2", 4 0, L_000001d677d16fb0;  1 drivers
v000001d677d0f0e0_0 .net "clk", 0 0, o000001d677ca9c08;  alias, 0 drivers
v000001d677d10800_0 .net "data1", 31 0, L_000001d677c995e0;  alias, 1 drivers
v000001d677d10620_0 .net "data2", 31 0, L_000001d677c99500;  alias, 1 drivers
v000001d677d108a0_0 .var/i "i", 31 0;
v000001d677d10ee0 .array "mem", 0 31, 31 0;
v000001d677d11160_0 .net "rst", 0 0, o000001d677ca98d8;  alias, 0 drivers
v000001d677d10b20_0 .net "waddr", 4 0, v000001d677d0e870_0;  alias, 1 drivers
v000001d677d11660_0 .net "wd", 31 0, L_000001d677d79d90;  alias, 1 drivers
v000001d677d11020_0 .net "we", 0 0, v000001d677d0e190_0;  alias, 1 drivers
L_000001d677d16830 .array/port v000001d677d10ee0, L_000001d677d16bf0;
L_000001d677d16bf0 .concat [ 5 2 0 0], L_000001d677d15bb0, L_000001d677d19018;
L_000001d677d15a70 .array/port v000001d677d10ee0, L_000001d677d17230;
L_000001d677d17230 .concat [ 5 2 0 0], L_000001d677d16fb0, L_000001d677d19060;
S_000001d677bfb4a0 .scope module, "sign_extender_inst" "sign_extender" 2 104, 15 9 0, S_000001d677bdb510;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "inst";
    .port_info 1 /INPUT 4 "imm_sel";
    .port_info 2 /OUTPUT 32 "imm_ext";
v000001d677d10580_0 .net "TYPE1", 19 0, L_000001d677d17410;  1 drivers
v000001d677d0f180_0 .net "TYPE2", 19 0, L_000001d677d16f10;  1 drivers
v000001d677d0f7c0_0 .net "TYPE3", 11 0, L_000001d677d16650;  1 drivers
v000001d677d115c0_0 .net "TYPE5", 11 0, L_000001d677d17550;  1 drivers
v000001d677d106c0_0 .net "TYPE6", 4 0, L_000001d677d16150;  1 drivers
v000001d677d11200_0 .net *"_ivl_7", 6 0, L_000001d677d160b0;  1 drivers
v000001d677d11700_0 .net *"_ivl_9", 4 0, L_000001d677d152f0;  1 drivers
v000001d677d10e40_0 .var "imm_ext", 31 0;
v000001d677d10080_0 .net "imm_sel", 3 0, L_000001d677d17190;  alias, 1 drivers
v000001d677d0f860_0 .net "inst", 31 0, v000001d677d0c9d0_0;  alias, 1 drivers
E_000001d677c7a830/0 .event anyedge, v000001d677d09830_0, v000001d677d10580_0, v000001d677d0f180_0, v000001d677d0c9d0_0;
E_000001d677c7a830/1 .event anyedge, v000001d677d0f7c0_0, v000001d677d115c0_0, v000001d677d106c0_0;
E_000001d677c7a830 .event/or E_000001d677c7a830/0, E_000001d677c7a830/1;
L_000001d677d17410 .part v000001d677d0c9d0_0, 12, 20;
L_000001d677d16f10 .part v000001d677d0c9d0_0, 12, 20;
L_000001d677d16650 .part v000001d677d0c9d0_0, 20, 12;
L_000001d677d160b0 .part v000001d677d0c9d0_0, 25, 7;
L_000001d677d152f0 .part v000001d677d0c9d0_0, 7, 5;
L_000001d677d17550 .concat [ 5 7 0 0], L_000001d677d152f0, L_000001d677d160b0;
L_000001d677d16150 .part v000001d677d0c9d0_0, 25, 5;
S_000001d677d13a90 .scope module, "wb_mux" "mux_32b_4to1" 2 286, 16 3 0, S_000001d677bdb510;
 .timescale -9 -10;
    .port_info 0 /INPUT 32 "data1";
    .port_info 1 /INPUT 32 "data2";
    .port_info 2 /INPUT 32 "data3";
    .port_info 3 /INPUT 32 "data4";
    .port_info 4 /OUTPUT 32 "out";
    .port_info 5 /INPUT 2 "sel";
L_000001d677d1a6e0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v000001d677d0efa0_0 .net/2u *"_ivl_0", 1 0, L_000001d677d1a6e0;  1 drivers
v000001d677d113e0_0 .net *"_ivl_10", 0 0, L_000001d677d783f0;  1 drivers
v000001d677d10760_0 .net *"_ivl_12", 31 0, L_000001d677d78b70;  1 drivers
v000001d677d0f9a0_0 .net *"_ivl_14", 31 0, L_000001d677d78e90;  1 drivers
v000001d677d0f4a0_0 .net *"_ivl_2", 0 0, L_000001d677d799d0;  1 drivers
L_000001d677d1a728 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v000001d677d0f220_0 .net/2u *"_ivl_4", 1 0, L_000001d677d1a728;  1 drivers
v000001d677d0f5e0_0 .net *"_ivl_6", 0 0, L_000001d677d7a5b0;  1 drivers
L_000001d677d1a770 .functor BUFT 1, C4<10>, C4<0>, C4<0>, C4<0>;
v000001d677d112a0_0 .net/2u *"_ivl_8", 1 0, L_000001d677d1a770;  1 drivers
v000001d677d10940_0 .net "data1", 31 0, v000001d677d0cd90_0;  alias, 1 drivers
v000001d677d109e0_0 .net "data2", 31 0, v000001d677d0e9b0_0;  alias, 1 drivers
v000001d677d11480_0 .net "data3", 31 0, v000001d677d0e550_0;  alias, 1 drivers
v000001d677d104e0_0 .net "data4", 31 0, v000001d677d0d790_0;  alias, 1 drivers
v000001d677d11340_0 .net "out", 31 0, L_000001d677d79d90;  alias, 1 drivers
v000001d677d0f2c0_0 .net "sel", 1 0, v000001d677d0db50_0;  alias, 1 drivers
L_000001d677d799d0 .cmp/eq 2, v000001d677d0db50_0, L_000001d677d1a6e0;
L_000001d677d7a5b0 .cmp/eq 2, v000001d677d0db50_0, L_000001d677d1a728;
L_000001d677d783f0 .cmp/eq 2, v000001d677d0db50_0, L_000001d677d1a770;
L_000001d677d78b70 .functor MUXZ 32, v000001d677d0d790_0, v000001d677d0e550_0, L_000001d677d783f0, C4<>;
L_000001d677d78e90 .functor MUXZ 32, L_000001d677d78b70, v000001d677d0e9b0_0, L_000001d677d7a5b0, C4<>;
L_000001d677d79d90 .delay 32 (10,10,10) L_000001d677d79d90/d;
L_000001d677d79d90/d .functor MUXZ 32, L_000001d677d78e90, v000001d677d0cd90_0, L_000001d677d799d0, C4<>;
    .scope S_000001d677bc7120;
T_0 ;
    %wait E_000001d677c7a3f0;
    %load/vec4 v000001d677d0e230_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.0, 4;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d677d0ddd0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v000001d677d0df10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %delay 10, 0;
    %load/vec4 v000001d677d0ea50_0;
    %assign/vec4 v000001d677d0ddd0_0, 0;
T_0.2 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_000001d677bbca10;
T_1 ;
    %wait E_000001d677c7a3f0;
    %load/vec4 v000001d677d0cc50_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_1.0, 4;
    %delay 10, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000001d677d0cb10_0, 0;
    %pushi/vec4 4294967295, 4294967295, 32;
    %assign/vec4 v000001d677d0c9d0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001d677d0c930_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %delay 10, 0;
    %load/vec4 v000001d677d0ce30_0;
    %assign/vec4 v000001d677d0cb10_0, 0;
    %load/vec4 v000001d677d0bb70_0;
    %assign/vec4 v000001d677d0c9d0_0, 0;
T_1.2 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001d677c0d4e0;
T_2 ;
    %wait E_000001d677c7a3f0;
    %load/vec4 v000001d677d11160_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.0, 4;
    %delay 10, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d677d108a0_0, 0, 32;
T_2.2 ;
    %load/vec4 v000001d677d108a0_0;
    %cmpi/s 32, 0, 32;
    %jmp/0xz T_2.3, 5;
    %pushi/vec4 4294967295, 4294967295, 32;
    %ix/getv/s 3, v000001d677d108a0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d677d10ee0, 0, 4;
    %load/vec4 v000001d677d108a0_0;
    %addi 1, 0, 32;
    %store/vec4 v000001d677d108a0_0, 0, 32;
    %jmp T_2.2;
T_2.3 ;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001d677d11020_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_2.4, 4;
    %delay 20, 0;
    %vpi_call 14 24 "$display", $time, "Writing to register %d", v000001d677d10b20_0 {0 0 0};
    %load/vec4 v000001d677d11660_0;
    %load/vec4 v000001d677d10b20_0;
    %pad/u 7;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v000001d677d10ee0, 0, 4;
T_2.4 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001d677bfb4a0;
T_3 ;
    %wait E_000001d677c7a830;
    %delay 20, 0;
    %load/vec4 v000001d677d10080_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_3.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_3.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_3.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_3.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_3.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_3.5, 6;
    %jmp T_3.6;
T_3.0 ;
    %load/vec4 v000001d677d10580_0;
    %concati/vec4 0, 0, 12;
    %store/vec4 v000001d677d10e40_0, 0, 32;
    %jmp T_3.6;
T_3.1 ;
    %load/vec4 v000001d677d10080_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.7, 4;
    %pushi/vec4 0, 0, 11;
    %load/vec4 v000001d677d0f180_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001d677d10e40_0, 0, 32;
    %jmp T_3.8;
T_3.7 ;
    %load/vec4 v000001d677d0f860_0;
    %parti/s 1, 31, 6;
    %replicate 11;
    %load/vec4 v000001d677d0f860_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d677d0f860_0;
    %parti/s 8, 12, 5;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d677d0f860_0;
    %parti/s 1, 20, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d677d0f860_0;
    %parti/s 10, 21, 6;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %store/vec4 v000001d677d10e40_0, 0, 32;
T_3.8 ;
    %jmp T_3.6;
T_3.2 ;
    %load/vec4 v000001d677d10080_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.9, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001d677d0f7c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d677d10e40_0, 0, 32;
    %jmp T_3.10;
T_3.9 ;
    %load/vec4 v000001d677d0f7c0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v000001d677d0f7c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d677d10e40_0, 0, 32;
T_3.10 ;
    %jmp T_3.6;
T_3.3 ;
    %load/vec4 v000001d677d10080_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.11, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001d677d0f860_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d677d0f860_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d677d0f860_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d677d0f860_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v000001d677d10e40_0, 0, 32;
    %jmp T_3.12;
T_3.11 ;
    %load/vec4 v000001d677d0f860_0;
    %parti/s 1, 31, 6;
    %replicate 20;
    %load/vec4 v000001d677d0f860_0;
    %parti/s 1, 31, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d677d0f860_0;
    %parti/s 1, 7, 4;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d677d0f860_0;
    %parti/s 6, 25, 6;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v000001d677d0f860_0;
    %parti/s 4, 8, 5;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %pad/u 32;
    %store/vec4 v000001d677d10e40_0, 0, 32;
T_3.12 ;
    %jmp T_3.6;
T_3.4 ;
    %load/vec4 v000001d677d10080_0;
    %parti/s 1, 3, 3;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_3.13, 4;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v000001d677d115c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d677d10e40_0, 0, 32;
    %jmp T_3.14;
T_3.13 ;
    %load/vec4 v000001d677d115c0_0;
    %parti/s 1, 11, 5;
    %replicate 20;
    %load/vec4 v000001d677d115c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d677d10e40_0, 0, 32;
T_3.14 ;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 27;
    %load/vec4 v000001d677d106c0_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v000001d677d10e40_0, 0, 32;
    %jmp T_3.6;
T_3.6 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_000001d677bb7620;
T_4 ;
    %wait E_000001d677c7adf0;
    %load/vec4 v000001d677d0b530_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d677d0d290_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d677d0bdf0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d677d0b8f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d677d0c4d0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d677d0c570_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d677d0b210_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d677d0c390_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001d677d0b670_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001d677d0d330_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d677d0ba30_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d677d0c1b0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d677d0b0d0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d677d0c890_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001d677d0d510_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.2, 8;
    %delay 10, 0;
    %load/vec4 v000001d677d0b490_0;
    %assign/vec4 v000001d677d0d290_0, 0;
    %load/vec4 v000001d677d0d0b0_0;
    %assign/vec4 v000001d677d0bdf0_0, 0;
    %load/vec4 v000001d677d0d650_0;
    %assign/vec4 v000001d677d0b8f0_0, 0;
    %load/vec4 v000001d677d0b350_0;
    %assign/vec4 v000001d677d0c4d0_0, 0;
    %load/vec4 v000001d677d0b170_0;
    %assign/vec4 v000001d677d0c570_0, 0;
    %load/vec4 v000001d677d0c6b0_0;
    %assign/vec4 v000001d677d0b210_0, 0;
    %load/vec4 v000001d677d0d150_0;
    %assign/vec4 v000001d677d0c390_0, 0;
    %load/vec4 v000001d677d0af90_0;
    %assign/vec4 v000001d677d0b670_0, 0;
    %load/vec4 v000001d677d0d6f0_0;
    %assign/vec4 v000001d677d0d330_0, 0;
    %load/vec4 v000001d677d0b2b0_0;
    %assign/vec4 v000001d677d0ba30_0, 0;
    %load/vec4 v000001d677d0d3d0_0;
    %pad/u 3;
    %assign/vec4 v000001d677d0c1b0_0, 0;
    %load/vec4 v000001d677d0c430_0;
    %assign/vec4 v000001d677d0b0d0_0, 0;
    %load/vec4 v000001d677d0c750_0;
    %assign/vec4 v000001d677d0c890_0, 0;
T_4.2 ;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001d677bdb6a0;
T_5 ;
    %wait E_000001d677c79870;
    %load/vec4 v000001d677ca6010_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 16, 0, 5;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 5;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 5;
    %cmp/u;
    %jmp/1 T_5.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 5;
    %cmp/u;
    %jmp/1 T_5.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 5;
    %cmp/u;
    %jmp/1 T_5.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 5;
    %cmp/u;
    %jmp/1 T_5.6, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_5.7, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_5.8, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 5;
    %cmp/u;
    %jmp/1 T_5.9, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 5;
    %cmp/u;
    %jmp/1 T_5.10, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_5.11, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 5;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 5;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 5;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 5;
    %cmp/u;
    %jmp/1 T_5.15, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 5;
    %cmp/u;
    %jmp/1 T_5.16, 6;
    %dup/vec4;
    %pushi/vec4 15, 0, 5;
    %cmp/u;
    %jmp/1 T_5.17, 6;
    %dup/vec4;
    %pushi/vec4 31, 7, 5;
    %cmp/u;
    %jmp/1 T_5.18, 6;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001d677ca54d0_0, 0, 32;
    %jmp T_5.20;
T_5.0 ;
    %load/vec4 v000001d677ca5570_0;
    %store/vec4 v000001d677ca54d0_0, 0, 32;
    %jmp T_5.20;
T_5.1 ;
    %load/vec4 v000001d677ca48f0_0;
    %store/vec4 v000001d677ca54d0_0, 0, 32;
    %jmp T_5.20;
T_5.2 ;
    %load/vec4 v000001d677ca6510_0;
    %store/vec4 v000001d677ca54d0_0, 0, 32;
    %jmp T_5.20;
T_5.3 ;
    %load/vec4 v000001d677ca4d50_0;
    %store/vec4 v000001d677ca54d0_0, 0, 32;
    %jmp T_5.20;
T_5.4 ;
    %load/vec4 v000001d677ca47b0_0;
    %store/vec4 v000001d677ca54d0_0, 0, 32;
    %jmp T_5.20;
T_5.5 ;
    %load/vec4 v000001d677ca4fd0_0;
    %store/vec4 v000001d677ca54d0_0, 0, 32;
    %jmp T_5.20;
T_5.6 ;
    %load/vec4 v000001d677ca4f30_0;
    %store/vec4 v000001d677ca54d0_0, 0, 32;
    %jmp T_5.20;
T_5.7 ;
    %load/vec4 v000001d677ca4e90_0;
    %store/vec4 v000001d677ca54d0_0, 0, 32;
    %jmp T_5.20;
T_5.8 ;
    %load/vec4 v000001d677ca63d0_0;
    %store/vec4 v000001d677ca54d0_0, 0, 32;
    %jmp T_5.20;
T_5.9 ;
    %load/vec4 v000001d677ca4df0_0;
    %store/vec4 v000001d677ca54d0_0, 0, 32;
    %jmp T_5.20;
T_5.10 ;
    %load/vec4 v000001d677ca6290_0;
    %store/vec4 v000001d677ca54d0_0, 0, 32;
    %jmp T_5.20;
T_5.11 ;
    %load/vec4 v000001d677ca4670_0;
    %store/vec4 v000001d677ca54d0_0, 0, 32;
    %jmp T_5.20;
T_5.12 ;
    %load/vec4 v000001d677ca5610_0;
    %store/vec4 v000001d677ca54d0_0, 0, 32;
    %jmp T_5.20;
T_5.13 ;
    %load/vec4 v000001d677ca4a30_0;
    %store/vec4 v000001d677ca54d0_0, 0, 32;
    %jmp T_5.20;
T_5.14 ;
    %load/vec4 v000001d677ca5cf0_0;
    %store/vec4 v000001d677ca54d0_0, 0, 32;
    %jmp T_5.20;
T_5.15 ;
    %load/vec4 v000001d677ca61f0_0;
    %store/vec4 v000001d677ca54d0_0, 0, 32;
    %jmp T_5.20;
T_5.16 ;
    %load/vec4 v000001d677ca5a70_0;
    %store/vec4 v000001d677ca54d0_0, 0, 32;
    %jmp T_5.20;
T_5.17 ;
    %load/vec4 v000001d677ca4ad0_0;
    %store/vec4 v000001d677ca54d0_0, 0, 32;
    %jmp T_5.20;
T_5.18 ;
    %load/vec4 v000001d677ca5110_0;
    %store/vec4 v000001d677ca54d0_0, 0, 32;
    %jmp T_5.20;
T_5.20 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_000001d677be47b0;
T_6 ;
    %wait E_000001d677c79e70;
    %delay 20, 0;
    %load/vec4 v000001d677cf6a30_0;
    %parti/s 1, 3, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v000001d677cf6a30_0;
    %parti/s 3, 0, 2;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_6.2, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_6.3, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_6.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_6.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_6.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/u;
    %jmp/1 T_6.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 3;
    %cmp/u;
    %jmp/1 T_6.8, 6;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d677cf76b0_0, 0, 1;
    %jmp T_6.10;
T_6.2 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001d677cf76b0_0, 0, 1;
    %jmp T_6.10;
T_6.3 ;
    %load/vec4 v000001d677cf6990_0;
    %store/vec4 v000001d677cf76b0_0, 0, 1;
    %jmp T_6.10;
T_6.4 ;
    %load/vec4 v000001d677cf7570_0;
    %store/vec4 v000001d677cf76b0_0, 0, 1;
    %jmp T_6.10;
T_6.5 ;
    %load/vec4 v000001d677cf74d0_0;
    %store/vec4 v000001d677cf76b0_0, 0, 1;
    %jmp T_6.10;
T_6.6 ;
    %load/vec4 v000001d677cf6e90_0;
    %store/vec4 v000001d677cf76b0_0, 0, 1;
    %jmp T_6.10;
T_6.7 ;
    %load/vec4 v000001d677cf7430_0;
    %store/vec4 v000001d677cf76b0_0, 0, 1;
    %jmp T_6.10;
T_6.8 ;
    %load/vec4 v000001d677cf7bb0_0;
    %store/vec4 v000001d677cf76b0_0, 0, 1;
    %jmp T_6.10;
T_6.10 ;
    %pop/vec4 1;
    %jmp T_6.1;
T_6.0 ;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001d677cf76b0_0, 0, 1;
T_6.1 ;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_000001d677be47b0;
T_7 ;
    %wait E_000001d677c79970;
    %vpi_call 5 47 "$display", "Branch Logic | data1: %d, data2: %d, op: %b, out: %b", v000001d677cf68f0_0, v000001d677cf6d50_0, v000001d677cf6a30_0, v000001d677cf76b0_0 {0 0 0};
    %jmp T_7;
    .thread T_7, $push;
    .scope S_000001d677bb7490;
T_8 ;
    %wait E_000001d677c7adf0;
    %load/vec4 v000001d677d0bd50_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d677d0b7b0_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001d677d0cbb0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d677d0b3f0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d677d0b990_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d677d0ced0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d677d0c610_0, 0;
    %pushi/vec4 0, 0, 3;
    %assign/vec4 v000001d677d0d1f0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001d677d0ca70_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d677d0d470_0, 0;
    %jmp T_8.1;
T_8.0 ;
    %load/vec4 v000001d677d0be90_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %delay 10, 0;
    %load/vec4 v000001d677d0b710_0;
    %assign/vec4 v000001d677d0b7b0_0, 0;
    %load/vec4 v000001d677d0c7f0_0;
    %assign/vec4 v000001d677d0cbb0_0, 0;
    %load/vec4 v000001d677d0bcb0_0;
    %assign/vec4 v000001d677d0b3f0_0, 0;
    %load/vec4 v000001d677d0bf30_0;
    %assign/vec4 v000001d677d0b990_0, 0;
    %load/vec4 v000001d677d0c110_0;
    %assign/vec4 v000001d677d0ced0_0, 0;
    %load/vec4 v000001d677d0cf70_0;
    %assign/vec4 v000001d677d0c610_0, 0;
    %load/vec4 v000001d677d0bfd0_0;
    %assign/vec4 v000001d677d0ca70_0, 0;
    %load/vec4 v000001d677d0c070_0;
    %assign/vec4 v000001d677d0d1f0_0, 0;
    %load/vec4 v000001d677d0d010_0;
    %assign/vec4 v000001d677d0d470_0, 0;
T_8.2 ;
T_8.1 ;
    %jmp T_8;
    .thread T_8;
    .scope S_000001d677bc6f90;
T_9 ;
    %wait E_000001d677c7adf0;
    %load/vec4 v000001d677d0dc90_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.0, 8;
    %delay 10, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001d677d0e190_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d677d0e550_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d677d0e9b0_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d677d0cd90_0, 0;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v000001d677d0d790_0, 0;
    %pushi/vec4 0, 0, 5;
    %assign/vec4 v000001d677d0e870_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001d677d0db50_0, 0;
    %jmp T_9.1;
T_9.0 ;
    %load/vec4 v000001d677d0da10_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_9.2, 8;
    %delay 10, 0;
    %load/vec4 v000001d677d0dbf0_0;
    %assign/vec4 v000001d677d0e190_0, 0;
    %load/vec4 v000001d677d0d830_0;
    %assign/vec4 v000001d677d0e550_0, 0;
    %load/vec4 v000001d677d0dab0_0;
    %assign/vec4 v000001d677d0e9b0_0, 0;
    %load/vec4 v000001d677d0ccf0_0;
    %assign/vec4 v000001d677d0cd90_0, 0;
    %load/vec4 v000001d677d0e050_0;
    %assign/vec4 v000001d677d0d790_0, 0;
    %load/vec4 v000001d677d0e7d0_0;
    %assign/vec4 v000001d677d0e870_0, 0;
    %load/vec4 v000001d677d0de70_0;
    %assign/vec4 v000001d677d0db50_0, 0;
T_9.2 ;
T_9.1 ;
    %jmp T_9;
    .thread T_9;
    .scope S_000001d677bdb510;
T_10 ;
    %wait E_000001d677c79e30;
    %vpi_call 2 75 "$display", "PC_IF: %d, PC_MUX_SEL_EX: %d", v000001d677d12420_0, v000001d677d11de0_0 {0 0 0};
    %jmp T_10;
    .thread T_10, $push;
# The file index is used to find the file name in the following table.
:file_names 17;
    "N/A";
    "<interactive>";
    "cpu.v";
    "./EX_stage/alu/alu.v";
    "./utils/muxs/mux_32b_2to1.v";
    "./EX_stage/branch/branch_logic.v";
    "./ID_stage/control_unit/control_unit.v";
    "././utils/muxs/mux_3b_2to1.v";
    "./pipeline_regs/ex_mem_pipeline_reg.v";
    "./pipeline_regs/id_ex_pipeline_reg.v";
    "./pipeline_regs/if_id_pipeline_reg.v";
    "./pipeline_regs/mem_wb_pipeline_reg.v";
    "./IF_stage/pc/pc.v";
    "./utils/adders/adder_32b_4.v";
    "./ID_stage/reg_files/reg_files.v";
    "./ID_stage/sign_extender/sign_extender.v";
    "./utils/muxs/mux_32b_4to1.v";
