
Threadx.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000238  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00008d84  08000238  08000238  00001238  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000002a3  08008fbc  08008fbc  00009fbc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM          00000008  08009260  08009260  0000a260  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  4 .init_array   00000004  08009268  08009268  0000a268  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .fini_array   00000004  0800926c  0800926c  0000a26c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  6 .data         00000060  20000000  08009270  0000b000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .bss          00002899  20000060  080092d0  0000b060  2**2
                  ALLOC
  8 ._user_heap_stack 00000607  200028f9  080092d0  0000b8f9  2**0
                  ALLOC
  9 .ARM.attributes 00000036  00000000  00000000  0000b060  2**0
                  CONTENTS, READONLY
 10 .debug_info   0001c807  00000000  00000000  0000b096  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 11 .debug_abbrev 000045a3  00000000  00000000  0002789d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 12 .debug_aranges 00001470  00000000  00000000  0002be40  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_rnglists 00000f16  00000000  00000000  0002d2b0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_macro  000371c3  00000000  00000000  0002e1c6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_line   0001d52a  00000000  00000000  00065389  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_str    0014d7cc  00000000  00000000  000828b3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .comment      00000043  00000000  00000000  001d007f  2**0
                  CONTENTS, READONLY
 18 .debug_frame  00005364  00000000  00000000  001d00c4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line_str 00000101  00000000  00000000  001d5428  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000238 <__do_global_dtors_aux>:
 8000238:	b510      	push	{r4, lr}
 800023a:	4c05      	ldr	r4, [pc, #20]	@ (8000250 <__do_global_dtors_aux+0x18>)
 800023c:	7823      	ldrb	r3, [r4, #0]
 800023e:	b933      	cbnz	r3, 800024e <__do_global_dtors_aux+0x16>
 8000240:	4b04      	ldr	r3, [pc, #16]	@ (8000254 <__do_global_dtors_aux+0x1c>)
 8000242:	b113      	cbz	r3, 800024a <__do_global_dtors_aux+0x12>
 8000244:	4804      	ldr	r0, [pc, #16]	@ (8000258 <__do_global_dtors_aux+0x20>)
 8000246:	f3af 8000 	nop.w
 800024a:	2301      	movs	r3, #1
 800024c:	7023      	strb	r3, [r4, #0]
 800024e:	bd10      	pop	{r4, pc}
 8000250:	20000060 	.word	0x20000060
 8000254:	00000000 	.word	0x00000000
 8000258:	08008fa4 	.word	0x08008fa4

0800025c <frame_dummy>:
 800025c:	b508      	push	{r3, lr}
 800025e:	4b03      	ldr	r3, [pc, #12]	@ (800026c <frame_dummy+0x10>)
 8000260:	b11b      	cbz	r3, 800026a <frame_dummy+0xe>
 8000262:	4903      	ldr	r1, [pc, #12]	@ (8000270 <frame_dummy+0x14>)
 8000264:	4803      	ldr	r0, [pc, #12]	@ (8000274 <frame_dummy+0x18>)
 8000266:	f3af 8000 	nop.w
 800026a:	bd08      	pop	{r3, pc}
 800026c:	00000000 	.word	0x00000000
 8000270:	20000064 	.word	0x20000064
 8000274:	08008fa4 	.word	0x08008fa4

08000278 <_tx_initialize_low_level>:
    .thumb_func
.type _tx_initialize_low_level, function
_tx_initialize_low_level:

    /* Disable interrupts during ThreadX initialization.  */
    CPSID   i
 8000278:	b672      	cpsid	i
    LDR     r1, =__RAM_segment_used_end__           // Build first free address
    ADD     r1, r1, #4                              //
    STR     r1, [r0]                                // Setup first unused memory pointer
#endif
    /* Setup Vector Table Offset Register.  */
    MOV     r0, #0xE000E000                         // Build address of NVIC registers
 800027a:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 800027e:	4917      	ldr	r1, [pc, #92]	@ (80002dc <__tx_DBGHandler+0x4>)
    STR     r1, [r0, #0xD08]                        // Set vector table address
 8000280:	f8c0 1d08 	str.w	r1, [r0, #3336]	@ 0xd08

    /* Enable the cycle count register.  */
    LDR     r0, =0xE0001000                         // Build address of DWT register
 8000284:	4816      	ldr	r0, [pc, #88]	@ (80002e0 <__tx_DBGHandler+0x8>)
    LDR     r1, [r0]                                // Pickup the current value
 8000286:	6801      	ldr	r1, [r0, #0]
    ORR     r1, r1, #1                              // Set the CYCCNTENA bit
 8000288:	f041 0101 	orr.w	r1, r1, #1
    STR     r1, [r0]                                // Enable the cycle count register
 800028c:	6001      	str	r1, [r0, #0]

    /* Set system stack pointer from vector value.  */
    LDR     r0, =_tx_thread_system_stack_ptr        // Build address of system stack pointer
 800028e:	4815      	ldr	r0, [pc, #84]	@ (80002e4 <__tx_DBGHandler+0xc>)
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 8000290:	4912      	ldr	r1, [pc, #72]	@ (80002dc <__tx_DBGHandler+0x4>)
    LDR     r1, [r1]                                // Pickup reset stack pointer
 8000292:	6809      	ldr	r1, [r1, #0]
    STR     r1, [r0]                                // Save system stack pointer
 8000294:	6001      	str	r1, [r0, #0]

    /* Configure SysTick.  */
    MOV     r0, #0xE000E000                         // Build address of NVIC registers
 8000296:	f04f 20e0 	mov.w	r0, #3758153728	@ 0xe000e000
    LDR     r1, =SYSTICK_CYCLES
 800029a:	4913      	ldr	r1, [pc, #76]	@ (80002e8 <__tx_DBGHandler+0x10>)
    STR     r1, [r0, #0x14]                         // Setup SysTick Reload Value
 800029c:	6141      	str	r1, [r0, #20]
    MOV     r1, #0x7                                // Build SysTick Control Enable Value
 800029e:	f04f 0107 	mov.w	r1, #7
    STR     r1, [r0, #0x10]                         // Setup SysTick Control
 80002a2:	6101      	str	r1, [r0, #16]

    /* Configure handler priorities.  */
    LDR     r1, =0x00000000                         // Rsrv, UsgF, BusF, MemM
 80002a4:	f04f 0100 	mov.w	r1, #0
    STR     r1, [r0, #0xD18]                        // Setup System Handlers 4-7 Priority Registers
 80002a8:	f8c0 1d18 	str.w	r1, [r0, #3352]	@ 0xd18

    LDR     r1, =0xFF000000                         // SVCl, Rsrv, Rsrv, Rsrv
 80002ac:	f04f 417f 	mov.w	r1, #4278190080	@ 0xff000000
    STR     r1, [r0, #0xD1C]                        // Setup System Handlers 8-11 Priority Registers
 80002b0:	f8c0 1d1c 	str.w	r1, [r0, #3356]	@ 0xd1c
                                                    // Note: SVC must be lowest priority, which is 0xFF

    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 80002b4:	490d      	ldr	r1, [pc, #52]	@ (80002ec <__tx_DBGHandler+0x14>)
    STR     r1, [r0, #0xD20]                        // Setup System Handlers 12-15 Priority Registers
 80002b6:	f8c0 1d20 	str.w	r1, [r0, #3360]	@ 0xd20
                                                    // Note: PnSV must be lowest priority, which is 0xFF

    /* Return to caller.  */
    BX      lr
 80002ba:	4770      	bx	lr

080002bc <__tx_BadHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_BadHandler
    .thumb_func
.type __tx_BadHandler, function
__tx_BadHandler:
    B       __tx_BadHandler
 80002bc:	f7ff bffe 	b.w	80002bc <__tx_BadHandler>

080002c0 <__tx_IntHandler>:
    .thumb_func
.type __tx_IntHandler, function
__tx_IntHandler:
// VOID InterruptHandler (VOID)
// {
    PUSH    {r0,lr}     // Save LR (and dummy r0 to maintain stack alignment)
 80002c0:	b501      	push	{r0, lr}
    /* Do interrupt handler work here */
    /* .... */
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0,lr}
 80002c2:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      lr
 80002c6:	4770      	bx	lr

080002c8 <SysTick_Handler>:
    .thumb_func
.type SysTick_Handler, function
SysTick_Handler:
// VOID TimerInterruptHandler (VOID)
// {
    PUSH    {r0,lr}     // Save LR (and dummy r0 to maintain stack alignment)
 80002c8:	b501      	push	{r0, lr}
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_enter             // Call the ISR enter function
#endif
    BL      _tx_timer_interrupt
 80002ca:	f000 f897 	bl	80003fc <_tx_timer_interrupt>
#if (defined(TX_ENABLE_EXECUTION_CHANGE_NOTIFY) || defined(TX_EXECUTION_PROFILE_ENABLE))
    BL      _tx_execution_isr_exit              // Call the ISR exit function
#endif
    POP     {r0,lr}
 80002ce:	e8bd 4001 	ldmia.w	sp!, {r0, lr}
    BX      lr
 80002d2:	4770      	bx	lr

080002d4 <__tx_NMIHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_NMIHandler
    .thumb_func
.type __tx_NMIHandler, function
__tx_NMIHandler:
    B       __tx_NMIHandler
 80002d4:	f7ff bffe 	b.w	80002d4 <__tx_NMIHandler>

080002d8 <__tx_DBGHandler>:
    .eabi_attribute Tag_ABI_align_preserved, 1
    .global  __tx_DBGHandler
    .thumb_func
.type __tx_DBGHandler, function
__tx_DBGHandler:
    B       __tx_DBGHandler
 80002d8:	f7ff bffe 	b.w	80002d8 <__tx_DBGHandler>
    LDR     r1, =g_pfnVectors                       // Pickup address of vector table
 80002dc:	08000000 	.word	0x08000000
    LDR     r0, =0xE0001000                         // Build address of DWT register
 80002e0:	e0001000 	.word	0xe0001000
    LDR     r0, =_tx_thread_system_stack_ptr        // Build address of system stack pointer
 80002e4:	200021a8 	.word	0x200021a8
    LDR     r1, =SYSTICK_CYCLES
 80002e8:	000afc7f 	.word	0x000afc7f
    LDR     r1, =0x40FF0000                         // SysT, PnSV, Rsrv, DbgM
 80002ec:	40ff0000 	.word	0x40ff0000

080002f0 <_tx_thread_schedule>:
    /* This function should only ever be called on Cortex-M
       from the first schedule request. Subsequent scheduling occurs
       from the PendSV handling routine below. */

    /* Clear the preempt-disable flag to enable rescheduling after initialization on Cortex-M targets.  */
    MOV     r0, #0                                  // Build value for TX_FALSE
 80002f0:	f04f 0000 	mov.w	r0, #0
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80002f4:	4a2d      	ldr	r2, [pc, #180]	@ (80003ac <_tx_vfp_access+0x4>)
    STR     r0, [r2, #0]                            // Clear preempt disable flag
 80002f6:	6010      	str	r0, [r2, #0]

#ifdef __ARM_FP
    /* Clear CONTROL.FPCA bit so VFP registers aren't unnecessarily stacked.  */
    MRS     r0, CONTROL                             // Pickup current CONTROL register
 80002f8:	f3ef 8014 	mrs	r0, CONTROL
    BIC     r0, r0, #4                              // Clear the FPCA bit
 80002fc:	f020 0004 	bic.w	r0, r0, #4
    MSR     CONTROL, r0                             // Setup new CONTROL register
 8000300:	f380 8814 	msr	CONTROL, r0
#endif

    /* Enable interrupts */
    CPSIE   i
 8000304:	b662      	cpsie	i

    /* Enter the scheduler for the first time.  */
    MOV     r0, #0x10000000                         // Load PENDSVSET bit
 8000306:	f04f 5080 	mov.w	r0, #268435456	@ 0x10000000
    MOV     r1, #0xE000E000                         // Load NVIC base
 800030a:	f04f 21e0 	mov.w	r1, #3758153728	@ 0xe000e000
    STR     r0, [r1, #0xD04]                        // Set PENDSVBIT in ICSR
 800030e:	f8c1 0d04 	str.w	r0, [r1, #3332]	@ 0xd04
    DSB                                             // Complete all memory accesses
 8000312:	f3bf 8f4f 	dsb	sy
    ISB                                             // Flush pipeline
 8000316:	f3bf 8f6f 	isb	sy

0800031a <__tx_wait_here>:

    /* Wait here for the PendSV to take place.  */

__tx_wait_here:
    B       __tx_wait_here                          // Wait for the PendSV to happen
 800031a:	e7fe      	b.n	800031a <__tx_wait_here>

0800031c <PendSV_Handler>:
#else
    CPSIE   i                                       // Enable interrupts
#endif  /* TX_PORT_USE_BASEPRI */
#endif  /* EXECUTION PROFILE */

    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 800031c:	4824      	ldr	r0, [pc, #144]	@ (80003b0 <_tx_vfp_access+0x8>)
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 800031e:	4a25      	ldr	r2, [pc, #148]	@ (80003b4 <_tx_vfp_access+0xc>)
    MOV     r3, #0                                  // Build NULL value
 8000320:	f04f 0300 	mov.w	r3, #0
    LDR     r1, [r0]                                // Pickup current thread pointer
 8000324:	6801      	ldr	r1, [r0, #0]

    /* Determine if there is a current thread to finish preserving.  */

    CBZ     r1, __tx_ts_new                         // If NULL, skip preservation
 8000326:	b191      	cbz	r1, 800034e <__tx_ts_new>

    /* Recover PSP and preserve current thread context.  */

    STR     r3, [r0]                                // Set _tx_thread_current_ptr to NULL
 8000328:	6003      	str	r3, [r0, #0]
    MRS     r12, PSP                                // Pickup PSP pointer (thread's stack pointer)
 800032a:	f3ef 8c09 	mrs	ip, PSP
    STMDB   r12!, {r4-r11}                          // Save its remaining registers
 800032e:	e92c 0ff0 	stmdb	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 8000332:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_save
 8000336:	d101      	bne.n	800033c <_skip_vfp_save>
    VSTMDB  r12!,{s16-s31}                          // Yes, save additional VFP registers
 8000338:	ed2c 8a10 	vstmdb	ip!, {s16-s31}

0800033c <_skip_vfp_save>:
_skip_vfp_save:
#endif
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800033c:	4c1e      	ldr	r4, [pc, #120]	@ (80003b8 <_tx_vfp_access+0x10>)
    STMDB   r12!, {LR}                              // Save LR on the stack
 800033e:	f84c ed04 	str.w	lr, [ip, #-4]!
    STR     r12, [r1, #8]                           // Save the thread stack pointer
 8000342:	f8c1 c008 	str.w	ip, [r1, #8]
_skip_secure_save:
#endif

    /* Determine if time-slice is active. If it isn't, skip time handling processing.  */

    LDR     r5, [r4]                                // Pickup current time-slice
 8000346:	6825      	ldr	r5, [r4, #0]
    CBZ     r5, __tx_ts_new                         // If not active, skip processing
 8000348:	b10d      	cbz	r5, 800034e <__tx_ts_new>

    /* Time-slice is active, save the current thread's time-slice and clear the global time-slice variable.  */

    STR     r5, [r1, #24]                           // Save current time-slice
 800034a:	618d      	str	r5, [r1, #24]

    /* Clear the global time-slice.  */

    STR     r3, [r4]                                // Clear time-slice
 800034c:	6023      	str	r3, [r4, #0]

0800034e <__tx_ts_new>:

#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 800034e:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Is there another thread ready to execute?
 8000350:	6811      	ldr	r1, [r2, #0]
    CBZ     r1, __tx_ts_wait                        // No, skip to the wait processing
 8000352:	b1d1      	cbz	r1, 800038a <__tx_ts_wait>

    /* Yes, another thread is ready for else, make the current thread the new thread.  */

    STR     r1, [r0]                                // Setup the current thread pointer to the new thread
 8000354:	6001      	str	r1, [r0, #0]
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 8000356:	b662      	cpsie	i

08000358 <__tx_ts_restore>:
#endif

    /* Increment the thread run count.  */

__tx_ts_restore:
    LDR     r7, [r1, #4]                            // Pickup the current thread run count
 8000358:	684f      	ldr	r7, [r1, #4]
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 800035a:	4c17      	ldr	r4, [pc, #92]	@ (80003b8 <_tx_vfp_access+0x10>)
    LDR     r5, [r1, #24]                           // Pickup thread's current time-slice
 800035c:	698d      	ldr	r5, [r1, #24]
    ADD     r7, r7, #1                              // Increment the thread run count
 800035e:	f107 0701 	add.w	r7, r7, #1
    STR     r7, [r1, #4]                            // Store the new run count
 8000362:	604f      	str	r7, [r1, #4]

    /* Setup global time-slice with thread's current time-slice.  */

    STR     r5, [r4]                                // Setup global time-slice
 8000364:	6025      	str	r5, [r4, #0]
    POP     {r0,r1}                                 // Restore r1 (and dummy r0)
_skip_secure_restore:
#endif

    /* Restore the thread context and PSP.  */
    LDR     r12, [r1, #12]                          // Get stack start
 8000366:	f8d1 c00c 	ldr.w	ip, [r1, #12]
    MSR     PSPLIM, r12                             // Set stack limit
 800036a:	f38c 880b 	msr	PSPLIM, ip
    LDR     r12, [r1, #8]                           // Pickup thread's stack pointer
 800036e:	f8d1 c008 	ldr.w	ip, [r1, #8]
    LDMIA   r12!, {LR}                              // Pickup LR
 8000372:	f85c eb04 	ldr.w	lr, [ip], #4
#ifdef __ARM_FP
    TST     LR, #0x10                               // Determine if the VFP extended frame is present
 8000376:	f01e 0f10 	tst.w	lr, #16
    BNE     _skip_vfp_restore                       // If not, skip VFP restore
 800037a:	d101      	bne.n	8000380 <_skip_vfp_restore>
    VLDMIA  r12!, {s16-s31}                         // Yes, restore additional VFP registers
 800037c:	ecbc 8a10 	vldmia	ip!, {s16-s31}

08000380 <_skip_vfp_restore>:
_skip_vfp_restore:
#endif
    LDMIA   r12!, {r4-r11}                          // Recover thread's registers
 8000380:	e8bc 0ff0 	ldmia.w	ip!, {r4, r5, r6, r7, r8, r9, sl, fp}
    MSR     PSP, r12                                // Setup the thread's stack pointer
 8000384:	f38c 8809 	msr	PSP, ip

    BX      lr                                      // Return to thread!
 8000388:	4770      	bx	lr

0800038a <__tx_ts_wait>:
__tx_ts_wait:
#ifdef TX_PORT_USE_BASEPRI
    LDR     r1, =TX_PORT_BASEPRI                    // Mask interrupt priorities =< TX_PORT_BASEPRI
    MSR     BASEPRI, r1
#else
    CPSID   i                                       // Disable interrupts
 800038a:	b672      	cpsid	i
#endif
    LDR     r1, [r2]                                // Pickup the next thread to execute pointer
 800038c:	6811      	ldr	r1, [r2, #0]
    STR     r1, [r0]                                // Store it in the current pointer
 800038e:	6001      	str	r1, [r0, #0]
    CBNZ    r1, __tx_ts_ready                       // If non-NULL, a new thread is ready!
 8000390:	b909      	cbnz	r1, 8000396 <__tx_ts_ready>

#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 8000392:	b662      	cpsie	i
#endif
    B       __tx_ts_wait                            // Loop to continue waiting
 8000394:	e7f9      	b.n	800038a <__tx_ts_wait>

08000396 <__tx_ts_ready>:

    /* At this point, we have a new thread ready to go. Clear any newly pended PendSV - since we are
       already in the handler!  */
__tx_ts_ready:
    MOV     r7, #0x08000000                         // Build clear PendSV value
 8000396:	f04f 6700 	mov.w	r7, #134217728	@ 0x8000000
    MOV     r8, #0xE000E000                         // Build base NVIC address
 800039a:	f04f 28e0 	mov.w	r8, #3758153728	@ 0xe000e000
    STR     r7, [r8, #0xD04]                        // Clear any PendSV
 800039e:	f8c8 7d04 	str.w	r7, [r8, #3332]	@ 0xd04
    /* Re-enable interrupts and restore new thread.  */
#ifdef TX_PORT_USE_BASEPRI
    MOV     r4, #0                                  // Disable BASEPRI masking (enable interrupts)
    MSR     BASEPRI, r4
#else
    CPSIE   i                                       // Enable interrupts
 80003a2:	b662      	cpsie	i
#endif
    B       __tx_ts_restore                         // Restore the thread
 80003a4:	e7d8      	b.n	8000358 <__tx_ts_restore>
 80003a6:	bf00      	nop

080003a8 <_tx_vfp_access>:
.type _tx_vfp_access, function
_tx_vfp_access:
#if TX_ENABLE_FPU_SUPPORT
    VMOV.F32 s0, s0                                 // Simply access the VFP
#endif
    BX       lr                                     // Return to caller
 80003a8:	4770      	bx	lr
 80003aa:	0000      	.short	0x0000
    LDR     r2, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80003ac:	20002244 	.word	0x20002244
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80003b0:	200021ac 	.word	0x200021ac
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80003b4:	200021b0 	.word	0x200021b0
    LDR     r4, =_tx_timer_time_slice               // Build address of time-slice variable
 80003b8:	200027b0 	.word	0x200027b0

080003bc <_tx_thread_stack_build>:
                       pc          Initial value for pc
                       xPSR        Initial value for xPSR

    Stack Bottom: (higher memory address)  */

    LDR     r2, [r0, #16]                           // Pickup end of stack area
 80003bc:	6902      	ldr	r2, [r0, #16]
    BIC     r2, r2, #0x7                            // Align frame for 8-byte alignment
 80003be:	f022 0207 	bic.w	r2, r2, #7
    SUB     r2, r2, #68                             // Subtract frame size
 80003c2:	f1a2 0244 	sub.w	r2, r2, #68	@ 0x44
#ifdef TX_SINGLE_MODE_SECURE
    LDR     r3, =0xFFFFFFFD                         // Build initial LR value for secure mode
#else
    LDR     r3, =0xFFFFFFBC                         // Build initial LR value to return to non-secure PSP
 80003c6:	f06f 0343 	mvn.w	r3, #67	@ 0x43
#endif
    STR     r3, [r2, #0]                            // Save on the stack
 80003ca:	6013      	str	r3, [r2, #0]

    /* Actually build the stack frame.  */

    MOV     r3, #0                                  // Build initial register value
 80003cc:	f04f 0300 	mov.w	r3, #0
    STR     r3, [r2, #4]                            // Store initial r4
 80003d0:	6053      	str	r3, [r2, #4]
    STR     r3, [r2, #8]                            // Store initial r5
 80003d2:	6093      	str	r3, [r2, #8]
    STR     r3, [r2, #12]                           // Store initial r6
 80003d4:	60d3      	str	r3, [r2, #12]
    STR     r3, [r2, #16]                           // Store initial r7
 80003d6:	6113      	str	r3, [r2, #16]
    STR     r3, [r2, #20]                           // Store initial r8
 80003d8:	6153      	str	r3, [r2, #20]
    STR     r3, [r2, #24]                           // Store initial r9
 80003da:	6193      	str	r3, [r2, #24]
    STR     r3, [r2, #28]                           // Store initial r10
 80003dc:	61d3      	str	r3, [r2, #28]
    STR     r3, [r2, #32]                           // Store initial r11
 80003de:	6213      	str	r3, [r2, #32]

    /* Hardware stack follows.  */

    STR     r3, [r2, #36]                           // Store initial r0
 80003e0:	6253      	str	r3, [r2, #36]	@ 0x24
    STR     r3, [r2, #40]                           // Store initial r1
 80003e2:	6293      	str	r3, [r2, #40]	@ 0x28
    STR     r3, [r2, #44]                           // Store initial r2
 80003e4:	62d3      	str	r3, [r2, #44]	@ 0x2c
    STR     r3, [r2, #48]                           // Store initial r3
 80003e6:	6313      	str	r3, [r2, #48]	@ 0x30
    STR     r3, [r2, #52]                           // Store initial r12
 80003e8:	6353      	str	r3, [r2, #52]	@ 0x34
    MOV     r3, #0xFFFFFFFF                         // Poison EXC_RETURN value
 80003ea:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
    STR     r3, [r2, #56]                           // Store initial lr
 80003ee:	6393      	str	r3, [r2, #56]	@ 0x38
    STR     r1, [r2, #60]                           // Store initial pc
 80003f0:	63d1      	str	r1, [r2, #60]	@ 0x3c
    MOV     r3, #0x01000000                         // Only T-bit need be set
 80003f2:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
    STR     r3, [r2, #64]                           // Store initial xPSR
 80003f6:	6413      	str	r3, [r2, #64]	@ 0x40

    /* Setup stack pointer.  */
    // thread_ptr -> tx_thread_stack_ptr =  r2;

    STR     r2, [r0, #8]                            // Save stack pointer in thread's
 80003f8:	6082      	str	r2, [r0, #8]
                                                    //   control block
    BX      lr                                      // Return to caller
 80003fa:	4770      	bx	lr

080003fc <_tx_timer_interrupt>:
       for use.  */

    /* Increment the system clock.  */
    // _tx_timer_system_clock++;

    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 80003fc:	4922      	ldr	r1, [pc, #136]	@ (8000488 <__tx_timer_nothing_expired+0x8>)
    LDR     r0, [r1, #0]                            // Pickup system clock
 80003fe:	6808      	ldr	r0, [r1, #0]
    ADD     r0, r0, #1                              // Increment system clock
 8000400:	f100 0001 	add.w	r0, r0, #1
    STR     r0, [r1, #0]                            // Store new system clock
 8000404:	6008      	str	r0, [r1, #0]

    /* Test for time-slice expiration.  */
    // if (_tx_timer_time_slice)
    // {

    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 8000406:	4b21      	ldr	r3, [pc, #132]	@ (800048c <__tx_timer_nothing_expired+0xc>)
    LDR     r2, [r3, #0]                            // Pickup time-slice
 8000408:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_no_time_slice            // Is it non-active?
 800040a:	b13a      	cbz	r2, 800041c <__tx_timer_no_time_slice>
                                                    // Yes, skip time-slice processing

       /* Decrement the time_slice.  */
       // _tx_timer_time_slice--;

    SUB     r2, r2, #1                              // Decrement the time-slice
 800040c:	f1a2 0201 	sub.w	r2, r2, #1
    STR     r2, [r3, #0]                            // Store new time-slice value
 8000410:	601a      	str	r2, [r3, #0]

       /* Check for expiration.  */
       // if (__tx_timer_time_slice == 0)

    CBNZ    r2, __tx_timer_no_time_slice            // Has it expired?
 8000412:	b91a      	cbnz	r2, 800041c <__tx_timer_no_time_slice>
                                                    // No, skip expiration processing

       /* Set the time-slice expired flag.  */
       // _tx_timer_expired_time_slice =  TX_TRUE;

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000414:	4b1e      	ldr	r3, [pc, #120]	@ (8000490 <__tx_timer_nothing_expired+0x10>)
    MOV     r0, #1                                  // Build expired value
 8000416:	f04f 0001 	mov.w	r0, #1
    STR     r0, [r3, #0]                            // Set time-slice expiration flag
 800041a:	6018      	str	r0, [r3, #0]

0800041c <__tx_timer_no_time_slice>:

    /* Test for timer expiration.  */
    // if (*_tx_timer_current_ptr)
    // {

    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 800041c:	491d      	ldr	r1, [pc, #116]	@ (8000494 <__tx_timer_nothing_expired+0x14>)
    LDR     r0, [r1, #0]                            // Pickup current timer
 800041e:	6808      	ldr	r0, [r1, #0]
    LDR     r2, [r0, #0]                            // Pickup timer list entry
 8000420:	6802      	ldr	r2, [r0, #0]
    CBZ     r2, __tx_timer_no_timer                 // Is there anything in the list?
 8000422:	b122      	cbz	r2, 800042e <__tx_timer_no_timer>
                                                    // No, just increment the timer

        /* Set expiration flag.  */
        // _tx_timer_expired =  TX_TRUE;

    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000424:	4b1c      	ldr	r3, [pc, #112]	@ (8000498 <__tx_timer_nothing_expired+0x18>)
    MOV     r2, #1                                  // Build expired value
 8000426:	f04f 0201 	mov.w	r2, #1
    STR     r2, [r3, #0]                            // Set expired flag
 800042a:	601a      	str	r2, [r3, #0]
    B       __tx_timer_done                         // Finished timer processing
 800042c:	e008      	b.n	8000440 <__tx_timer_done>

0800042e <__tx_timer_no_timer>:
__tx_timer_no_timer:

        /* No timer expired, increment the timer pointer.  */
        // _tx_timer_current_ptr++;

    ADD     r0, r0, #4                              // Move to next timer
 800042e:	f100 0004 	add.w	r0, r0, #4

        /* Check for wrap-around.  */
        // if (_tx_timer_current_ptr == _tx_timer_list_end)

    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 8000432:	4b1a      	ldr	r3, [pc, #104]	@ (800049c <__tx_timer_nothing_expired+0x1c>)
    LDR     r2, [r3, #0]                            // Pickup list end
 8000434:	681a      	ldr	r2, [r3, #0]
    CMP     r0, r2                                  // Are we at list end?
 8000436:	4290      	cmp	r0, r2
    BNE     __tx_timer_skip_wrap                    // No, skip wrap-around logic
 8000438:	d101      	bne.n	800043e <__tx_timer_skip_wrap>

            /* Wrap to beginning of list.  */
            // _tx_timer_current_ptr =  _tx_timer_list_start;

    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 800043a:	4b19      	ldr	r3, [pc, #100]	@ (80004a0 <__tx_timer_nothing_expired+0x20>)
    LDR     r0, [r3, #0]                            // Set current pointer to list start
 800043c:	6818      	ldr	r0, [r3, #0]

0800043e <__tx_timer_skip_wrap>:

__tx_timer_skip_wrap:

    STR     r0, [r1, #0]                            // Store new current timer pointer
 800043e:	6008      	str	r0, [r1, #0]

08000440 <__tx_timer_done>:

    /* See if anything has expired.  */
    // if ((_tx_timer_expired_time_slice) || (_tx_timer_expired))
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of expired flag
 8000440:	4b13      	ldr	r3, [pc, #76]	@ (8000490 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            // Pickup time-slice expired flag
 8000442:	681a      	ldr	r2, [r3, #0]
    CBNZ    r2, __tx_something_expired              // Did a time-slice expire?
 8000444:	b912      	cbnz	r2, 800044c <__tx_something_expired>
                                                    // If non-zero, time-slice expired
    LDR     r1, =_tx_timer_expired                  // Pickup addr of other expired flag
 8000446:	4914      	ldr	r1, [pc, #80]	@ (8000498 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 8000448:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_nothing_expired          // Did a timer expire?
 800044a:	b1c8      	cbz	r0, 8000480 <__tx_timer_nothing_expired>

0800044c <__tx_something_expired>:
                                                    // No, nothing expired

__tx_something_expired:

    PUSH    {r0, lr}                                // Save the lr register on the stack
 800044c:	b501      	push	{r0, lr}

    /* Did a timer expire?  */
    // if (_tx_timer_expired)
    // {

    LDR     r1, =_tx_timer_expired                  // Pickup addr of expired flag
 800044e:	4912      	ldr	r1, [pc, #72]	@ (8000498 <__tx_timer_nothing_expired+0x18>)
    LDR     r0, [r1, #0]                            // Pickup timer expired flag
 8000450:	6808      	ldr	r0, [r1, #0]
    CBZ     r0, __tx_timer_dont_activate            // Check for timer expiration
 8000452:	b108      	cbz	r0, 8000458 <__tx_timer_dont_activate>
                                                    // If not set, skip timer activation

        /* Process timer expiration.  */
        // _tx_timer_expiration_process();

    BL      _tx_timer_expiration_process            // Call the timer expiration handling routine
 8000454:	f007 fd24 	bl	8007ea0 <_tx_timer_expiration_process>

08000458 <__tx_timer_dont_activate>:

    /* Did time slice expire?  */
    // if (_tx_timer_expired_time_slice)
    // {

    LDR     r3, =_tx_timer_expired_time_slice       // Pickup addr of time-slice expired
 8000458:	4b0d      	ldr	r3, [pc, #52]	@ (8000490 <__tx_timer_nothing_expired+0x10>)
    LDR     r2, [r3, #0]                            // Pickup the actual flag
 800045a:	681a      	ldr	r2, [r3, #0]
    CBZ     r2, __tx_timer_not_ts_expiration        // See if the flag is set
 800045c:	b172      	cbz	r2, 800047c <__tx_timer_not_ts_expiration>
                                                    // No, skip time-slice processing

        /* Time slice interrupted thread.  */
        // _tx_thread_time_slice();

    BL      _tx_thread_time_slice                   // Call time-slice processing
 800045e:	f007 fc91 	bl	8007d84 <_tx_thread_time_slice>
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 8000462:	4810      	ldr	r0, [pc, #64]	@ (80004a4 <__tx_timer_nothing_expired+0x24>)
    LDR     r1, [r0]                                // Is the preempt disable flag set?
 8000464:	6801      	ldr	r1, [r0, #0]
    CBNZ    r1, __tx_timer_skip_time_slice          // Yes, skip the PendSV logic
 8000466:	b949      	cbnz	r1, 800047c <__tx_timer_not_ts_expiration>
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 8000468:	480f      	ldr	r0, [pc, #60]	@ (80004a8 <__tx_timer_nothing_expired+0x28>)
    LDR     r1, [r0]                                // Pickup the current thread pointer
 800046a:	6801      	ldr	r1, [r0, #0]
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 800046c:	4a0f      	ldr	r2, [pc, #60]	@ (80004ac <__tx_timer_nothing_expired+0x2c>)
    LDR     r3, [r2]                                // Pickup the execute thread pointer
 800046e:	6813      	ldr	r3, [r2, #0]
    LDR     r0, =0xE000ED04                         // Build address of control register
 8000470:	480f      	ldr	r0, [pc, #60]	@ (80004b0 <__tx_timer_nothing_expired+0x30>)
    LDR     r2, =0x10000000                         // Build value for PendSV bit
 8000472:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
    CMP     r1, r3                                  // Are they the same?
 8000476:	4299      	cmp	r1, r3
    BEQ     __tx_timer_skip_time_slice              // If the same, there was no time-slice performed
 8000478:	d000      	beq.n	800047c <__tx_timer_not_ts_expiration>
    STR     r2, [r0]                                // Not the same, issue the PendSV for preemption
 800047a:	6002      	str	r2, [r0, #0]

0800047c <__tx_timer_not_ts_expiration>:
__tx_timer_skip_time_slice:
    // }

__tx_timer_not_ts_expiration:

    POP     {r0, lr}                                // Recover lr register (r0 is just there for
 800047c:	e8bd 4001 	ldmia.w	sp!, {r0, lr}

08000480 <__tx_timer_nothing_expired>:

    // }

__tx_timer_nothing_expired:

    DSB                                             // Complete all memory access
 8000480:	f3bf 8f4f 	dsb	sy
    BX      lr                                      // Return to caller
 8000484:	4770      	bx	lr
 8000486:	0000      	.short	0x0000
    LDR     r1, =_tx_timer_system_clock             // Pickup address of system clock
 8000488:	20002250 	.word	0x20002250
    LDR     r3, =_tx_timer_time_slice               // Pickup address of time-slice
 800048c:	200027b0 	.word	0x200027b0
    LDR     r3, =_tx_timer_expired_time_slice       // Pickup address of expired flag
 8000490:	20002254 	.word	0x20002254
    LDR     r1, =_tx_timer_current_ptr              // Pickup current timer pointer address
 8000494:	200022e0 	.word	0x200022e0
    LDR     r3, =_tx_timer_expired                  // Pickup expiration flag address
 8000498:	200022e4 	.word	0x200022e4
    LDR     r3, =_tx_timer_list_end                 // Pickup addr of timer list end
 800049c:	200022dc 	.word	0x200022dc
    LDR     r3, =_tx_timer_list_start               // Pickup addr of timer list start
 80004a0:	200022d8 	.word	0x200022d8
    LDR     r0, =_tx_thread_preempt_disable         // Build address of preempt disable flag
 80004a4:	20002244 	.word	0x20002244
    LDR     r0, =_tx_thread_current_ptr             // Build current thread pointer address
 80004a8:	200021ac 	.word	0x200021ac
    LDR     r2, =_tx_thread_execute_ptr             // Build execute thread pointer address
 80004ac:	200021b0 	.word	0x200021b0
    LDR     r0, =0xE000ED04                         // Build address of control register
 80004b0:	e000ed04 	.word	0xe000ed04

080004b4 <strlen>:
 80004b4:	4603      	mov	r3, r0
 80004b6:	f813 2b01 	ldrb.w	r2, [r3], #1
 80004ba:	2a00      	cmp	r2, #0
 80004bc:	d1fb      	bne.n	80004b6 <strlen+0x2>
 80004be:	1a18      	subs	r0, r3, r0
 80004c0:	3801      	subs	r0, #1
 80004c2:	4770      	bx	lr

080004c4 <__aeabi_uldivmod>:
 80004c4:	b953      	cbnz	r3, 80004dc <__aeabi_uldivmod+0x18>
 80004c6:	b94a      	cbnz	r2, 80004dc <__aeabi_uldivmod+0x18>
 80004c8:	2900      	cmp	r1, #0
 80004ca:	bf08      	it	eq
 80004cc:	2800      	cmpeq	r0, #0
 80004ce:	bf1c      	itt	ne
 80004d0:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 80004d4:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 80004d8:	f000 b9b0 	b.w	800083c <__aeabi_idiv0>
 80004dc:	f1ad 0c08 	sub.w	ip, sp, #8
 80004e0:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 80004e4:	f000 f806 	bl	80004f4 <__udivmoddi4>
 80004e8:	f8dd e004 	ldr.w	lr, [sp, #4]
 80004ec:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 80004f0:	b004      	add	sp, #16
 80004f2:	4770      	bx	lr

080004f4 <__udivmoddi4>:
 80004f4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80004f8:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 80004fa:	4688      	mov	r8, r1
 80004fc:	4604      	mov	r4, r0
 80004fe:	468e      	mov	lr, r1
 8000500:	2b00      	cmp	r3, #0
 8000502:	d14a      	bne.n	800059a <__udivmoddi4+0xa6>
 8000504:	428a      	cmp	r2, r1
 8000506:	4617      	mov	r7, r2
 8000508:	d95f      	bls.n	80005ca <__udivmoddi4+0xd6>
 800050a:	fab2 f682 	clz	r6, r2
 800050e:	b14e      	cbz	r6, 8000524 <__udivmoddi4+0x30>
 8000510:	f1c6 0320 	rsb	r3, r6, #32
 8000514:	fa01 fe06 	lsl.w	lr, r1, r6
 8000518:	40b7      	lsls	r7, r6
 800051a:	40b4      	lsls	r4, r6
 800051c:	fa20 f303 	lsr.w	r3, r0, r3
 8000520:	ea43 0e0e 	orr.w	lr, r3, lr
 8000524:	ea4f 4817 	mov.w	r8, r7, lsr #16
 8000528:	fa1f fc87 	uxth.w	ip, r7
 800052c:	0c23      	lsrs	r3, r4, #16
 800052e:	fbbe f1f8 	udiv	r1, lr, r8
 8000532:	fb08 ee11 	mls	lr, r8, r1, lr
 8000536:	fb01 f20c 	mul.w	r2, r1, ip
 800053a:	ea43 430e 	orr.w	r3, r3, lr, lsl #16
 800053e:	429a      	cmp	r2, r3
 8000540:	d907      	bls.n	8000552 <__udivmoddi4+0x5e>
 8000542:	18fb      	adds	r3, r7, r3
 8000544:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000548:	d202      	bcs.n	8000550 <__udivmoddi4+0x5c>
 800054a:	429a      	cmp	r2, r3
 800054c:	f200 8154 	bhi.w	80007f8 <__udivmoddi4+0x304>
 8000550:	4601      	mov	r1, r0
 8000552:	1a9b      	subs	r3, r3, r2
 8000554:	b2a2      	uxth	r2, r4
 8000556:	fbb3 f0f8 	udiv	r0, r3, r8
 800055a:	fb08 3310 	mls	r3, r8, r0, r3
 800055e:	fb00 fc0c 	mul.w	ip, r0, ip
 8000562:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 8000566:	4594      	cmp	ip, r2
 8000568:	d90b      	bls.n	8000582 <__udivmoddi4+0x8e>
 800056a:	18ba      	adds	r2, r7, r2
 800056c:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 8000570:	bf2c      	ite	cs
 8000572:	2401      	movcs	r4, #1
 8000574:	2400      	movcc	r4, #0
 8000576:	4594      	cmp	ip, r2
 8000578:	d902      	bls.n	8000580 <__udivmoddi4+0x8c>
 800057a:	2c00      	cmp	r4, #0
 800057c:	f000 813f 	beq.w	80007fe <__udivmoddi4+0x30a>
 8000580:	4618      	mov	r0, r3
 8000582:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000586:	eba2 020c 	sub.w	r2, r2, ip
 800058a:	2100      	movs	r1, #0
 800058c:	b11d      	cbz	r5, 8000596 <__udivmoddi4+0xa2>
 800058e:	40f2      	lsrs	r2, r6
 8000590:	2300      	movs	r3, #0
 8000592:	e9c5 2300 	strd	r2, r3, [r5]
 8000596:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800059a:	428b      	cmp	r3, r1
 800059c:	d905      	bls.n	80005aa <__udivmoddi4+0xb6>
 800059e:	b10d      	cbz	r5, 80005a4 <__udivmoddi4+0xb0>
 80005a0:	e9c5 0100 	strd	r0, r1, [r5]
 80005a4:	2100      	movs	r1, #0
 80005a6:	4608      	mov	r0, r1
 80005a8:	e7f5      	b.n	8000596 <__udivmoddi4+0xa2>
 80005aa:	fab3 f183 	clz	r1, r3
 80005ae:	2900      	cmp	r1, #0
 80005b0:	d14e      	bne.n	8000650 <__udivmoddi4+0x15c>
 80005b2:	4543      	cmp	r3, r8
 80005b4:	f0c0 8112 	bcc.w	80007dc <__udivmoddi4+0x2e8>
 80005b8:	4282      	cmp	r2, r0
 80005ba:	f240 810f 	bls.w	80007dc <__udivmoddi4+0x2e8>
 80005be:	4608      	mov	r0, r1
 80005c0:	2d00      	cmp	r5, #0
 80005c2:	d0e8      	beq.n	8000596 <__udivmoddi4+0xa2>
 80005c4:	e9c5 4e00 	strd	r4, lr, [r5]
 80005c8:	e7e5      	b.n	8000596 <__udivmoddi4+0xa2>
 80005ca:	2a00      	cmp	r2, #0
 80005cc:	f000 80ac 	beq.w	8000728 <__udivmoddi4+0x234>
 80005d0:	fab2 f682 	clz	r6, r2
 80005d4:	2e00      	cmp	r6, #0
 80005d6:	f040 80bb 	bne.w	8000750 <__udivmoddi4+0x25c>
 80005da:	1a8b      	subs	r3, r1, r2
 80005dc:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 80005e0:	b2bc      	uxth	r4, r7
 80005e2:	2101      	movs	r1, #1
 80005e4:	0c02      	lsrs	r2, r0, #16
 80005e6:	b280      	uxth	r0, r0
 80005e8:	fbb3 fcfe 	udiv	ip, r3, lr
 80005ec:	fb0e 331c 	mls	r3, lr, ip, r3
 80005f0:	ea42 4303 	orr.w	r3, r2, r3, lsl #16
 80005f4:	fb04 f20c 	mul.w	r2, r4, ip
 80005f8:	429a      	cmp	r2, r3
 80005fa:	d90e      	bls.n	800061a <__udivmoddi4+0x126>
 80005fc:	18fb      	adds	r3, r7, r3
 80005fe:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000602:	bf2c      	ite	cs
 8000604:	f04f 0901 	movcs.w	r9, #1
 8000608:	f04f 0900 	movcc.w	r9, #0
 800060c:	429a      	cmp	r2, r3
 800060e:	d903      	bls.n	8000618 <__udivmoddi4+0x124>
 8000610:	f1b9 0f00 	cmp.w	r9, #0
 8000614:	f000 80ec 	beq.w	80007f0 <__udivmoddi4+0x2fc>
 8000618:	46c4      	mov	ip, r8
 800061a:	1a9b      	subs	r3, r3, r2
 800061c:	fbb3 f8fe 	udiv	r8, r3, lr
 8000620:	fb0e 3318 	mls	r3, lr, r8, r3
 8000624:	fb04 f408 	mul.w	r4, r4, r8
 8000628:	ea40 4203 	orr.w	r2, r0, r3, lsl #16
 800062c:	4294      	cmp	r4, r2
 800062e:	d90b      	bls.n	8000648 <__udivmoddi4+0x154>
 8000630:	18ba      	adds	r2, r7, r2
 8000632:	f108 33ff 	add.w	r3, r8, #4294967295	@ 0xffffffff
 8000636:	bf2c      	ite	cs
 8000638:	2001      	movcs	r0, #1
 800063a:	2000      	movcc	r0, #0
 800063c:	4294      	cmp	r4, r2
 800063e:	d902      	bls.n	8000646 <__udivmoddi4+0x152>
 8000640:	2800      	cmp	r0, #0
 8000642:	f000 80d1 	beq.w	80007e8 <__udivmoddi4+0x2f4>
 8000646:	4698      	mov	r8, r3
 8000648:	1b12      	subs	r2, r2, r4
 800064a:	ea48 400c 	orr.w	r0, r8, ip, lsl #16
 800064e:	e79d      	b.n	800058c <__udivmoddi4+0x98>
 8000650:	f1c1 0620 	rsb	r6, r1, #32
 8000654:	408b      	lsls	r3, r1
 8000656:	fa08 f401 	lsl.w	r4, r8, r1
 800065a:	fa00 f901 	lsl.w	r9, r0, r1
 800065e:	fa22 f706 	lsr.w	r7, r2, r6
 8000662:	fa28 f806 	lsr.w	r8, r8, r6
 8000666:	408a      	lsls	r2, r1
 8000668:	431f      	orrs	r7, r3
 800066a:	fa20 f306 	lsr.w	r3, r0, r6
 800066e:	0c38      	lsrs	r0, r7, #16
 8000670:	4323      	orrs	r3, r4
 8000672:	fa1f fc87 	uxth.w	ip, r7
 8000676:	0c1c      	lsrs	r4, r3, #16
 8000678:	fbb8 fef0 	udiv	lr, r8, r0
 800067c:	fb00 881e 	mls	r8, r0, lr, r8
 8000680:	ea44 4408 	orr.w	r4, r4, r8, lsl #16
 8000684:	fb0e f80c 	mul.w	r8, lr, ip
 8000688:	45a0      	cmp	r8, r4
 800068a:	d90e      	bls.n	80006aa <__udivmoddi4+0x1b6>
 800068c:	193c      	adds	r4, r7, r4
 800068e:	f10e 3aff 	add.w	sl, lr, #4294967295	@ 0xffffffff
 8000692:	bf2c      	ite	cs
 8000694:	f04f 0b01 	movcs.w	fp, #1
 8000698:	f04f 0b00 	movcc.w	fp, #0
 800069c:	45a0      	cmp	r8, r4
 800069e:	d903      	bls.n	80006a8 <__udivmoddi4+0x1b4>
 80006a0:	f1bb 0f00 	cmp.w	fp, #0
 80006a4:	f000 80b8 	beq.w	8000818 <__udivmoddi4+0x324>
 80006a8:	46d6      	mov	lr, sl
 80006aa:	eba4 0408 	sub.w	r4, r4, r8
 80006ae:	fa1f f883 	uxth.w	r8, r3
 80006b2:	fbb4 f3f0 	udiv	r3, r4, r0
 80006b6:	fb00 4413 	mls	r4, r0, r3, r4
 80006ba:	fb03 fc0c 	mul.w	ip, r3, ip
 80006be:	ea48 4404 	orr.w	r4, r8, r4, lsl #16
 80006c2:	45a4      	cmp	ip, r4
 80006c4:	d90e      	bls.n	80006e4 <__udivmoddi4+0x1f0>
 80006c6:	193c      	adds	r4, r7, r4
 80006c8:	f103 30ff 	add.w	r0, r3, #4294967295	@ 0xffffffff
 80006cc:	bf2c      	ite	cs
 80006ce:	f04f 0801 	movcs.w	r8, #1
 80006d2:	f04f 0800 	movcc.w	r8, #0
 80006d6:	45a4      	cmp	ip, r4
 80006d8:	d903      	bls.n	80006e2 <__udivmoddi4+0x1ee>
 80006da:	f1b8 0f00 	cmp.w	r8, #0
 80006de:	f000 809f 	beq.w	8000820 <__udivmoddi4+0x32c>
 80006e2:	4603      	mov	r3, r0
 80006e4:	ea43 400e 	orr.w	r0, r3, lr, lsl #16
 80006e8:	eba4 040c 	sub.w	r4, r4, ip
 80006ec:	fba0 ec02 	umull	lr, ip, r0, r2
 80006f0:	4564      	cmp	r4, ip
 80006f2:	4673      	mov	r3, lr
 80006f4:	46e0      	mov	r8, ip
 80006f6:	d302      	bcc.n	80006fe <__udivmoddi4+0x20a>
 80006f8:	d107      	bne.n	800070a <__udivmoddi4+0x216>
 80006fa:	45f1      	cmp	r9, lr
 80006fc:	d205      	bcs.n	800070a <__udivmoddi4+0x216>
 80006fe:	ebbe 0302 	subs.w	r3, lr, r2
 8000702:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000706:	3801      	subs	r0, #1
 8000708:	46e0      	mov	r8, ip
 800070a:	b15d      	cbz	r5, 8000724 <__udivmoddi4+0x230>
 800070c:	ebb9 0203 	subs.w	r2, r9, r3
 8000710:	eb64 0408 	sbc.w	r4, r4, r8
 8000714:	fa04 f606 	lsl.w	r6, r4, r6
 8000718:	fa22 f301 	lsr.w	r3, r2, r1
 800071c:	40cc      	lsrs	r4, r1
 800071e:	431e      	orrs	r6, r3
 8000720:	e9c5 6400 	strd	r6, r4, [r5]
 8000724:	2100      	movs	r1, #0
 8000726:	e736      	b.n	8000596 <__udivmoddi4+0xa2>
 8000728:	fbb1 fcf2 	udiv	ip, r1, r2
 800072c:	0c01      	lsrs	r1, r0, #16
 800072e:	4614      	mov	r4, r2
 8000730:	b280      	uxth	r0, r0
 8000732:	4696      	mov	lr, r2
 8000734:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 8000738:	2620      	movs	r6, #32
 800073a:	4690      	mov	r8, r2
 800073c:	ea40 4301 	orr.w	r3, r0, r1, lsl #16
 8000740:	4610      	mov	r0, r2
 8000742:	fbb1 f1f2 	udiv	r1, r1, r2
 8000746:	eba3 0308 	sub.w	r3, r3, r8
 800074a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 800074e:	e74b      	b.n	80005e8 <__udivmoddi4+0xf4>
 8000750:	40b7      	lsls	r7, r6
 8000752:	f1c6 0320 	rsb	r3, r6, #32
 8000756:	fa01 f206 	lsl.w	r2, r1, r6
 800075a:	fa21 f803 	lsr.w	r8, r1, r3
 800075e:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000762:	fa20 f303 	lsr.w	r3, r0, r3
 8000766:	b2bc      	uxth	r4, r7
 8000768:	40b0      	lsls	r0, r6
 800076a:	4313      	orrs	r3, r2
 800076c:	0c02      	lsrs	r2, r0, #16
 800076e:	0c19      	lsrs	r1, r3, #16
 8000770:	b280      	uxth	r0, r0
 8000772:	fbb8 f9fe 	udiv	r9, r8, lr
 8000776:	fb0e 8819 	mls	r8, lr, r9, r8
 800077a:	ea41 4108 	orr.w	r1, r1, r8, lsl #16
 800077e:	fb09 f804 	mul.w	r8, r9, r4
 8000782:	4588      	cmp	r8, r1
 8000784:	d951      	bls.n	800082a <__udivmoddi4+0x336>
 8000786:	1879      	adds	r1, r7, r1
 8000788:	f109 3cff 	add.w	ip, r9, #4294967295	@ 0xffffffff
 800078c:	bf2c      	ite	cs
 800078e:	f04f 0a01 	movcs.w	sl, #1
 8000792:	f04f 0a00 	movcc.w	sl, #0
 8000796:	4588      	cmp	r8, r1
 8000798:	d902      	bls.n	80007a0 <__udivmoddi4+0x2ac>
 800079a:	f1ba 0f00 	cmp.w	sl, #0
 800079e:	d031      	beq.n	8000804 <__udivmoddi4+0x310>
 80007a0:	eba1 0108 	sub.w	r1, r1, r8
 80007a4:	fbb1 f9fe 	udiv	r9, r1, lr
 80007a8:	fb09 f804 	mul.w	r8, r9, r4
 80007ac:	fb0e 1119 	mls	r1, lr, r9, r1
 80007b0:	b29b      	uxth	r3, r3
 80007b2:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80007b6:	4543      	cmp	r3, r8
 80007b8:	d235      	bcs.n	8000826 <__udivmoddi4+0x332>
 80007ba:	18fb      	adds	r3, r7, r3
 80007bc:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 80007c0:	bf2c      	ite	cs
 80007c2:	f04f 0a01 	movcs.w	sl, #1
 80007c6:	f04f 0a00 	movcc.w	sl, #0
 80007ca:	4543      	cmp	r3, r8
 80007cc:	d2bb      	bcs.n	8000746 <__udivmoddi4+0x252>
 80007ce:	f1ba 0f00 	cmp.w	sl, #0
 80007d2:	d1b8      	bne.n	8000746 <__udivmoddi4+0x252>
 80007d4:	f1a9 0102 	sub.w	r1, r9, #2
 80007d8:	443b      	add	r3, r7
 80007da:	e7b4      	b.n	8000746 <__udivmoddi4+0x252>
 80007dc:	1a84      	subs	r4, r0, r2
 80007de:	eb68 0203 	sbc.w	r2, r8, r3
 80007e2:	2001      	movs	r0, #1
 80007e4:	4696      	mov	lr, r2
 80007e6:	e6eb      	b.n	80005c0 <__udivmoddi4+0xcc>
 80007e8:	443a      	add	r2, r7
 80007ea:	f1a8 0802 	sub.w	r8, r8, #2
 80007ee:	e72b      	b.n	8000648 <__udivmoddi4+0x154>
 80007f0:	f1ac 0c02 	sub.w	ip, ip, #2
 80007f4:	443b      	add	r3, r7
 80007f6:	e710      	b.n	800061a <__udivmoddi4+0x126>
 80007f8:	3902      	subs	r1, #2
 80007fa:	443b      	add	r3, r7
 80007fc:	e6a9      	b.n	8000552 <__udivmoddi4+0x5e>
 80007fe:	443a      	add	r2, r7
 8000800:	3802      	subs	r0, #2
 8000802:	e6be      	b.n	8000582 <__udivmoddi4+0x8e>
 8000804:	eba7 0808 	sub.w	r8, r7, r8
 8000808:	f1a9 0c02 	sub.w	ip, r9, #2
 800080c:	4441      	add	r1, r8
 800080e:	fbb1 f9fe 	udiv	r9, r1, lr
 8000812:	fb09 f804 	mul.w	r8, r9, r4
 8000816:	e7c9      	b.n	80007ac <__udivmoddi4+0x2b8>
 8000818:	f1ae 0e02 	sub.w	lr, lr, #2
 800081c:	443c      	add	r4, r7
 800081e:	e744      	b.n	80006aa <__udivmoddi4+0x1b6>
 8000820:	3b02      	subs	r3, #2
 8000822:	443c      	add	r4, r7
 8000824:	e75e      	b.n	80006e4 <__udivmoddi4+0x1f0>
 8000826:	4649      	mov	r1, r9
 8000828:	e78d      	b.n	8000746 <__udivmoddi4+0x252>
 800082a:	eba1 0108 	sub.w	r1, r1, r8
 800082e:	46cc      	mov	ip, r9
 8000830:	fbb1 f9fe 	udiv	r9, r1, lr
 8000834:	fb09 f804 	mul.w	r8, r9, r4
 8000838:	e7b8      	b.n	80007ac <__udivmoddi4+0x2b8>
 800083a:	bf00      	nop

0800083c <__aeabi_idiv0>:
 800083c:	4770      	bx	lr
 800083e:	bf00      	nop

08000840 <tx_application_define>:
  * @brief  Define the initial system.
  * @param  first_unused_memory : Pointer to the first unused memory
  * @retval None
  */
VOID tx_application_define(VOID *first_unused_memory)
{
 8000840:	b580      	push	{r7, lr}
 8000842:	b086      	sub	sp, #24
 8000844:	af02      	add	r7, sp, #8
 8000846:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN  tx_application_define_1*/

  /* USER CODE END  tx_application_define_1 */
#if (USE_STATIC_ALLOCATION == 1)
  UINT status = TX_SUCCESS;
 8000848:	2300      	movs	r3, #0
 800084a:	60fb      	str	r3, [r7, #12]
  VOID *memory_ptr;

  if (tx_byte_pool_create(&tx_app_byte_pool, "Tx App memory pool", tx_byte_pool_buffer, TX_APP_MEM_POOL_SIZE) != TX_SUCCESS)
 800084c:	2334      	movs	r3, #52	@ 0x34
 800084e:	9300      	str	r3, [sp, #0]
 8000850:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000854:	4a0b      	ldr	r2, [pc, #44]	@ (8000884 <tx_application_define+0x44>)
 8000856:	490c      	ldr	r1, [pc, #48]	@ (8000888 <tx_application_define+0x48>)
 8000858:	480c      	ldr	r0, [pc, #48]	@ (800088c <tx_application_define+0x4c>)
 800085a:	f007 fd57 	bl	800830c <_txe_byte_pool_create>
 800085e:	4603      	mov	r3, r0
 8000860:	2b00      	cmp	r3, #0
 8000862:	d10a      	bne.n	800087a <tx_application_define+0x3a>
  {
    /* USER CODE BEGIN TX_Byte_Pool_Success */

    /* USER CODE END TX_Byte_Pool_Success */

    memory_ptr = (VOID *)&tx_app_byte_pool;
 8000864:	4b09      	ldr	r3, [pc, #36]	@ (800088c <tx_application_define+0x4c>)
 8000866:	60bb      	str	r3, [r7, #8]
    status = App_ThreadX_Init(memory_ptr);
 8000868:	68b8      	ldr	r0, [r7, #8]
 800086a:	f000 f811 	bl	8000890 <App_ThreadX_Init>
 800086e:	60f8      	str	r0, [r7, #12]
    if (status != TX_SUCCESS)
 8000870:	68fb      	ldr	r3, [r7, #12]
 8000872:	2b00      	cmp	r3, #0
 8000874:	d001      	beq.n	800087a <tx_application_define+0x3a>
    {
      /* USER CODE BEGIN  App_ThreadX_Init_Error */
      while(1)
 8000876:	bf00      	nop
 8000878:	e7fd      	b.n	8000876 <tx_application_define+0x36>
  /* USER CODE BEGIN DYNAMIC_MEM_ALLOC */
  (void)first_unused_memory;
  /* USER CODE END DYNAMIC_MEM_ALLOC */
#endif

}
 800087a:	bf00      	nop
 800087c:	3710      	adds	r7, #16
 800087e:	46bd      	mov	sp, r7
 8000880:	bd80      	pop	{r7, pc}
 8000882:	bf00      	nop
 8000884:	2000007c 	.word	0x2000007c
 8000888:	08008fbc 	.word	0x08008fbc
 800088c:	2000047c 	.word	0x2000047c

08000890 <App_ThreadX_Init>:
 * @brief  Application ThreadX Initialization.
 * @param memory_ptr: memory pointer
 * @retval int
 */
UINT App_ThreadX_Init(VOID *memory_ptr)
{
 8000890:	b580      	push	{r7, lr}
 8000892:	b08e      	sub	sp, #56	@ 0x38
 8000894:	af08      	add	r7, sp, #32
 8000896:	6078      	str	r0, [r7, #4]
UINT ret = TX_SUCCESS;
 8000898:	2300      	movs	r3, #0
 800089a:	613b      	str	r3, [r7, #16]
/* USER CODE BEGIN App_ThreadX_MEM_POOL */

/* USER CODE END App_ThreadX_MEM_POOL */
/* USER CODE BEGIN App_ThreadX_Init */
uint8_t status;
status = 0;
 800089c:	2300      	movs	r3, #0
 800089e:	75fb      	strb	r3, [r7, #23]
const char *err_msg = "Failed to start thread1\r\n";
 80008a0:	4b8a      	ldr	r3, [pc, #552]	@ (8000acc <App_ThreadX_Init+0x23c>)
 80008a2:	60fb      	str	r3, [r7, #12]

									//SUPERVISOR THREAD
if (tx_thread_create(&thread_ptr1, "led_thread1", ld1_thread_entry, 0, thread_stack1, THREAD_STACK_SIZE,
 80008a4:	23b0      	movs	r3, #176	@ 0xb0
 80008a6:	9306      	str	r3, [sp, #24]
 80008a8:	2301      	movs	r3, #1
 80008aa:	9305      	str	r3, [sp, #20]
 80008ac:	2301      	movs	r3, #1
 80008ae:	9304      	str	r3, [sp, #16]
 80008b0:	230a      	movs	r3, #10
 80008b2:	9303      	str	r3, [sp, #12]
 80008b4:	230a      	movs	r3, #10
 80008b6:	9302      	str	r3, [sp, #8]
 80008b8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80008bc:	9301      	str	r3, [sp, #4]
 80008be:	4b84      	ldr	r3, [pc, #528]	@ (8000ad0 <App_ThreadX_Init+0x240>)
 80008c0:	9300      	str	r3, [sp, #0]
 80008c2:	2300      	movs	r3, #0
 80008c4:	4a83      	ldr	r2, [pc, #524]	@ (8000ad4 <App_ThreadX_Init+0x244>)
 80008c6:	4984      	ldr	r1, [pc, #528]	@ (8000ad8 <App_ThreadX_Init+0x248>)
 80008c8:	4884      	ldr	r0, [pc, #528]	@ (8000adc <App_ThreadX_Init+0x24c>)
 80008ca:	f007 fdbf 	bl	800844c <_txe_thread_create>
 80008ce:	4603      	mov	r3, r0
 80008d0:	2b00      	cmp	r3, #0
 80008d2:	d001      	beq.n	80008d8 <App_ThreadX_Init+0x48>
10, 10, 1, TX_AUTO_START) != TX_SUCCESS)
	status = TX_THREAD_ERROR;
 80008d4:	230e      	movs	r3, #14
 80008d6:	75fb      	strb	r3, [r7, #23]
if (status == TX_THREAD_ERROR)
 80008d8:	7dfb      	ldrb	r3, [r7, #23]
 80008da:	2b0e      	cmp	r3, #14
 80008dc:	d10a      	bne.n	80008f4 <App_ThreadX_Init+0x64>
	HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 80008de:	68f8      	ldr	r0, [r7, #12]
 80008e0:	f7ff fde8 	bl	80004b4 <strlen>
 80008e4:	4603      	mov	r3, r0
 80008e6:	b29a      	uxth	r2, r3
 80008e8:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80008ec:	68f9      	ldr	r1, [r7, #12]
 80008ee:	487c      	ldr	r0, [pc, #496]	@ (8000ae0 <App_ThreadX_Init+0x250>)
 80008f0:	f005 ff92 	bl	8006818 <HAL_UART_Transmit>


									//DC MOTOR THREAD
if (tx_thread_create(&dc_motor_thread, "motor_thread", dc_motor, 0, dc_motor_stack, THREAD_STACK_SIZE,
 80008f4:	23b0      	movs	r3, #176	@ 0xb0
 80008f6:	9306      	str	r3, [sp, #24]
 80008f8:	2301      	movs	r3, #1
 80008fa:	9305      	str	r3, [sp, #20]
 80008fc:	2301      	movs	r3, #1
 80008fe:	9304      	str	r3, [sp, #16]
 8000900:	230a      	movs	r3, #10
 8000902:	9303      	str	r3, [sp, #12]
 8000904:	230a      	movs	r3, #10
 8000906:	9302      	str	r3, [sp, #8]
 8000908:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800090c:	9301      	str	r3, [sp, #4]
 800090e:	4b75      	ldr	r3, [pc, #468]	@ (8000ae4 <App_ThreadX_Init+0x254>)
 8000910:	9300      	str	r3, [sp, #0]
 8000912:	2300      	movs	r3, #0
 8000914:	4a74      	ldr	r2, [pc, #464]	@ (8000ae8 <App_ThreadX_Init+0x258>)
 8000916:	4975      	ldr	r1, [pc, #468]	@ (8000aec <App_ThreadX_Init+0x25c>)
 8000918:	4875      	ldr	r0, [pc, #468]	@ (8000af0 <App_ThreadX_Init+0x260>)
 800091a:	f007 fd97 	bl	800844c <_txe_thread_create>
 800091e:	4603      	mov	r3, r0
 8000920:	2b00      	cmp	r3, #0
 8000922:	d001      	beq.n	8000928 <App_ThreadX_Init+0x98>
10, 10, 1, TX_AUTO_START) != TX_SUCCESS)
	status = TX_THREAD_ERROR;
 8000924:	230e      	movs	r3, #14
 8000926:	75fb      	strb	r3, [r7, #23]
if (status == TX_THREAD_ERROR)
 8000928:	7dfb      	ldrb	r3, [r7, #23]
 800092a:	2b0e      	cmp	r3, #14
 800092c:	d110      	bne.n	8000950 <App_ThreadX_Init+0xc0>
{
	sprintf(err_msg, "Failed to start DCmtT\r\n", (unsigned long)free);
 800092e:	4b71      	ldr	r3, [pc, #452]	@ (8000af4 <App_ThreadX_Init+0x264>)
 8000930:	461a      	mov	r2, r3
 8000932:	4971      	ldr	r1, [pc, #452]	@ (8000af8 <App_ThreadX_Init+0x268>)
 8000934:	68f8      	ldr	r0, [r7, #12]
 8000936:	f007 ff31 	bl	800879c <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 800093a:	68f8      	ldr	r0, [r7, #12]
 800093c:	f7ff fdba 	bl	80004b4 <strlen>
 8000940:	4603      	mov	r3, r0
 8000942:	b29a      	uxth	r2, r3
 8000944:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000948:	68f9      	ldr	r1, [r7, #12]
 800094a:	4865      	ldr	r0, [pc, #404]	@ (8000ae0 <App_ThreadX_Init+0x250>)
 800094c:	f005 ff64 	bl	8006818 <HAL_UART_Transmit>
}

									//SERVO MOTOR THREAD
if (tx_thread_create(&servo_motor_thread, "servo_thread", servo_motor, 0, servo_motor_stack, THREAD_STACK_SIZE,
 8000950:	23b0      	movs	r3, #176	@ 0xb0
 8000952:	9306      	str	r3, [sp, #24]
 8000954:	2301      	movs	r3, #1
 8000956:	9305      	str	r3, [sp, #20]
 8000958:	2301      	movs	r3, #1
 800095a:	9304      	str	r3, [sp, #16]
 800095c:	230a      	movs	r3, #10
 800095e:	9303      	str	r3, [sp, #12]
 8000960:	230a      	movs	r3, #10
 8000962:	9302      	str	r3, [sp, #8]
 8000964:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000968:	9301      	str	r3, [sp, #4]
 800096a:	4b64      	ldr	r3, [pc, #400]	@ (8000afc <App_ThreadX_Init+0x26c>)
 800096c:	9300      	str	r3, [sp, #0]
 800096e:	2300      	movs	r3, #0
 8000970:	4a63      	ldr	r2, [pc, #396]	@ (8000b00 <App_ThreadX_Init+0x270>)
 8000972:	4964      	ldr	r1, [pc, #400]	@ (8000b04 <App_ThreadX_Init+0x274>)
 8000974:	4864      	ldr	r0, [pc, #400]	@ (8000b08 <App_ThreadX_Init+0x278>)
 8000976:	f007 fd69 	bl	800844c <_txe_thread_create>
 800097a:	4603      	mov	r3, r0
 800097c:	2b00      	cmp	r3, #0
 800097e:	d001      	beq.n	8000984 <App_ThreadX_Init+0xf4>
10, 10, 1, TX_AUTO_START) != TX_SUCCESS)
	status = TX_THREAD_ERROR;
 8000980:	230e      	movs	r3, #14
 8000982:	75fb      	strb	r3, [r7, #23]
if (status == TX_THREAD_ERROR)
 8000984:	7dfb      	ldrb	r3, [r7, #23]
 8000986:	2b0e      	cmp	r3, #14
 8000988:	d110      	bne.n	80009ac <App_ThreadX_Init+0x11c>
{
	sprintf(err_msg, "Failed to start servT\r\n", (unsigned long)free);
 800098a:	4b5a      	ldr	r3, [pc, #360]	@ (8000af4 <App_ThreadX_Init+0x264>)
 800098c:	461a      	mov	r2, r3
 800098e:	495f      	ldr	r1, [pc, #380]	@ (8000b0c <App_ThreadX_Init+0x27c>)
 8000990:	68f8      	ldr	r0, [r7, #12]
 8000992:	f007 ff03 	bl	800879c <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 8000996:	68f8      	ldr	r0, [r7, #12]
 8000998:	f7ff fd8c 	bl	80004b4 <strlen>
 800099c:	4603      	mov	r3, r0
 800099e:	b29a      	uxth	r2, r3
 80009a0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80009a4:	68f9      	ldr	r1, [r7, #12]
 80009a6:	484e      	ldr	r0, [pc, #312]	@ (8000ae0 <App_ThreadX_Init+0x250>)
 80009a8:	f005 ff36 	bl	8006818 <HAL_UART_Transmit>
}

									//SPEED SENSOR THREAD
if (tx_thread_create(&speed_sensor_stack, "speedS_thread", ld1_thread_entry, 0, speed_sensor_stack, THREAD_STACK_SIZE,
 80009ac:	23b0      	movs	r3, #176	@ 0xb0
 80009ae:	9306      	str	r3, [sp, #24]
 80009b0:	2301      	movs	r3, #1
 80009b2:	9305      	str	r3, [sp, #20]
 80009b4:	2301      	movs	r3, #1
 80009b6:	9304      	str	r3, [sp, #16]
 80009b8:	230a      	movs	r3, #10
 80009ba:	9303      	str	r3, [sp, #12]
 80009bc:	230a      	movs	r3, #10
 80009be:	9302      	str	r3, [sp, #8]
 80009c0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80009c4:	9301      	str	r3, [sp, #4]
 80009c6:	4b52      	ldr	r3, [pc, #328]	@ (8000b10 <App_ThreadX_Init+0x280>)
 80009c8:	9300      	str	r3, [sp, #0]
 80009ca:	2300      	movs	r3, #0
 80009cc:	4a41      	ldr	r2, [pc, #260]	@ (8000ad4 <App_ThreadX_Init+0x244>)
 80009ce:	4951      	ldr	r1, [pc, #324]	@ (8000b14 <App_ThreadX_Init+0x284>)
 80009d0:	484f      	ldr	r0, [pc, #316]	@ (8000b10 <App_ThreadX_Init+0x280>)
 80009d2:	f007 fd3b 	bl	800844c <_txe_thread_create>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b00      	cmp	r3, #0
 80009da:	d001      	beq.n	80009e0 <App_ThreadX_Init+0x150>
10, 10, 1, TX_AUTO_START) != TX_SUCCESS)
	status = TX_THREAD_ERROR;
 80009dc:	230e      	movs	r3, #14
 80009de:	75fb      	strb	r3, [r7, #23]
if (status == TX_THREAD_ERROR)
 80009e0:	7dfb      	ldrb	r3, [r7, #23]
 80009e2:	2b0e      	cmp	r3, #14
 80009e4:	d110      	bne.n	8000a08 <App_ThreadX_Init+0x178>
{
	sprintf(err_msg, "Failed to start speedTh\r\n", (unsigned long)free);
 80009e6:	4b43      	ldr	r3, [pc, #268]	@ (8000af4 <App_ThreadX_Init+0x264>)
 80009e8:	461a      	mov	r2, r3
 80009ea:	494b      	ldr	r1, [pc, #300]	@ (8000b18 <App_ThreadX_Init+0x288>)
 80009ec:	68f8      	ldr	r0, [r7, #12]
 80009ee:	f007 fed5 	bl	800879c <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 80009f2:	68f8      	ldr	r0, [r7, #12]
 80009f4:	f7ff fd5e 	bl	80004b4 <strlen>
 80009f8:	4603      	mov	r3, r0
 80009fa:	b29a      	uxth	r2, r3
 80009fc:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a00:	68f9      	ldr	r1, [r7, #12]
 8000a02:	4837      	ldr	r0, [pc, #220]	@ (8000ae0 <App_ThreadX_Init+0x250>)
 8000a04:	f005 ff08 	bl	8006818 <HAL_UART_Transmit>
}

									//CAN TX THREAD
if (tx_thread_create(&canTX_thread, "Can TX", canTX, 0, canTX_stack, THREAD_STACK_SIZE,
 8000a08:	23b0      	movs	r3, #176	@ 0xb0
 8000a0a:	9306      	str	r3, [sp, #24]
 8000a0c:	2301      	movs	r3, #1
 8000a0e:	9305      	str	r3, [sp, #20]
 8000a10:	2301      	movs	r3, #1
 8000a12:	9304      	str	r3, [sp, #16]
 8000a14:	230a      	movs	r3, #10
 8000a16:	9303      	str	r3, [sp, #12]
 8000a18:	230a      	movs	r3, #10
 8000a1a:	9302      	str	r3, [sp, #8]
 8000a1c:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a20:	9301      	str	r3, [sp, #4]
 8000a22:	4b3e      	ldr	r3, [pc, #248]	@ (8000b1c <App_ThreadX_Init+0x28c>)
 8000a24:	9300      	str	r3, [sp, #0]
 8000a26:	2300      	movs	r3, #0
 8000a28:	4a3d      	ldr	r2, [pc, #244]	@ (8000b20 <App_ThreadX_Init+0x290>)
 8000a2a:	493e      	ldr	r1, [pc, #248]	@ (8000b24 <App_ThreadX_Init+0x294>)
 8000a2c:	483e      	ldr	r0, [pc, #248]	@ (8000b28 <App_ThreadX_Init+0x298>)
 8000a2e:	f007 fd0d 	bl	800844c <_txe_thread_create>
 8000a32:	4603      	mov	r3, r0
 8000a34:	2b00      	cmp	r3, #0
 8000a36:	d001      	beq.n	8000a3c <App_ThreadX_Init+0x1ac>
10, 10, 1, TX_AUTO_START) != TX_SUCCESS)
	status = TX_THREAD_ERROR;
 8000a38:	230e      	movs	r3, #14
 8000a3a:	75fb      	strb	r3, [r7, #23]
if (status == TX_THREAD_ERROR)
 8000a3c:	7dfb      	ldrb	r3, [r7, #23]
 8000a3e:	2b0e      	cmp	r3, #14
 8000a40:	d110      	bne.n	8000a64 <App_ThreadX_Init+0x1d4>
{
	sprintf(err_msg, "Failed to start canTXT\r\n", (unsigned long)free);
 8000a42:	4b2c      	ldr	r3, [pc, #176]	@ (8000af4 <App_ThreadX_Init+0x264>)
 8000a44:	461a      	mov	r2, r3
 8000a46:	4939      	ldr	r1, [pc, #228]	@ (8000b2c <App_ThreadX_Init+0x29c>)
 8000a48:	68f8      	ldr	r0, [r7, #12]
 8000a4a:	f007 fea7 	bl	800879c <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 8000a4e:	68f8      	ldr	r0, [r7, #12]
 8000a50:	f7ff fd30 	bl	80004b4 <strlen>
 8000a54:	4603      	mov	r3, r0
 8000a56:	b29a      	uxth	r2, r3
 8000a58:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000a5c:	68f9      	ldr	r1, [r7, #12]
 8000a5e:	4820      	ldr	r0, [pc, #128]	@ (8000ae0 <App_ThreadX_Init+0x250>)
 8000a60:	f005 feda 	bl	8006818 <HAL_UART_Transmit>
}

									//CAN RX THREAD
if (tx_thread_create(&canRX_thread, "Can RX", canRX, 0, canRX_stack, THREAD_STACK_SIZE,
 8000a64:	23b0      	movs	r3, #176	@ 0xb0
 8000a66:	9306      	str	r3, [sp, #24]
 8000a68:	2301      	movs	r3, #1
 8000a6a:	9305      	str	r3, [sp, #20]
 8000a6c:	2301      	movs	r3, #1
 8000a6e:	9304      	str	r3, [sp, #16]
 8000a70:	230a      	movs	r3, #10
 8000a72:	9303      	str	r3, [sp, #12]
 8000a74:	230a      	movs	r3, #10
 8000a76:	9302      	str	r3, [sp, #8]
 8000a78:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8000a7c:	9301      	str	r3, [sp, #4]
 8000a7e:	4b2c      	ldr	r3, [pc, #176]	@ (8000b30 <App_ThreadX_Init+0x2a0>)
 8000a80:	9300      	str	r3, [sp, #0]
 8000a82:	2300      	movs	r3, #0
 8000a84:	4a2b      	ldr	r2, [pc, #172]	@ (8000b34 <App_ThreadX_Init+0x2a4>)
 8000a86:	492c      	ldr	r1, [pc, #176]	@ (8000b38 <App_ThreadX_Init+0x2a8>)
 8000a88:	482c      	ldr	r0, [pc, #176]	@ (8000b3c <App_ThreadX_Init+0x2ac>)
 8000a8a:	f007 fcdf 	bl	800844c <_txe_thread_create>
 8000a8e:	4603      	mov	r3, r0
 8000a90:	2b00      	cmp	r3, #0
 8000a92:	d001      	beq.n	8000a98 <App_ThreadX_Init+0x208>
10, 10, 1, TX_AUTO_START) != TX_SUCCESS)
	status = TX_THREAD_ERROR;
 8000a94:	230e      	movs	r3, #14
 8000a96:	75fb      	strb	r3, [r7, #23]
if (status == TX_THREAD_ERROR)
 8000a98:	7dfb      	ldrb	r3, [r7, #23]
 8000a9a:	2b0e      	cmp	r3, #14
 8000a9c:	d110      	bne.n	8000ac0 <App_ThreadX_Init+0x230>
{
	sprintf(err_msg, "Failed to start canRXT\r\n", (unsigned long)free);
 8000a9e:	4b15      	ldr	r3, [pc, #84]	@ (8000af4 <App_ThreadX_Init+0x264>)
 8000aa0:	461a      	mov	r2, r3
 8000aa2:	4927      	ldr	r1, [pc, #156]	@ (8000b40 <App_ThreadX_Init+0x2b0>)
 8000aa4:	68f8      	ldr	r0, [r7, #12]
 8000aa6:	f007 fe79 	bl	800879c <siprintf>
	HAL_UART_Transmit(&huart1, (uint8_t*)err_msg, strlen(err_msg), HAL_MAX_DELAY);
 8000aaa:	68f8      	ldr	r0, [r7, #12]
 8000aac:	f7ff fd02 	bl	80004b4 <strlen>
 8000ab0:	4603      	mov	r3, r0
 8000ab2:	b29a      	uxth	r2, r3
 8000ab4:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000ab8:	68f9      	ldr	r1, [r7, #12]
 8000aba:	4809      	ldr	r0, [pc, #36]	@ (8000ae0 <App_ThreadX_Init+0x250>)
 8000abc:	f005 feac 	bl	8006818 <HAL_UART_Transmit>
}


/* USER CODE END App_ThreadX_Init */

return ret;
 8000ac0:	693b      	ldr	r3, [r7, #16]
}
 8000ac2:	4618      	mov	r0, r3
 8000ac4:	3718      	adds	r7, #24
 8000ac6:	46bd      	mov	sp, r7
 8000ac8:	bd80      	pop	{r7, pc}
 8000aca:	bf00      	nop
 8000acc:	08008fd0 	.word	0x08008fd0
 8000ad0:	200004b0 	.word	0x200004b0
 8000ad4:	08000b51 	.word	0x08000b51
 8000ad8:	08008fec 	.word	0x08008fec
 8000adc:	200008b0 	.word	0x200008b0
 8000ae0:	200020d8 	.word	0x200020d8
 8000ae4:	20000960 	.word	0x20000960
 8000ae8:	08000b85 	.word	0x08000b85
 8000aec:	08008ff8 	.word	0x08008ff8
 8000af0:	20000d60 	.word	0x20000d60
 8000af4:	08008631 	.word	0x08008631
 8000af8:	08009008 	.word	0x08009008
 8000afc:	20000e10 	.word	0x20000e10
 8000b00:	08000bb9 	.word	0x08000bb9
 8000b04:	08009020 	.word	0x08009020
 8000b08:	20001210 	.word	0x20001210
 8000b0c:	08009030 	.word	0x08009030
 8000b10:	200012c0 	.word	0x200012c0
 8000b14:	08009048 	.word	0x08009048
 8000b18:	08009058 	.word	0x08009058
 8000b1c:	200016c0 	.word	0x200016c0
 8000b20:	08000bed 	.word	0x08000bed
 8000b24:	08009074 	.word	0x08009074
 8000b28:	20001ac0 	.word	0x20001ac0
 8000b2c:	0800907c 	.word	0x0800907c
 8000b30:	20001b70 	.word	0x20001b70
 8000b34:	08000c21 	.word	0x08000c21
 8000b38:	08009098 	.word	0x08009098
 8000b3c:	20001f70 	.word	0x20001f70
 8000b40:	080090a0 	.word	0x080090a0

08000b44 <MX_ThreadX_Init>:
 * @brief  Function that implements the kernel's initialization.
 * @param  None
 * @retval None
 */
void MX_ThreadX_Init(void)
{
 8000b44:	b580      	push	{r7, lr}
 8000b46:	af00      	add	r7, sp, #0
/* USER CODE BEGIN Before_Kernel_Start */

/* USER CODE END Before_Kernel_Start */

tx_kernel_enter();
 8000b48:	f006 fca2 	bl	8007490 <_tx_initialize_kernel_enter>

/* USER CODE BEGIN Kernel_Start_Error */

/* USER CODE END Kernel_Start_Error */
}
 8000b4c:	bf00      	nop
 8000b4e:	bd80      	pop	{r7, pc}

08000b50 <ld1_thread_entry>:

/* USER CODE BEGIN 1 */
VOID ld1_thread_entry(ULONG initial_input)
{
 8000b50:	b580      	push	{r7, lr}
 8000b52:	b084      	sub	sp, #16
 8000b54:	af00      	add	r7, sp, #0
 8000b56:	6078      	str	r0, [r7, #4]
	const char *msg_tick = "Tick\r\n";
 8000b58:	4b08      	ldr	r3, [pc, #32]	@ (8000b7c <ld1_thread_entry+0x2c>)
 8000b5a:	60fb      	str	r3, [r7, #12]
	while (1)
	{
		HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), HAL_MAX_DELAY);
 8000b5c:	68f8      	ldr	r0, [r7, #12]
 8000b5e:	f7ff fca9 	bl	80004b4 <strlen>
 8000b62:	4603      	mov	r3, r0
 8000b64:	b29a      	uxth	r2, r3
 8000b66:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b6a:	68f9      	ldr	r1, [r7, #12]
 8000b6c:	4804      	ldr	r0, [pc, #16]	@ (8000b80 <ld1_thread_entry+0x30>)
 8000b6e:	f005 fe53 	bl	8006818 <HAL_UART_Transmit>
		tx_thread_sleep(100);
 8000b72:	2064      	movs	r0, #100	@ 0x64
 8000b74:	f006 fe34 	bl	80077e0 <_tx_thread_sleep>
		HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), HAL_MAX_DELAY);
 8000b78:	bf00      	nop
 8000b7a:	e7ef      	b.n	8000b5c <ld1_thread_entry+0xc>
 8000b7c:	080090bc 	.word	0x080090bc
 8000b80:	200020d8 	.word	0x200020d8

08000b84 <dc_motor>:
	}
}

VOID dc_motor(ULONG initial_input)
{
 8000b84:	b580      	push	{r7, lr}
 8000b86:	b084      	sub	sp, #16
 8000b88:	af00      	add	r7, sp, #0
 8000b8a:	6078      	str	r0, [r7, #4]
	const char *msg_tick = "DCFunction\r\n";
 8000b8c:	4b08      	ldr	r3, [pc, #32]	@ (8000bb0 <dc_motor+0x2c>)
 8000b8e:	60fb      	str	r3, [r7, #12]
	while (1)
	{
		HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), HAL_MAX_DELAY);
 8000b90:	68f8      	ldr	r0, [r7, #12]
 8000b92:	f7ff fc8f 	bl	80004b4 <strlen>
 8000b96:	4603      	mov	r3, r0
 8000b98:	b29a      	uxth	r2, r3
 8000b9a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000b9e:	68f9      	ldr	r1, [r7, #12]
 8000ba0:	4804      	ldr	r0, [pc, #16]	@ (8000bb4 <dc_motor+0x30>)
 8000ba2:	f005 fe39 	bl	8006818 <HAL_UART_Transmit>
		tx_thread_sleep(100);
 8000ba6:	2064      	movs	r0, #100	@ 0x64
 8000ba8:	f006 fe1a 	bl	80077e0 <_tx_thread_sleep>
		HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), HAL_MAX_DELAY);
 8000bac:	bf00      	nop
 8000bae:	e7ef      	b.n	8000b90 <dc_motor+0xc>
 8000bb0:	080090c4 	.word	0x080090c4
 8000bb4:	200020d8 	.word	0x200020d8

08000bb8 <servo_motor>:
	}
}

VOID servo_motor(ULONG initial_input)
{
 8000bb8:	b580      	push	{r7, lr}
 8000bba:	b084      	sub	sp, #16
 8000bbc:	af00      	add	r7, sp, #0
 8000bbe:	6078      	str	r0, [r7, #4]
	const char *msg_tick = "ServoFunction\r\n";
 8000bc0:	4b08      	ldr	r3, [pc, #32]	@ (8000be4 <servo_motor+0x2c>)
 8000bc2:	60fb      	str	r3, [r7, #12]
	while (1)
	{
		HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), HAL_MAX_DELAY);
 8000bc4:	68f8      	ldr	r0, [r7, #12]
 8000bc6:	f7ff fc75 	bl	80004b4 <strlen>
 8000bca:	4603      	mov	r3, r0
 8000bcc:	b29a      	uxth	r2, r3
 8000bce:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000bd2:	68f9      	ldr	r1, [r7, #12]
 8000bd4:	4804      	ldr	r0, [pc, #16]	@ (8000be8 <servo_motor+0x30>)
 8000bd6:	f005 fe1f 	bl	8006818 <HAL_UART_Transmit>
		tx_thread_sleep(100);
 8000bda:	2064      	movs	r0, #100	@ 0x64
 8000bdc:	f006 fe00 	bl	80077e0 <_tx_thread_sleep>
		HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), HAL_MAX_DELAY);
 8000be0:	bf00      	nop
 8000be2:	e7ef      	b.n	8000bc4 <servo_motor+0xc>
 8000be4:	080090d4 	.word	0x080090d4
 8000be8:	200020d8 	.word	0x200020d8

08000bec <canTX>:
		tx_thread_sleep(100);
	}
}

VOID canTX(ULONG initial_input)
{
 8000bec:	b580      	push	{r7, lr}
 8000bee:	b084      	sub	sp, #16
 8000bf0:	af00      	add	r7, sp, #0
 8000bf2:	6078      	str	r0, [r7, #4]
	const char *msg_tick = "CANTXFunction\r\n";
 8000bf4:	4b08      	ldr	r3, [pc, #32]	@ (8000c18 <canTX+0x2c>)
 8000bf6:	60fb      	str	r3, [r7, #12]
	while (1)
	{
		HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), HAL_MAX_DELAY);
 8000bf8:	68f8      	ldr	r0, [r7, #12]
 8000bfa:	f7ff fc5b 	bl	80004b4 <strlen>
 8000bfe:	4603      	mov	r3, r0
 8000c00:	b29a      	uxth	r2, r3
 8000c02:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c06:	68f9      	ldr	r1, [r7, #12]
 8000c08:	4804      	ldr	r0, [pc, #16]	@ (8000c1c <canTX+0x30>)
 8000c0a:	f005 fe05 	bl	8006818 <HAL_UART_Transmit>
		tx_thread_sleep(100);
 8000c0e:	2064      	movs	r0, #100	@ 0x64
 8000c10:	f006 fde6 	bl	80077e0 <_tx_thread_sleep>
		HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), HAL_MAX_DELAY);
 8000c14:	bf00      	nop
 8000c16:	e7ef      	b.n	8000bf8 <canTX+0xc>
 8000c18:	080090f8 	.word	0x080090f8
 8000c1c:	200020d8 	.word	0x200020d8

08000c20 <canRX>:
	}
}

VOID canRX(ULONG initial_input)
{
 8000c20:	b580      	push	{r7, lr}
 8000c22:	b084      	sub	sp, #16
 8000c24:	af00      	add	r7, sp, #0
 8000c26:	6078      	str	r0, [r7, #4]
	const char *msg_tick = "CANRXFunction\r\n";
 8000c28:	4b08      	ldr	r3, [pc, #32]	@ (8000c4c <canRX+0x2c>)
 8000c2a:	60fb      	str	r3, [r7, #12]
	while (1)
	{	
		HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), HAL_MAX_DELAY);
 8000c2c:	68f8      	ldr	r0, [r7, #12]
 8000c2e:	f7ff fc41 	bl	80004b4 <strlen>
 8000c32:	4603      	mov	r3, r0
 8000c34:	b29a      	uxth	r2, r3
 8000c36:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8000c3a:	68f9      	ldr	r1, [r7, #12]
 8000c3c:	4804      	ldr	r0, [pc, #16]	@ (8000c50 <canRX+0x30>)
 8000c3e:	f005 fdeb 	bl	8006818 <HAL_UART_Transmit>
		tx_thread_sleep(100);
 8000c42:	2064      	movs	r0, #100	@ 0x64
 8000c44:	f006 fdcc 	bl	80077e0 <_tx_thread_sleep>
		HAL_UART_Transmit(&huart1, (uint8_t*)msg_tick, strlen(msg_tick), HAL_MAX_DELAY);
 8000c48:	bf00      	nop
 8000c4a:	e7ef      	b.n	8000c2c <canRX+0xc>
 8000c4c:	08009108 	.word	0x08009108
 8000c50:	200020d8 	.word	0x200020d8

08000c54 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000c54:	b580      	push	{r7, lr}
 8000c56:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000c58:	f000 fdfa 	bl	8001850 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the System Power */
  SystemPower_Config();
 8000c5c:	f000 f86c 	bl	8000d38 <SystemPower_Config>

  /* Configure the system clock */
  SystemClock_Config();
 8000c60:	f000 f80e 	bl	8000c80 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000c64:	f000 f95c 	bl	8000f20 <MX_GPIO_Init>
  MX_ICACHE_Init();
 8000c68:	f000 f8fa 	bl	8000e60 <MX_ICACHE_Init>
  MX_FDCAN1_Init();
 8000c6c:	f000 f872 	bl	8000d54 <MX_FDCAN1_Init>
  MX_I2C2_Init();
 8000c70:	f000 f8b6 	bl	8000de0 <MX_I2C2_Init>
  MX_USART1_UART_Init();
 8000c74:	f000 f908 	bl	8000e88 <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  /* USER CODE END 2 */

  MX_ThreadX_Init();
 8000c78:	f7ff ff64 	bl	8000b44 <MX_ThreadX_Init>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000c7c:	bf00      	nop
 8000c7e:	e7fd      	b.n	8000c7c <main+0x28>

08000c80 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000c80:	b580      	push	{r7, lr}
 8000c82:	b09e      	sub	sp, #120	@ 0x78
 8000c84:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000c86:	f107 0318 	add.w	r3, r7, #24
 8000c8a:	2260      	movs	r2, #96	@ 0x60
 8000c8c:	2100      	movs	r1, #0
 8000c8e:	4618      	mov	r0, r3
 8000c90:	f007 fda6 	bl	80087e0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000c94:	463b      	mov	r3, r7
 8000c96:	2200      	movs	r2, #0
 8000c98:	601a      	str	r2, [r3, #0]
 8000c9a:	605a      	str	r2, [r3, #4]
 8000c9c:	609a      	str	r2, [r3, #8]
 8000c9e:	60da      	str	r2, [r3, #12]
 8000ca0:	611a      	str	r2, [r3, #16]
 8000ca2:	615a      	str	r2, [r3, #20]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE2) != HAL_OK)
 8000ca4:	f44f 3000 	mov.w	r0, #131072	@ 0x20000
 8000ca8:	f001 fcee 	bl	8002688 <HAL_PWREx_ControlVoltageScaling>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d001      	beq.n	8000cb6 <SystemClock_Config+0x36>
  {
    Error_Handler();
 8000cb2:	f000 fbbf 	bl	8001434 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 8000cb6:	2310      	movs	r3, #16
 8000cb8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 8000cba:	2301      	movs	r3, #1
 8000cbc:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.MSICalibrationValue = RCC_MSICALIBRATION_DEFAULT;
 8000cbe:	2310      	movs	r3, #16
 8000cc0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_0;
 8000cc2:	2300      	movs	r3, #0
 8000cc4:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8000cc6:	2302      	movs	r3, #2
 8000cc8:	653b      	str	r3, [r7, #80]	@ 0x50
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 8000cca:	2301      	movs	r3, #1
 8000ccc:	657b      	str	r3, [r7, #84]	@ 0x54
  RCC_OscInitStruct.PLL.PLLMBOOST = RCC_PLLMBOOST_DIV4;
 8000cce:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 8000cd2:	65fb      	str	r3, [r7, #92]	@ 0x5c
  RCC_OscInitStruct.PLL.PLLM = 3;
 8000cd4:	2303      	movs	r3, #3
 8000cd6:	65bb      	str	r3, [r7, #88]	@ 0x58
  RCC_OscInitStruct.PLL.PLLN = 9;
 8000cd8:	2309      	movs	r3, #9
 8000cda:	663b      	str	r3, [r7, #96]	@ 0x60
  RCC_OscInitStruct.PLL.PLLP = 2;
 8000cdc:	2302      	movs	r3, #2
 8000cde:	667b      	str	r3, [r7, #100]	@ 0x64
  RCC_OscInitStruct.PLL.PLLQ = 4;
 8000ce0:	2304      	movs	r3, #4
 8000ce2:	66bb      	str	r3, [r7, #104]	@ 0x68
  RCC_OscInitStruct.PLL.PLLR = 2;
 8000ce4:	2302      	movs	r3, #2
 8000ce6:	66fb      	str	r3, [r7, #108]	@ 0x6c
  RCC_OscInitStruct.PLL.PLLRGE = RCC_PLLVCIRANGE_1;
 8000ce8:	230c      	movs	r3, #12
 8000cea:	673b      	str	r3, [r7, #112]	@ 0x70
  RCC_OscInitStruct.PLL.PLLFRACN = 0;
 8000cec:	2300      	movs	r3, #0
 8000cee:	677b      	str	r3, [r7, #116]	@ 0x74
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8000cf0:	f107 0318 	add.w	r3, r7, #24
 8000cf4:	4618      	mov	r0, r3
 8000cf6:	f001 fdb3 	bl	8002860 <HAL_RCC_OscConfig>
 8000cfa:	4603      	mov	r3, r0
 8000cfc:	2b00      	cmp	r3, #0
 8000cfe:	d001      	beq.n	8000d04 <SystemClock_Config+0x84>
  {
    Error_Handler();
 8000d00:	f000 fb98 	bl	8001434 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8000d04:	231f      	movs	r3, #31
 8000d06:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2
                              |RCC_CLOCKTYPE_PCLK3;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8000d08:	2303      	movs	r3, #3
 8000d0a:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8000d10:	2300      	movs	r3, #0
 8000d12:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8000d14:	2300      	movs	r3, #0
 8000d16:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB3CLKDivider = RCC_HCLK_DIV1;
 8000d18:	2300      	movs	r3, #0
 8000d1a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8000d1c:	463b      	mov	r3, r7
 8000d1e:	2102      	movs	r1, #2
 8000d20:	4618      	mov	r0, r3
 8000d22:	f002 fc79 	bl	8003618 <HAL_RCC_ClockConfig>
 8000d26:	4603      	mov	r3, r0
 8000d28:	2b00      	cmp	r3, #0
 8000d2a:	d001      	beq.n	8000d30 <SystemClock_Config+0xb0>
  {
    Error_Handler();
 8000d2c:	f000 fb82 	bl	8001434 <Error_Handler>
  }
}
 8000d30:	bf00      	nop
 8000d32:	3778      	adds	r7, #120	@ 0x78
 8000d34:	46bd      	mov	sp, r7
 8000d36:	bd80      	pop	{r7, pc}

08000d38 <SystemPower_Config>:
/**
  * @brief Power Configuration
  * @retval None
  */
static void SystemPower_Config(void)
{
 8000d38:	b580      	push	{r7, lr}
 8000d3a:	af00      	add	r7, sp, #0
  HAL_PWREx_EnableVddIO2();
 8000d3c:	f001 fd80 	bl	8002840 <HAL_PWREx_EnableVddIO2>

  /*
   * Switch to SMPS regulator instead of LDO
   */
  if (HAL_PWREx_ConfigSupply(PWR_SMPS_SUPPLY) != HAL_OK)
 8000d40:	2002      	movs	r0, #2
 8000d42:	f001 fd2d 	bl	80027a0 <HAL_PWREx_ConfigSupply>
 8000d46:	4603      	mov	r3, r0
 8000d48:	2b00      	cmp	r3, #0
 8000d4a:	d001      	beq.n	8000d50 <SystemPower_Config+0x18>
  {
    Error_Handler();
 8000d4c:	f000 fb72 	bl	8001434 <Error_Handler>
  }
/* USER CODE BEGIN PWR */
/* USER CODE END PWR */
}
 8000d50:	bf00      	nop
 8000d52:	bd80      	pop	{r7, pc}

08000d54 <MX_FDCAN1_Init>:
  * @brief FDCAN1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_FDCAN1_Init(void)
{
 8000d54:	b580      	push	{r7, lr}
 8000d56:	af00      	add	r7, sp, #0
  /* USER CODE END FDCAN1_Init 0 */

  /* USER CODE BEGIN FDCAN1_Init 1 */

  /* USER CODE END FDCAN1_Init 1 */
  hfdcan1.Instance = FDCAN1;
 8000d58:	4b1f      	ldr	r3, [pc, #124]	@ (8000dd8 <MX_FDCAN1_Init+0x84>)
 8000d5a:	4a20      	ldr	r2, [pc, #128]	@ (8000ddc <MX_FDCAN1_Init+0x88>)
 8000d5c:	601a      	str	r2, [r3, #0]
  hfdcan1.Init.ClockDivider = FDCAN_CLOCK_DIV1;
 8000d5e:	4b1e      	ldr	r3, [pc, #120]	@ (8000dd8 <MX_FDCAN1_Init+0x84>)
 8000d60:	2200      	movs	r2, #0
 8000d62:	605a      	str	r2, [r3, #4]
  hfdcan1.Init.FrameFormat = FDCAN_FRAME_CLASSIC;
 8000d64:	4b1c      	ldr	r3, [pc, #112]	@ (8000dd8 <MX_FDCAN1_Init+0x84>)
 8000d66:	2200      	movs	r2, #0
 8000d68:	609a      	str	r2, [r3, #8]
  hfdcan1.Init.Mode = FDCAN_MODE_NORMAL;
 8000d6a:	4b1b      	ldr	r3, [pc, #108]	@ (8000dd8 <MX_FDCAN1_Init+0x84>)
 8000d6c:	2200      	movs	r2, #0
 8000d6e:	60da      	str	r2, [r3, #12]
  hfdcan1.Init.AutoRetransmission = DISABLE;
 8000d70:	4b19      	ldr	r3, [pc, #100]	@ (8000dd8 <MX_FDCAN1_Init+0x84>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	741a      	strb	r2, [r3, #16]
  hfdcan1.Init.TransmitPause = DISABLE;
 8000d76:	4b18      	ldr	r3, [pc, #96]	@ (8000dd8 <MX_FDCAN1_Init+0x84>)
 8000d78:	2200      	movs	r2, #0
 8000d7a:	745a      	strb	r2, [r3, #17]
  hfdcan1.Init.ProtocolException = DISABLE;
 8000d7c:	4b16      	ldr	r3, [pc, #88]	@ (8000dd8 <MX_FDCAN1_Init+0x84>)
 8000d7e:	2200      	movs	r2, #0
 8000d80:	749a      	strb	r2, [r3, #18]
  hfdcan1.Init.NominalPrescaler = 16;
 8000d82:	4b15      	ldr	r3, [pc, #84]	@ (8000dd8 <MX_FDCAN1_Init+0x84>)
 8000d84:	2210      	movs	r2, #16
 8000d86:	615a      	str	r2, [r3, #20]
  hfdcan1.Init.NominalSyncJumpWidth = 1;
 8000d88:	4b13      	ldr	r3, [pc, #76]	@ (8000dd8 <MX_FDCAN1_Init+0x84>)
 8000d8a:	2201      	movs	r2, #1
 8000d8c:	619a      	str	r2, [r3, #24]
  hfdcan1.Init.NominalTimeSeg1 = 1;
 8000d8e:	4b12      	ldr	r3, [pc, #72]	@ (8000dd8 <MX_FDCAN1_Init+0x84>)
 8000d90:	2201      	movs	r2, #1
 8000d92:	61da      	str	r2, [r3, #28]
  hfdcan1.Init.NominalTimeSeg2 = 1;
 8000d94:	4b10      	ldr	r3, [pc, #64]	@ (8000dd8 <MX_FDCAN1_Init+0x84>)
 8000d96:	2201      	movs	r2, #1
 8000d98:	621a      	str	r2, [r3, #32]
  hfdcan1.Init.DataPrescaler = 1;
 8000d9a:	4b0f      	ldr	r3, [pc, #60]	@ (8000dd8 <MX_FDCAN1_Init+0x84>)
 8000d9c:	2201      	movs	r2, #1
 8000d9e:	625a      	str	r2, [r3, #36]	@ 0x24
  hfdcan1.Init.DataSyncJumpWidth = 1;
 8000da0:	4b0d      	ldr	r3, [pc, #52]	@ (8000dd8 <MX_FDCAN1_Init+0x84>)
 8000da2:	2201      	movs	r2, #1
 8000da4:	629a      	str	r2, [r3, #40]	@ 0x28
  hfdcan1.Init.DataTimeSeg1 = 1;
 8000da6:	4b0c      	ldr	r3, [pc, #48]	@ (8000dd8 <MX_FDCAN1_Init+0x84>)
 8000da8:	2201      	movs	r2, #1
 8000daa:	62da      	str	r2, [r3, #44]	@ 0x2c
  hfdcan1.Init.DataTimeSeg2 = 1;
 8000dac:	4b0a      	ldr	r3, [pc, #40]	@ (8000dd8 <MX_FDCAN1_Init+0x84>)
 8000dae:	2201      	movs	r2, #1
 8000db0:	631a      	str	r2, [r3, #48]	@ 0x30
  hfdcan1.Init.StdFiltersNbr = 0;
 8000db2:	4b09      	ldr	r3, [pc, #36]	@ (8000dd8 <MX_FDCAN1_Init+0x84>)
 8000db4:	2200      	movs	r2, #0
 8000db6:	635a      	str	r2, [r3, #52]	@ 0x34
  hfdcan1.Init.ExtFiltersNbr = 0;
 8000db8:	4b07      	ldr	r3, [pc, #28]	@ (8000dd8 <MX_FDCAN1_Init+0x84>)
 8000dba:	2200      	movs	r2, #0
 8000dbc:	639a      	str	r2, [r3, #56]	@ 0x38
  hfdcan1.Init.TxFifoQueueMode = FDCAN_TX_FIFO_OPERATION;
 8000dbe:	4b06      	ldr	r3, [pc, #24]	@ (8000dd8 <MX_FDCAN1_Init+0x84>)
 8000dc0:	2200      	movs	r2, #0
 8000dc2:	63da      	str	r2, [r3, #60]	@ 0x3c
  if (HAL_FDCAN_Init(&hfdcan1) != HAL_OK)
 8000dc4:	4804      	ldr	r0, [pc, #16]	@ (8000dd8 <MX_FDCAN1_Init+0x84>)
 8000dc6:	f000 ff5d 	bl	8001c84 <HAL_FDCAN_Init>
 8000dca:	4603      	mov	r3, r0
 8000dcc:	2b00      	cmp	r3, #0
 8000dce:	d001      	beq.n	8000dd4 <MX_FDCAN1_Init+0x80>
  {
    Error_Handler();
 8000dd0:	f000 fb30 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN FDCAN1_Init 2 */

  /* USER CODE END FDCAN1_Init 2 */

}
 8000dd4:	bf00      	nop
 8000dd6:	bd80      	pop	{r7, pc}
 8000dd8:	20002020 	.word	0x20002020
 8000ddc:	4000a400 	.word	0x4000a400

08000de0 <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 8000de0:	b580      	push	{r7, lr}
 8000de2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000de4:	4b1b      	ldr	r3, [pc, #108]	@ (8000e54 <MX_I2C2_Init+0x74>)
 8000de6:	4a1c      	ldr	r2, [pc, #112]	@ (8000e58 <MX_I2C2_Init+0x78>)
 8000de8:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x2050DBFF;
 8000dea:	4b1a      	ldr	r3, [pc, #104]	@ (8000e54 <MX_I2C2_Init+0x74>)
 8000dec:	4a1b      	ldr	r2, [pc, #108]	@ (8000e5c <MX_I2C2_Init+0x7c>)
 8000dee:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 8000df0:	4b18      	ldr	r3, [pc, #96]	@ (8000e54 <MX_I2C2_Init+0x74>)
 8000df2:	2200      	movs	r2, #0
 8000df4:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000df6:	4b17      	ldr	r3, [pc, #92]	@ (8000e54 <MX_I2C2_Init+0x74>)
 8000df8:	2201      	movs	r2, #1
 8000dfa:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000dfc:	4b15      	ldr	r3, [pc, #84]	@ (8000e54 <MX_I2C2_Init+0x74>)
 8000dfe:	2200      	movs	r2, #0
 8000e00:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 8000e02:	4b14      	ldr	r3, [pc, #80]	@ (8000e54 <MX_I2C2_Init+0x74>)
 8000e04:	2200      	movs	r2, #0
 8000e06:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000e08:	4b12      	ldr	r3, [pc, #72]	@ (8000e54 <MX_I2C2_Init+0x74>)
 8000e0a:	2200      	movs	r2, #0
 8000e0c:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 8000e0e:	4b11      	ldr	r3, [pc, #68]	@ (8000e54 <MX_I2C2_Init+0x74>)
 8000e10:	2200      	movs	r2, #0
 8000e12:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000e14:	4b0f      	ldr	r3, [pc, #60]	@ (8000e54 <MX_I2C2_Init+0x74>)
 8000e16:	2200      	movs	r2, #0
 8000e18:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000e1a:	480e      	ldr	r0, [pc, #56]	@ (8000e54 <MX_I2C2_Init+0x74>)
 8000e1c:	f001 fad2 	bl	80023c4 <HAL_I2C_Init>
 8000e20:	4603      	mov	r3, r0
 8000e22:	2b00      	cmp	r3, #0
 8000e24:	d001      	beq.n	8000e2a <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000e26:	f000 fb05 	bl	8001434 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	4809      	ldr	r0, [pc, #36]	@ (8000e54 <MX_I2C2_Init+0x74>)
 8000e2e:	f001 fb64 	bl	80024fa <HAL_I2CEx_ConfigAnalogFilter>
 8000e32:	4603      	mov	r3, r0
 8000e34:	2b00      	cmp	r3, #0
 8000e36:	d001      	beq.n	8000e3c <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000e38:	f000 fafc 	bl	8001434 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000e3c:	2100      	movs	r1, #0
 8000e3e:	4805      	ldr	r0, [pc, #20]	@ (8000e54 <MX_I2C2_Init+0x74>)
 8000e40:	f001 fba6 	bl	8002590 <HAL_I2CEx_ConfigDigitalFilter>
 8000e44:	4603      	mov	r3, r0
 8000e46:	2b00      	cmp	r3, #0
 8000e48:	d001      	beq.n	8000e4e <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000e4a:	f000 faf3 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 8000e4e:	bf00      	nop
 8000e50:	bd80      	pop	{r7, pc}
 8000e52:	bf00      	nop
 8000e54:	20002084 	.word	0x20002084
 8000e58:	40005800 	.word	0x40005800
 8000e5c:	2050dbff 	.word	0x2050dbff

08000e60 <MX_ICACHE_Init>:
  * @brief ICACHE Initialization Function
  * @param None
  * @retval None
  */
static void MX_ICACHE_Init(void)
{
 8000e60:	b580      	push	{r7, lr}
 8000e62:	af00      	add	r7, sp, #0

  /* USER CODE END ICACHE_Init 1 */

  /** Enable instruction cache in 1-way (direct mapped cache)
  */
  if (HAL_ICACHE_ConfigAssociativityMode(ICACHE_1WAY) != HAL_OK)
 8000e64:	2000      	movs	r0, #0
 8000e66:	f001 fbdf 	bl	8002628 <HAL_ICACHE_ConfigAssociativityMode>
 8000e6a:	4603      	mov	r3, r0
 8000e6c:	2b00      	cmp	r3, #0
 8000e6e:	d001      	beq.n	8000e74 <MX_ICACHE_Init+0x14>
  {
    Error_Handler();
 8000e70:	f000 fae0 	bl	8001434 <Error_Handler>
  }
  if (HAL_ICACHE_Enable() != HAL_OK)
 8000e74:	f001 fbf8 	bl	8002668 <HAL_ICACHE_Enable>
 8000e78:	4603      	mov	r3, r0
 8000e7a:	2b00      	cmp	r3, #0
 8000e7c:	d001      	beq.n	8000e82 <MX_ICACHE_Init+0x22>
  {
    Error_Handler();
 8000e7e:	f000 fad9 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN ICACHE_Init 2 */

  /* USER CODE END ICACHE_Init 2 */

}
 8000e82:	bf00      	nop
 8000e84:	bd80      	pop	{r7, pc}
	...

08000e88 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8000e88:	b580      	push	{r7, lr}
 8000e8a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8000e8c:	4b22      	ldr	r3, [pc, #136]	@ (8000f18 <MX_USART1_UART_Init+0x90>)
 8000e8e:	4a23      	ldr	r2, [pc, #140]	@ (8000f1c <MX_USART1_UART_Init+0x94>)
 8000e90:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 8000e92:	4b21      	ldr	r3, [pc, #132]	@ (8000f18 <MX_USART1_UART_Init+0x90>)
 8000e94:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8000e98:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8000e9a:	4b1f      	ldr	r3, [pc, #124]	@ (8000f18 <MX_USART1_UART_Init+0x90>)
 8000e9c:	2200      	movs	r2, #0
 8000e9e:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000ea0:	4b1d      	ldr	r3, [pc, #116]	@ (8000f18 <MX_USART1_UART_Init+0x90>)
 8000ea2:	2200      	movs	r2, #0
 8000ea4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8000ea6:	4b1c      	ldr	r3, [pc, #112]	@ (8000f18 <MX_USART1_UART_Init+0x90>)
 8000ea8:	2200      	movs	r2, #0
 8000eaa:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000eac:	4b1a      	ldr	r3, [pc, #104]	@ (8000f18 <MX_USART1_UART_Init+0x90>)
 8000eae:	220c      	movs	r2, #12
 8000eb0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000eb2:	4b19      	ldr	r3, [pc, #100]	@ (8000f18 <MX_USART1_UART_Init+0x90>)
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8000eb8:	4b17      	ldr	r3, [pc, #92]	@ (8000f18 <MX_USART1_UART_Init+0x90>)
 8000eba:	2200      	movs	r2, #0
 8000ebc:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000ebe:	4b16      	ldr	r3, [pc, #88]	@ (8000f18 <MX_USART1_UART_Init+0x90>)
 8000ec0:	2200      	movs	r2, #0
 8000ec2:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000ec4:	4b14      	ldr	r3, [pc, #80]	@ (8000f18 <MX_USART1_UART_Init+0x90>)
 8000ec6:	2200      	movs	r2, #0
 8000ec8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8000eca:	4b13      	ldr	r3, [pc, #76]	@ (8000f18 <MX_USART1_UART_Init+0x90>)
 8000ecc:	2200      	movs	r2, #0
 8000ece:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000ed0:	4811      	ldr	r0, [pc, #68]	@ (8000f18 <MX_USART1_UART_Init+0x90>)
 8000ed2:	f005 fc51 	bl	8006778 <HAL_UART_Init>
 8000ed6:	4603      	mov	r3, r0
 8000ed8:	2b00      	cmp	r3, #0
 8000eda:	d001      	beq.n	8000ee0 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000edc:	f000 faaa 	bl	8001434 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ee0:	2100      	movs	r1, #0
 8000ee2:	480d      	ldr	r0, [pc, #52]	@ (8000f18 <MX_USART1_UART_Init+0x90>)
 8000ee4:	f006 f930 	bl	8007148 <HAL_UARTEx_SetTxFifoThreshold>
 8000ee8:	4603      	mov	r3, r0
 8000eea:	2b00      	cmp	r3, #0
 8000eec:	d001      	beq.n	8000ef2 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000eee:	f000 faa1 	bl	8001434 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000ef2:	2100      	movs	r1, #0
 8000ef4:	4808      	ldr	r0, [pc, #32]	@ (8000f18 <MX_USART1_UART_Init+0x90>)
 8000ef6:	f006 f965 	bl	80071c4 <HAL_UARTEx_SetRxFifoThreshold>
 8000efa:	4603      	mov	r3, r0
 8000efc:	2b00      	cmp	r3, #0
 8000efe:	d001      	beq.n	8000f04 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000f00:	f000 fa98 	bl	8001434 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000f04:	4804      	ldr	r0, [pc, #16]	@ (8000f18 <MX_USART1_UART_Init+0x90>)
 8000f06:	f006 f8e6 	bl	80070d6 <HAL_UARTEx_DisableFifoMode>
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	2b00      	cmp	r3, #0
 8000f0e:	d001      	beq.n	8000f14 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000f10:	f000 fa90 	bl	8001434 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000f14:	bf00      	nop
 8000f16:	bd80      	pop	{r7, pc}
 8000f18:	200020d8 	.word	0x200020d8
 8000f1c:	40013800 	.word	0x40013800

08000f20 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000f20:	b580      	push	{r7, lr}
 8000f22:	b08e      	sub	sp, #56	@ 0x38
 8000f24:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f26:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8000f2a:	2200      	movs	r2, #0
 8000f2c:	601a      	str	r2, [r3, #0]
 8000f2e:	605a      	str	r2, [r3, #4]
 8000f30:	609a      	str	r2, [r3, #8]
 8000f32:	60da      	str	r2, [r3, #12]
 8000f34:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOG_CLK_ENABLE();
 8000f36:	4bbe      	ldr	r3, [pc, #760]	@ (8001230 <MX_GPIO_Init+0x310>)
 8000f38:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f3c:	4abc      	ldr	r2, [pc, #752]	@ (8001230 <MX_GPIO_Init+0x310>)
 8000f3e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8000f42:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000f46:	4bba      	ldr	r3, [pc, #744]	@ (8001230 <MX_GPIO_Init+0x310>)
 8000f48:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f4c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000f50:	623b      	str	r3, [r7, #32]
 8000f52:	6a3b      	ldr	r3, [r7, #32]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f54:	4bb6      	ldr	r3, [pc, #728]	@ (8001230 <MX_GPIO_Init+0x310>)
 8000f56:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f5a:	4ab5      	ldr	r2, [pc, #724]	@ (8001230 <MX_GPIO_Init+0x310>)
 8000f5c:	f043 0304 	orr.w	r3, r3, #4
 8000f60:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000f64:	4bb2      	ldr	r3, [pc, #712]	@ (8001230 <MX_GPIO_Init+0x310>)
 8000f66:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f6a:	f003 0304 	and.w	r3, r3, #4
 8000f6e:	61fb      	str	r3, [r7, #28]
 8000f70:	69fb      	ldr	r3, [r7, #28]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000f72:	4baf      	ldr	r3, [pc, #700]	@ (8001230 <MX_GPIO_Init+0x310>)
 8000f74:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f78:	4aad      	ldr	r2, [pc, #692]	@ (8001230 <MX_GPIO_Init+0x310>)
 8000f7a:	f043 0301 	orr.w	r3, r3, #1
 8000f7e:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000f82:	4bab      	ldr	r3, [pc, #684]	@ (8001230 <MX_GPIO_Init+0x310>)
 8000f84:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f88:	f003 0301 	and.w	r3, r3, #1
 8000f8c:	61bb      	str	r3, [r7, #24]
 8000f8e:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOI_CLK_ENABLE();
 8000f90:	4ba7      	ldr	r3, [pc, #668]	@ (8001230 <MX_GPIO_Init+0x310>)
 8000f92:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000f96:	4aa6      	ldr	r2, [pc, #664]	@ (8001230 <MX_GPIO_Init+0x310>)
 8000f98:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8000f9c:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000fa0:	4ba3      	ldr	r3, [pc, #652]	@ (8001230 <MX_GPIO_Init+0x310>)
 8000fa2:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000fa6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8000faa:	617b      	str	r3, [r7, #20]
 8000fac:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000fae:	4ba0      	ldr	r3, [pc, #640]	@ (8001230 <MX_GPIO_Init+0x310>)
 8000fb0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000fb4:	4a9e      	ldr	r2, [pc, #632]	@ (8001230 <MX_GPIO_Init+0x310>)
 8000fb6:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8000fba:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000fbe:	4b9c      	ldr	r3, [pc, #624]	@ (8001230 <MX_GPIO_Init+0x310>)
 8000fc0:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000fc4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8000fc8:	613b      	str	r3, [r7, #16]
 8000fca:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fcc:	4b98      	ldr	r3, [pc, #608]	@ (8001230 <MX_GPIO_Init+0x310>)
 8000fce:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000fd2:	4a97      	ldr	r2, [pc, #604]	@ (8001230 <MX_GPIO_Init+0x310>)
 8000fd4:	f043 0302 	orr.w	r3, r3, #2
 8000fd8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000fdc:	4b94      	ldr	r3, [pc, #592]	@ (8001230 <MX_GPIO_Init+0x310>)
 8000fde:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000fe2:	f003 0302 	and.w	r3, r3, #2
 8000fe6:	60fb      	str	r3, [r7, #12]
 8000fe8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8000fea:	4b91      	ldr	r3, [pc, #580]	@ (8001230 <MX_GPIO_Init+0x310>)
 8000fec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8000ff0:	4a8f      	ldr	r2, [pc, #572]	@ (8001230 <MX_GPIO_Init+0x310>)
 8000ff2:	f043 0308 	orr.w	r3, r3, #8
 8000ff6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8000ffa:	4b8d      	ldr	r3, [pc, #564]	@ (8001230 <MX_GPIO_Init+0x310>)
 8000ffc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001000:	f003 0308 	and.w	r3, r3, #8
 8001004:	60bb      	str	r3, [r7, #8]
 8001006:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8001008:	4b89      	ldr	r3, [pc, #548]	@ (8001230 <MX_GPIO_Init+0x310>)
 800100a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800100e:	4a88      	ldr	r2, [pc, #544]	@ (8001230 <MX_GPIO_Init+0x310>)
 8001010:	f043 0310 	orr.w	r3, r3, #16
 8001014:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001018:	4b85      	ldr	r3, [pc, #532]	@ (8001230 <MX_GPIO_Init+0x310>)
 800101a:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800101e:	f003 0310 	and.w	r3, r3, #16
 8001022:	607b      	str	r3, [r7, #4]
 8001024:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8001026:	4b82      	ldr	r3, [pc, #520]	@ (8001230 <MX_GPIO_Init+0x310>)
 8001028:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800102c:	4a80      	ldr	r2, [pc, #512]	@ (8001230 <MX_GPIO_Init+0x310>)
 800102e:	f043 0320 	orr.w	r3, r3, #32
 8001032:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 8001036:	4b7e      	ldr	r3, [pc, #504]	@ (8001230 <MX_GPIO_Init+0x310>)
 8001038:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800103c:	f003 0320 	and.w	r3, r3, #32
 8001040:	603b      	str	r3, [r7, #0]
 8001042:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(UCPD_PWR_GPIO_Port, UCPD_PWR_Pin, GPIO_PIN_RESET);
 8001044:	2200      	movs	r2, #0
 8001046:	2120      	movs	r1, #32
 8001048:	487a      	ldr	r0, [pc, #488]	@ (8001234 <MX_GPIO_Init+0x314>)
 800104a:	f001 f9a3 	bl	8002394 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOH, LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin, GPIO_PIN_RESET);
 800104e:	2200      	movs	r2, #0
 8001050:	21c2      	movs	r1, #194	@ 0xc2
 8001052:	4879      	ldr	r0, [pc, #484]	@ (8001238 <MX_GPIO_Init+0x318>)
 8001054:	f001 f99e 	bl	8002394 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(WRLS_WKUP_B_GPIO_Port, WRLS_WKUP_B_Pin, GPIO_PIN_RESET);
 8001058:	2200      	movs	r2, #0
 800105a:	2140      	movs	r1, #64	@ 0x40
 800105c:	4877      	ldr	r0, [pc, #476]	@ (800123c <MX_GPIO_Init+0x31c>)
 800105e:	f001 f999 	bl	8002394 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOF, Mems_STSAFE_RESET_Pin|WRLS_WKUP_W_Pin, GPIO_PIN_RESET);
 8001062:	2200      	movs	r2, #0
 8001064:	f44f 4108 	mov.w	r1, #34816	@ 0x8800
 8001068:	4875      	ldr	r0, [pc, #468]	@ (8001240 <MX_GPIO_Init+0x320>)
 800106a:	f001 f993 	bl	8002394 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : WRLS_FLOW_Pin Mems_VLX_GPIO_Pin Mems_INT_LPS22HH_Pin */
  GPIO_InitStruct.Pin = WRLS_FLOW_Pin|Mems_VLX_GPIO_Pin|Mems_INT_LPS22HH_Pin;
 800106e:	f248 0324 	movw	r3, #32804	@ 0x8024
 8001072:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001074:	2300      	movs	r3, #0
 8001076:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001078:	2300      	movs	r3, #0
 800107a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOG, &GPIO_InitStruct);
 800107c:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001080:	4619      	mov	r1, r3
 8001082:	486e      	ldr	r0, [pc, #440]	@ (800123c <MX_GPIO_Init+0x31c>)
 8001084:	f000 ffa6 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : WRLS_UART4_RX_Pin WRLS_UART4_TX_Pin */
  GPIO_InitStruct.Pin = WRLS_UART4_RX_Pin|WRLS_UART4_TX_Pin;
 8001088:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800108c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800108e:	2302      	movs	r3, #2
 8001090:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001092:	2300      	movs	r3, #0
 8001094:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001096:	2300      	movs	r3, #0
 8001098:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 800109a:	2308      	movs	r3, #8
 800109c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800109e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010a2:	4619      	mov	r1, r3
 80010a4:	4867      	ldr	r0, [pc, #412]	@ (8001244 <MX_GPIO_Init+0x324>)
 80010a6:	f000 ff95 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_UCPD_CC1_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_CC1_Pin;
 80010aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80010ae:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80010b0:	2303      	movs	r3, #3
 80010b2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010b4:	2300      	movs	r3, #0
 80010b6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_UCPD_CC1_GPIO_Port, &GPIO_InitStruct);
 80010b8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010bc:	4619      	mov	r1, r3
 80010be:	4862      	ldr	r0, [pc, #392]	@ (8001248 <MX_GPIO_Init+0x328>)
 80010c0:	f000 ff88 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_F_NCS_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_F_NCS_Pin;
 80010c4:	2320      	movs	r3, #32
 80010c6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010c8:	2302      	movs	r3, #2
 80010ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010cc:	2300      	movs	r3, #0
 80010ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010d0:	2303      	movs	r3, #3
 80010d2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 80010d4:	2305      	movs	r3, #5
 80010d6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_F_NCS_GPIO_Port, &GPIO_InitStruct);
 80010d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010dc:	4619      	mov	r1, r3
 80010de:	485b      	ldr	r0, [pc, #364]	@ (800124c <MX_GPIO_Init+0x32c>)
 80010e0:	f000 ff78 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_IO5_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO5_Pin;
 80010e4:	2301      	movs	r3, #1
 80010e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010e8:	2302      	movs	r3, #2
 80010ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ec:	2300      	movs	r3, #0
 80010ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80010f0:	2303      	movs	r3, #3
 80010f2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 80010f4:	2303      	movs	r3, #3
 80010f6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_IO5_GPIO_Port, &GPIO_InitStruct);
 80010f8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80010fc:	4619      	mov	r1, r3
 80010fe:	4853      	ldr	r0, [pc, #332]	@ (800124c <MX_GPIO_Init+0x32c>)
 8001100:	f000 ff68 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPI_F_IO7_Pin OCTOSPI_F_IO5_Pin OCTOSPI_F_IO6_Pin OCTOSPI_F_IO4_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_F_IO7_Pin|OCTOSPI_F_IO5_Pin|OCTOSPI_F_IO6_Pin|OCTOSPI_F_IO4_Pin;
 8001104:	f44f 53f0 	mov.w	r3, #7680	@ 0x1e00
 8001108:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800110a:	2302      	movs	r3, #2
 800110c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800110e:	2300      	movs	r3, #0
 8001110:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001112:	2303      	movs	r3, #3
 8001114:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 8001116:	2305      	movs	r3, #5
 8001118:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 800111a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800111e:	4619      	mov	r1, r3
 8001120:	4845      	ldr	r0, [pc, #276]	@ (8001238 <MX_GPIO_Init+0x318>)
 8001122:	f000 ff57 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PH3_BOOT0_Pin */
  GPIO_InitStruct.Pin = PH3_BOOT0_Pin;
 8001126:	2308      	movs	r3, #8
 8001128:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800112a:	2300      	movs	r3, #0
 800112c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800112e:	2300      	movs	r3, #0
 8001130:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(PH3_BOOT0_GPIO_Port, &GPIO_InitStruct);
 8001132:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001136:	4619      	mov	r1, r3
 8001138:	483f      	ldr	r0, [pc, #252]	@ (8001238 <MX_GPIO_Init+0x318>)
 800113a:	f000 ff4b 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : UCPD_PWR_Pin */
  GPIO_InitStruct.Pin = UCPD_PWR_Pin;
 800113e:	2320      	movs	r3, #32
 8001140:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001142:	2301      	movs	r3, #1
 8001144:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001146:	2300      	movs	r3, #0
 8001148:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800114a:	2300      	movs	r3, #0
 800114c:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(UCPD_PWR_GPIO_Port, &GPIO_InitStruct);
 800114e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001152:	4619      	mov	r1, r3
 8001154:	4837      	ldr	r0, [pc, #220]	@ (8001234 <MX_GPIO_Init+0x314>)
 8001156:	f000 ff3d 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : WRLS_SPI2_MOSI_Pin WRLS_SPI2_MISO_Pin WRLS_SPI2_SCK_Pin */
  GPIO_InitStruct.Pin = WRLS_SPI2_MOSI_Pin|WRLS_SPI2_MISO_Pin|WRLS_SPI2_SCK_Pin;
 800115a:	231a      	movs	r3, #26
 800115c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800115e:	2302      	movs	r3, #2
 8001160:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001162:	2300      	movs	r3, #0
 8001164:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001166:	2300      	movs	r3, #0
 8001168:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800116a:	2305      	movs	r3, #5
 800116c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800116e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001172:	4619      	mov	r1, r3
 8001174:	4836      	ldr	r0, [pc, #216]	@ (8001250 <MX_GPIO_Init+0x330>)
 8001176:	f000 ff2d 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_DQS_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_DQS_Pin;
 800117a:	2308      	movs	r3, #8
 800117c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800117e:	2302      	movs	r3, #2
 8001180:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001182:	2300      	movs	r3, #0
 8001184:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001186:	2303      	movs	r3, #3
 8001188:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 800118a:	2303      	movs	r3, #3
 800118c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_DQS_GPIO_Port, &GPIO_InitStruct);
 800118e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001192:	4619      	mov	r1, r3
 8001194:	482f      	ldr	r0, [pc, #188]	@ (8001254 <MX_GPIO_Init+0x334>)
 8001196:	f000 ff1d 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_IO7_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO7_Pin;
 800119a:	2380      	movs	r3, #128	@ 0x80
 800119c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800119e:	2302      	movs	r3, #2
 80011a0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011a2:	2300      	movs	r3, #0
 80011a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011a6:	2303      	movs	r3, #3
 80011a8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 80011aa:	230a      	movs	r3, #10
 80011ac:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_IO7_GPIO_Port, &GPIO_InitStruct);
 80011ae:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011b2:	4619      	mov	r1, r3
 80011b4:	4826      	ldr	r0, [pc, #152]	@ (8001250 <MX_GPIO_Init+0x330>)
 80011b6:	f000 ff0d 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPI_F_IO0_Pin OCTOSPI_F_IO1_Pin OCTOSPI_F_IO2_Pin OCTOSPI_F_IO3_Pin
                           OCTOSPI_F_CLK_P_Pin OCTOSPI_F_DQS_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_F_IO0_Pin|OCTOSPI_F_IO1_Pin|OCTOSPI_F_IO2_Pin|OCTOSPI_F_IO3_Pin
 80011ba:	f241 031f 	movw	r3, #4127	@ 0x101f
 80011be:	627b      	str	r3, [r7, #36]	@ 0x24
                          |OCTOSPI_F_CLK_P_Pin|OCTOSPI_F_DQS_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80011c0:	2302      	movs	r3, #2
 80011c2:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011c4:	2300      	movs	r3, #0
 80011c6:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80011c8:	2303      	movs	r3, #3
 80011ca:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_OCTOSPI2;
 80011cc:	2305      	movs	r3, #5
 80011ce:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80011d0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011d4:	4619      	mov	r1, r3
 80011d6:	481a      	ldr	r0, [pc, #104]	@ (8001240 <MX_GPIO_Init+0x320>)
 80011d8:	f000 fefc 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USER_Button_Pin */
  GPIO_InitStruct.Pin = USER_Button_Pin;
 80011dc:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80011e0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80011e2:	2300      	movs	r3, #0
 80011e4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011e6:	2300      	movs	r3, #0
 80011e8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USER_Button_GPIO_Port, &GPIO_InitStruct);
 80011ea:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80011ee:	4619      	mov	r1, r3
 80011f0:	4814      	ldr	r0, [pc, #80]	@ (8001244 <MX_GPIO_Init+0x324>)
 80011f2:	f000 feef 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_RED_Pin LED_GREEN_Pin Mems_VL53_xshut_Pin */
  GPIO_InitStruct.Pin = LED_RED_Pin|LED_GREEN_Pin|Mems_VL53_xshut_Pin;
 80011f6:	23c2      	movs	r3, #194	@ 0xc2
 80011f8:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80011fa:	2301      	movs	r3, #1
 80011fc:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80011fe:	2300      	movs	r3, #0
 8001200:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001202:	2300      	movs	r3, #0
 8001204:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 8001206:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800120a:	4619      	mov	r1, r3
 800120c:	480a      	ldr	r0, [pc, #40]	@ (8001238 <MX_GPIO_Init+0x318>)
 800120e:	f000 fee1 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPI_R_IO0_Pin OCTOSPI_R_IO2_Pin OCTOSPI_R_IO1_Pin OCTOSPI_R_IO3_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO0_Pin|OCTOSPI_R_IO2_Pin|OCTOSPI_R_IO1_Pin|OCTOSPI_R_IO3_Pin;
 8001212:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8001216:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001218:	2302      	movs	r3, #2
 800121a:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800121c:	2300      	movs	r3, #0
 800121e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001220:	2303      	movs	r3, #3
 8001222:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8001224:	230a      	movs	r3, #10
 8001226:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 8001228:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800122c:	4619      	mov	r1, r3
 800122e:	e013      	b.n	8001258 <MX_GPIO_Init+0x338>
 8001230:	46020c00 	.word	0x46020c00
 8001234:	42020400 	.word	0x42020400
 8001238:	42021c00 	.word	0x42021c00
 800123c:	42021800 	.word	0x42021800
 8001240:	42021400 	.word	0x42021400
 8001244:	42020800 	.word	0x42020800
 8001248:	42020000 	.word	0x42020000
 800124c:	42022000 	.word	0x42022000
 8001250:	42020c00 	.word	0x42020c00
 8001254:	42021000 	.word	0x42021000
 8001258:	486e      	ldr	r0, [pc, #440]	@ (8001414 <MX_GPIO_Init+0x4f4>)
 800125a:	f000 febb 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_IO4_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO4_Pin;
 800125e:	2304      	movs	r3, #4
 8001260:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001262:	2302      	movs	r3, #2
 8001264:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001266:	2300      	movs	r3, #0
 8001268:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800126a:	2303      	movs	r3, #3
 800126c:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_OCTOSPI1;
 800126e:	2303      	movs	r3, #3
 8001270:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_IO4_GPIO_Port, &GPIO_InitStruct);
 8001272:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001276:	4619      	mov	r1, r3
 8001278:	4867      	ldr	r0, [pc, #412]	@ (8001418 <MX_GPIO_Init+0x4f8>)
 800127a:	f000 feab 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_C_P_Pin USB_C_PA11_Pin */
  GPIO_InitStruct.Pin = USB_C_P_Pin|USB_C_PA11_Pin;
 800127e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8001282:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001284:	2302      	movs	r3, #2
 8001286:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001288:	2300      	movs	r3, #0
 800128a:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800128c:	2300      	movs	r3, #0
 800128e:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_USB;
 8001290:	230a      	movs	r3, #10
 8001292:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001294:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001298:	4619      	mov	r1, r3
 800129a:	4860      	ldr	r0, [pc, #384]	@ (800141c <MX_GPIO_Init+0x4fc>)
 800129c:	f000 fe9a 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_CCK1_Pin */
  GPIO_InitStruct.Pin = MIC_CCK1_Pin;
 80012a0:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80012a4:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012a6:	2302      	movs	r3, #2
 80012a8:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012aa:	2300      	movs	r3, #0
 80012ac:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012ae:	2300      	movs	r3, #0
 80012b0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 80012b2:	2306      	movs	r3, #6
 80012b4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(MIC_CCK1_GPIO_Port, &GPIO_InitStruct);
 80012b6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012ba:	4619      	mov	r1, r3
 80012bc:	4855      	ldr	r0, [pc, #340]	@ (8001414 <MX_GPIO_Init+0x4f4>)
 80012be:	f000 fe89 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : MIC_SDINx_Pin MIC_CCK0_Pin */
  GPIO_InitStruct.Pin = MIC_SDINx_Pin|MIC_CCK0_Pin;
 80012c2:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80012c6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80012c8:	2302      	movs	r3, #2
 80012ca:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012cc:	2300      	movs	r3, #0
 80012ce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d0:	2300      	movs	r3, #0
 80012d2:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF3_ADF1;
 80012d4:	2303      	movs	r3, #3
 80012d6:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80012d8:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012dc:	4619      	mov	r1, r3
 80012de:	4850      	ldr	r0, [pc, #320]	@ (8001420 <MX_GPIO_Init+0x500>)
 80012e0:	f000 fe78 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : WRLS_WKUP_B_Pin */
  GPIO_InitStruct.Pin = WRLS_WKUP_B_Pin;
 80012e4:	2340      	movs	r3, #64	@ 0x40
 80012e6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80012e8:	2301      	movs	r3, #1
 80012ea:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012ec:	2300      	movs	r3, #0
 80012ee:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f0:	2300      	movs	r3, #0
 80012f2:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(WRLS_WKUP_B_GPIO_Port, &GPIO_InitStruct);
 80012f4:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80012f8:	4619      	mov	r1, r3
 80012fa:	484a      	ldr	r0, [pc, #296]	@ (8001424 <MX_GPIO_Init+0x504>)
 80012fc:	f000 fe6a 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : WRLS_NOTIFY_Pin Mems_INT_IIS2MDC_Pin USB_IANA_Pin SPEED_SENSOR_Pin */
  GPIO_InitStruct.Pin = WRLS_NOTIFY_Pin|Mems_INT_IIS2MDC_Pin|USB_IANA_Pin|SPEED_SENSOR_Pin;
 8001300:	f44f 43cc 	mov.w	r3, #26112	@ 0x6600
 8001304:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001306:	2300      	movs	r3, #0
 8001308:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800130a:	2300      	movs	r3, #0
 800130c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 800130e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001312:	4619      	mov	r1, r3
 8001314:	4844      	ldr	r0, [pc, #272]	@ (8001428 <MX_GPIO_Init+0x508>)
 8001316:	f000 fe5d 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OCTOSPI_R_IO6_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_IO6_Pin;
 800131a:	2308      	movs	r3, #8
 800131c:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800131e:	2302      	movs	r3, #2
 8001320:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001322:	2300      	movs	r3, #0
 8001324:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001326:	2303      	movs	r3, #3
 8001328:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 800132a:	230a      	movs	r3, #10
 800132c:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(OCTOSPI_R_IO6_GPIO_Port, &GPIO_InitStruct);
 800132e:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001332:	4619      	mov	r1, r3
 8001334:	483d      	ldr	r0, [pc, #244]	@ (800142c <MX_GPIO_Init+0x50c>)
 8001336:	f000 fe4d 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : USB_UCPD_FLT_Pin Mems_ISM330DLC_INT1_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_FLT_Pin|Mems_ISM330DLC_INT1_Pin;
 800133a:	f44f 6310 	mov.w	r3, #2304	@ 0x900
 800133e:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001340:	2300      	movs	r3, #0
 8001342:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001344:	2300      	movs	r3, #0
 8001346:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8001348:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800134c:	4619      	mov	r1, r3
 800134e:	4834      	ldr	r0, [pc, #208]	@ (8001420 <MX_GPIO_Init+0x500>)
 8001350:	f000 fe40 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OCTOSPI_R_CLK_P_Pin OCTOSPI_R_NCS_Pin */
  GPIO_InitStruct.Pin = OCTOSPI_R_CLK_P_Pin|OCTOSPI_R_NCS_Pin;
 8001354:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8001358:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800135a:	2302      	movs	r3, #2
 800135c:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800135e:	2300      	movs	r3, #0
 8001360:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001362:	2303      	movs	r3, #3
 8001364:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPI1;
 8001366:	230a      	movs	r3, #10
 8001368:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800136a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800136e:	4619      	mov	r1, r3
 8001370:	482f      	ldr	r0, [pc, #188]	@ (8001430 <MX_GPIO_Init+0x510>)
 8001372:	f000 fe2f 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_VBUS_SENSE_Pin */
  GPIO_InitStruct.Pin = USB_VBUS_SENSE_Pin;
 8001376:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 800137a:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800137c:	2300      	movs	r3, #0
 800137e:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001380:	2300      	movs	r3, #0
 8001382:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_VBUS_SENSE_GPIO_Port, &GPIO_InitStruct);
 8001384:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001388:	4619      	mov	r1, r3
 800138a:	4822      	ldr	r0, [pc, #136]	@ (8001414 <MX_GPIO_Init+0x4f4>)
 800138c:	f000 fe22 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : WRLS_SPI2_NSS_Pin */
  GPIO_InitStruct.Pin = WRLS_SPI2_NSS_Pin;
 8001390:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8001394:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001396:	2302      	movs	r3, #2
 8001398:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800139a:	2300      	movs	r3, #0
 800139c:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800139e:	2300      	movs	r3, #0
 80013a0:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80013a2:	2305      	movs	r3, #5
 80013a4:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(WRLS_SPI2_NSS_GPIO_Port, &GPIO_InitStruct);
 80013a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013aa:	4619      	mov	r1, r3
 80013ac:	4820      	ldr	r0, [pc, #128]	@ (8001430 <MX_GPIO_Init+0x510>)
 80013ae:	f000 fe11 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : USB_UCPD_CC2_Pin */
  GPIO_InitStruct.Pin = USB_UCPD_CC2_Pin;
 80013b2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80013b6:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 80013b8:	2303      	movs	r3, #3
 80013ba:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013bc:	2300      	movs	r3, #0
 80013be:	62fb      	str	r3, [r7, #44]	@ 0x2c
  HAL_GPIO_Init(USB_UCPD_CC2_GPIO_Port, &GPIO_InitStruct);
 80013c0:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013c4:	4619      	mov	r1, r3
 80013c6:	481a      	ldr	r0, [pc, #104]	@ (8001430 <MX_GPIO_Init+0x510>)
 80013c8:	f000 fe04 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Mems_STSAFE_RESET_Pin WRLS_WKUP_W_Pin */
  GPIO_InitStruct.Pin = Mems_STSAFE_RESET_Pin|WRLS_WKUP_W_Pin;
 80013cc:	f44f 4308 	mov.w	r3, #34816	@ 0x8800
 80013d0:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013d2:	2301      	movs	r3, #1
 80013d4:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013d6:	2300      	movs	r3, #0
 80013d8:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013da:	2300      	movs	r3, #0
 80013dc:	633b      	str	r3, [r7, #48]	@ 0x30
  HAL_GPIO_Init(GPIOF, &GPIO_InitStruct);
 80013de:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80013e2:	4619      	mov	r1, r3
 80013e4:	480b      	ldr	r0, [pc, #44]	@ (8001414 <MX_GPIO_Init+0x4f4>)
 80013e6:	f000 fdf5 	bl	8001fd4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MIC_SDIN0_Pin */
  GPIO_InitStruct.Pin = MIC_SDIN0_Pin;
 80013ea:	2302      	movs	r3, #2
 80013ec:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80013ee:	2302      	movs	r3, #2
 80013f0:	62bb      	str	r3, [r7, #40]	@ 0x28
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013f2:	2300      	movs	r3, #0
 80013f4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013f6:	2300      	movs	r3, #0
 80013f8:	633b      	str	r3, [r7, #48]	@ 0x30
  GPIO_InitStruct.Alternate = GPIO_AF6_MDF1;
 80013fa:	2306      	movs	r3, #6
 80013fc:	637b      	str	r3, [r7, #52]	@ 0x34
  HAL_GPIO_Init(MIC_SDIN0_GPIO_Port, &GPIO_InitStruct);
 80013fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8001402:	4619      	mov	r1, r3
 8001404:	480a      	ldr	r0, [pc, #40]	@ (8001430 <MX_GPIO_Init+0x510>)
 8001406:	f000 fde5 	bl	8001fd4 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 800140a:	bf00      	nop
 800140c:	3738      	adds	r7, #56	@ 0x38
 800140e:	46bd      	mov	sp, r7
 8001410:	bd80      	pop	{r7, pc}
 8001412:	bf00      	nop
 8001414:	42021400 	.word	0x42021400
 8001418:	42021c00 	.word	0x42021c00
 800141c:	42020000 	.word	0x42020000
 8001420:	42021000 	.word	0x42021000
 8001424:	42021800 	.word	0x42021800
 8001428:	42020c00 	.word	0x42020c00
 800142c:	42020800 	.word	0x42020800
 8001430:	42020400 	.word	0x42020400

08001434 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8001434:	b480      	push	{r7}
 8001436:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001438:	b672      	cpsid	i
}
 800143a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800143c:	bf00      	nop
 800143e:	e7fd      	b.n	800143c <Error_Handler+0x8>

08001440 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001440:	b580      	push	{r7, lr}
 8001442:	b082      	sub	sp, #8
 8001444:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_PWR_CLK_ENABLE();
 8001446:	4b0a      	ldr	r3, [pc, #40]	@ (8001470 <HAL_MspInit+0x30>)
 8001448:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800144c:	4a08      	ldr	r2, [pc, #32]	@ (8001470 <HAL_MspInit+0x30>)
 800144e:	f043 0304 	orr.w	r3, r3, #4
 8001452:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8001456:	4b06      	ldr	r3, [pc, #24]	@ (8001470 <HAL_MspInit+0x30>)
 8001458:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800145c:	f003 0304 	and.w	r3, r3, #4
 8001460:	607b      	str	r3, [r7, #4]
 8001462:	687b      	ldr	r3, [r7, #4]
  HAL_PWREx_EnableVddIO2();
 8001464:	f001 f9ec 	bl	8002840 <HAL_PWREx_EnableVddIO2>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001468:	bf00      	nop
 800146a:	3708      	adds	r7, #8
 800146c:	46bd      	mov	sp, r7
 800146e:	bd80      	pop	{r7, pc}
 8001470:	46020c00 	.word	0x46020c00

08001474 <HAL_FDCAN_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hfdcan: FDCAN handle pointer
  * @retval None
  */
void HAL_FDCAN_MspInit(FDCAN_HandleTypeDef* hfdcan)
{
 8001474:	b580      	push	{r7, lr}
 8001476:	b0bc      	sub	sp, #240	@ 0xf0
 8001478:	af00      	add	r7, sp, #0
 800147a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800147c:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001480:	2200      	movs	r2, #0
 8001482:	601a      	str	r2, [r3, #0]
 8001484:	605a      	str	r2, [r3, #4]
 8001486:	609a      	str	r2, [r3, #8]
 8001488:	60da      	str	r2, [r3, #12]
 800148a:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 800148c:	f107 0310 	add.w	r3, r7, #16
 8001490:	22c8      	movs	r2, #200	@ 0xc8
 8001492:	2100      	movs	r1, #0
 8001494:	4618      	mov	r0, r3
 8001496:	f007 f9a3 	bl	80087e0 <memset>
  if(hfdcan->Instance==FDCAN1)
 800149a:	687b      	ldr	r3, [r7, #4]
 800149c:	681b      	ldr	r3, [r3, #0]
 800149e:	4a27      	ldr	r2, [pc, #156]	@ (800153c <HAL_FDCAN_MspInit+0xc8>)
 80014a0:	4293      	cmp	r3, r2
 80014a2:	d147      	bne.n	8001534 <HAL_FDCAN_MspInit+0xc0>

    /* USER CODE END FDCAN1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_FDCAN1;
 80014a4:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80014a8:	f04f 0300 	mov.w	r3, #0
 80014ac:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Fdcan1ClockSelection = RCC_FDCAN1CLKSOURCE_PLL1;
 80014b0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80014b4:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80014b8:	f107 0310 	add.w	r3, r7, #16
 80014bc:	4618      	mov	r0, r3
 80014be:	f002 fc7b 	bl	8003db8 <HAL_RCCEx_PeriphCLKConfig>
 80014c2:	4603      	mov	r3, r0
 80014c4:	2b00      	cmp	r3, #0
 80014c6:	d001      	beq.n	80014cc <HAL_FDCAN_MspInit+0x58>
    {
      Error_Handler();
 80014c8:	f7ff ffb4 	bl	8001434 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_FDCAN1_CLK_ENABLE();
 80014cc:	4b1c      	ldr	r3, [pc, #112]	@ (8001540 <HAL_FDCAN_MspInit+0xcc>)
 80014ce:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80014d2:	4a1b      	ldr	r2, [pc, #108]	@ (8001540 <HAL_FDCAN_MspInit+0xcc>)
 80014d4:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80014d8:	f8c2 30a0 	str.w	r3, [r2, #160]	@ 0xa0
 80014dc:	4b18      	ldr	r3, [pc, #96]	@ (8001540 <HAL_FDCAN_MspInit+0xcc>)
 80014de:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80014e2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80014e6:	60fb      	str	r3, [r7, #12]
 80014e8:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80014ea:	4b15      	ldr	r3, [pc, #84]	@ (8001540 <HAL_FDCAN_MspInit+0xcc>)
 80014ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80014f0:	4a13      	ldr	r2, [pc, #76]	@ (8001540 <HAL_FDCAN_MspInit+0xcc>)
 80014f2:	f043 0302 	orr.w	r3, r3, #2
 80014f6:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80014fa:	4b11      	ldr	r3, [pc, #68]	@ (8001540 <HAL_FDCAN_MspInit+0xcc>)
 80014fc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001500:	f003 0302 	and.w	r3, r3, #2
 8001504:	60bb      	str	r3, [r7, #8]
 8001506:	68bb      	ldr	r3, [r7, #8]
    /**FDCAN1 GPIO Configuration
    PB9     ------> FDCAN1_TX
    PB8     ------> FDCAN1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_9|GPIO_PIN_8;
 8001508:	f44f 7340 	mov.w	r3, #768	@ 0x300
 800150c:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001510:	2302      	movs	r3, #2
 8001512:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001516:	2300      	movs	r3, #0
 8001518:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800151c:	2300      	movs	r3, #0
 800151e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF9_FDCAN1;
 8001522:	2309      	movs	r3, #9
 8001524:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001528:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 800152c:	4619      	mov	r1, r3
 800152e:	4805      	ldr	r0, [pc, #20]	@ (8001544 <HAL_FDCAN_MspInit+0xd0>)
 8001530:	f000 fd50 	bl	8001fd4 <HAL_GPIO_Init>

    /* USER CODE END FDCAN1_MspInit 1 */

  }

}
 8001534:	bf00      	nop
 8001536:	37f0      	adds	r7, #240	@ 0xf0
 8001538:	46bd      	mov	sp, r7
 800153a:	bd80      	pop	{r7, pc}
 800153c:	4000a400 	.word	0x4000a400
 8001540:	46020c00 	.word	0x46020c00
 8001544:	42020400 	.word	0x42020400

08001548 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001548:	b580      	push	{r7, lr}
 800154a:	b0bc      	sub	sp, #240	@ 0xf0
 800154c:	af00      	add	r7, sp, #0
 800154e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001550:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001554:	2200      	movs	r2, #0
 8001556:	601a      	str	r2, [r3, #0]
 8001558:	605a      	str	r2, [r3, #4]
 800155a:	609a      	str	r2, [r3, #8]
 800155c:	60da      	str	r2, [r3, #12]
 800155e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001560:	f107 0310 	add.w	r3, r7, #16
 8001564:	22c8      	movs	r2, #200	@ 0xc8
 8001566:	2100      	movs	r1, #0
 8001568:	4618      	mov	r0, r3
 800156a:	f007 f939 	bl	80087e0 <memset>
  if(hi2c->Instance==I2C2)
 800156e:	687b      	ldr	r3, [r7, #4]
 8001570:	681b      	ldr	r3, [r3, #0]
 8001572:	4a26      	ldr	r2, [pc, #152]	@ (800160c <HAL_I2C_MspInit+0xc4>)
 8001574:	4293      	cmp	r3, r2
 8001576:	d144      	bne.n	8001602 <HAL_I2C_MspInit+0xba>

    /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001578:	f04f 0280 	mov.w	r2, #128	@ 0x80
 800157c:	f04f 0300 	mov.w	r3, #0
 8001580:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 8001584:	2300      	movs	r3, #0
 8001586:	67fb      	str	r3, [r7, #124]	@ 0x7c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001588:	f107 0310 	add.w	r3, r7, #16
 800158c:	4618      	mov	r0, r3
 800158e:	f002 fc13 	bl	8003db8 <HAL_RCCEx_PeriphCLKConfig>
 8001592:	4603      	mov	r3, r0
 8001594:	2b00      	cmp	r3, #0
 8001596:	d001      	beq.n	800159c <HAL_I2C_MspInit+0x54>
    {
      Error_Handler();
 8001598:	f7ff ff4c 	bl	8001434 <Error_Handler>
    }

    __HAL_RCC_GPIOH_CLK_ENABLE();
 800159c:	4b1c      	ldr	r3, [pc, #112]	@ (8001610 <HAL_I2C_MspInit+0xc8>)
 800159e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015a2:	4a1b      	ldr	r2, [pc, #108]	@ (8001610 <HAL_I2C_MspInit+0xc8>)
 80015a4:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80015a8:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 80015ac:	4b18      	ldr	r3, [pc, #96]	@ (8001610 <HAL_I2C_MspInit+0xc8>)
 80015ae:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80015b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80015b6:	60fb      	str	r3, [r7, #12]
 80015b8:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PH4     ------> I2C2_SCL
    PH5     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 80015ba:	2330      	movs	r3, #48	@ 0x30
 80015bc:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80015c0:	2312      	movs	r3, #18
 80015c2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015c6:	2300      	movs	r3, #0
 80015c8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80015cc:	2300      	movs	r3, #0
 80015ce:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 80015d2:	2304      	movs	r3, #4
 80015d4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOH, &GPIO_InitStruct);
 80015d8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80015dc:	4619      	mov	r1, r3
 80015de:	480d      	ldr	r0, [pc, #52]	@ (8001614 <HAL_I2C_MspInit+0xcc>)
 80015e0:	f000 fcf8 	bl	8001fd4 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 80015e4:	4b0a      	ldr	r3, [pc, #40]	@ (8001610 <HAL_I2C_MspInit+0xc8>)
 80015e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80015ea:	4a09      	ldr	r2, [pc, #36]	@ (8001610 <HAL_I2C_MspInit+0xc8>)
 80015ec:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 80015f0:	f8c2 309c 	str.w	r3, [r2, #156]	@ 0x9c
 80015f4:	4b06      	ldr	r3, [pc, #24]	@ (8001610 <HAL_I2C_MspInit+0xc8>)
 80015f6:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80015fa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80015fe:	60bb      	str	r3, [r7, #8]
 8001600:	68bb      	ldr	r3, [r7, #8]

    /* USER CODE END I2C2_MspInit 1 */

  }

}
 8001602:	bf00      	nop
 8001604:	37f0      	adds	r7, #240	@ 0xf0
 8001606:	46bd      	mov	sp, r7
 8001608:	bd80      	pop	{r7, pc}
 800160a:	bf00      	nop
 800160c:	40005800 	.word	0x40005800
 8001610:	46020c00 	.word	0x46020c00
 8001614:	42021c00 	.word	0x42021c00

08001618 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001618:	b580      	push	{r7, lr}
 800161a:	b0bc      	sub	sp, #240	@ 0xf0
 800161c:	af00      	add	r7, sp, #0
 800161e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001620:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 8001624:	2200      	movs	r2, #0
 8001626:	601a      	str	r2, [r3, #0]
 8001628:	605a      	str	r2, [r3, #4]
 800162a:	609a      	str	r2, [r3, #8]
 800162c:	60da      	str	r2, [r3, #12]
 800162e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001630:	f107 0310 	add.w	r3, r7, #16
 8001634:	22c8      	movs	r2, #200	@ 0xc8
 8001636:	2100      	movs	r1, #0
 8001638:	4618      	mov	r0, r3
 800163a:	f007 f8d1 	bl	80087e0 <memset>
  if(huart->Instance==USART1)
 800163e:	687b      	ldr	r3, [r7, #4]
 8001640:	681b      	ldr	r3, [r3, #0]
 8001642:	4a26      	ldr	r2, [pc, #152]	@ (80016dc <HAL_UART_MspInit+0xc4>)
 8001644:	4293      	cmp	r3, r2
 8001646:	d145      	bne.n	80016d4 <HAL_UART_MspInit+0xbc>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001648:	f04f 0201 	mov.w	r2, #1
 800164c:	f04f 0300 	mov.w	r3, #0
 8001650:	e9c7 2304 	strd	r2, r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001654:	2300      	movs	r3, #0
 8001656:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001658:	f107 0310 	add.w	r3, r7, #16
 800165c:	4618      	mov	r0, r3
 800165e:	f002 fbab 	bl	8003db8 <HAL_RCCEx_PeriphCLKConfig>
 8001662:	4603      	mov	r3, r0
 8001664:	2b00      	cmp	r3, #0
 8001666:	d001      	beq.n	800166c <HAL_UART_MspInit+0x54>
    {
      Error_Handler();
 8001668:	f7ff fee4 	bl	8001434 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800166c:	4b1c      	ldr	r3, [pc, #112]	@ (80016e0 <HAL_UART_MspInit+0xc8>)
 800166e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001672:	4a1b      	ldr	r2, [pc, #108]	@ (80016e0 <HAL_UART_MspInit+0xc8>)
 8001674:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001678:	f8c2 30a4 	str.w	r3, [r2, #164]	@ 0xa4
 800167c:	4b18      	ldr	r3, [pc, #96]	@ (80016e0 <HAL_UART_MspInit+0xc8>)
 800167e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8001682:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001686:	60fb      	str	r3, [r7, #12]
 8001688:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800168a:	4b15      	ldr	r3, [pc, #84]	@ (80016e0 <HAL_UART_MspInit+0xc8>)
 800168c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8001690:	4a13      	ldr	r2, [pc, #76]	@ (80016e0 <HAL_UART_MspInit+0xc8>)
 8001692:	f043 0301 	orr.w	r3, r3, #1
 8001696:	f8c2 308c 	str.w	r3, [r2, #140]	@ 0x8c
 800169a:	4b11      	ldr	r3, [pc, #68]	@ (80016e0 <HAL_UART_MspInit+0xc8>)
 800169c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80016a0:	f003 0301 	and.w	r3, r3, #1
 80016a4:	60bb      	str	r3, [r7, #8]
 80016a6:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PA10     ------> USART1_RX
    PA9     ------> USART1_TX
    */
    GPIO_InitStruct.Pin = T_VCP_RX_Pin|T_VCP_TX_Pin;
 80016a8:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 80016ac:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80016b0:	2302      	movs	r3, #2
 80016b2:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016b6:	2300      	movs	r3, #0
 80016b8:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016bc:	2300      	movs	r3, #0
 80016be:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80016c2:	2307      	movs	r3, #7
 80016c4:	f8c7 30ec 	str.w	r3, [r7, #236]	@ 0xec
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80016c8:	f107 03dc 	add.w	r3, r7, #220	@ 0xdc
 80016cc:	4619      	mov	r1, r3
 80016ce:	4805      	ldr	r0, [pc, #20]	@ (80016e4 <HAL_UART_MspInit+0xcc>)
 80016d0:	f000 fc80 	bl	8001fd4 <HAL_GPIO_Init>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80016d4:	bf00      	nop
 80016d6:	37f0      	adds	r7, #240	@ 0xf0
 80016d8:	46bd      	mov	sp, r7
 80016da:	bd80      	pop	{r7, pc}
 80016dc:	40013800 	.word	0x40013800
 80016e0:	46020c00 	.word	0x46020c00
 80016e4:	42020000 	.word	0x42020000

080016e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80016e8:	b480      	push	{r7}
 80016ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80016ec:	bf00      	nop
 80016ee:	e7fd      	b.n	80016ec <NMI_Handler+0x4>

080016f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80016f0:	b480      	push	{r7}
 80016f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80016f4:	bf00      	nop
 80016f6:	e7fd      	b.n	80016f4 <HardFault_Handler+0x4>

080016f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80016f8:	b480      	push	{r7}
 80016fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80016fc:	bf00      	nop
 80016fe:	e7fd      	b.n	80016fc <MemManage_Handler+0x4>

08001700 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001700:	b480      	push	{r7}
 8001702:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001704:	bf00      	nop
 8001706:	e7fd      	b.n	8001704 <BusFault_Handler+0x4>

08001708 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001708:	b480      	push	{r7}
 800170a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800170c:	bf00      	nop
 800170e:	e7fd      	b.n	800170c <UsageFault_Handler+0x4>

08001710 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001710:	b480      	push	{r7}
 8001712:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001714:	bf00      	nop
 8001716:	46bd      	mov	sp, r7
 8001718:	f85d 7b04 	ldr.w	r7, [sp], #4
 800171c:	4770      	bx	lr
	...

08001720 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001720:	b580      	push	{r7, lr}
 8001722:	b086      	sub	sp, #24
 8001724:	af00      	add	r7, sp, #0
 8001726:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001728:	4a14      	ldr	r2, [pc, #80]	@ (800177c <_sbrk+0x5c>)
 800172a:	4b15      	ldr	r3, [pc, #84]	@ (8001780 <_sbrk+0x60>)
 800172c:	1ad3      	subs	r3, r2, r3
 800172e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001730:	697b      	ldr	r3, [r7, #20]
 8001732:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001734:	4b13      	ldr	r3, [pc, #76]	@ (8001784 <_sbrk+0x64>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	2b00      	cmp	r3, #0
 800173a:	d102      	bne.n	8001742 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800173c:	4b11      	ldr	r3, [pc, #68]	@ (8001784 <_sbrk+0x64>)
 800173e:	4a12      	ldr	r2, [pc, #72]	@ (8001788 <_sbrk+0x68>)
 8001740:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001742:	4b10      	ldr	r3, [pc, #64]	@ (8001784 <_sbrk+0x64>)
 8001744:	681a      	ldr	r2, [r3, #0]
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	4413      	add	r3, r2
 800174a:	693a      	ldr	r2, [r7, #16]
 800174c:	429a      	cmp	r2, r3
 800174e:	d207      	bcs.n	8001760 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001750:	f007 f85e 	bl	8008810 <__errno>
 8001754:	4603      	mov	r3, r0
 8001756:	220c      	movs	r2, #12
 8001758:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800175a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800175e:	e009      	b.n	8001774 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001760:	4b08      	ldr	r3, [pc, #32]	@ (8001784 <_sbrk+0x64>)
 8001762:	681b      	ldr	r3, [r3, #0]
 8001764:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001766:	4b07      	ldr	r3, [pc, #28]	@ (8001784 <_sbrk+0x64>)
 8001768:	681a      	ldr	r2, [r3, #0]
 800176a:	687b      	ldr	r3, [r7, #4]
 800176c:	4413      	add	r3, r2
 800176e:	4a05      	ldr	r2, [pc, #20]	@ (8001784 <_sbrk+0x64>)
 8001770:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001772:	68fb      	ldr	r3, [r7, #12]
}
 8001774:	4618      	mov	r0, r3
 8001776:	3718      	adds	r7, #24
 8001778:	46bd      	mov	sp, r7
 800177a:	bd80      	pop	{r7, pc}
 800177c:	200c0000 	.word	0x200c0000
 8001780:	00000400 	.word	0x00000400
 8001784:	2000216c 	.word	0x2000216c
 8001788:	20002900 	.word	0x20002900

0800178c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800178c:	b480      	push	{r7}
 800178e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
   SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001790:	4b18      	ldr	r3, [pc, #96]	@ (80017f4 <SystemInit+0x68>)
 8001792:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001796:	4a17      	ldr	r2, [pc, #92]	@ (80017f4 <SystemInit+0x68>)
 8001798:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800179c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88
  #endif

  /* Reset the RCC clock configuration to the default reset state ------------*/
  /* Set MSION bit */
  RCC->CR = RCC_CR_MSISON;
 80017a0:	4b15      	ldr	r3, [pc, #84]	@ (80017f8 <SystemInit+0x6c>)
 80017a2:	2201      	movs	r2, #1
 80017a4:	601a      	str	r2, [r3, #0]

  /* Reset CFGR register */
  RCC->CFGR1 = 0U;
 80017a6:	4b14      	ldr	r3, [pc, #80]	@ (80017f8 <SystemInit+0x6c>)
 80017a8:	2200      	movs	r2, #0
 80017aa:	61da      	str	r2, [r3, #28]
  RCC->CFGR2 = 0U;
 80017ac:	4b12      	ldr	r3, [pc, #72]	@ (80017f8 <SystemInit+0x6c>)
 80017ae:	2200      	movs	r2, #0
 80017b0:	621a      	str	r2, [r3, #32]
  RCC->CFGR3 = 0U;
 80017b2:	4b11      	ldr	r3, [pc, #68]	@ (80017f8 <SystemInit+0x6c>)
 80017b4:	2200      	movs	r2, #0
 80017b6:	625a      	str	r2, [r3, #36]	@ 0x24

  /* Reset HSEON, CSSON , HSION, PLLxON bits */
  RCC->CR &= ~(RCC_CR_HSEON | RCC_CR_CSSON | RCC_CR_PLL1ON | RCC_CR_PLL2ON | RCC_CR_PLL3ON);
 80017b8:	4b0f      	ldr	r3, [pc, #60]	@ (80017f8 <SystemInit+0x6c>)
 80017ba:	681b      	ldr	r3, [r3, #0]
 80017bc:	4a0e      	ldr	r2, [pc, #56]	@ (80017f8 <SystemInit+0x6c>)
 80017be:	f023 53a8 	bic.w	r3, r3, #352321536	@ 0x15000000
 80017c2:	f423 2310 	bic.w	r3, r3, #589824	@ 0x90000
 80017c6:	6013      	str	r3, [r2, #0]

  /* Reset PLLCFGR register */
  RCC->PLL1CFGR = 0U;
 80017c8:	4b0b      	ldr	r3, [pc, #44]	@ (80017f8 <SystemInit+0x6c>)
 80017ca:	2200      	movs	r2, #0
 80017cc:	629a      	str	r2, [r3, #40]	@ 0x28

  /* Reset HSEBYP bit */
  RCC->CR &= ~(RCC_CR_HSEBYP);
 80017ce:	4b0a      	ldr	r3, [pc, #40]	@ (80017f8 <SystemInit+0x6c>)
 80017d0:	681b      	ldr	r3, [r3, #0]
 80017d2:	4a09      	ldr	r2, [pc, #36]	@ (80017f8 <SystemInit+0x6c>)
 80017d4:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80017d8:	6013      	str	r3, [r2, #0]

  /* Disable all interrupts */
  RCC->CIER = 0U;
 80017da:	4b07      	ldr	r3, [pc, #28]	@ (80017f8 <SystemInit+0x6c>)
 80017dc:	2200      	movs	r2, #0
 80017de:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Configure the Vector Table location add offset address ------------------*/
  #ifdef VECT_TAB_SRAM
    SCB->VTOR = SRAM1_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
  #else
    SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 80017e0:	4b04      	ldr	r3, [pc, #16]	@ (80017f4 <SystemInit+0x68>)
 80017e2:	f04f 6200 	mov.w	r2, #134217728	@ 0x8000000
 80017e6:	609a      	str	r2, [r3, #8]
  #endif
}
 80017e8:	bf00      	nop
 80017ea:	46bd      	mov	sp, r7
 80017ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80017f0:	4770      	bx	lr
 80017f2:	bf00      	nop
 80017f4:	e000ed00 	.word	0xe000ed00
 80017f8:	46020c00 	.word	0x46020c00

080017fc <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* set stack pointer */
 80017fc:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8001834 <LoopForever+0x2>
/* Call the clock system initialization function.*/
  bl  SystemInit
 8001800:	f7ff ffc4 	bl	800178c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  movs	r1, #0
 8001804:	2100      	movs	r1, #0
  b	LoopCopyDataInit
 8001806:	e003      	b.n	8001810 <LoopCopyDataInit>

08001808 <CopyDataInit>:

CopyDataInit:
	ldr	r3, =_sidata
 8001808:	4b0b      	ldr	r3, [pc, #44]	@ (8001838 <LoopForever+0x6>)
	ldr	r3, [r3, r1]
 800180a:	585b      	ldr	r3, [r3, r1]
	str	r3, [r0, r1]
 800180c:	5043      	str	r3, [r0, r1]
	adds	r1, r1, #4
 800180e:	3104      	adds	r1, #4

08001810 <LoopCopyDataInit>:

LoopCopyDataInit:
	ldr	r0, =_sdata
 8001810:	480a      	ldr	r0, [pc, #40]	@ (800183c <LoopForever+0xa>)
	ldr	r3, =_edata
 8001812:	4b0b      	ldr	r3, [pc, #44]	@ (8001840 <LoopForever+0xe>)
	adds	r2, r0, r1
 8001814:	1842      	adds	r2, r0, r1
	cmp	r2, r3
 8001816:	429a      	cmp	r2, r3
	bcc	CopyDataInit
 8001818:	d3f6      	bcc.n	8001808 <CopyDataInit>
	ldr	r2, =_sbss
 800181a:	4a0a      	ldr	r2, [pc, #40]	@ (8001844 <LoopForever+0x12>)
	b	LoopFillZerobss
 800181c:	e002      	b.n	8001824 <LoopFillZerobss>

0800181e <FillZerobss>:
/* Zero fill the bss segment. */
FillZerobss:
	movs	r3, #0
 800181e:	2300      	movs	r3, #0
	str	r3, [r2], #4
 8001820:	f842 3b04 	str.w	r3, [r2], #4

08001824 <LoopFillZerobss>:

LoopFillZerobss:
	ldr	r3, = _ebss
 8001824:	4b08      	ldr	r3, [pc, #32]	@ (8001848 <LoopForever+0x16>)
	cmp	r2, r3
 8001826:	429a      	cmp	r2, r3
	bcc	FillZerobss
 8001828:	d3f9      	bcc.n	800181e <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800182a:	f006 fff7 	bl	800881c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800182e:	f7ff fa11 	bl	8000c54 <main>

08001832 <LoopForever>:

LoopForever:
    b LoopForever
 8001832:	e7fe      	b.n	8001832 <LoopForever>
  ldr   sp, =_estack    /* set stack pointer */
 8001834:	200c0000 	.word	0x200c0000
	ldr	r3, =_sidata
 8001838:	08009270 	.word	0x08009270
	ldr	r0, =_sdata
 800183c:	20000000 	.word	0x20000000
	ldr	r3, =_edata
 8001840:	20000060 	.word	0x20000060
	ldr	r2, =_sbss
 8001844:	20000060 	.word	0x20000060
	ldr	r3, = _ebss
 8001848:	200028f9 	.word	0x200028f9

0800184c <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800184c:	e7fe      	b.n	800184c <ADC1_IRQHandler>
	...

08001850 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001850:	b580      	push	{r7, lr}
 8001852:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch */
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001854:	4b12      	ldr	r3, [pc, #72]	@ (80018a0 <HAL_Init+0x50>)
 8001856:	681b      	ldr	r3, [r3, #0]
 8001858:	4a11      	ldr	r2, [pc, #68]	@ (80018a0 <HAL_Init+0x50>)
 800185a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800185e:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001860:	2003      	movs	r0, #3
 8001862:	f000 f936 	bl	8001ad2 <HAL_NVIC_SetPriorityGrouping>

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8001866:	f002 f8c9 	bl	80039fc <HAL_RCC_GetSysClockFreq>
 800186a:	4602      	mov	r2, r0
 800186c:	4b0d      	ldr	r3, [pc, #52]	@ (80018a4 <HAL_Init+0x54>)
 800186e:	6a1b      	ldr	r3, [r3, #32]
 8001870:	f003 030f 	and.w	r3, r3, #15
 8001874:	490c      	ldr	r1, [pc, #48]	@ (80018a8 <HAL_Init+0x58>)
 8001876:	5ccb      	ldrb	r3, [r1, r3]
 8001878:	fa22 f303 	lsr.w	r3, r2, r3
 800187c:	4a0b      	ldr	r2, [pc, #44]	@ (80018ac <HAL_Init+0x5c>)
 800187e:	6013      	str	r3, [r2, #0]

  /* Select HCLK as SysTick clock source */
  HAL_SYSTICK_CLKSourceConfig(SYSTICK_CLKSOURCE_HCLK);
 8001880:	2004      	movs	r0, #4
 8001882:	f000 f96d 	bl	8001b60 <HAL_SYSTICK_CLKSourceConfig>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001886:	200e      	movs	r0, #14
 8001888:	f000 f812 	bl	80018b0 <HAL_InitTick>
 800188c:	4603      	mov	r3, r0
 800188e:	2b00      	cmp	r3, #0
 8001890:	d001      	beq.n	8001896 <HAL_Init+0x46>
  {
    return HAL_ERROR;
 8001892:	2301      	movs	r3, #1
 8001894:	e002      	b.n	800189c <HAL_Init+0x4c>
  }

  /* Init the low level hardware */
  HAL_MspInit();
 8001896:	f7ff fdd3 	bl	8001440 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 800189a:	2300      	movs	r3, #0
}
 800189c:	4618      	mov	r0, r3
 800189e:	bd80      	pop	{r7, pc}
 80018a0:	40022000 	.word	0x40022000
 80018a4:	46020c00 	.word	0x46020c00
 80018a8:	0800912c 	.word	0x0800912c
 80018ac:	20000000 	.word	0x20000000

080018b0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b084      	sub	sp, #16
 80018b4:	af00      	add	r7, sp, #0
 80018b6:	6078      	str	r0, [r7, #4]
  uint32_t ticknumber = 0U;
 80018b8:	2300      	movs	r3, #0
 80018ba:	60fb      	str	r3, [r7, #12]
  uint32_t systicksel;

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that don't take the value zero)*/
  if ((uint32_t)uwTickFreq == 0UL)
 80018bc:	4b33      	ldr	r3, [pc, #204]	@ (800198c <HAL_InitTick+0xdc>)
 80018be:	781b      	ldrb	r3, [r3, #0]
 80018c0:	2b00      	cmp	r3, #0
 80018c2:	d101      	bne.n	80018c8 <HAL_InitTick+0x18>
  {
    return HAL_ERROR;
 80018c4:	2301      	movs	r3, #1
 80018c6:	e05c      	b.n	8001982 <HAL_InitTick+0xd2>
  }

  /* Check Clock source to calculate the tickNumber */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) == SysTick_CTRL_CLKSOURCE_Msk)
 80018c8:	4b31      	ldr	r3, [pc, #196]	@ (8001990 <HAL_InitTick+0xe0>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	f003 0304 	and.w	r3, r3, #4
 80018d0:	2b04      	cmp	r3, #4
 80018d2:	d10c      	bne.n	80018ee <HAL_InitTick+0x3e>
  {
    /* HCLK selected as SysTick clock source */
    ticknumber = SystemCoreClock / (1000UL / (uint32_t)uwTickFreq);
 80018d4:	4b2f      	ldr	r3, [pc, #188]	@ (8001994 <HAL_InitTick+0xe4>)
 80018d6:	681a      	ldr	r2, [r3, #0]
 80018d8:	4b2c      	ldr	r3, [pc, #176]	@ (800198c <HAL_InitTick+0xdc>)
 80018da:	781b      	ldrb	r3, [r3, #0]
 80018dc:	4619      	mov	r1, r3
 80018de:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 80018e2:	fbb3 f3f1 	udiv	r3, r3, r1
 80018e6:	fbb2 f3f3 	udiv	r3, r2, r3
 80018ea:	60fb      	str	r3, [r7, #12]
 80018ec:	e037      	b.n	800195e <HAL_InitTick+0xae>
  }
  else
  {
    systicksel = HAL_SYSTICK_GetCLKSourceConfig();
 80018ee:	f000 f98f 	bl	8001c10 <HAL_SYSTICK_GetCLKSourceConfig>
 80018f2:	60b8      	str	r0, [r7, #8]
    switch (systicksel)
 80018f4:	68bb      	ldr	r3, [r7, #8]
 80018f6:	2b02      	cmp	r3, #2
 80018f8:	d023      	beq.n	8001942 <HAL_InitTick+0x92>
 80018fa:	68bb      	ldr	r3, [r7, #8]
 80018fc:	2b02      	cmp	r3, #2
 80018fe:	d82d      	bhi.n	800195c <HAL_InitTick+0xac>
 8001900:	68bb      	ldr	r3, [r7, #8]
 8001902:	2b00      	cmp	r3, #0
 8001904:	d003      	beq.n	800190e <HAL_InitTick+0x5e>
 8001906:	68bb      	ldr	r3, [r7, #8]
 8001908:	2b01      	cmp	r3, #1
 800190a:	d00d      	beq.n	8001928 <HAL_InitTick+0x78>
        /* Calculate tick value */
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
        break;
      default:
        /* Nothing to do */
        break;
 800190c:	e026      	b.n	800195c <HAL_InitTick+0xac>
        ticknumber = (SystemCoreClock / (8000UL / (uint32_t)uwTickFreq));
 800190e:	4b21      	ldr	r3, [pc, #132]	@ (8001994 <HAL_InitTick+0xe4>)
 8001910:	681a      	ldr	r2, [r3, #0]
 8001912:	4b1e      	ldr	r3, [pc, #120]	@ (800198c <HAL_InitTick+0xdc>)
 8001914:	781b      	ldrb	r3, [r3, #0]
 8001916:	4619      	mov	r1, r3
 8001918:	f44f 53fa 	mov.w	r3, #8000	@ 0x1f40
 800191c:	fbb3 f3f1 	udiv	r3, r3, r1
 8001920:	fbb2 f3f3 	udiv	r3, r2, r3
 8001924:	60fb      	str	r3, [r7, #12]
        break;
 8001926:	e01a      	b.n	800195e <HAL_InitTick+0xae>
        ticknumber = (LSI_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001928:	4b18      	ldr	r3, [pc, #96]	@ (800198c <HAL_InitTick+0xdc>)
 800192a:	781b      	ldrb	r3, [r3, #0]
 800192c:	461a      	mov	r2, r3
 800192e:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001932:	fbb3 f3f2 	udiv	r3, r3, r2
 8001936:	f44f 42fa 	mov.w	r2, #32000	@ 0x7d00
 800193a:	fbb2 f3f3 	udiv	r3, r2, r3
 800193e:	60fb      	str	r3, [r7, #12]
        break;
 8001940:	e00d      	b.n	800195e <HAL_InitTick+0xae>
        ticknumber = (LSE_VALUE / (1000UL / (uint32_t)uwTickFreq));
 8001942:	4b12      	ldr	r3, [pc, #72]	@ (800198c <HAL_InitTick+0xdc>)
 8001944:	781b      	ldrb	r3, [r3, #0]
 8001946:	461a      	mov	r2, r3
 8001948:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 800194c:	fbb3 f3f2 	udiv	r3, r3, r2
 8001950:	f44f 4200 	mov.w	r2, #32768	@ 0x8000
 8001954:	fbb2 f3f3 	udiv	r3, r2, r3
 8001958:	60fb      	str	r3, [r7, #12]
        break;
 800195a:	e000      	b.n	800195e <HAL_InitTick+0xae>
        break;
 800195c:	bf00      	nop
    }
  }

  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(ticknumber) > 0U)
 800195e:	68f8      	ldr	r0, [r7, #12]
 8001960:	f000 f8dc 	bl	8001b1c <HAL_SYSTICK_Config>
 8001964:	4603      	mov	r3, r0
 8001966:	2b00      	cmp	r3, #0
 8001968:	d001      	beq.n	800196e <HAL_InitTick+0xbe>
  {
    return HAL_ERROR;
 800196a:	2301      	movs	r3, #1
 800196c:	e009      	b.n	8001982 <HAL_InitTick+0xd2>
  }

  /* Configure the SysTick IRQ priority */
  HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800196e:	2200      	movs	r2, #0
 8001970:	6879      	ldr	r1, [r7, #4]
 8001972:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8001976:	f000 f8b7 	bl	8001ae8 <HAL_NVIC_SetPriority>
  uwTickPrio = TickPriority;
 800197a:	4a07      	ldr	r2, [pc, #28]	@ (8001998 <HAL_InitTick+0xe8>)
 800197c:	687b      	ldr	r3, [r7, #4]
 800197e:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 8001980:	2300      	movs	r3, #0
}
 8001982:	4618      	mov	r0, r3
 8001984:	3710      	adds	r7, #16
 8001986:	46bd      	mov	sp, r7
 8001988:	bd80      	pop	{r7, pc}
 800198a:	bf00      	nop
 800198c:	20000008 	.word	0x20000008
 8001990:	e000e010 	.word	0xe000e010
 8001994:	20000000 	.word	0x20000000
 8001998:	20000004 	.word	0x20000004

0800199c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800199c:	b480      	push	{r7}
 800199e:	af00      	add	r7, sp, #0
  return uwTick;
 80019a0:	4b03      	ldr	r3, [pc, #12]	@ (80019b0 <HAL_GetTick+0x14>)
 80019a2:	681b      	ldr	r3, [r3, #0]
}
 80019a4:	4618      	mov	r0, r3
 80019a6:	46bd      	mov	sp, r7
 80019a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019ac:	4770      	bx	lr
 80019ae:	bf00      	nop
 80019b0:	20002170 	.word	0x20002170

080019b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80019b4:	b480      	push	{r7}
 80019b6:	b085      	sub	sp, #20
 80019b8:	af00      	add	r7, sp, #0
 80019ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80019bc:	687b      	ldr	r3, [r7, #4]
 80019be:	f003 0307 	and.w	r3, r3, #7
 80019c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80019c4:	4b0c      	ldr	r3, [pc, #48]	@ (80019f8 <__NVIC_SetPriorityGrouping+0x44>)
 80019c6:	68db      	ldr	r3, [r3, #12]
 80019c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80019ca:	68ba      	ldr	r2, [r7, #8]
 80019cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80019d0:	4013      	ands	r3, r2
 80019d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80019d4:	68fb      	ldr	r3, [r7, #12]
 80019d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80019d8:	68bb      	ldr	r3, [r7, #8]
 80019da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80019dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80019e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80019e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80019e6:	4a04      	ldr	r2, [pc, #16]	@ (80019f8 <__NVIC_SetPriorityGrouping+0x44>)
 80019e8:	68bb      	ldr	r3, [r7, #8]
 80019ea:	60d3      	str	r3, [r2, #12]
}
 80019ec:	bf00      	nop
 80019ee:	3714      	adds	r7, #20
 80019f0:	46bd      	mov	sp, r7
 80019f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80019f6:	4770      	bx	lr
 80019f8:	e000ed00 	.word	0xe000ed00

080019fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80019fc:	b480      	push	{r7}
 80019fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001a00:	4b04      	ldr	r3, [pc, #16]	@ (8001a14 <__NVIC_GetPriorityGrouping+0x18>)
 8001a02:	68db      	ldr	r3, [r3, #12]
 8001a04:	0a1b      	lsrs	r3, r3, #8
 8001a06:	f003 0307 	and.w	r3, r3, #7
}
 8001a0a:	4618      	mov	r0, r3
 8001a0c:	46bd      	mov	sp, r7
 8001a0e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a12:	4770      	bx	lr
 8001a14:	e000ed00 	.word	0xe000ed00

08001a18 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001a18:	b480      	push	{r7}
 8001a1a:	b083      	sub	sp, #12
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	4603      	mov	r3, r0
 8001a20:	6039      	str	r1, [r7, #0]
 8001a22:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001a24:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a28:	2b00      	cmp	r3, #0
 8001a2a:	db0a      	blt.n	8001a42 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IPR[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a2c:	683b      	ldr	r3, [r7, #0]
 8001a2e:	b2da      	uxtb	r2, r3
 8001a30:	490c      	ldr	r1, [pc, #48]	@ (8001a64 <__NVIC_SetPriority+0x4c>)
 8001a32:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001a36:	0112      	lsls	r2, r2, #4
 8001a38:	b2d2      	uxtb	r2, r2
 8001a3a:	440b      	add	r3, r1
 8001a3c:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001a40:	e00a      	b.n	8001a58 <__NVIC_SetPriority+0x40>
    SCB->SHPR[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	b2da      	uxtb	r2, r3
 8001a46:	4908      	ldr	r1, [pc, #32]	@ (8001a68 <__NVIC_SetPriority+0x50>)
 8001a48:	79fb      	ldrb	r3, [r7, #7]
 8001a4a:	f003 030f 	and.w	r3, r3, #15
 8001a4e:	3b04      	subs	r3, #4
 8001a50:	0112      	lsls	r2, r2, #4
 8001a52:	b2d2      	uxtb	r2, r2
 8001a54:	440b      	add	r3, r1
 8001a56:	761a      	strb	r2, [r3, #24]
}
 8001a58:	bf00      	nop
 8001a5a:	370c      	adds	r7, #12
 8001a5c:	46bd      	mov	sp, r7
 8001a5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001a62:	4770      	bx	lr
 8001a64:	e000e100 	.word	0xe000e100
 8001a68:	e000ed00 	.word	0xe000ed00

08001a6c <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001a6c:	b480      	push	{r7}
 8001a6e:	b089      	sub	sp, #36	@ 0x24
 8001a70:	af00      	add	r7, sp, #0
 8001a72:	60f8      	str	r0, [r7, #12]
 8001a74:	60b9      	str	r1, [r7, #8]
 8001a76:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001a78:	68fb      	ldr	r3, [r7, #12]
 8001a7a:	f003 0307 	and.w	r3, r3, #7
 8001a7e:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001a80:	69fb      	ldr	r3, [r7, #28]
 8001a82:	f1c3 0307 	rsb	r3, r3, #7
 8001a86:	2b04      	cmp	r3, #4
 8001a88:	bf28      	it	cs
 8001a8a:	2304      	movcs	r3, #4
 8001a8c:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001a8e:	69fb      	ldr	r3, [r7, #28]
 8001a90:	3304      	adds	r3, #4
 8001a92:	2b06      	cmp	r3, #6
 8001a94:	d902      	bls.n	8001a9c <NVIC_EncodePriority+0x30>
 8001a96:	69fb      	ldr	r3, [r7, #28]
 8001a98:	3b03      	subs	r3, #3
 8001a9a:	e000      	b.n	8001a9e <NVIC_EncodePriority+0x32>
 8001a9c:	2300      	movs	r3, #0
 8001a9e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001aa0:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8001aa4:	69bb      	ldr	r3, [r7, #24]
 8001aa6:	fa02 f303 	lsl.w	r3, r2, r3
 8001aaa:	43da      	mvns	r2, r3
 8001aac:	68bb      	ldr	r3, [r7, #8]
 8001aae:	401a      	ands	r2, r3
 8001ab0:	697b      	ldr	r3, [r7, #20]
 8001ab2:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001ab4:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8001ab8:	697b      	ldr	r3, [r7, #20]
 8001aba:	fa01 f303 	lsl.w	r3, r1, r3
 8001abe:	43d9      	mvns	r1, r3
 8001ac0:	687b      	ldr	r3, [r7, #4]
 8001ac2:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001ac4:	4313      	orrs	r3, r2
         );
}
 8001ac6:	4618      	mov	r0, r3
 8001ac8:	3724      	adds	r7, #36	@ 0x24
 8001aca:	46bd      	mov	sp, r7
 8001acc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ad0:	4770      	bx	lr

08001ad2 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ad2:	b580      	push	{r7, lr}
 8001ad4:	b082      	sub	sp, #8
 8001ad6:	af00      	add	r7, sp, #0
 8001ad8:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001ada:	6878      	ldr	r0, [r7, #4]
 8001adc:	f7ff ff6a 	bl	80019b4 <__NVIC_SetPriorityGrouping>
}
 8001ae0:	bf00      	nop
 8001ae2:	3708      	adds	r7, #8
 8001ae4:	46bd      	mov	sp, r7
 8001ae6:	bd80      	pop	{r7, pc}

08001ae8 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ae8:	b580      	push	{r7, lr}
 8001aea:	b086      	sub	sp, #24
 8001aec:	af00      	add	r7, sp, #0
 8001aee:	4603      	mov	r3, r0
 8001af0:	60b9      	str	r1, [r7, #8]
 8001af2:	607a      	str	r2, [r7, #4]
 8001af4:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8001af6:	f7ff ff81 	bl	80019fc <__NVIC_GetPriorityGrouping>
 8001afa:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001afc:	687a      	ldr	r2, [r7, #4]
 8001afe:	68b9      	ldr	r1, [r7, #8]
 8001b00:	6978      	ldr	r0, [r7, #20]
 8001b02:	f7ff ffb3 	bl	8001a6c <NVIC_EncodePriority>
 8001b06:	4602      	mov	r2, r0
 8001b08:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001b0c:	4611      	mov	r1, r2
 8001b0e:	4618      	mov	r0, r3
 8001b10:	f7ff ff82 	bl	8001a18 <__NVIC_SetPriority>
}
 8001b14:	bf00      	nop
 8001b16:	3718      	adds	r7, #24
 8001b18:	46bd      	mov	sp, r7
 8001b1a:	bd80      	pop	{r7, pc}

08001b1c <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001b1c:	b480      	push	{r7}
 8001b1e:	b083      	sub	sp, #12
 8001b20:	af00      	add	r7, sp, #0
 8001b22:	6078      	str	r0, [r7, #4]
  if ((TicksNumb - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001b24:	687b      	ldr	r3, [r7, #4]
 8001b26:	3b01      	subs	r3, #1
 8001b28:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001b2c:	d301      	bcc.n	8001b32 <HAL_SYSTICK_Config+0x16>
  {
    /* Reload value impossible */
    return (1UL);
 8001b2e:	2301      	movs	r3, #1
 8001b30:	e00d      	b.n	8001b4e <HAL_SYSTICK_Config+0x32>
  }

  /* Set reload register */
  WRITE_REG(SysTick->LOAD, (uint32_t)(TicksNumb - 1UL));
 8001b32:	4a0a      	ldr	r2, [pc, #40]	@ (8001b5c <HAL_SYSTICK_Config+0x40>)
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	3b01      	subs	r3, #1
 8001b38:	6053      	str	r3, [r2, #4]

  /* Load the SysTick Counter Value */
  WRITE_REG(SysTick->VAL, 0UL);
 8001b3a:	4b08      	ldr	r3, [pc, #32]	@ (8001b5c <HAL_SYSTICK_Config+0x40>)
 8001b3c:	2200      	movs	r2, #0
 8001b3e:	609a      	str	r2, [r3, #8]

  /* Enable SysTick IRQ and SysTick Timer */
  SET_BIT(SysTick->CTRL, (SysTick_CTRL_TICKINT_Msk | SysTick_CTRL_ENABLE_Msk));
 8001b40:	4b06      	ldr	r3, [pc, #24]	@ (8001b5c <HAL_SYSTICK_Config+0x40>)
 8001b42:	681b      	ldr	r3, [r3, #0]
 8001b44:	4a05      	ldr	r2, [pc, #20]	@ (8001b5c <HAL_SYSTICK_Config+0x40>)
 8001b46:	f043 0303 	orr.w	r3, r3, #3
 8001b4a:	6013      	str	r3, [r2, #0]

  /* Function successful */
  return (0UL);
 8001b4c:	2300      	movs	r3, #0
}
 8001b4e:	4618      	mov	r0, r3
 8001b50:	370c      	adds	r7, #12
 8001b52:	46bd      	mov	sp, r7
 8001b54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b58:	4770      	bx	lr
 8001b5a:	bf00      	nop
 8001b5c:	e000e010 	.word	0xe000e010

08001b60 <HAL_SYSTICK_CLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  * @retval None
  */
void HAL_SYSTICK_CLKSourceConfig(uint32_t CLKSource)
{
 8001b60:	b480      	push	{r7}
 8001b62:	b083      	sub	sp, #12
 8001b64:	af00      	add	r7, sp, #0
 8001b66:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_SYSTICK_CLK_SOURCE(CLKSource));
  switch (CLKSource)
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	2b04      	cmp	r3, #4
 8001b6c:	d844      	bhi.n	8001bf8 <HAL_SYSTICK_CLKSourceConfig+0x98>
 8001b6e:	a201      	add	r2, pc, #4	@ (adr r2, 8001b74 <HAL_SYSTICK_CLKSourceConfig+0x14>)
 8001b70:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001b74:	08001b97 	.word	0x08001b97
 8001b78:	08001bb5 	.word	0x08001bb5
 8001b7c:	08001bd7 	.word	0x08001bd7
 8001b80:	08001bf9 	.word	0x08001bf9
 8001b84:	08001b89 	.word	0x08001b89
  {
    /* Select HCLK as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK:
      SET_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001b88:	4b1f      	ldr	r3, [pc, #124]	@ (8001c08 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001b8a:	681b      	ldr	r3, [r3, #0]
 8001b8c:	4a1e      	ldr	r2, [pc, #120]	@ (8001c08 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001b8e:	f043 0304 	orr.w	r3, r3, #4
 8001b92:	6013      	str	r3, [r2, #0]
      break;
 8001b94:	e031      	b.n	8001bfa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select HCLK_DIV8 as Systick clock source */
    case SYSTICK_CLKSOURCE_HCLK_DIV8:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001b96:	4b1c      	ldr	r3, [pc, #112]	@ (8001c08 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001b98:	681b      	ldr	r3, [r3, #0]
 8001b9a:	4a1b      	ldr	r2, [pc, #108]	@ (8001c08 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001b9c:	f023 0304 	bic.w	r3, r3, #4
 8001ba0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, (0x00000000U));
 8001ba2:	4b1a      	ldr	r3, [pc, #104]	@ (8001c0c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001ba4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001ba8:	4a18      	ldr	r2, [pc, #96]	@ (8001c0c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001baa:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001bae:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001bb2:	e022      	b.n	8001bfa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSI as Systick clock source */
    case SYSTICK_CLKSOURCE_LSI:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001bb4:	4b14      	ldr	r3, [pc, #80]	@ (8001c08 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001bb6:	681b      	ldr	r3, [r3, #0]
 8001bb8:	4a13      	ldr	r2, [pc, #76]	@ (8001c08 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001bba:	f023 0304 	bic.w	r3, r3, #4
 8001bbe:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_0);
 8001bc0:	4b12      	ldr	r3, [pc, #72]	@ (8001c0c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001bc2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001bc6:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001bca:	4a10      	ldr	r2, [pc, #64]	@ (8001c0c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001bcc:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 8001bd0:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001bd4:	e011      	b.n	8001bfa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    /* Select LSE as Systick clock source */
    case SYSTICK_CLKSOURCE_LSE:
      CLEAR_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk);
 8001bd6:	4b0c      	ldr	r3, [pc, #48]	@ (8001c08 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001bd8:	681b      	ldr	r3, [r3, #0]
 8001bda:	4a0b      	ldr	r2, [pc, #44]	@ (8001c08 <HAL_SYSTICK_CLKSourceConfig+0xa8>)
 8001bdc:	f023 0304 	bic.w	r3, r3, #4
 8001be0:	6013      	str	r3, [r2, #0]
      MODIFY_REG(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL, RCC_CCIPR1_SYSTICKSEL_1);
 8001be2:	4b0a      	ldr	r3, [pc, #40]	@ (8001c0c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001be4:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001be8:	f423 0340 	bic.w	r3, r3, #12582912	@ 0xc00000
 8001bec:	4a07      	ldr	r2, [pc, #28]	@ (8001c0c <HAL_SYSTICK_CLKSourceConfig+0xac>)
 8001bee:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8001bf2:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
      break;
 8001bf6:	e000      	b.n	8001bfa <HAL_SYSTICK_CLKSourceConfig+0x9a>
    default:
      /* Nothing to do */
      break;
 8001bf8:	bf00      	nop
  }
}
 8001bfa:	bf00      	nop
 8001bfc:	370c      	adds	r7, #12
 8001bfe:	46bd      	mov	sp, r7
 8001c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c04:	4770      	bx	lr
 8001c06:	bf00      	nop
 8001c08:	e000e010 	.word	0xe000e010
 8001c0c:	46020c00 	.word	0x46020c00

08001c10 <HAL_SYSTICK_GetCLKSourceConfig>:
  *             @arg SYSTICK_CLKSOURCE_LSE: LSE clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK: AHB clock selected as SysTick clock source.
  *             @arg SYSTICK_CLKSOURCE_HCLK_DIV8: AHB clock divided by 8 selected as SysTick clock source.
  */
uint32_t HAL_SYSTICK_GetCLKSourceConfig(void)
{
 8001c10:	b480      	push	{r7}
 8001c12:	b083      	sub	sp, #12
 8001c14:	af00      	add	r7, sp, #0
  uint32_t systick_source;
  uint32_t systick_rcc_source;

  /* Read SysTick->CTRL register for internal or external clock source */
  if (READ_BIT(SysTick->CTRL, SysTick_CTRL_CLKSOURCE_Msk) != 0U)
 8001c16:	4b19      	ldr	r3, [pc, #100]	@ (8001c7c <HAL_SYSTICK_GetCLKSourceConfig+0x6c>)
 8001c18:	681b      	ldr	r3, [r3, #0]
 8001c1a:	f003 0304 	and.w	r3, r3, #4
 8001c1e:	2b00      	cmp	r3, #0
 8001c20:	d002      	beq.n	8001c28 <HAL_SYSTICK_GetCLKSourceConfig+0x18>
  {
    /* Internal clock source */
    systick_source = SYSTICK_CLKSOURCE_HCLK;
 8001c22:	2304      	movs	r3, #4
 8001c24:	607b      	str	r3, [r7, #4]
 8001c26:	e021      	b.n	8001c6c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>
  }
  else
  {
    /* External clock source, check the selected one in RCC */
    systick_rcc_source = READ_BIT(RCC->CCIPR1, RCC_CCIPR1_SYSTICKSEL);
 8001c28:	4b15      	ldr	r3, [pc, #84]	@ (8001c80 <HAL_SYSTICK_GetCLKSourceConfig+0x70>)
 8001c2a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8001c2e:	f403 0340 	and.w	r3, r3, #12582912	@ 0xc00000
 8001c32:	603b      	str	r3, [r7, #0]

    switch (systick_rcc_source)
 8001c34:	683b      	ldr	r3, [r7, #0]
 8001c36:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001c3a:	d011      	beq.n	8001c60 <HAL_SYSTICK_GetCLKSourceConfig+0x50>
 8001c3c:	683b      	ldr	r3, [r7, #0]
 8001c3e:	f5b3 0f00 	cmp.w	r3, #8388608	@ 0x800000
 8001c42:	d810      	bhi.n	8001c66 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
 8001c44:	683b      	ldr	r3, [r7, #0]
 8001c46:	2b00      	cmp	r3, #0
 8001c48:	d004      	beq.n	8001c54 <HAL_SYSTICK_GetCLKSourceConfig+0x44>
 8001c4a:	683b      	ldr	r3, [r7, #0]
 8001c4c:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8001c50:	d003      	beq.n	8001c5a <HAL_SYSTICK_GetCLKSourceConfig+0x4a>
 8001c52:	e008      	b.n	8001c66 <HAL_SYSTICK_GetCLKSourceConfig+0x56>
    {
      case (0x00000000U):
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001c54:	2300      	movs	r3, #0
 8001c56:	607b      	str	r3, [r7, #4]
        break;
 8001c58:	e008      	b.n	8001c6c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_0):
        systick_source = SYSTICK_CLKSOURCE_LSI;
 8001c5a:	2301      	movs	r3, #1
 8001c5c:	607b      	str	r3, [r7, #4]
        break;
 8001c5e:	e005      	b.n	8001c6c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      case (RCC_CCIPR1_SYSTICKSEL_1):
        systick_source = SYSTICK_CLKSOURCE_LSE;
 8001c60:	2302      	movs	r3, #2
 8001c62:	607b      	str	r3, [r7, #4]
        break;
 8001c64:	e002      	b.n	8001c6c <HAL_SYSTICK_GetCLKSourceConfig+0x5c>

      default:
        systick_source = SYSTICK_CLKSOURCE_HCLK_DIV8;
 8001c66:	2300      	movs	r3, #0
 8001c68:	607b      	str	r3, [r7, #4]
        break;
 8001c6a:	bf00      	nop
    }
  }
  return systick_source;
 8001c6c:	687b      	ldr	r3, [r7, #4]
}
 8001c6e:	4618      	mov	r0, r3
 8001c70:	370c      	adds	r7, #12
 8001c72:	46bd      	mov	sp, r7
 8001c74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c78:	4770      	bx	lr
 8001c7a:	bf00      	nop
 8001c7c:	e000e010 	.word	0xe000e010
 8001c80:	46020c00 	.word	0x46020c00

08001c84 <HAL_FDCAN_Init>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_FDCAN_Init(FDCAN_HandleTypeDef *hfdcan)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b084      	sub	sp, #16
 8001c88:	af00      	add	r7, sp, #0
 8001c8a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Check FDCAN handle */
  if (hfdcan == NULL)
 8001c8c:	687b      	ldr	r3, [r7, #4]
 8001c8e:	2b00      	cmp	r3, #0
 8001c90:	d101      	bne.n	8001c96 <HAL_FDCAN_Init+0x12>
  {
    return HAL_ERROR;
 8001c92:	2301      	movs	r3, #1
 8001c94:	e142      	b.n	8001f1c <HAL_FDCAN_Init+0x298>

    /* Init the low level hardware: CLOCK, NVIC */
    hfdcan->MspInitCallback(hfdcan);
  }
#else
  if (hfdcan->State == HAL_FDCAN_STATE_RESET)
 8001c96:	687b      	ldr	r3, [r7, #4]
 8001c98:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 8001c9c:	b2db      	uxtb	r3, r3
 8001c9e:	2b00      	cmp	r3, #0
 8001ca0:	d106      	bne.n	8001cb0 <HAL_FDCAN_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hfdcan->Lock = HAL_UNLOCKED;
 8001ca2:	687b      	ldr	r3, [r7, #4]
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

    /* Init the low level hardware: CLOCK, NVIC */
    HAL_FDCAN_MspInit(hfdcan);
 8001caa:	6878      	ldr	r0, [r7, #4]
 8001cac:	f7ff fbe2 	bl	8001474 <HAL_FDCAN_MspInit>
  }
#endif /* USE_HAL_FDCAN_REGISTER_CALLBACKS */

  /* Exit from Sleep mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CSR);
 8001cb0:	687b      	ldr	r3, [r7, #4]
 8001cb2:	681b      	ldr	r3, [r3, #0]
 8001cb4:	699a      	ldr	r2, [r3, #24]
 8001cb6:	687b      	ldr	r3, [r7, #4]
 8001cb8:	681b      	ldr	r3, [r3, #0]
 8001cba:	f022 0210 	bic.w	r2, r2, #16
 8001cbe:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001cc0:	f7ff fe6c 	bl	800199c <HAL_GetTick>
 8001cc4:	60f8      	str	r0, [r7, #12]

  /* Check Sleep mode acknowledge */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001cc6:	e012      	b.n	8001cee <HAL_FDCAN_Init+0x6a>
  {
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001cc8:	f7ff fe68 	bl	800199c <HAL_GetTick>
 8001ccc:	4602      	mov	r2, r0
 8001cce:	68fb      	ldr	r3, [r7, #12]
 8001cd0:	1ad3      	subs	r3, r2, r3
 8001cd2:	2b0a      	cmp	r3, #10
 8001cd4:	d90b      	bls.n	8001cee <HAL_FDCAN_Init+0x6a>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001cd6:	687b      	ldr	r3, [r7, #4]
 8001cd8:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001cda:	f043 0201 	orr.w	r2, r3, #1
 8001cde:	687b      	ldr	r3, [r7, #4]
 8001ce0:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001ce2:	687b      	ldr	r3, [r7, #4]
 8001ce4:	2203      	movs	r2, #3
 8001ce6:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001cea:	2301      	movs	r3, #1
 8001cec:	e116      	b.n	8001f1c <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_CSA) == FDCAN_CCCR_CSA)
 8001cee:	687b      	ldr	r3, [r7, #4]
 8001cf0:	681b      	ldr	r3, [r3, #0]
 8001cf2:	699b      	ldr	r3, [r3, #24]
 8001cf4:	f003 0308 	and.w	r3, r3, #8
 8001cf8:	2b08      	cmp	r3, #8
 8001cfa:	d0e5      	beq.n	8001cc8 <HAL_FDCAN_Init+0x44>
    }
  }

  /* Request initialisation */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_INIT);
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	681b      	ldr	r3, [r3, #0]
 8001d00:	699a      	ldr	r2, [r3, #24]
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	f042 0201 	orr.w	r2, r2, #1
 8001d0a:	619a      	str	r2, [r3, #24]

  /* Get tick */
  tickstart = HAL_GetTick();
 8001d0c:	f7ff fe46 	bl	800199c <HAL_GetTick>
 8001d10:	60f8      	str	r0, [r7, #12]

  /* Wait until the INIT bit into CCCR register is set */
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001d12:	e012      	b.n	8001d3a <HAL_FDCAN_Init+0xb6>
  {
    /* Check for the Timeout */
    if ((HAL_GetTick() - tickstart) > FDCAN_TIMEOUT_VALUE)
 8001d14:	f7ff fe42 	bl	800199c <HAL_GetTick>
 8001d18:	4602      	mov	r2, r0
 8001d1a:	68fb      	ldr	r3, [r7, #12]
 8001d1c:	1ad3      	subs	r3, r2, r3
 8001d1e:	2b0a      	cmp	r3, #10
 8001d20:	d90b      	bls.n	8001d3a <HAL_FDCAN_Init+0xb6>
    {
      /* Update error code */
      hfdcan->ErrorCode |= HAL_FDCAN_ERROR_TIMEOUT;
 8001d22:	687b      	ldr	r3, [r7, #4]
 8001d24:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001d26:	f043 0201 	orr.w	r2, r3, #1
 8001d2a:	687b      	ldr	r3, [r7, #4]
 8001d2c:	661a      	str	r2, [r3, #96]	@ 0x60

      /* Change FDCAN state */
      hfdcan->State = HAL_FDCAN_STATE_ERROR;
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	2203      	movs	r2, #3
 8001d32:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

      return HAL_ERROR;
 8001d36:	2301      	movs	r3, #1
 8001d38:	e0f0      	b.n	8001f1c <HAL_FDCAN_Init+0x298>
  while ((hfdcan->Instance->CCCR & FDCAN_CCCR_INIT) == 0U)
 8001d3a:	687b      	ldr	r3, [r7, #4]
 8001d3c:	681b      	ldr	r3, [r3, #0]
 8001d3e:	699b      	ldr	r3, [r3, #24]
 8001d40:	f003 0301 	and.w	r3, r3, #1
 8001d44:	2b00      	cmp	r3, #0
 8001d46:	d0e5      	beq.n	8001d14 <HAL_FDCAN_Init+0x90>
    }
  }

  /* Enable configuration change */
  SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_CCE);
 8001d48:	687b      	ldr	r3, [r7, #4]
 8001d4a:	681b      	ldr	r3, [r3, #0]
 8001d4c:	699a      	ldr	r2, [r3, #24]
 8001d4e:	687b      	ldr	r3, [r7, #4]
 8001d50:	681b      	ldr	r3, [r3, #0]
 8001d52:	f042 0202 	orr.w	r2, r2, #2
 8001d56:	619a      	str	r2, [r3, #24]

  /* Configure Clock divider */
  FDCAN_CONFIG->CKDIV = hfdcan->Init.ClockDivider;
 8001d58:	4a72      	ldr	r2, [pc, #456]	@ (8001f24 <HAL_FDCAN_Init+0x2a0>)
 8001d5a:	687b      	ldr	r3, [r7, #4]
 8001d5c:	685b      	ldr	r3, [r3, #4]
 8001d5e:	6013      	str	r3, [r2, #0]

  /* Set the no automatic retransmission */
  if (hfdcan->Init.AutoRetransmission == ENABLE)
 8001d60:	687b      	ldr	r3, [r7, #4]
 8001d62:	7c1b      	ldrb	r3, [r3, #16]
 8001d64:	2b01      	cmp	r3, #1
 8001d66:	d108      	bne.n	8001d7a <HAL_FDCAN_Init+0xf6>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001d68:	687b      	ldr	r3, [r7, #4]
 8001d6a:	681b      	ldr	r3, [r3, #0]
 8001d6c:	699a      	ldr	r2, [r3, #24]
 8001d6e:	687b      	ldr	r3, [r7, #4]
 8001d70:	681b      	ldr	r3, [r3, #0]
 8001d72:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8001d76:	619a      	str	r2, [r3, #24]
 8001d78:	e007      	b.n	8001d8a <HAL_FDCAN_Init+0x106>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_DAR);
 8001d7a:	687b      	ldr	r3, [r7, #4]
 8001d7c:	681b      	ldr	r3, [r3, #0]
 8001d7e:	699a      	ldr	r2, [r3, #24]
 8001d80:	687b      	ldr	r3, [r7, #4]
 8001d82:	681b      	ldr	r3, [r3, #0]
 8001d84:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8001d88:	619a      	str	r2, [r3, #24]
  }

  /* Set the transmit pause feature */
  if (hfdcan->Init.TransmitPause == ENABLE)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	7c5b      	ldrb	r3, [r3, #17]
 8001d8e:	2b01      	cmp	r3, #1
 8001d90:	d108      	bne.n	8001da4 <HAL_FDCAN_Init+0x120>
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001d92:	687b      	ldr	r3, [r7, #4]
 8001d94:	681b      	ldr	r3, [r3, #0]
 8001d96:	699a      	ldr	r2, [r3, #24]
 8001d98:	687b      	ldr	r3, [r7, #4]
 8001d9a:	681b      	ldr	r3, [r3, #0]
 8001d9c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8001da0:	619a      	str	r2, [r3, #24]
 8001da2:	e007      	b.n	8001db4 <HAL_FDCAN_Init+0x130>
  }
  else
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TXP);
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	681b      	ldr	r3, [r3, #0]
 8001da8:	699a      	ldr	r2, [r3, #24]
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8001db2:	619a      	str	r2, [r3, #24]
  }

  /* Set the Protocol Exception Handling */
  if (hfdcan->Init.ProtocolException == ENABLE)
 8001db4:	687b      	ldr	r3, [r7, #4]
 8001db6:	7c9b      	ldrb	r3, [r3, #18]
 8001db8:	2b01      	cmp	r3, #1
 8001dba:	d108      	bne.n	8001dce <HAL_FDCAN_Init+0x14a>
  {
    CLEAR_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001dbc:	687b      	ldr	r3, [r7, #4]
 8001dbe:	681b      	ldr	r3, [r3, #0]
 8001dc0:	699a      	ldr	r2, [r3, #24]
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	681b      	ldr	r3, [r3, #0]
 8001dc6:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8001dca:	619a      	str	r2, [r3, #24]
 8001dcc:	e007      	b.n	8001dde <HAL_FDCAN_Init+0x15a>
  }
  else
  {
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_PXHD);
 8001dce:	687b      	ldr	r3, [r7, #4]
 8001dd0:	681b      	ldr	r3, [r3, #0]
 8001dd2:	699a      	ldr	r2, [r3, #24]
 8001dd4:	687b      	ldr	r3, [r7, #4]
 8001dd6:	681b      	ldr	r3, [r3, #0]
 8001dd8:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8001ddc:	619a      	str	r2, [r3, #24]
  }

  /* Set FDCAN Frame Format */
  MODIFY_REG(hfdcan->Instance->CCCR, FDCAN_FRAME_FD_BRS, hfdcan->Init.FrameFormat);
 8001dde:	687b      	ldr	r3, [r7, #4]
 8001de0:	681b      	ldr	r3, [r3, #0]
 8001de2:	699b      	ldr	r3, [r3, #24]
 8001de4:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	689a      	ldr	r2, [r3, #8]
 8001dec:	687b      	ldr	r3, [r7, #4]
 8001dee:	681b      	ldr	r3, [r3, #0]
 8001df0:	430a      	orrs	r2, r1
 8001df2:	619a      	str	r2, [r3, #24]

  /* Reset FDCAN Operation Mode */
  CLEAR_BIT(hfdcan->Instance->CCCR, (FDCAN_CCCR_TEST | FDCAN_CCCR_MON | FDCAN_CCCR_ASM));
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	681b      	ldr	r3, [r3, #0]
 8001df8:	699a      	ldr	r2, [r3, #24]
 8001dfa:	687b      	ldr	r3, [r7, #4]
 8001dfc:	681b      	ldr	r3, [r3, #0]
 8001dfe:	f022 02a4 	bic.w	r2, r2, #164	@ 0xa4
 8001e02:	619a      	str	r2, [r3, #24]
  CLEAR_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001e04:	687b      	ldr	r3, [r7, #4]
 8001e06:	681b      	ldr	r3, [r3, #0]
 8001e08:	691a      	ldr	r2, [r3, #16]
 8001e0a:	687b      	ldr	r3, [r7, #4]
 8001e0c:	681b      	ldr	r3, [r3, #0]
 8001e0e:	f022 0210 	bic.w	r2, r2, #16
 8001e12:	611a      	str	r2, [r3, #16]
     CCCR.TEST |   0    |     0      |     0      |    1     |    1
     CCCR.MON  |   0    |     0      |     1      |    1     |    0
     TEST.LBCK |   0    |     0      |     0      |    1     |    1
     CCCR.ASM  |   0    |     1      |     0      |    0     |    0
  */
  if (hfdcan->Init.Mode == FDCAN_MODE_RESTRICTED_OPERATION)
 8001e14:	687b      	ldr	r3, [r7, #4]
 8001e16:	68db      	ldr	r3, [r3, #12]
 8001e18:	2b01      	cmp	r3, #1
 8001e1a:	d108      	bne.n	8001e2e <HAL_FDCAN_Init+0x1aa>
  {
    /* Enable Restricted Operation mode */
    SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_ASM);
 8001e1c:	687b      	ldr	r3, [r7, #4]
 8001e1e:	681b      	ldr	r3, [r3, #0]
 8001e20:	699a      	ldr	r2, [r3, #24]
 8001e22:	687b      	ldr	r3, [r7, #4]
 8001e24:	681b      	ldr	r3, [r3, #0]
 8001e26:	f042 0204 	orr.w	r2, r2, #4
 8001e2a:	619a      	str	r2, [r3, #24]
 8001e2c:	e02c      	b.n	8001e88 <HAL_FDCAN_Init+0x204>
  }
  else if (hfdcan->Init.Mode != FDCAN_MODE_NORMAL)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	68db      	ldr	r3, [r3, #12]
 8001e32:	2b00      	cmp	r3, #0
 8001e34:	d028      	beq.n	8001e88 <HAL_FDCAN_Init+0x204>
  {
    if (hfdcan->Init.Mode != FDCAN_MODE_BUS_MONITORING)
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	68db      	ldr	r3, [r3, #12]
 8001e3a:	2b02      	cmp	r3, #2
 8001e3c:	d01c      	beq.n	8001e78 <HAL_FDCAN_Init+0x1f4>
    {
      /* Enable write access to TEST register */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_TEST);
 8001e3e:	687b      	ldr	r3, [r7, #4]
 8001e40:	681b      	ldr	r3, [r3, #0]
 8001e42:	699a      	ldr	r2, [r3, #24]
 8001e44:	687b      	ldr	r3, [r7, #4]
 8001e46:	681b      	ldr	r3, [r3, #0]
 8001e48:	f042 0280 	orr.w	r2, r2, #128	@ 0x80
 8001e4c:	619a      	str	r2, [r3, #24]

      /* Enable LoopBack mode */
      SET_BIT(hfdcan->Instance->TEST, FDCAN_TEST_LBCK);
 8001e4e:	687b      	ldr	r3, [r7, #4]
 8001e50:	681b      	ldr	r3, [r3, #0]
 8001e52:	691a      	ldr	r2, [r3, #16]
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	681b      	ldr	r3, [r3, #0]
 8001e58:	f042 0210 	orr.w	r2, r2, #16
 8001e5c:	611a      	str	r2, [r3, #16]

      if (hfdcan->Init.Mode == FDCAN_MODE_INTERNAL_LOOPBACK)
 8001e5e:	687b      	ldr	r3, [r7, #4]
 8001e60:	68db      	ldr	r3, [r3, #12]
 8001e62:	2b03      	cmp	r3, #3
 8001e64:	d110      	bne.n	8001e88 <HAL_FDCAN_Init+0x204>
      {
        SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	681b      	ldr	r3, [r3, #0]
 8001e6a:	699a      	ldr	r2, [r3, #24]
 8001e6c:	687b      	ldr	r3, [r7, #4]
 8001e6e:	681b      	ldr	r3, [r3, #0]
 8001e70:	f042 0220 	orr.w	r2, r2, #32
 8001e74:	619a      	str	r2, [r3, #24]
 8001e76:	e007      	b.n	8001e88 <HAL_FDCAN_Init+0x204>
      }
    }
    else
    {
      /* Enable bus monitoring mode */
      SET_BIT(hfdcan->Instance->CCCR, FDCAN_CCCR_MON);
 8001e78:	687b      	ldr	r3, [r7, #4]
 8001e7a:	681b      	ldr	r3, [r3, #0]
 8001e7c:	699a      	ldr	r2, [r3, #24]
 8001e7e:	687b      	ldr	r3, [r7, #4]
 8001e80:	681b      	ldr	r3, [r3, #0]
 8001e82:	f042 0220 	orr.w	r2, r2, #32
 8001e86:	619a      	str	r2, [r3, #24]
  {
    /* Nothing to do: normal mode */
  }

  /* Set the nominal bit timing register */
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001e88:	687b      	ldr	r3, [r7, #4]
 8001e8a:	699b      	ldr	r3, [r3, #24]
 8001e8c:	3b01      	subs	r3, #1
 8001e8e:	065a      	lsls	r2, r3, #25
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001e90:	687b      	ldr	r3, [r7, #4]
 8001e92:	69db      	ldr	r3, [r3, #28]
 8001e94:	3b01      	subs	r3, #1
 8001e96:	021b      	lsls	r3, r3, #8
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001e98:	431a      	orrs	r2, r3
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001e9a:	687b      	ldr	r3, [r7, #4]
 8001e9c:	6a1b      	ldr	r3, [r3, #32]
 8001e9e:	3b01      	subs	r3, #1
                            (((uint32_t)hfdcan->Init.NominalTimeSeg1 - 1U) << FDCAN_NBTP_NTSEG1_Pos)    | \
 8001ea0:	ea42 0103 	orr.w	r1, r2, r3
                            (((uint32_t)hfdcan->Init.NominalPrescaler - 1U) << FDCAN_NBTP_NBRP_Pos));
 8001ea4:	687b      	ldr	r3, [r7, #4]
 8001ea6:	695b      	ldr	r3, [r3, #20]
 8001ea8:	3b01      	subs	r3, #1
 8001eaa:	041a      	lsls	r2, r3, #16
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001eac:	687b      	ldr	r3, [r7, #4]
 8001eae:	681b      	ldr	r3, [r3, #0]
                            (((uint32_t)hfdcan->Init.NominalTimeSeg2 - 1U) << FDCAN_NBTP_NTSEG2_Pos)    | \
 8001eb0:	430a      	orrs	r2, r1
  hfdcan->Instance->NBTP = ((((uint32_t)hfdcan->Init.NominalSyncJumpWidth - 1U) << FDCAN_NBTP_NSJW_Pos) | \
 8001eb2:	61da      	str	r2, [r3, #28]

  /* If FD operation with BRS is selected, set the data bit timing register */
  if (hfdcan->Init.FrameFormat == FDCAN_FRAME_FD_BRS)
 8001eb4:	687b      	ldr	r3, [r7, #4]
 8001eb6:	689b      	ldr	r3, [r3, #8]
 8001eb8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8001ebc:	d115      	bne.n	8001eea <HAL_FDCAN_Init+0x266>
  {
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001ec2:	1e5a      	subs	r2, r3, #1
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001ec8:	3b01      	subs	r3, #1
 8001eca:	021b      	lsls	r3, r3, #8
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001ecc:	431a      	orrs	r2, r3
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001ed2:	3b01      	subs	r3, #1
 8001ed4:	011b      	lsls	r3, r3, #4
                              (((uint32_t)hfdcan->Init.DataTimeSeg1 - 1U) << FDCAN_DBTP_DTSEG1_Pos)     | \
 8001ed6:	ea42 0103 	orr.w	r1, r2, r3
                              (((uint32_t)hfdcan->Init.DataPrescaler - 1U) << FDCAN_DBTP_DBRP_Pos));
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001ede:	3b01      	subs	r3, #1
 8001ee0:	041a      	lsls	r2, r3, #16
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001ee2:	687b      	ldr	r3, [r7, #4]
 8001ee4:	681b      	ldr	r3, [r3, #0]
                              (((uint32_t)hfdcan->Init.DataTimeSeg2 - 1U) << FDCAN_DBTP_DTSEG2_Pos)     | \
 8001ee6:	430a      	orrs	r2, r1
    hfdcan->Instance->DBTP = ((((uint32_t)hfdcan->Init.DataSyncJumpWidth - 1U) << FDCAN_DBTP_DSJW_Pos)  | \
 8001ee8:	60da      	str	r2, [r3, #12]
  }

  /* Select between Tx FIFO and Tx Queue operation modes */
  SET_BIT(hfdcan->Instance->TXBC, hfdcan->Init.TxFifoQueueMode);
 8001eea:	687b      	ldr	r3, [r7, #4]
 8001eec:	681b      	ldr	r3, [r3, #0]
 8001eee:	f8d3 10c0 	ldr.w	r1, [r3, #192]	@ 0xc0
 8001ef2:	687b      	ldr	r3, [r7, #4]
 8001ef4:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
 8001efa:	430a      	orrs	r2, r1
 8001efc:	f8c3 20c0 	str.w	r2, [r3, #192]	@ 0xc0

  /* Calculate each RAM block address */
  FDCAN_CalcultateRamBlockAddresses(hfdcan);
 8001f00:	6878      	ldr	r0, [r7, #4]
 8001f02:	f000 f811 	bl	8001f28 <FDCAN_CalcultateRamBlockAddresses>

  /* Initialize the Latest Tx request buffer index */
  hfdcan->LatestTxFifoQRequest = 0U;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	2200      	movs	r2, #0
 8001f0a:	659a      	str	r2, [r3, #88]	@ 0x58

  /* Initialize the error code */
  hfdcan->ErrorCode = HAL_FDCAN_ERROR_NONE;
 8001f0c:	687b      	ldr	r3, [r7, #4]
 8001f0e:	2200      	movs	r2, #0
 8001f10:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Initialize the FDCAN state */
  hfdcan->State = HAL_FDCAN_STATE_READY;
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	2201      	movs	r2, #1
 8001f16:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Return function status */
  return HAL_OK;
 8001f1a:	2300      	movs	r3, #0
}
 8001f1c:	4618      	mov	r0, r3
 8001f1e:	3710      	adds	r7, #16
 8001f20:	46bd      	mov	sp, r7
 8001f22:	bd80      	pop	{r7, pc}
 8001f24:	4000a500 	.word	0x4000a500

08001f28 <FDCAN_CalcultateRamBlockAddresses>:
  * @param  hfdcan pointer to an FDCAN_HandleTypeDef structure that contains
  *         the configuration information for the specified FDCAN.
  * @retval none
 */
static void FDCAN_CalcultateRamBlockAddresses(FDCAN_HandleTypeDef *hfdcan)
{
 8001f28:	b480      	push	{r7}
 8001f2a:	b085      	sub	sp, #20
 8001f2c:	af00      	add	r7, sp, #0
 8001f2e:	6078      	str	r0, [r7, #4]
  uint32_t RAMcounter;
  uint32_t SramCanInstanceBase = SRAMCAN_BASE;
 8001f30:	4b27      	ldr	r3, [pc, #156]	@ (8001fd0 <FDCAN_CalcultateRamBlockAddresses+0xa8>)
 8001f32:	60bb      	str	r3, [r7, #8]

  /* Standard filter list start address */
  hfdcan->msgRam.StandardFilterSA = SramCanInstanceBase + SRAMCAN_FLSSA;
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	68ba      	ldr	r2, [r7, #8]
 8001f38:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Standard filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSS, (hfdcan->Init.StdFiltersNbr << FDCAN_RXGFC_LSS_Pos));
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	681b      	ldr	r3, [r3, #0]
 8001f3e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f42:	f423 11f8 	bic.w	r1, r3, #2031616	@ 0x1f0000
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8001f4a:	041a      	lsls	r2, r3, #16
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	681b      	ldr	r3, [r3, #0]
 8001f50:	430a      	orrs	r2, r1
 8001f52:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Extended filter list start address */
  hfdcan->msgRam.ExtendedFilterSA = SramCanInstanceBase + SRAMCAN_FLESA;
 8001f56:	68bb      	ldr	r3, [r7, #8]
 8001f58:	f103 0270 	add.w	r2, r3, #112	@ 0x70
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Extended filter elements number */
  MODIFY_REG(hfdcan->Instance->RXGFC, FDCAN_RXGFC_LSE, (hfdcan->Init.ExtFiltersNbr << FDCAN_RXGFC_LSE_Pos));
 8001f60:	687b      	ldr	r3, [r7, #4]
 8001f62:	681b      	ldr	r3, [r3, #0]
 8001f64:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001f68:	f023 6170 	bic.w	r1, r3, #251658240	@ 0xf000000
 8001f6c:	687b      	ldr	r3, [r7, #4]
 8001f6e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001f70:	061a      	lsls	r2, r3, #24
 8001f72:	687b      	ldr	r3, [r7, #4]
 8001f74:	681b      	ldr	r3, [r3, #0]
 8001f76:	430a      	orrs	r2, r1
 8001f78:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80

  /* Rx FIFO 0 start address */
  hfdcan->msgRam.RxFIFO0SA = SramCanInstanceBase + SRAMCAN_RF0SA;
 8001f7c:	68bb      	ldr	r3, [r7, #8]
 8001f7e:	f103 02b0 	add.w	r2, r3, #176	@ 0xb0
 8001f82:	687b      	ldr	r3, [r7, #4]
 8001f84:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Rx FIFO 1 start address */
  hfdcan->msgRam.RxFIFO1SA = SramCanInstanceBase + SRAMCAN_RF1SA;
 8001f86:	68bb      	ldr	r3, [r7, #8]
 8001f88:	f503 72c4 	add.w	r2, r3, #392	@ 0x188
 8001f8c:	687b      	ldr	r3, [r7, #4]
 8001f8e:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Tx event FIFO start address */
  hfdcan->msgRam.TxEventFIFOSA = SramCanInstanceBase + SRAMCAN_TEFSA;
 8001f90:	68bb      	ldr	r3, [r7, #8]
 8001f92:	f503 7218 	add.w	r2, r3, #608	@ 0x260
 8001f96:	687b      	ldr	r3, [r7, #4]
 8001f98:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Tx FIFO/queue start address */
  hfdcan->msgRam.TxFIFOQSA = SramCanInstanceBase + SRAMCAN_TFQSA;
 8001f9a:	68bb      	ldr	r3, [r7, #8]
 8001f9c:	f503 721e 	add.w	r2, r3, #632	@ 0x278
 8001fa0:	687b      	ldr	r3, [r7, #4]
 8001fa2:	655a      	str	r2, [r3, #84]	@ 0x54

  /* Flush the allocated Message RAM area */
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001fa4:	68bb      	ldr	r3, [r7, #8]
 8001fa6:	60fb      	str	r3, [r7, #12]
 8001fa8:	e005      	b.n	8001fb6 <FDCAN_CalcultateRamBlockAddresses+0x8e>
  {
    *(uint32_t *)(RAMcounter) = 0x00000000U;
 8001faa:	68fb      	ldr	r3, [r7, #12]
 8001fac:	2200      	movs	r2, #0
 8001fae:	601a      	str	r2, [r3, #0]
  for (RAMcounter = SramCanInstanceBase; RAMcounter < (SramCanInstanceBase + SRAMCAN_SIZE); RAMcounter += 4U)
 8001fb0:	68fb      	ldr	r3, [r7, #12]
 8001fb2:	3304      	adds	r3, #4
 8001fb4:	60fb      	str	r3, [r7, #12]
 8001fb6:	68bb      	ldr	r3, [r7, #8]
 8001fb8:	f503 7354 	add.w	r3, r3, #848	@ 0x350
 8001fbc:	68fa      	ldr	r2, [r7, #12]
 8001fbe:	429a      	cmp	r2, r3
 8001fc0:	d3f3      	bcc.n	8001faa <FDCAN_CalcultateRamBlockAddresses+0x82>
  }
}
 8001fc2:	bf00      	nop
 8001fc4:	bf00      	nop
 8001fc6:	3714      	adds	r7, #20
 8001fc8:	46bd      	mov	sp, r7
 8001fca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fce:	4770      	bx	lr
 8001fd0:	4000ac00 	.word	0x4000ac00

08001fd4 <HAL_GPIO_Init>:
  * @param  pGPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, const GPIO_InitTypeDef *pGPIO_Init)
{
 8001fd4:	b480      	push	{r7}
 8001fd6:	b089      	sub	sp, #36	@ 0x24
 8001fd8:	af00      	add	r7, sp, #0
 8001fda:	6078      	str	r0, [r7, #4]
 8001fdc:	6039      	str	r1, [r7, #0]
  uint32_t tmp;
  uint32_t iocurrent;
  uint32_t pin_position;
  uint32_t position = 0U;
 8001fde:	2300      	movs	r3, #0
 8001fe0:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(pGPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(pGPIO_Init->Mode));

  /* Save GPIO port address */
  p_gpio = GPIOx;
 8001fe2:	687b      	ldr	r3, [r7, #4]
 8001fe4:	613b      	str	r3, [r7, #16]

  /* Configure the port pins */
  while (((pGPIO_Init->Pin) >> position) != 0U)
 8001fe6:	e1c2      	b.n	800236e <HAL_GPIO_Init+0x39a>
  {
    /* Get current io position */
    iocurrent = (pGPIO_Init->Pin) & (1UL << position);
 8001fe8:	683b      	ldr	r3, [r7, #0]
 8001fea:	681a      	ldr	r2, [r3, #0]
 8001fec:	2101      	movs	r1, #1
 8001fee:	697b      	ldr	r3, [r7, #20]
 8001ff0:	fa01 f303 	lsl.w	r3, r1, r3
 8001ff4:	4013      	ands	r3, r2
 8001ff6:	60fb      	str	r3, [r7, #12]

    /* Save Pin Position */
    pin_position = position;
 8001ff8:	697b      	ldr	r3, [r7, #20]
 8001ffa:	61bb      	str	r3, [r7, #24]

    if (iocurrent != 0U)
 8001ffc:	68fb      	ldr	r3, [r7, #12]
 8001ffe:	2b00      	cmp	r3, #0
 8002000:	f000 81b2 	beq.w	8002368 <HAL_GPIO_Init+0x394>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Alternate function mode selection */
      if (GPIOx == LPGPIO1)
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	4a55      	ldr	r2, [pc, #340]	@ (800215c <HAL_GPIO_Init+0x188>)
 8002008:	4293      	cmp	r3, r2
 800200a:	d15d      	bne.n	80020c8 <HAL_GPIO_Init+0xf4>
      {
        /* MODER configuration */
        tmp = GPIOx->MODER;
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	681b      	ldr	r3, [r3, #0]
 8002010:	61fb      	str	r3, [r7, #28]
        tmp &= ~(LPGPIO_MODER_MOD0 << position);
 8002012:	2201      	movs	r2, #1
 8002014:	697b      	ldr	r3, [r7, #20]
 8002016:	fa02 f303 	lsl.w	r3, r2, r3
 800201a:	43db      	mvns	r3, r3
 800201c:	69fa      	ldr	r2, [r7, #28]
 800201e:	4013      	ands	r3, r2
 8002020:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE_OUTPUT_PP) << position);
 8002022:	683b      	ldr	r3, [r7, #0]
 8002024:	685b      	ldr	r3, [r3, #4]
 8002026:	f003 0201 	and.w	r2, r3, #1
 800202a:	697b      	ldr	r3, [r7, #20]
 800202c:	fa02 f303 	lsl.w	r3, r2, r3
 8002030:	69fa      	ldr	r2, [r7, #28]
 8002032:	4313      	orrs	r3, r2
 8002034:	61fb      	str	r3, [r7, #28]
        GPIOx->MODER = tmp;
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	69fa      	ldr	r2, [r7, #28]
 800203a:	601a      	str	r2, [r3, #0]

        /* Save GPIO Port and pin index */
        p_gpio = LPGPIO_Map[position].GPIO_PORT;
 800203c:	4a48      	ldr	r2, [pc, #288]	@ (8002160 <HAL_GPIO_Init+0x18c>)
 800203e:	697b      	ldr	r3, [r7, #20]
 8002040:	f852 3033 	ldr.w	r3, [r2, r3, lsl #3]
 8002044:	613b      	str	r3, [r7, #16]
        pin_position = LPGPIO_Map[position].Pin_Pos;
 8002046:	4a46      	ldr	r2, [pc, #280]	@ (8002160 <HAL_GPIO_Init+0x18c>)
 8002048:	697b      	ldr	r3, [r7, #20]
 800204a:	00db      	lsls	r3, r3, #3
 800204c:	4413      	add	r3, r2
 800204e:	685b      	ldr	r3, [r3, #4]
 8002050:	61bb      	str	r3, [r7, #24]

        /* Configure Alternate function mapped with the current IO */
        tmp = p_gpio->AFR[(pin_position) >> 3U];
 8002052:	69bb      	ldr	r3, [r7, #24]
 8002054:	08da      	lsrs	r2, r3, #3
 8002056:	693b      	ldr	r3, [r7, #16]
 8002058:	3208      	adds	r2, #8
 800205a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800205e:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << (((pin_position) & 0x07U) * 4U));
 8002060:	69bb      	ldr	r3, [r7, #24]
 8002062:	f003 0307 	and.w	r3, r3, #7
 8002066:	009b      	lsls	r3, r3, #2
 8002068:	220f      	movs	r2, #15
 800206a:	fa02 f303 	lsl.w	r3, r2, r3
 800206e:	43db      	mvns	r3, r3
 8002070:	69fa      	ldr	r2, [r7, #28]
 8002072:	4013      	ands	r3, r2
 8002074:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_AF11_LPGPIO1 & 0x0FUL) << (((pin_position) & 0x07U) * 4U));
 8002076:	69bb      	ldr	r3, [r7, #24]
 8002078:	f003 0307 	and.w	r3, r3, #7
 800207c:	009b      	lsls	r3, r3, #2
 800207e:	220b      	movs	r2, #11
 8002080:	fa02 f303 	lsl.w	r3, r2, r3
 8002084:	69fa      	ldr	r2, [r7, #28]
 8002086:	4313      	orrs	r3, r2
 8002088:	61fb      	str	r3, [r7, #28]
        p_gpio->AFR[(pin_position) >> 3U] = tmp;
 800208a:	69bb      	ldr	r3, [r7, #24]
 800208c:	08da      	lsrs	r2, r3, #3
 800208e:	693b      	ldr	r3, [r7, #16]
 8002090:	3208      	adds	r2, #8
 8002092:	69f9      	ldr	r1, [r7, #28]
 8002094:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8002098:	693b      	ldr	r3, [r7, #16]
 800209a:	681b      	ldr	r3, [r3, #0]
 800209c:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800209e:	69bb      	ldr	r3, [r7, #24]
 80020a0:	005b      	lsls	r3, r3, #1
 80020a2:	2203      	movs	r2, #3
 80020a4:	fa02 f303 	lsl.w	r3, r2, r3
 80020a8:	43db      	mvns	r3, r3
 80020aa:	69fa      	ldr	r2, [r7, #28]
 80020ac:	4013      	ands	r3, r2
 80020ae:	61fb      	str	r3, [r7, #28]
        tmp |= ((GPIO_MODE_AF_PP & 0x0FUL) << (pin_position * GPIO_MODER_MODE1_Pos));
 80020b0:	69bb      	ldr	r3, [r7, #24]
 80020b2:	005b      	lsls	r3, r3, #1
 80020b4:	2202      	movs	r2, #2
 80020b6:	fa02 f303 	lsl.w	r3, r2, r3
 80020ba:	69fa      	ldr	r2, [r7, #28]
 80020bc:	4313      	orrs	r3, r2
 80020be:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 80020c0:	693b      	ldr	r3, [r7, #16]
 80020c2:	69fa      	ldr	r2, [r7, #28]
 80020c4:	601a      	str	r2, [r3, #0]
 80020c6:	e067      	b.n	8002198 <HAL_GPIO_Init+0x1c4>
      }
      else if ((pGPIO_Init->Mode == GPIO_MODE_AF_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	685b      	ldr	r3, [r3, #4]
 80020cc:	2b02      	cmp	r3, #2
 80020ce:	d003      	beq.n	80020d8 <HAL_GPIO_Init+0x104>
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	685b      	ldr	r3, [r3, #4]
 80020d4:	2b12      	cmp	r3, #18
 80020d6:	d145      	bne.n	8002164 <HAL_GPIO_Init+0x190>
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(pGPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        tmp = GPIOx->AFR[position >> 3U];
 80020d8:	697b      	ldr	r3, [r7, #20]
 80020da:	08da      	lsrs	r2, r3, #3
 80020dc:	687b      	ldr	r3, [r7, #4]
 80020de:	3208      	adds	r2, #8
 80020e0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 80020e4:	61fb      	str	r3, [r7, #28]
        tmp &= ~(0x0FUL << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80020e6:	697b      	ldr	r3, [r7, #20]
 80020e8:	f003 0307 	and.w	r3, r3, #7
 80020ec:	009b      	lsls	r3, r3, #2
 80020ee:	220f      	movs	r2, #15
 80020f0:	fa02 f303 	lsl.w	r3, r2, r3
 80020f4:	43db      	mvns	r3, r3
 80020f6:	69fa      	ldr	r2, [r7, #28]
 80020f8:	4013      	ands	r3, r2
 80020fa:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Alternate & 0x0FUL) << ((position & 0x07U) * GPIO_AFRL_AFSEL1_Pos));
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	691b      	ldr	r3, [r3, #16]
 8002100:	f003 020f 	and.w	r2, r3, #15
 8002104:	697b      	ldr	r3, [r7, #20]
 8002106:	f003 0307 	and.w	r3, r3, #7
 800210a:	009b      	lsls	r3, r3, #2
 800210c:	fa02 f303 	lsl.w	r3, r2, r3
 8002110:	69fa      	ldr	r2, [r7, #28]
 8002112:	4313      	orrs	r3, r2
 8002114:	61fb      	str	r3, [r7, #28]
        GPIOx->AFR[position >> 3U] = tmp;
 8002116:	697b      	ldr	r3, [r7, #20]
 8002118:	08da      	lsrs	r2, r3, #3
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	3208      	adds	r2, #8
 800211e:	69f9      	ldr	r1, [r7, #28]
 8002120:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

        /* Configure IO Direction mode (Alternate) */
        tmp = p_gpio->MODER;
 8002124:	693b      	ldr	r3, [r7, #16]
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800212a:	69bb      	ldr	r3, [r7, #24]
 800212c:	005b      	lsls	r3, r3, #1
 800212e:	2203      	movs	r2, #3
 8002130:	fa02 f303 	lsl.w	r3, r2, r3
 8002134:	43db      	mvns	r3, r3
 8002136:	69fa      	ldr	r2, [r7, #28]
 8002138:	4013      	ands	r3, r2
 800213a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 800213c:	683b      	ldr	r3, [r7, #0]
 800213e:	685b      	ldr	r3, [r3, #4]
 8002140:	f003 0203 	and.w	r2, r3, #3
 8002144:	69bb      	ldr	r3, [r7, #24]
 8002146:	005b      	lsls	r3, r3, #1
 8002148:	fa02 f303 	lsl.w	r3, r2, r3
 800214c:	69fa      	ldr	r2, [r7, #28]
 800214e:	4313      	orrs	r3, r2
 8002150:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002152:	693b      	ldr	r3, [r7, #16]
 8002154:	69fa      	ldr	r2, [r7, #28]
 8002156:	601a      	str	r2, [r3, #0]
 8002158:	e01e      	b.n	8002198 <HAL_GPIO_Init+0x1c4>
 800215a:	bf00      	nop
 800215c:	46020000 	.word	0x46020000
 8002160:	08009184 	.word	0x08009184
      {
        /* Check the parameters */
        assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));

        /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
        tmp = p_gpio->MODER;
 8002164:	693b      	ldr	r3, [r7, #16]
 8002166:	681b      	ldr	r3, [r3, #0]
 8002168:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_MODER_MODE0 << (pin_position * GPIO_MODER_MODE1_Pos));
 800216a:	69bb      	ldr	r3, [r7, #24]
 800216c:	005b      	lsls	r3, r3, #1
 800216e:	2203      	movs	r2, #3
 8002170:	fa02 f303 	lsl.w	r3, r2, r3
 8002174:	43db      	mvns	r3, r3
 8002176:	69fa      	ldr	r2, [r7, #28]
 8002178:	4013      	ands	r3, r2
 800217a:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Mode & GPIO_MODE) << (pin_position * GPIO_MODER_MODE1_Pos));
 800217c:	683b      	ldr	r3, [r7, #0]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	f003 0203 	and.w	r2, r3, #3
 8002184:	69bb      	ldr	r3, [r7, #24]
 8002186:	005b      	lsls	r3, r3, #1
 8002188:	fa02 f303 	lsl.w	r3, r2, r3
 800218c:	69fa      	ldr	r2, [r7, #28]
 800218e:	4313      	orrs	r3, r2
 8002190:	61fb      	str	r3, [r7, #28]
        p_gpio->MODER = tmp;
 8002192:	693b      	ldr	r3, [r7, #16]
 8002194:	69fa      	ldr	r2, [r7, #28]
 8002196:	601a      	str	r2, [r3, #0]
      }

      /* In case of Output or Alternate function mode selection */
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8002198:	683b      	ldr	r3, [r7, #0]
 800219a:	685b      	ldr	r3, [r3, #4]
 800219c:	2b01      	cmp	r3, #1
 800219e:	d00b      	beq.n	80021b8 <HAL_GPIO_Init+0x1e4>
 80021a0:	683b      	ldr	r3, [r7, #0]
 80021a2:	685b      	ldr	r3, [r3, #4]
 80021a4:	2b02      	cmp	r3, #2
 80021a6:	d007      	beq.n	80021b8 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021a8:	683b      	ldr	r3, [r7, #0]
 80021aa:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (pGPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 80021ac:	2b11      	cmp	r3, #17
 80021ae:	d003      	beq.n	80021b8 <HAL_GPIO_Init+0x1e4>
          (pGPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (pGPIO_Init->Mode == GPIO_MODE_AF_OD))
 80021b0:	683b      	ldr	r3, [r7, #0]
 80021b2:	685b      	ldr	r3, [r3, #4]
 80021b4:	2b12      	cmp	r3, #18
 80021b6:	d130      	bne.n	800221a <HAL_GPIO_Init+0x246>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(pGPIO_Init->Speed));

        /* Configure the IO Speed */
        tmp = p_gpio->OSPEEDR;
 80021b8:	693b      	ldr	r3, [r7, #16]
 80021ba:	689b      	ldr	r3, [r3, #8]
 80021bc:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OSPEEDR_OSPEED0 << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 80021be:	69bb      	ldr	r3, [r7, #24]
 80021c0:	005b      	lsls	r3, r3, #1
 80021c2:	2203      	movs	r2, #3
 80021c4:	fa02 f303 	lsl.w	r3, r2, r3
 80021c8:	43db      	mvns	r3, r3
 80021ca:	69fa      	ldr	r2, [r7, #28]
 80021cc:	4013      	ands	r3, r2
 80021ce:	61fb      	str	r3, [r7, #28]
        tmp |= (pGPIO_Init->Speed << (pin_position * GPIO_OSPEEDR_OSPEED1_Pos));
 80021d0:	683b      	ldr	r3, [r7, #0]
 80021d2:	68da      	ldr	r2, [r3, #12]
 80021d4:	69bb      	ldr	r3, [r7, #24]
 80021d6:	005b      	lsls	r3, r3, #1
 80021d8:	fa02 f303 	lsl.w	r3, r2, r3
 80021dc:	69fa      	ldr	r2, [r7, #28]
 80021de:	4313      	orrs	r3, r2
 80021e0:	61fb      	str	r3, [r7, #28]
        p_gpio->OSPEEDR = tmp;
 80021e2:	693b      	ldr	r3, [r7, #16]
 80021e4:	69fa      	ldr	r2, [r7, #28]
 80021e6:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        tmp = p_gpio->OTYPER;
 80021e8:	693b      	ldr	r3, [r7, #16]
 80021ea:	685b      	ldr	r3, [r3, #4]
 80021ec:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_OTYPER_OT0 << pin_position);
 80021ee:	2201      	movs	r2, #1
 80021f0:	69bb      	ldr	r3, [r7, #24]
 80021f2:	fa02 f303 	lsl.w	r3, r2, r3
 80021f6:	43db      	mvns	r3, r3
 80021f8:	69fa      	ldr	r2, [r7, #28]
 80021fa:	4013      	ands	r3, r2
 80021fc:	61fb      	str	r3, [r7, #28]
        tmp |= (((pGPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << pin_position);
 80021fe:	683b      	ldr	r3, [r7, #0]
 8002200:	685b      	ldr	r3, [r3, #4]
 8002202:	091b      	lsrs	r3, r3, #4
 8002204:	f003 0201 	and.w	r2, r3, #1
 8002208:	69bb      	ldr	r3, [r7, #24]
 800220a:	fa02 f303 	lsl.w	r3, r2, r3
 800220e:	69fa      	ldr	r2, [r7, #28]
 8002210:	4313      	orrs	r3, r2
 8002212:	61fb      	str	r3, [r7, #28]
        p_gpio->OTYPER = tmp;
 8002214:	693b      	ldr	r3, [r7, #16]
 8002216:	69fa      	ldr	r2, [r7, #28]
 8002218:	605a      	str	r2, [r3, #4]
      }

      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	685b      	ldr	r3, [r3, #4]
 800221e:	2b03      	cmp	r3, #3
 8002220:	d107      	bne.n	8002232 <HAL_GPIO_Init+0x25e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 8002222:	683b      	ldr	r3, [r7, #0]
 8002224:	685b      	ldr	r3, [r3, #4]
      if ((pGPIO_Init->Mode != GPIO_MODE_ANALOG) || 
 8002226:	2b03      	cmp	r3, #3
 8002228:	d11b      	bne.n	8002262 <HAL_GPIO_Init+0x28e>
          ((pGPIO_Init->Mode == GPIO_MODE_ANALOG) && (pGPIO_Init->Pull != GPIO_PULLUP)))
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	689b      	ldr	r3, [r3, #8]
 800222e:	2b01      	cmp	r3, #1
 8002230:	d017      	beq.n	8002262 <HAL_GPIO_Init+0x28e>
      {
        /* Check the Pull parameters */
        assert_param(IS_GPIO_PULL(pGPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        tmp = p_gpio->PUPDR;
 8002232:	693b      	ldr	r3, [r7, #16]
 8002234:	68db      	ldr	r3, [r3, #12]
 8002236:	61fb      	str	r3, [r7, #28]
        tmp &= ~(GPIO_PUPDR_PUPD0 << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 8002238:	69bb      	ldr	r3, [r7, #24]
 800223a:	005b      	lsls	r3, r3, #1
 800223c:	2203      	movs	r2, #3
 800223e:	fa02 f303 	lsl.w	r3, r2, r3
 8002242:	43db      	mvns	r3, r3
 8002244:	69fa      	ldr	r2, [r7, #28]
 8002246:	4013      	ands	r3, r2
 8002248:	61fb      	str	r3, [r7, #28]
        tmp |= ((pGPIO_Init->Pull) << (pin_position * GPIO_PUPDR_PUPD1_Pos));
 800224a:	683b      	ldr	r3, [r7, #0]
 800224c:	689a      	ldr	r2, [r3, #8]
 800224e:	69bb      	ldr	r3, [r7, #24]
 8002250:	005b      	lsls	r3, r3, #1
 8002252:	fa02 f303 	lsl.w	r3, r2, r3
 8002256:	69fa      	ldr	r2, [r7, #28]
 8002258:	4313      	orrs	r3, r2
 800225a:	61fb      	str	r3, [r7, #28]
        p_gpio->PUPDR = tmp;
 800225c:	693b      	ldr	r3, [r7, #16]
 800225e:	69fa      	ldr	r2, [r7, #28]
 8002260:	60da      	str	r2, [r3, #12]
      }

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((pGPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 8002262:	683b      	ldr	r3, [r7, #0]
 8002264:	685b      	ldr	r3, [r3, #4]
 8002266:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800226a:	2b00      	cmp	r3, #0
 800226c:	d07c      	beq.n	8002368 <HAL_GPIO_Init+0x394>
      {
        tmp = EXTI->EXTICR[position >> 2U];
 800226e:	4a47      	ldr	r2, [pc, #284]	@ (800238c <HAL_GPIO_Init+0x3b8>)
 8002270:	697b      	ldr	r3, [r7, #20]
 8002272:	089b      	lsrs	r3, r3, #2
 8002274:	3318      	adds	r3, #24
 8002276:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800227a:	61fb      	str	r3, [r7, #28]
        tmp &= ~((0x0FUL) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 800227c:	697b      	ldr	r3, [r7, #20]
 800227e:	f003 0303 	and.w	r3, r3, #3
 8002282:	00db      	lsls	r3, r3, #3
 8002284:	220f      	movs	r2, #15
 8002286:	fa02 f303 	lsl.w	r3, r2, r3
 800228a:	43db      	mvns	r3, r3
 800228c:	69fa      	ldr	r2, [r7, #28]
 800228e:	4013      	ands	r3, r2
 8002290:	61fb      	str	r3, [r7, #28]
        tmp |= (GPIO_GET_INDEX(GPIOx) << (EXTI_EXTICR1_EXTI1_Pos * (position & 0x03U)));
 8002292:	687b      	ldr	r3, [r7, #4]
 8002294:	0a9a      	lsrs	r2, r3, #10
 8002296:	4b3e      	ldr	r3, [pc, #248]	@ (8002390 <HAL_GPIO_Init+0x3bc>)
 8002298:	4013      	ands	r3, r2
 800229a:	697a      	ldr	r2, [r7, #20]
 800229c:	f002 0203 	and.w	r2, r2, #3
 80022a0:	00d2      	lsls	r2, r2, #3
 80022a2:	4093      	lsls	r3, r2
 80022a4:	69fa      	ldr	r2, [r7, #28]
 80022a6:	4313      	orrs	r3, r2
 80022a8:	61fb      	str	r3, [r7, #28]
        EXTI->EXTICR[position >> 2U] = tmp;
 80022aa:	4938      	ldr	r1, [pc, #224]	@ (800238c <HAL_GPIO_Init+0x3b8>)
 80022ac:	697b      	ldr	r3, [r7, #20]
 80022ae:	089b      	lsrs	r3, r3, #2
 80022b0:	3318      	adds	r3, #24
 80022b2:	69fa      	ldr	r2, [r7, #28]
 80022b4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        tmp = EXTI->RTSR1;
 80022b8:	4b34      	ldr	r3, [pc, #208]	@ (800238c <HAL_GPIO_Init+0x3b8>)
 80022ba:	681b      	ldr	r3, [r3, #0]
 80022bc:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80022be:	68fb      	ldr	r3, [r7, #12]
 80022c0:	43db      	mvns	r3, r3
 80022c2:	69fa      	ldr	r2, [r7, #28]
 80022c4:	4013      	ands	r3, r2
 80022c6:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80022c8:	683b      	ldr	r3, [r7, #0]
 80022ca:	685b      	ldr	r3, [r3, #4]
 80022cc:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80022d0:	2b00      	cmp	r3, #0
 80022d2:	d003      	beq.n	80022dc <HAL_GPIO_Init+0x308>
        {
          tmp |= iocurrent;
 80022d4:	69fa      	ldr	r2, [r7, #28]
 80022d6:	68fb      	ldr	r3, [r7, #12]
 80022d8:	4313      	orrs	r3, r2
 80022da:	61fb      	str	r3, [r7, #28]
        }
        EXTI->RTSR1 = tmp;
 80022dc:	4a2b      	ldr	r2, [pc, #172]	@ (800238c <HAL_GPIO_Init+0x3b8>)
 80022de:	69fb      	ldr	r3, [r7, #28]
 80022e0:	6013      	str	r3, [r2, #0]

        tmp = EXTI->FTSR1;
 80022e2:	4b2a      	ldr	r3, [pc, #168]	@ (800238c <HAL_GPIO_Init+0x3b8>)
 80022e4:	685b      	ldr	r3, [r3, #4]
 80022e6:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 80022e8:	68fb      	ldr	r3, [r7, #12]
 80022ea:	43db      	mvns	r3, r3
 80022ec:	69fa      	ldr	r2, [r7, #28]
 80022ee:	4013      	ands	r3, r2
 80022f0:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 80022f2:	683b      	ldr	r3, [r7, #0]
 80022f4:	685b      	ldr	r3, [r3, #4]
 80022f6:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 80022fa:	2b00      	cmp	r3, #0
 80022fc:	d003      	beq.n	8002306 <HAL_GPIO_Init+0x332>
        {
          tmp |= iocurrent;
 80022fe:	69fa      	ldr	r2, [r7, #28]
 8002300:	68fb      	ldr	r3, [r7, #12]
 8002302:	4313      	orrs	r3, r2
 8002304:	61fb      	str	r3, [r7, #28]
        }
        EXTI->FTSR1 = tmp;
 8002306:	4a21      	ldr	r2, [pc, #132]	@ (800238c <HAL_GPIO_Init+0x3b8>)
 8002308:	69fb      	ldr	r3, [r7, #28]
 800230a:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        tmp = EXTI->EMR1;
 800230c:	4b1f      	ldr	r3, [pc, #124]	@ (800238c <HAL_GPIO_Init+0x3b8>)
 800230e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8002312:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002314:	68fb      	ldr	r3, [r7, #12]
 8002316:	43db      	mvns	r3, r3
 8002318:	69fa      	ldr	r2, [r7, #28]
 800231a:	4013      	ands	r3, r2
 800231c:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800231e:	683b      	ldr	r3, [r7, #0]
 8002320:	685b      	ldr	r3, [r3, #4]
 8002322:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002326:	2b00      	cmp	r3, #0
 8002328:	d003      	beq.n	8002332 <HAL_GPIO_Init+0x35e>
        {
          tmp |= iocurrent;
 800232a:	69fa      	ldr	r2, [r7, #28]
 800232c:	68fb      	ldr	r3, [r7, #12]
 800232e:	4313      	orrs	r3, r2
 8002330:	61fb      	str	r3, [r7, #28]
        }
        EXTI->EMR1 = tmp;
 8002332:	4a16      	ldr	r2, [pc, #88]	@ (800238c <HAL_GPIO_Init+0x3b8>)
 8002334:	69fb      	ldr	r3, [r7, #28]
 8002336:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84

        tmp = EXTI->IMR1;
 800233a:	4b14      	ldr	r3, [pc, #80]	@ (800238c <HAL_GPIO_Init+0x3b8>)
 800233c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8002340:	61fb      	str	r3, [r7, #28]
        tmp &= ~((uint32_t)iocurrent);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	43db      	mvns	r3, r3
 8002346:	69fa      	ldr	r2, [r7, #28]
 8002348:	4013      	ands	r3, r2
 800234a:	61fb      	str	r3, [r7, #28]
        if ((pGPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002354:	2b00      	cmp	r3, #0
 8002356:	d003      	beq.n	8002360 <HAL_GPIO_Init+0x38c>
        {
          tmp |= iocurrent;
 8002358:	69fa      	ldr	r2, [r7, #28]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	4313      	orrs	r3, r2
 800235e:	61fb      	str	r3, [r7, #28]
        }
        EXTI->IMR1 = tmp;
 8002360:	4a0a      	ldr	r2, [pc, #40]	@ (800238c <HAL_GPIO_Init+0x3b8>)
 8002362:	69fb      	ldr	r3, [r7, #28]
 8002364:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
      }
    }
    position++;
 8002368:	697b      	ldr	r3, [r7, #20]
 800236a:	3301      	adds	r3, #1
 800236c:	617b      	str	r3, [r7, #20]
  while (((pGPIO_Init->Pin) >> position) != 0U)
 800236e:	683b      	ldr	r3, [r7, #0]
 8002370:	681a      	ldr	r2, [r3, #0]
 8002372:	697b      	ldr	r3, [r7, #20]
 8002374:	fa22 f303 	lsr.w	r3, r2, r3
 8002378:	2b00      	cmp	r3, #0
 800237a:	f47f ae35 	bne.w	8001fe8 <HAL_GPIO_Init+0x14>
  }
}
 800237e:	bf00      	nop
 8002380:	bf00      	nop
 8002382:	3724      	adds	r7, #36	@ 0x24
 8002384:	46bd      	mov	sp, r7
 8002386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800238a:	4770      	bx	lr
 800238c:	46022000 	.word	0x46022000
 8002390:	002f7f7f 	.word	0x002f7f7f

08002394 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002394:	b480      	push	{r7}
 8002396:	b083      	sub	sp, #12
 8002398:	af00      	add	r7, sp, #0
 800239a:	6078      	str	r0, [r7, #4]
 800239c:	460b      	mov	r3, r1
 800239e:	807b      	strh	r3, [r7, #2]
 80023a0:	4613      	mov	r3, r2
 80023a2:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 80023a4:	787b      	ldrb	r3, [r7, #1]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d003      	beq.n	80023b2 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 80023aa:	887a      	ldrh	r2, [r7, #2]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
  }
}
 80023b0:	e002      	b.n	80023b8 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR  = (uint32_t)GPIO_Pin;
 80023b2:	887a      	ldrh	r2, [r7, #2]
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	629a      	str	r2, [r3, #40]	@ 0x28
}
 80023b8:	bf00      	nop
 80023ba:	370c      	adds	r7, #12
 80023bc:	46bd      	mov	sp, r7
 80023be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c2:	4770      	bx	lr

080023c4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80023c4:	b580      	push	{r7, lr}
 80023c6:	b082      	sub	sp, #8
 80023c8:	af00      	add	r7, sp, #0
 80023ca:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	2b00      	cmp	r3, #0
 80023d0:	d101      	bne.n	80023d6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80023d2:	2301      	movs	r3, #1
 80023d4:	e08d      	b.n	80024f2 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80023dc:	b2db      	uxtb	r3, r3
 80023de:	2b00      	cmp	r3, #0
 80023e0:	d106      	bne.n	80023f0 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	2200      	movs	r2, #0
 80023e6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80023ea:	6878      	ldr	r0, [r7, #4]
 80023ec:	f7ff f8ac 	bl	8001548 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80023f0:	687b      	ldr	r3, [r7, #4]
 80023f2:	2224      	movs	r2, #36	@ 0x24
 80023f4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	681b      	ldr	r3, [r3, #0]
 80023fc:	681a      	ldr	r2, [r3, #0]
 80023fe:	687b      	ldr	r3, [r7, #4]
 8002400:	681b      	ldr	r3, [r3, #0]
 8002402:	f022 0201 	bic.w	r2, r2, #1
 8002406:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002408:	687b      	ldr	r3, [r7, #4]
 800240a:	685a      	ldr	r2, [r3, #4]
 800240c:	687b      	ldr	r3, [r7, #4]
 800240e:	681b      	ldr	r3, [r3, #0]
 8002410:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8002414:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002416:	687b      	ldr	r3, [r7, #4]
 8002418:	681b      	ldr	r3, [r3, #0]
 800241a:	689a      	ldr	r2, [r3, #8]
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	681b      	ldr	r3, [r3, #0]
 8002420:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002424:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002426:	687b      	ldr	r3, [r7, #4]
 8002428:	68db      	ldr	r3, [r3, #12]
 800242a:	2b01      	cmp	r3, #1
 800242c:	d107      	bne.n	800243e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800242e:	687b      	ldr	r3, [r7, #4]
 8002430:	689a      	ldr	r2, [r3, #8]
 8002432:	687b      	ldr	r3, [r7, #4]
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800243a:	609a      	str	r2, [r3, #8]
 800243c:	e006      	b.n	800244c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800243e:	687b      	ldr	r3, [r7, #4]
 8002440:	689a      	ldr	r2, [r3, #8]
 8002442:	687b      	ldr	r3, [r7, #4]
 8002444:	681b      	ldr	r3, [r3, #0]
 8002446:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800244a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800244c:	687b      	ldr	r3, [r7, #4]
 800244e:	68db      	ldr	r3, [r3, #12]
 8002450:	2b02      	cmp	r3, #2
 8002452:	d108      	bne.n	8002466 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	681b      	ldr	r3, [r3, #0]
 8002458:	685a      	ldr	r2, [r3, #4]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	681b      	ldr	r3, [r3, #0]
 800245e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8002462:	605a      	str	r2, [r3, #4]
 8002464:	e007      	b.n	8002476 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	681b      	ldr	r3, [r3, #0]
 800246a:	685a      	ldr	r2, [r3, #4]
 800246c:	687b      	ldr	r3, [r7, #4]
 800246e:	681b      	ldr	r3, [r3, #0]
 8002470:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8002474:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	685b      	ldr	r3, [r3, #4]
 800247c:	687a      	ldr	r2, [r7, #4]
 800247e:	6812      	ldr	r2, [r2, #0]
 8002480:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8002484:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8002488:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800248a:	687b      	ldr	r3, [r7, #4]
 800248c:	681b      	ldr	r3, [r3, #0]
 800248e:	68da      	ldr	r2, [r3, #12]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	681b      	ldr	r3, [r3, #0]
 8002494:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8002498:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800249a:	687b      	ldr	r3, [r7, #4]
 800249c:	691a      	ldr	r2, [r3, #16]
 800249e:	687b      	ldr	r3, [r7, #4]
 80024a0:	695b      	ldr	r3, [r3, #20]
 80024a2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80024a6:	687b      	ldr	r3, [r7, #4]
 80024a8:	699b      	ldr	r3, [r3, #24]
 80024aa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80024ac:	687b      	ldr	r3, [r7, #4]
 80024ae:	681b      	ldr	r3, [r3, #0]
 80024b0:	430a      	orrs	r2, r1
 80024b2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80024b4:	687b      	ldr	r3, [r7, #4]
 80024b6:	69d9      	ldr	r1, [r3, #28]
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	6a1a      	ldr	r2, [r3, #32]
 80024bc:	687b      	ldr	r3, [r7, #4]
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	430a      	orrs	r2, r1
 80024c2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80024c4:	687b      	ldr	r3, [r7, #4]
 80024c6:	681b      	ldr	r3, [r3, #0]
 80024c8:	681a      	ldr	r2, [r3, #0]
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	681b      	ldr	r3, [r3, #0]
 80024ce:	f042 0201 	orr.w	r2, r2, #1
 80024d2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80024d4:	687b      	ldr	r3, [r7, #4]
 80024d6:	2200      	movs	r2, #0
 80024d8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80024da:	687b      	ldr	r3, [r7, #4]
 80024dc:	2220      	movs	r2, #32
 80024de:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80024e2:	687b      	ldr	r3, [r7, #4]
 80024e4:	2200      	movs	r2, #0
 80024e6:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	2200      	movs	r2, #0
 80024ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80024f0:	2300      	movs	r3, #0
}
 80024f2:	4618      	mov	r0, r3
 80024f4:	3708      	adds	r7, #8
 80024f6:	46bd      	mov	sp, r7
 80024f8:	bd80      	pop	{r7, pc}

080024fa <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 80024fa:	b480      	push	{r7}
 80024fc:	b083      	sub	sp, #12
 80024fe:	af00      	add	r7, sp, #0
 8002500:	6078      	str	r0, [r7, #4]
 8002502:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8002504:	687b      	ldr	r3, [r7, #4]
 8002506:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800250a:	b2db      	uxtb	r3, r3
 800250c:	2b20      	cmp	r3, #32
 800250e:	d138      	bne.n	8002582 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002516:	2b01      	cmp	r3, #1
 8002518:	d101      	bne.n	800251e <HAL_I2CEx_ConfigAnalogFilter+0x24>
 800251a:	2302      	movs	r3, #2
 800251c:	e032      	b.n	8002584 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2201      	movs	r2, #1
 8002522:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	2224      	movs	r2, #36	@ 0x24
 800252a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	681b      	ldr	r3, [r3, #0]
 8002532:	681a      	ldr	r2, [r3, #0]
 8002534:	687b      	ldr	r3, [r7, #4]
 8002536:	681b      	ldr	r3, [r3, #0]
 8002538:	f022 0201 	bic.w	r2, r2, #1
 800253c:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800253e:	687b      	ldr	r3, [r7, #4]
 8002540:	681b      	ldr	r3, [r3, #0]
 8002542:	681a      	ldr	r2, [r3, #0]
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800254c:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	6819      	ldr	r1, [r3, #0]
 8002554:	687b      	ldr	r3, [r7, #4]
 8002556:	681b      	ldr	r3, [r3, #0]
 8002558:	683a      	ldr	r2, [r7, #0]
 800255a:	430a      	orrs	r2, r1
 800255c:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800255e:	687b      	ldr	r3, [r7, #4]
 8002560:	681b      	ldr	r3, [r3, #0]
 8002562:	681a      	ldr	r2, [r3, #0]
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	f042 0201 	orr.w	r2, r2, #1
 800256c:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800256e:	687b      	ldr	r3, [r7, #4]
 8002570:	2220      	movs	r2, #32
 8002572:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002576:	687b      	ldr	r3, [r7, #4]
 8002578:	2200      	movs	r2, #0
 800257a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800257e:	2300      	movs	r3, #0
 8002580:	e000      	b.n	8002584 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8002582:	2302      	movs	r3, #2
  }
}
 8002584:	4618      	mov	r0, r3
 8002586:	370c      	adds	r7, #12
 8002588:	46bd      	mov	sp, r7
 800258a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258e:	4770      	bx	lr

08002590 <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8002590:	b480      	push	{r7}
 8002592:	b085      	sub	sp, #20
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
 8002598:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800259a:	687b      	ldr	r3, [r7, #4]
 800259c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80025a0:	b2db      	uxtb	r3, r3
 80025a2:	2b20      	cmp	r3, #32
 80025a4:	d139      	bne.n	800261a <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80025a6:	687b      	ldr	r3, [r7, #4]
 80025a8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80025ac:	2b01      	cmp	r3, #1
 80025ae:	d101      	bne.n	80025b4 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80025b0:	2302      	movs	r3, #2
 80025b2:	e033      	b.n	800261c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	2201      	movs	r2, #1
 80025b8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80025bc:	687b      	ldr	r3, [r7, #4]
 80025be:	2224      	movs	r2, #36	@ 0x24
 80025c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80025c4:	687b      	ldr	r3, [r7, #4]
 80025c6:	681b      	ldr	r3, [r3, #0]
 80025c8:	681a      	ldr	r2, [r3, #0]
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	f022 0201 	bic.w	r2, r2, #1
 80025d2:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80025d4:	687b      	ldr	r3, [r7, #4]
 80025d6:	681b      	ldr	r3, [r3, #0]
 80025d8:	681b      	ldr	r3, [r3, #0]
 80025da:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80025dc:	68fb      	ldr	r3, [r7, #12]
 80025de:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80025e2:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80025e4:	683b      	ldr	r3, [r7, #0]
 80025e6:	021b      	lsls	r3, r3, #8
 80025e8:	68fa      	ldr	r2, [r7, #12]
 80025ea:	4313      	orrs	r3, r2
 80025ec:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80025ee:	687b      	ldr	r3, [r7, #4]
 80025f0:	681b      	ldr	r3, [r3, #0]
 80025f2:	68fa      	ldr	r2, [r7, #12]
 80025f4:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80025f6:	687b      	ldr	r3, [r7, #4]
 80025f8:	681b      	ldr	r3, [r3, #0]
 80025fa:	681a      	ldr	r2, [r3, #0]
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	681b      	ldr	r3, [r3, #0]
 8002600:	f042 0201 	orr.w	r2, r2, #1
 8002604:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	2220      	movs	r2, #32
 800260a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800260e:	687b      	ldr	r3, [r7, #4]
 8002610:	2200      	movs	r2, #0
 8002612:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8002616:	2300      	movs	r3, #0
 8002618:	e000      	b.n	800261c <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 800261a:	2302      	movs	r3, #2
  }
}
 800261c:	4618      	mov	r0, r3
 800261e:	3714      	adds	r7, #20
 8002620:	46bd      	mov	sp, r7
 8002622:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002626:	4770      	bx	lr

08002628 <HAL_ICACHE_ConfigAssociativityMode>:
  *            @arg ICACHE_1WAY   1-way cache (direct mapped cache)
  *            @arg ICACHE_2WAYS  2-ways set associative cache (default)
  * @retval HAL status (HAL_OK/HAL_ERROR)
  */
HAL_StatusTypeDef HAL_ICACHE_ConfigAssociativityMode(uint32_t AssociativityMode)
{
 8002628:	b480      	push	{r7}
 800262a:	b085      	sub	sp, #20
 800262c:	af00      	add	r7, sp, #0
 800262e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002630:	2300      	movs	r3, #0
 8002632:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_ICACHE_ASSOCIATIVITY_MODE(AssociativityMode));

  /* Check cache is not enabled */
  if (READ_BIT(ICACHE->CR, ICACHE_CR_EN) != 0U)
 8002634:	4b0b      	ldr	r3, [pc, #44]	@ (8002664 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8002636:	681b      	ldr	r3, [r3, #0]
 8002638:	f003 0301 	and.w	r3, r3, #1
 800263c:	2b00      	cmp	r3, #0
 800263e:	d002      	beq.n	8002646 <HAL_ICACHE_ConfigAssociativityMode+0x1e>
  {
    status = HAL_ERROR;
 8002640:	2301      	movs	r3, #1
 8002642:	73fb      	strb	r3, [r7, #15]
 8002644:	e007      	b.n	8002656 <HAL_ICACHE_ConfigAssociativityMode+0x2e>
  }
  else
  {
    MODIFY_REG(ICACHE->CR, ICACHE_CR_WAYSEL, AssociativityMode);
 8002646:	4b07      	ldr	r3, [pc, #28]	@ (8002664 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8002648:	681b      	ldr	r3, [r3, #0]
 800264a:	f023 0204 	bic.w	r2, r3, #4
 800264e:	4905      	ldr	r1, [pc, #20]	@ (8002664 <HAL_ICACHE_ConfigAssociativityMode+0x3c>)
 8002650:	687b      	ldr	r3, [r7, #4]
 8002652:	4313      	orrs	r3, r2
 8002654:	600b      	str	r3, [r1, #0]
  }

  return status;
 8002656:	7bfb      	ldrb	r3, [r7, #15]
}
 8002658:	4618      	mov	r0, r3
 800265a:	3714      	adds	r7, #20
 800265c:	46bd      	mov	sp, r7
 800265e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002662:	4770      	bx	lr
 8002664:	40030400 	.word	0x40030400

08002668 <HAL_ICACHE_Enable>:
  *         cache operation. The Instruction Cache is bypassed until the
  *         cache operation completes.
  * @retval HAL status (HAL_OK)
  */
HAL_StatusTypeDef HAL_ICACHE_Enable(void)
{
 8002668:	b480      	push	{r7}
 800266a:	af00      	add	r7, sp, #0
  SET_BIT(ICACHE->CR, ICACHE_CR_EN);
 800266c:	4b05      	ldr	r3, [pc, #20]	@ (8002684 <HAL_ICACHE_Enable+0x1c>)
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	4a04      	ldr	r2, [pc, #16]	@ (8002684 <HAL_ICACHE_Enable+0x1c>)
 8002672:	f043 0301 	orr.w	r3, r3, #1
 8002676:	6013      	str	r3, [r2, #0]

  return HAL_OK;
 8002678:	2300      	movs	r3, #0
}
 800267a:	4618      	mov	r0, r3
 800267c:	46bd      	mov	sp, r7
 800267e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002682:	4770      	bx	lr
 8002684:	40030400 	.word	0x40030400

08002688 <HAL_PWREx_ControlVoltageScaling>:
  * @note  Before moving to voltage scaling 4, it is mandatory to ensure that
  *        the system frequency is below 24 MHz.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8002688:	b480      	push	{r7}
 800268a:	b085      	sub	sp, #20
 800268c:	af00      	add	r7, sp, #0
 800268e:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  /* Get the current voltage scale applied */
  vos_old = READ_BIT(PWR->SVMSR, PWR_SVMSR_ACTVOS);
 8002690:	4b39      	ldr	r3, [pc, #228]	@ (8002778 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002692:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002694:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8002698:	60bb      	str	r3, [r7, #8]

  /* No change, nothing to do */
  if (vos_old == VoltageScaling)
 800269a:	68ba      	ldr	r2, [r7, #8]
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	429a      	cmp	r2, r3
 80026a0:	d10b      	bne.n	80026ba <HAL_PWREx_ControlVoltageScaling+0x32>
  {
    /* Enable USB BOOST after wake up from Stop mode */
    if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80026a2:	687b      	ldr	r3, [r7, #4]
 80026a4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026a8:	d905      	bls.n	80026b6 <HAL_PWREx_ControlVoltageScaling+0x2e>
    {
      /* Enable USB BOOST */
      SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80026aa:	4b33      	ldr	r3, [pc, #204]	@ (8002778 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80026ac:	68db      	ldr	r3, [r3, #12]
 80026ae:	4a32      	ldr	r2, [pc, #200]	@ (8002778 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80026b0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026b4:	60d3      	str	r3, [r2, #12]
    }

    return HAL_OK;
 80026b6:	2300      	movs	r3, #0
 80026b8:	e057      	b.n	800276a <HAL_PWREx_ControlVoltageScaling+0xe2>
  /* Check voltage scaling level */
  /*
   *  The Embedded power distribution (EPOD) must be enabled before switching to
   *  voltage scale 1 / 2 from voltage scale lower.
   */
  if (VoltageScaling > PWR_REGULATOR_VOLTAGE_SCALE3)
 80026ba:	687b      	ldr	r3, [r7, #4]
 80026bc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80026c0:	d90a      	bls.n	80026d8 <HAL_PWREx_ControlVoltageScaling+0x50>
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), (VoltageScaling | PWR_VOSR_BOOSTEN));
 80026c2:	4b2d      	ldr	r3, [pc, #180]	@ (8002778 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80026c4:	68db      	ldr	r3, [r3, #12]
 80026c6:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80026ca:	687b      	ldr	r3, [r7, #4]
 80026cc:	4313      	orrs	r3, r2
 80026ce:	4a2a      	ldr	r2, [pc, #168]	@ (8002778 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80026d0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80026d4:	60d3      	str	r3, [r2, #12]
 80026d6:	e007      	b.n	80026e8 <HAL_PWREx_ControlVoltageScaling+0x60>
  }
  else
  {
    MODIFY_REG(PWR->VOSR, (PWR_VOSR_VOS | PWR_VOSR_BOOSTEN), VoltageScaling);
 80026d8:	4b27      	ldr	r3, [pc, #156]	@ (8002778 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80026da:	68db      	ldr	r3, [r3, #12]
 80026dc:	f423 22e0 	bic.w	r2, r3, #458752	@ 0x70000
 80026e0:	4925      	ldr	r1, [pc, #148]	@ (8002778 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 80026e2:	687b      	ldr	r3, [r7, #4]
 80026e4:	4313      	orrs	r3, r2
 80026e6:	60cb      	str	r3, [r1, #12]
  }

  /* Wait until VOSRDY is raised */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80026e8:	4b24      	ldr	r3, [pc, #144]	@ (800277c <HAL_PWREx_ControlVoltageScaling+0xf4>)
 80026ea:	681b      	ldr	r3, [r3, #0]
 80026ec:	4a24      	ldr	r2, [pc, #144]	@ (8002780 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80026ee:	fba2 2303 	umull	r2, r3, r2, r3
 80026f2:	099b      	lsrs	r3, r3, #6
 80026f4:	2232      	movs	r2, #50	@ 0x32
 80026f6:	fb02 f303 	mul.w	r3, r2, r3
 80026fa:	4a21      	ldr	r2, [pc, #132]	@ (8002780 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 80026fc:	fba2 2303 	umull	r2, r3, r2, r3
 8002700:	099b      	lsrs	r3, r3, #6
 8002702:	3301      	adds	r3, #1
 8002704:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 8002706:	e002      	b.n	800270e <HAL_PWREx_ControlVoltageScaling+0x86>
  {
    timeout--;
 8002708:	68fb      	ldr	r3, [r7, #12]
 800270a:	3b01      	subs	r3, #1
 800270c:	60fb      	str	r3, [r7, #12]
  while (HAL_IS_BIT_CLR(PWR->VOSR, PWR_VOSR_VOSRDY) && (timeout != 0U))
 800270e:	4b1a      	ldr	r3, [pc, #104]	@ (8002778 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 8002710:	68db      	ldr	r3, [r3, #12]
 8002712:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002716:	2b00      	cmp	r3, #0
 8002718:	d102      	bne.n	8002720 <HAL_PWREx_ControlVoltageScaling+0x98>
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	2b00      	cmp	r3, #0
 800271e:	d1f3      	bne.n	8002708 <HAL_PWREx_ControlVoltageScaling+0x80>
  }

  /* Check time out */
  if (timeout != 0U)
 8002720:	68fb      	ldr	r3, [r7, #12]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d01b      	beq.n	800275e <HAL_PWREx_ControlVoltageScaling+0xd6>
  {
    /* Wait until ACTVOSRDY is raised */
    timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 8002726:	4b15      	ldr	r3, [pc, #84]	@ (800277c <HAL_PWREx_ControlVoltageScaling+0xf4>)
 8002728:	681b      	ldr	r3, [r3, #0]
 800272a:	4a15      	ldr	r2, [pc, #84]	@ (8002780 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800272c:	fba2 2303 	umull	r2, r3, r2, r3
 8002730:	099b      	lsrs	r3, r3, #6
 8002732:	2232      	movs	r2, #50	@ 0x32
 8002734:	fb02 f303 	mul.w	r3, r2, r3
 8002738:	4a11      	ldr	r2, [pc, #68]	@ (8002780 <HAL_PWREx_ControlVoltageScaling+0xf8>)
 800273a:	fba2 2303 	umull	r2, r3, r2, r3
 800273e:	099b      	lsrs	r3, r3, #6
 8002740:	3301      	adds	r3, #1
 8002742:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 8002744:	e002      	b.n	800274c <HAL_PWREx_ControlVoltageScaling+0xc4>
    {
      timeout--;
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	3b01      	subs	r3, #1
 800274a:	60fb      	str	r3, [r7, #12]
    while ((HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_ACTVOSRDY)) && (timeout != 0U))
 800274c:	4b0a      	ldr	r3, [pc, #40]	@ (8002778 <HAL_PWREx_ControlVoltageScaling+0xf0>)
 800274e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8002750:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8002754:	2b00      	cmp	r3, #0
 8002756:	d102      	bne.n	800275e <HAL_PWREx_ControlVoltageScaling+0xd6>
 8002758:	68fb      	ldr	r3, [r7, #12]
 800275a:	2b00      	cmp	r3, #0
 800275c:	d1f3      	bne.n	8002746 <HAL_PWREx_ControlVoltageScaling+0xbe>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800275e:	68fb      	ldr	r3, [r7, #12]
 8002760:	2b00      	cmp	r3, #0
 8002762:	d101      	bne.n	8002768 <HAL_PWREx_ControlVoltageScaling+0xe0>
  {
    return HAL_TIMEOUT;
 8002764:	2303      	movs	r3, #3
 8002766:	e000      	b.n	800276a <HAL_PWREx_ControlVoltageScaling+0xe2>
  }

  return HAL_OK;
 8002768:	2300      	movs	r3, #0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3714      	adds	r7, #20
 800276e:	46bd      	mov	sp, r7
 8002770:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002774:	4770      	bx	lr
 8002776:	bf00      	nop
 8002778:	46020800 	.word	0x46020800
 800277c:	20000000 	.word	0x20000000
 8002780:	10624dd3 	.word	0x10624dd3

08002784 <HAL_PWREx_GetVoltageRange>:
/**
  * @brief  Return Voltage Scaling Range.
  * @retval Applied voltage scaling value.
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8002784:	b480      	push	{r7}
 8002786:	af00      	add	r7, sp, #0
  return (PWR->SVMSR & PWR_SVMSR_ACTVOS);
 8002788:	4b04      	ldr	r3, [pc, #16]	@ (800279c <HAL_PWREx_GetVoltageRange+0x18>)
 800278a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800278c:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
}
 8002790:	4618      	mov	r0, r3
 8002792:	46bd      	mov	sp, r7
 8002794:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002798:	4770      	bx	lr
 800279a:	bf00      	nop
 800279c:	46020800 	.word	0x46020800

080027a0 <HAL_PWREx_ConfigSupply>:
  *                        @arg PWR_LDO_SUPPLY  : The LDO regulator supplies the Vcore Power Domains.
  *                        @arg PWR_SMPS_SUPPLY : The SMPS regulator supplies the Vcore Power Domains.
  * @retval HAL Status.
  */
HAL_StatusTypeDef HAL_PWREx_ConfigSupply(uint32_t SupplySource)
{
 80027a0:	b480      	push	{r7}
 80027a2:	b085      	sub	sp, #20
 80027a4:	af00      	add	r7, sp, #0
 80027a6:	6078      	str	r0, [r7, #4]

  /* Check the parameter */
  assert_param(IS_PWR_SUPPLY(SupplySource));

  /* Set maximum time out */
  timeout = ((PWR_FLAG_SETTING_DELAY * (SystemCoreClock / 1000U)) / 1000U) + 1U;
 80027a8:	4b22      	ldr	r3, [pc, #136]	@ (8002834 <HAL_PWREx_ConfigSupply+0x94>)
 80027aa:	681b      	ldr	r3, [r3, #0]
 80027ac:	4a22      	ldr	r2, [pc, #136]	@ (8002838 <HAL_PWREx_ConfigSupply+0x98>)
 80027ae:	fba2 2303 	umull	r2, r3, r2, r3
 80027b2:	099b      	lsrs	r3, r3, #6
 80027b4:	2232      	movs	r2, #50	@ 0x32
 80027b6:	fb02 f303 	mul.w	r3, r2, r3
 80027ba:	4a1f      	ldr	r2, [pc, #124]	@ (8002838 <HAL_PWREx_ConfigSupply+0x98>)
 80027bc:	fba2 2303 	umull	r2, r3, r2, r3
 80027c0:	099b      	lsrs	r3, r3, #6
 80027c2:	3301      	adds	r3, #1
 80027c4:	60fb      	str	r3, [r7, #12]

  /* Configure the LDO as system regulator supply */
  if (SupplySource == PWR_LDO_SUPPLY)
 80027c6:	687b      	ldr	r3, [r7, #4]
 80027c8:	2b00      	cmp	r3, #0
 80027ca:	d113      	bne.n	80027f4 <HAL_PWREx_ConfigSupply+0x54>
  {
    /* Set the power supply configuration */
    CLEAR_BIT(PWR->CR3, PWR_CR3_REGSEL);
 80027cc:	4b1b      	ldr	r3, [pc, #108]	@ (800283c <HAL_PWREx_ConfigSupply+0x9c>)
 80027ce:	689b      	ldr	r3, [r3, #8]
 80027d0:	4a1a      	ldr	r2, [pc, #104]	@ (800283c <HAL_PWREx_ConfigSupply+0x9c>)
 80027d2:	f023 0302 	bic.w	r3, r3, #2
 80027d6:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80027d8:	e002      	b.n	80027e0 <HAL_PWREx_ConfigSupply+0x40>
    {
      timeout--;
 80027da:	68fb      	ldr	r3, [r7, #12]
 80027dc:	3b01      	subs	r3, #1
 80027de:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_SET(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 80027e0:	4b16      	ldr	r3, [pc, #88]	@ (800283c <HAL_PWREx_ConfigSupply+0x9c>)
 80027e2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80027e4:	f003 0302 	and.w	r3, r3, #2
 80027e8:	2b02      	cmp	r3, #2
 80027ea:	d116      	bne.n	800281a <HAL_PWREx_ConfigSupply+0x7a>
 80027ec:	68fb      	ldr	r3, [r7, #12]
 80027ee:	2b00      	cmp	r3, #0
 80027f0:	d1f3      	bne.n	80027da <HAL_PWREx_ConfigSupply+0x3a>
 80027f2:	e012      	b.n	800281a <HAL_PWREx_ConfigSupply+0x7a>
  }
  /* Configure the SMPS as system regulator supply */
  else
  {
    /* Set the power supply configuration */
    SET_BIT(PWR->CR3, PWR_CR3_REGSEL);
 80027f4:	4b11      	ldr	r3, [pc, #68]	@ (800283c <HAL_PWREx_ConfigSupply+0x9c>)
 80027f6:	689b      	ldr	r3, [r3, #8]
 80027f8:	4a10      	ldr	r2, [pc, #64]	@ (800283c <HAL_PWREx_ConfigSupply+0x9c>)
 80027fa:	f043 0302 	orr.w	r3, r3, #2
 80027fe:	6093      	str	r3, [r2, #8]

    /* Wait until system switch on new regulator */
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8002800:	e002      	b.n	8002808 <HAL_PWREx_ConfigSupply+0x68>
    {
      timeout--;
 8002802:	68fb      	ldr	r3, [r7, #12]
 8002804:	3b01      	subs	r3, #1
 8002806:	60fb      	str	r3, [r7, #12]
    while (HAL_IS_BIT_CLR(PWR->SVMSR, PWR_SVMSR_REGS) && (timeout != 0U))
 8002808:	4b0c      	ldr	r3, [pc, #48]	@ (800283c <HAL_PWREx_ConfigSupply+0x9c>)
 800280a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800280c:	f003 0302 	and.w	r3, r3, #2
 8002810:	2b00      	cmp	r3, #0
 8002812:	d102      	bne.n	800281a <HAL_PWREx_ConfigSupply+0x7a>
 8002814:	68fb      	ldr	r3, [r7, #12]
 8002816:	2b00      	cmp	r3, #0
 8002818:	d1f3      	bne.n	8002802 <HAL_PWREx_ConfigSupply+0x62>
    }
  }

  /* Check time out */
  if (timeout == 0U)
 800281a:	68fb      	ldr	r3, [r7, #12]
 800281c:	2b00      	cmp	r3, #0
 800281e:	d101      	bne.n	8002824 <HAL_PWREx_ConfigSupply+0x84>
  {
    return HAL_TIMEOUT;
 8002820:	2303      	movs	r3, #3
 8002822:	e000      	b.n	8002826 <HAL_PWREx_ConfigSupply+0x86>
  }

  return HAL_OK;
 8002824:	2300      	movs	r3, #0
}
 8002826:	4618      	mov	r0, r3
 8002828:	3714      	adds	r7, #20
 800282a:	46bd      	mov	sp, r7
 800282c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002830:	4770      	bx	lr
 8002832:	bf00      	nop
 8002834:	20000000 	.word	0x20000000
 8002838:	10624dd3 	.word	0x10624dd3
 800283c:	46020800 	.word	0x46020800

08002840 <HAL_PWREx_EnableVddIO2>:
  * @note   Remove VDDIO2 electrical and logical isolation, once VDDIO2 supply
  *         is present for consumption saving.
  * @retval None.
  */
void HAL_PWREx_EnableVddIO2(void)
{
 8002840:	b480      	push	{r7}
 8002842:	af00      	add	r7, sp, #0
  SET_BIT(PWR->SVMCR, PWR_SVMCR_IO2SV);
 8002844:	4b05      	ldr	r3, [pc, #20]	@ (800285c <HAL_PWREx_EnableVddIO2+0x1c>)
 8002846:	691b      	ldr	r3, [r3, #16]
 8002848:	4a04      	ldr	r2, [pc, #16]	@ (800285c <HAL_PWREx_EnableVddIO2+0x1c>)
 800284a:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 800284e:	6113      	str	r3, [r2, #16]
}
 8002850:	bf00      	nop
 8002852:	46bd      	mov	sp, r7
 8002854:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002858:	4770      	bx	lr
 800285a:	bf00      	nop
 800285c:	46020800 	.word	0x46020800

08002860 <HAL_RCC_OscConfig>:
  *         supported by this function. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *pRCC_OscInitStruct)
{
 8002860:	b580      	push	{r7, lr}
 8002862:	b08e      	sub	sp, #56	@ 0x38
 8002864:	af00      	add	r7, sp, #0
 8002866:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source;
  uint32_t pll_config;
  FlagStatus pwrboosten = RESET;
 8002868:	2300      	movs	r3, #0
 800286a:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  uint32_t temp1_pllckcfg;
  uint32_t temp2_pllckcfg;

  /* Check Null pointer */
  if (pRCC_OscInitStruct == NULL)
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	2b00      	cmp	r3, #0
 8002872:	d102      	bne.n	800287a <HAL_RCC_OscConfig+0x1a>
  {
    return HAL_ERROR;
 8002874:	2301      	movs	r3, #1
 8002876:	f000 bec8 	b.w	800360a <HAL_RCC_OscConfig+0xdaa>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(pRCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 800287a:	4b99      	ldr	r3, [pc, #612]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 800287c:	69db      	ldr	r3, [r3, #28]
 800287e:	f003 030c 	and.w	r3, r3, #12
 8002882:	633b      	str	r3, [r7, #48]	@ 0x30
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8002884:	4b96      	ldr	r3, [pc, #600]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 8002886:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002888:	f003 0303 	and.w	r3, r3, #3
 800288c:	62fb      	str	r3, [r7, #44]	@ 0x2c

  /*----------------------------- MSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 800288e:	687b      	ldr	r3, [r7, #4]
 8002890:	681b      	ldr	r3, [r3, #0]
 8002892:	f003 0310 	and.w	r3, r3, #16
 8002896:	2b00      	cmp	r3, #0
 8002898:	f000 816c 	beq.w	8002b74 <HAL_RCC_OscConfig+0x314>
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(pRCC_OscInitStruct->MSIClockRange));

    /*Check if MSI is used as system clock or as PLL source when PLL is selected as system clock*/

    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 800289c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800289e:	2b00      	cmp	r3, #0
 80028a0:	d007      	beq.n	80028b2 <HAL_RCC_OscConfig+0x52>
 80028a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028a4:	2b0c      	cmp	r3, #12
 80028a6:	f040 80de 	bne.w	8002a66 <HAL_RCC_OscConfig+0x206>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_MSI)))
 80028aa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80028ac:	2b01      	cmp	r3, #1
 80028ae:	f040 80da 	bne.w	8002a66 <HAL_RCC_OscConfig+0x206>
    {
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 80028b2:	687b      	ldr	r3, [r7, #4]
 80028b4:	69db      	ldr	r3, [r3, #28]
 80028b6:	2b00      	cmp	r3, #0
 80028b8:	d102      	bne.n	80028c0 <HAL_RCC_OscConfig+0x60>
      {
        return HAL_ERROR;
 80028ba:	2301      	movs	r3, #1
 80028bc:	f000 bea5 	b.w	800360a <HAL_RCC_OscConfig+0xdaa>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device */
        if (pRCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80028c4:	4b86      	ldr	r3, [pc, #536]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 80028c6:	689b      	ldr	r3, [r3, #8]
 80028c8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80028cc:	2b00      	cmp	r3, #0
 80028ce:	d004      	beq.n	80028da <HAL_RCC_OscConfig+0x7a>
 80028d0:	4b83      	ldr	r3, [pc, #524]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 80028d2:	689b      	ldr	r3, [r3, #8]
 80028d4:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80028d8:	e005      	b.n	80028e6 <HAL_RCC_OscConfig+0x86>
 80028da:	4b81      	ldr	r3, [pc, #516]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 80028dc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80028e0:	041b      	lsls	r3, r3, #16
 80028e2:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 80028e6:	4293      	cmp	r3, r2
 80028e8:	d255      	bcs.n	8002996 <HAL_RCC_OscConfig+0x136>
        {
          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 80028ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80028ec:	2b00      	cmp	r3, #0
 80028ee:	d10a      	bne.n	8002906 <HAL_RCC_OscConfig+0xa6>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80028f4:	4618      	mov	r0, r3
 80028f6:	f001 f9d9 	bl	8003cac <RCC_SetFlashLatencyFromMSIRange>
 80028fa:	4603      	mov	r3, r0
 80028fc:	2b00      	cmp	r3, #0
 80028fe:	d002      	beq.n	8002906 <HAL_RCC_OscConfig+0xa6>
            {
              return HAL_ERROR;
 8002900:	2301      	movs	r3, #1
 8002902:	f000 be82 	b.w	800360a <HAL_RCC_OscConfig+0xdaa>
            }
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8002906:	4b76      	ldr	r3, [pc, #472]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 8002908:	689b      	ldr	r3, [r3, #8]
 800290a:	4a75      	ldr	r2, [pc, #468]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 800290c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002910:	6093      	str	r3, [r2, #8]
 8002912:	4b73      	ldr	r3, [pc, #460]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 8002914:	689b      	ldr	r3, [r3, #8]
 8002916:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800291e:	4970      	ldr	r1, [pc, #448]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 8002920:	4313      	orrs	r3, r2
 8002922:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002924:	687b      	ldr	r3, [r7, #4]
 8002926:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002928:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 800292c:	d309      	bcc.n	8002942 <HAL_RCC_OscConfig+0xe2>
 800292e:	4b6c      	ldr	r3, [pc, #432]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 8002930:	68db      	ldr	r3, [r3, #12]
 8002932:	f023 021f 	bic.w	r2, r3, #31
 8002936:	687b      	ldr	r3, [r7, #4]
 8002938:	6a1b      	ldr	r3, [r3, #32]
 800293a:	4969      	ldr	r1, [pc, #420]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 800293c:	4313      	orrs	r3, r2
 800293e:	60cb      	str	r3, [r1, #12]
 8002940:	e07e      	b.n	8002a40 <HAL_RCC_OscConfig+0x1e0>
 8002942:	687b      	ldr	r3, [r7, #4]
 8002944:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002946:	2b00      	cmp	r3, #0
 8002948:	da0a      	bge.n	8002960 <HAL_RCC_OscConfig+0x100>
 800294a:	4b65      	ldr	r3, [pc, #404]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 800294c:	68db      	ldr	r3, [r3, #12]
 800294e:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	6a1b      	ldr	r3, [r3, #32]
 8002956:	015b      	lsls	r3, r3, #5
 8002958:	4961      	ldr	r1, [pc, #388]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 800295a:	4313      	orrs	r3, r2
 800295c:	60cb      	str	r3, [r1, #12]
 800295e:	e06f      	b.n	8002a40 <HAL_RCC_OscConfig+0x1e0>
 8002960:	687b      	ldr	r3, [r7, #4]
 8002962:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002964:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002968:	d30a      	bcc.n	8002980 <HAL_RCC_OscConfig+0x120>
 800296a:	4b5d      	ldr	r3, [pc, #372]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 800296c:	68db      	ldr	r3, [r3, #12]
 800296e:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	6a1b      	ldr	r3, [r3, #32]
 8002976:	029b      	lsls	r3, r3, #10
 8002978:	4959      	ldr	r1, [pc, #356]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 800297a:	4313      	orrs	r3, r2
 800297c:	60cb      	str	r3, [r1, #12]
 800297e:	e05f      	b.n	8002a40 <HAL_RCC_OscConfig+0x1e0>
 8002980:	4b57      	ldr	r3, [pc, #348]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 8002982:	68db      	ldr	r3, [r3, #12]
 8002984:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8002988:	687b      	ldr	r3, [r7, #4]
 800298a:	6a1b      	ldr	r3, [r3, #32]
 800298c:	03db      	lsls	r3, r3, #15
 800298e:	4954      	ldr	r1, [pc, #336]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 8002990:	4313      	orrs	r3, r2
 8002992:	60cb      	str	r3, [r1, #12]
 8002994:	e054      	b.n	8002a40 <HAL_RCC_OscConfig+0x1e0>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range */
          __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8002996:	4b52      	ldr	r3, [pc, #328]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 8002998:	689b      	ldr	r3, [r3, #8]
 800299a:	4a51      	ldr	r2, [pc, #324]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 800299c:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80029a0:	6093      	str	r3, [r2, #8]
 80029a2:	4b4f      	ldr	r3, [pc, #316]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 80029a4:	689b      	ldr	r3, [r3, #8]
 80029a6:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029ae:	494c      	ldr	r1, [pc, #304]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 80029b0:	4313      	orrs	r3, r2
 80029b2:	608b      	str	r3, [r1, #8]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 80029b4:	687b      	ldr	r3, [r7, #4]
 80029b6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029b8:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 80029bc:	d309      	bcc.n	80029d2 <HAL_RCC_OscConfig+0x172>
 80029be:	4b48      	ldr	r3, [pc, #288]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 80029c0:	68db      	ldr	r3, [r3, #12]
 80029c2:	f023 021f 	bic.w	r2, r3, #31
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	6a1b      	ldr	r3, [r3, #32]
 80029ca:	4945      	ldr	r1, [pc, #276]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 80029cc:	4313      	orrs	r3, r2
 80029ce:	60cb      	str	r3, [r1, #12]
 80029d0:	e028      	b.n	8002a24 <HAL_RCC_OscConfig+0x1c4>
 80029d2:	687b      	ldr	r3, [r7, #4]
 80029d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029d6:	2b00      	cmp	r3, #0
 80029d8:	da0a      	bge.n	80029f0 <HAL_RCC_OscConfig+0x190>
 80029da:	4b41      	ldr	r3, [pc, #260]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 80029dc:	68db      	ldr	r3, [r3, #12]
 80029de:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 80029e2:	687b      	ldr	r3, [r7, #4]
 80029e4:	6a1b      	ldr	r3, [r3, #32]
 80029e6:	015b      	lsls	r3, r3, #5
 80029e8:	493d      	ldr	r1, [pc, #244]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 80029ea:	4313      	orrs	r3, r2
 80029ec:	60cb      	str	r3, [r1, #12]
 80029ee:	e019      	b.n	8002a24 <HAL_RCC_OscConfig+0x1c4>
 80029f0:	687b      	ldr	r3, [r7, #4]
 80029f2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80029f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80029f8:	d30a      	bcc.n	8002a10 <HAL_RCC_OscConfig+0x1b0>
 80029fa:	4b39      	ldr	r3, [pc, #228]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 80029fc:	68db      	ldr	r3, [r3, #12]
 80029fe:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8002a02:	687b      	ldr	r3, [r7, #4]
 8002a04:	6a1b      	ldr	r3, [r3, #32]
 8002a06:	029b      	lsls	r3, r3, #10
 8002a08:	4935      	ldr	r1, [pc, #212]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 8002a0a:	4313      	orrs	r3, r2
 8002a0c:	60cb      	str	r3, [r1, #12]
 8002a0e:	e009      	b.n	8002a24 <HAL_RCC_OscConfig+0x1c4>
 8002a10:	4b33      	ldr	r3, [pc, #204]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 8002a12:	68db      	ldr	r3, [r3, #12]
 8002a14:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8002a18:	687b      	ldr	r3, [r7, #4]
 8002a1a:	6a1b      	ldr	r3, [r3, #32]
 8002a1c:	03db      	lsls	r3, r3, #15
 8002a1e:	4930      	ldr	r1, [pc, #192]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 8002a20:	4313      	orrs	r3, r2
 8002a22:	60cb      	str	r3, [r1, #12]
                                                (pRCC_OscInitStruct->MSIClockRange));

          if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8002a24:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002a26:	2b00      	cmp	r3, #0
 8002a28:	d10a      	bne.n	8002a40 <HAL_RCC_OscConfig+0x1e0>
          {
            if (RCC_SetFlashLatencyFromMSIRange(pRCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8002a2a:	687b      	ldr	r3, [r7, #4]
 8002a2c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002a2e:	4618      	mov	r0, r3
 8002a30:	f001 f93c 	bl	8003cac <RCC_SetFlashLatencyFromMSIRange>
 8002a34:	4603      	mov	r3, r0
 8002a36:	2b00      	cmp	r3, #0
 8002a38:	d002      	beq.n	8002a40 <HAL_RCC_OscConfig+0x1e0>
            {
              return HAL_ERROR;
 8002a3a:	2301      	movs	r3, #1
 8002a3c:	f000 bde5 	b.w	800360a <HAL_RCC_OscConfig+0xdaa>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        (void) HAL_RCC_GetHCLKFreq();
 8002a40:	f001 f8de 	bl	8003c00 <HAL_RCC_GetHCLKFreq>
        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8002a44:	4b27      	ldr	r3, [pc, #156]	@ (8002ae4 <HAL_RCC_OscConfig+0x284>)
 8002a46:	681b      	ldr	r3, [r3, #0]
 8002a48:	4618      	mov	r0, r3
 8002a4a:	f7fe ff31 	bl	80018b0 <HAL_InitTick>
 8002a4e:	4603      	mov	r3, r0
 8002a50:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
        if (status != HAL_OK)
 8002a54:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002a58:	2b00      	cmp	r3, #0
 8002a5a:	f000 808a 	beq.w	8002b72 <HAL_RCC_OscConfig+0x312>
        {
          return status;
 8002a5e:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8002a62:	f000 bdd2 	b.w	800360a <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Check the MSI State */
      if (pRCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	69db      	ldr	r3, [r3, #28]
 8002a6a:	2b00      	cmp	r3, #0
 8002a6c:	d066      	beq.n	8002b3c <HAL_RCC_OscConfig+0x2dc>
      {
        /* Enable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_ENABLE();
 8002a6e:	4b1c      	ldr	r3, [pc, #112]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 8002a70:	681b      	ldr	r3, [r3, #0]
 8002a72:	4a1b      	ldr	r2, [pc, #108]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 8002a74:	f043 0301 	orr.w	r3, r3, #1
 8002a78:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002a7a:	f7fe ff8f 	bl	800199c <HAL_GetTick>
 8002a7e:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8002a80:	e009      	b.n	8002a96 <HAL_RCC_OscConfig+0x236>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002a82:	f7fe ff8b 	bl	800199c <HAL_GetTick>
 8002a86:	4602      	mov	r2, r0
 8002a88:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002a8a:	1ad3      	subs	r3, r2, r3
 8002a8c:	2b02      	cmp	r3, #2
 8002a8e:	d902      	bls.n	8002a96 <HAL_RCC_OscConfig+0x236>
          {
            return HAL_TIMEOUT;
 8002a90:	2303      	movs	r3, #3
 8002a92:	f000 bdba 	b.w	800360a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 8002a96:	4b12      	ldr	r3, [pc, #72]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 8002a98:	681b      	ldr	r3, [r3, #0]
 8002a9a:	f003 0304 	and.w	r3, r3, #4
 8002a9e:	2b00      	cmp	r3, #0
 8002aa0:	d0ef      	beq.n	8002a82 <HAL_RCC_OscConfig+0x222>
          }
        }
        /* Selects the Multiple Speed oscillator (MSI) clock range */
        __HAL_RCC_MSI_RANGE_CONFIG(pRCC_OscInitStruct->MSIClockRange);
 8002aa2:	4b0f      	ldr	r3, [pc, #60]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 8002aa4:	689b      	ldr	r3, [r3, #8]
 8002aa6:	4a0e      	ldr	r2, [pc, #56]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 8002aa8:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8002aac:	6093      	str	r3, [r2, #8]
 8002aae:	4b0c      	ldr	r3, [pc, #48]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 8002ab0:	689b      	ldr	r3, [r3, #8]
 8002ab2:	f023 4270 	bic.w	r2, r3, #4026531840	@ 0xf0000000
 8002ab6:	687b      	ldr	r3, [r7, #4]
 8002ab8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aba:	4909      	ldr	r1, [pc, #36]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 8002abc:	4313      	orrs	r3, r2
 8002abe:	608b      	str	r3, [r1, #8]
        /* Adjusts the Multiple Speed oscillator (MSI) calibration value */
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8002ac0:	687b      	ldr	r3, [r7, #4]
 8002ac2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002ac4:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8002ac8:	d30e      	bcc.n	8002ae8 <HAL_RCC_OscConfig+0x288>
 8002aca:	4b05      	ldr	r3, [pc, #20]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 8002acc:	68db      	ldr	r3, [r3, #12]
 8002ace:	f023 021f 	bic.w	r2, r3, #31
 8002ad2:	687b      	ldr	r3, [r7, #4]
 8002ad4:	6a1b      	ldr	r3, [r3, #32]
 8002ad6:	4902      	ldr	r1, [pc, #8]	@ (8002ae0 <HAL_RCC_OscConfig+0x280>)
 8002ad8:	4313      	orrs	r3, r2
 8002ada:	60cb      	str	r3, [r1, #12]
 8002adc:	e04a      	b.n	8002b74 <HAL_RCC_OscConfig+0x314>
 8002ade:	bf00      	nop
 8002ae0:	46020c00 	.word	0x46020c00
 8002ae4:	20000004 	.word	0x20000004
 8002ae8:	687b      	ldr	r3, [r7, #4]
 8002aea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	da0a      	bge.n	8002b06 <HAL_RCC_OscConfig+0x2a6>
 8002af0:	4b98      	ldr	r3, [pc, #608]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002af2:	68db      	ldr	r3, [r3, #12]
 8002af4:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8002af8:	687b      	ldr	r3, [r7, #4]
 8002afa:	6a1b      	ldr	r3, [r3, #32]
 8002afc:	015b      	lsls	r3, r3, #5
 8002afe:	4995      	ldr	r1, [pc, #596]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002b00:	4313      	orrs	r3, r2
 8002b02:	60cb      	str	r3, [r1, #12]
 8002b04:	e036      	b.n	8002b74 <HAL_RCC_OscConfig+0x314>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b0a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002b0e:	d30a      	bcc.n	8002b26 <HAL_RCC_OscConfig+0x2c6>
 8002b10:	4b90      	ldr	r3, [pc, #576]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002b12:	68db      	ldr	r3, [r3, #12]
 8002b14:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 8002b18:	687b      	ldr	r3, [r7, #4]
 8002b1a:	6a1b      	ldr	r3, [r3, #32]
 8002b1c:	029b      	lsls	r3, r3, #10
 8002b1e:	498d      	ldr	r1, [pc, #564]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002b20:	4313      	orrs	r3, r2
 8002b22:	60cb      	str	r3, [r1, #12]
 8002b24:	e026      	b.n	8002b74 <HAL_RCC_OscConfig+0x314>
 8002b26:	4b8b      	ldr	r3, [pc, #556]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002b28:	68db      	ldr	r3, [r3, #12]
 8002b2a:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 8002b2e:	687b      	ldr	r3, [r7, #4]
 8002b30:	6a1b      	ldr	r3, [r3, #32]
 8002b32:	03db      	lsls	r3, r3, #15
 8002b34:	4987      	ldr	r1, [pc, #540]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002b36:	4313      	orrs	r3, r2
 8002b38:	60cb      	str	r3, [r1, #12]
 8002b3a:	e01b      	b.n	8002b74 <HAL_RCC_OscConfig+0x314>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI) */
        __HAL_RCC_MSI_DISABLE();
 8002b3c:	4b85      	ldr	r3, [pc, #532]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	4a84      	ldr	r2, [pc, #528]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002b42:	f023 0301 	bic.w	r3, r3, #1
 8002b46:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002b48:	f7fe ff28 	bl	800199c <HAL_GetTick>
 8002b4c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till MSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8002b4e:	e009      	b.n	8002b64 <HAL_RCC_OscConfig+0x304>
        {
          if ((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8002b50:	f7fe ff24 	bl	800199c <HAL_GetTick>
 8002b54:	4602      	mov	r2, r0
 8002b56:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002b58:	1ad3      	subs	r3, r2, r3
 8002b5a:	2b02      	cmp	r3, #2
 8002b5c:	d902      	bls.n	8002b64 <HAL_RCC_OscConfig+0x304>
          {
            return HAL_TIMEOUT;
 8002b5e:	2303      	movs	r3, #3
 8002b60:	f000 bd53 	b.w	800360a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_MSISRDY) != 0U)
 8002b64:	4b7b      	ldr	r3, [pc, #492]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002b66:	681b      	ldr	r3, [r3, #0]
 8002b68:	f003 0304 	and.w	r3, r3, #4
 8002b6c:	2b00      	cmp	r3, #0
 8002b6e:	d1ef      	bne.n	8002b50 <HAL_RCC_OscConfig+0x2f0>
 8002b70:	e000      	b.n	8002b74 <HAL_RCC_OscConfig+0x314>
      if (pRCC_OscInitStruct->MSIState == RCC_MSI_OFF)
 8002b72:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681b      	ldr	r3, [r3, #0]
 8002b78:	f003 0301 	and.w	r3, r3, #1
 8002b7c:	2b00      	cmp	r3, #0
 8002b7e:	f000 808b 	beq.w	8002c98 <HAL_RCC_OscConfig+0x438>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(pRCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE) ||
 8002b82:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b84:	2b08      	cmp	r3, #8
 8002b86:	d005      	beq.n	8002b94 <HAL_RCC_OscConfig+0x334>
 8002b88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002b8a:	2b0c      	cmp	r3, #12
 8002b8c:	d109      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x342>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSE)))
 8002b8e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002b90:	2b03      	cmp	r3, #3
 8002b92:	d106      	bne.n	8002ba2 <HAL_RCC_OscConfig+0x342>
    {
      if (pRCC_OscInitStruct->HSEState == RCC_HSE_OFF)
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	685b      	ldr	r3, [r3, #4]
 8002b98:	2b00      	cmp	r3, #0
 8002b9a:	d17d      	bne.n	8002c98 <HAL_RCC_OscConfig+0x438>
      {
        return HAL_ERROR;
 8002b9c:	2301      	movs	r3, #1
 8002b9e:	f000 bd34 	b.w	800360a <HAL_RCC_OscConfig+0xdaa>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(pRCC_OscInitStruct->HSEState);
 8002ba2:	687b      	ldr	r3, [r7, #4]
 8002ba4:	685b      	ldr	r3, [r3, #4]
 8002ba6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8002baa:	d106      	bne.n	8002bba <HAL_RCC_OscConfig+0x35a>
 8002bac:	4b69      	ldr	r3, [pc, #420]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a68      	ldr	r2, [pc, #416]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002bb2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002bb6:	6013      	str	r3, [r2, #0]
 8002bb8:	e041      	b.n	8002c3e <HAL_RCC_OscConfig+0x3de>
 8002bba:	687b      	ldr	r3, [r7, #4]
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002bc2:	d112      	bne.n	8002bea <HAL_RCC_OscConfig+0x38a>
 8002bc4:	4b63      	ldr	r3, [pc, #396]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002bc6:	681b      	ldr	r3, [r3, #0]
 8002bc8:	4a62      	ldr	r2, [pc, #392]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002bca:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bce:	6013      	str	r3, [r2, #0]
 8002bd0:	4b60      	ldr	r3, [pc, #384]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002bd2:	681b      	ldr	r3, [r3, #0]
 8002bd4:	4a5f      	ldr	r2, [pc, #380]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002bd6:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002bda:	6013      	str	r3, [r2, #0]
 8002bdc:	4b5d      	ldr	r3, [pc, #372]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002bde:	681b      	ldr	r3, [r3, #0]
 8002be0:	4a5c      	ldr	r2, [pc, #368]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002be2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002be6:	6013      	str	r3, [r2, #0]
 8002be8:	e029      	b.n	8002c3e <HAL_RCC_OscConfig+0x3de>
 8002bea:	687b      	ldr	r3, [r7, #4]
 8002bec:	685b      	ldr	r3, [r3, #4]
 8002bee:	f5b3 1fa8 	cmp.w	r3, #1376256	@ 0x150000
 8002bf2:	d112      	bne.n	8002c1a <HAL_RCC_OscConfig+0x3ba>
 8002bf4:	4b57      	ldr	r3, [pc, #348]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002bf6:	681b      	ldr	r3, [r3, #0]
 8002bf8:	4a56      	ldr	r2, [pc, #344]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002bfa:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002bfe:	6013      	str	r3, [r2, #0]
 8002c00:	4b54      	ldr	r3, [pc, #336]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	4a53      	ldr	r2, [pc, #332]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002c06:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8002c0a:	6013      	str	r3, [r2, #0]
 8002c0c:	4b51      	ldr	r3, [pc, #324]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002c0e:	681b      	ldr	r3, [r3, #0]
 8002c10:	4a50      	ldr	r2, [pc, #320]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002c12:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8002c16:	6013      	str	r3, [r2, #0]
 8002c18:	e011      	b.n	8002c3e <HAL_RCC_OscConfig+0x3de>
 8002c1a:	4b4e      	ldr	r3, [pc, #312]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	4a4d      	ldr	r2, [pc, #308]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002c20:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8002c24:	6013      	str	r3, [r2, #0]
 8002c26:	4b4b      	ldr	r3, [pc, #300]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002c28:	681b      	ldr	r3, [r3, #0]
 8002c2a:	4a4a      	ldr	r2, [pc, #296]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002c2c:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002c30:	6013      	str	r3, [r2, #0]
 8002c32:	4b48      	ldr	r3, [pc, #288]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002c34:	681b      	ldr	r3, [r3, #0]
 8002c36:	4a47      	ldr	r2, [pc, #284]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002c38:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8002c3c:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (pRCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d014      	beq.n	8002c70 <HAL_RCC_OscConfig+0x410>
      {
        tickstart = HAL_GetTick();
 8002c46:	f7fe fea9 	bl	800199c <HAL_GetTick>
 8002c4a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c4c:	e009      	b.n	8002c62 <HAL_RCC_OscConfig+0x402>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c4e:	f7fe fea5 	bl	800199c <HAL_GetTick>
 8002c52:	4602      	mov	r2, r0
 8002c54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c56:	1ad3      	subs	r3, r2, r3
 8002c58:	2b64      	cmp	r3, #100	@ 0x64
 8002c5a:	d902      	bls.n	8002c62 <HAL_RCC_OscConfig+0x402>
          {
            return HAL_TIMEOUT;
 8002c5c:	2303      	movs	r3, #3
 8002c5e:	f000 bcd4 	b.w	800360a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8002c62:	4b3c      	ldr	r3, [pc, #240]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002c64:	681b      	ldr	r3, [r3, #0]
 8002c66:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d0ef      	beq.n	8002c4e <HAL_RCC_OscConfig+0x3ee>
 8002c6e:	e013      	b.n	8002c98 <HAL_RCC_OscConfig+0x438>
          }
        }
      }
      else
      {
        tickstart = HAL_GetTick();
 8002c70:	f7fe fe94 	bl	800199c <HAL_GetTick>
 8002c74:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c76:	e009      	b.n	8002c8c <HAL_RCC_OscConfig+0x42c>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002c78:	f7fe fe90 	bl	800199c <HAL_GetTick>
 8002c7c:	4602      	mov	r2, r0
 8002c7e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002c80:	1ad3      	subs	r3, r2, r3
 8002c82:	2b64      	cmp	r3, #100	@ 0x64
 8002c84:	d902      	bls.n	8002c8c <HAL_RCC_OscConfig+0x42c>
          {
            return HAL_TIMEOUT;
 8002c86:	2303      	movs	r3, #3
 8002c88:	f000 bcbf 	b.w	800360a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8002c8c:	4b31      	ldr	r3, [pc, #196]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002c8e:	681b      	ldr	r3, [r3, #0]
 8002c90:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d1ef      	bne.n	8002c78 <HAL_RCC_OscConfig+0x418>
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002c98:	687b      	ldr	r3, [r7, #4]
 8002c9a:	681b      	ldr	r3, [r3, #0]
 8002c9c:	f003 0302 	and.w	r3, r3, #2
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d05f      	beq.n	8002d64 <HAL_RCC_OscConfig+0x504>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(pRCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(pRCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSI) ||
 8002ca4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002ca6:	2b04      	cmp	r3, #4
 8002ca8:	d005      	beq.n	8002cb6 <HAL_RCC_OscConfig+0x456>
 8002caa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8002cac:	2b0c      	cmp	r3, #12
 8002cae:	d114      	bne.n	8002cda <HAL_RCC_OscConfig+0x47a>
        ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_config == RCC_PLLSOURCE_HSI)))
 8002cb0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8002cb2:	2b02      	cmp	r3, #2
 8002cb4:	d111      	bne.n	8002cda <HAL_RCC_OscConfig+0x47a>
    {
      /* When HSI is used as system clock it will not be disabled */
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	68db      	ldr	r3, [r3, #12]
 8002cba:	2b00      	cmp	r3, #0
 8002cbc:	d102      	bne.n	8002cc4 <HAL_RCC_OscConfig+0x464>
      {
        return HAL_ERROR;
 8002cbe:	2301      	movs	r3, #1
 8002cc0:	f000 bca3 	b.w	800360a <HAL_RCC_OscConfig+0xdaa>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8002cc4:	4b23      	ldr	r3, [pc, #140]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002cc6:	691b      	ldr	r3, [r3, #16]
 8002cc8:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002ccc:	687b      	ldr	r3, [r7, #4]
 8002cce:	691b      	ldr	r3, [r3, #16]
 8002cd0:	041b      	lsls	r3, r3, #16
 8002cd2:	4920      	ldr	r1, [pc, #128]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002cd4:	4313      	orrs	r3, r2
 8002cd6:	610b      	str	r3, [r1, #16]
      if (pRCC_OscInitStruct->HSIState == RCC_HSI_OFF)
 8002cd8:	e044      	b.n	8002d64 <HAL_RCC_OscConfig+0x504>
      }
    }
    else
    {
      /* Check the HSI State */
      if (pRCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002cda:	687b      	ldr	r3, [r7, #4]
 8002cdc:	68db      	ldr	r3, [r3, #12]
 8002cde:	2b00      	cmp	r3, #0
 8002ce0:	d024      	beq.n	8002d2c <HAL_RCC_OscConfig+0x4cc>
      {
        /* Enable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_ENABLE();
 8002ce2:	4b1c      	ldr	r3, [pc, #112]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002ce4:	681b      	ldr	r3, [r3, #0]
 8002ce6:	4a1b      	ldr	r2, [pc, #108]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002ce8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002cec:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002cee:	f7fe fe55 	bl	800199c <HAL_GetTick>
 8002cf2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002cf4:	e009      	b.n	8002d0a <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002cf6:	f7fe fe51 	bl	800199c <HAL_GetTick>
 8002cfa:	4602      	mov	r2, r0
 8002cfc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002cfe:	1ad3      	subs	r3, r2, r3
 8002d00:	2b02      	cmp	r3, #2
 8002d02:	d902      	bls.n	8002d0a <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 8002d04:	2303      	movs	r3, #3
 8002d06:	f000 bc80 	b.w	800360a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8002d0a:	4b12      	ldr	r3, [pc, #72]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002d0c:	681b      	ldr	r3, [r3, #0]
 8002d0e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d12:	2b00      	cmp	r3, #0
 8002d14:	d0ef      	beq.n	8002cf6 <HAL_RCC_OscConfig+0x496>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(pRCC_OscInitStruct->HSICalibrationValue);
 8002d16:	4b0f      	ldr	r3, [pc, #60]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002d18:	691b      	ldr	r3, [r3, #16]
 8002d1a:	f423 12f8 	bic.w	r2, r3, #2031616	@ 0x1f0000
 8002d1e:	687b      	ldr	r3, [r7, #4]
 8002d20:	691b      	ldr	r3, [r3, #16]
 8002d22:	041b      	lsls	r3, r3, #16
 8002d24:	490b      	ldr	r1, [pc, #44]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002d26:	4313      	orrs	r3, r2
 8002d28:	610b      	str	r3, [r1, #16]
 8002d2a:	e01b      	b.n	8002d64 <HAL_RCC_OscConfig+0x504>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI) */
        __HAL_RCC_HSI_DISABLE();
 8002d2c:	4b09      	ldr	r3, [pc, #36]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002d2e:	681b      	ldr	r3, [r3, #0]
 8002d30:	4a08      	ldr	r2, [pc, #32]	@ (8002d54 <HAL_RCC_OscConfig+0x4f4>)
 8002d32:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8002d36:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8002d38:	f7fe fe30 	bl	800199c <HAL_GetTick>
 8002d3c:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d3e:	e00b      	b.n	8002d58 <HAL_RCC_OscConfig+0x4f8>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002d40:	f7fe fe2c 	bl	800199c <HAL_GetTick>
 8002d44:	4602      	mov	r2, r0
 8002d46:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002d48:	1ad3      	subs	r3, r2, r3
 8002d4a:	2b02      	cmp	r3, #2
 8002d4c:	d904      	bls.n	8002d58 <HAL_RCC_OscConfig+0x4f8>
          {
            return HAL_TIMEOUT;
 8002d4e:	2303      	movs	r3, #3
 8002d50:	f000 bc5b 	b.w	800360a <HAL_RCC_OscConfig+0xdaa>
 8002d54:	46020c00 	.word	0x46020c00
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8002d58:	4baf      	ldr	r3, [pc, #700]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8002d60:	2b00      	cmp	r3, #0
 8002d62:	d1ed      	bne.n	8002d40 <HAL_RCC_OscConfig+0x4e0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002d64:	687b      	ldr	r3, [r7, #4]
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	f003 0308 	and.w	r3, r3, #8
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	f000 80c8 	beq.w	8002f02 <HAL_RCC_OscConfig+0x6a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(pRCC_OscInitStruct->LSIState));

    FlagStatus  pwrclkchanged = RESET;
 8002d72:	2300      	movs	r3, #0
 8002d74:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

    /* Update LSI configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002d78:	4ba7      	ldr	r3, [pc, #668]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002d7a:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d7e:	f003 0304 	and.w	r3, r3, #4
 8002d82:	2b00      	cmp	r3, #0
 8002d84:	d111      	bne.n	8002daa <HAL_RCC_OscConfig+0x54a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002d86:	4ba4      	ldr	r3, [pc, #656]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002d88:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d8c:	4aa2      	ldr	r2, [pc, #648]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002d8e:	f043 0304 	orr.w	r3, r3, #4
 8002d92:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002d96:	4ba0      	ldr	r3, [pc, #640]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002d98:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002d9c:	f003 0304 	and.w	r3, r3, #4
 8002da0:	617b      	str	r3, [r7, #20]
 8002da2:	697b      	ldr	r3, [r7, #20]
      pwrclkchanged = SET;
 8002da4:	2301      	movs	r3, #1
 8002da6:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002daa:	4b9c      	ldr	r3, [pc, #624]	@ (800301c <HAL_RCC_OscConfig+0x7bc>)
 8002dac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dae:	f003 0301 	and.w	r3, r3, #1
 8002db2:	2b00      	cmp	r3, #0
 8002db4:	d119      	bne.n	8002dea <HAL_RCC_OscConfig+0x58a>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8002db6:	4b99      	ldr	r3, [pc, #612]	@ (800301c <HAL_RCC_OscConfig+0x7bc>)
 8002db8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002dba:	4a98      	ldr	r2, [pc, #608]	@ (800301c <HAL_RCC_OscConfig+0x7bc>)
 8002dbc:	f043 0301 	orr.w	r3, r3, #1
 8002dc0:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002dc2:	f7fe fdeb 	bl	800199c <HAL_GetTick>
 8002dc6:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002dc8:	e009      	b.n	8002dde <HAL_RCC_OscConfig+0x57e>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002dca:	f7fe fde7 	bl	800199c <HAL_GetTick>
 8002dce:	4602      	mov	r2, r0
 8002dd0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002dd2:	1ad3      	subs	r3, r2, r3
 8002dd4:	2b02      	cmp	r3, #2
 8002dd6:	d902      	bls.n	8002dde <HAL_RCC_OscConfig+0x57e>
        {
          return HAL_TIMEOUT;
 8002dd8:	2303      	movs	r3, #3
 8002dda:	f000 bc16 	b.w	800360a <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002dde:	4b8f      	ldr	r3, [pc, #572]	@ (800301c <HAL_RCC_OscConfig+0x7bc>)
 8002de0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002de2:	f003 0301 	and.w	r3, r3, #1
 8002de6:	2b00      	cmp	r3, #0
 8002de8:	d0ef      	beq.n	8002dca <HAL_RCC_OscConfig+0x56a>
        }
      }
    }
    /* Check the LSI State */
    if (pRCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002dea:	687b      	ldr	r3, [r7, #4]
 8002dec:	695b      	ldr	r3, [r3, #20]
 8002dee:	2b00      	cmp	r3, #0
 8002df0:	d05f      	beq.n	8002eb2 <HAL_RCC_OscConfig+0x652>
    {
      uint32_t bdcr_temp = RCC->BDCR;
 8002df2:	4b89      	ldr	r3, [pc, #548]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002df4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002df8:	623b      	str	r3, [r7, #32]

      /* Check LSI division factor */
      assert_param(IS_RCC_LSIDIV(pRCC_OscInitStruct->LSIDiv));

      if (pRCC_OscInitStruct->LSIDiv != (bdcr_temp & RCC_BDCR_LSIPREDIV))
 8002dfa:	687b      	ldr	r3, [r7, #4]
 8002dfc:	699a      	ldr	r2, [r3, #24]
 8002dfe:	6a3b      	ldr	r3, [r7, #32]
 8002e00:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002e04:	429a      	cmp	r2, r3
 8002e06:	d037      	beq.n	8002e78 <HAL_RCC_OscConfig+0x618>
      {
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8002e08:	6a3b      	ldr	r3, [r7, #32]
 8002e0a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d006      	beq.n	8002e20 <HAL_RCC_OscConfig+0x5c0>
            ((bdcr_temp & RCC_BDCR_LSION) != RCC_BDCR_LSION))
 8002e12:	6a3b      	ldr	r3, [r7, #32]
 8002e14:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
        if (((bdcr_temp & RCC_BDCR_LSIRDY) == RCC_BDCR_LSIRDY) && \
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d101      	bne.n	8002e20 <HAL_RCC_OscConfig+0x5c0>
        {
          /* If LSIRDY is set while LSION is not enabled, LSIPREDIV can't be updated */
          /* The LSIPREDIV cannot be changed if the LSI is used by the IWDG or by the RTC */
          return HAL_ERROR;
 8002e1c:	2301      	movs	r3, #1
 8002e1e:	e3f4      	b.n	800360a <HAL_RCC_OscConfig+0xdaa>
        }

        /* Turn off LSI before changing RCC_BDCR_LSIPREDIV */
        if ((bdcr_temp & RCC_BDCR_LSION) == RCC_BDCR_LSION)
 8002e20:	6a3b      	ldr	r3, [r7, #32]
 8002e22:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8002e26:	2b00      	cmp	r3, #0
 8002e28:	d01b      	beq.n	8002e62 <HAL_RCC_OscConfig+0x602>
        {
          __HAL_RCC_LSI_DISABLE();
 8002e2a:	4b7b      	ldr	r3, [pc, #492]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002e2c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e30:	4a79      	ldr	r2, [pc, #484]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002e32:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8002e36:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

          tickstart = HAL_GetTick();
 8002e3a:	f7fe fdaf 	bl	800199c <HAL_GetTick>
 8002e3e:	62b8      	str	r0, [r7, #40]	@ 0x28

          /* Wait till LSI is disabled */
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002e40:	e008      	b.n	8002e54 <HAL_RCC_OscConfig+0x5f4>
          {
            if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e42:	f7fe fdab 	bl	800199c <HAL_GetTick>
 8002e46:	4602      	mov	r2, r0
 8002e48:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e4a:	1ad3      	subs	r3, r2, r3
 8002e4c:	2b05      	cmp	r3, #5
 8002e4e:	d901      	bls.n	8002e54 <HAL_RCC_OscConfig+0x5f4>
            {
              return HAL_TIMEOUT;
 8002e50:	2303      	movs	r3, #3
 8002e52:	e3da      	b.n	800360a <HAL_RCC_OscConfig+0xdaa>
          while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002e54:	4b70      	ldr	r3, [pc, #448]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002e56:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e5a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002e5e:	2b00      	cmp	r3, #0
 8002e60:	d1ef      	bne.n	8002e42 <HAL_RCC_OscConfig+0x5e2>
            }
          }
        }

        /* Set LSI division factor */
        MODIFY_REG(RCC->BDCR, RCC_BDCR_LSIPREDIV, pRCC_OscInitStruct->LSIDiv);
 8002e62:	4b6d      	ldr	r3, [pc, #436]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002e64:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e68:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8002e6c:	687b      	ldr	r3, [r7, #4]
 8002e6e:	699b      	ldr	r3, [r3, #24]
 8002e70:	4969      	ldr	r1, [pc, #420]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002e72:	4313      	orrs	r3, r2
 8002e74:	f8c1 30f0 	str.w	r3, [r1, #240]	@ 0xf0
      }

      /* Enable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_ENABLE();
 8002e78:	4b67      	ldr	r3, [pc, #412]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002e7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002e7e:	4a66      	ldr	r2, [pc, #408]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002e80:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 8002e84:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8002e88:	f7fe fd88 	bl	800199c <HAL_GetTick>
 8002e8c:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002e8e:	e008      	b.n	8002ea2 <HAL_RCC_OscConfig+0x642>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002e90:	f7fe fd84 	bl	800199c <HAL_GetTick>
 8002e94:	4602      	mov	r2, r0
 8002e96:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002e98:	1ad3      	subs	r3, r2, r3
 8002e9a:	2b05      	cmp	r3, #5
 8002e9c:	d901      	bls.n	8002ea2 <HAL_RCC_OscConfig+0x642>
        {
          return HAL_TIMEOUT;
 8002e9e:	2303      	movs	r3, #3
 8002ea0:	e3b3      	b.n	800360a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) == 0U)
 8002ea2:	4b5d      	ldr	r3, [pc, #372]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002ea4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ea8:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002eac:	2b00      	cmp	r3, #0
 8002eae:	d0ef      	beq.n	8002e90 <HAL_RCC_OscConfig+0x630>
 8002eb0:	e01b      	b.n	8002eea <HAL_RCC_OscConfig+0x68a>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI) */
      __HAL_RCC_LSI_DISABLE();
 8002eb2:	4b59      	ldr	r3, [pc, #356]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002eb4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002eb8:	4a57      	ldr	r2, [pc, #348]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002eba:	f023 53a0 	bic.w	r3, r3, #335544320	@ 0x14000000
 8002ebe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

      tickstart = HAL_GetTick();
 8002ec2:	f7fe fd6b 	bl	800199c <HAL_GetTick>
 8002ec6:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSI is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002ec8:	e008      	b.n	8002edc <HAL_RCC_OscConfig+0x67c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8002eca:	f7fe fd67 	bl	800199c <HAL_GetTick>
 8002ece:	4602      	mov	r2, r0
 8002ed0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002ed2:	1ad3      	subs	r3, r2, r3
 8002ed4:	2b05      	cmp	r3, #5
 8002ed6:	d901      	bls.n	8002edc <HAL_RCC_OscConfig+0x67c>
        {
          return HAL_TIMEOUT;
 8002ed8:	2303      	movs	r3, #3
 8002eda:	e396      	b.n	800360a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSIRDY) != 0U)
 8002edc:	4b4e      	ldr	r3, [pc, #312]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002ede:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002ee2:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8002ee6:	2b00      	cmp	r3, #0
 8002ee8:	d1ef      	bne.n	8002eca <HAL_RCC_OscConfig+0x66a>
        }
      }
    }
    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8002eea:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8002eee:	2b01      	cmp	r3, #1
 8002ef0:	d107      	bne.n	8002f02 <HAL_RCC_OscConfig+0x6a2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002ef2:	4b49      	ldr	r3, [pc, #292]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002ef4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002ef8:	4a47      	ldr	r2, [pc, #284]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002efa:	f023 0304 	bic.w	r3, r3, #4
 8002efe:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f02:	687b      	ldr	r3, [r7, #4]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	f003 0304 	and.w	r3, r3, #4
 8002f0a:	2b00      	cmp	r3, #0
 8002f0c:	f000 8111 	beq.w	8003132 <HAL_RCC_OscConfig+0x8d2>
  {
    FlagStatus pwrclkchanged = RESET;
 8002f10:	2300      	movs	r3, #0
 8002f12:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    /* Check the parameters */
    assert_param(IS_RCC_LSE(pRCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f16:	4b40      	ldr	r3, [pc, #256]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002f18:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f1c:	f003 0304 	and.w	r3, r3, #4
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	d111      	bne.n	8002f48 <HAL_RCC_OscConfig+0x6e8>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f24:	4b3c      	ldr	r3, [pc, #240]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002f26:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f2a:	4a3b      	ldr	r2, [pc, #236]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002f2c:	f043 0304 	orr.w	r3, r3, #4
 8002f30:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8002f34:	4b38      	ldr	r3, [pc, #224]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002f36:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8002f3a:	f003 0304 	and.w	r3, r3, #4
 8002f3e:	613b      	str	r3, [r7, #16]
 8002f40:	693b      	ldr	r3, [r7, #16]
      pwrclkchanged = SET;
 8002f42:	2301      	movs	r3, #1
 8002f44:	f887 3035 	strb.w	r3, [r7, #53]	@ 0x35
    }

    if (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002f48:	4b34      	ldr	r3, [pc, #208]	@ (800301c <HAL_RCC_OscConfig+0x7bc>)
 8002f4a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f4c:	f003 0301 	and.w	r3, r3, #1
 8002f50:	2b00      	cmp	r3, #0
 8002f52:	d118      	bne.n	8002f86 <HAL_RCC_OscConfig+0x726>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8002f54:	4b31      	ldr	r3, [pc, #196]	@ (800301c <HAL_RCC_OscConfig+0x7bc>)
 8002f56:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f58:	4a30      	ldr	r2, [pc, #192]	@ (800301c <HAL_RCC_OscConfig+0x7bc>)
 8002f5a:	f043 0301 	orr.w	r3, r3, #1
 8002f5e:	6293      	str	r3, [r2, #40]	@ 0x28

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f60:	f7fe fd1c 	bl	800199c <HAL_GetTick>
 8002f64:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002f66:	e008      	b.n	8002f7a <HAL_RCC_OscConfig+0x71a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f68:	f7fe fd18 	bl	800199c <HAL_GetTick>
 8002f6c:	4602      	mov	r2, r0
 8002f6e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002f70:	1ad3      	subs	r3, r2, r3
 8002f72:	2b02      	cmp	r3, #2
 8002f74:	d901      	bls.n	8002f7a <HAL_RCC_OscConfig+0x71a>
        {
          return HAL_TIMEOUT;
 8002f76:	2303      	movs	r3, #3
 8002f78:	e347      	b.n	800360a <HAL_RCC_OscConfig+0xdaa>
      while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8002f7a:	4b28      	ldr	r3, [pc, #160]	@ (800301c <HAL_RCC_OscConfig+0x7bc>)
 8002f7c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8002f7e:	f003 0301 	and.w	r3, r3, #1
 8002f82:	2b00      	cmp	r3, #0
 8002f84:	d0f0      	beq.n	8002f68 <HAL_RCC_OscConfig+0x708>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEON) != 0U)
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	689b      	ldr	r3, [r3, #8]
 8002f8a:	f003 0301 	and.w	r3, r3, #1
 8002f8e:	2b00      	cmp	r3, #0
 8002f90:	d01f      	beq.n	8002fd2 <HAL_RCC_OscConfig+0x772>
    {
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSEBYP) != 0U)
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	689b      	ldr	r3, [r3, #8]
 8002f96:	f003 0304 	and.w	r3, r3, #4
 8002f9a:	2b00      	cmp	r3, #0
 8002f9c:	d010      	beq.n	8002fc0 <HAL_RCC_OscConfig+0x760>
      {
        /* LSE oscillator bypass enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002f9e:	4b1e      	ldr	r3, [pc, #120]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002fa0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002fa4:	4a1c      	ldr	r2, [pc, #112]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002fa6:	f043 0304 	orr.w	r3, r3, #4
 8002faa:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002fae:	4b1a      	ldr	r3, [pc, #104]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002fb0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002fb4:	4a18      	ldr	r2, [pc, #96]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002fb6:	f043 0301 	orr.w	r3, r3, #1
 8002fba:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002fbe:	e018      	b.n	8002ff2 <HAL_RCC_OscConfig+0x792>
      }
      else
      {
        /* LSE oscillator enable */
        SET_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002fc0:	4b15      	ldr	r3, [pc, #84]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002fc2:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002fc6:	4a14      	ldr	r2, [pc, #80]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002fc8:	f043 0301 	orr.w	r3, r3, #1
 8002fcc:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8002fd0:	e00f      	b.n	8002ff2 <HAL_RCC_OscConfig+0x792>
      }
    }
    else
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
 8002fd2:	4b11      	ldr	r3, [pc, #68]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002fd4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002fd8:	4a0f      	ldr	r2, [pc, #60]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002fda:	f023 0301 	bic.w	r3, r3, #1
 8002fde:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
 8002fe2:	4b0d      	ldr	r3, [pc, #52]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002fe4:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8002fe8:	4a0b      	ldr	r2, [pc, #44]	@ (8003018 <HAL_RCC_OscConfig+0x7b8>)
 8002fea:	f023 0304 	bic.w	r3, r3, #4
 8002fee:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
    }

    /* Check the LSE State */
    if (pRCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8002ff2:	687b      	ldr	r3, [r7, #4]
 8002ff4:	689b      	ldr	r3, [r3, #8]
 8002ff6:	2b00      	cmp	r3, #0
 8002ff8:	d057      	beq.n	80030aa <HAL_RCC_OscConfig+0x84a>
    {
      tickstart = HAL_GetTick();
 8002ffa:	f7fe fccf 	bl	800199c <HAL_GetTick>
 8002ffe:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003000:	e00e      	b.n	8003020 <HAL_RCC_OscConfig+0x7c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003002:	f7fe fccb 	bl	800199c <HAL_GetTick>
 8003006:	4602      	mov	r2, r0
 8003008:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800300a:	1ad3      	subs	r3, r2, r3
 800300c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003010:	4293      	cmp	r3, r2
 8003012:	d905      	bls.n	8003020 <HAL_RCC_OscConfig+0x7c0>
        {
          return HAL_TIMEOUT;
 8003014:	2303      	movs	r3, #3
 8003016:	e2f8      	b.n	800360a <HAL_RCC_OscConfig+0xdaa>
 8003018:	46020c00 	.word	0x46020c00
 800301c:	46020800 	.word	0x46020800
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8003020:	4b9c      	ldr	r3, [pc, #624]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 8003022:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003026:	f003 0302 	and.w	r3, r3, #2
 800302a:	2b00      	cmp	r3, #0
 800302c:	d0e9      	beq.n	8003002 <HAL_RCC_OscConfig+0x7a2>
        }
      }

      /* Enable LSESYS additionally if requested */
      if ((pRCC_OscInitStruct->LSEState & RCC_BDCR_LSESYSEN) != 0U)
 800302e:	687b      	ldr	r3, [r7, #4]
 8003030:	689b      	ldr	r3, [r3, #8]
 8003032:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8003036:	2b00      	cmp	r3, #0
 8003038:	d01b      	beq.n	8003072 <HAL_RCC_OscConfig+0x812>
      {
        SET_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 800303a:	4b96      	ldr	r3, [pc, #600]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 800303c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003040:	4a94      	ldr	r2, [pc, #592]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 8003042:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8003046:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYS is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 800304a:	e00a      	b.n	8003062 <HAL_RCC_OscConfig+0x802>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800304c:	f7fe fca6 	bl	800199c <HAL_GetTick>
 8003050:	4602      	mov	r2, r0
 8003052:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003054:	1ad3      	subs	r3, r2, r3
 8003056:	f241 3288 	movw	r2, #5000	@ 0x1388
 800305a:	4293      	cmp	r3, r2
 800305c:	d901      	bls.n	8003062 <HAL_RCC_OscConfig+0x802>
          {
            return HAL_TIMEOUT;
 800305e:	2303      	movs	r3, #3
 8003060:	e2d3      	b.n	800360a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) == 0U)
 8003062:	4b8c      	ldr	r3, [pc, #560]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 8003064:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003068:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800306c:	2b00      	cmp	r3, #0
 800306e:	d0ed      	beq.n	800304c <HAL_RCC_OscConfig+0x7ec>
 8003070:	e053      	b.n	800311a <HAL_RCC_OscConfig+0x8ba>
        }
      }
      else
      {
        /* Make sure LSESYSEN/LSESYSRDY are reset */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 8003072:	4b88      	ldr	r3, [pc, #544]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 8003074:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003078:	4a86      	ldr	r2, [pc, #536]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 800307a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800307e:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 8003082:	e00a      	b.n	800309a <HAL_RCC_OscConfig+0x83a>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8003084:	f7fe fc8a 	bl	800199c <HAL_GetTick>
 8003088:	4602      	mov	r2, r0
 800308a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800308c:	1ad3      	subs	r3, r2, r3
 800308e:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003092:	4293      	cmp	r3, r2
 8003094:	d901      	bls.n	800309a <HAL_RCC_OscConfig+0x83a>
          {
            return HAL_TIMEOUT;
 8003096:	2303      	movs	r3, #3
 8003098:	e2b7      	b.n	800360a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800309a:	4b7e      	ldr	r3, [pc, #504]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 800309c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80030a0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80030a4:	2b00      	cmp	r3, #0
 80030a6:	d1ed      	bne.n	8003084 <HAL_RCC_OscConfig+0x824>
 80030a8:	e037      	b.n	800311a <HAL_RCC_OscConfig+0x8ba>
        }
      }
    }
    else
    {
      tickstart = HAL_GetTick();
 80030aa:	f7fe fc77 	bl	800199c <HAL_GetTick>
 80030ae:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030b0:	e00a      	b.n	80030c8 <HAL_RCC_OscConfig+0x868>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030b2:	f7fe fc73 	bl	800199c <HAL_GetTick>
 80030b6:	4602      	mov	r2, r0
 80030b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030ba:	1ad3      	subs	r3, r2, r3
 80030bc:	f241 3288 	movw	r2, #5000	@ 0x1388
 80030c0:	4293      	cmp	r3, r2
 80030c2:	d901      	bls.n	80030c8 <HAL_RCC_OscConfig+0x868>
        {
          return HAL_TIMEOUT;
 80030c4:	2303      	movs	r3, #3
 80030c6:	e2a0      	b.n	800360a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80030c8:	4b72      	ldr	r3, [pc, #456]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 80030ca:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80030ce:	f003 0302 	and.w	r3, r3, #2
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d1ed      	bne.n	80030b2 <HAL_RCC_OscConfig+0x852>
        }
      }

      if (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN) != 0U)
 80030d6:	4b6f      	ldr	r3, [pc, #444]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 80030d8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80030dc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80030e0:	2b00      	cmp	r3, #0
 80030e2:	d01a      	beq.n	800311a <HAL_RCC_OscConfig+0x8ba>
      {
        /* Reset LSESYSEN once LSE is disabled */
        CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSEN);
 80030e4:	4b6b      	ldr	r3, [pc, #428]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 80030e6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80030ea:	4a6a      	ldr	r2, [pc, #424]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 80030ec:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 80030f0:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0

        /* Wait till LSESYSRDY is cleared */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 80030f4:	e00a      	b.n	800310c <HAL_RCC_OscConfig+0x8ac>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80030f6:	f7fe fc51 	bl	800199c <HAL_GetTick>
 80030fa:	4602      	mov	r2, r0
 80030fc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80030fe:	1ad3      	subs	r3, r2, r3
 8003100:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003104:	4293      	cmp	r3, r2
 8003106:	d901      	bls.n	800310c <HAL_RCC_OscConfig+0x8ac>
          {
            return HAL_TIMEOUT;
 8003108:	2303      	movs	r3, #3
 800310a:	e27e      	b.n	800360a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSESYSRDY) != 0U)
 800310c:	4b61      	ldr	r3, [pc, #388]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 800310e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8003112:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8003116:	2b00      	cmp	r3, #0
 8003118:	d1ed      	bne.n	80030f6 <HAL_RCC_OscConfig+0x896>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 800311a:	f897 3035 	ldrb.w	r3, [r7, #53]	@ 0x35
 800311e:	2b01      	cmp	r3, #1
 8003120:	d107      	bne.n	8003132 <HAL_RCC_OscConfig+0x8d2>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003122:	4b5c      	ldr	r3, [pc, #368]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 8003124:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003128:	4a5a      	ldr	r2, [pc, #360]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 800312a:	f023 0304 	bic.w	r3, r3, #4
 800312e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }
  /*------------------------------ HSI48 Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	681b      	ldr	r3, [r3, #0]
 8003136:	f003 0320 	and.w	r3, r3, #32
 800313a:	2b00      	cmp	r3, #0
 800313c:	d036      	beq.n	80031ac <HAL_RCC_OscConfig+0x94c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(pRCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if (pRCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 800313e:	687b      	ldr	r3, [r7, #4]
 8003140:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003142:	2b00      	cmp	r3, #0
 8003144:	d019      	beq.n	800317a <HAL_RCC_OscConfig+0x91a>
    {
      /* Enable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_ENABLE();
 8003146:	4b53      	ldr	r3, [pc, #332]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 8003148:	681b      	ldr	r3, [r3, #0]
 800314a:	4a52      	ldr	r2, [pc, #328]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 800314c:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003150:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003152:	f7fe fc23 	bl	800199c <HAL_GetTick>
 8003156:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is ready */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 8003158:	e008      	b.n	800316c <HAL_RCC_OscConfig+0x90c>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800315a:	f7fe fc1f 	bl	800199c <HAL_GetTick>
 800315e:	4602      	mov	r2, r0
 8003160:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003162:	1ad3      	subs	r3, r2, r3
 8003164:	2b02      	cmp	r3, #2
 8003166:	d901      	bls.n	800316c <HAL_RCC_OscConfig+0x90c>
        {
          return HAL_TIMEOUT;
 8003168:	2303      	movs	r3, #3
 800316a:	e24e      	b.n	800360a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) == 0U)
 800316c:	4b49      	ldr	r3, [pc, #292]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 800316e:	681b      	ldr	r3, [r3, #0]
 8003170:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8003174:	2b00      	cmp	r3, #0
 8003176:	d0f0      	beq.n	800315a <HAL_RCC_OscConfig+0x8fa>
 8003178:	e018      	b.n	80031ac <HAL_RCC_OscConfig+0x94c>
      }
    }
    else
    {
      /* Disable the Internal High Speed oscillator (HSI48) */
      __HAL_RCC_HSI48_DISABLE();
 800317a:	4b46      	ldr	r3, [pc, #280]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	4a45      	ldr	r2, [pc, #276]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 8003180:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003184:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003186:	f7fe fc09 	bl	800199c <HAL_GetTick>
 800318a:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till HSI48 is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 800318c:	e008      	b.n	80031a0 <HAL_RCC_OscConfig+0x940>
      {
        if ((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 800318e:	f7fe fc05 	bl	800199c <HAL_GetTick>
 8003192:	4602      	mov	r2, r0
 8003194:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003196:	1ad3      	subs	r3, r2, r3
 8003198:	2b02      	cmp	r3, #2
 800319a:	d901      	bls.n	80031a0 <HAL_RCC_OscConfig+0x940>
        {
          return HAL_TIMEOUT;
 800319c:	2303      	movs	r3, #3
 800319e:	e234      	b.n	800360a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_HSI48RDY) != 0U)
 80031a0:	4b3c      	ldr	r3, [pc, #240]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 80031a2:	681b      	ldr	r3, [r3, #0]
 80031a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80031a8:	2b00      	cmp	r3, #0
 80031aa:	d1f0      	bne.n	800318e <HAL_RCC_OscConfig+0x92e>
      }
    }
  }

  /*------------------------------ SHSI Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_SHSI) == RCC_OSCILLATORTYPE_SHSI)
 80031ac:	687b      	ldr	r3, [r7, #4]
 80031ae:	681b      	ldr	r3, [r3, #0]
 80031b0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80031b4:	2b00      	cmp	r3, #0
 80031b6:	d036      	beq.n	8003226 <HAL_RCC_OscConfig+0x9c6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SHSI(pRCC_OscInitStruct->SHSIState));

    /* Check the SHSI State */
    if (pRCC_OscInitStruct->SHSIState != RCC_SHSI_OFF)
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d019      	beq.n	80031f4 <HAL_RCC_OscConfig+0x994>
    {
      /* Enable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_ENABLE();
 80031c0:	4b34      	ldr	r3, [pc, #208]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 80031c2:	681b      	ldr	r3, [r3, #0]
 80031c4:	4a33      	ldr	r2, [pc, #204]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 80031c6:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031ca:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80031cc:	f7fe fbe6 	bl	800199c <HAL_GetTick>
 80031d0:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is ready */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80031d2:	e008      	b.n	80031e6 <HAL_RCC_OscConfig+0x986>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 80031d4:	f7fe fbe2 	bl	800199c <HAL_GetTick>
 80031d8:	4602      	mov	r2, r0
 80031da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80031dc:	1ad3      	subs	r3, r2, r3
 80031de:	2b02      	cmp	r3, #2
 80031e0:	d901      	bls.n	80031e6 <HAL_RCC_OscConfig+0x986>
        {
          return HAL_TIMEOUT;
 80031e2:	2303      	movs	r3, #3
 80031e4:	e211      	b.n	800360a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) == 0U)
 80031e6:	4b2b      	ldr	r3, [pc, #172]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80031ee:	2b00      	cmp	r3, #0
 80031f0:	d0f0      	beq.n	80031d4 <HAL_RCC_OscConfig+0x974>
 80031f2:	e018      	b.n	8003226 <HAL_RCC_OscConfig+0x9c6>
      }
    }
    else
    {
      /* Disable the Secure Internal High Speed oscillator (SHSI) */
      __HAL_RCC_SHSI_DISABLE();
 80031f4:	4b27      	ldr	r3, [pc, #156]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	4a26      	ldr	r2, [pc, #152]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 80031fa:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80031fe:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 8003200:	f7fe fbcc 	bl	800199c <HAL_GetTick>
 8003204:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till SHSI is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 8003206:	e008      	b.n	800321a <HAL_RCC_OscConfig+0x9ba>
      {
        if ((HAL_GetTick() - tickstart) > SHSI_TIMEOUT_VALUE)
 8003208:	f7fe fbc8 	bl	800199c <HAL_GetTick>
 800320c:	4602      	mov	r2, r0
 800320e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003210:	1ad3      	subs	r3, r2, r3
 8003212:	2b02      	cmp	r3, #2
 8003214:	d901      	bls.n	800321a <HAL_RCC_OscConfig+0x9ba>
        {
          return HAL_TIMEOUT;
 8003216:	2303      	movs	r3, #3
 8003218:	e1f7      	b.n	800360a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_SHSIRDY) != 0U)
 800321a:	4b1e      	ldr	r3, [pc, #120]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 800321c:	681b      	ldr	r3, [r3, #0]
 800321e:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003222:	2b00      	cmp	r3, #0
 8003224:	d1f0      	bne.n	8003208 <HAL_RCC_OscConfig+0x9a8>
        }
      }
    }
  }
  /*------------------------------ MSIK Configuration -----------------------*/
  if (((pRCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSIK) == RCC_OSCILLATORTYPE_MSIK)
 8003226:	687b      	ldr	r3, [r7, #4]
 8003228:	681b      	ldr	r3, [r3, #0]
 800322a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800322e:	2b00      	cmp	r3, #0
 8003230:	d07f      	beq.n	8003332 <HAL_RCC_OscConfig+0xad2>
    assert_param(IS_RCC_MSIK(pRCC_OscInitStruct->MSIKState));
    assert_param(IS_RCC_MSIK_CLOCK_RANGE(pRCC_OscInitStruct->MSIKClockRange));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(pRCC_OscInitStruct->MSICalibrationValue));

    /* Check the MSIK State */
    if (pRCC_OscInitStruct->MSIKState != RCC_MSIK_OFF)
 8003232:	687b      	ldr	r3, [r7, #4]
 8003234:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003236:	2b00      	cmp	r3, #0
 8003238:	d062      	beq.n	8003300 <HAL_RCC_OscConfig+0xaa0>
    {

      /* Selects the Multiple Speed of kernel high speed oscillator (MSIK) clock range .*/
      __HAL_RCC_MSIK_RANGE_CONFIG(pRCC_OscInitStruct->MSIKClockRange);
 800323a:	4b16      	ldr	r3, [pc, #88]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 800323c:	689b      	ldr	r3, [r3, #8]
 800323e:	4a15      	ldr	r2, [pc, #84]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 8003240:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 8003244:	6093      	str	r3, [r2, #8]
 8003246:	4b13      	ldr	r3, [pc, #76]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 8003248:	689b      	ldr	r3, [r3, #8]
 800324a:	f023 6270 	bic.w	r2, r3, #251658240	@ 0xf000000
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003252:	4910      	ldr	r1, [pc, #64]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 8003254:	4313      	orrs	r3, r2
 8003256:	608b      	str	r3, [r1, #8]
      /* Adjusts the Multiple Speed of kernel high speed oscillator (MSIK) calibration value.*/
      __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST((pRCC_OscInitStruct->MSICalibrationValue), \
 8003258:	687b      	ldr	r3, [r7, #4]
 800325a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800325c:	f1b3 4f40 	cmp.w	r3, #3221225472	@ 0xc0000000
 8003260:	d309      	bcc.n	8003276 <HAL_RCC_OscConfig+0xa16>
 8003262:	4b0c      	ldr	r3, [pc, #48]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 8003264:	68db      	ldr	r3, [r3, #12]
 8003266:	f023 021f 	bic.w	r2, r3, #31
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	6a1b      	ldr	r3, [r3, #32]
 800326e:	4909      	ldr	r1, [pc, #36]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 8003270:	4313      	orrs	r3, r2
 8003272:	60cb      	str	r3, [r1, #12]
 8003274:	e02a      	b.n	80032cc <HAL_RCC_OscConfig+0xa6c>
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800327a:	2b00      	cmp	r3, #0
 800327c:	da0c      	bge.n	8003298 <HAL_RCC_OscConfig+0xa38>
 800327e:	4b05      	ldr	r3, [pc, #20]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 8003280:	68db      	ldr	r3, [r3, #12]
 8003282:	f423 7278 	bic.w	r2, r3, #992	@ 0x3e0
 8003286:	687b      	ldr	r3, [r7, #4]
 8003288:	6a1b      	ldr	r3, [r3, #32]
 800328a:	015b      	lsls	r3, r3, #5
 800328c:	4901      	ldr	r1, [pc, #4]	@ (8003294 <HAL_RCC_OscConfig+0xa34>)
 800328e:	4313      	orrs	r3, r2
 8003290:	60cb      	str	r3, [r1, #12]
 8003292:	e01b      	b.n	80032cc <HAL_RCC_OscConfig+0xa6c>
 8003294:	46020c00 	.word	0x46020c00
 8003298:	687b      	ldr	r3, [r7, #4]
 800329a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800329c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80032a0:	d30a      	bcc.n	80032b8 <HAL_RCC_OscConfig+0xa58>
 80032a2:	4ba1      	ldr	r3, [pc, #644]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 80032a4:	68db      	ldr	r3, [r3, #12]
 80032a6:	f423 42f8 	bic.w	r2, r3, #31744	@ 0x7c00
 80032aa:	687b      	ldr	r3, [r7, #4]
 80032ac:	6a1b      	ldr	r3, [r3, #32]
 80032ae:	029b      	lsls	r3, r3, #10
 80032b0:	499d      	ldr	r1, [pc, #628]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 80032b2:	4313      	orrs	r3, r2
 80032b4:	60cb      	str	r3, [r1, #12]
 80032b6:	e009      	b.n	80032cc <HAL_RCC_OscConfig+0xa6c>
 80032b8:	4b9b      	ldr	r3, [pc, #620]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 80032ba:	68db      	ldr	r3, [r3, #12]
 80032bc:	f423 2278 	bic.w	r2, r3, #1015808	@ 0xf8000
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	6a1b      	ldr	r3, [r3, #32]
 80032c4:	03db      	lsls	r3, r3, #15
 80032c6:	4998      	ldr	r1, [pc, #608]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 80032c8:	4313      	orrs	r3, r2
 80032ca:	60cb      	str	r3, [r1, #12]
                                            (pRCC_OscInitStruct->MSIClockRange));

      /* Enable the Internal kernel High Speed oscillator (MSIK) */
      __HAL_RCC_MSIK_ENABLE();
 80032cc:	4b96      	ldr	r3, [pc, #600]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 80032ce:	681b      	ldr	r3, [r3, #0]
 80032d0:	4a95      	ldr	r2, [pc, #596]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 80032d2:	f043 0310 	orr.w	r3, r3, #16
 80032d6:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 80032d8:	f7fe fb60 	bl	800199c <HAL_GetTick>
 80032dc:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is ready */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80032de:	e008      	b.n	80032f2 <HAL_RCC_OscConfig+0xa92>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 80032e0:	f7fe fb5c 	bl	800199c <HAL_GetTick>
 80032e4:	4602      	mov	r2, r0
 80032e6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80032e8:	1ad3      	subs	r3, r2, r3
 80032ea:	2b02      	cmp	r3, #2
 80032ec:	d901      	bls.n	80032f2 <HAL_RCC_OscConfig+0xa92>
        {
          return HAL_TIMEOUT;
 80032ee:	2303      	movs	r3, #3
 80032f0:	e18b      	b.n	800360a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) == 0U)
 80032f2:	4b8d      	ldr	r3, [pc, #564]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 80032f4:	681b      	ldr	r3, [r3, #0]
 80032f6:	f003 0320 	and.w	r3, r3, #32
 80032fa:	2b00      	cmp	r3, #0
 80032fc:	d0f0      	beq.n	80032e0 <HAL_RCC_OscConfig+0xa80>
 80032fe:	e018      	b.n	8003332 <HAL_RCC_OscConfig+0xad2>
      }
    }
    else
    {
      /* Disable the Internal High Speed Kernel oscillator (MSIK) */
      __HAL_RCC_MSIK_DISABLE();
 8003300:	4b89      	ldr	r3, [pc, #548]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 8003302:	681b      	ldr	r3, [r3, #0]
 8003304:	4a88      	ldr	r2, [pc, #544]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 8003306:	f023 0310 	bic.w	r3, r3, #16
 800330a:	6013      	str	r3, [r2, #0]

      tickstart = HAL_GetTick();
 800330c:	f7fe fb46 	bl	800199c <HAL_GetTick>
 8003310:	62b8      	str	r0, [r7, #40]	@ 0x28

      /* Wait till MSIK is disabled */
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8003312:	e008      	b.n	8003326 <HAL_RCC_OscConfig+0xac6>
      {
        if ((HAL_GetTick() - tickstart) > MSIK_TIMEOUT_VALUE)
 8003314:	f7fe fb42 	bl	800199c <HAL_GetTick>
 8003318:	4602      	mov	r2, r0
 800331a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800331c:	1ad3      	subs	r3, r2, r3
 800331e:	2b02      	cmp	r3, #2
 8003320:	d901      	bls.n	8003326 <HAL_RCC_OscConfig+0xac6>
        {
          return HAL_TIMEOUT;
 8003322:	2303      	movs	r3, #3
 8003324:	e171      	b.n	800360a <HAL_RCC_OscConfig+0xdaa>
      while (READ_BIT(RCC->CR, RCC_CR_MSIKRDY) != 0U)
 8003326:	4b80      	ldr	r3, [pc, #512]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f003 0320 	and.w	r3, r3, #32
 800332e:	2b00      	cmp	r3, #0
 8003330:	d1f0      	bne.n	8003314 <HAL_RCC_OscConfig+0xab4>
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(pRCC_OscInitStruct->PLL.PLLState));

  if ((pRCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003332:	687b      	ldr	r3, [r7, #4]
 8003334:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003336:	2b00      	cmp	r3, #0
 8003338:	f000 8166 	beq.w	8003608 <HAL_RCC_OscConfig+0xda8>
  {
    FlagStatus  pwrclkchanged = RESET;
 800333c:	2300      	movs	r3, #0
 800333e:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34

    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003342:	4b79      	ldr	r3, [pc, #484]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 8003344:	69db      	ldr	r3, [r3, #28]
 8003346:	f003 030c 	and.w	r3, r3, #12
 800334a:	2b0c      	cmp	r3, #12
 800334c:	f000 80f2 	beq.w	8003534 <HAL_RCC_OscConfig+0xcd4>
    {
      if ((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003350:	687b      	ldr	r3, [r7, #4]
 8003352:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003354:	2b02      	cmp	r3, #2
 8003356:	f040 80c5 	bne.w	80034e4 <HAL_RCC_OscConfig+0xc84>
        assert_param(IS_RCC_PLLP_VALUE(pRCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(pRCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(pRCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 800335a:	4b73      	ldr	r3, [pc, #460]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	4a72      	ldr	r2, [pc, #456]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 8003360:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8003364:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 8003366:	f7fe fb19 	bl	800199c <HAL_GetTick>
 800336a:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800336c:	e008      	b.n	8003380 <HAL_RCC_OscConfig+0xb20>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800336e:	f7fe fb15 	bl	800199c <HAL_GetTick>
 8003372:	4602      	mov	r2, r0
 8003374:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003376:	1ad3      	subs	r3, r2, r3
 8003378:	2b02      	cmp	r3, #2
 800337a:	d901      	bls.n	8003380 <HAL_RCC_OscConfig+0xb20>
          {
            return HAL_TIMEOUT;
 800337c:	2303      	movs	r3, #3
 800337e:	e144      	b.n	800360a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 8003380:	4b69      	ldr	r3, [pc, #420]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003388:	2b00      	cmp	r3, #0
 800338a:	d1f0      	bne.n	800336e <HAL_RCC_OscConfig+0xb0e>
          }
        }

        /* Requires to enable write access to Backup Domain of necessary */
        if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800338c:	4b66      	ldr	r3, [pc, #408]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 800338e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003392:	f003 0304 	and.w	r3, r3, #4
 8003396:	2b00      	cmp	r3, #0
 8003398:	d111      	bne.n	80033be <HAL_RCC_OscConfig+0xb5e>
        {
          __HAL_RCC_PWR_CLK_ENABLE();
 800339a:	4b63      	ldr	r3, [pc, #396]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 800339c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033a0:	4a61      	ldr	r2, [pc, #388]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 80033a2:	f043 0304 	orr.w	r3, r3, #4
 80033a6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 80033aa:	4b5f      	ldr	r3, [pc, #380]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 80033ac:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80033b0:	f003 0304 	and.w	r3, r3, #4
 80033b4:	60fb      	str	r3, [r7, #12]
 80033b6:	68fb      	ldr	r3, [r7, #12]
          pwrclkchanged = SET;
 80033b8:	2301      	movs	r3, #1
 80033ba:	f887 3034 	strb.w	r3, [r7, #52]	@ 0x34
        }

        /*Disable EPOD to configure PLL1MBOOST*/
        if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) == PWR_VOSR_BOOSTEN)
 80033be:	4b5b      	ldr	r3, [pc, #364]	@ (800352c <HAL_RCC_OscConfig+0xccc>)
 80033c0:	68db      	ldr	r3, [r3, #12]
 80033c2:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80033c6:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 80033ca:	d102      	bne.n	80033d2 <HAL_RCC_OscConfig+0xb72>
        {
          pwrboosten = SET;
 80033cc:	2301      	movs	r3, #1
 80033ce:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
        }
        CLEAR_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 80033d2:	4b56      	ldr	r3, [pc, #344]	@ (800352c <HAL_RCC_OscConfig+0xccc>)
 80033d4:	68db      	ldr	r3, [r3, #12]
 80033d6:	4a55      	ldr	r2, [pc, #340]	@ (800352c <HAL_RCC_OscConfig+0xccc>)
 80033d8:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80033dc:	60d3      	str	r3, [r2, #12]

        /* Configure the main PLL clock source, multiplication and division factors */
        __HAL_RCC_PLL_CONFIG(pRCC_OscInitStruct->PLL.PLLSource,
 80033de:	4b52      	ldr	r3, [pc, #328]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 80033e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80033e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80033e6:	f023 0303 	bic.w	r3, r3, #3
 80033ea:	687a      	ldr	r2, [r7, #4]
 80033ec:	6bd1      	ldr	r1, [r2, #60]	@ 0x3c
 80033ee:	687a      	ldr	r2, [r7, #4]
 80033f0:	6c12      	ldr	r2, [r2, #64]	@ 0x40
 80033f2:	3a01      	subs	r2, #1
 80033f4:	0212      	lsls	r2, r2, #8
 80033f6:	4311      	orrs	r1, r2
 80033f8:	687a      	ldr	r2, [r7, #4]
 80033fa:	6c52      	ldr	r2, [r2, #68]	@ 0x44
 80033fc:	430a      	orrs	r2, r1
 80033fe:	494a      	ldr	r1, [pc, #296]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 8003400:	4313      	orrs	r3, r2
 8003402:	628b      	str	r3, [r1, #40]	@ 0x28
 8003404:	4b48      	ldr	r3, [pc, #288]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 8003406:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8003408:	4b49      	ldr	r3, [pc, #292]	@ (8003530 <HAL_RCC_OscConfig+0xcd0>)
 800340a:	4013      	ands	r3, r2
 800340c:	687a      	ldr	r2, [r7, #4]
 800340e:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 8003410:	3a01      	subs	r2, #1
 8003412:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8003416:	687a      	ldr	r2, [r7, #4]
 8003418:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 800341a:	3a01      	subs	r2, #1
 800341c:	0252      	lsls	r2, r2, #9
 800341e:	b292      	uxth	r2, r2
 8003420:	4311      	orrs	r1, r2
 8003422:	687a      	ldr	r2, [r7, #4]
 8003424:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003426:	3a01      	subs	r2, #1
 8003428:	0412      	lsls	r2, r2, #16
 800342a:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800342e:	4311      	orrs	r1, r2
 8003430:	687a      	ldr	r2, [r7, #4]
 8003432:	6d52      	ldr	r2, [r2, #84]	@ 0x54
 8003434:	3a01      	subs	r2, #1
 8003436:	0612      	lsls	r2, r2, #24
 8003438:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 800343c:	430a      	orrs	r2, r1
 800343e:	493a      	ldr	r1, [pc, #232]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 8003440:	4313      	orrs	r3, r2
 8003442:	634b      	str	r3, [r1, #52]	@ 0x34
                             pRCC_OscInitStruct->PLL.PLLR);

        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_DISABLE();
 8003444:	4b38      	ldr	r3, [pc, #224]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 8003446:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003448:	4a37      	ldr	r2, [pc, #220]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 800344a:	f023 0310 	bic.w	r3, r3, #16
 800344e:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Configure PLL  PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 8003450:	687b      	ldr	r3, [r7, #4]
 8003452:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003454:	4a34      	ldr	r2, [pc, #208]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 8003456:	00db      	lsls	r3, r3, #3
 8003458:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN  */
        __HAL_RCC_PLL_FRACN_ENABLE();
 800345a:	4b33      	ldr	r3, [pc, #204]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 800345c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800345e:	4a32      	ldr	r2, [pc, #200]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 8003460:	f043 0310 	orr.w	r3, r3, #16
 8003464:	6293      	str	r3, [r2, #40]	@ 0x28

        assert_param(IS_RCC_PLLRGE_VALUE(pRCC_OscInitStruct->PLL.PLLRGE));

        /* Select PLL1 input reference frequency range: VCI */
        __HAL_RCC_PLL_VCIRANGE(pRCC_OscInitStruct->PLL.PLLRGE);
 8003466:	4b30      	ldr	r3, [pc, #192]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 8003468:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800346a:	f023 020c 	bic.w	r2, r3, #12
 800346e:	687b      	ldr	r3, [r7, #4]
 8003470:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003472:	492d      	ldr	r1, [pc, #180]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 8003474:	4313      	orrs	r3, r2
 8003476:	628b      	str	r3, [r1, #40]	@ 0x28

        if (pwrboosten == SET)
 8003478:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800347c:	2b01      	cmp	r3, #1
 800347e:	d105      	bne.n	800348c <HAL_RCC_OscConfig+0xc2c>
        {
          /* Enable the EPOD to reach max frequency */
          SET_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN);
 8003480:	4b2a      	ldr	r3, [pc, #168]	@ (800352c <HAL_RCC_OscConfig+0xccc>)
 8003482:	68db      	ldr	r3, [r3, #12]
 8003484:	4a29      	ldr	r2, [pc, #164]	@ (800352c <HAL_RCC_OscConfig+0xccc>)
 8003486:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 800348a:	60d3      	str	r3, [r2, #12]
        }

        /* Restore clock configuration if changed */
        if (pwrclkchanged == SET)
 800348c:	f897 3034 	ldrb.w	r3, [r7, #52]	@ 0x34
 8003490:	2b01      	cmp	r3, #1
 8003492:	d107      	bne.n	80034a4 <HAL_RCC_OscConfig+0xc44>
        {
          __HAL_RCC_PWR_CLK_DISABLE();
 8003494:	4b24      	ldr	r3, [pc, #144]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 8003496:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800349a:	4a23      	ldr	r2, [pc, #140]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 800349c:	f023 0304 	bic.w	r3, r3, #4
 80034a0:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
        }

        /* Enable the main PLL */
        __HAL_RCC_PLL_ENABLE();
 80034a4:	4b20      	ldr	r3, [pc, #128]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 80034a6:	681b      	ldr	r3, [r3, #0]
 80034a8:	4a1f      	ldr	r2, [pc, #124]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 80034aa:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 80034ae:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80034b0:	f7fe fa74 	bl	800199c <HAL_GetTick>
 80034b4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80034b6:	e008      	b.n	80034ca <HAL_RCC_OscConfig+0xc6a>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034b8:	f7fe fa70 	bl	800199c <HAL_GetTick>
 80034bc:	4602      	mov	r2, r0
 80034be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80034c0:	1ad3      	subs	r3, r2, r3
 80034c2:	2b02      	cmp	r3, #2
 80034c4:	d901      	bls.n	80034ca <HAL_RCC_OscConfig+0xc6a>
          {
            return HAL_TIMEOUT;
 80034c6:	2303      	movs	r3, #3
 80034c8:	e09f      	b.n	800360a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80034ca:	4b17      	ldr	r3, [pc, #92]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 80034cc:	681b      	ldr	r3, [r3, #0]
 80034ce:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80034d2:	2b00      	cmp	r3, #0
 80034d4:	d0f0      	beq.n	80034b8 <HAL_RCC_OscConfig+0xc58>
          }
        }

        /* Enable PLL System Clock output */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVR);
 80034d6:	4b14      	ldr	r3, [pc, #80]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 80034d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80034da:	4a13      	ldr	r2, [pc, #76]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 80034dc:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80034e0:	6293      	str	r3, [r2, #40]	@ 0x28
 80034e2:	e091      	b.n	8003608 <HAL_RCC_OscConfig+0xda8>

      }
      else
      {
        /* Disable the main PLL */
        __HAL_RCC_PLL_DISABLE();
 80034e4:	4b10      	ldr	r3, [pc, #64]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 80034e6:	681b      	ldr	r3, [r3, #0]
 80034e8:	4a0f      	ldr	r2, [pc, #60]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 80034ea:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 80034ee:	6013      	str	r3, [r2, #0]

        tickstart = HAL_GetTick();
 80034f0:	f7fe fa54 	bl	800199c <HAL_GetTick>
 80034f4:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 80034f6:	e008      	b.n	800350a <HAL_RCC_OscConfig+0xcaa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80034f8:	f7fe fa50 	bl	800199c <HAL_GetTick>
 80034fc:	4602      	mov	r2, r0
 80034fe:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8003500:	1ad3      	subs	r3, r2, r3
 8003502:	2b02      	cmp	r3, #2
 8003504:	d901      	bls.n	800350a <HAL_RCC_OscConfig+0xcaa>
          {
            return HAL_TIMEOUT;
 8003506:	2303      	movs	r3, #3
 8003508:	e07f      	b.n	800360a <HAL_RCC_OscConfig+0xdaa>
        while (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) != 0U)
 800350a:	4b07      	ldr	r3, [pc, #28]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 800350c:	681b      	ldr	r3, [r3, #0]
 800350e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003512:	2b00      	cmp	r3, #0
 8003514:	d1f0      	bne.n	80034f8 <HAL_RCC_OscConfig+0xc98>
          }
        }

        /* Unselect main PLL clock source and disable main PLL outputs to save power */
        RCC->PLL1CFGR &= ~(RCC_PLL1CFGR_PLL1SRC | RCC_PLL1CFGR_PLL1PEN | RCC_PLL1CFGR_PLL1QEN | RCC_PLL1CFGR_PLL1REN);
 8003516:	4b04      	ldr	r3, [pc, #16]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 8003518:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800351a:	4a03      	ldr	r2, [pc, #12]	@ (8003528 <HAL_RCC_OscConfig+0xcc8>)
 800351c:	f423 23e0 	bic.w	r3, r3, #458752	@ 0x70000
 8003520:	f023 0303 	bic.w	r3, r3, #3
 8003524:	6293      	str	r3, [r2, #40]	@ 0x28
 8003526:	e06f      	b.n	8003608 <HAL_RCC_OscConfig+0xda8>
 8003528:	46020c00 	.word	0x46020c00
 800352c:	46020800 	.word	0x46020800
 8003530:	80800000 	.word	0x80800000
      }
    }
    else
    {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp1_pllckcfg = RCC->PLL1CFGR;
 8003534:	4b37      	ldr	r3, [pc, #220]	@ (8003614 <HAL_RCC_OscConfig+0xdb4>)
 8003536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003538:	61fb      	str	r3, [r7, #28]
      temp2_pllckcfg = RCC->PLL1DIVR;
 800353a:	4b36      	ldr	r3, [pc, #216]	@ (8003614 <HAL_RCC_OscConfig+0xdb4>)
 800353c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800353e:	61bb      	str	r3, [r7, #24]
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003540:	687b      	ldr	r3, [r7, #4]
 8003542:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003544:	2b01      	cmp	r3, #1
 8003546:	d039      	beq.n	80035bc <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8003548:	69fb      	ldr	r3, [r7, #28]
 800354a:	f003 0203 	and.w	r2, r3, #3
 800354e:	687b      	ldr	r3, [r7, #4]
 8003550:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
      if (((pRCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003552:	429a      	cmp	r2, r3
 8003554:	d132      	bne.n	80035bc <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1M) >> \
 8003556:	69fb      	ldr	r3, [r7, #28]
 8003558:	0a1b      	lsrs	r3, r3, #8
 800355a:	f003 020f 	and.w	r2, r3, #15
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003562:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1SRC) != pRCC_OscInitStruct->PLL.PLLSource) ||
 8003564:	429a      	cmp	r2, r3
 8003566:	d129      	bne.n	80035bc <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8003568:	69fb      	ldr	r3, [r7, #28]
 800356a:	f403 4270 	and.w	r2, r3, #61440	@ 0xf000
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
            RCC_PLL1CFGR_PLL1M_Pos) != (pRCC_OscInitStruct->PLL.PLLM - 1U)) ||
 8003572:	429a      	cmp	r2, r3
 8003574:	d122      	bne.n	80035bc <HAL_RCC_OscConfig+0xd5c>
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003576:	69bb      	ldr	r3, [r7, #24]
 8003578:	f3c3 0208 	ubfx	r2, r3, #0, #9
 800357c:	687b      	ldr	r3, [r7, #4]
 800357e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003580:	3b01      	subs	r3, #1
          (READ_BIT(temp1_pllckcfg, RCC_PLL1CFGR_PLL1MBOOST) != pRCC_OscInitStruct->PLL.PLLMBOOST) ||
 8003582:	429a      	cmp	r2, r3
 8003584:	d11a      	bne.n	80035bc <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1P) >> \
 8003586:	69bb      	ldr	r3, [r7, #24]
 8003588:	0a5b      	lsrs	r3, r3, #9
 800358a:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 800358e:	687b      	ldr	r3, [r7, #4]
 8003590:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003592:	3b01      	subs	r3, #1
          (READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1N) != (pRCC_OscInitStruct->PLL.PLLN - 1U)) ||
 8003594:	429a      	cmp	r2, r3
 8003596:	d111      	bne.n	80035bc <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1Q) >> \
 8003598:	69bb      	ldr	r3, [r7, #24]
 800359a:	0c1b      	lsrs	r3, r3, #16
 800359c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80035a0:	687b      	ldr	r3, [r7, #4]
 80035a2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80035a4:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1P_Pos) != (pRCC_OscInitStruct->PLL.PLLP - 1U)) ||
 80035a6:	429a      	cmp	r2, r3
 80035a8:	d108      	bne.n	80035bc <HAL_RCC_OscConfig+0xd5c>
          ((READ_BIT(temp2_pllckcfg, RCC_PLL1DIVR_PLL1R) >> \
 80035aa:	69bb      	ldr	r3, [r7, #24]
 80035ac:	0e1b      	lsrs	r3, r3, #24
 80035ae:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
            RCC_PLL1DIVR_PLL1R_Pos) != (pRCC_OscInitStruct->PLL.PLLR - 1U)))
 80035b2:	687b      	ldr	r3, [r7, #4]
 80035b4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80035b6:	3b01      	subs	r3, #1
            RCC_PLL1DIVR_PLL1Q_Pos) != (pRCC_OscInitStruct->PLL.PLLQ - 1U)) ||
 80035b8:	429a      	cmp	r2, r3
 80035ba:	d001      	beq.n	80035c0 <HAL_RCC_OscConfig+0xd60>
      {
        return HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	e024      	b.n	800360a <HAL_RCC_OscConfig+0xdaa>
      }

      /* FRACN1 on-the-fly value update */
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80035c0:	4b14      	ldr	r3, [pc, #80]	@ (8003614 <HAL_RCC_OscConfig+0xdb4>)
 80035c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80035c4:	08db      	lsrs	r3, r3, #3
 80035c6:	f3c3 020c 	ubfx	r2, r3, #0, #13
           RCC_PLL1FRACR_PLL1FRACN_Pos) != (pRCC_OscInitStruct->PLL.PLLFRACN))
 80035ca:	687b      	ldr	r3, [r7, #4]
 80035cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
      if ((READ_BIT(RCC->PLL1FRACR, RCC_PLL1FRACR_PLL1FRACN) >> \
 80035ce:	429a      	cmp	r2, r3
 80035d0:	d01a      	beq.n	8003608 <HAL_RCC_OscConfig+0xda8>
      {
        assert_param(IS_RCC_PLL_FRACN_VALUE(pRCC_OscInitStruct->PLL.PLLFRACN));

        /* Disable PLL1FRACN. */
        __HAL_RCC_PLL_FRACN_DISABLE();
 80035d2:	4b10      	ldr	r3, [pc, #64]	@ (8003614 <HAL_RCC_OscConfig+0xdb4>)
 80035d4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80035d6:	4a0f      	ldr	r2, [pc, #60]	@ (8003614 <HAL_RCC_OscConfig+0xdb4>)
 80035d8:	f023 0310 	bic.w	r3, r3, #16
 80035dc:	6293      	str	r3, [r2, #40]	@ 0x28

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80035de:	f7fe f9dd 	bl	800199c <HAL_GetTick>
 80035e2:	62b8      	str	r0, [r7, #40]	@ 0x28

        /* Wait at least 2 CK_REF (PLL1 input source divided by M) period to make sure next latched value
           will be taken into account. */
        while ((HAL_GetTick() - tickstart) < PLL_FRAC_WAIT_VALUE)
 80035e4:	bf00      	nop
 80035e6:	f7fe f9d9 	bl	800199c <HAL_GetTick>
 80035ea:	4602      	mov	r2, r0
 80035ec:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80035ee:	4293      	cmp	r3, r2
 80035f0:	d0f9      	beq.n	80035e6 <HAL_RCC_OscConfig+0xd86>
        {
        }

        /* Configure PLL PLL1FRACN */
        __HAL_RCC_PLL_FRACN_CONFIG(pRCC_OscInitStruct->PLL.PLLFRACN);
 80035f2:	687b      	ldr	r3, [r7, #4]
 80035f4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80035f6:	4a07      	ldr	r2, [pc, #28]	@ (8003614 <HAL_RCC_OscConfig+0xdb4>)
 80035f8:	00db      	lsls	r3, r3, #3
 80035fa:	6393      	str	r3, [r2, #56]	@ 0x38

        /* Enable PLL1FRACN to latch the new value. */
        __HAL_RCC_PLL_FRACN_ENABLE();
 80035fc:	4b05      	ldr	r3, [pc, #20]	@ (8003614 <HAL_RCC_OscConfig+0xdb4>)
 80035fe:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003600:	4a04      	ldr	r2, [pc, #16]	@ (8003614 <HAL_RCC_OscConfig+0xdb4>)
 8003602:	f043 0310 	orr.w	r3, r3, #16
 8003606:	6293      	str	r3, [r2, #40]	@ 0x28
      }
    }
  }
  return HAL_OK;
 8003608:	2300      	movs	r3, #0
}
 800360a:	4618      	mov	r0, r3
 800360c:	3738      	adds	r7, #56	@ 0x38
 800360e:	46bd      	mov	sp, r7
 8003610:	bd80      	pop	{r7, pc}
 8003612:	bf00      	nop
 8003614:	46020c00 	.word	0x46020c00

08003618 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef   *const pRCC_ClkInitStruct, uint32_t FLatency)
{
 8003618:	b580      	push	{r7, lr}
 800361a:	b086      	sub	sp, #24
 800361c:	af00      	add	r7, sp, #0
 800361e:	6078      	str	r0, [r7, #4]
 8003620:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status;
  uint32_t tickstart;

  /* Check Null pointer */
  if (pRCC_ClkInitStruct == NULL)
 8003622:	687b      	ldr	r3, [r7, #4]
 8003624:	2b00      	cmp	r3, #0
 8003626:	d101      	bne.n	800362c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003628:	2301      	movs	r3, #1
 800362a:	e1d9      	b.n	80039e0 <HAL_RCC_ClockConfig+0x3c8>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
   must be correctly programmed according to the frequency of the CPU clock
   (HCLK) and the supply voltage of the device */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800362c:	4b9b      	ldr	r3, [pc, #620]	@ (800389c <HAL_RCC_ClockConfig+0x284>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	f003 030f 	and.w	r3, r3, #15
 8003634:	683a      	ldr	r2, [r7, #0]
 8003636:	429a      	cmp	r2, r3
 8003638:	d910      	bls.n	800365c <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800363a:	4b98      	ldr	r3, [pc, #608]	@ (800389c <HAL_RCC_ClockConfig+0x284>)
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	f023 020f 	bic.w	r2, r3, #15
 8003642:	4996      	ldr	r1, [pc, #600]	@ (800389c <HAL_RCC_ClockConfig+0x284>)
 8003644:	683b      	ldr	r3, [r7, #0]
 8003646:	4313      	orrs	r3, r2
 8003648:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800364a:	4b94      	ldr	r3, [pc, #592]	@ (800389c <HAL_RCC_ClockConfig+0x284>)
 800364c:	681b      	ldr	r3, [r3, #0]
 800364e:	f003 030f 	and.w	r3, r3, #15
 8003652:	683a      	ldr	r2, [r7, #0]
 8003654:	429a      	cmp	r2, r3
 8003656:	d001      	beq.n	800365c <HAL_RCC_ClockConfig+0x44>
    {
      return HAL_ERROR;
 8003658:	2301      	movs	r3, #1
 800365a:	e1c1      	b.n	80039e0 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /* Increasing the BUS frequency divider */
  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	681b      	ldr	r3, [r3, #0]
 8003660:	f003 0310 	and.w	r3, r3, #16
 8003664:	2b00      	cmp	r3, #0
 8003666:	d010      	beq.n	800368a <HAL_RCC_ClockConfig+0x72>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) > (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8003668:	687b      	ldr	r3, [r7, #4]
 800366a:	695a      	ldr	r2, [r3, #20]
 800366c:	4b8c      	ldr	r3, [pc, #560]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 800366e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003670:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003674:	429a      	cmp	r2, r3
 8003676:	d908      	bls.n	800368a <HAL_RCC_ClockConfig+0x72>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, pRCC_ClkInitStruct->APB3CLKDivider);
 8003678:	4b89      	ldr	r3, [pc, #548]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 800367a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800367c:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 8003680:	687b      	ldr	r3, [r7, #4]
 8003682:	695b      	ldr	r3, [r3, #20]
 8003684:	4986      	ldr	r1, [pc, #536]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 8003686:	4313      	orrs	r3, r2
 8003688:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }
  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800368a:	687b      	ldr	r3, [r7, #4]
 800368c:	681b      	ldr	r3, [r3, #0]
 800368e:	f003 0308 	and.w	r3, r3, #8
 8003692:	2b00      	cmp	r3, #0
 8003694:	d012      	beq.n	80036bc <HAL_RCC_ClockConfig+0xa4>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) > ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	691a      	ldr	r2, [r3, #16]
 800369a:	4b81      	ldr	r3, [pc, #516]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 800369c:	6a1b      	ldr	r3, [r3, #32]
 800369e:	091b      	lsrs	r3, r3, #4
 80036a0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80036a4:	429a      	cmp	r2, r3
 80036a6:	d909      	bls.n	80036bc <HAL_RCC_ClockConfig+0xa4>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 80036a8:	4b7d      	ldr	r3, [pc, #500]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 80036aa:	6a1b      	ldr	r3, [r3, #32]
 80036ac:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80036b0:	687b      	ldr	r3, [r7, #4]
 80036b2:	691b      	ldr	r3, [r3, #16]
 80036b4:	011b      	lsls	r3, r3, #4
 80036b6:	497a      	ldr	r1, [pc, #488]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 80036b8:	4313      	orrs	r3, r2
 80036ba:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80036bc:	687b      	ldr	r3, [r7, #4]
 80036be:	681b      	ldr	r3, [r3, #0]
 80036c0:	f003 0304 	and.w	r3, r3, #4
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d010      	beq.n	80036ea <HAL_RCC_ClockConfig+0xd2>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) > (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	68da      	ldr	r2, [r3, #12]
 80036cc:	4b74      	ldr	r3, [pc, #464]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 80036ce:	6a1b      	ldr	r3, [r3, #32]
 80036d0:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80036d4:	429a      	cmp	r2, r3
 80036d6:	d908      	bls.n	80036ea <HAL_RCC_ClockConfig+0xd2>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 80036d8:	4b71      	ldr	r3, [pc, #452]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 80036da:	6a1b      	ldr	r3, [r3, #32]
 80036dc:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80036e0:	687b      	ldr	r3, [r7, #4]
 80036e2:	68db      	ldr	r3, [r3, #12]
 80036e4:	496e      	ldr	r1, [pc, #440]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 80036e6:	4313      	orrs	r3, r2
 80036e8:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	681b      	ldr	r3, [r3, #0]
 80036ee:	f003 0302 	and.w	r3, r3, #2
 80036f2:	2b00      	cmp	r3, #0
 80036f4:	d010      	beq.n	8003718 <HAL_RCC_ClockConfig+0x100>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) > (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80036f6:	687b      	ldr	r3, [r7, #4]
 80036f8:	689a      	ldr	r2, [r3, #8]
 80036fa:	4b69      	ldr	r3, [pc, #420]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 80036fc:	6a1b      	ldr	r3, [r3, #32]
 80036fe:	f003 030f 	and.w	r3, r3, #15
 8003702:	429a      	cmp	r2, r3
 8003704:	d908      	bls.n	8003718 <HAL_RCC_ClockConfig+0x100>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 8003706:	4b66      	ldr	r3, [pc, #408]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 8003708:	6a1b      	ldr	r3, [r3, #32]
 800370a:	f023 020f 	bic.w	r2, r3, #15
 800370e:	687b      	ldr	r3, [r7, #4]
 8003710:	689b      	ldr	r3, [r3, #8]
 8003712:	4963      	ldr	r1, [pc, #396]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 8003714:	4313      	orrs	r3, r2
 8003716:	620b      	str	r3, [r1, #32]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f003 0301 	and.w	r3, r3, #1
 8003720:	2b00      	cmp	r3, #0
 8003722:	f000 80d2 	beq.w	80038ca <HAL_RCC_ClockConfig+0x2b2>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(pRCC_ClkInitStruct->SYSCLKSource));
    FlagStatus  pwrclkchanged = RESET;
 8003726:	2300      	movs	r3, #0
 8003728:	75fb      	strb	r3, [r7, #23]

    /* PLL is selected as System Clock Source */
    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800372a:	687b      	ldr	r3, [r7, #4]
 800372c:	685b      	ldr	r3, [r3, #4]
 800372e:	2b03      	cmp	r3, #3
 8003730:	d143      	bne.n	80037ba <HAL_RCC_ClockConfig+0x1a2>
    {
      if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003732:	4b5b      	ldr	r3, [pc, #364]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 8003734:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003738:	f003 0304 	and.w	r3, r3, #4
 800373c:	2b00      	cmp	r3, #0
 800373e:	d110      	bne.n	8003762 <HAL_RCC_ClockConfig+0x14a>
      {
        __HAL_RCC_PWR_CLK_ENABLE();
 8003740:	4b57      	ldr	r3, [pc, #348]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 8003742:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003746:	4a56      	ldr	r2, [pc, #344]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 8003748:	f043 0304 	orr.w	r3, r3, #4
 800374c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003750:	4b53      	ldr	r3, [pc, #332]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 8003752:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003756:	f003 0304 	and.w	r3, r3, #4
 800375a:	60bb      	str	r3, [r7, #8]
 800375c:	68bb      	ldr	r3, [r7, #8]
        pwrclkchanged = SET;
 800375e:	2301      	movs	r3, #1
 8003760:	75fb      	strb	r3, [r7, #23]
      }
      tickstart = HAL_GetTick();
 8003762:	f7fe f91b 	bl	800199c <HAL_GetTick>
 8003766:	6138      	str	r0, [r7, #16]
      /* Check if EPOD is enabled */
      if (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTEN) != 0U)
 8003768:	4b4e      	ldr	r3, [pc, #312]	@ (80038a4 <HAL_RCC_ClockConfig+0x28c>)
 800376a:	68db      	ldr	r3, [r3, #12]
 800376c:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8003770:	2b00      	cmp	r3, #0
 8003772:	d00f      	beq.n	8003794 <HAL_RCC_ClockConfig+0x17c>
      {
        /* Wait till BOOST is ready */
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8003774:	e008      	b.n	8003788 <HAL_RCC_ClockConfig+0x170>
        {
          if ((HAL_GetTick() - tickstart) > EPOD_TIMEOUT_VALUE)
 8003776:	f7fe f911 	bl	800199c <HAL_GetTick>
 800377a:	4602      	mov	r2, r0
 800377c:	693b      	ldr	r3, [r7, #16]
 800377e:	1ad3      	subs	r3, r2, r3
 8003780:	2b02      	cmp	r3, #2
 8003782:	d901      	bls.n	8003788 <HAL_RCC_ClockConfig+0x170>
          {
            return HAL_TIMEOUT;
 8003784:	2303      	movs	r3, #3
 8003786:	e12b      	b.n	80039e0 <HAL_RCC_ClockConfig+0x3c8>
        while (READ_BIT(PWR->VOSR, PWR_VOSR_BOOSTRDY) == 0U)
 8003788:	4b46      	ldr	r3, [pc, #280]	@ (80038a4 <HAL_RCC_ClockConfig+0x28c>)
 800378a:	68db      	ldr	r3, [r3, #12]
 800378c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8003790:	2b00      	cmp	r3, #0
 8003792:	d0f0      	beq.n	8003776 <HAL_RCC_ClockConfig+0x15e>
          }
        }
      }

      /* Restore clock configuration if changed */
      if (pwrclkchanged == SET)
 8003794:	7dfb      	ldrb	r3, [r7, #23]
 8003796:	2b01      	cmp	r3, #1
 8003798:	d107      	bne.n	80037aa <HAL_RCC_ClockConfig+0x192>
      {
        __HAL_RCC_PWR_CLK_DISABLE();
 800379a:	4b41      	ldr	r3, [pc, #260]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 800379c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80037a0:	4a3f      	ldr	r2, [pc, #252]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 80037a2:	f023 0304 	bic.w	r3, r3, #4
 80037a6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
      }

      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLL1RDY) == 0U)
 80037aa:	4b3d      	ldr	r3, [pc, #244]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 80037ac:	681b      	ldr	r3, [r3, #0]
 80037ae:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80037b2:	2b00      	cmp	r3, #0
 80037b4:	d121      	bne.n	80037fa <HAL_RCC_ClockConfig+0x1e2>
      {
        return HAL_ERROR;
 80037b6:	2301      	movs	r3, #1
 80037b8:	e112      	b.n	80039e0 <HAL_RCC_ClockConfig+0x3c8>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80037ba:	687b      	ldr	r3, [r7, #4]
 80037bc:	685b      	ldr	r3, [r3, #4]
 80037be:	2b02      	cmp	r3, #2
 80037c0:	d107      	bne.n	80037d2 <HAL_RCC_ClockConfig+0x1ba>
      {
        /* Check the HSE ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80037c2:	4b37      	ldr	r3, [pc, #220]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 80037c4:	681b      	ldr	r3, [r3, #0]
 80037c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80037ca:	2b00      	cmp	r3, #0
 80037cc:	d115      	bne.n	80037fa <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80037ce:	2301      	movs	r3, #1
 80037d0:	e106      	b.n	80039e0 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
      /* MSI is selected as System Clock Source */
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 80037d2:	687b      	ldr	r3, [r7, #4]
 80037d4:	685b      	ldr	r3, [r3, #4]
 80037d6:	2b00      	cmp	r3, #0
 80037d8:	d107      	bne.n	80037ea <HAL_RCC_ClockConfig+0x1d2>
      {
        /* Check the MSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_MSISRDY) == 0U)
 80037da:	4b31      	ldr	r3, [pc, #196]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 80037dc:	681b      	ldr	r3, [r3, #0]
 80037de:	f003 0304 	and.w	r3, r3, #4
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	d109      	bne.n	80037fa <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80037e6:	2301      	movs	r3, #1
 80037e8:	e0fa      	b.n	80039e0 <HAL_RCC_ClockConfig+0x3c8>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80037ea:	4b2d      	ldr	r3, [pc, #180]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80037f2:	2b00      	cmp	r3, #0
 80037f4:	d101      	bne.n	80037fa <HAL_RCC_ClockConfig+0x1e2>
        {
          return HAL_ERROR;
 80037f6:	2301      	movs	r3, #1
 80037f8:	e0f2      	b.n	80039e0 <HAL_RCC_ClockConfig+0x3c8>
        }
      }
    }

    MODIFY_REG(RCC->CFGR1, RCC_CFGR1_SW, pRCC_ClkInitStruct->SYSCLKSource);
 80037fa:	4b29      	ldr	r3, [pc, #164]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 80037fc:	69db      	ldr	r3, [r3, #28]
 80037fe:	f023 0203 	bic.w	r2, r3, #3
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	685b      	ldr	r3, [r3, #4]
 8003806:	4926      	ldr	r1, [pc, #152]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 8003808:	4313      	orrs	r3, r2
 800380a:	61cb      	str	r3, [r1, #28]

    tickstart = HAL_GetTick();
 800380c:	f7fe f8c6 	bl	800199c <HAL_GetTick>
 8003810:	6138      	str	r0, [r7, #16]

    if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8003812:	687b      	ldr	r3, [r7, #4]
 8003814:	685b      	ldr	r3, [r3, #4]
 8003816:	2b03      	cmp	r3, #3
 8003818:	d112      	bne.n	8003840 <HAL_RCC_ClockConfig+0x228>
    {
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800381a:	e00a      	b.n	8003832 <HAL_RCC_ClockConfig+0x21a>
      {
        if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800381c:	f7fe f8be 	bl	800199c <HAL_GetTick>
 8003820:	4602      	mov	r2, r0
 8003822:	693b      	ldr	r3, [r7, #16]
 8003824:	1ad3      	subs	r3, r2, r3
 8003826:	f241 3288 	movw	r2, #5000	@ 0x1388
 800382a:	4293      	cmp	r3, r2
 800382c:	d901      	bls.n	8003832 <HAL_RCC_ClockConfig+0x21a>
        {
          return HAL_TIMEOUT;
 800382e:	2303      	movs	r3, #3
 8003830:	e0d6      	b.n	80039e0 <HAL_RCC_ClockConfig+0x3c8>
      while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003832:	4b1b      	ldr	r3, [pc, #108]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 8003834:	69db      	ldr	r3, [r3, #28]
 8003836:	f003 030c 	and.w	r3, r3, #12
 800383a:	2b0c      	cmp	r3, #12
 800383c:	d1ee      	bne.n	800381c <HAL_RCC_ClockConfig+0x204>
 800383e:	e044      	b.n	80038ca <HAL_RCC_ClockConfig+0x2b2>
        }
      }
    }
    else
    {
      if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	685b      	ldr	r3, [r3, #4]
 8003844:	2b02      	cmp	r3, #2
 8003846:	d112      	bne.n	800386e <HAL_RCC_ClockConfig+0x256>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003848:	e00a      	b.n	8003860 <HAL_RCC_ClockConfig+0x248>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 800384a:	f7fe f8a7 	bl	800199c <HAL_GetTick>
 800384e:	4602      	mov	r2, r0
 8003850:	693b      	ldr	r3, [r7, #16]
 8003852:	1ad3      	subs	r3, r2, r3
 8003854:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003858:	4293      	cmp	r3, r2
 800385a:	d901      	bls.n	8003860 <HAL_RCC_ClockConfig+0x248>
          {
            return HAL_TIMEOUT;
 800385c:	2303      	movs	r3, #3
 800385e:	e0bf      	b.n	80039e0 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSE)
 8003860:	4b0f      	ldr	r3, [pc, #60]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 8003862:	69db      	ldr	r3, [r3, #28]
 8003864:	f003 030c 	and.w	r3, r3, #12
 8003868:	2b08      	cmp	r3, #8
 800386a:	d1ee      	bne.n	800384a <HAL_RCC_ClockConfig+0x232>
 800386c:	e02d      	b.n	80038ca <HAL_RCC_ClockConfig+0x2b2>
          }
        }
      }
      else if (pRCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 800386e:	687b      	ldr	r3, [r7, #4]
 8003870:	685b      	ldr	r3, [r3, #4]
 8003872:	2b00      	cmp	r3, #0
 8003874:	d123      	bne.n	80038be <HAL_RCC_ClockConfig+0x2a6>
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 8003876:	e00a      	b.n	800388e <HAL_RCC_ClockConfig+0x276>
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003878:	f7fe f890 	bl	800199c <HAL_GetTick>
 800387c:	4602      	mov	r2, r0
 800387e:	693b      	ldr	r3, [r7, #16]
 8003880:	1ad3      	subs	r3, r2, r3
 8003882:	f241 3288 	movw	r2, #5000	@ 0x1388
 8003886:	4293      	cmp	r3, r2
 8003888:	d901      	bls.n	800388e <HAL_RCC_ClockConfig+0x276>
          {
            return HAL_TIMEOUT;
 800388a:	2303      	movs	r3, #3
 800388c:	e0a8      	b.n	80039e0 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_MSI)
 800388e:	4b04      	ldr	r3, [pc, #16]	@ (80038a0 <HAL_RCC_ClockConfig+0x288>)
 8003890:	69db      	ldr	r3, [r3, #28]
 8003892:	f003 030c 	and.w	r3, r3, #12
 8003896:	2b00      	cmp	r3, #0
 8003898:	d1ee      	bne.n	8003878 <HAL_RCC_ClockConfig+0x260>
 800389a:	e016      	b.n	80038ca <HAL_RCC_ClockConfig+0x2b2>
 800389c:	40022000 	.word	0x40022000
 80038a0:	46020c00 	.word	0x46020c00
 80038a4:	46020800 	.word	0x46020800
      }
      else
      {
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
        {
          if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80038a8:	f7fe f878 	bl	800199c <HAL_GetTick>
 80038ac:	4602      	mov	r2, r0
 80038ae:	693b      	ldr	r3, [r7, #16]
 80038b0:	1ad3      	subs	r3, r2, r3
 80038b2:	f241 3288 	movw	r2, #5000	@ 0x1388
 80038b6:	4293      	cmp	r3, r2
 80038b8:	d901      	bls.n	80038be <HAL_RCC_ClockConfig+0x2a6>
          {
            return HAL_TIMEOUT;
 80038ba:	2303      	movs	r3, #3
 80038bc:	e090      	b.n	80039e0 <HAL_RCC_ClockConfig+0x3c8>
        while (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_HSI)
 80038be:	4b4a      	ldr	r3, [pc, #296]	@ (80039e8 <HAL_RCC_ClockConfig+0x3d0>)
 80038c0:	69db      	ldr	r3, [r3, #28]
 80038c2:	f003 030c 	and.w	r3, r3, #12
 80038c6:	2b04      	cmp	r3, #4
 80038c8:	d1ee      	bne.n	80038a8 <HAL_RCC_ClockConfig+0x290>
    }
  }

  /* Decreasing the BUS frequency divider */
  /*-------------------------- HCLK Configuration --------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80038ca:	687b      	ldr	r3, [r7, #4]
 80038cc:	681b      	ldr	r3, [r3, #0]
 80038ce:	f003 0302 	and.w	r3, r3, #2
 80038d2:	2b00      	cmp	r3, #0
 80038d4:	d010      	beq.n	80038f8 <HAL_RCC_ClockConfig+0x2e0>
  {
    if ((pRCC_ClkInitStruct->AHBCLKDivider) < (RCC->CFGR2 & RCC_CFGR2_HPRE))
 80038d6:	687b      	ldr	r3, [r7, #4]
 80038d8:	689a      	ldr	r2, [r3, #8]
 80038da:	4b43      	ldr	r3, [pc, #268]	@ (80039e8 <HAL_RCC_ClockConfig+0x3d0>)
 80038dc:	6a1b      	ldr	r3, [r3, #32]
 80038de:	f003 030f 	and.w	r3, r3, #15
 80038e2:	429a      	cmp	r2, r3
 80038e4:	d208      	bcs.n	80038f8 <HAL_RCC_ClockConfig+0x2e0>
    {
      assert_param(IS_RCC_HCLK(pRCC_ClkInitStruct->AHBCLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_HPRE, pRCC_ClkInitStruct->AHBCLKDivider);
 80038e6:	4b40      	ldr	r3, [pc, #256]	@ (80039e8 <HAL_RCC_ClockConfig+0x3d0>)
 80038e8:	6a1b      	ldr	r3, [r3, #32]
 80038ea:	f023 020f 	bic.w	r2, r3, #15
 80038ee:	687b      	ldr	r3, [r7, #4]
 80038f0:	689b      	ldr	r3, [r3, #8]
 80038f2:	493d      	ldr	r1, [pc, #244]	@ (80039e8 <HAL_RCC_ClockConfig+0x3d0>)
 80038f4:	4313      	orrs	r3, r2
 80038f6:	620b      	str	r3, [r1, #32]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80038f8:	4b3c      	ldr	r3, [pc, #240]	@ (80039ec <HAL_RCC_ClockConfig+0x3d4>)
 80038fa:	681b      	ldr	r3, [r3, #0]
 80038fc:	f003 030f 	and.w	r3, r3, #15
 8003900:	683a      	ldr	r2, [r7, #0]
 8003902:	429a      	cmp	r2, r3
 8003904:	d210      	bcs.n	8003928 <HAL_RCC_ClockConfig+0x310>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003906:	4b39      	ldr	r3, [pc, #228]	@ (80039ec <HAL_RCC_ClockConfig+0x3d4>)
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	f023 020f 	bic.w	r2, r3, #15
 800390e:	4937      	ldr	r1, [pc, #220]	@ (80039ec <HAL_RCC_ClockConfig+0x3d4>)
 8003910:	683b      	ldr	r3, [r7, #0]
 8003912:	4313      	orrs	r3, r2
 8003914:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8003916:	4b35      	ldr	r3, [pc, #212]	@ (80039ec <HAL_RCC_ClockConfig+0x3d4>)
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	f003 030f 	and.w	r3, r3, #15
 800391e:	683a      	ldr	r2, [r7, #0]
 8003920:	429a      	cmp	r2, r3
 8003922:	d001      	beq.n	8003928 <HAL_RCC_ClockConfig+0x310>
    {
      return HAL_ERROR;
 8003924:	2301      	movs	r3, #1
 8003926:	e05b      	b.n	80039e0 <HAL_RCC_ClockConfig+0x3c8>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	681b      	ldr	r3, [r3, #0]
 800392c:	f003 0304 	and.w	r3, r3, #4
 8003930:	2b00      	cmp	r3, #0
 8003932:	d010      	beq.n	8003956 <HAL_RCC_ClockConfig+0x33e>
  {
    if ((pRCC_ClkInitStruct->APB1CLKDivider) < (RCC->CFGR2 & RCC_CFGR2_PPRE1))
 8003934:	687b      	ldr	r3, [r7, #4]
 8003936:	68da      	ldr	r2, [r3, #12]
 8003938:	4b2b      	ldr	r3, [pc, #172]	@ (80039e8 <HAL_RCC_ClockConfig+0x3d0>)
 800393a:	6a1b      	ldr	r3, [r3, #32]
 800393c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003940:	429a      	cmp	r2, r3
 8003942:	d208      	bcs.n	8003956 <HAL_RCC_ClockConfig+0x33e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB1CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE1, pRCC_ClkInitStruct->APB1CLKDivider);
 8003944:	4b28      	ldr	r3, [pc, #160]	@ (80039e8 <HAL_RCC_ClockConfig+0x3d0>)
 8003946:	6a1b      	ldr	r3, [r3, #32]
 8003948:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 800394c:	687b      	ldr	r3, [r7, #4]
 800394e:	68db      	ldr	r3, [r3, #12]
 8003950:	4925      	ldr	r1, [pc, #148]	@ (80039e8 <HAL_RCC_ClockConfig+0x3d0>)
 8003952:	4313      	orrs	r3, r2
 8003954:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	f003 0308 	and.w	r3, r3, #8
 800395e:	2b00      	cmp	r3, #0
 8003960:	d012      	beq.n	8003988 <HAL_RCC_ClockConfig+0x370>
  {
    if ((pRCC_ClkInitStruct->APB2CLKDivider) < ((RCC->CFGR2 & RCC_CFGR2_PPRE2) >> 4))
 8003962:	687b      	ldr	r3, [r7, #4]
 8003964:	691a      	ldr	r2, [r3, #16]
 8003966:	4b20      	ldr	r3, [pc, #128]	@ (80039e8 <HAL_RCC_ClockConfig+0x3d0>)
 8003968:	6a1b      	ldr	r3, [r3, #32]
 800396a:	091b      	lsrs	r3, r3, #4
 800396c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 8003970:	429a      	cmp	r2, r3
 8003972:	d209      	bcs.n	8003988 <HAL_RCC_ClockConfig+0x370>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB2CLKDivider));
      MODIFY_REG(RCC->CFGR2, RCC_CFGR2_PPRE2, ((pRCC_ClkInitStruct->APB2CLKDivider) << 4));
 8003974:	4b1c      	ldr	r3, [pc, #112]	@ (80039e8 <HAL_RCC_ClockConfig+0x3d0>)
 8003976:	6a1b      	ldr	r3, [r3, #32]
 8003978:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	691b      	ldr	r3, [r3, #16]
 8003980:	011b      	lsls	r3, r3, #4
 8003982:	4919      	ldr	r1, [pc, #100]	@ (80039e8 <HAL_RCC_ClockConfig+0x3d0>)
 8003984:	4313      	orrs	r3, r2
 8003986:	620b      	str	r3, [r1, #32]
    }
  }

  /*-------------------------- PCLK3 Configuration ---------------------------*/
  if (((pRCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK3) == RCC_CLOCKTYPE_PCLK3)
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f003 0310 	and.w	r3, r3, #16
 8003990:	2b00      	cmp	r3, #0
 8003992:	d010      	beq.n	80039b6 <HAL_RCC_ClockConfig+0x39e>
  {
    if ((pRCC_ClkInitStruct->APB3CLKDivider) < (RCC->CFGR3 & RCC_CFGR3_PPRE3))
 8003994:	687b      	ldr	r3, [r7, #4]
 8003996:	695a      	ldr	r2, [r3, #20]
 8003998:	4b13      	ldr	r3, [pc, #76]	@ (80039e8 <HAL_RCC_ClockConfig+0x3d0>)
 800399a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800399c:	f003 0370 	and.w	r3, r3, #112	@ 0x70
 80039a0:	429a      	cmp	r2, r3
 80039a2:	d208      	bcs.n	80039b6 <HAL_RCC_ClockConfig+0x39e>
    {
      assert_param(IS_RCC_PCLK(pRCC_ClkInitStruct->APB3CLKDivider));
      MODIFY_REG(RCC->CFGR3, RCC_CFGR3_PPRE3, (pRCC_ClkInitStruct->APB3CLKDivider));
 80039a4:	4b10      	ldr	r3, [pc, #64]	@ (80039e8 <HAL_RCC_ClockConfig+0x3d0>)
 80039a6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80039a8:	f023 0270 	bic.w	r2, r3, #112	@ 0x70
 80039ac:	687b      	ldr	r3, [r7, #4]
 80039ae:	695b      	ldr	r3, [r3, #20]
 80039b0:	490d      	ldr	r1, [pc, #52]	@ (80039e8 <HAL_RCC_ClockConfig+0x3d0>)
 80039b2:	4313      	orrs	r3, r2
 80039b4:	624b      	str	r3, [r1, #36]	@ 0x24
    }
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 80039b6:	f000 f821 	bl	80039fc <HAL_RCC_GetSysClockFreq>
 80039ba:	4602      	mov	r2, r0
 80039bc:	4b0a      	ldr	r3, [pc, #40]	@ (80039e8 <HAL_RCC_ClockConfig+0x3d0>)
 80039be:	6a1b      	ldr	r3, [r3, #32]
 80039c0:	f003 030f 	and.w	r3, r3, #15
 80039c4:	490a      	ldr	r1, [pc, #40]	@ (80039f0 <HAL_RCC_ClockConfig+0x3d8>)
 80039c6:	5ccb      	ldrb	r3, [r1, r3]
 80039c8:	fa22 f303 	lsr.w	r3, r2, r3
 80039cc:	4a09      	ldr	r2, [pc, #36]	@ (80039f4 <HAL_RCC_ClockConfig+0x3dc>)
 80039ce:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80039d0:	4b09      	ldr	r3, [pc, #36]	@ (80039f8 <HAL_RCC_ClockConfig+0x3e0>)
 80039d2:	681b      	ldr	r3, [r3, #0]
 80039d4:	4618      	mov	r0, r3
 80039d6:	f7fd ff6b 	bl	80018b0 <HAL_InitTick>
 80039da:	4603      	mov	r3, r0
 80039dc:	73fb      	strb	r3, [r7, #15]

  return status;
 80039de:	7bfb      	ldrb	r3, [r7, #15]
}
 80039e0:	4618      	mov	r0, r3
 80039e2:	3718      	adds	r7, #24
 80039e4:	46bd      	mov	sp, r7
 80039e6:	bd80      	pop	{r7, pc}
 80039e8:	46020c00 	.word	0x46020c00
 80039ec:	40022000 	.word	0x40022000
 80039f0:	0800912c 	.word	0x0800912c
 80039f4:	20000000 	.word	0x20000000
 80039f8:	20000004 	.word	0x20000004

080039fc <HAL_RCC_GetSysClockFreq>:
  * @note   Each time SYSCLK changes, this function must be called to update the
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 80039fc:	b480      	push	{r7}
 80039fe:	b08b      	sub	sp, #44	@ 0x2c
 8003a00:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U;
 8003a02:	2300      	movs	r3, #0
 8003a04:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pllsource;
  uint32_t pllr;
  uint32_t pllm;
  uint32_t pllfracen;
  uint32_t sysclockfreq = 0U;
 8003a06:	2300      	movs	r3, #0
 8003a08:	623b      	str	r3, [r7, #32]
  uint32_t sysclk_source;
  uint32_t pll_oscsource;
  float_t fracn1;
  float_t pllvco;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003a0a:	4b78      	ldr	r3, [pc, #480]	@ (8003bec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003a0c:	69db      	ldr	r3, [r3, #28]
 8003a0e:	f003 030c 	and.w	r3, r3, #12
 8003a12:	61bb      	str	r3, [r7, #24]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003a14:	4b75      	ldr	r3, [pc, #468]	@ (8003bec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003a16:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a18:	f003 0303 	and.w	r3, r3, #3
 8003a1c:	617b      	str	r3, [r7, #20]

  if ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI) ||
 8003a1e:	69bb      	ldr	r3, [r7, #24]
 8003a20:	2b00      	cmp	r3, #0
 8003a22:	d005      	beq.n	8003a30 <HAL_RCC_GetSysClockFreq+0x34>
 8003a24:	69bb      	ldr	r3, [r7, #24]
 8003a26:	2b0c      	cmp	r3, #12
 8003a28:	d121      	bne.n	8003a6e <HAL_RCC_GetSysClockFreq+0x72>
      ((sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8003a2a:	697b      	ldr	r3, [r7, #20]
 8003a2c:	2b01      	cmp	r3, #1
 8003a2e:	d11e      	bne.n	8003a6e <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if (READ_BIT(RCC->ICSCR1, RCC_ICSCR1_MSIRGSEL) == 0U)
 8003a30:	4b6e      	ldr	r3, [pc, #440]	@ (8003bec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003a32:	689b      	ldr	r3, [r3, #8]
 8003a34:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8003a38:	2b00      	cmp	r3, #0
 8003a3a:	d107      	bne.n	8003a4c <HAL_RCC_GetSysClockFreq+0x50>
    {
      /* MSISRANGE from RCC_CSR applies */
      msirange = (RCC->CSR & RCC_CSR_MSISSRANGE) >> RCC_CSR_MSISSRANGE_Pos;
 8003a3c:	4b6b      	ldr	r3, [pc, #428]	@ (8003bec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003a3e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8003a42:	0b1b      	lsrs	r3, r3, #12
 8003a44:	f003 030f 	and.w	r3, r3, #15
 8003a48:	627b      	str	r3, [r7, #36]	@ 0x24
 8003a4a:	e005      	b.n	8003a58 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    {
      /* MSIRANGE from RCC_CR applies */
      msirange = (RCC->ICSCR1 & RCC_ICSCR1_MSISRANGE) >> RCC_ICSCR1_MSISRANGE_Pos;
 8003a4c:	4b67      	ldr	r3, [pc, #412]	@ (8003bec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003a4e:	689b      	ldr	r3, [r3, #8]
 8003a50:	0f1b      	lsrs	r3, r3, #28
 8003a52:	f003 030f 	and.w	r3, r3, #15
 8003a56:	627b      	str	r3, [r7, #36]	@ 0x24
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8003a58:	4a65      	ldr	r2, [pc, #404]	@ (8003bf0 <HAL_RCC_GetSysClockFreq+0x1f4>)
 8003a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a5c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003a60:	627b      	str	r3, [r7, #36]	@ 0x24

    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003a62:	69bb      	ldr	r3, [r7, #24]
 8003a64:	2b00      	cmp	r3, #0
 8003a66:	d110      	bne.n	8003a8a <HAL_RCC_GetSysClockFreq+0x8e>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8003a68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003a6a:	623b      	str	r3, [r7, #32]
    if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_MSI)
 8003a6c:	e00d      	b.n	8003a8a <HAL_RCC_GetSysClockFreq+0x8e>
    }
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 8003a6e:	4b5f      	ldr	r3, [pc, #380]	@ (8003bec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003a70:	69db      	ldr	r3, [r3, #28]
 8003a72:	f003 030c 	and.w	r3, r3, #12
 8003a76:	2b04      	cmp	r3, #4
 8003a78:	d102      	bne.n	8003a80 <HAL_RCC_GetSysClockFreq+0x84>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8003a7a:	4b5e      	ldr	r3, [pc, #376]	@ (8003bf4 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8003a7c:	623b      	str	r3, [r7, #32]
 8003a7e:	e004      	b.n	8003a8a <HAL_RCC_GetSysClockFreq+0x8e>
  }
  else if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_HSE)
 8003a80:	69bb      	ldr	r3, [r7, #24]
 8003a82:	2b08      	cmp	r3, #8
 8003a84:	d101      	bne.n	8003a8a <HAL_RCC_GetSysClockFreq+0x8e>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8003a86:	4b5b      	ldr	r3, [pc, #364]	@ (8003bf4 <HAL_RCC_GetSysClockFreq+0x1f8>)
 8003a88:	623b      	str	r3, [r7, #32]
  else
  {
    /* Nothing to do */
  }

  if (sysclk_source == RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 8003a8a:	69bb      	ldr	r3, [r7, #24]
 8003a8c:	2b0c      	cmp	r3, #12
 8003a8e:	f040 80a5 	bne.w	8003bdc <HAL_RCC_GetSysClockFreq+0x1e0>
  {
    /* PLL used as system clock  source
       PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE/ PLLM) * PLLN
       SYSCLK = PLL_VCO / PLLR
    */
    pllsource = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 8003a92:	4b56      	ldr	r3, [pc, #344]	@ (8003bec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003a94:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003a96:	f003 0303 	and.w	r3, r3, #3
 8003a9a:	613b      	str	r3, [r7, #16]
    pllm = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8003a9c:	4b53      	ldr	r3, [pc, #332]	@ (8003bec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003a9e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aa0:	0a1b      	lsrs	r3, r3, #8
 8003aa2:	f003 030f 	and.w	r3, r3, #15
 8003aa6:	3301      	adds	r3, #1
 8003aa8:	60fb      	str	r3, [r7, #12]
    pllfracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8003aaa:	4b50      	ldr	r3, [pc, #320]	@ (8003bec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003aac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003aae:	091b      	lsrs	r3, r3, #4
 8003ab0:	f003 0301 	and.w	r3, r3, #1
 8003ab4:	60bb      	str	r3, [r7, #8]
    fracn1 = (float_t)(uint32_t)(pllfracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 8003ab6:	4b4d      	ldr	r3, [pc, #308]	@ (8003bec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003ab8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003aba:	08db      	lsrs	r3, r3, #3
 8003abc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8003ac0:	68ba      	ldr	r2, [r7, #8]
 8003ac2:	fb02 f303 	mul.w	r3, r2, r3
 8003ac6:	ee07 3a90 	vmov	s15, r3
 8003aca:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003ace:	edc7 7a01 	vstr	s15, [r7, #4]
                                              RCC_PLL1FRACR_PLL1FRACN_Pos));

    switch (pllsource)
 8003ad2:	693b      	ldr	r3, [r7, #16]
 8003ad4:	2b02      	cmp	r3, #2
 8003ad6:	d003      	beq.n	8003ae0 <HAL_RCC_GetSysClockFreq+0xe4>
 8003ad8:	693b      	ldr	r3, [r7, #16]
 8003ada:	2b03      	cmp	r3, #3
 8003adc:	d022      	beq.n	8003b24 <HAL_RCC_GetSysClockFreq+0x128>
 8003ade:	e043      	b.n	8003b68 <HAL_RCC_GetSysClockFreq+0x16c>
    {
      case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003ae0:	68fb      	ldr	r3, [r7, #12]
 8003ae2:	ee07 3a90 	vmov	s15, r3
 8003ae6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003aea:	eddf 6a43 	vldr	s13, [pc, #268]	@ 8003bf8 <HAL_RCC_GetSysClockFreq+0x1fc>
 8003aee:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003af2:	4b3e      	ldr	r3, [pc, #248]	@ (8003bec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003af4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003af6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003afa:	ee07 3a90 	vmov	s15, r3
 8003afe:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8003b02:	ed97 6a01 	vldr	s12, [r7, #4]
 8003b06:	eddf 5a3d 	vldr	s11, [pc, #244]	@ 8003bfc <HAL_RCC_GetSysClockFreq+0x200>
 8003b0a:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003b0e:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8003b12:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b16:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSI_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003b1a:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b1e:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003b22:	e046      	b.n	8003bb2 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003b24:	68fb      	ldr	r3, [r7, #12]
 8003b26:	ee07 3a90 	vmov	s15, r3
 8003b2a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b2e:	eddf 6a32 	vldr	s13, [pc, #200]	@ 8003bf8 <HAL_RCC_GetSysClockFreq+0x1fc>
 8003b32:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b36:	4b2d      	ldr	r3, [pc, #180]	@ (8003bec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003b38:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b3a:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b3e:	ee07 3a90 	vmov	s15, r3
 8003b42:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8003b46:	ed97 6a01 	vldr	s12, [r7, #4]
 8003b4a:	eddf 5a2c 	vldr	s11, [pc, #176]	@ 8003bfc <HAL_RCC_GetSysClockFreq+0x200>
 8003b4e:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003b52:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8003b56:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b5a:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t)HSE_VALUE / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003b5e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003b62:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003b66:	e024      	b.n	8003bb2 <HAL_RCC_GetSysClockFreq+0x1b6>

      case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      default:
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003b68:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003b6a:	ee07 3a90 	vmov	s15, r3
 8003b6e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	ee07 3a90 	vmov	s15, r3
 8003b78:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003b7c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003b80:	4b1a      	ldr	r3, [pc, #104]	@ (8003bec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003b82:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003b84:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8003b88:	ee07 3a90 	vmov	s15, r3
 8003b8c:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8003b90:	ed97 6a01 	vldr	s12, [r7, #4]
 8003b94:	eddf 5a19 	vldr	s11, [pc, #100]	@ 8003bfc <HAL_RCC_GetSysClockFreq+0x200>
 8003b98:	eec6 7a25 	vdiv.f32	s15, s12, s11
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003b9c:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1U);
 8003ba0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003ba4:	ee77 7aa6 	vadd.f32	s15, s15, s13
        pllvco = ((float_t) msirange / (float_t)pllm) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8003ba8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8003bac:	edc7 7a07 	vstr	s15, [r7, #28]
        break;
 8003bb0:	bf00      	nop
    }

    pllr = (((RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + 1U);
 8003bb2:	4b0e      	ldr	r3, [pc, #56]	@ (8003bec <HAL_RCC_GetSysClockFreq+0x1f0>)
 8003bb4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003bb6:	0e1b      	lsrs	r3, r3, #24
 8003bb8:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8003bbc:	3301      	adds	r3, #1
 8003bbe:	603b      	str	r3, [r7, #0]
    sysclockfreq = (uint32_t)(float_t)((float_t)pllvco / (float_t)pllr);
 8003bc0:	683b      	ldr	r3, [r7, #0]
 8003bc2:	ee07 3a90 	vmov	s15, r3
 8003bc6:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8003bca:	edd7 6a07 	vldr	s13, [r7, #28]
 8003bce:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003bd2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8003bd6:	ee17 3a90 	vmov	r3, s15
 8003bda:	623b      	str	r3, [r7, #32]
  }

  return sysclockfreq;
 8003bdc:	6a3b      	ldr	r3, [r7, #32]
}
 8003bde:	4618      	mov	r0, r3
 8003be0:	372c      	adds	r7, #44	@ 0x2c
 8003be2:	46bd      	mov	sp, r7
 8003be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003be8:	4770      	bx	lr
 8003bea:	bf00      	nop
 8003bec:	46020c00 	.word	0x46020c00
 8003bf0:	08009144 	.word	0x08009144
 8003bf4:	00f42400 	.word	0x00f42400
 8003bf8:	4b742400 	.word	0x4b742400
 8003bfc:	46000000 	.word	0x46000000

08003c00 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003c00:	b580      	push	{r7, lr}
 8003c02:	af00      	add	r7, sp, #0
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR2 & RCC_CFGR2_HPRE) >> RCC_CFGR2_HPRE_Pos];
 8003c04:	f7ff fefa 	bl	80039fc <HAL_RCC_GetSysClockFreq>
 8003c08:	4602      	mov	r2, r0
 8003c0a:	4b07      	ldr	r3, [pc, #28]	@ (8003c28 <HAL_RCC_GetHCLKFreq+0x28>)
 8003c0c:	6a1b      	ldr	r3, [r3, #32]
 8003c0e:	f003 030f 	and.w	r3, r3, #15
 8003c12:	4906      	ldr	r1, [pc, #24]	@ (8003c2c <HAL_RCC_GetHCLKFreq+0x2c>)
 8003c14:	5ccb      	ldrb	r3, [r1, r3]
 8003c16:	fa22 f303 	lsr.w	r3, r2, r3
 8003c1a:	4a05      	ldr	r2, [pc, #20]	@ (8003c30 <HAL_RCC_GetHCLKFreq+0x30>)
 8003c1c:	6013      	str	r3, [r2, #0]
  return SystemCoreClock;
 8003c1e:	4b04      	ldr	r3, [pc, #16]	@ (8003c30 <HAL_RCC_GetHCLKFreq+0x30>)
 8003c20:	681b      	ldr	r3, [r3, #0]
}
 8003c22:	4618      	mov	r0, r3
 8003c24:	bd80      	pop	{r7, pc}
 8003c26:	bf00      	nop
 8003c28:	46020c00 	.word	0x46020c00
 8003c2c:	0800912c 	.word	0x0800912c
 8003c30:	20000000 	.word	0x20000000

08003c34 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8003c34:	b580      	push	{r7, lr}
 8003c36:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE1) >> RCC_CFGR2_PPRE1_Pos]);
 8003c38:	f7ff ffe2 	bl	8003c00 <HAL_RCC_GetHCLKFreq>
 8003c3c:	4602      	mov	r2, r0
 8003c3e:	4b05      	ldr	r3, [pc, #20]	@ (8003c54 <HAL_RCC_GetPCLK1Freq+0x20>)
 8003c40:	6a1b      	ldr	r3, [r3, #32]
 8003c42:	091b      	lsrs	r3, r3, #4
 8003c44:	f003 0307 	and.w	r3, r3, #7
 8003c48:	4903      	ldr	r1, [pc, #12]	@ (8003c58 <HAL_RCC_GetPCLK1Freq+0x24>)
 8003c4a:	5ccb      	ldrb	r3, [r1, r3]
 8003c4c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	bd80      	pop	{r7, pc}
 8003c54:	46020c00 	.word	0x46020c00
 8003c58:	0800913c 	.word	0x0800913c

08003c5c <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8003c5c:	b580      	push	{r7, lr}
 8003c5e:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR2 & RCC_CFGR2_PPRE2) >> RCC_CFGR2_PPRE2_Pos]);
 8003c60:	f7ff ffce 	bl	8003c00 <HAL_RCC_GetHCLKFreq>
 8003c64:	4602      	mov	r2, r0
 8003c66:	4b05      	ldr	r3, [pc, #20]	@ (8003c7c <HAL_RCC_GetPCLK2Freq+0x20>)
 8003c68:	6a1b      	ldr	r3, [r3, #32]
 8003c6a:	0a1b      	lsrs	r3, r3, #8
 8003c6c:	f003 0307 	and.w	r3, r3, #7
 8003c70:	4903      	ldr	r1, [pc, #12]	@ (8003c80 <HAL_RCC_GetPCLK2Freq+0x24>)
 8003c72:	5ccb      	ldrb	r3, [r1, r3]
 8003c74:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003c78:	4618      	mov	r0, r3
 8003c7a:	bd80      	pop	{r7, pc}
 8003c7c:	46020c00 	.word	0x46020c00
 8003c80:	0800913c 	.word	0x0800913c

08003c84 <HAL_RCC_GetPCLK3Freq>:
  * @note   Each time PCLK3 changes, this function must be called to update the
  *         right PCLK3 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK3 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK3Freq(void)
{
 8003c84:	b580      	push	{r7, lr}
 8003c86:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR3 & RCC_CFGR3_PPRE3) >> RCC_CFGR3_PPRE3_Pos]);
 8003c88:	f7ff ffba 	bl	8003c00 <HAL_RCC_GetHCLKFreq>
 8003c8c:	4602      	mov	r2, r0
 8003c8e:	4b05      	ldr	r3, [pc, #20]	@ (8003ca4 <HAL_RCC_GetPCLK3Freq+0x20>)
 8003c90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003c92:	091b      	lsrs	r3, r3, #4
 8003c94:	f003 0307 	and.w	r3, r3, #7
 8003c98:	4903      	ldr	r1, [pc, #12]	@ (8003ca8 <HAL_RCC_GetPCLK3Freq+0x24>)
 8003c9a:	5ccb      	ldrb	r3, [r1, r3]
 8003c9c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8003ca0:	4618      	mov	r0, r3
 8003ca2:	bd80      	pop	{r7, pc}
 8003ca4:	46020c00 	.word	0x46020c00
 8003ca8:	0800913c 	.word	0x0800913c

08003cac <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_15
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b086      	sub	sp, #24
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency;  /* default value 0WS */

  if (__HAL_RCC_PWR_IS_CLK_ENABLED())
 8003cb4:	4b3e      	ldr	r3, [pc, #248]	@ (8003db0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003cb6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cba:	f003 0304 	and.w	r3, r3, #4
 8003cbe:	2b00      	cmp	r3, #0
 8003cc0:	d003      	beq.n	8003cca <RCC_SetFlashLatencyFromMSIRange+0x1e>
  {
    vos = HAL_PWREx_GetVoltageRange();
 8003cc2:	f7fe fd5f 	bl	8002784 <HAL_PWREx_GetVoltageRange>
 8003cc6:	6178      	str	r0, [r7, #20]
 8003cc8:	e019      	b.n	8003cfe <RCC_SetFlashLatencyFromMSIRange+0x52>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 8003cca:	4b39      	ldr	r3, [pc, #228]	@ (8003db0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003ccc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cd0:	4a37      	ldr	r2, [pc, #220]	@ (8003db0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003cd2:	f043 0304 	orr.w	r3, r3, #4
 8003cd6:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 8003cda:	4b35      	ldr	r3, [pc, #212]	@ (8003db0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003cdc:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003ce0:	f003 0304 	and.w	r3, r3, #4
 8003ce4:	60fb      	str	r3, [r7, #12]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 8003ce8:	f7fe fd4c 	bl	8002784 <HAL_PWREx_GetVoltageRange>
 8003cec:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 8003cee:	4b30      	ldr	r3, [pc, #192]	@ (8003db0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003cf0:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8003cf4:	4a2e      	ldr	r2, [pc, #184]	@ (8003db0 <RCC_SetFlashLatencyFromMSIRange+0x104>)
 8003cf6:	f023 0304 	bic.w	r3, r3, #4
 8003cfa:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
  }

  if ((vos == PWR_REGULATOR_VOLTAGE_SCALE1) || (vos == PWR_REGULATOR_VOLTAGE_SCALE2))
 8003cfe:	697b      	ldr	r3, [r7, #20]
 8003d00:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8003d04:	d003      	beq.n	8003d0e <RCC_SetFlashLatencyFromMSIRange+0x62>
 8003d06:	697b      	ldr	r3, [r7, #20]
 8003d08:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8003d0c:	d109      	bne.n	8003d22 <RCC_SetFlashLatencyFromMSIRange+0x76>
  {

    if (msirange < RCC_MSIRANGE_1)
 8003d0e:	687b      	ldr	r3, [r7, #4]
 8003d10:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003d14:	d202      	bcs.n	8003d1c <RCC_SetFlashLatencyFromMSIRange+0x70>
    {
      /* MSI = 48Mhz */
      latency = FLASH_LATENCY_1; /* 1WS */
 8003d16:	2301      	movs	r3, #1
 8003d18:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8003d1a:	e033      	b.n	8003d84 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
    else
    {
      /*  MSI < 48Mhz */
      latency = FLASH_LATENCY_0; /* 0WS */
 8003d1c:	2300      	movs	r3, #0
 8003d1e:	613b      	str	r3, [r7, #16]
    if (msirange < RCC_MSIRANGE_1)
 8003d20:	e030      	b.n	8003d84 <RCC_SetFlashLatencyFromMSIRange+0xd8>
    }
  }
  else
  {
    if (msirange < RCC_MSIRANGE_1)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003d28:	d208      	bcs.n	8003d3c <RCC_SetFlashLatencyFromMSIRange+0x90>
    {
      /* MSI = 48Mhz */
      if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8003d2a:	697b      	ldr	r3, [r7, #20]
 8003d2c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d30:	d102      	bne.n	8003d38 <RCC_SetFlashLatencyFromMSIRange+0x8c>
      {
        latency = FLASH_LATENCY_3; /* 3WS */
 8003d32:	2303      	movs	r3, #3
 8003d34:	613b      	str	r3, [r7, #16]
 8003d36:	e025      	b.n	8003d84 <RCC_SetFlashLatencyFromMSIRange+0xd8>
      }
      else
      {
        return HAL_ERROR;
 8003d38:	2301      	movs	r3, #1
 8003d3a:	e035      	b.n	8003da8 <RCC_SetFlashLatencyFromMSIRange+0xfc>
      }
    }
    else
    {
      if (msirange > RCC_MSIRANGE_2)
 8003d3c:	687b      	ldr	r3, [r7, #4]
 8003d3e:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 8003d42:	d90f      	bls.n	8003d64 <RCC_SetFlashLatencyFromMSIRange+0xb8>
      {
        if (vos == PWR_REGULATOR_VOLTAGE_SCALE4)
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	2b00      	cmp	r3, #0
 8003d48:	d109      	bne.n	8003d5e <RCC_SetFlashLatencyFromMSIRange+0xb2>
        {
          if (msirange > RCC_MSIRANGE_3)
 8003d4a:	687b      	ldr	r3, [r7, #4]
 8003d4c:	f1b3 5f40 	cmp.w	r3, #805306368	@ 0x30000000
 8003d50:	d902      	bls.n	8003d58 <RCC_SetFlashLatencyFromMSIRange+0xac>
          {
            latency = FLASH_LATENCY_0; /* 1WS */
 8003d52:	2300      	movs	r3, #0
 8003d54:	613b      	str	r3, [r7, #16]
 8003d56:	e015      	b.n	8003d84 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_1; /* 0WS */
 8003d58:	2301      	movs	r3, #1
 8003d5a:	613b      	str	r3, [r7, #16]
 8003d5c:	e012      	b.n	8003d84 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_0; /* 0WS */
 8003d5e:	2300      	movs	r3, #0
 8003d60:	613b      	str	r3, [r7, #16]
 8003d62:	e00f      	b.n	8003d84 <RCC_SetFlashLatencyFromMSIRange+0xd8>
        }
      }
      else
      {
        if (msirange == RCC_MSIRANGE_1)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8003d6a:	d109      	bne.n	8003d80 <RCC_SetFlashLatencyFromMSIRange+0xd4>
        {
          if (vos == PWR_REGULATOR_VOLTAGE_SCALE3)
 8003d6c:	697b      	ldr	r3, [r7, #20]
 8003d6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8003d72:	d102      	bne.n	8003d7a <RCC_SetFlashLatencyFromMSIRange+0xce>
          {
            latency = FLASH_LATENCY_1; /* 1WS */
 8003d74:	2301      	movs	r3, #1
 8003d76:	613b      	str	r3, [r7, #16]
 8003d78:	e004      	b.n	8003d84 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
          else
          {
            latency = FLASH_LATENCY_2; /* 2WS */
 8003d7a:	2302      	movs	r3, #2
 8003d7c:	613b      	str	r3, [r7, #16]
 8003d7e:	e001      	b.n	8003d84 <RCC_SetFlashLatencyFromMSIRange+0xd8>
          }
        }
        else
        {
          latency = FLASH_LATENCY_1; /* 1WS */
 8003d80:	2301      	movs	r3, #1
 8003d82:	613b      	str	r3, [r7, #16]
        }
      }
    }
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8003d84:	4b0b      	ldr	r3, [pc, #44]	@ (8003db4 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f023 020f 	bic.w	r2, r3, #15
 8003d8c:	4909      	ldr	r1, [pc, #36]	@ (8003db4 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8003d8e:	693b      	ldr	r3, [r7, #16]
 8003d90:	4313      	orrs	r3, r2
 8003d92:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
  memory by reading the FLASH_ACR register */
  if ((FLASH->ACR & FLASH_ACR_LATENCY) != latency)
 8003d94:	4b07      	ldr	r3, [pc, #28]	@ (8003db4 <RCC_SetFlashLatencyFromMSIRange+0x108>)
 8003d96:	681b      	ldr	r3, [r3, #0]
 8003d98:	f003 030f 	and.w	r3, r3, #15
 8003d9c:	693a      	ldr	r2, [r7, #16]
 8003d9e:	429a      	cmp	r2, r3
 8003da0:	d001      	beq.n	8003da6 <RCC_SetFlashLatencyFromMSIRange+0xfa>
  {
    return HAL_ERROR;
 8003da2:	2301      	movs	r3, #1
 8003da4:	e000      	b.n	8003da8 <RCC_SetFlashLatencyFromMSIRange+0xfc>
  }

  return HAL_OK;
 8003da6:	2300      	movs	r3, #0
}
 8003da8:	4618      	mov	r0, r3
 8003daa:	3718      	adds	r7, #24
 8003dac:	46bd      	mov	sp, r7
 8003dae:	bd80      	pop	{r7, pc}
 8003db0:	46020c00 	.word	0x46020c00
 8003db4:	40022000 	.word	0x40022000

08003db8 <HAL_RCCEx_PeriphCLKConfig>:
  * @retval HAL status
  *
  *         (*) value not defined in all devices.
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(const RCC_PeriphCLKInitTypeDef  *pPeriphClkInit)
{
 8003db8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003dbc:	b0ba      	sub	sp, #232	@ 0xe8
 8003dbe:	af00      	add	r7, sp, #0
 8003dc0:	f8c7 00d4 	str.w	r0, [r7, #212]	@ 0xd4
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8003dc4:	2300      	movs	r3, #0
 8003dc6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8003dca:	2300      	movs	r3, #0
 8003dcc:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(pPeriphClkInit->PeriphClockSelection));

  /*-------------------------- USART1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8003dd0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003dd4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003dd8:	f002 0401 	and.w	r4, r2, #1
 8003ddc:	2500      	movs	r5, #0
 8003dde:	ea54 0305 	orrs.w	r3, r4, r5
 8003de2:	d00b      	beq.n	8003dfc <HAL_RCCEx_PeriphCLKConfig+0x44>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(pPeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(pPeriphClkInit->Usart1ClockSelection);
 8003de4:	4bcb      	ldr	r3, [pc, #812]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003de6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003dea:	f023 0103 	bic.w	r1, r3, #3
 8003dee:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003df2:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003df4:	4ac7      	ldr	r2, [pc, #796]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003df6:	430b      	orrs	r3, r1
 8003df8:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

#if defined(USART2)
  /*-------------------------- USART2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8003dfc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003e00:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e04:	f002 0802 	and.w	r8, r2, #2
 8003e08:	f04f 0900 	mov.w	r9, #0
 8003e0c:	ea58 0309 	orrs.w	r3, r8, r9
 8003e10:	d00b      	beq.n	8003e2a <HAL_RCCEx_PeriphCLKConfig+0x72>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(pPeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(pPeriphClkInit->Usart2ClockSelection);
 8003e12:	4bc0      	ldr	r3, [pc, #768]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003e14:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e18:	f023 010c 	bic.w	r1, r3, #12
 8003e1c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003e20:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003e22:	4abc      	ldr	r2, [pc, #752]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003e24:	430b      	orrs	r3, r1
 8003e26:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }
#endif /* USART2 */

  /*-------------------------- USART3 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8003e2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003e2e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e32:	f002 0a04 	and.w	sl, r2, #4
 8003e36:	f04f 0b00 	mov.w	fp, #0
 8003e3a:	ea5a 030b 	orrs.w	r3, sl, fp
 8003e3e:	d00b      	beq.n	8003e58 <HAL_RCCEx_PeriphCLKConfig+0xa0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(pPeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(pPeriphClkInit->Usart3ClockSelection);
 8003e40:	4bb4      	ldr	r3, [pc, #720]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003e42:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e46:	f023 0130 	bic.w	r1, r3, #48	@ 0x30
 8003e4a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003e4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003e50:	4ab0      	ldr	r2, [pc, #704]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003e52:	430b      	orrs	r3, r1
 8003e54:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART4 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8003e58:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003e5c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e60:	f002 0308 	and.w	r3, r2, #8
 8003e64:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8003e68:	2300      	movs	r3, #0
 8003e6a:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8003e6e:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	@ 0xc8
 8003e72:	460b      	mov	r3, r1
 8003e74:	4313      	orrs	r3, r2
 8003e76:	d00b      	beq.n	8003e90 <HAL_RCCEx_PeriphCLKConfig+0xd8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(pPeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(pPeriphClkInit->Uart4ClockSelection);
 8003e78:	4ba6      	ldr	r3, [pc, #664]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003e7a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003e7e:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003e82:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003e86:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8003e88:	4aa2      	ldr	r2, [pc, #648]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003e8a:	430b      	orrs	r3, r1
 8003e8c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- UART5 clock source configuration --------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8003e90:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003e94:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003e98:	f002 0310 	and.w	r3, r2, #16
 8003e9c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8003ea0:	2300      	movs	r3, #0
 8003ea2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8003ea6:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8003eaa:	460b      	mov	r3, r1
 8003eac:	4313      	orrs	r3, r2
 8003eae:	d00b      	beq.n	8003ec8 <HAL_RCCEx_PeriphCLKConfig+0x110>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(pPeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(pPeriphClkInit->Uart5ClockSelection);
 8003eb0:	4b98      	ldr	r3, [pc, #608]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003eb2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003eb6:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8003eba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ebe:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003ec0:	4a94      	ldr	r2, [pc, #592]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003ec2:	430b      	orrs	r3, r1
 8003ec4:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_USART6_CONFIG(pPeriphClkInit->Usart6ClockSelection);
  }
#endif /* USART6 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8003ec8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ecc:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003ed0:	f002 0320 	and.w	r3, r2, #32
 8003ed4:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8003ed8:	2300      	movs	r3, #0
 8003eda:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
 8003ede:	e9d7 122e 	ldrd	r1, r2, [r7, #184]	@ 0xb8
 8003ee2:	460b      	mov	r3, r1
 8003ee4:	4313      	orrs	r3, r2
 8003ee6:	d00b      	beq.n	8003f00 <HAL_RCCEx_PeriphCLKConfig+0x148>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(pPeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(pPeriphClkInit->Lpuart1ClockSelection);
 8003ee8:	4b8a      	ldr	r3, [pc, #552]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003eea:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003eee:	f023 0107 	bic.w	r1, r3, #7
 8003ef2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003ef6:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8003ef8:	4a86      	ldr	r2, [pc, #536]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003efa:	430b      	orrs	r3, r1
 8003efc:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8003f00:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f04:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f08:	f002 0340 	and.w	r3, r2, #64	@ 0x40
 8003f0c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8003f10:	2300      	movs	r3, #0
 8003f12:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8003f16:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	@ 0xb0
 8003f1a:	460b      	mov	r3, r1
 8003f1c:	4313      	orrs	r3, r2
 8003f1e:	d00b      	beq.n	8003f38 <HAL_RCCEx_PeriphCLKConfig+0x180>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(pPeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(pPeriphClkInit->I2c1ClockSelection);
 8003f20:	4b7c      	ldr	r3, [pc, #496]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f22:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f26:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 8003f2a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f2e:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8003f30:	4a78      	ldr	r2, [pc, #480]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f32:	430b      	orrs	r3, r1
 8003f34:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8003f38:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f3c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f40:	f002 0380 	and.w	r3, r2, #128	@ 0x80
 8003f44:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8003f48:	2300      	movs	r3, #0
 8003f4a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8003f4e:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8003f52:	460b      	mov	r3, r1
 8003f54:	4313      	orrs	r3, r2
 8003f56:	d00b      	beq.n	8003f70 <HAL_RCCEx_PeriphCLKConfig+0x1b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(pPeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(pPeriphClkInit->I2c2ClockSelection);
 8003f58:	4b6e      	ldr	r3, [pc, #440]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f5a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003f5e:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8003f62:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8003f68:	4a6a      	ldr	r2, [pc, #424]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f6a:	430b      	orrs	r3, r1
 8003f6c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8003f70:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f74:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003f78:	f402 7380 	and.w	r3, r2, #256	@ 0x100
 8003f7c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8003f80:	2300      	movs	r3, #0
 8003f82:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 8003f86:	e9d7 1228 	ldrd	r1, r2, [r7, #160]	@ 0xa0
 8003f8a:	460b      	mov	r3, r1
 8003f8c:	4313      	orrs	r3, r2
 8003f8e:	d00b      	beq.n	8003fa8 <HAL_RCCEx_PeriphCLKConfig+0x1f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(pPeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(pPeriphClkInit->I2c3ClockSelection);
 8003f90:	4b60      	ldr	r3, [pc, #384]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003f92:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8003f96:	f023 01c0 	bic.w	r1, r3, #192	@ 0xc0
 8003f9a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003f9e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8003fa0:	4a5c      	ldr	r2, [pc, #368]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003fa2:	430b      	orrs	r3, r1
 8003fa4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8003fa8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003fac:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fb0:	f402 0380 	and.w	r3, r2, #4194304	@ 0x400000
 8003fb4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8003fb8:	2300      	movs	r3, #0
 8003fba:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8003fbe:	e9d7 1226 	ldrd	r1, r2, [r7, #152]	@ 0x98
 8003fc2:	460b      	mov	r3, r1
 8003fc4:	4313      	orrs	r3, r2
 8003fc6:	d00b      	beq.n	8003fe0 <HAL_RCCEx_PeriphCLKConfig+0x228>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(pPeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(pPeriphClkInit->I2c4ClockSelection);
 8003fc8:	4b52      	ldr	r3, [pc, #328]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003fca:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8003fce:	f423 4140 	bic.w	r1, r3, #49152	@ 0xc000
 8003fd2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003fd6:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8003fd8:	4a4e      	ldr	r2, [pc, #312]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8003fda:	430b      	orrs	r3, r1
 8003fdc:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
    __HAL_RCC_I2C6_CONFIG(pPeriphClkInit->I2c6ClockSelection);
  }
#endif /* I2C6 */

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8003fe0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8003fe4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003fe8:	f402 7300 	and.w	r3, r2, #512	@ 0x200
 8003fec:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8003ff0:	2300      	movs	r3, #0
 8003ff2:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8003ff6:	e9d7 1224 	ldrd	r1, r2, [r7, #144]	@ 0x90
 8003ffa:	460b      	mov	r3, r1
 8003ffc:	4313      	orrs	r3, r2
 8003ffe:	d00b      	beq.n	8004018 <HAL_RCCEx_PeriphCLKConfig+0x260>
  {
    assert_param(IS_RCC_LPTIM1CLK(pPeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(pPeriphClkInit->Lptim1ClockSelection);
 8004000:	4b44      	ldr	r3, [pc, #272]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004002:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004006:	f423 6140 	bic.w	r1, r3, #3072	@ 0xc00
 800400a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800400e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8004010:	4a40      	ldr	r2, [pc, #256]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004012:	430b      	orrs	r3, r1
 8004014:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004018:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800401c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004020:	f402 6380 	and.w	r3, r2, #1024	@ 0x400
 8004024:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8004028:	2300      	movs	r3, #0
 800402a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800402e:	e9d7 1222 	ldrd	r1, r2, [r7, #136]	@ 0x88
 8004032:	460b      	mov	r3, r1
 8004034:	4313      	orrs	r3, r2
 8004036:	d00b      	beq.n	8004050 <HAL_RCCEx_PeriphCLKConfig+0x298>
  {
    assert_param(IS_RCC_LPTIM2CLK(pPeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(pPeriphClkInit->Lptim2ClockSelection);
 8004038:	4b36      	ldr	r3, [pc, #216]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800403a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800403e:	f423 2140 	bic.w	r1, r3, #786432	@ 0xc0000
 8004042:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004046:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 8004048:	4a32      	ldr	r2, [pc, #200]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 800404a:	430b      	orrs	r3, r1
 800404c:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
  }

  /*-------------------------- LPTIM34 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM34) == (RCC_PERIPHCLK_LPTIM34))
 8004050:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004054:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004058:	f402 6300 	and.w	r3, r2, #2048	@ 0x800
 800405c:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8004060:	2300      	movs	r3, #0
 8004062:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8004066:	e9d7 1220 	ldrd	r1, r2, [r7, #128]	@ 0x80
 800406a:	460b      	mov	r3, r1
 800406c:	4313      	orrs	r3, r2
 800406e:	d00c      	beq.n	800408a <HAL_RCCEx_PeriphCLKConfig+0x2d2>
  {
    assert_param(IS_RCC_LPTIM34CLK(pPeriphClkInit->Lptim34ClockSelection));
    __HAL_RCC_LPTIM34_CONFIG(pPeriphClkInit->Lptim34ClockSelection);
 8004070:	4b28      	ldr	r3, [pc, #160]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004072:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004076:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 800407a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800407e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8004082:	4a24      	ldr	r2, [pc, #144]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 8004084:	430b      	orrs	r3, r1
 8004086:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
  }

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 800408a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800408e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004092:	f402 5300 	and.w	r3, r2, #8192	@ 0x2000
 8004096:	67bb      	str	r3, [r7, #120]	@ 0x78
 8004098:	2300      	movs	r3, #0
 800409a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800409c:	e9d7 121e 	ldrd	r1, r2, [r7, #120]	@ 0x78
 80040a0:	460b      	mov	r3, r1
 80040a2:	4313      	orrs	r3, r2
 80040a4:	d04f      	beq.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x38e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(pPeriphClkInit->Sai1ClockSelection));

    switch (pPeriphClkInit->Sai1ClockSelection)
 80040a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80040aa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80040ae:	2b80      	cmp	r3, #128	@ 0x80
 80040b0:	d02d      	beq.n	800410e <HAL_RCCEx_PeriphCLKConfig+0x356>
 80040b2:	2b80      	cmp	r3, #128	@ 0x80
 80040b4:	d827      	bhi.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80040b6:	2b60      	cmp	r3, #96	@ 0x60
 80040b8:	d02e      	beq.n	8004118 <HAL_RCCEx_PeriphCLKConfig+0x360>
 80040ba:	2b60      	cmp	r3, #96	@ 0x60
 80040bc:	d823      	bhi.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80040be:	2b40      	cmp	r3, #64	@ 0x40
 80040c0:	d006      	beq.n	80040d0 <HAL_RCCEx_PeriphCLKConfig+0x318>
 80040c2:	2b40      	cmp	r3, #64	@ 0x40
 80040c4:	d81f      	bhi.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x34e>
 80040c6:	2b00      	cmp	r3, #0
 80040c8:	d009      	beq.n	80040de <HAL_RCCEx_PeriphCLKConfig+0x326>
 80040ca:	2b20      	cmp	r3, #32
 80040cc:	d011      	beq.n	80040f2 <HAL_RCCEx_PeriphCLKConfig+0x33a>
 80040ce:	e01a      	b.n	8004106 <HAL_RCCEx_PeriphCLKConfig+0x34e>
    {
      case RCC_SAI1CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI1*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80040d0:	4b10      	ldr	r3, [pc, #64]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80040d2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80040d4:	4a0f      	ldr	r2, [pc, #60]	@ (8004114 <HAL_RCCEx_PeriphCLKConfig+0x35c>)
 80040d6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80040da:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI1 clock source config set later after clock selection check */
        break;
 80040dc:	e01d      	b.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for SAI1*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80040de:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80040e2:	3308      	adds	r3, #8
 80040e4:	4618      	mov	r0, r3
 80040e6:	f002 fa17 	bl	8006518 <RCCEx_PLL2_Config>
 80040ea:	4603      	mov	r3, r0
 80040ec:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 80040f0:	e013      	b.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x362>

      case RCC_SAI1CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI1*/
        /* PLL3 P input clock, parameters M, N & P configuration clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80040f2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80040f6:	332c      	adds	r3, #44	@ 0x2c
 80040f8:	4618      	mov	r0, r3
 80040fa:	f002 faa5 	bl	8006648 <RCCEx_PLL3_Config>
 80040fe:	4603      	mov	r3, r0
 8004100:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI1 clock source config set later after clock selection check */
        break;
 8004104:	e009      	b.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x362>
      case RCC_SAI1CLKSOURCE_HSI:      /* HSI is used as source of SAI1 clock*/
        /* SAI1 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 8004106:	2301      	movs	r3, #1
 8004108:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800410c:	e005      	b.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x362>
        break;
 800410e:	bf00      	nop
 8004110:	e003      	b.n	800411a <HAL_RCCEx_PeriphCLKConfig+0x362>
 8004112:	bf00      	nop
 8004114:	46020c00 	.word	0x46020c00
        break;
 8004118:	bf00      	nop
    }

    if (ret == HAL_OK)
 800411a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800411e:	2b00      	cmp	r3, #0
 8004120:	d10d      	bne.n	800413e <HAL_RCCEx_PeriphCLKConfig+0x386>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(pPeriphClkInit->Sai1ClockSelection);
 8004122:	4bb6      	ldr	r3, [pc, #728]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004124:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004128:	f023 01e0 	bic.w	r1, r3, #224	@ 0xe0
 800412c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004130:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8004134:	4ab1      	ldr	r2, [pc, #708]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004136:	430b      	orrs	r3, r1
 8004138:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 800413c:	e003      	b.n	8004146 <HAL_RCCEx_PeriphCLKConfig+0x38e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800413e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004142:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAI2)
  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if ((((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004146:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800414a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800414e:	f402 4380 	and.w	r3, r2, #16384	@ 0x4000
 8004152:	673b      	str	r3, [r7, #112]	@ 0x70
 8004154:	2300      	movs	r3, #0
 8004156:	677b      	str	r3, [r7, #116]	@ 0x74
 8004158:	e9d7 121c 	ldrd	r1, r2, [r7, #112]	@ 0x70
 800415c:	460b      	mov	r3, r1
 800415e:	4313      	orrs	r3, r2
 8004160:	d053      	beq.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x452>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(pPeriphClkInit->Sai2ClockSelection));

    switch (pPeriphClkInit->Sai2ClockSelection)
 8004162:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004166:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800416a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800416e:	d033      	beq.n	80041d8 <HAL_RCCEx_PeriphCLKConfig+0x420>
 8004170:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8004174:	d82c      	bhi.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8004176:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800417a:	d02f      	beq.n	80041dc <HAL_RCCEx_PeriphCLKConfig+0x424>
 800417c:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8004180:	d826      	bhi.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x418>
 8004182:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8004186:	d008      	beq.n	800419a <HAL_RCCEx_PeriphCLKConfig+0x3e2>
 8004188:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800418c:	d820      	bhi.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x418>
 800418e:	2b00      	cmp	r3, #0
 8004190:	d00a      	beq.n	80041a8 <HAL_RCCEx_PeriphCLKConfig+0x3f0>
 8004192:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8004196:	d011      	beq.n	80041bc <HAL_RCCEx_PeriphCLKConfig+0x404>
 8004198:	e01a      	b.n	80041d0 <HAL_RCCEx_PeriphCLKConfig+0x418>
    {
      case RCC_SAI2CLKSOURCE_PLL1:      /* PLL is used as clock source for SAI2*/
        /* Enable SAI Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 800419a:	4b98      	ldr	r3, [pc, #608]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800419c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800419e:	4a97      	ldr	r2, [pc, #604]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80041a0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80041a4:	6293      	str	r3, [r2, #40]	@ 0x28
        /* SAI2 clock source config set later after clock selection check */
        break;
 80041a6:	e01a      	b.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2 is used as clock source for SAI2*/
        /* PLL2 P input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80041a8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80041ac:	3308      	adds	r3, #8
 80041ae:	4618      	mov	r0, r3
 80041b0:	f002 f9b2 	bl	8006518 <RCCEx_PLL2_Config>
 80041b4:	4603      	mov	r3, r0
 80041b6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 80041ba:	e010      	b.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x426>

      case RCC_SAI2CLKSOURCE_PLL3:  /* PLL3 is used as clock source for SAI2*/
        /* PLL3 P input clock, parameters M, N & P configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80041bc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80041c0:	332c      	adds	r3, #44	@ 0x2c
 80041c2:	4618      	mov	r0, r3
 80041c4:	f002 fa40 	bl	8006648 <RCCEx_PLL3_Config>
 80041c8:	4603      	mov	r3, r0
 80041ca:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* SAI2 clock source config set later after clock selection check */
        break;
 80041ce:	e006      	b.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x426>
      case RCC_SAI2CLKSOURCE_HSI:      /* HSI is used as source of SAI2 clock*/
        /* SAI2 clock source config set later after clock selection check */
        break;

      default:
        ret = HAL_ERROR;
 80041d0:	2301      	movs	r3, #1
 80041d2:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80041d6:	e002      	b.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 80041d8:	bf00      	nop
 80041da:	e000      	b.n	80041de <HAL_RCCEx_PeriphCLKConfig+0x426>
        break;
 80041dc:	bf00      	nop
    }

    if (ret == HAL_OK)
 80041de:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d10d      	bne.n	8004202 <HAL_RCCEx_PeriphCLKConfig+0x44a>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(pPeriphClkInit->Sai2ClockSelection);
 80041e6:	4b85      	ldr	r3, [pc, #532]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80041e8:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80041ec:	f423 61e0 	bic.w	r1, r3, #1792	@ 0x700
 80041f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80041f4:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80041f8:	4a80      	ldr	r2, [pc, #512]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80041fa:	430b      	orrs	r3, r1
 80041fc:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004200:	e003      	b.n	800420a <HAL_RCCEx_PeriphCLKConfig+0x452>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004202:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004206:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* SAI2 */

  /*-------------------------- ADCDAC clock source configuration ----------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADCDAC) == RCC_PERIPHCLK_ADCDAC)
 800420a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800420e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004212:	f402 4300 	and.w	r3, r2, #32768	@ 0x8000
 8004216:	66bb      	str	r3, [r7, #104]	@ 0x68
 8004218:	2300      	movs	r3, #0
 800421a:	66fb      	str	r3, [r7, #108]	@ 0x6c
 800421c:	e9d7 121a 	ldrd	r1, r2, [r7, #104]	@ 0x68
 8004220:	460b      	mov	r3, r1
 8004222:	4313      	orrs	r3, r2
 8004224:	d046      	beq.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCDACCLKSOURCE(pPeriphClkInit->AdcDacClockSelection));

    switch (pPeriphClkInit->AdcDacClockSelection)
 8004226:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800422a:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 800422e:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004232:	d028      	beq.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8004234:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8004238:	d821      	bhi.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800423a:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 800423e:	d022      	beq.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8004240:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004244:	d81b      	bhi.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8004246:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 800424a:	d01c      	beq.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 800424c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8004250:	d815      	bhi.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 8004252:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004256:	d008      	beq.n	800426a <HAL_RCCEx_PeriphCLKConfig+0x4b2>
 8004258:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800425c:	d80f      	bhi.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
 800425e:	2b00      	cmp	r3, #0
 8004260:	d011      	beq.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8004262:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8004266:	d00e      	beq.n	8004286 <HAL_RCCEx_PeriphCLKConfig+0x4ce>
 8004268:	e009      	b.n	800427e <HAL_RCCEx_PeriphCLKConfig+0x4c6>
    {
      case RCC_ADCDACCLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P, & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 800426a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800426e:	3308      	adds	r3, #8
 8004270:	4618      	mov	r0, r3
 8004272:	f002 f951 	bl	8006518 <RCCEx_PLL2_Config>
 8004276:	4603      	mov	r3, r0
 8004278:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800427c:	e004      	b.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
      case RCC_ADCDACCLKSOURCE_HSE:
      case RCC_ADCDACCLKSOURCE_HSI:
      case RCC_ADCDACCLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800427e:	2301      	movs	r3, #1
 8004280:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004284:	e000      	b.n	8004288 <HAL_RCCEx_PeriphCLKConfig+0x4d0>
        break;
 8004286:	bf00      	nop
    }

    if (ret == HAL_OK)
 8004288:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800428c:	2b00      	cmp	r3, #0
 800428e:	d10d      	bne.n	80042ac <HAL_RCCEx_PeriphCLKConfig+0x4f4>
    {
      /* Configure the ADC1 interface clock source */
      __HAL_RCC_ADCDAC_CONFIG(pPeriphClkInit->AdcDacClockSelection);
 8004290:	4b5a      	ldr	r3, [pc, #360]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004292:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004296:	f423 41e0 	bic.w	r1, r3, #28672	@ 0x7000
 800429a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800429e:	f8d3 30a8 	ldr.w	r3, [r3, #168]	@ 0xa8
 80042a2:	4a56      	ldr	r2, [pc, #344]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80042a4:	430b      	orrs	r3, r1
 80042a6:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80042aa:	e003      	b.n	80042b4 <HAL_RCCEx_PeriphCLKConfig+0x4fc>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80042ac:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80042b0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- MDF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_MDF1) == RCC_PERIPHCLK_MDF1)
 80042b4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042bc:	f402 3380 	and.w	r3, r2, #65536	@ 0x10000
 80042c0:	663b      	str	r3, [r7, #96]	@ 0x60
 80042c2:	2300      	movs	r3, #0
 80042c4:	667b      	str	r3, [r7, #100]	@ 0x64
 80042c6:	e9d7 1218 	ldrd	r1, r2, [r7, #96]	@ 0x60
 80042ca:	460b      	mov	r3, r1
 80042cc:	4313      	orrs	r3, r2
 80042ce:	d03f      	beq.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x598>
  {
    /* Check the parameters */
    assert_param(IS_RCC_MDF1CLKSOURCE(pPeriphClkInit->Mdf1ClockSelection));

    switch (pPeriphClkInit->Mdf1ClockSelection)
 80042d0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80042d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80042d8:	2b04      	cmp	r3, #4
 80042da:	d81e      	bhi.n	800431a <HAL_RCCEx_PeriphCLKConfig+0x562>
 80042dc:	a201      	add	r2, pc, #4	@ (adr r2, 80042e4 <HAL_RCCEx_PeriphCLKConfig+0x52c>)
 80042de:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042e2:	bf00      	nop
 80042e4:	08004323 	.word	0x08004323
 80042e8:	080042f9 	.word	0x080042f9
 80042ec:	08004307 	.word	0x08004307
 80042f0:	08004323 	.word	0x08004323
 80042f4:	08004323 	.word	0x08004323
    {
      case RCC_MDF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80042f8:	4b40      	ldr	r3, [pc, #256]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80042fa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80042fc:	4a3f      	ldr	r2, [pc, #252]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80042fe:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8004302:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 8004304:	e00e      	b.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 8004306:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800430a:	332c      	adds	r3, #44	@ 0x2c
 800430c:	4618      	mov	r0, r3
 800430e:	f002 f99b 	bl	8006648 <RCCEx_PLL3_Config>
 8004312:	4603      	mov	r3, r0
 8004314:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004318:	e004      	b.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x56c>
      case RCC_MDF1CLKSOURCE_PIN:
        break;
      case RCC_MDF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 800431a:	2301      	movs	r3, #1
 800431c:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004320:	e000      	b.n	8004324 <HAL_RCCEx_PeriphCLKConfig+0x56c>
        break;
 8004322:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004324:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004328:	2b00      	cmp	r3, #0
 800432a:	d10d      	bne.n	8004348 <HAL_RCCEx_PeriphCLKConfig+0x590>
    {
      /* Configure the MDF1 interface clock source */
      __HAL_RCC_MDF1_CONFIG(pPeriphClkInit->Mdf1ClockSelection);
 800432c:	4b33      	ldr	r3, [pc, #204]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 800432e:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004332:	f023 0107 	bic.w	r1, r3, #7
 8004336:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800433a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800433e:	4a2f      	ldr	r2, [pc, #188]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 8004340:	430b      	orrs	r3, r1
 8004342:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 8004346:	e003      	b.n	8004350 <HAL_RCCEx_PeriphCLKConfig+0x598>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004348:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800434c:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- ADF1 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADF1) == RCC_PERIPHCLK_ADF1)
 8004350:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004354:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004358:	f402 3300 	and.w	r3, r2, #131072	@ 0x20000
 800435c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800435e:	2300      	movs	r3, #0
 8004360:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8004362:	e9d7 1216 	ldrd	r1, r2, [r7, #88]	@ 0x58
 8004366:	460b      	mov	r3, r1
 8004368:	4313      	orrs	r3, r2
 800436a:	d04d      	beq.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADF1CLKSOURCE(pPeriphClkInit->Adf1ClockSelection));
    switch (pPeriphClkInit->Adf1ClockSelection)
 800436c:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004370:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8004374:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8004378:	d028      	beq.n	80043cc <HAL_RCCEx_PeriphCLKConfig+0x614>
 800437a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800437e:	d821      	bhi.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8004380:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8004384:	d024      	beq.n	80043d0 <HAL_RCCEx_PeriphCLKConfig+0x618>
 8004386:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 800438a:	d81b      	bhi.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 800438c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004390:	d00e      	beq.n	80043b0 <HAL_RCCEx_PeriphCLKConfig+0x5f8>
 8004392:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8004396:	d815      	bhi.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x60c>
 8004398:	2b00      	cmp	r3, #0
 800439a:	d01b      	beq.n	80043d4 <HAL_RCCEx_PeriphCLKConfig+0x61c>
 800439c:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80043a0:	d110      	bne.n	80043c4 <HAL_RCCEx_PeriphCLKConfig+0x60c>
    {
      case RCC_ADF1CLKSOURCE_PLL1:
        /* Enable PLL1 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 80043a2:	4b16      	ldr	r3, [pc, #88]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80043a4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80043a6:	4a15      	ldr	r2, [pc, #84]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80043a8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80043ac:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80043ae:	e012      	b.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PLL3:
        /* PLL3 Q input clock, parameters M, N & Q configuration and clock output (PLL3ClockOut) */
        ret = RCCEx_PLL3_Config(&(pPeriphClkInit->PLL3));
 80043b0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80043b4:	332c      	adds	r3, #44	@ 0x2c
 80043b6:	4618      	mov	r0, r3
 80043b8:	f002 f946 	bl	8006648 <RCCEx_PLL3_Config>
 80043bc:	4603      	mov	r3, r0
 80043be:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80043c2:	e008      	b.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
      case RCC_ADF1CLKSOURCE_PIN:
        break;
      case RCC_ADF1CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80043c4:	2301      	movs	r3, #1
 80043c6:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80043ca:	e004      	b.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 80043cc:	bf00      	nop
 80043ce:	e002      	b.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 80043d0:	bf00      	nop
 80043d2:	e000      	b.n	80043d6 <HAL_RCCEx_PeriphCLKConfig+0x61e>
        break;
 80043d4:	bf00      	nop
    }
    if (ret == HAL_OK)
 80043d6:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80043da:	2b00      	cmp	r3, #0
 80043dc:	d110      	bne.n	8004400 <HAL_RCCEx_PeriphCLKConfig+0x648>
    {
      /* Configure the ADF1 interface clock source */
      __HAL_RCC_ADF1_CONFIG(pPeriphClkInit->Adf1ClockSelection);
 80043de:	4b07      	ldr	r3, [pc, #28]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80043e0:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80043e4:	f423 21e0 	bic.w	r1, r3, #458752	@ 0x70000
 80043e8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80043ec:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80043f0:	4a02      	ldr	r2, [pc, #8]	@ (80043fc <HAL_RCCEx_PeriphCLKConfig+0x644>)
 80043f2:	430b      	orrs	r3, r1
 80043f4:	f8c2 30e8 	str.w	r3, [r2, #232]	@ 0xe8
 80043f8:	e006      	b.n	8004408 <HAL_RCCEx_PeriphCLKConfig+0x650>
 80043fa:	bf00      	nop
 80043fc:	46020c00 	.word	0x46020c00
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004400:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004404:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- RTC clock source configuration ----------------------*/
  if ((pPeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004408:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800440c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004410:	f402 2380 	and.w	r3, r2, #262144	@ 0x40000
 8004414:	653b      	str	r3, [r7, #80]	@ 0x50
 8004416:	2300      	movs	r3, #0
 8004418:	657b      	str	r3, [r7, #84]	@ 0x54
 800441a:	e9d7 1214 	ldrd	r1, r2, [r7, #80]	@ 0x50
 800441e:	460b      	mov	r3, r1
 8004420:	4313      	orrs	r3, r2
 8004422:	f000 80b5 	beq.w	8004590 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004426:	2300      	movs	r3, #0
 8004428:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(pPeriphClkInit->RTCClockSelection));
    /* Enable Power Clock */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800442c:	4b9d      	ldr	r3, [pc, #628]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800442e:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004432:	f003 0304 	and.w	r3, r3, #4
 8004436:	2b00      	cmp	r3, #0
 8004438:	d113      	bne.n	8004462 <HAL_RCCEx_PeriphCLKConfig+0x6aa>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 800443a:	4b9a      	ldr	r3, [pc, #616]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800443c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004440:	4a98      	ldr	r2, [pc, #608]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004442:	f043 0304 	orr.w	r3, r3, #4
 8004446:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
 800444a:	4b96      	ldr	r3, [pc, #600]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800444c:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004450:	f003 0304 	and.w	r3, r3, #4
 8004454:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8004458:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
      pwrclkchanged = SET;
 800445c:	2301      	movs	r3, #1
 800445e:	f887 30e1 	strb.w	r3, [r7, #225]	@ 0xe1
    }
    /* Enable write access to Backup domain */
    SET_BIT(PWR->DBPR, PWR_DBPR_DBP);
 8004462:	4b91      	ldr	r3, [pc, #580]	@ (80046a8 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8004464:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004466:	4a90      	ldr	r2, [pc, #576]	@ (80046a8 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8004468:	f043 0301 	orr.w	r3, r3, #1
 800446c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800446e:	f7fd fa95 	bl	800199c <HAL_GetTick>
 8004472:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004476:	e00b      	b.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
    {
      if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004478:	f7fd fa90 	bl	800199c <HAL_GetTick>
 800447c:	4602      	mov	r2, r0
 800447e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004482:	1ad3      	subs	r3, r2, r3
 8004484:	2b02      	cmp	r3, #2
 8004486:	d903      	bls.n	8004490 <HAL_RCCEx_PeriphCLKConfig+0x6d8>
      {
        ret = HAL_TIMEOUT;
 8004488:	2303      	movs	r3, #3
 800448a:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 800448e:	e005      	b.n	800449c <HAL_RCCEx_PeriphCLKConfig+0x6e4>
    while (HAL_IS_BIT_CLR(PWR->DBPR, PWR_DBPR_DBP))
 8004490:	4b85      	ldr	r3, [pc, #532]	@ (80046a8 <HAL_RCCEx_PeriphCLKConfig+0x8f0>)
 8004492:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004494:	f003 0301 	and.w	r3, r3, #1
 8004498:	2b00      	cmp	r3, #0
 800449a:	d0ed      	beq.n	8004478 <HAL_RCCEx_PeriphCLKConfig+0x6c0>
      }
    }

    if (ret == HAL_OK)
 800449c:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80044a0:	2b00      	cmp	r3, #0
 80044a2:	d165      	bne.n	8004570 <HAL_RCCEx_PeriphCLKConfig+0x7b8>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 80044a4:	4b7f      	ldr	r3, [pc, #508]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80044a6:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044aa:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80044ae:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4

      if ((tmpregister != RCC_RTCCLKSOURCE_NO_CLK) && (tmpregister != pPeriphClkInit->RTCClockSelection))
 80044b2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d023      	beq.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x74a>
 80044ba:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80044be:	f8d3 20c0 	ldr.w	r2, [r3, #192]	@ 0xc0
 80044c2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044c6:	4293      	cmp	r3, r2
 80044c8:	d01b      	beq.n	8004502 <HAL_RCCEx_PeriphCLKConfig+0x74a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80044ca:	4b76      	ldr	r3, [pc, #472]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80044cc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044d0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80044d4:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80044d8:	4b72      	ldr	r3, [pc, #456]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80044da:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044de:	4a71      	ldr	r2, [pc, #452]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80044e0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80044e4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        __HAL_RCC_BACKUPRESET_RELEASE();
 80044e8:	4b6e      	ldr	r3, [pc, #440]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80044ea:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80044ee:	4a6d      	ldr	r2, [pc, #436]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80044f0:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80044f4:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80044f8:	4a6a      	ldr	r2, [pc, #424]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80044fa:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80044fe:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004502:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8004506:	f003 0301 	and.w	r3, r3, #1
 800450a:	2b00      	cmp	r3, #0
 800450c:	d019      	beq.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x78a>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800450e:	f7fd fa45 	bl	800199c <HAL_GetTick>
 8004512:	f8c7 00dc 	str.w	r0, [r7, #220]	@ 0xdc

        /* Wait till LSE is ready */
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004516:	e00d      	b.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x77c>
        {
          if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004518:	f7fd fa40 	bl	800199c <HAL_GetTick>
 800451c:	4602      	mov	r2, r0
 800451e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8004522:	1ad2      	subs	r2, r2, r3
 8004524:	f241 3388 	movw	r3, #5000	@ 0x1388
 8004528:	429a      	cmp	r2, r3
 800452a:	d903      	bls.n	8004534 <HAL_RCCEx_PeriphCLKConfig+0x77c>
          {
            ret = HAL_TIMEOUT;
 800452c:	2303      	movs	r3, #3
 800452e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
            break;
 8004532:	e006      	b.n	8004542 <HAL_RCCEx_PeriphCLKConfig+0x78a>
        while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004534:	4b5b      	ldr	r3, [pc, #364]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004536:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800453a:	f003 0302 	and.w	r3, r3, #2
 800453e:	2b00      	cmp	r3, #0
 8004540:	d0ea      	beq.n	8004518 <HAL_RCCEx_PeriphCLKConfig+0x760>
          }
        }
      }

      if (ret == HAL_OK)
 8004542:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004546:	2b00      	cmp	r3, #0
 8004548:	d10d      	bne.n	8004566 <HAL_RCCEx_PeriphCLKConfig+0x7ae>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(pPeriphClkInit->RTCClockSelection);
 800454a:	4b56      	ldr	r3, [pc, #344]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800454c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8004550:	f423 7140 	bic.w	r1, r3, #768	@ 0x300
 8004554:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004558:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800455c:	4a51      	ldr	r2, [pc, #324]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800455e:	430b      	orrs	r3, r1
 8004560:	f8c2 30f0 	str.w	r3, [r2, #240]	@ 0xf0
 8004564:	e008      	b.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004566:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800456a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
 800456e:	e003      	b.n	8004578 <HAL_RCCEx_PeriphCLKConfig+0x7c0>
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004570:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004574:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8004578:	f897 30e1 	ldrb.w	r3, [r7, #225]	@ 0xe1
 800457c:	2b01      	cmp	r3, #1
 800457e:	d107      	bne.n	8004590 <HAL_RCCEx_PeriphCLKConfig+0x7d8>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004580:	4b48      	ldr	r3, [pc, #288]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004582:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8004586:	4a47      	ldr	r2, [pc, #284]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004588:	f023 0304 	bic.w	r3, r3, #4
 800458c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94
    }
  }

  /*-------------------------------------- ICLK Configuration -----------------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ICLK) == RCC_PERIPHCLK_ICLK)
 8004590:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004594:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004598:	f402 1380 	and.w	r3, r2, #1048576	@ 0x100000
 800459c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800459e:	2300      	movs	r3, #0
 80045a0:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80045a2:	e9d7 1212 	ldrd	r1, r2, [r7, #72]	@ 0x48
 80045a6:	460b      	mov	r3, r1
 80045a8:	4313      	orrs	r3, r2
 80045aa:	d042      	beq.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x87a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ICLKCLKSOURCE(pPeriphClkInit->IclkClockSelection));

    switch (pPeriphClkInit->IclkClockSelection)
 80045ac:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80045b0:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 80045b4:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80045b8:	d022      	beq.n	8004600 <HAL_RCCEx_PeriphCLKConfig+0x848>
 80045ba:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80045be:	d81b      	bhi.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x840>
 80045c0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045c4:	d011      	beq.n	80045ea <HAL_RCCEx_PeriphCLKConfig+0x832>
 80045c6:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80045ca:	d815      	bhi.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x840>
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d019      	beq.n	8004604 <HAL_RCCEx_PeriphCLKConfig+0x84c>
 80045d0:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80045d4:	d110      	bne.n	80045f8 <HAL_RCCEx_PeriphCLKConfig+0x840>
    {
      case RCC_ICLK_CLKSOURCE_PLL2:
        /* PLL2 input clock, parameters M, N,P,Q & R configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80045d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80045da:	3308      	adds	r3, #8
 80045dc:	4618      	mov	r0, r3
 80045de:	f001 ff9b 	bl	8006518 <RCCEx_PLL2_Config>
 80045e2:	4603      	mov	r3, r0
 80045e4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80045e8:	e00d      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_PLL1:
        /* Enable ICLK Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 80045ea:	4b2e      	ldr	r3, [pc, #184]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80045ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80045ee:	4a2d      	ldr	r2, [pc, #180]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 80045f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80045f4:	6293      	str	r3, [r2, #40]	@ 0x28
        break;
 80045f6:	e006      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x84e>
      case RCC_ICLK_CLKSOURCE_HSI48:
        break;
      case RCC_ICLK_CLKSOURCE_MSIK:
        break;
      default:
        ret = HAL_ERROR;
 80045f8:	2301      	movs	r3, #1
 80045fa:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80045fe:	e002      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 8004600:	bf00      	nop
 8004602:	e000      	b.n	8004606 <HAL_RCCEx_PeriphCLKConfig+0x84e>
        break;
 8004604:	bf00      	nop
    }
    if (ret == HAL_OK)
 8004606:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800460a:	2b00      	cmp	r3, #0
 800460c:	d10d      	bne.n	800462a <HAL_RCCEx_PeriphCLKConfig+0x872>
    {
      /* Configure the CLK48 source */
      __HAL_RCC_CLK48_CONFIG(pPeriphClkInit->IclkClockSelection);
 800460e:	4b25      	ldr	r3, [pc, #148]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004610:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004614:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 8004618:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800461c:	f8d3 30a0 	ldr.w	r3, [r3, #160]	@ 0xa0
 8004620:	4a20      	ldr	r2, [pc, #128]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004622:	430b      	orrs	r3, r1
 8004624:	f8c2 30e0 	str.w	r3, [r2, #224]	@ 0xe0
 8004628:	e003      	b.n	8004632 <HAL_RCCEx_PeriphCLKConfig+0x87a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 800462a:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800462e:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*------------------------------ RNG Configuration -------------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == RCC_PERIPHCLK_RNG)
 8004632:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004636:	e9d3 2300 	ldrd	r2, r3, [r3]
 800463a:	f402 2300 	and.w	r3, r2, #524288	@ 0x80000
 800463e:	643b      	str	r3, [r7, #64]	@ 0x40
 8004640:	2300      	movs	r3, #0
 8004642:	647b      	str	r3, [r7, #68]	@ 0x44
 8004644:	e9d7 1210 	ldrd	r1, r2, [r7, #64]	@ 0x40
 8004648:	460b      	mov	r3, r1
 800464a:	4313      	orrs	r3, r2
 800464c:	d032      	beq.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
  {

    /* Check the parameters */
    assert_param(IS_RCC_RNGCLKSOURCE(pPeriphClkInit->RngClockSelection));

    switch (pPeriphClkInit->RngClockSelection)
 800464e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004652:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004656:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800465a:	d00b      	beq.n	8004674 <HAL_RCCEx_PeriphCLKConfig+0x8bc>
 800465c:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8004660:	d804      	bhi.n	800466c <HAL_RCCEx_PeriphCLKConfig+0x8b4>
 8004662:	2b00      	cmp	r3, #0
 8004664:	d008      	beq.n	8004678 <HAL_RCCEx_PeriphCLKConfig+0x8c0>
 8004666:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800466a:	d007      	beq.n	800467c <HAL_RCCEx_PeriphCLKConfig+0x8c4>
      case RCC_RNGCLKSOURCE_HSI48:
        /* HSI48 oscillator is used as source of RNG clock */
        /* RNG clock source configuration done later after clock selection check */
        break;
      default:
        ret = HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 8004672:	e004      	b.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8004674:	bf00      	nop
 8004676:	e002      	b.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 8004678:	bf00      	nop
 800467a:	e000      	b.n	800467e <HAL_RCCEx_PeriphCLKConfig+0x8c6>
        break;
 800467c:	bf00      	nop
    }
    if (ret == HAL_OK)
 800467e:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004682:	2b00      	cmp	r3, #0
 8004684:	d112      	bne.n	80046ac <HAL_RCCEx_PeriphCLKConfig+0x8f4>
    {
      /* Set the source of RNG clock*/
      __HAL_RCC_RNG_CONFIG(pPeriphClkInit->RngClockSelection);
 8004686:	4b07      	ldr	r3, [pc, #28]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 8004688:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800468c:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8004690:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004694:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8004698:	4a02      	ldr	r2, [pc, #8]	@ (80046a4 <HAL_RCCEx_PeriphCLKConfig+0x8ec>)
 800469a:	430b      	orrs	r3, r1
 800469c:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
 80046a0:	e008      	b.n	80046b4 <HAL_RCCEx_PeriphCLKConfig+0x8fc>
 80046a2:	bf00      	nop
 80046a4:	46020c00 	.word	0x46020c00
 80046a8:	46020800 	.word	0x46020800
    }
    else
    {
      /* set overall return value */
      status = ret;
 80046ac:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80046b0:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

#if defined(SAES)
  /*-------------------------- SAES clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAES) == RCC_PERIPHCLK_SAES)
 80046b4:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80046b8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046bc:	f402 5380 	and.w	r3, r2, #4096	@ 0x1000
 80046c0:	63bb      	str	r3, [r7, #56]	@ 0x38
 80046c2:	2300      	movs	r3, #0
 80046c4:	63fb      	str	r3, [r7, #60]	@ 0x3c
 80046c6:	e9d7 120e 	ldrd	r1, r2, [r7, #56]	@ 0x38
 80046ca:	460b      	mov	r3, r1
 80046cc:	4313      	orrs	r3, r2
 80046ce:	d00c      	beq.n	80046ea <HAL_RCCEx_PeriphCLKConfig+0x932>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAESCLKSOURCE(pPeriphClkInit->SaesClockSelection));

    /* Configure the SAES clock source */
    __HAL_RCC_SAES_CONFIG(pPeriphClkInit->SaesClockSelection);
 80046d0:	4b98      	ldr	r3, [pc, #608]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80046d2:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80046d6:	f423 6100 	bic.w	r1, r3, #2048	@ 0x800
 80046da:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80046de:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80046e2:	4a94      	ldr	r2, [pc, #592]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80046e4:	430b      	orrs	r3, r1
 80046e6:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }
#endif /* SAES */

  /*-------------------------- SDMMC1/2 clock source configuration -------------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC) == (RCC_PERIPHCLK_SDMMC))
 80046ea:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80046ee:	e9d3 2300 	ldrd	r2, r3, [r3]
 80046f2:	f402 1300 	and.w	r3, r2, #2097152	@ 0x200000
 80046f6:	633b      	str	r3, [r7, #48]	@ 0x30
 80046f8:	2300      	movs	r3, #0
 80046fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80046fc:	e9d7 120c 	ldrd	r1, r2, [r7, #48]	@ 0x30
 8004700:	460b      	mov	r3, r1
 8004702:	4313      	orrs	r3, r2
 8004704:	d019      	beq.n	800473a <HAL_RCCEx_PeriphCLKConfig+0x982>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SDMMCCLKSOURCE(pPeriphClkInit->SdmmcClockSelection));

    if (pPeriphClkInit->SdmmcClockSelection == RCC_SDMMCCLKSOURCE_PLL1)
 8004706:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800470a:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 800470e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004712:	d105      	bne.n	8004720 <HAL_RCCEx_PeriphCLKConfig+0x968>
    {
      /* Enable PLL1 P CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVP);
 8004714:	4b87      	ldr	r3, [pc, #540]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004716:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004718:	4a86      	ldr	r2, [pc, #536]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800471a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800471e:	6293      	str	r3, [r2, #40]	@ 0x28
    }

    /* Configure the SDMMC1/2 clock source */
    __HAL_RCC_SDMMC_CONFIG(pPeriphClkInit->SdmmcClockSelection);
 8004720:	4b84      	ldr	r3, [pc, #528]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004722:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004726:	f423 4180 	bic.w	r1, r3, #16384	@ 0x4000
 800472a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800472e:	f8d3 30a4 	ldr.w	r3, [r3, #164]	@ 0xa4
 8004732:	4a80      	ldr	r2, [pc, #512]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004734:	430b      	orrs	r3, r1
 8004736:	f8c2 30e4 	str.w	r3, [r2, #228]	@ 0xe4
  }

  /*-------------------------- SPI1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI1) == RCC_PERIPHCLK_SPI1)
 800473a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800473e:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004742:	f402 0300 	and.w	r3, r2, #8388608	@ 0x800000
 8004746:	62bb      	str	r3, [r7, #40]	@ 0x28
 8004748:	2300      	movs	r3, #0
 800474a:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800474c:	e9d7 120a 	ldrd	r1, r2, [r7, #40]	@ 0x28
 8004750:	460b      	mov	r3, r1
 8004752:	4313      	orrs	r3, r2
 8004754:	d00c      	beq.n	8004770 <HAL_RCCEx_PeriphCLKConfig+0x9b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI1CLKSOURCE(pPeriphClkInit->Spi1ClockSelection));

    /* Configure the SPI1 clock source */
    __HAL_RCC_SPI1_CONFIG(pPeriphClkInit->Spi1ClockSelection);
 8004756:	4b77      	ldr	r3, [pc, #476]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004758:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800475c:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004760:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004764:	f8d3 30b4 	ldr.w	r3, [r3, #180]	@ 0xb4
 8004768:	4972      	ldr	r1, [pc, #456]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800476a:	4313      	orrs	r3, r2
 800476c:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI2 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI2) == RCC_PERIPHCLK_SPI2)
 8004770:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004774:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004778:	f002 7380 	and.w	r3, r2, #16777216	@ 0x1000000
 800477c:	623b      	str	r3, [r7, #32]
 800477e:	2300      	movs	r3, #0
 8004780:	627b      	str	r3, [r7, #36]	@ 0x24
 8004782:	e9d7 1208 	ldrd	r1, r2, [r7, #32]
 8004786:	460b      	mov	r3, r1
 8004788:	4313      	orrs	r3, r2
 800478a:	d00c      	beq.n	80047a6 <HAL_RCCEx_PeriphCLKConfig+0x9ee>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI2CLKSOURCE(pPeriphClkInit->Spi2ClockSelection));

    /* Configure the SPI2 clock source */
    __HAL_RCC_SPI2_CONFIG(pPeriphClkInit->Spi2ClockSelection);
 800478c:	4b69      	ldr	r3, [pc, #420]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800478e:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8004792:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8004796:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800479a:	f8d3 30b8 	ldr.w	r3, [r3, #184]	@ 0xb8
 800479e:	4965      	ldr	r1, [pc, #404]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80047a0:	4313      	orrs	r3, r2
 80047a2:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
  }

  /*-------------------------- SPI3 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SPI3) == RCC_PERIPHCLK_SPI3)
 80047a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80047aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047ae:	f002 7300 	and.w	r3, r2, #33554432	@ 0x2000000
 80047b2:	61bb      	str	r3, [r7, #24]
 80047b4:	2300      	movs	r3, #0
 80047b6:	61fb      	str	r3, [r7, #28]
 80047b8:	e9d7 1206 	ldrd	r1, r2, [r7, #24]
 80047bc:	460b      	mov	r3, r1
 80047be:	4313      	orrs	r3, r2
 80047c0:	d00c      	beq.n	80047dc <HAL_RCCEx_PeriphCLKConfig+0xa24>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SPI3CLKSOURCE(pPeriphClkInit->Spi3ClockSelection));

    /* Configure the SPI3 clock source */
    __HAL_RCC_SPI3_CONFIG(pPeriphClkInit->Spi3ClockSelection);
 80047c2:	4b5c      	ldr	r3, [pc, #368]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80047c4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80047c8:	f023 0218 	bic.w	r2, r3, #24
 80047cc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80047d0:	f8d3 30bc 	ldr.w	r3, [r3, #188]	@ 0xbc
 80047d4:	4957      	ldr	r1, [pc, #348]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80047d6:	4313      	orrs	r3, r2
 80047d8:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
  }

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 80047dc:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80047e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80047e4:	f002 6380 	and.w	r3, r2, #67108864	@ 0x4000000
 80047e8:	613b      	str	r3, [r7, #16]
 80047ea:	2300      	movs	r3, #0
 80047ec:	617b      	str	r3, [r7, #20]
 80047ee:	e9d7 1204 	ldrd	r1, r2, [r7, #16]
 80047f2:	460b      	mov	r3, r1
 80047f4:	4313      	orrs	r3, r2
 80047f6:	d032      	beq.n	800485e <HAL_RCCEx_PeriphCLKConfig+0xaa6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(pPeriphClkInit->OspiClockSelection));

    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL1)
 80047f8:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80047fc:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 8004800:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8004804:	d105      	bne.n	8004812 <HAL_RCCEx_PeriphCLKConfig+0xa5a>
    {
      /* Enable PLL1 Q CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004806:	4b4b      	ldr	r3, [pc, #300]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004808:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800480a:	4a4a      	ldr	r2, [pc, #296]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800480c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8004810:	6293      	str	r3, [r2, #40]	@ 0x28
    }
    if (pPeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL2)
 8004812:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004816:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800481a:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 800481e:	d108      	bne.n	8004832 <HAL_RCCEx_PeriphCLKConfig+0xa7a>
    {
      /* PLL2 input clock, parameters M, N & Q configuration and clock output (PLL2ClockOut) */
      ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 8004820:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004824:	3308      	adds	r3, #8
 8004826:	4618      	mov	r0, r3
 8004828:	f001 fe76 	bl	8006518 <RCCEx_PLL2_Config>
 800482c:	4603      	mov	r3, r0
 800482e:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
    }
    if (ret == HAL_OK)
 8004832:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 8004836:	2b00      	cmp	r3, #0
 8004838:	d10d      	bne.n	8004856 <HAL_RCCEx_PeriphCLKConfig+0xa9e>
    {
      /* Configure the OctoSPI clock source */
      __HAL_RCC_OSPI_CONFIG(pPeriphClkInit->OspiClockSelection);
 800483a:	4b3e      	ldr	r3, [pc, #248]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800483c:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8004840:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8004844:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004848:	f8d3 30b0 	ldr.w	r3, [r3, #176]	@ 0xb0
 800484c:	4939      	ldr	r1, [pc, #228]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800484e:	4313      	orrs	r3, r2
 8004850:	f8c1 30e4 	str.w	r3, [r1, #228]	@ 0xe4
 8004854:	e003      	b.n	800485e <HAL_RCCEx_PeriphCLKConfig+0xaa6>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004856:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 800485a:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }
#endif /* defined(HSPI1) */

  /*-------------------------- FDCAN1 kernel clock source configuration -------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN1) == (RCC_PERIPHCLK_FDCAN1))
 800485e:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8004862:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004866:	f002 6300 	and.w	r3, r2, #134217728	@ 0x8000000
 800486a:	60bb      	str	r3, [r7, #8]
 800486c:	2300      	movs	r3, #0
 800486e:	60fb      	str	r3, [r7, #12]
 8004870:	e9d7 1202 	ldrd	r1, r2, [r7, #8]
 8004874:	460b      	mov	r3, r1
 8004876:	4313      	orrs	r3, r2
 8004878:	d03a      	beq.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0xb38>
  {
    assert_param(IS_RCC_FDCAN1CLK(pPeriphClkInit->Fdcan1ClockSelection));

    switch (pPeriphClkInit->Fdcan1ClockSelection)
 800487a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800487e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8004882:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004886:	d00e      	beq.n	80048a6 <HAL_RCCEx_PeriphCLKConfig+0xaee>
 8004888:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800488c:	d815      	bhi.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0xb02>
 800488e:	2b00      	cmp	r3, #0
 8004890:	d017      	beq.n	80048c2 <HAL_RCCEx_PeriphCLKConfig+0xb0a>
 8004892:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004896:	d110      	bne.n	80048ba <HAL_RCCEx_PeriphCLKConfig+0xb02>
      case RCC_FDCAN1CLKSOURCE_HSE:      /* HSE is used as source of FDCAN1 kernel clock*/
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
      case RCC_FDCAN1CLKSOURCE_PLL1:      /* PLL1 is used as clock source for FDCAN1 kernel clock*/
        /* Enable 48M2 Clock output generated from System PLL  */
        __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL1_DIVQ);
 8004898:	4b26      	ldr	r3, [pc, #152]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800489a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800489c:	4a25      	ldr	r2, [pc, #148]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800489e:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80048a2:	6293      	str	r3, [r2, #40]	@ 0x28
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 80048a4:	e00e      	b.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      case RCC_FDCAN1CLKSOURCE_PLL2:  /* PLL2 is used as clock source for FDCAN1 kernel clock*/
        /* PLL2 input clock, parameters M, N & P configuration and clock output (PLL2ClockOut) */
        ret = RCCEx_PLL2_Config(&(pPeriphClkInit->PLL2));
 80048a6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80048aa:	3308      	adds	r3, #8
 80048ac:	4618      	mov	r0, r3
 80048ae:	f001 fe33 	bl	8006518 <RCCEx_PLL2_Config>
 80048b2:	4603      	mov	r3, r0
 80048b4:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        /* FDCAN1 kernel clock source config set later after clock selection check */
        break;
 80048b8:	e004      	b.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
      default:
        ret = HAL_ERROR;
 80048ba:	2301      	movs	r3, #1
 80048bc:	f887 30e3 	strb.w	r3, [r7, #227]	@ 0xe3
        break;
 80048c0:	e000      	b.n	80048c4 <HAL_RCCEx_PeriphCLKConfig+0xb0c>
        break;
 80048c2:	bf00      	nop
    }
    if (ret == HAL_OK)
 80048c4:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80048c8:	2b00      	cmp	r3, #0
 80048ca:	d10d      	bne.n	80048e8 <HAL_RCCEx_PeriphCLKConfig+0xb30>
    {
      /* Set the source of FDCAN1 kernel clock*/
      __HAL_RCC_FDCAN1_CONFIG(pPeriphClkInit->Fdcan1ClockSelection);
 80048cc:	4b19      	ldr	r3, [pc, #100]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80048ce:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80048d2:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80048d6:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80048da:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80048de:	4915      	ldr	r1, [pc, #84]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 80048e0:	4313      	orrs	r3, r2
 80048e2:	f8c1 30e0 	str.w	r3, [r1, #224]	@ 0xe0
 80048e6:	e003      	b.n	80048f0 <HAL_RCCEx_PeriphCLKConfig+0xb38>
    }
    else
    {
      /* set overall return value */
      status = ret;
 80048e8:	f897 30e3 	ldrb.w	r3, [r7, #227]	@ 0xe3
 80048ec:	f887 30e2 	strb.w	r3, [r7, #226]	@ 0xe2
    }
  }

  /*-------------------------- DAC1 clock source configuration ----------------*/
  if (((pPeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DAC1) == RCC_PERIPHCLK_DAC1)
 80048f0:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 80048f4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80048f8:	f002 5380 	and.w	r3, r2, #268435456	@ 0x10000000
 80048fc:	603b      	str	r3, [r7, #0]
 80048fe:	2300      	movs	r3, #0
 8004900:	607b      	str	r3, [r7, #4]
 8004902:	e9d7 1200 	ldrd	r1, r2, [r7]
 8004906:	460b      	mov	r3, r1
 8004908:	4313      	orrs	r3, r2
 800490a:	d00c      	beq.n	8004926 <HAL_RCCEx_PeriphCLKConfig+0xb6e>

    /* Check the parameters */
    assert_param(IS_RCC_DAC1CLKSOURCE(pPeriphClkInit->Dac1ClockSelection));

    /* Configure the DAC1 clock source */
    __HAL_RCC_DAC1_CONFIG(pPeriphClkInit->Dac1ClockSelection);
 800490c:	4b09      	ldr	r3, [pc, #36]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 800490e:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8004912:	f423 4200 	bic.w	r2, r3, #32768	@ 0x8000
 8004916:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800491a:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 800491e:	4905      	ldr	r1, [pc, #20]	@ (8004934 <HAL_RCCEx_PeriphCLKConfig+0xb7c>)
 8004920:	4313      	orrs	r3, r2
 8004922:	f8c1 30e8 	str.w	r3, [r1, #232]	@ 0xe8
    }
  }

#endif /* defined(USB_OTG_HS) */

  return status;
 8004926:	f897 30e2 	ldrb.w	r3, [r7, #226]	@ 0xe2
}
 800492a:	4618      	mov	r0, r3
 800492c:	37e8      	adds	r7, #232	@ 0xe8
 800492e:	46bd      	mov	sp, r7
 8004930:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004934:	46020c00 	.word	0x46020c00

08004938 <HAL_RCCEx_GetPLL1ClockFreq>:
  *         right PLL1CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL1_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL1ClockFreq(PLL1_ClocksTypeDef *PLL1_Clocks)
{
 8004938:	b480      	push	{r7}
 800493a:	b089      	sub	sp, #36	@ 0x24
 800493c:	af00      	add	r7, sp, #0
 800493e:	6078      	str	r0, [r7, #4]
  uint32_t pll1n;
  uint32_t pll1fracen;
  float_t fracn1;
  float_t pll1vco;

  pll1n = (RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N);
 8004940:	4ba6      	ldr	r3, [pc, #664]	@ (8004bdc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004942:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004944:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004948:	61bb      	str	r3, [r7, #24]
  pll1source = (RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1SRC);
 800494a:	4ba4      	ldr	r3, [pc, #656]	@ (8004bdc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 800494c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800494e:	f003 0303 	and.w	r3, r3, #3
 8004952:	617b      	str	r3, [r7, #20]
  pll1m = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1M) >> RCC_PLL1CFGR_PLL1M_Pos) + 1U;
 8004954:	4ba1      	ldr	r3, [pc, #644]	@ (8004bdc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004956:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004958:	0a1b      	lsrs	r3, r3, #8
 800495a:	f003 030f 	and.w	r3, r3, #15
 800495e:	3301      	adds	r3, #1
 8004960:	613b      	str	r3, [r7, #16]
  pll1fracen = ((RCC->PLL1CFGR & RCC_PLL1CFGR_PLL1FRACEN) >> RCC_PLL1CFGR_PLL1FRACEN_Pos);
 8004962:	4b9e      	ldr	r3, [pc, #632]	@ (8004bdc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004964:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004966:	091b      	lsrs	r3, r3, #4
 8004968:	f003 0301 	and.w	r3, r3, #1
 800496c:	60fb      	str	r3, [r7, #12]
  fracn1 = (float_t)(uint32_t)(pll1fracen * ((RCC->PLL1FRACR & RCC_PLL1FRACR_PLL1FRACN) >> \
 800496e:	4b9b      	ldr	r3, [pc, #620]	@ (8004bdc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004970:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004972:	08db      	lsrs	r3, r3, #3
 8004974:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004978:	68fa      	ldr	r2, [r7, #12]
 800497a:	fb02 f303 	mul.w	r3, r2, r3
 800497e:	ee07 3a90 	vmov	s15, r3
 8004982:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004986:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL1FRACR_PLL1FRACN_Pos));

  switch (pll1source)
 800498a:	697b      	ldr	r3, [r7, #20]
 800498c:	2b03      	cmp	r3, #3
 800498e:	d062      	beq.n	8004a56 <HAL_RCCEx_GetPLL1ClockFreq+0x11e>
 8004990:	697b      	ldr	r3, [r7, #20]
 8004992:	2b03      	cmp	r3, #3
 8004994:	f200 8081 	bhi.w	8004a9a <HAL_RCCEx_GetPLL1ClockFreq+0x162>
 8004998:	697b      	ldr	r3, [r7, #20]
 800499a:	2b01      	cmp	r3, #1
 800499c:	d024      	beq.n	80049e8 <HAL_RCCEx_GetPLL1ClockFreq+0xb0>
 800499e:	697b      	ldr	r3, [r7, #20]
 80049a0:	2b02      	cmp	r3, #2
 80049a2:	d17a      	bne.n	8004a9a <HAL_RCCEx_GetPLL1ClockFreq+0x162>
  {

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80049a4:	693b      	ldr	r3, [r7, #16]
 80049a6:	ee07 3a90 	vmov	s15, r3
 80049aa:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80049ae:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8004be0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 80049b2:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80049b6:	4b89      	ldr	r3, [pc, #548]	@ (8004bdc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80049b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80049ba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80049be:	ee07 3a90 	vmov	s15, r3
 80049c2:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80049c6:	ed97 6a02 	vldr	s12, [r7, #8]
 80049ca:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8004be4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 80049ce:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80049d2:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 80049d6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80049da:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSI_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 80049de:	ee67 7a27 	vmul.f32	s15, s14, s15
 80049e2:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 80049e6:	e08f      	b.n	8004b08 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 80049e8:	4b7c      	ldr	r3, [pc, #496]	@ (8004bdc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80049ea:	689b      	ldr	r3, [r3, #8]
 80049ec:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80049f0:	2b00      	cmp	r3, #0
 80049f2:	d005      	beq.n	8004a00 <HAL_RCCEx_GetPLL1ClockFreq+0xc8>
 80049f4:	4b79      	ldr	r3, [pc, #484]	@ (8004bdc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 80049f6:	689b      	ldr	r3, [r3, #8]
 80049f8:	0f1b      	lsrs	r3, r3, #28
 80049fa:	f003 030f 	and.w	r3, r3, #15
 80049fe:	e006      	b.n	8004a0e <HAL_RCCEx_GetPLL1ClockFreq+0xd6>
 8004a00:	4b76      	ldr	r3, [pc, #472]	@ (8004bdc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004a02:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004a06:	041b      	lsls	r3, r3, #16
 8004a08:	0f1b      	lsrs	r3, r3, #28
 8004a0a:	f003 030f 	and.w	r3, r3, #15
 8004a0e:	4a76      	ldr	r2, [pc, #472]	@ (8004be8 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8004a10:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004a14:	ee07 3a90 	vmov	s15, r3
 8004a18:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a1c:	693b      	ldr	r3, [r7, #16]
 8004a1e:	ee07 3a90 	vmov	s15, r3
 8004a22:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a26:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a2a:	69bb      	ldr	r3, [r7, #24]
 8004a2c:	ee07 3a90 	vmov	s15, r3
 8004a30:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004a34:	ed97 6a02 	vldr	s12, [r7, #8]
 8004a38:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8004be4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8004a3c:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004a40:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004a44:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a48:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8004a4c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a50:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004a54:	e058      	b.n	8004b08 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004a56:	693b      	ldr	r3, [r7, #16]
 8004a58:	ee07 3a90 	vmov	s15, r3
 8004a5c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004a60:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004be0 <HAL_RCCEx_GetPLL1ClockFreq+0x2a8>
 8004a64:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004a68:	4b5c      	ldr	r3, [pc, #368]	@ (8004bdc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004a6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004a6c:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004a70:	ee07 3a90 	vmov	s15, r3
 8004a74:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a78:	ed97 6a02 	vldr	s12, [r7, #8]
 8004a7c:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8004be4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8004a80:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004a84:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn1 / (float_t)0x2000) + (float_t)1);
 8004a88:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004a8c:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)HSE_VALUE / (float_t)pll1m) * ((float_t)(uint32_t)(RCC->PLL1DIVR & RCC_PLL1DIVR_PLL1N) + \
 8004a90:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004a94:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004a98:	e036      	b.n	8004b08 <HAL_RCCEx_GetPLL1ClockFreq+0x1d0>
    default:
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8004a9a:	4b50      	ldr	r3, [pc, #320]	@ (8004bdc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004a9c:	689b      	ldr	r3, [r3, #8]
 8004a9e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004aa2:	2b00      	cmp	r3, #0
 8004aa4:	d005      	beq.n	8004ab2 <HAL_RCCEx_GetPLL1ClockFreq+0x17a>
 8004aa6:	4b4d      	ldr	r3, [pc, #308]	@ (8004bdc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004aa8:	689b      	ldr	r3, [r3, #8]
 8004aaa:	0f1b      	lsrs	r3, r3, #28
 8004aac:	f003 030f 	and.w	r3, r3, #15
 8004ab0:	e006      	b.n	8004ac0 <HAL_RCCEx_GetPLL1ClockFreq+0x188>
 8004ab2:	4b4a      	ldr	r3, [pc, #296]	@ (8004bdc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004ab4:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004ab8:	041b      	lsls	r3, r3, #16
 8004aba:	0f1b      	lsrs	r3, r3, #28
 8004abc:	f003 030f 	and.w	r3, r3, #15
 8004ac0:	4a49      	ldr	r2, [pc, #292]	@ (8004be8 <HAL_RCCEx_GetPLL1ClockFreq+0x2b0>)
 8004ac2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004ac6:	ee07 3a90 	vmov	s15, r3
 8004aca:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ace:	693b      	ldr	r3, [r7, #16]
 8004ad0:	ee07 3a90 	vmov	s15, r3
 8004ad4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004ad8:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll1n + (fracn1 / (float_t)0x2000) + (float_t)1);
 8004adc:	69bb      	ldr	r3, [r7, #24]
 8004ade:	ee07 3a90 	vmov	s15, r3
 8004ae2:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ae6:	ed97 6a02 	vldr	s12, [r7, #8]
 8004aea:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004be4 <HAL_RCCEx_GetPLL1ClockFreq+0x2ac>
 8004aee:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004af2:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004af6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004afa:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll1vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll1m) * \
 8004afe:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004b02:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004b06:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVP) != 0U)
 8004b08:	4b34      	ldr	r3, [pc, #208]	@ (8004bdc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004b0a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b0c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004b10:	2b00      	cmp	r3, #0
 8004b12:	d017      	beq.n	8004b44 <HAL_RCCEx_GetPLL1ClockFreq+0x20c>
  {
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004b14:	4b31      	ldr	r3, [pc, #196]	@ (8004bdc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004b16:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b18:	0a5b      	lsrs	r3, r3, #9
 8004b1a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b1e:	ee07 3a90 	vmov	s15, r3
 8004b22:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1P) >> RCC_PLL1DIVR_PLL1P_Pos) + \
 8004b26:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004b2a:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_P_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004b2e:	edd7 6a07 	vldr	s13, [r7, #28]
 8004b32:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b36:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b3a:	ee17 2a90 	vmov	r2, s15
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	601a      	str	r2, [r3, #0]
 8004b42:	e002      	b.n	8004b4a <HAL_RCCEx_GetPLL1ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_P_Frequency = 0U;
 8004b44:	687b      	ldr	r3, [r7, #4]
 8004b46:	2200      	movs	r2, #0
 8004b48:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVQ) != 0U)
 8004b4a:	4b24      	ldr	r3, [pc, #144]	@ (8004bdc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004b4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b4e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d017      	beq.n	8004b86 <HAL_RCCEx_GetPLL1ClockFreq+0x24e>
  {
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004b56:	4b21      	ldr	r3, [pc, #132]	@ (8004bdc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004b58:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b5a:	0c1b      	lsrs	r3, r3, #16
 8004b5c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004b60:	ee07 3a90 	vmov	s15, r3
 8004b64:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1Q) >> RCC_PLL1DIVR_PLL1Q_Pos) + \
 8004b68:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004b6c:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_Q_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004b70:	edd7 6a07 	vldr	s13, [r7, #28]
 8004b74:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004b78:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004b7c:	ee17 2a90 	vmov	r2, s15
 8004b80:	687b      	ldr	r3, [r7, #4]
 8004b82:	605a      	str	r2, [r3, #4]
 8004b84:	e002      	b.n	8004b8c <HAL_RCCEx_GetPLL1ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL1_Clocks->PLL1_Q_Frequency = 0U;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2200      	movs	r2, #0
 8004b8a:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLLCLKOUT_CONFIG(RCC_PLL1_DIVR) != 0U)
 8004b8c:	4b13      	ldr	r3, [pc, #76]	@ (8004bdc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004b8e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004b90:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004b94:	2b00      	cmp	r3, #0
 8004b96:	d017      	beq.n	8004bc8 <HAL_RCCEx_GetPLL1ClockFreq+0x290>
  {
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004b98:	4b10      	ldr	r3, [pc, #64]	@ (8004bdc <HAL_RCCEx_GetPLL1ClockFreq+0x2a4>)
 8004b9a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004b9c:	0e1b      	lsrs	r3, r3, #24
 8004b9e:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004ba2:	ee07 3a90 	vmov	s15, r3
 8004ba6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL1DIVR_PLL1R) >> RCC_PLL1DIVR_PLL1R_Pos) + \
 8004baa:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004bae:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL1_Clocks->PLL1_R_Frequency = (uint32_t)(float_t)(pll1vco / ((float_t)(uint32_t)((RCC->PLL1DIVR & \
 8004bb2:	edd7 6a07 	vldr	s13, [r7, #28]
 8004bb6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004bba:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004bbe:	ee17 2a90 	vmov	r2, s15
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	609a      	str	r2, [r3, #8]
  else
  {
    PLL1_Clocks->PLL1_R_Frequency = 0U;
  }

}
 8004bc6:	e002      	b.n	8004bce <HAL_RCCEx_GetPLL1ClockFreq+0x296>
    PLL1_Clocks->PLL1_R_Frequency = 0U;
 8004bc8:	687b      	ldr	r3, [r7, #4]
 8004bca:	2200      	movs	r2, #0
 8004bcc:	609a      	str	r2, [r3, #8]
}
 8004bce:	bf00      	nop
 8004bd0:	3724      	adds	r7, #36	@ 0x24
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bd8:	4770      	bx	lr
 8004bda:	bf00      	nop
 8004bdc:	46020c00 	.word	0x46020c00
 8004be0:	4b742400 	.word	0x4b742400
 8004be4:	46000000 	.word	0x46000000
 8004be8:	08009144 	.word	0x08009144

08004bec <HAL_RCCEx_GetPLL2ClockFreq>:
  *         right PLL2CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL2_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL2ClockFreq(PLL2_ClocksTypeDef *PLL2_Clocks)
{
 8004bec:	b480      	push	{r7}
 8004bee:	b089      	sub	sp, #36	@ 0x24
 8004bf0:	af00      	add	r7, sp, #0
 8004bf2:	6078      	str	r0, [r7, #4]
  float_t fracn2;
  float_t pll2vco;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL2M) * PLL2N
     PLL2xCLK = PLL2_VCO / PLL2x */
  pll2n = (RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N);
 8004bf4:	4ba6      	ldr	r3, [pc, #664]	@ (8004e90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004bf6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004bf8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004bfc:	61bb      	str	r3, [r7, #24]
  pll2source = (RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2SRC);
 8004bfe:	4ba4      	ldr	r3, [pc, #656]	@ (8004e90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004c00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c02:	f003 0303 	and.w	r3, r3, #3
 8004c06:	617b      	str	r3, [r7, #20]
  pll2m = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2M) >> RCC_PLL2CFGR_PLL2M_Pos) + 1U;
 8004c08:	4ba1      	ldr	r3, [pc, #644]	@ (8004e90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004c0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c0c:	0a1b      	lsrs	r3, r3, #8
 8004c0e:	f003 030f 	and.w	r3, r3, #15
 8004c12:	3301      	adds	r3, #1
 8004c14:	613b      	str	r3, [r7, #16]
  pll2fracen = ((RCC->PLL2CFGR & RCC_PLL2CFGR_PLL2FRACEN) >> RCC_PLL2CFGR_PLL2FRACEN_Pos);
 8004c16:	4b9e      	ldr	r3, [pc, #632]	@ (8004e90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004c18:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004c1a:	091b      	lsrs	r3, r3, #4
 8004c1c:	f003 0301 	and.w	r3, r3, #1
 8004c20:	60fb      	str	r3, [r7, #12]
  fracn2 = (float_t)(uint32_t)(pll2fracen * ((RCC->PLL2FRACR & RCC_PLL2FRACR_PLL2FRACN) >> \
 8004c22:	4b9b      	ldr	r3, [pc, #620]	@ (8004e90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004c24:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004c26:	08db      	lsrs	r3, r3, #3
 8004c28:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004c2c:	68fa      	ldr	r2, [r7, #12]
 8004c2e:	fb02 f303 	mul.w	r3, r2, r3
 8004c32:	ee07 3a90 	vmov	s15, r3
 8004c36:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c3a:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL2FRACR_PLL2FRACN_Pos));

  switch (pll2source)
 8004c3e:	697b      	ldr	r3, [r7, #20]
 8004c40:	2b03      	cmp	r3, #3
 8004c42:	d062      	beq.n	8004d0a <HAL_RCCEx_GetPLL2ClockFreq+0x11e>
 8004c44:	697b      	ldr	r3, [r7, #20]
 8004c46:	2b03      	cmp	r3, #3
 8004c48:	f200 8081 	bhi.w	8004d4e <HAL_RCCEx_GetPLL2ClockFreq+0x162>
 8004c4c:	697b      	ldr	r3, [r7, #20]
 8004c4e:	2b01      	cmp	r3, #1
 8004c50:	d024      	beq.n	8004c9c <HAL_RCCEx_GetPLL2ClockFreq+0xb0>
 8004c52:	697b      	ldr	r3, [r7, #20]
 8004c54:	2b02      	cmp	r3, #2
 8004c56:	d17a      	bne.n	8004d4e <HAL_RCCEx_GetPLL2ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8004c58:	693b      	ldr	r3, [r7, #16]
 8004c5a:	ee07 3a90 	vmov	s15, r3
 8004c5e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004c62:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8004e94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8004c66:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004c6a:	4b89      	ldr	r3, [pc, #548]	@ (8004e90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004c6c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004c6e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004c72:	ee07 3a90 	vmov	s15, r3
 8004c76:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8004c7a:	ed97 6a02 	vldr	s12, [r7, #8]
 8004c7e:	eddf 5a86 	vldr	s11, [pc, #536]	@ 8004e98 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8004c82:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8004c86:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8004c8a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004c8e:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSI_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8004c92:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004c96:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004c9a:	e08f      	b.n	8004dbc <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8004c9c:	4b7c      	ldr	r3, [pc, #496]	@ (8004e90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004c9e:	689b      	ldr	r3, [r3, #8]
 8004ca0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d005      	beq.n	8004cb4 <HAL_RCCEx_GetPLL2ClockFreq+0xc8>
 8004ca8:	4b79      	ldr	r3, [pc, #484]	@ (8004e90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004caa:	689b      	ldr	r3, [r3, #8]
 8004cac:	0f1b      	lsrs	r3, r3, #28
 8004cae:	f003 030f 	and.w	r3, r3, #15
 8004cb2:	e006      	b.n	8004cc2 <HAL_RCCEx_GetPLL2ClockFreq+0xd6>
 8004cb4:	4b76      	ldr	r3, [pc, #472]	@ (8004e90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004cb6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004cba:	041b      	lsls	r3, r3, #16
 8004cbc:	0f1b      	lsrs	r3, r3, #28
 8004cbe:	f003 030f 	and.w	r3, r3, #15
 8004cc2:	4a76      	ldr	r2, [pc, #472]	@ (8004e9c <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8004cc4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004cc8:	ee07 3a90 	vmov	s15, r3
 8004ccc:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004cd0:	693b      	ldr	r3, [r7, #16]
 8004cd2:	ee07 3a90 	vmov	s15, r3
 8004cd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004cda:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004cde:	69bb      	ldr	r3, [r7, #24]
 8004ce0:	ee07 3a90 	vmov	s15, r3
 8004ce4:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004ce8:	ed97 6a02 	vldr	s12, [r7, #8]
 8004cec:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 8004e98 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8004cf0:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004cf4:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004cf8:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004cfc:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll2m) * \
 8004d00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d04:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004d08:	e058      	b.n	8004dbc <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8004d0a:	693b      	ldr	r3, [r7, #16]
 8004d0c:	ee07 3a90 	vmov	s15, r3
 8004d10:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d14:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8004e94 <HAL_RCCEx_GetPLL2ClockFreq+0x2a8>
 8004d18:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004d1c:	4b5c      	ldr	r3, [pc, #368]	@ (8004e90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004d1e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004d20:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004d24:	ee07 3a90 	vmov	s15, r3
 8004d28:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8004d2c:	ed97 6a02 	vldr	s12, [r7, #8]
 8004d30:	eddf 5a59 	vldr	s11, [pc, #356]	@ 8004e98 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8004d34:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8004d38:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn2 / (float_t)0x2000) + (float_t)1);
 8004d3c:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004d40:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)HSE_VALUE / (float_t)pll2m) * ((float_t)(uint32_t)(RCC->PLL2DIVR & RCC_PLL2DIVR_PLL2N) + \
 8004d44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004d48:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004d4c:	e036      	b.n	8004dbc <HAL_RCCEx_GetPLL2ClockFreq+0x1d0>

    default:
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8004d4e:	4b50      	ldr	r3, [pc, #320]	@ (8004e90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004d50:	689b      	ldr	r3, [r3, #8]
 8004d52:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d005      	beq.n	8004d66 <HAL_RCCEx_GetPLL2ClockFreq+0x17a>
 8004d5a:	4b4d      	ldr	r3, [pc, #308]	@ (8004e90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004d5c:	689b      	ldr	r3, [r3, #8]
 8004d5e:	0f1b      	lsrs	r3, r3, #28
 8004d60:	f003 030f 	and.w	r3, r3, #15
 8004d64:	e006      	b.n	8004d74 <HAL_RCCEx_GetPLL2ClockFreq+0x188>
 8004d66:	4b4a      	ldr	r3, [pc, #296]	@ (8004e90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004d68:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004d6c:	041b      	lsls	r3, r3, #16
 8004d6e:	0f1b      	lsrs	r3, r3, #28
 8004d70:	f003 030f 	and.w	r3, r3, #15
 8004d74:	4a49      	ldr	r2, [pc, #292]	@ (8004e9c <HAL_RCCEx_GetPLL2ClockFreq+0x2b0>)
 8004d76:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004d7a:	ee07 3a90 	vmov	s15, r3
 8004d7e:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d82:	693b      	ldr	r3, [r7, #16]
 8004d84:	ee07 3a90 	vmov	s15, r3
 8004d88:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004d8c:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                * ((float_t)pll2n + (fracn2 / (float_t)0x2000) + (float_t)1);
 8004d90:	69bb      	ldr	r3, [r7, #24]
 8004d92:	ee07 3a90 	vmov	s15, r3
 8004d96:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004d9a:	ed97 6a02 	vldr	s12, [r7, #8]
 8004d9e:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 8004e98 <HAL_RCCEx_GetPLL2ClockFreq+0x2ac>
 8004da2:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004da6:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004daa:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004dae:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll2vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t) pll2m) \
 8004db2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004db6:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004dba:	bf00      	nop
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVP) != 0U)
 8004dbc:	4b34      	ldr	r3, [pc, #208]	@ (8004e90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004dbe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004dc0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d017      	beq.n	8004df8 <HAL_RCCEx_GetPLL2ClockFreq+0x20c>
  {
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004dc8:	4b31      	ldr	r3, [pc, #196]	@ (8004e90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004dca:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004dcc:	0a5b      	lsrs	r3, r3, #9
 8004dce:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004dd2:	ee07 3a90 	vmov	s15, r3
 8004dd6:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2P) >> RCC_PLL2DIVR_PLL2P_Pos) + \
 8004dda:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004dde:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_P_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004de2:	edd7 6a07 	vldr	s13, [r7, #28]
 8004de6:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004dea:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004dee:	ee17 2a90 	vmov	r2, s15
 8004df2:	687b      	ldr	r3, [r7, #4]
 8004df4:	601a      	str	r2, [r3, #0]
 8004df6:	e002      	b.n	8004dfe <HAL_RCCEx_GetPLL2ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_P_Frequency = 0U;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	601a      	str	r2, [r3, #0]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVQ) != 0U)
 8004dfe:	4b24      	ldr	r3, [pc, #144]	@ (8004e90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004e00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e02:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004e06:	2b00      	cmp	r3, #0
 8004e08:	d017      	beq.n	8004e3a <HAL_RCCEx_GetPLL2ClockFreq+0x24e>
  {
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004e0a:	4b21      	ldr	r3, [pc, #132]	@ (8004e90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004e0c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e0e:	0c1b      	lsrs	r3, r3, #16
 8004e10:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e14:	ee07 3a90 	vmov	s15, r3
 8004e18:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2Q) >> RCC_PLL2DIVR_PLL2Q_Pos) + \
 8004e1c:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004e20:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_Q_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004e24:	edd7 6a07 	vldr	s13, [r7, #28]
 8004e28:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e2c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e30:	ee17 2a90 	vmov	r2, s15
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	605a      	str	r2, [r3, #4]
 8004e38:	e002      	b.n	8004e40 <HAL_RCCEx_GetPLL2ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL2_Clocks->PLL2_Q_Frequency = 0U;
 8004e3a:	687b      	ldr	r3, [r7, #4]
 8004e3c:	2200      	movs	r2, #0
 8004e3e:	605a      	str	r2, [r3, #4]
  }
  if (__HAL_RCC_GET_PLL2CLKOUT_CONFIG(RCC_PLL2_DIVR) != 0U)
 8004e40:	4b13      	ldr	r3, [pc, #76]	@ (8004e90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004e42:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e44:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8004e48:	2b00      	cmp	r3, #0
 8004e4a:	d017      	beq.n	8004e7c <HAL_RCCEx_GetPLL2ClockFreq+0x290>
  {
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004e4c:	4b10      	ldr	r3, [pc, #64]	@ (8004e90 <HAL_RCCEx_GetPLL2ClockFreq+0x2a4>)
 8004e4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e50:	0e1b      	lsrs	r3, r3, #24
 8004e52:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8004e56:	ee07 3a90 	vmov	s15, r3
 8004e5a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL2DIVR_PLL2R) >> RCC_PLL2DIVR_PLL2R_Pos) + \
 8004e5e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8004e62:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL2_Clocks->PLL2_R_Frequency = (uint32_t)(float_t)(pll2vco / ((float_t)(uint32_t)((RCC->PLL2DIVR & \
 8004e66:	edd7 6a07 	vldr	s13, [r7, #28]
 8004e6a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8004e6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8004e72:	ee17 2a90 	vmov	r2, s15
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	609a      	str	r2, [r3, #8]
  }
  else
  {
    PLL2_Clocks->PLL2_R_Frequency = 0U;
  }
}
 8004e7a:	e002      	b.n	8004e82 <HAL_RCCEx_GetPLL2ClockFreq+0x296>
    PLL2_Clocks->PLL2_R_Frequency = 0U;
 8004e7c:	687b      	ldr	r3, [r7, #4]
 8004e7e:	2200      	movs	r2, #0
 8004e80:	609a      	str	r2, [r3, #8]
}
 8004e82:	bf00      	nop
 8004e84:	3724      	adds	r7, #36	@ 0x24
 8004e86:	46bd      	mov	sp, r7
 8004e88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e8c:	4770      	bx	lr
 8004e8e:	bf00      	nop
 8004e90:	46020c00 	.word	0x46020c00
 8004e94:	4b742400 	.word	0x4b742400
 8004e98:	46000000 	.word	0x46000000
 8004e9c:	08009144 	.word	0x08009144

08004ea0 <HAL_RCCEx_GetPLL3ClockFreq>:
  *         right PLL3CLK value. Otherwise, any configuration based on this function will be incorrect.
  * @param  PLL3_Clocks structure.
  * @retval None
  */
void HAL_RCCEx_GetPLL3ClockFreq(PLL3_ClocksTypeDef *PLL3_Clocks)
{
 8004ea0:	b480      	push	{r7}
 8004ea2:	b089      	sub	sp, #36	@ 0x24
 8004ea4:	af00      	add	r7, sp, #0
 8004ea6:	6078      	str	r0, [r7, #4]

  /* PLL3_VCO = (HSE_VALUE or HSI_VALUE or CSI_VALUE/ PLL3M) * PLL3N
  PLL3xCLK = PLL3_VCO / PLLxR
  */

  pll3n = (RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N);
 8004ea8:	4ba6      	ldr	r3, [pc, #664]	@ (8005144 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004eaa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004eac:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004eb0:	61bb      	str	r3, [r7, #24]
  pll3source = (RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3SRC);
 8004eb2:	4ba4      	ldr	r3, [pc, #656]	@ (8005144 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004eb4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004eb6:	f003 0303 	and.w	r3, r3, #3
 8004eba:	617b      	str	r3, [r7, #20]
  pll3m = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3M) >> RCC_PLL3CFGR_PLL3M_Pos) + 1U;
 8004ebc:	4ba1      	ldr	r3, [pc, #644]	@ (8005144 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004ebe:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ec0:	0a1b      	lsrs	r3, r3, #8
 8004ec2:	f003 030f 	and.w	r3, r3, #15
 8004ec6:	3301      	adds	r3, #1
 8004ec8:	613b      	str	r3, [r7, #16]
  pll3fracen = ((RCC->PLL3CFGR & RCC_PLL3CFGR_PLL3FRACEN) >> RCC_PLL3CFGR_PLL3FRACEN_Pos);
 8004eca:	4b9e      	ldr	r3, [pc, #632]	@ (8005144 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004ecc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004ece:	091b      	lsrs	r3, r3, #4
 8004ed0:	f003 0301 	and.w	r3, r3, #1
 8004ed4:	60fb      	str	r3, [r7, #12]
  fracn3 = (float_t)(uint32_t)(pll3fracen * ((RCC->PLL3FRACR & RCC_PLL3FRACR_PLL3FRACN) >> \
 8004ed6:	4b9b      	ldr	r3, [pc, #620]	@ (8005144 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004ed8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004eda:	08db      	lsrs	r3, r3, #3
 8004edc:	f3c3 030c 	ubfx	r3, r3, #0, #13
 8004ee0:	68fa      	ldr	r2, [r7, #12]
 8004ee2:	fb02 f303 	mul.w	r3, r2, r3
 8004ee6:	ee07 3a90 	vmov	s15, r3
 8004eea:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004eee:	edc7 7a02 	vstr	s15, [r7, #8]
                                             RCC_PLL3FRACR_PLL3FRACN_Pos));

  switch (pll3source)
 8004ef2:	697b      	ldr	r3, [r7, #20]
 8004ef4:	2b03      	cmp	r3, #3
 8004ef6:	d062      	beq.n	8004fbe <HAL_RCCEx_GetPLL3ClockFreq+0x11e>
 8004ef8:	697b      	ldr	r3, [r7, #20]
 8004efa:	2b03      	cmp	r3, #3
 8004efc:	f200 8081 	bhi.w	8005002 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
 8004f00:	697b      	ldr	r3, [r7, #20]
 8004f02:	2b01      	cmp	r3, #1
 8004f04:	d024      	beq.n	8004f50 <HAL_RCCEx_GetPLL3ClockFreq+0xb0>
 8004f06:	697b      	ldr	r3, [r7, #20]
 8004f08:	2b02      	cmp	r3, #2
 8004f0a:	d17a      	bne.n	8005002 <HAL_RCCEx_GetPLL3ClockFreq+0x162>
  {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8004f0c:	693b      	ldr	r3, [r7, #16]
 8004f0e:	ee07 3a90 	vmov	s15, r3
 8004f12:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f16:	eddf 6a8c 	vldr	s13, [pc, #560]	@ 8005148 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8004f1a:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004f1e:	4b89      	ldr	r3, [pc, #548]	@ (8005144 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004f20:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f22:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004f26:	ee07 3a90 	vmov	s15, r3
 8004f2a:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8004f2e:	ed97 6a02 	vldr	s12, [r7, #8]
 8004f32:	eddf 5a86 	vldr	s11, [pc, #536]	@ 800514c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8004f36:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8004f3a:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8004f3e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004f42:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSI_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8004f46:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004f4a:	edc7 7a07 	vstr	s15, [r7, #28]

      break;
 8004f4e:	e08f      	b.n	8005070 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>
    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8004f50:	4b7c      	ldr	r3, [pc, #496]	@ (8005144 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004f52:	689b      	ldr	r3, [r3, #8]
 8004f54:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8004f58:	2b00      	cmp	r3, #0
 8004f5a:	d005      	beq.n	8004f68 <HAL_RCCEx_GetPLL3ClockFreq+0xc8>
 8004f5c:	4b79      	ldr	r3, [pc, #484]	@ (8005144 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004f5e:	689b      	ldr	r3, [r3, #8]
 8004f60:	0f1b      	lsrs	r3, r3, #28
 8004f62:	f003 030f 	and.w	r3, r3, #15
 8004f66:	e006      	b.n	8004f76 <HAL_RCCEx_GetPLL3ClockFreq+0xd6>
 8004f68:	4b76      	ldr	r3, [pc, #472]	@ (8005144 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004f6a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8004f6e:	041b      	lsls	r3, r3, #16
 8004f70:	0f1b      	lsrs	r3, r3, #28
 8004f72:	f003 030f 	and.w	r3, r3, #15
 8004f76:	4a76      	ldr	r2, [pc, #472]	@ (8005150 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 8004f78:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004f7c:	ee07 3a90 	vmov	s15, r3
 8004f80:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f84:	693b      	ldr	r3, [r7, #16]
 8004f86:	ee07 3a90 	vmov	s15, r3
 8004f8a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004f8e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8004f92:	69bb      	ldr	r3, [r7, #24]
 8004f94:	ee07 3a90 	vmov	s15, r3
 8004f98:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8004f9c:	ed97 6a02 	vldr	s12, [r7, #8]
 8004fa0:	eddf 5a6a 	vldr	s11, [pc, #424]	@ 800514c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8004fa4:	eec6 7a25 	vdiv.f32	s15, s12, s11
 8004fa8:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8004fac:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004fb0:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8004fb4:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004fb8:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8004fbc:	e058      	b.n	8005070 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8004fbe:	693b      	ldr	r3, [r7, #16]
 8004fc0:	ee07 3a90 	vmov	s15, r3
 8004fc4:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8004fc8:	eddf 6a5f 	vldr	s13, [pc, #380]	@ 8005148 <HAL_RCCEx_GetPLL3ClockFreq+0x2a8>
 8004fcc:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8004fd0:	4b5c      	ldr	r3, [pc, #368]	@ (8005144 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8004fd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fd4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004fd8:	ee07 3a90 	vmov	s15, r3
 8004fdc:	eef8 6a67 	vcvt.f32.u32	s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8004fe0:	ed97 6a02 	vldr	s12, [r7, #8]
 8004fe4:	eddf 5a59 	vldr	s11, [pc, #356]	@ 800514c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8004fe8:	eec6 7a25 	vdiv.f32	s15, s12, s11
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8004fec:	ee76 7aa7 	vadd.f32	s15, s13, s15
                                                         (fracn3 / (float_t)0x2000) + (float_t)1);
 8004ff0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8004ff4:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)HSE_VALUE / (float_t)pll3m) * ((float_t)(uint32_t)(RCC->PLL3DIVR & RCC_PLL3DIVR_PLL3N) + \
 8004ff8:	ee67 7a27 	vmul.f32	s15, s14, s15
 8004ffc:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 8005000:	e036      	b.n	8005070 <HAL_RCCEx_GetPLL3ClockFreq+0x1d0>

    default:
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8005002:	4b50      	ldr	r3, [pc, #320]	@ (8005144 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005004:	689b      	ldr	r3, [r3, #8]
 8005006:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800500a:	2b00      	cmp	r3, #0
 800500c:	d005      	beq.n	800501a <HAL_RCCEx_GetPLL3ClockFreq+0x17a>
 800500e:	4b4d      	ldr	r3, [pc, #308]	@ (8005144 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005010:	689b      	ldr	r3, [r3, #8]
 8005012:	0f1b      	lsrs	r3, r3, #28
 8005014:	f003 030f 	and.w	r3, r3, #15
 8005018:	e006      	b.n	8005028 <HAL_RCCEx_GetPLL3ClockFreq+0x188>
 800501a:	4b4a      	ldr	r3, [pc, #296]	@ (8005144 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800501c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005020:	041b      	lsls	r3, r3, #16
 8005022:	0f1b      	lsrs	r3, r3, #28
 8005024:	f003 030f 	and.w	r3, r3, #15
 8005028:	4a49      	ldr	r2, [pc, #292]	@ (8005150 <HAL_RCCEx_GetPLL3ClockFreq+0x2b0>)
 800502a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800502e:	ee07 3a90 	vmov	s15, r3
 8005032:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8005036:	693b      	ldr	r3, [r7, #16]
 8005038:	ee07 3a90 	vmov	s15, r3
 800503c:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8005040:	ee86 7aa7 	vdiv.f32	s14, s13, s15
                ((float_t)pll3n + (fracn3 / (float_t)0x2000) + (float_t)1);
 8005044:	69bb      	ldr	r3, [r7, #24]
 8005046:	ee07 3a90 	vmov	s15, r3
 800504a:	eef8 6a67 	vcvt.f32.u32	s13, s15
 800504e:	ed97 6a02 	vldr	s12, [r7, #8]
 8005052:	eddf 5a3e 	vldr	s11, [pc, #248]	@ 800514c <HAL_RCCEx_GetPLL3ClockFreq+0x2ac>
 8005056:	eec6 7a25 	vdiv.f32	s15, s12, s11
 800505a:	ee76 7aa7 	vadd.f32	s15, s13, s15
 800505e:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8005062:	ee77 7aa6 	vadd.f32	s15, s15, s13
      pll3vco = ((float_t)MSIRangeTable[(__HAL_RCC_GET_MSI_RANGE() >> RCC_ICSCR1_MSISRANGE_Pos)] / (float_t)pll3m) * \
 8005066:	ee67 7a27 	vmul.f32	s15, s14, s15
 800506a:	edc7 7a07 	vstr	s15, [r7, #28]
      break;
 800506e:	bf00      	nop
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVP) != 0U)
 8005070:	4b34      	ldr	r3, [pc, #208]	@ (8005144 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005072:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005074:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005078:	2b00      	cmp	r3, #0
 800507a:	d017      	beq.n	80050ac <HAL_RCCEx_GetPLL3ClockFreq+0x20c>
  {
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800507c:	4b31      	ldr	r3, [pc, #196]	@ (8005144 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 800507e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005080:	0a5b      	lsrs	r3, r3, #9
 8005082:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8005086:	ee07 3a90 	vmov	s15, r3
 800508a:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3P) >> RCC_PLL3DIVR_PLL3P_Pos) + \
 800508e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005092:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_P_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005096:	edd7 6a07 	vldr	s13, [r7, #28]
 800509a:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800509e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80050a2:	ee17 2a90 	vmov	r2, s15
 80050a6:	687b      	ldr	r3, [r7, #4]
 80050a8:	601a      	str	r2, [r3, #0]
 80050aa:	e002      	b.n	80050b2 <HAL_RCCEx_GetPLL3ClockFreq+0x212>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_P_Frequency = 0U;
 80050ac:	687b      	ldr	r3, [r7, #4]
 80050ae:	2200      	movs	r2, #0
 80050b0:	601a      	str	r2, [r3, #0]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVQ) != 0U)
 80050b2:	4b24      	ldr	r3, [pc, #144]	@ (8005144 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80050b4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050b6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80050ba:	2b00      	cmp	r3, #0
 80050bc:	d017      	beq.n	80050ee <HAL_RCCEx_GetPLL3ClockFreq+0x24e>
  {
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80050be:	4b21      	ldr	r3, [pc, #132]	@ (8005144 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80050c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050c2:	0c1b      	lsrs	r3, r3, #16
 80050c4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80050c8:	ee07 3a90 	vmov	s15, r3
 80050cc:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3Q) >> RCC_PLL3DIVR_PLL3Q_Pos) + \
 80050d0:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80050d4:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_Q_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 80050d8:	edd7 6a07 	vldr	s13, [r7, #28]
 80050dc:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80050e0:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80050e4:	ee17 2a90 	vmov	r2, s15
 80050e8:	687b      	ldr	r3, [r7, #4]
 80050ea:	605a      	str	r2, [r3, #4]
 80050ec:	e002      	b.n	80050f4 <HAL_RCCEx_GetPLL3ClockFreq+0x254>
                                                                   (float_t)1));
  }
  else
  {
    PLL3_Clocks->PLL3_Q_Frequency = 0U;
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	2200      	movs	r2, #0
 80050f2:	605a      	str	r2, [r3, #4]
  }

  if (__HAL_RCC_GET_PLL3CLKOUT_CONFIG(RCC_PLL3_DIVR) != 0U)
 80050f4:	4b13      	ldr	r3, [pc, #76]	@ (8005144 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 80050f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80050f8:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80050fc:	2b00      	cmp	r3, #0
 80050fe:	d017      	beq.n	8005130 <HAL_RCCEx_GetPLL3ClockFreq+0x290>
  {
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 8005100:	4b10      	ldr	r3, [pc, #64]	@ (8005144 <HAL_RCCEx_GetPLL3ClockFreq+0x2a4>)
 8005102:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005104:	0e1b      	lsrs	r3, r3, #24
 8005106:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800510a:	ee07 3a90 	vmov	s15, r3
 800510e:	eef8 7a67 	vcvt.f32.u32	s15, s15
                                                                   RCC_PLL3DIVR_PLL3R) >> RCC_PLL3DIVR_PLL3R_Pos) + \
 8005112:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8005116:	ee37 7a87 	vadd.f32	s14, s15, s14
    PLL3_Clocks->PLL3_R_Frequency = (uint32_t)(float_t)(pll3vco / ((float_t)(uint32_t)((RCC->PLL3DIVR & \
 800511a:	edd7 6a07 	vldr	s13, [r7, #28]
 800511e:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8005122:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8005126:	ee17 2a90 	vmov	r2, s15
 800512a:	687b      	ldr	r3, [r7, #4]
 800512c:	609a      	str	r2, [r3, #8]
  else
  {
    PLL3_Clocks->PLL3_R_Frequency = 0U;
  }

}
 800512e:	e002      	b.n	8005136 <HAL_RCCEx_GetPLL3ClockFreq+0x296>
    PLL3_Clocks->PLL3_R_Frequency = 0U;
 8005130:	687b      	ldr	r3, [r7, #4]
 8005132:	2200      	movs	r2, #0
 8005134:	609a      	str	r2, [r3, #8]
}
 8005136:	bf00      	nop
 8005138:	3724      	adds	r7, #36	@ 0x24
 800513a:	46bd      	mov	sp, r7
 800513c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005140:	4770      	bx	lr
 8005142:	bf00      	nop
 8005144:	46020c00 	.word	0x46020c00
 8005148:	4b742400 	.word	0x4b742400
 800514c:	46000000 	.word	0x46000000
 8005150:	08009144 	.word	0x08009144

08005154 <HAL_RCCEx_GetPeriphCLKFreq>:
  * @retval Frequency in Hz
  *
  *        (*) value not defined in all devices.
  */
uint32_t HAL_RCCEx_GetPeriphCLKFreq(uint64_t PeriphClk)
{
 8005154:	b580      	push	{r7, lr}
 8005156:	b08e      	sub	sp, #56	@ 0x38
 8005158:	af00      	add	r7, sp, #0
 800515a:	e9c7 0100 	strd	r0, r1, [r7]
  uint32_t srcclk;

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClk));

  if (PeriphClk == RCC_PERIPHCLK_RTC)
 800515e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005162:	f5a2 2180 	sub.w	r1, r2, #262144	@ 0x40000
 8005166:	430b      	orrs	r3, r1
 8005168:	d145      	bne.n	80051f6 <HAL_RCCEx_GetPeriphCLKFreq+0xa2>
  {
    /* Get the current RTC source */
    srcclk = __HAL_RCC_GET_RTC_SOURCE();
 800516a:	4ba7      	ldr	r3, [pc, #668]	@ (8005408 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800516c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005170:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005174:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if RTC clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_RTCCLKSOURCE_LSE))
 8005176:	4ba4      	ldr	r3, [pc, #656]	@ (8005408 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005178:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800517c:	f003 0302 	and.w	r3, r3, #2
 8005180:	2b02      	cmp	r3, #2
 8005182:	d108      	bne.n	8005196 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
 8005184:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005186:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800518a:	d104      	bne.n	8005196 <HAL_RCCEx_GetPeriphCLKFreq+0x42>
    {
      frequency = LSE_VALUE;
 800518c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005190:	637b      	str	r3, [r7, #52]	@ 0x34
 8005192:	f001 b9b3 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Check if LSI is ready and if RTC clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_RTCCLKSOURCE_LSI))
 8005196:	4b9c      	ldr	r3, [pc, #624]	@ (8005408 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005198:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800519c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 80051a0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80051a4:	d114      	bne.n	80051d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
 80051a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051a8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80051ac:	d110      	bne.n	80051d0 <HAL_RCCEx_GetPeriphCLKFreq+0x7c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80051ae:	4b96      	ldr	r3, [pc, #600]	@ (8005408 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80051b0:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 80051b4:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80051b8:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80051bc:	d103      	bne.n	80051c6 <HAL_RCCEx_GetPeriphCLKFreq+0x72>
      {
        frequency = LSI_VALUE / 128U;
 80051be:	23fa      	movs	r3, #250	@ 0xfa
 80051c0:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80051c2:	f001 b99b 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 80051c6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 80051ca:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 80051cc:	f001 b996 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    /* Check if HSE is ready  and if RTC clock selection is HSI_DIV32*/
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_RTCCLKSOURCE_HSE_DIV32))
 80051d0:	4b8d      	ldr	r3, [pc, #564]	@ (8005408 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80051d2:	681b      	ldr	r3, [r3, #0]
 80051d4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80051d8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80051dc:	d107      	bne.n	80051ee <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
 80051de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80051e0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80051e4:	d103      	bne.n	80051ee <HAL_RCCEx_GetPeriphCLKFreq+0x9a>
    {
      frequency = HSE_VALUE / 32U;
 80051e6:	4b89      	ldr	r3, [pc, #548]	@ (800540c <HAL_RCCEx_GetPeriphCLKFreq+0x2b8>)
 80051e8:	637b      	str	r3, [r7, #52]	@ 0x34
 80051ea:	f001 b987 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for RTC*/
    else
    {
      frequency = 0U;
 80051ee:	2300      	movs	r3, #0
 80051f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80051f2:	f001 b983 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SAI1)
 80051f6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80051fa:	f5a2 5100 	sub.w	r1, r2, #8192	@ 0x2000
 80051fe:	430b      	orrs	r3, r1
 8005200:	d151      	bne.n	80052a6 <HAL_RCCEx_GetPeriphCLKFreq+0x152>
  {
    srcclk = __HAL_RCC_GET_SAI1_SOURCE();
 8005202:	4b81      	ldr	r3, [pc, #516]	@ (8005408 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005204:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005208:	f003 03e0 	and.w	r3, r3, #224	@ 0xe0
 800520c:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800520e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005210:	2b80      	cmp	r3, #128	@ 0x80
 8005212:	d035      	beq.n	8005280 <HAL_RCCEx_GetPeriphCLKFreq+0x12c>
 8005214:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005216:	2b80      	cmp	r3, #128	@ 0x80
 8005218:	d841      	bhi.n	800529e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 800521a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800521c:	2b60      	cmp	r3, #96	@ 0x60
 800521e:	d02a      	beq.n	8005276 <HAL_RCCEx_GetPeriphCLKFreq+0x122>
 8005220:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005222:	2b60      	cmp	r3, #96	@ 0x60
 8005224:	d83b      	bhi.n	800529e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8005226:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005228:	2b40      	cmp	r3, #64	@ 0x40
 800522a:	d009      	beq.n	8005240 <HAL_RCCEx_GetPeriphCLKFreq+0xec>
 800522c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800522e:	2b40      	cmp	r3, #64	@ 0x40
 8005230:	d835      	bhi.n	800529e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
 8005232:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005234:	2b00      	cmp	r3, #0
 8005236:	d00c      	beq.n	8005252 <HAL_RCCEx_GetPeriphCLKFreq+0xfe>
 8005238:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800523a:	2b20      	cmp	r3, #32
 800523c:	d012      	beq.n	8005264 <HAL_RCCEx_GetPeriphCLKFreq+0x110>
 800523e:	e02e      	b.n	800529e <HAL_RCCEx_GetPeriphCLKFreq+0x14a>
    {
      case RCC_SAI1CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005240:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005244:	4618      	mov	r0, r3
 8005246:	f7ff fb77 	bl	8004938 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 800524a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800524c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800524e:	f001 b955 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005252:	f107 0318 	add.w	r3, r7, #24
 8005256:	4618      	mov	r0, r3
 8005258:	f7ff fcc8 	bl	8004bec <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 800525c:	69bb      	ldr	r3, [r7, #24]
 800525e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005260:	f001 b94c 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005264:	f107 030c 	add.w	r3, r7, #12
 8005268:	4618      	mov	r0, r3
 800526a:	f7ff fe19 	bl	8004ea0 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 800526e:	68fb      	ldr	r3, [r7, #12]
 8005270:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005272:	f001 b943 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005276:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 800527a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800527c:	f001 b93e 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI1CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005280:	4b61      	ldr	r3, [pc, #388]	@ (8005408 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005288:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800528c:	d103      	bne.n	8005296 <HAL_RCCEx_GetPeriphCLKFreq+0x142>
        {
          frequency = HSI_VALUE;
 800528e:	4b60      	ldr	r3, [pc, #384]	@ (8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005290:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005292:	f001 b933 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8005296:	2300      	movs	r3, #0
 8005298:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800529a:	f001 b92f 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :
      {
        frequency = 0U;
 800529e:	2300      	movs	r3, #0
 80052a0:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80052a2:	f001 b92b 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
  }
#if defined(SAI2)
  else if (PeriphClk == RCC_PERIPHCLK_SAI2)
 80052a6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80052aa:	f5a2 4180 	sub.w	r1, r2, #16384	@ 0x4000
 80052ae:	430b      	orrs	r3, r1
 80052b0:	d158      	bne.n	8005364 <HAL_RCCEx_GetPeriphCLKFreq+0x210>
  {
    srcclk = __HAL_RCC_GET_SAI2_SOURCE();
 80052b2:	4b55      	ldr	r3, [pc, #340]	@ (8005408 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80052b4:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80052b8:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 80052bc:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80052be:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052c0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052c4:	d03b      	beq.n	800533e <HAL_RCCEx_GetPeriphCLKFreq+0x1ea>
 80052c6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052c8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80052cc:	d846      	bhi.n	800535c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80052ce:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052d4:	d02e      	beq.n	8005334 <HAL_RCCEx_GetPeriphCLKFreq+0x1e0>
 80052d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052d8:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80052dc:	d83e      	bhi.n	800535c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80052de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052e0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052e4:	d00b      	beq.n	80052fe <HAL_RCCEx_GetPeriphCLKFreq+0x1aa>
 80052e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052e8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80052ec:	d836      	bhi.n	800535c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
 80052ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f0:	2b00      	cmp	r3, #0
 80052f2:	d00d      	beq.n	8005310 <HAL_RCCEx_GetPeriphCLKFreq+0x1bc>
 80052f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80052f6:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80052fa:	d012      	beq.n	8005322 <HAL_RCCEx_GetPeriphCLKFreq+0x1ce>
 80052fc:	e02e      	b.n	800535c <HAL_RCCEx_GetPeriphCLKFreq+0x208>
    {
      case RCC_SAI2CLKSOURCE_PLL1: /* PLL1P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80052fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005302:	4618      	mov	r0, r3
 8005304:	f7ff fb18 	bl	8004938 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8005308:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800530a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800530c:	f001 b8f6 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PLL2: /* PLL2P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005310:	f107 0318 	add.w	r3, r7, #24
 8005314:	4618      	mov	r0, r3
 8005316:	f7ff fc69 	bl	8004bec <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_P_Frequency;
 800531a:	69bb      	ldr	r3, [r7, #24]
 800531c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800531e:	f001 b8ed 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PLL3: /* PLLI3P is the clock source for SAI1 */

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005322:	f107 030c 	add.w	r3, r7, #12
 8005326:	4618      	mov	r0, r3
 8005328:	f7ff fdba 	bl	8004ea0 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_P_Frequency;
 800532c:	68fb      	ldr	r3, [r7, #12]
 800532e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005330:	f001 b8e4 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005334:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005338:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800533a:	f001 b8df 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SAI2CLKSOURCE_HSI: /* HSI is the clock source for SAI1 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800533e:	4b32      	ldr	r3, [pc, #200]	@ (8005408 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005340:	681b      	ldr	r3, [r3, #0]
 8005342:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005346:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800534a:	d103      	bne.n	8005354 <HAL_RCCEx_GetPeriphCLKFreq+0x200>
        {
          frequency = HSI_VALUE;
 800534c:	4b30      	ldr	r3, [pc, #192]	@ (8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 800534e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005350:	f001 b8d4 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8005354:	2300      	movs	r3, #0
 8005356:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005358:	f001 b8d0 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :

        frequency = 0U;
 800535c:	2300      	movs	r3, #0
 800535e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005360:	f001 b8cc 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* SAI2 */
#if defined(SAES)
  else if (PeriphClk == RCC_PERIPHCLK_SAES)
 8005364:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005368:	f5a2 5180 	sub.w	r1, r2, #4096	@ 0x1000
 800536c:	430b      	orrs	r3, r1
 800536e:	d126      	bne.n	80053be <HAL_RCCEx_GetPeriphCLKFreq+0x26a>
  {
    /* Get the current SAES source */
    srcclk = __HAL_RCC_GET_SAES_SOURCE();
 8005370:	4b25      	ldr	r3, [pc, #148]	@ (8005408 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 8005372:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8005376:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800537a:	633b      	str	r3, [r7, #48]	@ 0x30

    if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI))
 800537c:	4b22      	ldr	r3, [pc, #136]	@ (8005408 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800537e:	681b      	ldr	r3, [r3, #0]
 8005380:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005384:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005388:	d106      	bne.n	8005398 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
 800538a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800538c:	2b00      	cmp	r3, #0
 800538e:	d103      	bne.n	8005398 <HAL_RCCEx_GetPeriphCLKFreq+0x244>
    {
      frequency = HSI_VALUE;
 8005390:	4b1f      	ldr	r3, [pc, #124]	@ (8005410 <HAL_RCCEx_GetPeriphCLKFreq+0x2bc>)
 8005392:	637b      	str	r3, [r7, #52]	@ 0x34
 8005394:	f001 b8b2 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY) && (srcclk == RCC_SAESCLKSOURCE_SHSI_DIV2))
 8005398:	4b1b      	ldr	r3, [pc, #108]	@ (8005408 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 800539a:	681b      	ldr	r3, [r3, #0]
 800539c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80053a0:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80053a4:	d107      	bne.n	80053b6 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
 80053a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053a8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80053ac:	d103      	bne.n	80053b6 <HAL_RCCEx_GetPeriphCLKFreq+0x262>
    {
      frequency = HSI_VALUE >> 1U;
 80053ae:	4b19      	ldr	r3, [pc, #100]	@ (8005414 <HAL_RCCEx_GetPeriphCLKFreq+0x2c0>)
 80053b0:	637b      	str	r3, [r7, #52]	@ 0x34
 80053b2:	f001 b8a3 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for SAES */
    else
    {
      frequency = 0U;
 80053b6:	2300      	movs	r3, #0
 80053b8:	637b      	str	r3, [r7, #52]	@ 0x34
 80053ba:	f001 b89f 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* SAES */
  else if (PeriphClk == RCC_PERIPHCLK_ICLK)
 80053be:	e9d7 2300 	ldrd	r2, r3, [r7]
 80053c2:	f5a2 1180 	sub.w	r1, r2, #1048576	@ 0x100000
 80053c6:	430b      	orrs	r3, r1
 80053c8:	d16e      	bne.n	80054a8 <HAL_RCCEx_GetPeriphCLKFreq+0x354>
  {
    srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 80053ca:	4b0f      	ldr	r3, [pc, #60]	@ (8005408 <HAL_RCCEx_GetPeriphCLKFreq+0x2b4>)
 80053cc:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80053d0:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80053d4:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80053d6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053d8:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80053dc:	d03d      	beq.n	800545a <HAL_RCCEx_GetPeriphCLKFreq+0x306>
 80053de:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e0:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80053e4:	d85c      	bhi.n	80054a0 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 80053e6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053e8:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80053ec:	d014      	beq.n	8005418 <HAL_RCCEx_GetPeriphCLKFreq+0x2c4>
 80053ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f0:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80053f4:	d854      	bhi.n	80054a0 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 80053f6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053f8:	2b00      	cmp	r3, #0
 80053fa:	d01f      	beq.n	800543c <HAL_RCCEx_GetPeriphCLKFreq+0x2e8>
 80053fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80053fe:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 8005402:	d012      	beq.n	800542a <HAL_RCCEx_GetPeriphCLKFreq+0x2d6>
 8005404:	e04c      	b.n	80054a0 <HAL_RCCEx_GetPeriphCLKFreq+0x34c>
 8005406:	bf00      	nop
 8005408:	46020c00 	.word	0x46020c00
 800540c:	0007a120 	.word	0x0007a120
 8005410:	00f42400 	.word	0x00f42400
 8005414:	007a1200 	.word	0x007a1200
    {
      case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005418:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800541c:	4618      	mov	r0, r3
 800541e:	f7ff fa8b 	bl	8004938 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 8005422:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8005424:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005426:	f001 b869 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800542a:	f107 0318 	add.w	r3, r7, #24
 800542e:	4618      	mov	r0, r3
 8005430:	f7ff fbdc 	bl	8004bec <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 8005434:	69fb      	ldr	r3, [r7, #28]
 8005436:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005438:	f001 b860 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 800543c:	4ba7      	ldr	r3, [pc, #668]	@ (80056dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8005444:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005448:	d103      	bne.n	8005452 <HAL_RCCEx_GetPeriphCLKFreq+0x2fe>
        {
          frequency = HSI48_VALUE;
 800544a:	4ba5      	ldr	r3, [pc, #660]	@ (80056e0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 800544c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800544e:	f001 b855 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8005452:	2300      	movs	r3, #0
 8005454:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005456:	f001 b851 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800545a:	4ba0      	ldr	r3, [pc, #640]	@ (80056dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800545c:	681b      	ldr	r3, [r3, #0]
 800545e:	f003 0320 	and.w	r3, r3, #32
 8005462:	2b20      	cmp	r3, #32
 8005464:	d118      	bne.n	8005498 <HAL_RCCEx_GetPeriphCLKFreq+0x344>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005466:	4b9d      	ldr	r3, [pc, #628]	@ (80056dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8005468:	689b      	ldr	r3, [r3, #8]
 800546a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800546e:	2b00      	cmp	r3, #0
 8005470:	d005      	beq.n	800547e <HAL_RCCEx_GetPeriphCLKFreq+0x32a>
 8005472:	4b9a      	ldr	r3, [pc, #616]	@ (80056dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8005474:	689b      	ldr	r3, [r3, #8]
 8005476:	0e1b      	lsrs	r3, r3, #24
 8005478:	f003 030f 	and.w	r3, r3, #15
 800547c:	e006      	b.n	800548c <HAL_RCCEx_GetPeriphCLKFreq+0x338>
 800547e:	4b97      	ldr	r3, [pc, #604]	@ (80056dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8005480:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005484:	041b      	lsls	r3, r3, #16
 8005486:	0e1b      	lsrs	r3, r3, #24
 8005488:	f003 030f 	and.w	r3, r3, #15
 800548c:	4a95      	ldr	r2, [pc, #596]	@ (80056e4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 800548e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005492:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005494:	f001 b832 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8005498:	2300      	movs	r3, #0
 800549a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800549c:	f001 b82e 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default :

        frequency = 0U;
 80054a0:	2300      	movs	r3, #0
 80054a2:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80054a4:	f001 b82a 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SDMMC)
 80054a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80054ac:	f5a2 1100 	sub.w	r1, r2, #2097152	@ 0x200000
 80054b0:	430b      	orrs	r3, r1
 80054b2:	d17f      	bne.n	80055b4 <HAL_RCCEx_GetPeriphCLKFreq+0x460>
  {
    srcclk = __HAL_RCC_GET_SDMMC_SOURCE();
 80054b4:	4b89      	ldr	r3, [pc, #548]	@ (80056dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80054b6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80054ba:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80054be:	633b      	str	r3, [r7, #48]	@ 0x30
    if (srcclk == RCC_SDMMCCLKSOURCE_CLK48)
 80054c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054c2:	2b00      	cmp	r3, #0
 80054c4:	d165      	bne.n	8005592 <HAL_RCCEx_GetPeriphCLKFreq+0x43e>
    {
      srcclk = __HAL_RCC_GET_ICLK_SOURCE();
 80054c6:	4b85      	ldr	r3, [pc, #532]	@ (80056dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80054c8:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80054cc:	f003 6340 	and.w	r3, r3, #201326592	@ 0xc000000
 80054d0:	633b      	str	r3, [r7, #48]	@ 0x30

      switch (srcclk)
 80054d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054d4:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80054d8:	d034      	beq.n	8005544 <HAL_RCCEx_GetPeriphCLKFreq+0x3f0>
 80054da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054dc:	f1b3 6f40 	cmp.w	r3, #201326592	@ 0xc000000
 80054e0:	d853      	bhi.n	800558a <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 80054e2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054e4:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80054e8:	d00b      	beq.n	8005502 <HAL_RCCEx_GetPeriphCLKFreq+0x3ae>
 80054ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054ec:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80054f0:	d84b      	bhi.n	800558a <HAL_RCCEx_GetPeriphCLKFreq+0x436>
 80054f2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054f4:	2b00      	cmp	r3, #0
 80054f6:	d016      	beq.n	8005526 <HAL_RCCEx_GetPeriphCLKFreq+0x3d2>
 80054f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80054fa:	f1b3 6f80 	cmp.w	r3, #67108864	@ 0x4000000
 80054fe:	d009      	beq.n	8005514 <HAL_RCCEx_GetPeriphCLKFreq+0x3c0>
 8005500:	e043      	b.n	800558a <HAL_RCCEx_GetPeriphCLKFreq+0x436>
      {
        case RCC_ICLK_CLKSOURCE_PLL1: /* PLL1Q  */
        {
          HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005502:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005506:	4618      	mov	r0, r3
 8005508:	f7ff fa16 	bl	8004938 <HAL_RCCEx_GetPLL1ClockFreq>
          frequency = pll1_clocks.PLL1_Q_Frequency;
 800550c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800550e:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8005510:	f000 bff4 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_PLL2: /* PLL2Q */
        {
          HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005514:	f107 0318 	add.w	r3, r7, #24
 8005518:	4618      	mov	r0, r3
 800551a:	f7ff fb67 	bl	8004bec <HAL_RCCEx_GetPLL2ClockFreq>
          frequency = pll2_clocks.PLL2_Q_Frequency;
 800551e:	69fb      	ldr	r3, [r7, #28]
 8005520:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8005522:	f000 bfeb 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_HSI48: /* HSI48 */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY))
 8005526:	4b6d      	ldr	r3, [pc, #436]	@ (80056dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8005528:	681b      	ldr	r3, [r3, #0]
 800552a:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800552e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005532:	d103      	bne.n	800553c <HAL_RCCEx_GetPeriphCLKFreq+0x3e8>
          {
            frequency = HSI48_VALUE;
 8005534:	4b6a      	ldr	r3, [pc, #424]	@ (80056e0 <HAL_RCCEx_GetPeriphCLKFreq+0x58c>)
 8005536:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 8005538:	f000 bfe0 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = 0U;
 800553c:	2300      	movs	r3, #0
 800553e:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8005540:	f000 bfdc 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        case RCC_ICLK_CLKSOURCE_MSIK: /* MSIK frequency range in HZ */
        {
          if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005544:	4b65      	ldr	r3, [pc, #404]	@ (80056dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8005546:	681b      	ldr	r3, [r3, #0]
 8005548:	f003 0320 	and.w	r3, r3, #32
 800554c:	2b20      	cmp	r3, #32
 800554e:	d118      	bne.n	8005582 <HAL_RCCEx_GetPeriphCLKFreq+0x42e>
          {
            frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005550:	4b62      	ldr	r3, [pc, #392]	@ (80056dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8005552:	689b      	ldr	r3, [r3, #8]
 8005554:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005558:	2b00      	cmp	r3, #0
 800555a:	d005      	beq.n	8005568 <HAL_RCCEx_GetPeriphCLKFreq+0x414>
 800555c:	4b5f      	ldr	r3, [pc, #380]	@ (80056dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800555e:	689b      	ldr	r3, [r3, #8]
 8005560:	0e1b      	lsrs	r3, r3, #24
 8005562:	f003 030f 	and.w	r3, r3, #15
 8005566:	e006      	b.n	8005576 <HAL_RCCEx_GetPeriphCLKFreq+0x422>
 8005568:	4b5c      	ldr	r3, [pc, #368]	@ (80056dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 800556a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800556e:	041b      	lsls	r3, r3, #16
 8005570:	0e1b      	lsrs	r3, r3, #24
 8005572:	f003 030f 	and.w	r3, r3, #15
 8005576:	4a5b      	ldr	r2, [pc, #364]	@ (80056e4 <HAL_RCCEx_GetPeriphCLKFreq+0x590>)
 8005578:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800557c:	637b      	str	r3, [r7, #52]	@ 0x34
          }
          else
          {
            frequency = 0U;
          }
          break;
 800557e:	f000 bfbd 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
            frequency = 0U;
 8005582:	2300      	movs	r3, #0
 8005584:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 8005586:	f000 bfb9 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
        default :
        {
          frequency = 0U;
 800558a:	2300      	movs	r3, #0
 800558c:	637b      	str	r3, [r7, #52]	@ 0x34
          break;
 800558e:	f000 bfb5 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        }
      }
    }
    else if (srcclk == RCC_SDMMCCLKSOURCE_PLL1)
 8005592:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005594:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005598:	d108      	bne.n	80055ac <HAL_RCCEx_GetPeriphCLKFreq+0x458>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 800559a:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 800559e:	4618      	mov	r0, r3
 80055a0:	f7ff f9ca 	bl	8004938 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_P_Frequency;
 80055a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80055a6:	637b      	str	r3, [r7, #52]	@ 0x34
 80055a8:	f000 bfa8 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else
    {
      frequency = 0U;
 80055ac:	2300      	movs	r3, #0
 80055ae:	637b      	str	r3, [r7, #52]	@ 0x34
 80055b0:	f000 bfa4 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_USART1)
 80055b4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80055b8:	1e51      	subs	r1, r2, #1
 80055ba:	430b      	orrs	r3, r1
 80055bc:	d136      	bne.n	800562c <HAL_RCCEx_GetPeriphCLKFreq+0x4d8>
  {
    /* Get the current USART1 source */
    srcclk = __HAL_RCC_GET_USART1_SOURCE();
 80055be:	4b47      	ldr	r3, [pc, #284]	@ (80056dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80055c0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80055c4:	f003 0303 	and.w	r3, r3, #3
 80055c8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART1CLKSOURCE_PCLK2)
 80055ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055cc:	2b00      	cmp	r3, #0
 80055ce:	d104      	bne.n	80055da <HAL_RCCEx_GetPeriphCLKFreq+0x486>
    {
      frequency = HAL_RCC_GetPCLK2Freq();
 80055d0:	f7fe fb44 	bl	8003c5c <HAL_RCC_GetPCLK2Freq>
 80055d4:	6378      	str	r0, [r7, #52]	@ 0x34
 80055d6:	f000 bf91 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART1CLKSOURCE_SYSCLK)
 80055da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055dc:	2b01      	cmp	r3, #1
 80055de:	d104      	bne.n	80055ea <HAL_RCCEx_GetPeriphCLKFreq+0x496>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80055e0:	f7fe fa0c 	bl	80039fc <HAL_RCC_GetSysClockFreq>
 80055e4:	6378      	str	r0, [r7, #52]	@ 0x34
 80055e6:	f000 bf89 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART1CLKSOURCE_HSI))
 80055ea:	4b3c      	ldr	r3, [pc, #240]	@ (80056dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80055ec:	681b      	ldr	r3, [r3, #0]
 80055ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055f6:	d106      	bne.n	8005606 <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
 80055f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80055fa:	2b02      	cmp	r3, #2
 80055fc:	d103      	bne.n	8005606 <HAL_RCCEx_GetPeriphCLKFreq+0x4b2>
    {
      frequency = HSI_VALUE;
 80055fe:	4b3a      	ldr	r3, [pc, #232]	@ (80056e8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8005600:	637b      	str	r3, [r7, #52]	@ 0x34
 8005602:	f000 bf7b 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART1CLKSOURCE_LSE))
 8005606:	4b35      	ldr	r3, [pc, #212]	@ (80056dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8005608:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800560c:	f003 0302 	and.w	r3, r3, #2
 8005610:	2b02      	cmp	r3, #2
 8005612:	d107      	bne.n	8005624 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
 8005614:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005616:	2b03      	cmp	r3, #3
 8005618:	d104      	bne.n	8005624 <HAL_RCCEx_GetPeriphCLKFreq+0x4d0>
    {
      frequency = LSE_VALUE;
 800561a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800561e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005620:	f000 bf6c 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART1 */
    else
    {
      frequency = 0U;
 8005624:	2300      	movs	r3, #0
 8005626:	637b      	str	r3, [r7, #52]	@ 0x34
 8005628:	f000 bf68 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#if defined(USART2)
  else if (PeriphClk == RCC_PERIPHCLK_USART2)
 800562c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005630:	1e91      	subs	r1, r2, #2
 8005632:	430b      	orrs	r3, r1
 8005634:	d136      	bne.n	80056a4 <HAL_RCCEx_GetPeriphCLKFreq+0x550>
  {
    /* Get the current USART2 source */
    srcclk = __HAL_RCC_GET_USART2_SOURCE();
 8005636:	4b29      	ldr	r3, [pc, #164]	@ (80056dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8005638:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800563c:	f003 030c 	and.w	r3, r3, #12
 8005640:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART2CLKSOURCE_PCLK1)
 8005642:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005644:	2b00      	cmp	r3, #0
 8005646:	d104      	bne.n	8005652 <HAL_RCCEx_GetPeriphCLKFreq+0x4fe>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8005648:	f7fe faf4 	bl	8003c34 <HAL_RCC_GetPCLK1Freq>
 800564c:	6378      	str	r0, [r7, #52]	@ 0x34
 800564e:	f000 bf55 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART2CLKSOURCE_SYSCLK)
 8005652:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005654:	2b04      	cmp	r3, #4
 8005656:	d104      	bne.n	8005662 <HAL_RCCEx_GetPeriphCLKFreq+0x50e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8005658:	f7fe f9d0 	bl	80039fc <HAL_RCC_GetSysClockFreq>
 800565c:	6378      	str	r0, [r7, #52]	@ 0x34
 800565e:	f000 bf4d 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART2CLKSOURCE_HSI))
 8005662:	4b1e      	ldr	r3, [pc, #120]	@ (80056dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800566a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800566e:	d106      	bne.n	800567e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
 8005670:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005672:	2b08      	cmp	r3, #8
 8005674:	d103      	bne.n	800567e <HAL_RCCEx_GetPeriphCLKFreq+0x52a>
    {
      frequency = HSI_VALUE;
 8005676:	4b1c      	ldr	r3, [pc, #112]	@ (80056e8 <HAL_RCCEx_GetPeriphCLKFreq+0x594>)
 8005678:	637b      	str	r3, [r7, #52]	@ 0x34
 800567a:	f000 bf3f 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART2CLKSOURCE_LSE))
 800567e:	4b17      	ldr	r3, [pc, #92]	@ (80056dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 8005680:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005684:	f003 0302 	and.w	r3, r3, #2
 8005688:	2b02      	cmp	r3, #2
 800568a:	d107      	bne.n	800569c <HAL_RCCEx_GetPeriphCLKFreq+0x548>
 800568c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800568e:	2b0c      	cmp	r3, #12
 8005690:	d104      	bne.n	800569c <HAL_RCCEx_GetPeriphCLKFreq+0x548>
    {
      frequency = LSE_VALUE;
 8005692:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005696:	637b      	str	r3, [r7, #52]	@ 0x34
 8005698:	f000 bf30 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART2 */
    else
    {
      frequency = 0U;
 800569c:	2300      	movs	r3, #0
 800569e:	637b      	str	r3, [r7, #52]	@ 0x34
 80056a0:	f000 bf2c 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
#endif /* USART2 */
  else if (PeriphClk == RCC_PERIPHCLK_USART3)
 80056a4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80056a8:	1f11      	subs	r1, r2, #4
 80056aa:	430b      	orrs	r3, r1
 80056ac:	d13f      	bne.n	800572e <HAL_RCCEx_GetPeriphCLKFreq+0x5da>
  {
    /* Get the current USART3 source */
    srcclk = __HAL_RCC_GET_USART3_SOURCE();
 80056ae:	4b0b      	ldr	r3, [pc, #44]	@ (80056dc <HAL_RCCEx_GetPeriphCLKFreq+0x588>)
 80056b0:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80056b4:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 80056b8:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_USART3CLKSOURCE_PCLK1)
 80056ba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056bc:	2b00      	cmp	r3, #0
 80056be:	d104      	bne.n	80056ca <HAL_RCCEx_GetPeriphCLKFreq+0x576>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80056c0:	f7fe fab8 	bl	8003c34 <HAL_RCC_GetPCLK1Freq>
 80056c4:	6378      	str	r0, [r7, #52]	@ 0x34
 80056c6:	f000 bf19 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_USART3CLKSOURCE_SYSCLK)
 80056ca:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056cc:	2b10      	cmp	r3, #16
 80056ce:	d10d      	bne.n	80056ec <HAL_RCCEx_GetPeriphCLKFreq+0x598>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80056d0:	f7fe f994 	bl	80039fc <HAL_RCC_GetSysClockFreq>
 80056d4:	6378      	str	r0, [r7, #52]	@ 0x34
 80056d6:	f000 bf11 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 80056da:	bf00      	nop
 80056dc:	46020c00 	.word	0x46020c00
 80056e0:	02dc6c00 	.word	0x02dc6c00
 80056e4:	08009144 	.word	0x08009144
 80056e8:	00f42400 	.word	0x00f42400
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_USART3CLKSOURCE_HSI))
 80056ec:	4ba6      	ldr	r3, [pc, #664]	@ (8005988 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80056ee:	681b      	ldr	r3, [r3, #0]
 80056f0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80056f4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80056f8:	d106      	bne.n	8005708 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
 80056fa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80056fc:	2b20      	cmp	r3, #32
 80056fe:	d103      	bne.n	8005708 <HAL_RCCEx_GetPeriphCLKFreq+0x5b4>
    {
      frequency = HSI_VALUE;
 8005700:	4ba2      	ldr	r3, [pc, #648]	@ (800598c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8005702:	637b      	str	r3, [r7, #52]	@ 0x34
 8005704:	f000 befa 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_USART3CLKSOURCE_LSE))
 8005708:	4b9f      	ldr	r3, [pc, #636]	@ (8005988 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800570a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800570e:	f003 0302 	and.w	r3, r3, #2
 8005712:	2b02      	cmp	r3, #2
 8005714:	d107      	bne.n	8005726 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
 8005716:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005718:	2b30      	cmp	r3, #48	@ 0x30
 800571a:	d104      	bne.n	8005726 <HAL_RCCEx_GetPeriphCLKFreq+0x5d2>
    {
      frequency = LSE_VALUE;
 800571c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005720:	637b      	str	r3, [r7, #52]	@ 0x34
 8005722:	f000 beeb 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for USART3 */
    else
    {
      frequency = 0U;
 8005726:	2300      	movs	r3, #0
 8005728:	637b      	str	r3, [r7, #52]	@ 0x34
 800572a:	f000 bee7 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART4)
 800572e:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005732:	f1a2 0108 	sub.w	r1, r2, #8
 8005736:	430b      	orrs	r3, r1
 8005738:	d136      	bne.n	80057a8 <HAL_RCCEx_GetPeriphCLKFreq+0x654>
  {
    /* Get the current UART4 source */
    srcclk = __HAL_RCC_GET_UART4_SOURCE();
 800573a:	4b93      	ldr	r3, [pc, #588]	@ (8005988 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800573c:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005740:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005744:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART4CLKSOURCE_PCLK1)
 8005746:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005748:	2b00      	cmp	r3, #0
 800574a:	d104      	bne.n	8005756 <HAL_RCCEx_GetPeriphCLKFreq+0x602>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 800574c:	f7fe fa72 	bl	8003c34 <HAL_RCC_GetPCLK1Freq>
 8005750:	6378      	str	r0, [r7, #52]	@ 0x34
 8005752:	f000 bed3 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_UART4CLKSOURCE_SYSCLK)
 8005756:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005758:	2b40      	cmp	r3, #64	@ 0x40
 800575a:	d104      	bne.n	8005766 <HAL_RCCEx_GetPeriphCLKFreq+0x612>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 800575c:	f7fe f94e 	bl	80039fc <HAL_RCC_GetSysClockFreq>
 8005760:	6378      	str	r0, [r7, #52]	@ 0x34
 8005762:	f000 becb 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART4CLKSOURCE_HSI))
 8005766:	4b88      	ldr	r3, [pc, #544]	@ (8005988 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8005768:	681b      	ldr	r3, [r3, #0]
 800576a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800576e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005772:	d106      	bne.n	8005782 <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
 8005774:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005776:	2b80      	cmp	r3, #128	@ 0x80
 8005778:	d103      	bne.n	8005782 <HAL_RCCEx_GetPeriphCLKFreq+0x62e>
    {
      frequency = HSI_VALUE;
 800577a:	4b84      	ldr	r3, [pc, #528]	@ (800598c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 800577c:	637b      	str	r3, [r7, #52]	@ 0x34
 800577e:	f000 bebd 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART4CLKSOURCE_LSE))
 8005782:	4b81      	ldr	r3, [pc, #516]	@ (8005988 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8005784:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005788:	f003 0302 	and.w	r3, r3, #2
 800578c:	2b02      	cmp	r3, #2
 800578e:	d107      	bne.n	80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
 8005790:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005792:	2bc0      	cmp	r3, #192	@ 0xc0
 8005794:	d104      	bne.n	80057a0 <HAL_RCCEx_GetPeriphCLKFreq+0x64c>
    {
      frequency = LSE_VALUE;
 8005796:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800579a:	637b      	str	r3, [r7, #52]	@ 0x34
 800579c:	f000 beae 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for UART4 */
    else
    {
      frequency = 0U;
 80057a0:	2300      	movs	r3, #0
 80057a2:	637b      	str	r3, [r7, #52]	@ 0x34
 80057a4:	f000 beaa 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_UART5)
 80057a8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80057ac:	f1a2 0110 	sub.w	r1, r2, #16
 80057b0:	430b      	orrs	r3, r1
 80057b2:	d139      	bne.n	8005828 <HAL_RCCEx_GetPeriphCLKFreq+0x6d4>
  {
    /* Get the current UART5 source */
    srcclk = __HAL_RCC_GET_UART5_SOURCE();
 80057b4:	4b74      	ldr	r3, [pc, #464]	@ (8005988 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80057b6:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80057ba:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80057be:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_UART5CLKSOURCE_PCLK1)
 80057c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d104      	bne.n	80057d0 <HAL_RCCEx_GetPeriphCLKFreq+0x67c>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 80057c6:	f7fe fa35 	bl	8003c34 <HAL_RCC_GetPCLK1Freq>
 80057ca:	6378      	str	r0, [r7, #52]	@ 0x34
 80057cc:	f000 be96 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_UART5CLKSOURCE_SYSCLK)
 80057d0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057d2:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80057d6:	d104      	bne.n	80057e2 <HAL_RCCEx_GetPeriphCLKFreq+0x68e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 80057d8:	f7fe f910 	bl	80039fc <HAL_RCC_GetSysClockFreq>
 80057dc:	6378      	str	r0, [r7, #52]	@ 0x34
 80057de:	f000 be8d 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_UART5CLKSOURCE_HSI))
 80057e2:	4b69      	ldr	r3, [pc, #420]	@ (8005988 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80057e4:	681b      	ldr	r3, [r3, #0]
 80057e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057ee:	d107      	bne.n	8005800 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
 80057f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80057f2:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80057f6:	d103      	bne.n	8005800 <HAL_RCCEx_GetPeriphCLKFreq+0x6ac>
    {
      frequency = HSI_VALUE;
 80057f8:	4b64      	ldr	r3, [pc, #400]	@ (800598c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 80057fa:	637b      	str	r3, [r7, #52]	@ 0x34
 80057fc:	f000 be7e 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_UART5CLKSOURCE_LSE))
 8005800:	4b61      	ldr	r3, [pc, #388]	@ (8005988 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8005802:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005806:	f003 0302 	and.w	r3, r3, #2
 800580a:	2b02      	cmp	r3, #2
 800580c:	d108      	bne.n	8005820 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
 800580e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005810:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005814:	d104      	bne.n	8005820 <HAL_RCCEx_GetPeriphCLKFreq+0x6cc>
    {
      frequency = LSE_VALUE;
 8005816:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800581a:	637b      	str	r3, [r7, #52]	@ 0x34
 800581c:	f000 be6e 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for UART5 */
    else
    {
      frequency = 0U;
 8005820:	2300      	movs	r3, #0
 8005822:	637b      	str	r3, [r7, #52]	@ 0x34
 8005824:	f000 be6a 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    {
      frequency = 0U;
    }
  }
#endif /* USART6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPUART1)
 8005828:	e9d7 2300 	ldrd	r2, r3, [r7]
 800582c:	f1a2 0120 	sub.w	r1, r2, #32
 8005830:	430b      	orrs	r3, r1
 8005832:	d158      	bne.n	80058e6 <HAL_RCCEx_GetPeriphCLKFreq+0x792>
  {
    /* Get the current LPUART1 source */
    srcclk = __HAL_RCC_GET_LPUART1_SOURCE();
 8005834:	4b54      	ldr	r3, [pc, #336]	@ (8005988 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8005836:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800583a:	f003 0307 	and.w	r3, r3, #7
 800583e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPUART1CLKSOURCE_PCLK3)
 8005840:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005842:	2b00      	cmp	r3, #0
 8005844:	d104      	bne.n	8005850 <HAL_RCCEx_GetPeriphCLKFreq+0x6fc>
    {
      frequency = HAL_RCC_GetPCLK3Freq();
 8005846:	f7fe fa1d 	bl	8003c84 <HAL_RCC_GetPCLK3Freq>
 800584a:	6378      	str	r0, [r7, #52]	@ 0x34
 800584c:	f000 be56 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_LPUART1CLKSOURCE_SYSCLK)
 8005850:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005852:	2b01      	cmp	r3, #1
 8005854:	d104      	bne.n	8005860 <HAL_RCCEx_GetPeriphCLKFreq+0x70c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8005856:	f7fe f8d1 	bl	80039fc <HAL_RCC_GetSysClockFreq>
 800585a:	6378      	str	r0, [r7, #52]	@ 0x34
 800585c:	f000 be4e 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_HSI))
 8005860:	4b49      	ldr	r3, [pc, #292]	@ (8005988 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8005862:	681b      	ldr	r3, [r3, #0]
 8005864:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005868:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800586c:	d106      	bne.n	800587c <HAL_RCCEx_GetPeriphCLKFreq+0x728>
 800586e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005870:	2b02      	cmp	r3, #2
 8005872:	d103      	bne.n	800587c <HAL_RCCEx_GetPeriphCLKFreq+0x728>
    {
      frequency = HSI_VALUE;
 8005874:	4b45      	ldr	r3, [pc, #276]	@ (800598c <HAL_RCCEx_GetPeriphCLKFreq+0x838>)
 8005876:	637b      	str	r3, [r7, #52]	@ 0x34
 8005878:	f000 be40 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPUART1CLKSOURCE_LSE))
 800587c:	4b42      	ldr	r3, [pc, #264]	@ (8005988 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800587e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005882:	f003 0302 	and.w	r3, r3, #2
 8005886:	2b02      	cmp	r3, #2
 8005888:	d107      	bne.n	800589a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
 800588a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800588c:	2b03      	cmp	r3, #3
 800588e:	d104      	bne.n	800589a <HAL_RCCEx_GetPeriphCLKFreq+0x746>
    {
      frequency = LSE_VALUE;
 8005890:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005894:	637b      	str	r3, [r7, #52]	@ 0x34
 8005896:	f000 be31 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_LPUART1CLKSOURCE_MSIK))
 800589a:	4b3b      	ldr	r3, [pc, #236]	@ (8005988 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800589c:	681b      	ldr	r3, [r3, #0]
 800589e:	f003 0320 	and.w	r3, r3, #32
 80058a2:	2b20      	cmp	r3, #32
 80058a4:	d11b      	bne.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
 80058a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80058a8:	2b04      	cmp	r3, #4
 80058aa:	d118      	bne.n	80058de <HAL_RCCEx_GetPeriphCLKFreq+0x78a>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80058ac:	4b36      	ldr	r3, [pc, #216]	@ (8005988 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80058ae:	689b      	ldr	r3, [r3, #8]
 80058b0:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80058b4:	2b00      	cmp	r3, #0
 80058b6:	d005      	beq.n	80058c4 <HAL_RCCEx_GetPeriphCLKFreq+0x770>
 80058b8:	4b33      	ldr	r3, [pc, #204]	@ (8005988 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80058ba:	689b      	ldr	r3, [r3, #8]
 80058bc:	0e1b      	lsrs	r3, r3, #24
 80058be:	f003 030f 	and.w	r3, r3, #15
 80058c2:	e006      	b.n	80058d2 <HAL_RCCEx_GetPeriphCLKFreq+0x77e>
 80058c4:	4b30      	ldr	r3, [pc, #192]	@ (8005988 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80058c6:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80058ca:	041b      	lsls	r3, r3, #16
 80058cc:	0e1b      	lsrs	r3, r3, #24
 80058ce:	f003 030f 	and.w	r3, r3, #15
 80058d2:	4a2f      	ldr	r2, [pc, #188]	@ (8005990 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 80058d4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80058d8:	637b      	str	r3, [r7, #52]	@ 0x34
 80058da:	f000 be0f 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPUART1 */
    else
    {
      frequency = 0U;
 80058de:	2300      	movs	r3, #0
 80058e0:	637b      	str	r3, [r7, #52]	@ 0x34
 80058e2:	f000 be0b 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADCDAC)
 80058e6:	e9d7 2300 	ldrd	r2, r3, [r7]
 80058ea:	f5a2 4100 	sub.w	r1, r2, #32768	@ 0x8000
 80058ee:	430b      	orrs	r3, r1
 80058f0:	d172      	bne.n	80059d8 <HAL_RCCEx_GetPeriphCLKFreq+0x884>
  {
    srcclk = __HAL_RCC_GET_ADCDAC_SOURCE();
 80058f2:	4b25      	ldr	r3, [pc, #148]	@ (8005988 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 80058f4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 80058f8:	f403 43e0 	and.w	r3, r3, #28672	@ 0x7000
 80058fc:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_ADCDACCLKSOURCE_SYSCLK)
 80058fe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005900:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005904:	d104      	bne.n	8005910 <HAL_RCCEx_GetPeriphCLKFreq+0x7bc>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8005906:	f7fe f879 	bl	80039fc <HAL_RCC_GetSysClockFreq>
 800590a:	6378      	str	r0, [r7, #52]	@ 0x34
 800590c:	f000 bdf6 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_PLL2)
 8005910:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005912:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005916:	d108      	bne.n	800592a <HAL_RCCEx_GetPeriphCLKFreq+0x7d6>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 8005918:	f107 0318 	add.w	r3, r7, #24
 800591c:	4618      	mov	r0, r3
 800591e:	f7ff f965 	bl	8004bec <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_R_Frequency;
 8005922:	6a3b      	ldr	r3, [r7, #32]
 8005924:	637b      	str	r3, [r7, #52]	@ 0x34
 8005926:	f000 bde9 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_HCLK)
 800592a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800592c:	2b00      	cmp	r3, #0
 800592e:	d104      	bne.n	800593a <HAL_RCCEx_GetPeriphCLKFreq+0x7e6>
    {
      frequency = HAL_RCC_GetHCLKFreq();
 8005930:	f7fe f966 	bl	8003c00 <HAL_RCC_GetHCLKFreq>
 8005934:	6378      	str	r0, [r7, #52]	@ 0x34
 8005936:	f000 bde1 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_ADCDACCLKSOURCE_MSIK)
 800593a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800593c:	f5b3 4fa0 	cmp.w	r3, #20480	@ 0x5000
 8005940:	d128      	bne.n	8005994 <HAL_RCCEx_GetPeriphCLKFreq+0x840>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005942:	4b11      	ldr	r3, [pc, #68]	@ (8005988 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8005944:	681b      	ldr	r3, [r3, #0]
 8005946:	f003 0320 	and.w	r3, r3, #32
 800594a:	2b20      	cmp	r3, #32
 800594c:	d118      	bne.n	8005980 <HAL_RCCEx_GetPeriphCLKFreq+0x82c>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800594e:	4b0e      	ldr	r3, [pc, #56]	@ (8005988 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8005950:	689b      	ldr	r3, [r3, #8]
 8005952:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005956:	2b00      	cmp	r3, #0
 8005958:	d005      	beq.n	8005966 <HAL_RCCEx_GetPeriphCLKFreq+0x812>
 800595a:	4b0b      	ldr	r3, [pc, #44]	@ (8005988 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 800595c:	689b      	ldr	r3, [r3, #8]
 800595e:	0e1b      	lsrs	r3, r3, #24
 8005960:	f003 030f 	and.w	r3, r3, #15
 8005964:	e006      	b.n	8005974 <HAL_RCCEx_GetPeriphCLKFreq+0x820>
 8005966:	4b08      	ldr	r3, [pc, #32]	@ (8005988 <HAL_RCCEx_GetPeriphCLKFreq+0x834>)
 8005968:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 800596c:	041b      	lsls	r3, r3, #16
 800596e:	0e1b      	lsrs	r3, r3, #24
 8005970:	f003 030f 	and.w	r3, r3, #15
 8005974:	4a06      	ldr	r2, [pc, #24]	@ (8005990 <HAL_RCCEx_GetPeriphCLKFreq+0x83c>)
 8005976:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800597a:	637b      	str	r3, [r7, #52]	@ 0x34
 800597c:	f000 bdbe 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 8005980:	2300      	movs	r3, #0
 8005982:	637b      	str	r3, [r7, #52]	@ 0x34
 8005984:	f000 bdba 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8005988:	46020c00 	.word	0x46020c00
 800598c:	00f42400 	.word	0x00f42400
 8005990:	08009144 	.word	0x08009144
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSE))
 8005994:	4baf      	ldr	r3, [pc, #700]	@ (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005996:	681b      	ldr	r3, [r3, #0]
 8005998:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800599c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80059a0:	d107      	bne.n	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
 80059a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059a4:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 80059a8:	d103      	bne.n	80059b2 <HAL_RCCEx_GetPeriphCLKFreq+0x85e>
    {
      frequency = HSE_VALUE;
 80059aa:	4bab      	ldr	r3, [pc, #684]	@ (8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 80059ac:	637b      	str	r3, [r7, #52]	@ 0x34
 80059ae:	f000 bda5 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_ADCDACCLKSOURCE_HSI))
 80059b2:	4ba8      	ldr	r3, [pc, #672]	@ (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80059be:	d107      	bne.n	80059d0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
 80059c0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059c2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80059c6:	d103      	bne.n	80059d0 <HAL_RCCEx_GetPeriphCLKFreq+0x87c>
    {
      frequency = HSI_VALUE;
 80059c8:	4ba3      	ldr	r3, [pc, #652]	@ (8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 80059ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80059cc:	f000 bd96 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for ADC */
    else
    {
      frequency = 0U;
 80059d0:	2300      	movs	r3, #0
 80059d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80059d4:	f000 bd92 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_MDF1)
 80059d8:	e9d7 2300 	ldrd	r2, r3, [r7]
 80059dc:	f5a2 3180 	sub.w	r1, r2, #65536	@ 0x10000
 80059e0:	430b      	orrs	r3, r1
 80059e2:	d158      	bne.n	8005a96 <HAL_RCCEx_GetPeriphCLKFreq+0x942>
  {
    /* Get the current MDF1 source */
    srcclk = __HAL_RCC_GET_MDF1_SOURCE();
 80059e4:	4b9b      	ldr	r3, [pc, #620]	@ (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 80059e6:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 80059ea:	f003 0307 	and.w	r3, r3, #7
 80059ee:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 80059f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80059f2:	2b04      	cmp	r3, #4
 80059f4:	d84b      	bhi.n	8005a8e <HAL_RCCEx_GetPeriphCLKFreq+0x93a>
 80059f6:	a201      	add	r2, pc, #4	@ (adr r2, 80059fc <HAL_RCCEx_GetPeriphCLKFreq+0x8a8>)
 80059f8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80059fc:	08005a35 	.word	0x08005a35
 8005a00:	08005a11 	.word	0x08005a11
 8005a04:	08005a23 	.word	0x08005a23
 8005a08:	08005a3f 	.word	0x08005a3f
 8005a0c:	08005a49 	.word	0x08005a49
    {
      case RCC_MDF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005a10:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005a14:	4618      	mov	r0, r3
 8005a16:	f7fe ff8f 	bl	8004938 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8005a1a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005a1c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005a1e:	f000 bd6d 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005a22:	f107 030c 	add.w	r3, r7, #12
 8005a26:	4618      	mov	r0, r3
 8005a28:	f7ff fa3a 	bl	8004ea0 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8005a2c:	693b      	ldr	r3, [r7, #16]
 8005a2e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005a30:	f000 bd64 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8005a34:	f7fe f8e4 	bl	8003c00 <HAL_RCC_GetHCLKFreq>
 8005a38:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005a3a:	f000 bd5f 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005a3e:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005a42:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005a44:	f000 bd5a 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_MDF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005a48:	4b82      	ldr	r3, [pc, #520]	@ (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005a4a:	681b      	ldr	r3, [r3, #0]
 8005a4c:	f003 0320 	and.w	r3, r3, #32
 8005a50:	2b20      	cmp	r3, #32
 8005a52:	d118      	bne.n	8005a86 <HAL_RCCEx_GetPeriphCLKFreq+0x932>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005a54:	4b7f      	ldr	r3, [pc, #508]	@ (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005a56:	689b      	ldr	r3, [r3, #8]
 8005a58:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005a5c:	2b00      	cmp	r3, #0
 8005a5e:	d005      	beq.n	8005a6c <HAL_RCCEx_GetPeriphCLKFreq+0x918>
 8005a60:	4b7c      	ldr	r3, [pc, #496]	@ (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005a62:	689b      	ldr	r3, [r3, #8]
 8005a64:	0e1b      	lsrs	r3, r3, #24
 8005a66:	f003 030f 	and.w	r3, r3, #15
 8005a6a:	e006      	b.n	8005a7a <HAL_RCCEx_GetPeriphCLKFreq+0x926>
 8005a6c:	4b79      	ldr	r3, [pc, #484]	@ (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005a6e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005a72:	041b      	lsls	r3, r3, #16
 8005a74:	0e1b      	lsrs	r3, r3, #24
 8005a76:	f003 030f 	and.w	r3, r3, #15
 8005a7a:	4a78      	ldr	r2, [pc, #480]	@ (8005c5c <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 8005a7c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005a80:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005a82:	f000 bd3b 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8005a86:	2300      	movs	r3, #0
 8005a88:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005a8a:	f000 bd37 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8005a8e:	2300      	movs	r3, #0
 8005a90:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005a92:	f000 bd33 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_ADF1)
 8005a96:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005a9a:	f5a2 3100 	sub.w	r1, r2, #131072	@ 0x20000
 8005a9e:	430b      	orrs	r3, r1
 8005aa0:	d167      	bne.n	8005b72 <HAL_RCCEx_GetPeriphCLKFreq+0xa1e>
  {
    /* Get the current ADF1 source */
    srcclk = __HAL_RCC_GET_ADF1_SOURCE();
 8005aa2:	4b6c      	ldr	r3, [pc, #432]	@ (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005aa4:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005aa8:	f403 23e0 	and.w	r3, r3, #458752	@ 0x70000
 8005aac:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8005aae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab0:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005ab4:	d036      	beq.n	8005b24 <HAL_RCCEx_GetPeriphCLKFreq+0x9d0>
 8005ab6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ab8:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005abc:	d855      	bhi.n	8005b6a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8005abe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ac0:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005ac4:	d029      	beq.n	8005b1a <HAL_RCCEx_GetPeriphCLKFreq+0x9c6>
 8005ac6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ac8:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 8005acc:	d84d      	bhi.n	8005b6a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8005ace:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ad0:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005ad4:	d013      	beq.n	8005afe <HAL_RCCEx_GetPeriphCLKFreq+0x9aa>
 8005ad6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ad8:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8005adc:	d845      	bhi.n	8005b6a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
 8005ade:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae0:	2b00      	cmp	r3, #0
 8005ae2:	d015      	beq.n	8005b10 <HAL_RCCEx_GetPeriphCLKFreq+0x9bc>
 8005ae4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ae6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8005aea:	d13e      	bne.n	8005b6a <HAL_RCCEx_GetPeriphCLKFreq+0xa16>
    {
      case RCC_ADF1CLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 8005aec:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8005af0:	4618      	mov	r0, r3
 8005af2:	f7fe ff21 	bl	8004938 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_P_Frequency;
 8005af6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005af8:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005afa:	f000 bcff 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_PLL3:

        HAL_RCCEx_GetPLL3ClockFreq(&pll3_clocks);
 8005afe:	f107 030c 	add.w	r3, r7, #12
 8005b02:	4618      	mov	r0, r3
 8005b04:	f7ff f9cc 	bl	8004ea0 <HAL_RCCEx_GetPLL3ClockFreq>
        frequency = pll3_clocks.PLL3_Q_Frequency;
 8005b08:	693b      	ldr	r3, [r7, #16]
 8005b0a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005b0c:	f000 bcf6 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_HCLK:

        frequency = HAL_RCC_GetHCLKFreq();
 8005b10:	f7fe f876 	bl	8003c00 <HAL_RCC_GetHCLKFreq>
 8005b14:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005b16:	f000 bcf1 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_PIN:

        frequency = EXTERNAL_SAI1_CLOCK_VALUE;
 8005b1a:	f64b 3380 	movw	r3, #48000	@ 0xbb80
 8005b1e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005b20:	f000 bcec 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_ADF1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005b24:	4b4b      	ldr	r3, [pc, #300]	@ (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005b26:	681b      	ldr	r3, [r3, #0]
 8005b28:	f003 0320 	and.w	r3, r3, #32
 8005b2c:	2b20      	cmp	r3, #32
 8005b2e:	d118      	bne.n	8005b62 <HAL_RCCEx_GetPeriphCLKFreq+0xa0e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005b30:	4b48      	ldr	r3, [pc, #288]	@ (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005b32:	689b      	ldr	r3, [r3, #8]
 8005b34:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005b38:	2b00      	cmp	r3, #0
 8005b3a:	d005      	beq.n	8005b48 <HAL_RCCEx_GetPeriphCLKFreq+0x9f4>
 8005b3c:	4b45      	ldr	r3, [pc, #276]	@ (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005b3e:	689b      	ldr	r3, [r3, #8]
 8005b40:	0e1b      	lsrs	r3, r3, #24
 8005b42:	f003 030f 	and.w	r3, r3, #15
 8005b46:	e006      	b.n	8005b56 <HAL_RCCEx_GetPeriphCLKFreq+0xa02>
 8005b48:	4b42      	ldr	r3, [pc, #264]	@ (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005b4a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005b4e:	041b      	lsls	r3, r3, #16
 8005b50:	0e1b      	lsrs	r3, r3, #24
 8005b52:	f003 030f 	and.w	r3, r3, #15
 8005b56:	4a41      	ldr	r2, [pc, #260]	@ (8005c5c <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 8005b58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005b5c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005b5e:	f000 bccd 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8005b62:	2300      	movs	r3, #0
 8005b64:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005b66:	f000 bcc9 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8005b6a:	2300      	movs	r3, #0
 8005b6c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005b6e:	f000 bcc5 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C1)
 8005b72:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005b76:	f1a2 0140 	sub.w	r1, r2, #64	@ 0x40
 8005b7a:	430b      	orrs	r3, r1
 8005b7c:	d14c      	bne.n	8005c18 <HAL_RCCEx_GetPeriphCLKFreq+0xac4>
  {
    /* Get the current I2C1 source */
    srcclk = __HAL_RCC_GET_I2C1_SOURCE();
 8005b7e:	4b35      	ldr	r3, [pc, #212]	@ (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005b80:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005b84:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005b88:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C1CLKSOURCE_PCLK1)
 8005b8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b8c:	2b00      	cmp	r3, #0
 8005b8e:	d104      	bne.n	8005b9a <HAL_RCCEx_GetPeriphCLKFreq+0xa46>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8005b90:	f7fe f850 	bl	8003c34 <HAL_RCC_GetPCLK1Freq>
 8005b94:	6378      	str	r0, [r7, #52]	@ 0x34
 8005b96:	f000 bcb1 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C1CLKSOURCE_SYSCLK)
 8005b9a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005b9c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005ba0:	d104      	bne.n	8005bac <HAL_RCCEx_GetPeriphCLKFreq+0xa58>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8005ba2:	f7fd ff2b 	bl	80039fc <HAL_RCC_GetSysClockFreq>
 8005ba6:	6378      	str	r0, [r7, #52]	@ 0x34
 8005ba8:	f000 bca8 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C1CLKSOURCE_HSI))
 8005bac:	4b29      	ldr	r3, [pc, #164]	@ (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005bb4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005bb8:	d107      	bne.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
 8005bba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bbc:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005bc0:	d103      	bne.n	8005bca <HAL_RCCEx_GetPeriphCLKFreq+0xa76>
    {
      frequency = HSI_VALUE;
 8005bc2:	4b25      	ldr	r3, [pc, #148]	@ (8005c58 <HAL_RCCEx_GetPeriphCLKFreq+0xb04>)
 8005bc4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005bc6:	f000 bc99 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C1CLKSOURCE_MSIK))
 8005bca:	4b22      	ldr	r3, [pc, #136]	@ (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005bcc:	681b      	ldr	r3, [r3, #0]
 8005bce:	f003 0320 	and.w	r3, r3, #32
 8005bd2:	2b20      	cmp	r3, #32
 8005bd4:	d11c      	bne.n	8005c10 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
 8005bd6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005bd8:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005bdc:	d118      	bne.n	8005c10 <HAL_RCCEx_GetPeriphCLKFreq+0xabc>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005bde:	4b1d      	ldr	r3, [pc, #116]	@ (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005be0:	689b      	ldr	r3, [r3, #8]
 8005be2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005be6:	2b00      	cmp	r3, #0
 8005be8:	d005      	beq.n	8005bf6 <HAL_RCCEx_GetPeriphCLKFreq+0xaa2>
 8005bea:	4b1a      	ldr	r3, [pc, #104]	@ (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005bec:	689b      	ldr	r3, [r3, #8]
 8005bee:	0e1b      	lsrs	r3, r3, #24
 8005bf0:	f003 030f 	and.w	r3, r3, #15
 8005bf4:	e006      	b.n	8005c04 <HAL_RCCEx_GetPeriphCLKFreq+0xab0>
 8005bf6:	4b17      	ldr	r3, [pc, #92]	@ (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005bf8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005bfc:	041b      	lsls	r3, r3, #16
 8005bfe:	0e1b      	lsrs	r3, r3, #24
 8005c00:	f003 030f 	and.w	r3, r3, #15
 8005c04:	4a15      	ldr	r2, [pc, #84]	@ (8005c5c <HAL_RCCEx_GetPeriphCLKFreq+0xb08>)
 8005c06:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005c0a:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c0c:	f000 bc76 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C1 */
    else
    {
      frequency = 0U;
 8005c10:	2300      	movs	r3, #0
 8005c12:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c14:	f000 bc72 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C2)
 8005c18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005c1c:	f1a2 0180 	sub.w	r1, r2, #128	@ 0x80
 8005c20:	430b      	orrs	r3, r1
 8005c22:	d153      	bne.n	8005ccc <HAL_RCCEx_GetPeriphCLKFreq+0xb78>
  {
    /* Get the current I2C2 source */
    srcclk = __HAL_RCC_GET_I2C2_SOURCE();
 8005c24:	4b0b      	ldr	r3, [pc, #44]	@ (8005c54 <HAL_RCCEx_GetPeriphCLKFreq+0xb00>)
 8005c26:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005c2a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 8005c2e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C2CLKSOURCE_PCLK1)
 8005c30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c32:	2b00      	cmp	r3, #0
 8005c34:	d104      	bne.n	8005c40 <HAL_RCCEx_GetPeriphCLKFreq+0xaec>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8005c36:	f7fd fffd 	bl	8003c34 <HAL_RCC_GetPCLK1Freq>
 8005c3a:	6378      	str	r0, [r7, #52]	@ 0x34
 8005c3c:	f000 bc5e 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C2CLKSOURCE_SYSCLK)
 8005c40:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c42:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005c46:	d10b      	bne.n	8005c60 <HAL_RCCEx_GetPeriphCLKFreq+0xb0c>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8005c48:	f7fd fed8 	bl	80039fc <HAL_RCC_GetSysClockFreq>
 8005c4c:	6378      	str	r0, [r7, #52]	@ 0x34
 8005c4e:	f000 bc55 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8005c52:	bf00      	nop
 8005c54:	46020c00 	.word	0x46020c00
 8005c58:	00f42400 	.word	0x00f42400
 8005c5c:	08009144 	.word	0x08009144
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C2CLKSOURCE_HSI))
 8005c60:	4ba1      	ldr	r3, [pc, #644]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005c62:	681b      	ldr	r3, [r3, #0]
 8005c64:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005c68:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005c6c:	d107      	bne.n	8005c7e <HAL_RCCEx_GetPeriphCLKFreq+0xb2a>
 8005c6e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c70:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8005c74:	d103      	bne.n	8005c7e <HAL_RCCEx_GetPeriphCLKFreq+0xb2a>
    {
      frequency = HSI_VALUE;
 8005c76:	4b9d      	ldr	r3, [pc, #628]	@ (8005eec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 8005c78:	637b      	str	r3, [r7, #52]	@ 0x34
 8005c7a:	f000 bc3f 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C2CLKSOURCE_MSIK))
 8005c7e:	4b9a      	ldr	r3, [pc, #616]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	f003 0320 	and.w	r3, r3, #32
 8005c86:	2b20      	cmp	r3, #32
 8005c88:	d11c      	bne.n	8005cc4 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
 8005c8a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005c8c:	f5b3 5f40 	cmp.w	r3, #12288	@ 0x3000
 8005c90:	d118      	bne.n	8005cc4 <HAL_RCCEx_GetPeriphCLKFreq+0xb70>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005c92:	4b95      	ldr	r3, [pc, #596]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005c94:	689b      	ldr	r3, [r3, #8]
 8005c96:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005c9a:	2b00      	cmp	r3, #0
 8005c9c:	d005      	beq.n	8005caa <HAL_RCCEx_GetPeriphCLKFreq+0xb56>
 8005c9e:	4b92      	ldr	r3, [pc, #584]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005ca0:	689b      	ldr	r3, [r3, #8]
 8005ca2:	0e1b      	lsrs	r3, r3, #24
 8005ca4:	f003 030f 	and.w	r3, r3, #15
 8005ca8:	e006      	b.n	8005cb8 <HAL_RCCEx_GetPeriphCLKFreq+0xb64>
 8005caa:	4b8f      	ldr	r3, [pc, #572]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005cac:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005cb0:	041b      	lsls	r3, r3, #16
 8005cb2:	0e1b      	lsrs	r3, r3, #24
 8005cb4:	f003 030f 	and.w	r3, r3, #15
 8005cb8:	4a8d      	ldr	r2, [pc, #564]	@ (8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 8005cba:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005cbe:	637b      	str	r3, [r7, #52]	@ 0x34
 8005cc0:	f000 bc1c 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C2 */
    else
    {
      frequency = 0U;
 8005cc4:	2300      	movs	r3, #0
 8005cc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005cc8:	f000 bc18 	b.w	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C3)
 8005ccc:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005cd0:	f5a2 7180 	sub.w	r1, r2, #256	@ 0x100
 8005cd4:	430b      	orrs	r3, r1
 8005cd6:	d151      	bne.n	8005d7c <HAL_RCCEx_GetPeriphCLKFreq+0xc28>
  {
    /* Get the current I2C3 source */
    srcclk = __HAL_RCC_GET_I2C3_SOURCE();
 8005cd8:	4b83      	ldr	r3, [pc, #524]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005cda:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005cde:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 8005ce2:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 8005ce4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ce6:	2bc0      	cmp	r3, #192	@ 0xc0
 8005ce8:	d024      	beq.n	8005d34 <HAL_RCCEx_GetPeriphCLKFreq+0xbe0>
 8005cea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cec:	2bc0      	cmp	r3, #192	@ 0xc0
 8005cee:	d842      	bhi.n	8005d76 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8005cf0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf2:	2b80      	cmp	r3, #128	@ 0x80
 8005cf4:	d00d      	beq.n	8005d12 <HAL_RCCEx_GetPeriphCLKFreq+0xbbe>
 8005cf6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cf8:	2b80      	cmp	r3, #128	@ 0x80
 8005cfa:	d83c      	bhi.n	8005d76 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
 8005cfc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005cfe:	2b00      	cmp	r3, #0
 8005d00:	d003      	beq.n	8005d0a <HAL_RCCEx_GetPeriphCLKFreq+0xbb6>
 8005d02:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d04:	2b40      	cmp	r3, #64	@ 0x40
 8005d06:	d011      	beq.n	8005d2c <HAL_RCCEx_GetPeriphCLKFreq+0xbd8>
 8005d08:	e035      	b.n	8005d76 <HAL_RCCEx_GetPeriphCLKFreq+0xc22>
    {
      case RCC_I2C3CLKSOURCE_PCLK3:
      {
        frequency = HAL_RCC_GetPCLK3Freq();
 8005d0a:	f7fd ffbb 	bl	8003c84 <HAL_RCC_GetPCLK3Freq>
 8005d0e:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005d10:	e3f4      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_HSI:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 8005d12:	4b75      	ldr	r3, [pc, #468]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005d14:	681b      	ldr	r3, [r3, #0]
 8005d16:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005d1a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005d1e:	d102      	bne.n	8005d26 <HAL_RCCEx_GetPeriphCLKFreq+0xbd2>
        {
          frequency = HSI_VALUE;
 8005d20:	4b72      	ldr	r3, [pc, #456]	@ (8005eec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 8005d22:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005d24:	e3ea      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8005d26:	2300      	movs	r3, #0
 8005d28:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d2a:	e3e7      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_SYSCLK:
      {
        frequency = HAL_RCC_GetSysClockFreq();
 8005d2c:	f7fd fe66 	bl	80039fc <HAL_RCC_GetSysClockFreq>
 8005d30:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8005d32:	e3e3      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      case RCC_I2C3CLKSOURCE_MSIK:
      {
        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005d34:	4b6c      	ldr	r3, [pc, #432]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005d36:	681b      	ldr	r3, [r3, #0]
 8005d38:	f003 0320 	and.w	r3, r3, #32
 8005d3c:	2b20      	cmp	r3, #32
 8005d3e:	d117      	bne.n	8005d70 <HAL_RCCEx_GetPeriphCLKFreq+0xc1c>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005d40:	4b69      	ldr	r3, [pc, #420]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005d42:	689b      	ldr	r3, [r3, #8]
 8005d44:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005d48:	2b00      	cmp	r3, #0
 8005d4a:	d005      	beq.n	8005d58 <HAL_RCCEx_GetPeriphCLKFreq+0xc04>
 8005d4c:	4b66      	ldr	r3, [pc, #408]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005d4e:	689b      	ldr	r3, [r3, #8]
 8005d50:	0e1b      	lsrs	r3, r3, #24
 8005d52:	f003 030f 	and.w	r3, r3, #15
 8005d56:	e006      	b.n	8005d66 <HAL_RCCEx_GetPeriphCLKFreq+0xc12>
 8005d58:	4b63      	ldr	r3, [pc, #396]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005d5a:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005d5e:	041b      	lsls	r3, r3, #16
 8005d60:	0e1b      	lsrs	r3, r3, #24
 8005d62:	f003 030f 	and.w	r3, r3, #15
 8005d66:	4a62      	ldr	r2, [pc, #392]	@ (8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 8005d68:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005d6c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8005d6e:	e3c5      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8005d70:	2300      	movs	r3, #0
 8005d72:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d74:	e3c2      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      default:
      {
        frequency = 0U;
 8005d76:	2300      	movs	r3, #0
 8005d78:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8005d7a:	e3bf      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_I2C4)
 8005d7c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005d80:	f5a2 0180 	sub.w	r1, r2, #4194304	@ 0x400000
 8005d84:	430b      	orrs	r3, r1
 8005d86:	d147      	bne.n	8005e18 <HAL_RCCEx_GetPeriphCLKFreq+0xcc4>
  {
    /* Get the current I2C4 source */
    srcclk = __HAL_RCC_GET_I2C4_SOURCE();
 8005d88:	4b57      	ldr	r3, [pc, #348]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005d8a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005d8e:	f403 4340 	and.w	r3, r3, #49152	@ 0xc000
 8005d92:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_I2C4CLKSOURCE_PCLK1)
 8005d94:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005d96:	2b00      	cmp	r3, #0
 8005d98:	d103      	bne.n	8005da2 <HAL_RCCEx_GetPeriphCLKFreq+0xc4e>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8005d9a:	f7fd ff4b 	bl	8003c34 <HAL_RCC_GetPCLK1Freq>
 8005d9e:	6378      	str	r0, [r7, #52]	@ 0x34
 8005da0:	e3ac      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_I2C4CLKSOURCE_SYSCLK)
 8005da2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005da4:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005da8:	d103      	bne.n	8005db2 <HAL_RCCEx_GetPeriphCLKFreq+0xc5e>
    {
      frequency = HAL_RCC_GetSysClockFreq();
 8005daa:	f7fd fe27 	bl	80039fc <HAL_RCC_GetSysClockFreq>
 8005dae:	6378      	str	r0, [r7, #52]	@ 0x34
 8005db0:	e3a4      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_I2C4CLKSOURCE_HSI))
 8005db2:	4b4d      	ldr	r3, [pc, #308]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005dba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005dbe:	d106      	bne.n	8005dce <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
 8005dc0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005dc2:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8005dc6:	d102      	bne.n	8005dce <HAL_RCCEx_GetPeriphCLKFreq+0xc7a>
    {
      frequency = HSI_VALUE;
 8005dc8:	4b48      	ldr	r3, [pc, #288]	@ (8005eec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 8005dca:	637b      	str	r3, [r7, #52]	@ 0x34
 8005dcc:	e396      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY)) && (srcclk == RCC_I2C4CLKSOURCE_MSIK))
 8005dce:	4b46      	ldr	r3, [pc, #280]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005dd0:	681b      	ldr	r3, [r3, #0]
 8005dd2:	f003 0320 	and.w	r3, r3, #32
 8005dd6:	2b20      	cmp	r3, #32
 8005dd8:	d11b      	bne.n	8005e12 <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
 8005dda:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ddc:	f5b3 4f40 	cmp.w	r3, #49152	@ 0xc000
 8005de0:	d117      	bne.n	8005e12 <HAL_RCCEx_GetPeriphCLKFreq+0xcbe>
    {
      frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005de2:	4b41      	ldr	r3, [pc, #260]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005de4:	689b      	ldr	r3, [r3, #8]
 8005de6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d005      	beq.n	8005dfa <HAL_RCCEx_GetPeriphCLKFreq+0xca6>
 8005dee:	4b3e      	ldr	r3, [pc, #248]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005df0:	689b      	ldr	r3, [r3, #8]
 8005df2:	0e1b      	lsrs	r3, r3, #24
 8005df4:	f003 030f 	and.w	r3, r3, #15
 8005df8:	e006      	b.n	8005e08 <HAL_RCCEx_GetPeriphCLKFreq+0xcb4>
 8005dfa:	4b3b      	ldr	r3, [pc, #236]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005dfc:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005e00:	041b      	lsls	r3, r3, #16
 8005e02:	0e1b      	lsrs	r3, r3, #24
 8005e04:	f003 030f 	and.w	r3, r3, #15
 8005e08:	4a39      	ldr	r2, [pc, #228]	@ (8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 8005e0a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e0e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e10:	e374      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for I2C4 */
    else
    {
      frequency = 0U;
 8005e12:	2300      	movs	r3, #0
 8005e14:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e16:	e371      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    {
      frequency = 0U;
    }
  }
#endif /* I2C6 */
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM34)
 8005e18:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005e1c:	f5a2 6100 	sub.w	r1, r2, #2048	@ 0x800
 8005e20:	430b      	orrs	r3, r1
 8005e22:	d16a      	bne.n	8005efa <HAL_RCCEx_GetPeriphCLKFreq+0xda6>
  {
    /* Get the current LPTIM34 source */
    srcclk = __HAL_RCC_GET_LPTIM34_SOURCE();
 8005e24:	4b30      	ldr	r3, [pc, #192]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005e26:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005e2a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8005e2e:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM34CLKSOURCE_MSIK)
 8005e30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e32:	2b00      	cmp	r3, #0
 8005e34:	d120      	bne.n	8005e78 <HAL_RCCEx_GetPeriphCLKFreq+0xd24>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005e36:	4b2c      	ldr	r3, [pc, #176]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005e38:	681b      	ldr	r3, [r3, #0]
 8005e3a:	f003 0320 	and.w	r3, r3, #32
 8005e3e:	2b20      	cmp	r3, #32
 8005e40:	d117      	bne.n	8005e72 <HAL_RCCEx_GetPeriphCLKFreq+0xd1e>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005e42:	4b29      	ldr	r3, [pc, #164]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005e44:	689b      	ldr	r3, [r3, #8]
 8005e46:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005e4a:	2b00      	cmp	r3, #0
 8005e4c:	d005      	beq.n	8005e5a <HAL_RCCEx_GetPeriphCLKFreq+0xd06>
 8005e4e:	4b26      	ldr	r3, [pc, #152]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005e50:	689b      	ldr	r3, [r3, #8]
 8005e52:	0e1b      	lsrs	r3, r3, #24
 8005e54:	f003 030f 	and.w	r3, r3, #15
 8005e58:	e006      	b.n	8005e68 <HAL_RCCEx_GetPeriphCLKFreq+0xd14>
 8005e5a:	4b23      	ldr	r3, [pc, #140]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005e5c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005e60:	041b      	lsls	r3, r3, #16
 8005e62:	0e1b      	lsrs	r3, r3, #24
 8005e64:	f003 030f 	and.w	r3, r3, #15
 8005e68:	4a21      	ldr	r2, [pc, #132]	@ (8005ef0 <HAL_RCCEx_GetPeriphCLKFreq+0xd9c>)
 8005e6a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005e6e:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e70:	e344      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 8005e72:	2300      	movs	r3, #0
 8005e74:	637b      	str	r3, [r7, #52]	@ 0x34
 8005e76:	e341      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSI))
 8005e78:	4b1b      	ldr	r3, [pc, #108]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005e7a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005e7e:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005e82:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005e86:	d112      	bne.n	8005eae <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
 8005e88:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005e8a:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8005e8e:	d10e      	bne.n	8005eae <HAL_RCCEx_GetPeriphCLKFreq+0xd5a>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005e90:	4b15      	ldr	r3, [pc, #84]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005e92:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005e96:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005e9a:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005e9e:	d102      	bne.n	8005ea6 <HAL_RCCEx_GetPeriphCLKFreq+0xd52>
      {
        frequency = LSI_VALUE / 128U;
 8005ea0:	23fa      	movs	r3, #250	@ 0xfa
 8005ea2:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005ea4:	e32a      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8005ea6:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005eaa:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005eac:	e326      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_HSI))
 8005eae:	4b0e      	ldr	r3, [pc, #56]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005eb6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005eba:	d106      	bne.n	8005eca <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
 8005ebc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005ebe:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8005ec2:	d102      	bne.n	8005eca <HAL_RCCEx_GetPeriphCLKFreq+0xd76>
    {
      frequency = HSI_VALUE;
 8005ec4:	4b09      	ldr	r3, [pc, #36]	@ (8005eec <HAL_RCCEx_GetPeriphCLKFreq+0xd98>)
 8005ec6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ec8:	e318      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM34CLKSOURCE_LSE))
 8005eca:	4b07      	ldr	r3, [pc, #28]	@ (8005ee8 <HAL_RCCEx_GetPeriphCLKFreq+0xd94>)
 8005ecc:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ed0:	f003 0302 	and.w	r3, r3, #2
 8005ed4:	2b02      	cmp	r3, #2
 8005ed6:	d10d      	bne.n	8005ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
 8005ed8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005eda:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8005ede:	d109      	bne.n	8005ef4 <HAL_RCCEx_GetPeriphCLKFreq+0xda0>
    {
      frequency = LSE_VALUE;
 8005ee0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005ee4:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ee6:	e309      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 8005ee8:	46020c00 	.word	0x46020c00
 8005eec:	00f42400 	.word	0x00f42400
 8005ef0:	08009144 	.word	0x08009144
    }
    /* Clock not enabled for LPTIM34 */
    else
    {
      frequency = 0U;
 8005ef4:	2300      	movs	r3, #0
 8005ef6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005ef8:	e300      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM1)
 8005efa:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005efe:	f5a2 7100 	sub.w	r1, r2, #512	@ 0x200
 8005f02:	430b      	orrs	r3, r1
 8005f04:	d164      	bne.n	8005fd0 <HAL_RCCEx_GetPeriphCLKFreq+0xe7c>
  {
    /* Get the current LPTIM1 source */
    srcclk = __HAL_RCC_GET_LPTIM1_SOURCE();
 8005f06:	4ba2      	ldr	r3, [pc, #648]	@ (8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005f08:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8005f0c:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8005f10:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM1CLKSOURCE_MSIK)
 8005f12:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f14:	2b00      	cmp	r3, #0
 8005f16:	d120      	bne.n	8005f5a <HAL_RCCEx_GetPeriphCLKFreq+0xe06>
    {
      if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8005f18:	4b9d      	ldr	r3, [pc, #628]	@ (8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005f1a:	681b      	ldr	r3, [r3, #0]
 8005f1c:	f003 0320 	and.w	r3, r3, #32
 8005f20:	2b20      	cmp	r3, #32
 8005f22:	d117      	bne.n	8005f54 <HAL_RCCEx_GetPeriphCLKFreq+0xe00>
      {
        frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8005f24:	4b9a      	ldr	r3, [pc, #616]	@ (8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005f26:	689b      	ldr	r3, [r3, #8]
 8005f28:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8005f2c:	2b00      	cmp	r3, #0
 8005f2e:	d005      	beq.n	8005f3c <HAL_RCCEx_GetPeriphCLKFreq+0xde8>
 8005f30:	4b97      	ldr	r3, [pc, #604]	@ (8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005f32:	689b      	ldr	r3, [r3, #8]
 8005f34:	0e1b      	lsrs	r3, r3, #24
 8005f36:	f003 030f 	and.w	r3, r3, #15
 8005f3a:	e006      	b.n	8005f4a <HAL_RCCEx_GetPeriphCLKFreq+0xdf6>
 8005f3c:	4b94      	ldr	r3, [pc, #592]	@ (8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005f3e:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8005f42:	041b      	lsls	r3, r3, #16
 8005f44:	0e1b      	lsrs	r3, r3, #24
 8005f46:	f003 030f 	and.w	r3, r3, #15
 8005f4a:	4a92      	ldr	r2, [pc, #584]	@ (8006194 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 8005f4c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8005f50:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f52:	e2d3      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = 0U;
 8005f54:	2300      	movs	r3, #0
 8005f56:	637b      	str	r3, [r7, #52]	@ 0x34
 8005f58:	e2d0      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSI))
 8005f5a:	4b8d      	ldr	r3, [pc, #564]	@ (8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005f5c:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f60:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8005f64:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8005f68:	d112      	bne.n	8005f90 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
 8005f6a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005f6c:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f70:	d10e      	bne.n	8005f90 <HAL_RCCEx_GetPeriphCLKFreq+0xe3c>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005f72:	4b87      	ldr	r3, [pc, #540]	@ (8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005f74:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005f78:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005f7c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8005f80:	d102      	bne.n	8005f88 <HAL_RCCEx_GetPeriphCLKFreq+0xe34>
      {
        frequency = LSI_VALUE / 128U;
 8005f82:	23fa      	movs	r3, #250	@ 0xfa
 8005f84:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005f86:	e2b9      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8005f88:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8005f8c:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8005f8e:	e2b5      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_HSI))
 8005f90:	4b7f      	ldr	r3, [pc, #508]	@ (8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f98:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005f9c:	d106      	bne.n	8005fac <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
 8005f9e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fa0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8005fa4:	d102      	bne.n	8005fac <HAL_RCCEx_GetPeriphCLKFreq+0xe58>
    {
      frequency = HSI_VALUE;
 8005fa6:	4b7c      	ldr	r3, [pc, #496]	@ (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8005fa8:	637b      	str	r3, [r7, #52]	@ 0x34
 8005faa:	e2a7      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM1CLKSOURCE_LSE))
 8005fac:	4b78      	ldr	r3, [pc, #480]	@ (8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005fae:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005fb2:	f003 0302 	and.w	r3, r3, #2
 8005fb6:	2b02      	cmp	r3, #2
 8005fb8:	d107      	bne.n	8005fca <HAL_RCCEx_GetPeriphCLKFreq+0xe76>
 8005fba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fbc:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8005fc0:	d103      	bne.n	8005fca <HAL_RCCEx_GetPeriphCLKFreq+0xe76>
    {
      frequency = LSE_VALUE;
 8005fc2:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005fc6:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fc8:	e298      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPTIM1 */
    else
    {
      frequency = 0U;
 8005fca:	2300      	movs	r3, #0
 8005fcc:	637b      	str	r3, [r7, #52]	@ 0x34
 8005fce:	e295      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_LPTIM2)
 8005fd0:	e9d7 2300 	ldrd	r2, r3, [r7]
 8005fd4:	f5a2 6180 	sub.w	r1, r2, #1024	@ 0x400
 8005fd8:	430b      	orrs	r3, r1
 8005fda:	d147      	bne.n	800606c <HAL_RCCEx_GetPeriphCLKFreq+0xf18>
  {
    /* Get the current LPTIM2 source */
    srcclk = __HAL_RCC_GET_LPTIM2_SOURCE();
 8005fdc:	4b6c      	ldr	r3, [pc, #432]	@ (8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005fde:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 8005fe2:	f403 2340 	and.w	r3, r3, #786432	@ 0xc0000
 8005fe6:	633b      	str	r3, [r7, #48]	@ 0x30

    if (srcclk == RCC_LPTIM2CLKSOURCE_PCLK1)
 8005fe8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8005fea:	2b00      	cmp	r3, #0
 8005fec:	d103      	bne.n	8005ff6 <HAL_RCCEx_GetPeriphCLKFreq+0xea2>
    {
      frequency = HAL_RCC_GetPCLK1Freq();
 8005fee:	f7fd fe21 	bl	8003c34 <HAL_RCC_GetPCLK1Freq>
 8005ff2:	6378      	str	r0, [r7, #52]	@ 0x34
 8005ff4:	e282      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSI))
 8005ff6:	4b66      	ldr	r3, [pc, #408]	@ (8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8005ff8:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8005ffc:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006000:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006004:	d112      	bne.n	800602c <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
 8006006:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006008:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800600c:	d10e      	bne.n	800602c <HAL_RCCEx_GetPeriphCLKFreq+0xed8>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800600e:	4b60      	ldr	r3, [pc, #384]	@ (8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006010:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006014:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006018:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800601c:	d102      	bne.n	8006024 <HAL_RCCEx_GetPeriphCLKFreq+0xed0>
      {
        frequency = LSI_VALUE / 128U;
 800601e:	23fa      	movs	r3, #250	@ 0xfa
 8006020:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006022:	e26b      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 8006024:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 8006028:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 800602a:	e267      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_HSI))
 800602c:	4b58      	ldr	r3, [pc, #352]	@ (8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006034:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006038:	d106      	bne.n	8006048 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
 800603a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800603c:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 8006040:	d102      	bne.n	8006048 <HAL_RCCEx_GetPeriphCLKFreq+0xef4>
    {
      frequency = HSI_VALUE;
 8006042:	4b55      	ldr	r3, [pc, #340]	@ (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 8006044:	637b      	str	r3, [r7, #52]	@ 0x34
 8006046:	e259      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_LPTIM2CLKSOURCE_LSE))
 8006048:	4b51      	ldr	r3, [pc, #324]	@ (8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800604a:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800604e:	f003 0302 	and.w	r3, r3, #2
 8006052:	2b02      	cmp	r3, #2
 8006054:	d107      	bne.n	8006066 <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
 8006056:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006058:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 800605c:	d103      	bne.n	8006066 <HAL_RCCEx_GetPeriphCLKFreq+0xf12>
    {
      frequency = LSE_VALUE;
 800605e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006062:	637b      	str	r3, [r7, #52]	@ 0x34
 8006064:	e24a      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for LPTIM2 */
    else
    {
      frequency = 0U;
 8006066:	2300      	movs	r3, #0
 8006068:	637b      	str	r3, [r7, #52]	@ 0x34
 800606a:	e247      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_FDCAN1)
 800606c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006070:	f102 4178 	add.w	r1, r2, #4160749568	@ 0xf8000000
 8006074:	430b      	orrs	r3, r1
 8006076:	d12d      	bne.n	80060d4 <HAL_RCCEx_GetPeriphCLKFreq+0xf80>
  {
    /* Get the current FDCAN1 kernel source */
    srcclk = __HAL_RCC_GET_FDCAN1_SOURCE();
 8006078:	4b45      	ldr	r3, [pc, #276]	@ (8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800607a:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 800607e:	f003 7340 	and.w	r3, r3, #50331648	@ 0x3000000
 8006082:	633b      	str	r3, [r7, #48]	@ 0x30

    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSERDY)) && (srcclk == RCC_FDCAN1CLKSOURCE_HSE))
 8006084:	4b42      	ldr	r3, [pc, #264]	@ (8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006086:	681b      	ldr	r3, [r3, #0]
 8006088:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800608c:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 8006090:	d105      	bne.n	800609e <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
 8006092:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006094:	2b00      	cmp	r3, #0
 8006096:	d102      	bne.n	800609e <HAL_RCCEx_GetPeriphCLKFreq+0xf4a>
    {
      frequency = HSE_VALUE;
 8006098:	4b3f      	ldr	r3, [pc, #252]	@ (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 800609a:	637b      	str	r3, [r7, #52]	@ 0x34
 800609c:	e22e      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL1) /* PLL1 ? */
 800609e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060a0:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80060a4:	d107      	bne.n	80060b6 <HAL_RCCEx_GetPeriphCLKFreq+0xf62>
    {
      HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80060a6:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80060aa:	4618      	mov	r0, r3
 80060ac:	f7fe fc44 	bl	8004938 <HAL_RCCEx_GetPLL1ClockFreq>
      frequency = pll1_clocks.PLL1_Q_Frequency;
 80060b0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80060b2:	637b      	str	r3, [r7, #52]	@ 0x34
 80060b4:	e222      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    else if (srcclk == RCC_FDCAN1CLKSOURCE_PLL2) /* PLL2 ? */
 80060b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060b8:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 80060bc:	d107      	bne.n	80060ce <HAL_RCCEx_GetPeriphCLKFreq+0xf7a>
    {
      HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 80060be:	f107 0318 	add.w	r3, r7, #24
 80060c2:	4618      	mov	r0, r3
 80060c4:	f7fe fd92 	bl	8004bec <HAL_RCCEx_GetPLL2ClockFreq>
      frequency = pll2_clocks.PLL2_P_Frequency;
 80060c8:	69bb      	ldr	r3, [r7, #24]
 80060ca:	637b      	str	r3, [r7, #52]	@ 0x34
 80060cc:	e216      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for FDCAN1 */
    else
    {
      frequency = 0U;
 80060ce:	2300      	movs	r3, #0
 80060d0:	637b      	str	r3, [r7, #52]	@ 0x34
 80060d2:	e213      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI1)
 80060d4:	e9d7 2300 	ldrd	r2, r3, [r7]
 80060d8:	f5a2 0100 	sub.w	r1, r2, #8388608	@ 0x800000
 80060dc:	430b      	orrs	r3, r1
 80060de:	d15d      	bne.n	800619c <HAL_RCCEx_GetPeriphCLKFreq+0x1048>
  {
    /* Get the current SPI1 kernel source */
    srcclk = __HAL_RCC_GET_SPI1_SOURCE();
 80060e0:	4b2b      	ldr	r3, [pc, #172]	@ (8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 80060e2:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80060e6:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 80060ea:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 80060ec:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060ee:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80060f2:	d028      	beq.n	8006146 <HAL_RCCEx_GetPeriphCLKFreq+0xff2>
 80060f4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060f6:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 80060fa:	d845      	bhi.n	8006188 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 80060fc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80060fe:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006102:	d013      	beq.n	800612c <HAL_RCCEx_GetPeriphCLKFreq+0xfd8>
 8006104:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006106:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800610a:	d83d      	bhi.n	8006188 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
 800610c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800610e:	2b00      	cmp	r3, #0
 8006110:	d004      	beq.n	800611c <HAL_RCCEx_GetPeriphCLKFreq+0xfc8>
 8006112:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006114:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006118:	d004      	beq.n	8006124 <HAL_RCCEx_GetPeriphCLKFreq+0xfd0>
 800611a:	e035      	b.n	8006188 <HAL_RCCEx_GetPeriphCLKFreq+0x1034>
    {
      case RCC_SPI1CLKSOURCE_PCLK2:

        frequency = HAL_RCC_GetPCLK2Freq();
 800611c:	f7fd fd9e 	bl	8003c5c <HAL_RCC_GetPCLK2Freq>
 8006120:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 8006122:	e1eb      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 8006124:	f7fd fc6a 	bl	80039fc <HAL_RCC_GetSysClockFreq>
 8006128:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 800612a:	e1e7      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 800612c:	4b18      	ldr	r3, [pc, #96]	@ (8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006134:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006138:	d102      	bne.n	8006140 <HAL_RCCEx_GetPeriphCLKFreq+0xfec>
        {
          frequency = HSI_VALUE;
 800613a:	4b17      	ldr	r3, [pc, #92]	@ (8006198 <HAL_RCCEx_GetPeriphCLKFreq+0x1044>)
 800613c:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 800613e:	e1dd      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006140:	2300      	movs	r3, #0
 8006142:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006144:	e1da      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI1CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 8006146:	4b12      	ldr	r3, [pc, #72]	@ (8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006148:	681b      	ldr	r3, [r3, #0]
 800614a:	f003 0320 	and.w	r3, r3, #32
 800614e:	2b20      	cmp	r3, #32
 8006150:	d117      	bne.n	8006182 <HAL_RCCEx_GetPeriphCLKFreq+0x102e>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006152:	4b0f      	ldr	r3, [pc, #60]	@ (8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006154:	689b      	ldr	r3, [r3, #8]
 8006156:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800615a:	2b00      	cmp	r3, #0
 800615c:	d005      	beq.n	800616a <HAL_RCCEx_GetPeriphCLKFreq+0x1016>
 800615e:	4b0c      	ldr	r3, [pc, #48]	@ (8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 8006160:	689b      	ldr	r3, [r3, #8]
 8006162:	0e1b      	lsrs	r3, r3, #24
 8006164:	f003 030f 	and.w	r3, r3, #15
 8006168:	e006      	b.n	8006178 <HAL_RCCEx_GetPeriphCLKFreq+0x1024>
 800616a:	4b09      	ldr	r3, [pc, #36]	@ (8006190 <HAL_RCCEx_GetPeriphCLKFreq+0x103c>)
 800616c:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006170:	041b      	lsls	r3, r3, #16
 8006172:	0e1b      	lsrs	r3, r3, #24
 8006174:	f003 030f 	and.w	r3, r3, #15
 8006178:	4a06      	ldr	r2, [pc, #24]	@ (8006194 <HAL_RCCEx_GetPeriphCLKFreq+0x1040>)
 800617a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800617e:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006180:	e1bc      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006182:	2300      	movs	r3, #0
 8006184:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006186:	e1b9      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8006188:	2300      	movs	r3, #0
 800618a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800618c:	e1b6      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 800618e:	bf00      	nop
 8006190:	46020c00 	.word	0x46020c00
 8006194:	08009144 	.word	0x08009144
 8006198:	00f42400 	.word	0x00f42400
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI2)
 800619c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80061a0:	f102 417f 	add.w	r1, r2, #4278190080	@ 0xff000000
 80061a4:	430b      	orrs	r3, r1
 80061a6:	d156      	bne.n	8006256 <HAL_RCCEx_GetPeriphCLKFreq+0x1102>
  {
    /* Get the current SPI2 kernel source */
    srcclk = __HAL_RCC_GET_SPI2_SOURCE();
 80061a8:	4ba5      	ldr	r3, [pc, #660]	@ (8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80061aa:	f8d3 30e0 	ldr.w	r3, [r3, #224]	@ 0xe0
 80061ae:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80061b2:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 80061b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061b6:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80061ba:	d028      	beq.n	800620e <HAL_RCCEx_GetPeriphCLKFreq+0x10ba>
 80061bc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061be:	f5b3 3f40 	cmp.w	r3, #196608	@ 0x30000
 80061c2:	d845      	bhi.n	8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
 80061c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061c6:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80061ca:	d013      	beq.n	80061f4 <HAL_RCCEx_GetPeriphCLKFreq+0x10a0>
 80061cc:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061ce:	f5b3 3f00 	cmp.w	r3, #131072	@ 0x20000
 80061d2:	d83d      	bhi.n	8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
 80061d4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061d6:	2b00      	cmp	r3, #0
 80061d8:	d004      	beq.n	80061e4 <HAL_RCCEx_GetPeriphCLKFreq+0x1090>
 80061da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80061dc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80061e0:	d004      	beq.n	80061ec <HAL_RCCEx_GetPeriphCLKFreq+0x1098>
 80061e2:	e035      	b.n	8006250 <HAL_RCCEx_GetPeriphCLKFreq+0x10fc>
    {
      case RCC_SPI2CLKSOURCE_PCLK1:

        frequency = HAL_RCC_GetPCLK1Freq();
 80061e4:	f7fd fd26 	bl	8003c34 <HAL_RCC_GetPCLK1Freq>
 80061e8:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80061ea:	e187      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80061ec:	f7fd fc06 	bl	80039fc <HAL_RCC_GetSysClockFreq>
 80061f0:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80061f2:	e183      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80061f4:	4b92      	ldr	r3, [pc, #584]	@ (8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80061f6:	681b      	ldr	r3, [r3, #0]
 80061f8:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80061fc:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8006200:	d102      	bne.n	8006208 <HAL_RCCEx_GetPeriphCLKFreq+0x10b4>
        {
          frequency = HSI_VALUE;
 8006202:	4b90      	ldr	r3, [pc, #576]	@ (8006444 <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>)
 8006204:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006206:	e179      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006208:	2300      	movs	r3, #0
 800620a:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800620c:	e176      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI2CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800620e:	4b8c      	ldr	r3, [pc, #560]	@ (8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006210:	681b      	ldr	r3, [r3, #0]
 8006212:	f003 0320 	and.w	r3, r3, #32
 8006216:	2b20      	cmp	r3, #32
 8006218:	d117      	bne.n	800624a <HAL_RCCEx_GetPeriphCLKFreq+0x10f6>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 800621a:	4b89      	ldr	r3, [pc, #548]	@ (8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800621c:	689b      	ldr	r3, [r3, #8]
 800621e:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006222:	2b00      	cmp	r3, #0
 8006224:	d005      	beq.n	8006232 <HAL_RCCEx_GetPeriphCLKFreq+0x10de>
 8006226:	4b86      	ldr	r3, [pc, #536]	@ (8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006228:	689b      	ldr	r3, [r3, #8]
 800622a:	0e1b      	lsrs	r3, r3, #24
 800622c:	f003 030f 	and.w	r3, r3, #15
 8006230:	e006      	b.n	8006240 <HAL_RCCEx_GetPeriphCLKFreq+0x10ec>
 8006232:	4b83      	ldr	r3, [pc, #524]	@ (8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006234:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006238:	041b      	lsls	r3, r3, #16
 800623a:	0e1b      	lsrs	r3, r3, #24
 800623c:	f003 030f 	and.w	r3, r3, #15
 8006240:	4a81      	ldr	r2, [pc, #516]	@ (8006448 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 8006242:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006246:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006248:	e158      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 800624a:	2300      	movs	r3, #0
 800624c:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800624e:	e155      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8006250:	2300      	movs	r3, #0
 8006252:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006254:	e152      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_SPI3)
 8006256:	e9d7 2300 	ldrd	r2, r3, [r7]
 800625a:	f102 417e 	add.w	r1, r2, #4261412864	@ 0xfe000000
 800625e:	430b      	orrs	r3, r1
 8006260:	d177      	bne.n	8006352 <HAL_RCCEx_GetPeriphCLKFreq+0x11fe>
  {
    /* Get the current SPI3 kernel source */
    srcclk = __HAL_RCC_GET_SPI3_SOURCE();
 8006262:	4b77      	ldr	r3, [pc, #476]	@ (8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006264:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 8006268:	f003 0318 	and.w	r3, r3, #24
 800626c:	633b      	str	r3, [r7, #48]	@ 0x30
    switch (srcclk)
 800626e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006270:	2b18      	cmp	r3, #24
 8006272:	d86b      	bhi.n	800634c <HAL_RCCEx_GetPeriphCLKFreq+0x11f8>
 8006274:	a201      	add	r2, pc, #4	@ (adr r2, 800627c <HAL_RCCEx_GetPeriphCLKFreq+0x1128>)
 8006276:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800627a:	bf00      	nop
 800627c:	080062e1 	.word	0x080062e1
 8006280:	0800634d 	.word	0x0800634d
 8006284:	0800634d 	.word	0x0800634d
 8006288:	0800634d 	.word	0x0800634d
 800628c:	0800634d 	.word	0x0800634d
 8006290:	0800634d 	.word	0x0800634d
 8006294:	0800634d 	.word	0x0800634d
 8006298:	0800634d 	.word	0x0800634d
 800629c:	080062e9 	.word	0x080062e9
 80062a0:	0800634d 	.word	0x0800634d
 80062a4:	0800634d 	.word	0x0800634d
 80062a8:	0800634d 	.word	0x0800634d
 80062ac:	0800634d 	.word	0x0800634d
 80062b0:	0800634d 	.word	0x0800634d
 80062b4:	0800634d 	.word	0x0800634d
 80062b8:	0800634d 	.word	0x0800634d
 80062bc:	080062f1 	.word	0x080062f1
 80062c0:	0800634d 	.word	0x0800634d
 80062c4:	0800634d 	.word	0x0800634d
 80062c8:	0800634d 	.word	0x0800634d
 80062cc:	0800634d 	.word	0x0800634d
 80062d0:	0800634d 	.word	0x0800634d
 80062d4:	0800634d 	.word	0x0800634d
 80062d8:	0800634d 	.word	0x0800634d
 80062dc:	0800630b 	.word	0x0800630b
    {
      case RCC_SPI3CLKSOURCE_PCLK3:

        frequency = HAL_RCC_GetPCLK3Freq();
 80062e0:	f7fd fcd0 	bl	8003c84 <HAL_RCC_GetPCLK3Freq>
 80062e4:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80062e6:	e109      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80062e8:	f7fd fb88 	bl	80039fc <HAL_RCC_GetSysClockFreq>
 80062ec:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80062ee:	e105      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_HSI:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY))
 80062f0:	4b53      	ldr	r3, [pc, #332]	@ (8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80062f2:	681b      	ldr	r3, [r3, #0]
 80062f4:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80062f8:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80062fc:	d102      	bne.n	8006304 <HAL_RCCEx_GetPeriphCLKFreq+0x11b0>
        {
          frequency = HSI_VALUE;
 80062fe:	4b51      	ldr	r3, [pc, #324]	@ (8006444 <HAL_RCCEx_GetPeriphCLKFreq+0x12f0>)
 8006300:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006302:	e0fb      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006304:	2300      	movs	r3, #0
 8006306:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006308:	e0f8      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_SPI3CLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 800630a:	4b4d      	ldr	r3, [pc, #308]	@ (8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 800630c:	681b      	ldr	r3, [r3, #0]
 800630e:	f003 0320 	and.w	r3, r3, #32
 8006312:	2b20      	cmp	r3, #32
 8006314:	d117      	bne.n	8006346 <HAL_RCCEx_GetPeriphCLKFreq+0x11f2>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 8006316:	4b4a      	ldr	r3, [pc, #296]	@ (8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006318:	689b      	ldr	r3, [r3, #8]
 800631a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800631e:	2b00      	cmp	r3, #0
 8006320:	d005      	beq.n	800632e <HAL_RCCEx_GetPeriphCLKFreq+0x11da>
 8006322:	4b47      	ldr	r3, [pc, #284]	@ (8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006324:	689b      	ldr	r3, [r3, #8]
 8006326:	0e1b      	lsrs	r3, r3, #24
 8006328:	f003 030f 	and.w	r3, r3, #15
 800632c:	e006      	b.n	800633c <HAL_RCCEx_GetPeriphCLKFreq+0x11e8>
 800632e:	4b44      	ldr	r3, [pc, #272]	@ (8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006330:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 8006334:	041b      	lsls	r3, r3, #16
 8006336:	0e1b      	lsrs	r3, r3, #24
 8006338:	f003 030f 	and.w	r3, r3, #15
 800633c:	4a42      	ldr	r2, [pc, #264]	@ (8006448 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 800633e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8006342:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 8006344:	e0da      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 8006346:	2300      	movs	r3, #0
 8006348:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 800634a:	e0d7      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 800634c:	2300      	movs	r3, #0
 800634e:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006350:	e0d4      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
  }
  else if (PeriphClk == RCC_PERIPHCLK_OSPI)
 8006352:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006356:	f102 417c 	add.w	r1, r2, #4227858432	@ 0xfc000000
 800635a:	430b      	orrs	r3, r1
 800635c:	d155      	bne.n	800640a <HAL_RCCEx_GetPeriphCLKFreq+0x12b6>
  {
    /* Get the current OSPI kernel source */
    srcclk = __HAL_RCC_GET_OSPI_SOURCE();
 800635e:	4b38      	ldr	r3, [pc, #224]	@ (8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006360:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 8006364:	f403 1340 	and.w	r3, r3, #3145728	@ 0x300000
 8006368:	633b      	str	r3, [r7, #48]	@ 0x30

    switch (srcclk)
 800636a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800636c:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006370:	d013      	beq.n	800639a <HAL_RCCEx_GetPeriphCLKFreq+0x1246>
 8006372:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006374:	f5b3 1f40 	cmp.w	r3, #3145728	@ 0x300000
 8006378:	d844      	bhi.n	8006404 <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
 800637a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800637c:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006380:	d013      	beq.n	80063aa <HAL_RCCEx_GetPeriphCLKFreq+0x1256>
 8006382:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006384:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8006388:	d83c      	bhi.n	8006404 <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
 800638a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800638c:	2b00      	cmp	r3, #0
 800638e:	d014      	beq.n	80063ba <HAL_RCCEx_GetPeriphCLKFreq+0x1266>
 8006390:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006392:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006396:	d014      	beq.n	80063c2 <HAL_RCCEx_GetPeriphCLKFreq+0x126e>
 8006398:	e034      	b.n	8006404 <HAL_RCCEx_GetPeriphCLKFreq+0x12b0>
    {
      case RCC_OSPICLKSOURCE_PLL2:

        HAL_RCCEx_GetPLL2ClockFreq(&pll2_clocks);
 800639a:	f107 0318 	add.w	r3, r7, #24
 800639e:	4618      	mov	r0, r3
 80063a0:	f7fe fc24 	bl	8004bec <HAL_RCCEx_GetPLL2ClockFreq>
        frequency = pll2_clocks.PLL2_Q_Frequency;
 80063a4:	69fb      	ldr	r3, [r7, #28]
 80063a6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80063a8:	e0a8      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_PLL1:

        HAL_RCCEx_GetPLL1ClockFreq(&pll1_clocks);
 80063aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80063ae:	4618      	mov	r0, r3
 80063b0:	f7fe fac2 	bl	8004938 <HAL_RCCEx_GetPLL1ClockFreq>
        frequency = pll1_clocks.PLL1_Q_Frequency;
 80063b4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80063b6:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 80063b8:	e0a0      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_SYSCLK:

        frequency = HAL_RCC_GetSysClockFreq();
 80063ba:	f7fd fb1f 	bl	80039fc <HAL_RCC_GetSysClockFreq>
 80063be:	6378      	str	r0, [r7, #52]	@ 0x34
        break;
 80063c0:	e09c      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      case RCC_OSPICLKSOURCE_MSIK:

        if (HAL_IS_BIT_SET(RCC->CR, RCC_CR_MSIKRDY))
 80063c2:	4b1f      	ldr	r3, [pc, #124]	@ (8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f003 0320 	and.w	r3, r3, #32
 80063ca:	2b20      	cmp	r3, #32
 80063cc:	d117      	bne.n	80063fe <HAL_RCCEx_GetPeriphCLKFreq+0x12aa>
        {
          frequency = MSIRangeTable[(__HAL_RCC_GET_MSIK_RANGE() >> RCC_ICSCR1_MSIKRANGE_Pos)];
 80063ce:	4b1c      	ldr	r3, [pc, #112]	@ (8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80063d0:	689b      	ldr	r3, [r3, #8]
 80063d2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d005      	beq.n	80063e6 <HAL_RCCEx_GetPeriphCLKFreq+0x1292>
 80063da:	4b19      	ldr	r3, [pc, #100]	@ (8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80063dc:	689b      	ldr	r3, [r3, #8]
 80063de:	0e1b      	lsrs	r3, r3, #24
 80063e0:	f003 030f 	and.w	r3, r3, #15
 80063e4:	e006      	b.n	80063f4 <HAL_RCCEx_GetPeriphCLKFreq+0x12a0>
 80063e6:	4b16      	ldr	r3, [pc, #88]	@ (8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 80063e8:	f8d3 30f4 	ldr.w	r3, [r3, #244]	@ 0xf4
 80063ec:	041b      	lsls	r3, r3, #16
 80063ee:	0e1b      	lsrs	r3, r3, #24
 80063f0:	f003 030f 	and.w	r3, r3, #15
 80063f4:	4a14      	ldr	r2, [pc, #80]	@ (8006448 <HAL_RCCEx_GetPeriphCLKFreq+0x12f4>)
 80063f6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80063fa:	637b      	str	r3, [r7, #52]	@ 0x34
        }
        else
        {
          frequency = 0U;
        }
        break;
 80063fc:	e07e      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
          frequency = 0U;
 80063fe:	2300      	movs	r3, #0
 8006400:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006402:	e07b      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>

      default:

        frequency = 0U;
 8006404:	2300      	movs	r3, #0
 8006406:	637b      	str	r3, [r7, #52]	@ 0x34
        break;
 8006408:	e078      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
        frequency = 0U;
        break;
    }
  }
#endif /* defined(HSPI1) */
  else if (PeriphClk == RCC_PERIPHCLK_DAC1)
 800640a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800640e:	f102 4170 	add.w	r1, r2, #4026531840	@ 0xf0000000
 8006412:	430b      	orrs	r3, r1
 8006414:	d138      	bne.n	8006488 <HAL_RCCEx_GetPeriphCLKFreq+0x1334>
  {
    /* Get the current DAC1 kernel source */
    srcclk = __HAL_RCC_GET_DAC1_SOURCE();
 8006416:	4b0a      	ldr	r3, [pc, #40]	@ (8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006418:	f8d3 30e8 	ldr.w	r3, [r3, #232]	@ 0xe8
 800641c:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006420:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if LSE is ready and if DAC1 clock selection is LSE */
    if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSERDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSE))
 8006422:	4b07      	ldr	r3, [pc, #28]	@ (8006440 <HAL_RCCEx_GetPeriphCLKFreq+0x12ec>)
 8006424:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006428:	f003 0302 	and.w	r3, r3, #2
 800642c:	2b02      	cmp	r3, #2
 800642e:	d10d      	bne.n	800644c <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
 8006430:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006432:	2b00      	cmp	r3, #0
 8006434:	d10a      	bne.n	800644c <HAL_RCCEx_GetPeriphCLKFreq+0x12f8>
    {
      frequency = LSE_VALUE;
 8006436:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800643a:	637b      	str	r3, [r7, #52]	@ 0x34
 800643c:	e05e      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
 800643e:	bf00      	nop
 8006440:	46020c00 	.word	0x46020c00
 8006444:	00f42400 	.word	0x00f42400
 8006448:	08009144 	.word	0x08009144
    }
    /* Check if LSI is ready and if DAC1 clock selection is LSI */
    else if ((HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIRDY)) && (srcclk == RCC_DAC1CLKSOURCE_LSI))
 800644c:	4b2e      	ldr	r3, [pc, #184]	@ (8006508 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 800644e:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 8006452:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006456:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800645a:	d112      	bne.n	8006482 <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
 800645c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800645e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006462:	d10e      	bne.n	8006482 <HAL_RCCEx_GetPeriphCLKFreq+0x132e>
    {
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006464:	4b28      	ldr	r3, [pc, #160]	@ (8006508 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8006466:	f8d3 30f0 	ldr.w	r3, [r3, #240]	@ 0xf0
 800646a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800646e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8006472:	d102      	bne.n	800647a <HAL_RCCEx_GetPeriphCLKFreq+0x1326>
      {
        frequency = LSI_VALUE / 128U;
 8006474:	23fa      	movs	r3, #250	@ 0xfa
 8006476:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006478:	e040      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
      else
      {
        frequency = LSI_VALUE;
 800647a:	f44f 43fa 	mov.w	r3, #32000	@ 0x7d00
 800647e:	637b      	str	r3, [r7, #52]	@ 0x34
      if (HAL_IS_BIT_SET(RCC->BDCR, RCC_BDCR_LSIPREDIV))
 8006480:	e03c      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
      }
    }
    /* Clock not enabled for DAC1*/
    else
    {
      frequency = 0U;
 8006482:	2300      	movs	r3, #0
 8006484:	637b      	str	r3, [r7, #52]	@ 0x34
 8006486:	e039      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

  }
  else if (PeriphClk == RCC_PERIPHCLK_RNG)
 8006488:	e9d7 2300 	ldrd	r2, r3, [r7]
 800648c:	f5a2 2100 	sub.w	r1, r2, #524288	@ 0x80000
 8006490:	430b      	orrs	r3, r1
 8006492:	d131      	bne.n	80064f8 <HAL_RCCEx_GetPeriphCLKFreq+0x13a4>
  {
    /* Get the current RNG kernel source */
    srcclk = __HAL_RCC_GET_RNG_SOURCE();
 8006494:	4b1c      	ldr	r3, [pc, #112]	@ (8006508 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 8006496:	f8d3 30e4 	ldr.w	r3, [r3, #228]	@ 0xe4
 800649a:	f403 5340 	and.w	r3, r3, #12288	@ 0x3000
 800649e:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Check if HSI48 is ready and if RNG clock selection is HSI48 */
    if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48))
 80064a0:	4b19      	ldr	r3, [pc, #100]	@ (8006508 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 80064a2:	681b      	ldr	r3, [r3, #0]
 80064a4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80064a8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064ac:	d105      	bne.n	80064ba <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
 80064ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064b0:	2b00      	cmp	r3, #0
 80064b2:	d102      	bne.n	80064ba <HAL_RCCEx_GetPeriphCLKFreq+0x1366>
    {
      frequency = HSI48_VALUE;
 80064b4:	4b15      	ldr	r3, [pc, #84]	@ (800650c <HAL_RCCEx_GetPeriphCLKFreq+0x13b8>)
 80064b6:	637b      	str	r3, [r7, #52]	@ 0x34
 80064b8:	e020      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

    /* Check if HSI48 is ready and if RNG clock selection is HSI48_DIV2 */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSI48RDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI48_DIV2))
 80064ba:	4b13      	ldr	r3, [pc, #76]	@ (8006508 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80064c2:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064c6:	d106      	bne.n	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1382>
 80064c8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064ca:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 80064ce:	d102      	bne.n	80064d6 <HAL_RCCEx_GetPeriphCLKFreq+0x1382>
    {
      frequency = HSI48_VALUE >> 1U ;
 80064d0:	4b0f      	ldr	r3, [pc, #60]	@ (8006510 <HAL_RCCEx_GetPeriphCLKFreq+0x13bc>)
 80064d2:	637b      	str	r3, [r7, #52]	@ 0x34
 80064d4:	e012      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }

    /* Check if HSI is ready and if RNG clock selection is HSI */
    else if ((HAL_IS_BIT_SET(RCC->CR, RCC_CR_HSIRDY)) && (srcclk == RCC_RNGCLKSOURCE_HSI))
 80064d6:	4b0c      	ldr	r3, [pc, #48]	@ (8006508 <HAL_RCCEx_GetPeriphCLKFreq+0x13b4>)
 80064d8:	681b      	ldr	r3, [r3, #0]
 80064da:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064de:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80064e2:	d106      	bne.n	80064f2 <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
 80064e4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80064e6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80064ea:	d102      	bne.n	80064f2 <HAL_RCCEx_GetPeriphCLKFreq+0x139e>
    {
      frequency = HSI_VALUE;
 80064ec:	4b09      	ldr	r3, [pc, #36]	@ (8006514 <HAL_RCCEx_GetPeriphCLKFreq+0x13c0>)
 80064ee:	637b      	str	r3, [r7, #52]	@ 0x34
 80064f0:	e004      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
    }
    /* Clock not enabled for RNG */
    else
    {
      frequency = 0U;
 80064f2:	2300      	movs	r3, #0
 80064f4:	637b      	str	r3, [r7, #52]	@ 0x34
 80064f6:	e001      	b.n	80064fc <HAL_RCCEx_GetPeriphCLKFreq+0x13a8>
  }
#endif /* defined(USB_OTG_HS) */

  else
  {
    frequency = 0;
 80064f8:	2300      	movs	r3, #0
 80064fa:	637b      	str	r3, [r7, #52]	@ 0x34
  }
  return (frequency);
 80064fc:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80064fe:	4618      	mov	r0, r3
 8006500:	3738      	adds	r7, #56	@ 0x38
 8006502:	46bd      	mov	sp, r7
 8006504:	bd80      	pop	{r7, pc}
 8006506:	bf00      	nop
 8006508:	46020c00 	.word	0x46020c00
 800650c:	02dc6c00 	.word	0x02dc6c00
 8006510:	016e3600 	.word	0x016e3600
 8006514:	00f42400 	.word	0x00f42400

08006518 <RCCEx_PLL2_Config>:
  * @note   PLL2 is temporary disabled to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL2_Config(const RCC_PLL2InitTypeDef *pll2)
{
 8006518:	b580      	push	{r7, lr}
 800651a:	b084      	sub	sp, #16
 800651c:	af00      	add	r7, sp, #0
 800651e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll2->PLL2P));
  assert_param(IS_RCC_PLLQ_VALUE(pll2->PLL2Q));
  assert_param(IS_RCC_PLLR_VALUE(pll2->PLL2R));

  /* Disable  PLL2 */
  __HAL_RCC_PLL2_DISABLE();
 8006520:	4b47      	ldr	r3, [pc, #284]	@ (8006640 <RCCEx_PLL2_Config+0x128>)
 8006522:	681b      	ldr	r3, [r3, #0]
 8006524:	4a46      	ldr	r2, [pc, #280]	@ (8006640 <RCCEx_PLL2_Config+0x128>)
 8006526:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800652a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800652c:	f7fb fa36 	bl	800199c <HAL_GetTick>
 8006530:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006532:	e008      	b.n	8006546 <RCCEx_PLL2_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006534:	f7fb fa32 	bl	800199c <HAL_GetTick>
 8006538:	4602      	mov	r2, r0
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	1ad3      	subs	r3, r2, r3
 800653e:	2b02      	cmp	r3, #2
 8006540:	d901      	bls.n	8006546 <RCCEx_PLL2_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8006542:	2303      	movs	r3, #3
 8006544:	e077      	b.n	8006636 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) != 0U)
 8006546:	4b3e      	ldr	r3, [pc, #248]	@ (8006640 <RCCEx_PLL2_Config+0x128>)
 8006548:	681b      	ldr	r3, [r3, #0]
 800654a:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 800654e:	2b00      	cmp	r3, #0
 8006550:	d1f0      	bne.n	8006534 <RCCEx_PLL2_Config+0x1c>
    }
  }

  /* Configure PLL2 multiplication and division factors */
  __HAL_RCC_PLL2_CONFIG(pll2->PLL2Source,
 8006552:	4b3b      	ldr	r3, [pc, #236]	@ (8006640 <RCCEx_PLL2_Config+0x128>)
 8006554:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006556:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800655a:	f023 0303 	bic.w	r3, r3, #3
 800655e:	687a      	ldr	r2, [r7, #4]
 8006560:	6811      	ldr	r1, [r2, #0]
 8006562:	687a      	ldr	r2, [r7, #4]
 8006564:	6852      	ldr	r2, [r2, #4]
 8006566:	3a01      	subs	r2, #1
 8006568:	0212      	lsls	r2, r2, #8
 800656a:	430a      	orrs	r2, r1
 800656c:	4934      	ldr	r1, [pc, #208]	@ (8006640 <RCCEx_PLL2_Config+0x128>)
 800656e:	4313      	orrs	r3, r2
 8006570:	62cb      	str	r3, [r1, #44]	@ 0x2c
 8006572:	4b33      	ldr	r3, [pc, #204]	@ (8006640 <RCCEx_PLL2_Config+0x128>)
 8006574:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006576:	4b33      	ldr	r3, [pc, #204]	@ (8006644 <RCCEx_PLL2_Config+0x12c>)
 8006578:	4013      	ands	r3, r2
 800657a:	687a      	ldr	r2, [r7, #4]
 800657c:	6892      	ldr	r2, [r2, #8]
 800657e:	3a01      	subs	r2, #1
 8006580:	f3c2 0108 	ubfx	r1, r2, #0, #9
 8006584:	687a      	ldr	r2, [r7, #4]
 8006586:	68d2      	ldr	r2, [r2, #12]
 8006588:	3a01      	subs	r2, #1
 800658a:	0252      	lsls	r2, r2, #9
 800658c:	b292      	uxth	r2, r2
 800658e:	4311      	orrs	r1, r2
 8006590:	687a      	ldr	r2, [r7, #4]
 8006592:	6912      	ldr	r2, [r2, #16]
 8006594:	3a01      	subs	r2, #1
 8006596:	0412      	lsls	r2, r2, #16
 8006598:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 800659c:	4311      	orrs	r1, r2
 800659e:	687a      	ldr	r2, [r7, #4]
 80065a0:	6952      	ldr	r2, [r2, #20]
 80065a2:	3a01      	subs	r2, #1
 80065a4:	0612      	lsls	r2, r2, #24
 80065a6:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80065aa:	430a      	orrs	r2, r1
 80065ac:	4924      	ldr	r1, [pc, #144]	@ (8006640 <RCCEx_PLL2_Config+0x128>)
 80065ae:	4313      	orrs	r3, r2
 80065b0:	63cb      	str	r3, [r1, #60]	@ 0x3c
                        pll2->PLL2P,
                        pll2->PLL2Q,
                        pll2->PLL2R);

  /* Select PLL2 input reference frequency range: VCI */
  __HAL_RCC_PLL2_VCIRANGE(pll2->PLL2RGE);
 80065b2:	4b23      	ldr	r3, [pc, #140]	@ (8006640 <RCCEx_PLL2_Config+0x128>)
 80065b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065b6:	f023 020c 	bic.w	r2, r3, #12
 80065ba:	687b      	ldr	r3, [r7, #4]
 80065bc:	699b      	ldr	r3, [r3, #24]
 80065be:	4920      	ldr	r1, [pc, #128]	@ (8006640 <RCCEx_PLL2_Config+0x128>)
 80065c0:	4313      	orrs	r3, r2
 80065c2:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Configure the PLL2 Clock output(s) */
  __HAL_RCC_PLL2CLKOUT_ENABLE(pll2->PLL2ClockOut);
 80065c4:	4b1e      	ldr	r3, [pc, #120]	@ (8006640 <RCCEx_PLL2_Config+0x128>)
 80065c6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80065c8:	687b      	ldr	r3, [r7, #4]
 80065ca:	6a1b      	ldr	r3, [r3, #32]
 80065cc:	491c      	ldr	r1, [pc, #112]	@ (8006640 <RCCEx_PLL2_Config+0x128>)
 80065ce:	4313      	orrs	r3, r2
 80065d0:	62cb      	str	r3, [r1, #44]	@ 0x2c

  /* Disable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_DISABLE();
 80065d2:	4b1b      	ldr	r3, [pc, #108]	@ (8006640 <RCCEx_PLL2_Config+0x128>)
 80065d4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065d6:	4a1a      	ldr	r2, [pc, #104]	@ (8006640 <RCCEx_PLL2_Config+0x128>)
 80065d8:	f023 0310 	bic.w	r3, r3, #16
 80065dc:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Configures PLL2 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL2FRACN_CONFIG(pll2->PLL2FRACN);
 80065de:	4b18      	ldr	r3, [pc, #96]	@ (8006640 <RCCEx_PLL2_Config+0x128>)
 80065e0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065e2:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 80065e6:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 80065ea:	687a      	ldr	r2, [r7, #4]
 80065ec:	69d2      	ldr	r2, [r2, #28]
 80065ee:	00d2      	lsls	r2, r2, #3
 80065f0:	4913      	ldr	r1, [pc, #76]	@ (8006640 <RCCEx_PLL2_Config+0x128>)
 80065f2:	4313      	orrs	r3, r2
 80065f4:	640b      	str	r3, [r1, #64]	@ 0x40

  /* Enable PLL2FRACN  */
  __HAL_RCC_PLL2FRACN_ENABLE();
 80065f6:	4b12      	ldr	r3, [pc, #72]	@ (8006640 <RCCEx_PLL2_Config+0x128>)
 80065f8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065fa:	4a11      	ldr	r2, [pc, #68]	@ (8006640 <RCCEx_PLL2_Config+0x128>)
 80065fc:	f043 0310 	orr.w	r3, r3, #16
 8006600:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /* Enable  PLL2 */
  __HAL_RCC_PLL2_ENABLE();
 8006602:	4b0f      	ldr	r3, [pc, #60]	@ (8006640 <RCCEx_PLL2_Config+0x128>)
 8006604:	681b      	ldr	r3, [r3, #0]
 8006606:	4a0e      	ldr	r2, [pc, #56]	@ (8006640 <RCCEx_PLL2_Config+0x128>)
 8006608:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800660c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800660e:	f7fb f9c5 	bl	800199c <HAL_GetTick>
 8006612:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL2 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006614:	e008      	b.n	8006628 <RCCEx_PLL2_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL2_TIMEOUT_VALUE)
 8006616:	f7fb f9c1 	bl	800199c <HAL_GetTick>
 800661a:	4602      	mov	r2, r0
 800661c:	68fb      	ldr	r3, [r7, #12]
 800661e:	1ad3      	subs	r3, r2, r3
 8006620:	2b02      	cmp	r3, #2
 8006622:	d901      	bls.n	8006628 <RCCEx_PLL2_Config+0x110>
    {
      return HAL_TIMEOUT;
 8006624:	2303      	movs	r3, #3
 8006626:	e006      	b.n	8006636 <RCCEx_PLL2_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL2RDY) == 0U)
 8006628:	4b05      	ldr	r3, [pc, #20]	@ (8006640 <RCCEx_PLL2_Config+0x128>)
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f003 6300 	and.w	r3, r3, #134217728	@ 0x8000000
 8006630:	2b00      	cmp	r3, #0
 8006632:	d0f0      	beq.n	8006616 <RCCEx_PLL2_Config+0xfe>
    }
  }
  return HAL_OK;
 8006634:	2300      	movs	r3, #0

}
 8006636:	4618      	mov	r0, r3
 8006638:	3710      	adds	r7, #16
 800663a:	46bd      	mov	sp, r7
 800663c:	bd80      	pop	{r7, pc}
 800663e:	bf00      	nop
 8006640:	46020c00 	.word	0x46020c00
 8006644:	80800000 	.word	0x80800000

08006648 <RCCEx_PLL3_Config>:
  *         contains the configuration parameters as well as VCI clock ranges.
  * @note   PLL3 is temporary disabled to apply new parameters
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLL3_Config(const RCC_PLL3InitTypeDef *pll3)
{
 8006648:	b580      	push	{r7, lr}
 800664a:	b084      	sub	sp, #16
 800664c:	af00      	add	r7, sp, #0
 800664e:	6078      	str	r0, [r7, #4]
  assert_param(IS_RCC_PLLP_VALUE(pll3->PLL3P));
  assert_param(IS_RCC_PLLQ_VALUE(pll3->PLL3Q));
  assert_param(IS_RCC_PLLR_VALUE(pll3->PLL3R));

  /* Disable  PLL3 */
  __HAL_RCC_PLL3_DISABLE();
 8006650:	4b47      	ldr	r3, [pc, #284]	@ (8006770 <RCCEx_PLL3_Config+0x128>)
 8006652:	681b      	ldr	r3, [r3, #0]
 8006654:	4a46      	ldr	r2, [pc, #280]	@ (8006770 <RCCEx_PLL3_Config+0x128>)
 8006656:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800665a:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800665c:	f7fb f99e 	bl	800199c <HAL_GetTick>
 8006660:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006662:	e008      	b.n	8006676 <RCCEx_PLL3_Config+0x2e>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006664:	f7fb f99a 	bl	800199c <HAL_GetTick>
 8006668:	4602      	mov	r2, r0
 800666a:	68fb      	ldr	r3, [r7, #12]
 800666c:	1ad3      	subs	r3, r2, r3
 800666e:	2b02      	cmp	r3, #2
 8006670:	d901      	bls.n	8006676 <RCCEx_PLL3_Config+0x2e>
    {
      return HAL_TIMEOUT;
 8006672:	2303      	movs	r3, #3
 8006674:	e077      	b.n	8006766 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) != 0U)
 8006676:	4b3e      	ldr	r3, [pc, #248]	@ (8006770 <RCCEx_PLL3_Config+0x128>)
 8006678:	681b      	ldr	r3, [r3, #0]
 800667a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800667e:	2b00      	cmp	r3, #0
 8006680:	d1f0      	bne.n	8006664 <RCCEx_PLL3_Config+0x1c>
    }
  }

  /* Configure PLL3 multiplication and division factors */
  __HAL_RCC_PLL3_CONFIG(pll3->PLL3Source,
 8006682:	4b3b      	ldr	r3, [pc, #236]	@ (8006770 <RCCEx_PLL3_Config+0x128>)
 8006684:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006686:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800668a:	f023 0303 	bic.w	r3, r3, #3
 800668e:	687a      	ldr	r2, [r7, #4]
 8006690:	6811      	ldr	r1, [r2, #0]
 8006692:	687a      	ldr	r2, [r7, #4]
 8006694:	6852      	ldr	r2, [r2, #4]
 8006696:	3a01      	subs	r2, #1
 8006698:	0212      	lsls	r2, r2, #8
 800669a:	430a      	orrs	r2, r1
 800669c:	4934      	ldr	r1, [pc, #208]	@ (8006770 <RCCEx_PLL3_Config+0x128>)
 800669e:	4313      	orrs	r3, r2
 80066a0:	630b      	str	r3, [r1, #48]	@ 0x30
 80066a2:	4b33      	ldr	r3, [pc, #204]	@ (8006770 <RCCEx_PLL3_Config+0x128>)
 80066a4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80066a6:	4b33      	ldr	r3, [pc, #204]	@ (8006774 <RCCEx_PLL3_Config+0x12c>)
 80066a8:	4013      	ands	r3, r2
 80066aa:	687a      	ldr	r2, [r7, #4]
 80066ac:	6892      	ldr	r2, [r2, #8]
 80066ae:	3a01      	subs	r2, #1
 80066b0:	f3c2 0108 	ubfx	r1, r2, #0, #9
 80066b4:	687a      	ldr	r2, [r7, #4]
 80066b6:	68d2      	ldr	r2, [r2, #12]
 80066b8:	3a01      	subs	r2, #1
 80066ba:	0252      	lsls	r2, r2, #9
 80066bc:	b292      	uxth	r2, r2
 80066be:	4311      	orrs	r1, r2
 80066c0:	687a      	ldr	r2, [r7, #4]
 80066c2:	6912      	ldr	r2, [r2, #16]
 80066c4:	3a01      	subs	r2, #1
 80066c6:	0412      	lsls	r2, r2, #16
 80066c8:	f402 02fe 	and.w	r2, r2, #8323072	@ 0x7f0000
 80066cc:	4311      	orrs	r1, r2
 80066ce:	687a      	ldr	r2, [r7, #4]
 80066d0:	6952      	ldr	r2, [r2, #20]
 80066d2:	3a01      	subs	r2, #1
 80066d4:	0612      	lsls	r2, r2, #24
 80066d6:	f002 42fe 	and.w	r2, r2, #2130706432	@ 0x7f000000
 80066da:	430a      	orrs	r2, r1
 80066dc:	4924      	ldr	r1, [pc, #144]	@ (8006770 <RCCEx_PLL3_Config+0x128>)
 80066de:	4313      	orrs	r3, r2
 80066e0:	644b      	str	r3, [r1, #68]	@ 0x44
                        pll3->PLL3P,
                        pll3->PLL3Q,
                        pll3->PLL3R);

  /* Select PLL3 input reference frequency range: VCI */
  __HAL_RCC_PLL3_VCIRANGE(pll3->PLL3RGE);
 80066e2:	4b23      	ldr	r3, [pc, #140]	@ (8006770 <RCCEx_PLL3_Config+0x128>)
 80066e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80066e6:	f023 020c 	bic.w	r2, r3, #12
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	699b      	ldr	r3, [r3, #24]
 80066ee:	4920      	ldr	r1, [pc, #128]	@ (8006770 <RCCEx_PLL3_Config+0x128>)
 80066f0:	4313      	orrs	r3, r2
 80066f2:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Configure the PLL3 Clock output(s) */
  __HAL_RCC_PLL3CLKOUT_ENABLE(pll3->PLL3ClockOut);
 80066f4:	4b1e      	ldr	r3, [pc, #120]	@ (8006770 <RCCEx_PLL3_Config+0x128>)
 80066f6:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6a1b      	ldr	r3, [r3, #32]
 80066fc:	491c      	ldr	r1, [pc, #112]	@ (8006770 <RCCEx_PLL3_Config+0x128>)
 80066fe:	4313      	orrs	r3, r2
 8006700:	630b      	str	r3, [r1, #48]	@ 0x30

  /* Disable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_DISABLE();
 8006702:	4b1b      	ldr	r3, [pc, #108]	@ (8006770 <RCCEx_PLL3_Config+0x128>)
 8006704:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006706:	4a1a      	ldr	r2, [pc, #104]	@ (8006770 <RCCEx_PLL3_Config+0x128>)
 8006708:	f023 0310 	bic.w	r3, r3, #16
 800670c:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Configures PLL3 clock Fractional Part Of The Multiplication Factor */
  __HAL_RCC_PLL3FRACN_CONFIG(pll3->PLL3FRACN);
 800670e:	4b18      	ldr	r3, [pc, #96]	@ (8006770 <RCCEx_PLL3_Config+0x128>)
 8006710:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006712:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8006716:	f023 03f8 	bic.w	r3, r3, #248	@ 0xf8
 800671a:	687a      	ldr	r2, [r7, #4]
 800671c:	69d2      	ldr	r2, [r2, #28]
 800671e:	00d2      	lsls	r2, r2, #3
 8006720:	4913      	ldr	r1, [pc, #76]	@ (8006770 <RCCEx_PLL3_Config+0x128>)
 8006722:	4313      	orrs	r3, r2
 8006724:	648b      	str	r3, [r1, #72]	@ 0x48

  /* Enable PLL3FRACN  */
  __HAL_RCC_PLL3FRACN_ENABLE();
 8006726:	4b12      	ldr	r3, [pc, #72]	@ (8006770 <RCCEx_PLL3_Config+0x128>)
 8006728:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800672a:	4a11      	ldr	r2, [pc, #68]	@ (8006770 <RCCEx_PLL3_Config+0x128>)
 800672c:	f043 0310 	orr.w	r3, r3, #16
 8006730:	6313      	str	r3, [r2, #48]	@ 0x30

  /* Enable  PLL3 */
  __HAL_RCC_PLL3_ENABLE();
 8006732:	4b0f      	ldr	r3, [pc, #60]	@ (8006770 <RCCEx_PLL3_Config+0x128>)
 8006734:	681b      	ldr	r3, [r3, #0]
 8006736:	4a0e      	ldr	r2, [pc, #56]	@ (8006770 <RCCEx_PLL3_Config+0x128>)
 8006738:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800673c:	6013      	str	r3, [r2, #0]

  /* Get Start Tick*/
  tickstart = HAL_GetTick();
 800673e:	f7fb f92d 	bl	800199c <HAL_GetTick>
 8006742:	60f8      	str	r0, [r7, #12]

  /* Wait till PLL3 is ready */
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006744:	e008      	b.n	8006758 <RCCEx_PLL3_Config+0x110>
  {
    if ((HAL_GetTick() - tickstart) > PLL3_TIMEOUT_VALUE)
 8006746:	f7fb f929 	bl	800199c <HAL_GetTick>
 800674a:	4602      	mov	r2, r0
 800674c:	68fb      	ldr	r3, [r7, #12]
 800674e:	1ad3      	subs	r3, r2, r3
 8006750:	2b02      	cmp	r3, #2
 8006752:	d901      	bls.n	8006758 <RCCEx_PLL3_Config+0x110>
    {
      return HAL_TIMEOUT;
 8006754:	2303      	movs	r3, #3
 8006756:	e006      	b.n	8006766 <RCCEx_PLL3_Config+0x11e>
  while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLL3RDY) == 0U)
 8006758:	4b05      	ldr	r3, [pc, #20]	@ (8006770 <RCCEx_PLL3_Config+0x128>)
 800675a:	681b      	ldr	r3, [r3, #0]
 800675c:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 8006760:	2b00      	cmp	r3, #0
 8006762:	d0f0      	beq.n	8006746 <RCCEx_PLL3_Config+0xfe>
    }
  }
  return HAL_OK;
 8006764:	2300      	movs	r3, #0
}
 8006766:	4618      	mov	r0, r3
 8006768:	3710      	adds	r7, #16
 800676a:	46bd      	mov	sp, r7
 800676c:	bd80      	pop	{r7, pc}
 800676e:	bf00      	nop
 8006770:	46020c00 	.word	0x46020c00
 8006774:	80800000 	.word	0x80800000

08006778 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8006778:	b580      	push	{r7, lr}
 800677a:	b082      	sub	sp, #8
 800677c:	af00      	add	r7, sp, #0
 800677e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8006780:	687b      	ldr	r3, [r7, #4]
 8006782:	2b00      	cmp	r3, #0
 8006784:	d101      	bne.n	800678a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8006786:	2301      	movs	r3, #1
 8006788:	e042      	b.n	8006810 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800678a:	687b      	ldr	r3, [r7, #4]
 800678c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006790:	2b00      	cmp	r3, #0
 8006792:	d106      	bne.n	80067a2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8006794:	687b      	ldr	r3, [r7, #4]
 8006796:	2200      	movs	r2, #0
 8006798:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800679c:	6878      	ldr	r0, [r7, #4]
 800679e:	f7fa ff3b 	bl	8001618 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80067a2:	687b      	ldr	r3, [r7, #4]
 80067a4:	2224      	movs	r2, #36	@ 0x24
 80067a6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80067aa:	687b      	ldr	r3, [r7, #4]
 80067ac:	681b      	ldr	r3, [r3, #0]
 80067ae:	681a      	ldr	r2, [r3, #0]
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681b      	ldr	r3, [r3, #0]
 80067b4:	f022 0201 	bic.w	r2, r2, #1
 80067b8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80067ba:	687b      	ldr	r3, [r7, #4]
 80067bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80067be:	2b00      	cmp	r3, #0
 80067c0:	d002      	beq.n	80067c8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80067c2:	6878      	ldr	r0, [r7, #4]
 80067c4:	f000 fa68 	bl	8006c98 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80067c8:	6878      	ldr	r0, [r7, #4]
 80067ca:	f000 f8c3 	bl	8006954 <UART_SetConfig>
 80067ce:	4603      	mov	r3, r0
 80067d0:	2b01      	cmp	r3, #1
 80067d2:	d101      	bne.n	80067d8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80067d4:	2301      	movs	r3, #1
 80067d6:	e01b      	b.n	8006810 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	681b      	ldr	r3, [r3, #0]
 80067dc:	685a      	ldr	r2, [r3, #4]
 80067de:	687b      	ldr	r3, [r7, #4]
 80067e0:	681b      	ldr	r3, [r3, #0]
 80067e2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80067e6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	681b      	ldr	r3, [r3, #0]
 80067ec:	689a      	ldr	r2, [r3, #8]
 80067ee:	687b      	ldr	r3, [r7, #4]
 80067f0:	681b      	ldr	r3, [r3, #0]
 80067f2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80067f6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	681a      	ldr	r2, [r3, #0]
 80067fe:	687b      	ldr	r3, [r7, #4]
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f042 0201 	orr.w	r2, r2, #1
 8006806:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006808:	6878      	ldr	r0, [r7, #4]
 800680a:	f000 fae7 	bl	8006ddc <UART_CheckIdleState>
 800680e:	4603      	mov	r3, r0
}
 8006810:	4618      	mov	r0, r3
 8006812:	3708      	adds	r7, #8
 8006814:	46bd      	mov	sp, r7
 8006816:	bd80      	pop	{r7, pc}

08006818 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006818:	b580      	push	{r7, lr}
 800681a:	b08a      	sub	sp, #40	@ 0x28
 800681c:	af02      	add	r7, sp, #8
 800681e:	60f8      	str	r0, [r7, #12]
 8006820:	60b9      	str	r1, [r7, #8]
 8006822:	603b      	str	r3, [r7, #0]
 8006824:	4613      	mov	r3, r2
 8006826:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006828:	68fb      	ldr	r3, [r7, #12]
 800682a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800682e:	2b20      	cmp	r3, #32
 8006830:	f040 808b 	bne.w	800694a <HAL_UART_Transmit+0x132>
  {
    if ((pData == NULL) || (Size == 0U))
 8006834:	68bb      	ldr	r3, [r7, #8]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d002      	beq.n	8006840 <HAL_UART_Transmit+0x28>
 800683a:	88fb      	ldrh	r3, [r7, #6]
 800683c:	2b00      	cmp	r3, #0
 800683e:	d101      	bne.n	8006844 <HAL_UART_Transmit+0x2c>
    {
      return  HAL_ERROR;
 8006840:	2301      	movs	r3, #1
 8006842:	e083      	b.n	800694c <HAL_UART_Transmit+0x134>
    }

#if defined(USART_DMAREQUESTS_SW_WA)
    /* Disable the UART DMA Tx request if enabled */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT))
 8006844:	68fb      	ldr	r3, [r7, #12]
 8006846:	681b      	ldr	r3, [r3, #0]
 8006848:	689b      	ldr	r3, [r3, #8]
 800684a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800684e:	2b80      	cmp	r3, #128	@ 0x80
 8006850:	d107      	bne.n	8006862 <HAL_UART_Transmit+0x4a>
    {
      CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8006852:	68fb      	ldr	r3, [r7, #12]
 8006854:	681b      	ldr	r3, [r3, #0]
 8006856:	689a      	ldr	r2, [r3, #8]
 8006858:	68fb      	ldr	r3, [r7, #12]
 800685a:	681b      	ldr	r3, [r3, #0]
 800685c:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 8006860:	609a      	str	r2, [r3, #8]
    }

#endif /* USART_DMAREQUESTS_SW_WA */
    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006862:	68fb      	ldr	r3, [r7, #12]
 8006864:	2200      	movs	r2, #0
 8006866:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800686a:	68fb      	ldr	r3, [r7, #12]
 800686c:	2221      	movs	r2, #33	@ 0x21
 800686e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8006872:	f7fb f893 	bl	800199c <HAL_GetTick>
 8006876:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8006878:	68fb      	ldr	r3, [r7, #12]
 800687a:	88fa      	ldrh	r2, [r7, #6]
 800687c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8006880:	68fb      	ldr	r3, [r7, #12]
 8006882:	88fa      	ldrh	r2, [r7, #6]
 8006884:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8006888:	68fb      	ldr	r3, [r7, #12]
 800688a:	689b      	ldr	r3, [r3, #8]
 800688c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8006890:	d108      	bne.n	80068a4 <HAL_UART_Transmit+0x8c>
 8006892:	68fb      	ldr	r3, [r7, #12]
 8006894:	691b      	ldr	r3, [r3, #16]
 8006896:	2b00      	cmp	r3, #0
 8006898:	d104      	bne.n	80068a4 <HAL_UART_Transmit+0x8c>
    {
      pdata8bits  = NULL;
 800689a:	2300      	movs	r3, #0
 800689c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800689e:	68bb      	ldr	r3, [r7, #8]
 80068a0:	61bb      	str	r3, [r7, #24]
 80068a2:	e003      	b.n	80068ac <HAL_UART_Transmit+0x94>
    }
    else
    {
      pdata8bits  = pData;
 80068a4:	68bb      	ldr	r3, [r7, #8]
 80068a6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 80068a8:	2300      	movs	r3, #0
 80068aa:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 80068ac:	e030      	b.n	8006910 <HAL_UART_Transmit+0xf8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 80068ae:	683b      	ldr	r3, [r7, #0]
 80068b0:	9300      	str	r3, [sp, #0]
 80068b2:	697b      	ldr	r3, [r7, #20]
 80068b4:	2200      	movs	r2, #0
 80068b6:	2180      	movs	r1, #128	@ 0x80
 80068b8:	68f8      	ldr	r0, [r7, #12]
 80068ba:	f000 fb39 	bl	8006f30 <UART_WaitOnFlagUntilTimeout>
 80068be:	4603      	mov	r3, r0
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	d005      	beq.n	80068d0 <HAL_UART_Transmit+0xb8>
      {

        huart->gState = HAL_UART_STATE_READY;
 80068c4:	68fb      	ldr	r3, [r7, #12]
 80068c6:	2220      	movs	r2, #32
 80068c8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 80068cc:	2303      	movs	r3, #3
 80068ce:	e03d      	b.n	800694c <HAL_UART_Transmit+0x134>
      }
      if (pdata8bits == NULL)
 80068d0:	69fb      	ldr	r3, [r7, #28]
 80068d2:	2b00      	cmp	r3, #0
 80068d4:	d10b      	bne.n	80068ee <HAL_UART_Transmit+0xd6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 80068d6:	69bb      	ldr	r3, [r7, #24]
 80068d8:	881b      	ldrh	r3, [r3, #0]
 80068da:	461a      	mov	r2, r3
 80068dc:	68fb      	ldr	r3, [r7, #12]
 80068de:	681b      	ldr	r3, [r3, #0]
 80068e0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80068e4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80068e6:	69bb      	ldr	r3, [r7, #24]
 80068e8:	3302      	adds	r3, #2
 80068ea:	61bb      	str	r3, [r7, #24]
 80068ec:	e007      	b.n	80068fe <HAL_UART_Transmit+0xe6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80068ee:	69fb      	ldr	r3, [r7, #28]
 80068f0:	781a      	ldrb	r2, [r3, #0]
 80068f2:	68fb      	ldr	r3, [r7, #12]
 80068f4:	681b      	ldr	r3, [r3, #0]
 80068f6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80068f8:	69fb      	ldr	r3, [r7, #28]
 80068fa:	3301      	adds	r3, #1
 80068fc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80068fe:	68fb      	ldr	r3, [r7, #12]
 8006900:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006904:	b29b      	uxth	r3, r3
 8006906:	3b01      	subs	r3, #1
 8006908:	b29a      	uxth	r2, r3
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 8006910:	68fb      	ldr	r3, [r7, #12]
 8006912:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 8006916:	b29b      	uxth	r3, r3
 8006918:	2b00      	cmp	r3, #0
 800691a:	d1c8      	bne.n	80068ae <HAL_UART_Transmit+0x96>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800691c:	683b      	ldr	r3, [r7, #0]
 800691e:	9300      	str	r3, [sp, #0]
 8006920:	697b      	ldr	r3, [r7, #20]
 8006922:	2200      	movs	r2, #0
 8006924:	2140      	movs	r1, #64	@ 0x40
 8006926:	68f8      	ldr	r0, [r7, #12]
 8006928:	f000 fb02 	bl	8006f30 <UART_WaitOnFlagUntilTimeout>
 800692c:	4603      	mov	r3, r0
 800692e:	2b00      	cmp	r3, #0
 8006930:	d005      	beq.n	800693e <HAL_UART_Transmit+0x126>
    {
      huart->gState = HAL_UART_STATE_READY;
 8006932:	68fb      	ldr	r3, [r7, #12]
 8006934:	2220      	movs	r2, #32
 8006936:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800693a:	2303      	movs	r3, #3
 800693c:	e006      	b.n	800694c <HAL_UART_Transmit+0x134>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800693e:	68fb      	ldr	r3, [r7, #12]
 8006940:	2220      	movs	r2, #32
 8006942:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8006946:	2300      	movs	r3, #0
 8006948:	e000      	b.n	800694c <HAL_UART_Transmit+0x134>
  }
  else
  {
    return HAL_BUSY;
 800694a:	2302      	movs	r3, #2
  }
}
 800694c:	4618      	mov	r0, r3
 800694e:	3720      	adds	r7, #32
 8006950:	46bd      	mov	sp, r7
 8006952:	bd80      	pop	{r7, pc}

08006954 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006954:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006958:	b094      	sub	sp, #80	@ 0x50
 800695a:	af00      	add	r7, sp, #0
 800695c:	62f8      	str	r0, [r7, #44]	@ 0x2c
  uint32_t tmpreg;
  uint16_t brrtemp;
  uint32_t clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800695e:	2300      	movs	r3, #0
 8006960:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
  uint32_t pclk;

  /* Check the parameters */
  assert_param(IS_UART_BAUDRATE(huart->Init.BaudRate));
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  if (UART_INSTANCE_LOWPOWER(huart))
 8006964:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006966:	681a      	ldr	r2, [r3, #0]
 8006968:	4b7e      	ldr	r3, [pc, #504]	@ (8006b64 <UART_SetConfig+0x210>)
 800696a:	429a      	cmp	r2, r3
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800696c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800696e:	689a      	ldr	r2, [r3, #8]
 8006970:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006972:	691b      	ldr	r3, [r3, #16]
 8006974:	431a      	orrs	r2, r3
 8006976:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006978:	695b      	ldr	r3, [r3, #20]
 800697a:	431a      	orrs	r2, r3
 800697c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800697e:	69db      	ldr	r3, [r3, #28]
 8006980:	4313      	orrs	r3, r2
 8006982:	64fb      	str	r3, [r7, #76]	@ 0x4c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006984:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006986:	681b      	ldr	r3, [r3, #0]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	4977      	ldr	r1, [pc, #476]	@ (8006b68 <UART_SetConfig+0x214>)
 800698c:	4019      	ands	r1, r3
 800698e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006990:	681a      	ldr	r2, [r3, #0]
 8006992:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006994:	430b      	orrs	r3, r1
 8006996:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006998:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800699a:	681b      	ldr	r3, [r3, #0]
 800699c:	685b      	ldr	r3, [r3, #4]
 800699e:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80069a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069a4:	68d9      	ldr	r1, [r3, #12]
 80069a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069a8:	681a      	ldr	r2, [r3, #0]
 80069aa:	ea40 0301 	orr.w	r3, r0, r1
 80069ae:	6053      	str	r3, [r2, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 80069b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069b2:	699b      	ldr	r3, [r3, #24]
 80069b4:	64fb      	str	r3, [r7, #76]	@ 0x4c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 80069b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069b8:	681a      	ldr	r2, [r3, #0]
 80069ba:	4b6a      	ldr	r3, [pc, #424]	@ (8006b64 <UART_SetConfig+0x210>)
 80069bc:	429a      	cmp	r2, r3
 80069be:	d009      	beq.n	80069d4 <UART_SetConfig+0x80>
 80069c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069c2:	681a      	ldr	r2, [r3, #0]
 80069c4:	4b69      	ldr	r3, [pc, #420]	@ (8006b6c <UART_SetConfig+0x218>)
 80069c6:	429a      	cmp	r2, r3
 80069c8:	d004      	beq.n	80069d4 <UART_SetConfig+0x80>
  {
    tmpreg |= huart->Init.OneBitSampling;
 80069ca:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069cc:	6a1a      	ldr	r2, [r3, #32]
 80069ce:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069d0:	4313      	orrs	r3, r2
 80069d2:	64fb      	str	r3, [r7, #76]	@ 0x4c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 80069d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069d6:	681b      	ldr	r3, [r3, #0]
 80069d8:	689b      	ldr	r3, [r3, #8]
 80069da:	f023 416e 	bic.w	r1, r3, #3992977408	@ 0xee000000
 80069de:	f421 6130 	bic.w	r1, r1, #2816	@ 0xb00
 80069e2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069e4:	681a      	ldr	r2, [r3, #0]
 80069e6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80069e8:	430b      	orrs	r3, r1
 80069ea:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 80069ec:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069ee:	681b      	ldr	r3, [r3, #0]
 80069f0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80069f2:	f023 000f 	bic.w	r0, r3, #15
 80069f6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069f8:	6a59      	ldr	r1, [r3, #36]	@ 0x24
 80069fa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80069fc:	681a      	ldr	r2, [r3, #0]
 80069fe:	ea40 0301 	orr.w	r3, r0, r1
 8006a02:	62d3      	str	r3, [r2, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006a04:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a06:	681a      	ldr	r2, [r3, #0]
 8006a08:	4b59      	ldr	r3, [pc, #356]	@ (8006b70 <UART_SetConfig+0x21c>)
 8006a0a:	429a      	cmp	r2, r3
 8006a0c:	d102      	bne.n	8006a14 <UART_SetConfig+0xc0>
 8006a0e:	2301      	movs	r3, #1
 8006a10:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a12:	e029      	b.n	8006a68 <UART_SetConfig+0x114>
 8006a14:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a16:	681a      	ldr	r2, [r3, #0]
 8006a18:	4b56      	ldr	r3, [pc, #344]	@ (8006b74 <UART_SetConfig+0x220>)
 8006a1a:	429a      	cmp	r2, r3
 8006a1c:	d102      	bne.n	8006a24 <UART_SetConfig+0xd0>
 8006a1e:	2302      	movs	r3, #2
 8006a20:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a22:	e021      	b.n	8006a68 <UART_SetConfig+0x114>
 8006a24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a26:	681a      	ldr	r2, [r3, #0]
 8006a28:	4b53      	ldr	r3, [pc, #332]	@ (8006b78 <UART_SetConfig+0x224>)
 8006a2a:	429a      	cmp	r2, r3
 8006a2c:	d102      	bne.n	8006a34 <UART_SetConfig+0xe0>
 8006a2e:	2304      	movs	r3, #4
 8006a30:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a32:	e019      	b.n	8006a68 <UART_SetConfig+0x114>
 8006a34:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a36:	681a      	ldr	r2, [r3, #0]
 8006a38:	4b50      	ldr	r3, [pc, #320]	@ (8006b7c <UART_SetConfig+0x228>)
 8006a3a:	429a      	cmp	r2, r3
 8006a3c:	d102      	bne.n	8006a44 <UART_SetConfig+0xf0>
 8006a3e:	2308      	movs	r3, #8
 8006a40:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a42:	e011      	b.n	8006a68 <UART_SetConfig+0x114>
 8006a44:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a46:	681a      	ldr	r2, [r3, #0]
 8006a48:	4b4d      	ldr	r3, [pc, #308]	@ (8006b80 <UART_SetConfig+0x22c>)
 8006a4a:	429a      	cmp	r2, r3
 8006a4c:	d102      	bne.n	8006a54 <UART_SetConfig+0x100>
 8006a4e:	2310      	movs	r3, #16
 8006a50:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a52:	e009      	b.n	8006a68 <UART_SetConfig+0x114>
 8006a54:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a56:	681a      	ldr	r2, [r3, #0]
 8006a58:	4b42      	ldr	r3, [pc, #264]	@ (8006b64 <UART_SetConfig+0x210>)
 8006a5a:	429a      	cmp	r2, r3
 8006a5c:	d102      	bne.n	8006a64 <UART_SetConfig+0x110>
 8006a5e:	2320      	movs	r3, #32
 8006a60:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006a62:	e001      	b.n	8006a68 <UART_SetConfig+0x114>
 8006a64:	2300      	movs	r3, #0
 8006a66:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8006a68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a6a:	681a      	ldr	r2, [r3, #0]
 8006a6c:	4b3d      	ldr	r3, [pc, #244]	@ (8006b64 <UART_SetConfig+0x210>)
 8006a6e:	429a      	cmp	r2, r3
 8006a70:	d005      	beq.n	8006a7e <UART_SetConfig+0x12a>
 8006a72:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a74:	681a      	ldr	r2, [r3, #0]
 8006a76:	4b3d      	ldr	r3, [pc, #244]	@ (8006b6c <UART_SetConfig+0x218>)
 8006a78:	429a      	cmp	r2, r3
 8006a7a:	f040 8085 	bne.w	8006b88 <UART_SetConfig+0x234>
  {
    /* Retrieve frequency clock */
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006a7e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006a80:	2200      	movs	r2, #0
 8006a82:	623b      	str	r3, [r7, #32]
 8006a84:	627a      	str	r2, [r7, #36]	@ 0x24
 8006a86:	e9d7 0108 	ldrd	r0, r1, [r7, #32]
 8006a8a:	f7fe fb63 	bl	8005154 <HAL_RCCEx_GetPeriphCLKFreq>
 8006a8e:	6438      	str	r0, [r7, #64]	@ 0x40

    /* If proper clock source reported */
    if (pclk != 0U)
 8006a90:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006a92:	2b00      	cmp	r3, #0
 8006a94:	f000 80e8 	beq.w	8006c68 <UART_SetConfig+0x314>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8006a98:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006a9a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006a9c:	4a39      	ldr	r2, [pc, #228]	@ (8006b84 <UART_SetConfig+0x230>)
 8006a9e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006aa2:	461a      	mov	r2, r3
 8006aa4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006aa6:	fbb3 f3f2 	udiv	r3, r3, r2
 8006aaa:	637b      	str	r3, [r7, #52]	@ 0x34

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006aac:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006aae:	685a      	ldr	r2, [r3, #4]
 8006ab0:	4613      	mov	r3, r2
 8006ab2:	005b      	lsls	r3, r3, #1
 8006ab4:	4413      	add	r3, r2
 8006ab6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006ab8:	429a      	cmp	r2, r3
 8006aba:	d305      	bcc.n	8006ac8 <UART_SetConfig+0x174>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 8006abc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006abe:	685b      	ldr	r3, [r3, #4]
 8006ac0:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8006ac2:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8006ac4:	429a      	cmp	r2, r3
 8006ac6:	d903      	bls.n	8006ad0 <UART_SetConfig+0x17c>
      {
        ret = HAL_ERROR;
 8006ac8:	2301      	movs	r3, #1
 8006aca:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006ace:	e048      	b.n	8006b62 <UART_SetConfig+0x20e>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006ad0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ad2:	2200      	movs	r2, #0
 8006ad4:	61bb      	str	r3, [r7, #24]
 8006ad6:	61fa      	str	r2, [r7, #28]
 8006ad8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006ada:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006adc:	4a29      	ldr	r2, [pc, #164]	@ (8006b84 <UART_SetConfig+0x230>)
 8006ade:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006ae2:	b29b      	uxth	r3, r3
 8006ae4:	2200      	movs	r2, #0
 8006ae6:	613b      	str	r3, [r7, #16]
 8006ae8:	617a      	str	r2, [r7, #20]
 8006aea:	e9d7 2304 	ldrd	r2, r3, [r7, #16]
 8006aee:	e9d7 0106 	ldrd	r0, r1, [r7, #24]
 8006af2:	f7f9 fce7 	bl	80004c4 <__aeabi_uldivmod>
 8006af6:	4602      	mov	r2, r0
 8006af8:	460b      	mov	r3, r1
 8006afa:	4610      	mov	r0, r2
 8006afc:	4619      	mov	r1, r3
 8006afe:	f04f 0200 	mov.w	r2, #0
 8006b02:	f04f 0300 	mov.w	r3, #0
 8006b06:	020b      	lsls	r3, r1, #8
 8006b08:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 8006b0c:	0202      	lsls	r2, r0, #8
 8006b0e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006b10:	6849      	ldr	r1, [r1, #4]
 8006b12:	0849      	lsrs	r1, r1, #1
 8006b14:	2000      	movs	r0, #0
 8006b16:	460c      	mov	r4, r1
 8006b18:	4605      	mov	r5, r0
 8006b1a:	eb12 0804 	adds.w	r8, r2, r4
 8006b1e:	eb43 0905 	adc.w	r9, r3, r5
 8006b22:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b24:	685b      	ldr	r3, [r3, #4]
 8006b26:	2200      	movs	r2, #0
 8006b28:	60bb      	str	r3, [r7, #8]
 8006b2a:	60fa      	str	r2, [r7, #12]
 8006b2c:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8006b30:	4640      	mov	r0, r8
 8006b32:	4649      	mov	r1, r9
 8006b34:	f7f9 fcc6 	bl	80004c4 <__aeabi_uldivmod>
 8006b38:	4602      	mov	r2, r0
 8006b3a:	460b      	mov	r3, r1
 8006b3c:	4613      	mov	r3, r2
 8006b3e:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8006b40:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b42:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8006b46:	d308      	bcc.n	8006b5a <UART_SetConfig+0x206>
 8006b48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006b4a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006b4e:	d204      	bcs.n	8006b5a <UART_SetConfig+0x206>
        {
          huart->Instance->BRR = usartdiv;
 8006b50:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b52:	681b      	ldr	r3, [r3, #0]
 8006b54:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8006b56:	60da      	str	r2, [r3, #12]
 8006b58:	e003      	b.n	8006b62 <UART_SetConfig+0x20e>
        }
        else
        {
          ret = HAL_ERROR;
 8006b5a:	2301      	movs	r3, #1
 8006b5c:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
    if (pclk != 0U)
 8006b60:	e082      	b.n	8006c68 <UART_SetConfig+0x314>
 8006b62:	e081      	b.n	8006c68 <UART_SetConfig+0x314>
 8006b64:	46002400 	.word	0x46002400
 8006b68:	cfff69f3 	.word	0xcfff69f3
 8006b6c:	56002400 	.word	0x56002400
 8006b70:	40013800 	.word	0x40013800
 8006b74:	40004400 	.word	0x40004400
 8006b78:	40004800 	.word	0x40004800
 8006b7c:	40004c00 	.word	0x40004c00
 8006b80:	40005000 	.word	0x40005000
 8006b84:	08009204 	.word	0x08009204
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8006b88:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006b8a:	69db      	ldr	r3, [r3, #28]
 8006b8c:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006b90:	d13c      	bne.n	8006c0c <UART_SetConfig+0x2b8>
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006b92:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006b94:	2200      	movs	r2, #0
 8006b96:	603b      	str	r3, [r7, #0]
 8006b98:	607a      	str	r2, [r7, #4]
 8006b9a:	e9d7 0100 	ldrd	r0, r1, [r7]
 8006b9e:	f7fe fad9 	bl	8005154 <HAL_RCCEx_GetPeriphCLKFreq>
 8006ba2:	6438      	str	r0, [r7, #64]	@ 0x40

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8006ba4:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d05e      	beq.n	8006c68 <UART_SetConfig+0x314>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006baa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bac:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bae:	4a39      	ldr	r2, [pc, #228]	@ (8006c94 <UART_SetConfig+0x340>)
 8006bb0:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006bb4:	461a      	mov	r2, r3
 8006bb6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006bb8:	fbb3 f3f2 	udiv	r3, r3, r2
 8006bbc:	005a      	lsls	r2, r3, #1
 8006bbe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bc0:	685b      	ldr	r3, [r3, #4]
 8006bc2:	085b      	lsrs	r3, r3, #1
 8006bc4:	441a      	add	r2, r3
 8006bc6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bc8:	685b      	ldr	r3, [r3, #4]
 8006bca:	fbb2 f3f3 	udiv	r3, r2, r3
 8006bce:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006bd0:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bd2:	2b0f      	cmp	r3, #15
 8006bd4:	d916      	bls.n	8006c04 <UART_SetConfig+0x2b0>
 8006bd6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bd8:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006bdc:	d212      	bcs.n	8006c04 <UART_SetConfig+0x2b0>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8006bde:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006be0:	b29b      	uxth	r3, r3
 8006be2:	f023 030f 	bic.w	r3, r3, #15
 8006be6:	877b      	strh	r3, [r7, #58]	@ 0x3a
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8006be8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006bea:	085b      	lsrs	r3, r3, #1
 8006bec:	b29b      	uxth	r3, r3
 8006bee:	f003 0307 	and.w	r3, r3, #7
 8006bf2:	b29a      	uxth	r2, r3
 8006bf4:	8f7b      	ldrh	r3, [r7, #58]	@ 0x3a
 8006bf6:	4313      	orrs	r3, r2
 8006bf8:	877b      	strh	r3, [r7, #58]	@ 0x3a
        huart->Instance->BRR = brrtemp;
 8006bfa:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006bfc:	681b      	ldr	r3, [r3, #0]
 8006bfe:	8f7a      	ldrh	r2, [r7, #58]	@ 0x3a
 8006c00:	60da      	str	r2, [r3, #12]
 8006c02:	e031      	b.n	8006c68 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 8006c04:	2301      	movs	r3, #1
 8006c06:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
 8006c0a:	e02d      	b.n	8006c68 <UART_SetConfig+0x314>
      }
    }
  }
  else
  {
    pclk = HAL_RCCEx_GetPeriphCLKFreq(clocksource);
 8006c0c:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c0e:	2200      	movs	r2, #0
 8006c10:	469a      	mov	sl, r3
 8006c12:	4693      	mov	fp, r2
 8006c14:	4650      	mov	r0, sl
 8006c16:	4659      	mov	r1, fp
 8006c18:	f7fe fa9c 	bl	8005154 <HAL_RCCEx_GetPeriphCLKFreq>
 8006c1c:	6438      	str	r0, [r7, #64]	@ 0x40

    if (pclk != 0U)
 8006c1e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c20:	2b00      	cmp	r3, #0
 8006c22:	d021      	beq.n	8006c68 <UART_SetConfig+0x314>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8006c24:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c26:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c28:	4a1a      	ldr	r2, [pc, #104]	@ (8006c94 <UART_SetConfig+0x340>)
 8006c2a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8006c2e:	461a      	mov	r2, r3
 8006c30:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006c32:	fbb3 f2f2 	udiv	r2, r3, r2
 8006c36:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c38:	685b      	ldr	r3, [r3, #4]
 8006c3a:	085b      	lsrs	r3, r3, #1
 8006c3c:	441a      	add	r2, r3
 8006c3e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c40:	685b      	ldr	r3, [r3, #4]
 8006c42:	fbb2 f3f3 	udiv	r3, r2, r3
 8006c46:	63fb      	str	r3, [r7, #60]	@ 0x3c
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8006c48:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c4a:	2b0f      	cmp	r3, #15
 8006c4c:	d909      	bls.n	8006c62 <UART_SetConfig+0x30e>
 8006c4e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c50:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8006c54:	d205      	bcs.n	8006c62 <UART_SetConfig+0x30e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8006c56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006c58:	b29a      	uxth	r2, r3
 8006c5a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c5c:	681b      	ldr	r3, [r3, #0]
 8006c5e:	60da      	str	r2, [r3, #12]
 8006c60:	e002      	b.n	8006c68 <UART_SetConfig+0x314>
      }
      else
      {
        ret = HAL_ERROR;
 8006c62:	2301      	movs	r3, #1
 8006c64:	f887 3047 	strb.w	r3, [r7, #71]	@ 0x47
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8006c68:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c6a:	2201      	movs	r2, #1
 8006c6c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8006c70:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c72:	2201      	movs	r2, #1
 8006c74:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8006c78:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c7a:	2200      	movs	r2, #0
 8006c7c:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8006c7e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006c80:	2200      	movs	r2, #0
 8006c82:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8006c84:	f897 3047 	ldrb.w	r3, [r7, #71]	@ 0x47
}
 8006c88:	4618      	mov	r0, r3
 8006c8a:	3750      	adds	r7, #80	@ 0x50
 8006c8c:	46bd      	mov	sp, r7
 8006c8e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006c92:	bf00      	nop
 8006c94:	08009204 	.word	0x08009204

08006c98 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8006c98:	b480      	push	{r7}
 8006c9a:	b083      	sub	sp, #12
 8006c9c:	af00      	add	r7, sp, #0
 8006c9e:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ca4:	f003 0308 	and.w	r3, r3, #8
 8006ca8:	2b00      	cmp	r3, #0
 8006caa:	d00a      	beq.n	8006cc2 <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8006cac:	687b      	ldr	r3, [r7, #4]
 8006cae:	681b      	ldr	r3, [r3, #0]
 8006cb0:	685b      	ldr	r3, [r3, #4]
 8006cb2:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 8006cb6:	687b      	ldr	r3, [r7, #4]
 8006cb8:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8006cba:	687b      	ldr	r3, [r7, #4]
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	430a      	orrs	r2, r1
 8006cc0:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8006cc2:	687b      	ldr	r3, [r7, #4]
 8006cc4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006cc6:	f003 0301 	and.w	r3, r3, #1
 8006cca:	2b00      	cmp	r3, #0
 8006ccc:	d00a      	beq.n	8006ce4 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8006cce:	687b      	ldr	r3, [r7, #4]
 8006cd0:	681b      	ldr	r3, [r3, #0]
 8006cd2:	685b      	ldr	r3, [r3, #4]
 8006cd4:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 8006cd8:	687b      	ldr	r3, [r7, #4]
 8006cda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8006cdc:	687b      	ldr	r3, [r7, #4]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	430a      	orrs	r2, r1
 8006ce2:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006ce8:	f003 0302 	and.w	r3, r3, #2
 8006cec:	2b00      	cmp	r3, #0
 8006cee:	d00a      	beq.n	8006d06 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8006cf0:	687b      	ldr	r3, [r7, #4]
 8006cf2:	681b      	ldr	r3, [r3, #0]
 8006cf4:	685b      	ldr	r3, [r3, #4]
 8006cf6:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006cfe:	687b      	ldr	r3, [r7, #4]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	430a      	orrs	r2, r1
 8006d04:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8006d06:	687b      	ldr	r3, [r7, #4]
 8006d08:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d0a:	f003 0304 	and.w	r3, r3, #4
 8006d0e:	2b00      	cmp	r3, #0
 8006d10:	d00a      	beq.n	8006d28 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8006d12:	687b      	ldr	r3, [r7, #4]
 8006d14:	681b      	ldr	r3, [r3, #0]
 8006d16:	685b      	ldr	r3, [r3, #4]
 8006d18:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8006d1c:	687b      	ldr	r3, [r7, #4]
 8006d1e:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8006d20:	687b      	ldr	r3, [r7, #4]
 8006d22:	681b      	ldr	r3, [r3, #0]
 8006d24:	430a      	orrs	r2, r1
 8006d26:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8006d28:	687b      	ldr	r3, [r7, #4]
 8006d2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d2c:	f003 0310 	and.w	r3, r3, #16
 8006d30:	2b00      	cmp	r3, #0
 8006d32:	d00a      	beq.n	8006d4a <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8006d34:	687b      	ldr	r3, [r7, #4]
 8006d36:	681b      	ldr	r3, [r3, #0]
 8006d38:	689b      	ldr	r3, [r3, #8]
 8006d3a:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 8006d42:	687b      	ldr	r3, [r7, #4]
 8006d44:	681b      	ldr	r3, [r3, #0]
 8006d46:	430a      	orrs	r2, r1
 8006d48:	609a      	str	r2, [r3, #8]
  }

#if defined(HAL_DMA_MODULE_ENABLED)
  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d4e:	f003 0320 	and.w	r3, r3, #32
 8006d52:	2b00      	cmp	r3, #0
 8006d54:	d00a      	beq.n	8006d6c <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8006d56:	687b      	ldr	r3, [r7, #4]
 8006d58:	681b      	ldr	r3, [r3, #0]
 8006d5a:	689b      	ldr	r3, [r3, #8]
 8006d5c:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 8006d64:	687b      	ldr	r3, [r7, #4]
 8006d66:	681b      	ldr	r3, [r3, #0]
 8006d68:	430a      	orrs	r2, r1
 8006d6a:	609a      	str	r2, [r3, #8]
  }
#endif /* HAL_DMA_MODULE_ENABLED */

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8006d6c:	687b      	ldr	r3, [r7, #4]
 8006d6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006d70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d74:	2b00      	cmp	r3, #0
 8006d76:	d01a      	beq.n	8006dae <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8006d78:	687b      	ldr	r3, [r7, #4]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	685b      	ldr	r3, [r3, #4]
 8006d7e:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 8006d82:	687b      	ldr	r3, [r7, #4]
 8006d84:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8006d86:	687b      	ldr	r3, [r7, #4]
 8006d88:	681b      	ldr	r3, [r3, #0]
 8006d8a:	430a      	orrs	r2, r1
 8006d8c:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8006d8e:	687b      	ldr	r3, [r7, #4]
 8006d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d92:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006d96:	d10a      	bne.n	8006dae <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	681b      	ldr	r3, [r3, #0]
 8006d9c:	685b      	ldr	r3, [r3, #4]
 8006d9e:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 8006da2:	687b      	ldr	r3, [r7, #4]
 8006da4:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	430a      	orrs	r2, r1
 8006dac:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8006dae:	687b      	ldr	r3, [r7, #4]
 8006db0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006db2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006db6:	2b00      	cmp	r3, #0
 8006db8:	d00a      	beq.n	8006dd0 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8006dba:	687b      	ldr	r3, [r7, #4]
 8006dbc:	681b      	ldr	r3, [r3, #0]
 8006dbe:	685b      	ldr	r3, [r3, #4]
 8006dc0:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 8006dc8:	687b      	ldr	r3, [r7, #4]
 8006dca:	681b      	ldr	r3, [r3, #0]
 8006dcc:	430a      	orrs	r2, r1
 8006dce:	605a      	str	r2, [r3, #4]
  }
}
 8006dd0:	bf00      	nop
 8006dd2:	370c      	adds	r7, #12
 8006dd4:	46bd      	mov	sp, r7
 8006dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dda:	4770      	bx	lr

08006ddc <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8006ddc:	b580      	push	{r7, lr}
 8006dde:	b098      	sub	sp, #96	@ 0x60
 8006de0:	af02      	add	r7, sp, #8
 8006de2:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006de4:	687b      	ldr	r3, [r7, #4]
 8006de6:	2200      	movs	r2, #0
 8006de8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8006dec:	f7fa fdd6 	bl	800199c <HAL_GetTick>
 8006df0:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8006df2:	687b      	ldr	r3, [r7, #4]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	681b      	ldr	r3, [r3, #0]
 8006df8:	f003 0308 	and.w	r3, r3, #8
 8006dfc:	2b08      	cmp	r3, #8
 8006dfe:	d12f      	bne.n	8006e60 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e00:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006e04:	9300      	str	r3, [sp, #0]
 8006e06:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e08:	2200      	movs	r2, #0
 8006e0a:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8006e0e:	6878      	ldr	r0, [r7, #4]
 8006e10:	f000 f88e 	bl	8006f30 <UART_WaitOnFlagUntilTimeout>
 8006e14:	4603      	mov	r3, r0
 8006e16:	2b00      	cmp	r3, #0
 8006e18:	d022      	beq.n	8006e60 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8006e1a:	687b      	ldr	r3, [r7, #4]
 8006e1c:	681b      	ldr	r3, [r3, #0]
 8006e1e:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e20:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006e22:	e853 3f00 	ldrex	r3, [r3]
 8006e26:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006e28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006e2a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8006e2e:	653b      	str	r3, [r7, #80]	@ 0x50
 8006e30:	687b      	ldr	r3, [r7, #4]
 8006e32:	681b      	ldr	r3, [r3, #0]
 8006e34:	461a      	mov	r2, r3
 8006e36:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006e38:	647b      	str	r3, [r7, #68]	@ 0x44
 8006e3a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006e3c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006e3e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006e40:	e841 2300 	strex	r3, r2, [r1]
 8006e44:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006e46:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d1e6      	bne.n	8006e1a <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	2220      	movs	r2, #32
 8006e50:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 8006e54:	687b      	ldr	r3, [r7, #4]
 8006e56:	2200      	movs	r2, #0
 8006e58:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006e5c:	2303      	movs	r3, #3
 8006e5e:	e063      	b.n	8006f28 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8006e60:	687b      	ldr	r3, [r7, #4]
 8006e62:	681b      	ldr	r3, [r3, #0]
 8006e64:	681b      	ldr	r3, [r3, #0]
 8006e66:	f003 0304 	and.w	r3, r3, #4
 8006e6a:	2b04      	cmp	r3, #4
 8006e6c:	d149      	bne.n	8006f02 <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8006e6e:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 8006e72:	9300      	str	r3, [sp, #0]
 8006e74:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006e76:	2200      	movs	r2, #0
 8006e78:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8006e7c:	6878      	ldr	r0, [r7, #4]
 8006e7e:	f000 f857 	bl	8006f30 <UART_WaitOnFlagUntilTimeout>
 8006e82:	4603      	mov	r3, r0
 8006e84:	2b00      	cmp	r3, #0
 8006e86:	d03c      	beq.n	8006f02 <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006e88:	687b      	ldr	r3, [r7, #4]
 8006e8a:	681b      	ldr	r3, [r3, #0]
 8006e8c:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006e8e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006e90:	e853 3f00 	ldrex	r3, [r3]
 8006e94:	623b      	str	r3, [r7, #32]
   return(result);
 8006e96:	6a3b      	ldr	r3, [r7, #32]
 8006e98:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006e9c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	681b      	ldr	r3, [r3, #0]
 8006ea2:	461a      	mov	r2, r3
 8006ea4:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006ea6:	633b      	str	r3, [r7, #48]	@ 0x30
 8006ea8:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006eaa:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006eac:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006eae:	e841 2300 	strex	r3, r2, [r1]
 8006eb2:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006eb4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006eb6:	2b00      	cmp	r3, #0
 8006eb8:	d1e6      	bne.n	8006e88 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006eba:	687b      	ldr	r3, [r7, #4]
 8006ebc:	681b      	ldr	r3, [r3, #0]
 8006ebe:	3308      	adds	r3, #8
 8006ec0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006ec2:	693b      	ldr	r3, [r7, #16]
 8006ec4:	e853 3f00 	ldrex	r3, [r3]
 8006ec8:	60fb      	str	r3, [r7, #12]
   return(result);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	f023 0301 	bic.w	r3, r3, #1
 8006ed0:	64bb      	str	r3, [r7, #72]	@ 0x48
 8006ed2:	687b      	ldr	r3, [r7, #4]
 8006ed4:	681b      	ldr	r3, [r3, #0]
 8006ed6:	3308      	adds	r3, #8
 8006ed8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8006eda:	61fa      	str	r2, [r7, #28]
 8006edc:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006ede:	69b9      	ldr	r1, [r7, #24]
 8006ee0:	69fa      	ldr	r2, [r7, #28]
 8006ee2:	e841 2300 	strex	r3, r2, [r1]
 8006ee6:	617b      	str	r3, [r7, #20]
   return(result);
 8006ee8:	697b      	ldr	r3, [r7, #20]
 8006eea:	2b00      	cmp	r3, #0
 8006eec:	d1e5      	bne.n	8006eba <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	2220      	movs	r2, #32
 8006ef2:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	2200      	movs	r2, #0
 8006efa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8006efe:	2303      	movs	r3, #3
 8006f00:	e012      	b.n	8006f28 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8006f02:	687b      	ldr	r3, [r7, #4]
 8006f04:	2220      	movs	r2, #32
 8006f06:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8006f0a:	687b      	ldr	r3, [r7, #4]
 8006f0c:	2220      	movs	r2, #32
 8006f0e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006f12:	687b      	ldr	r3, [r7, #4]
 8006f14:	2200      	movs	r2, #0
 8006f16:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8006f18:	687b      	ldr	r3, [r7, #4]
 8006f1a:	2200      	movs	r2, #0
 8006f1c:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8006f1e:	687b      	ldr	r3, [r7, #4]
 8006f20:	2200      	movs	r2, #0
 8006f22:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8006f26:	2300      	movs	r3, #0
}
 8006f28:	4618      	mov	r0, r3
 8006f2a:	3758      	adds	r7, #88	@ 0x58
 8006f2c:	46bd      	mov	sp, r7
 8006f2e:	bd80      	pop	{r7, pc}

08006f30 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8006f30:	b580      	push	{r7, lr}
 8006f32:	b084      	sub	sp, #16
 8006f34:	af00      	add	r7, sp, #0
 8006f36:	60f8      	str	r0, [r7, #12]
 8006f38:	60b9      	str	r1, [r7, #8]
 8006f3a:	603b      	str	r3, [r7, #0]
 8006f3c:	4613      	mov	r3, r2
 8006f3e:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006f40:	e04f      	b.n	8006fe2 <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8006f42:	69bb      	ldr	r3, [r7, #24]
 8006f44:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8006f48:	d04b      	beq.n	8006fe2 <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8006f4a:	f7fa fd27 	bl	800199c <HAL_GetTick>
 8006f4e:	4602      	mov	r2, r0
 8006f50:	683b      	ldr	r3, [r7, #0]
 8006f52:	1ad3      	subs	r3, r2, r3
 8006f54:	69ba      	ldr	r2, [r7, #24]
 8006f56:	429a      	cmp	r2, r3
 8006f58:	d302      	bcc.n	8006f60 <UART_WaitOnFlagUntilTimeout+0x30>
 8006f5a:	69bb      	ldr	r3, [r7, #24]
 8006f5c:	2b00      	cmp	r3, #0
 8006f5e:	d101      	bne.n	8006f64 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8006f60:	2303      	movs	r3, #3
 8006f62:	e04e      	b.n	8007002 <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8006f64:	68fb      	ldr	r3, [r7, #12]
 8006f66:	681b      	ldr	r3, [r3, #0]
 8006f68:	681b      	ldr	r3, [r3, #0]
 8006f6a:	f003 0304 	and.w	r3, r3, #4
 8006f6e:	2b00      	cmp	r3, #0
 8006f70:	d037      	beq.n	8006fe2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006f72:	68bb      	ldr	r3, [r7, #8]
 8006f74:	2b80      	cmp	r3, #128	@ 0x80
 8006f76:	d034      	beq.n	8006fe2 <UART_WaitOnFlagUntilTimeout+0xb2>
 8006f78:	68bb      	ldr	r3, [r7, #8]
 8006f7a:	2b40      	cmp	r3, #64	@ 0x40
 8006f7c:	d031      	beq.n	8006fe2 <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8006f7e:	68fb      	ldr	r3, [r7, #12]
 8006f80:	681b      	ldr	r3, [r3, #0]
 8006f82:	69db      	ldr	r3, [r3, #28]
 8006f84:	f003 0308 	and.w	r3, r3, #8
 8006f88:	2b08      	cmp	r3, #8
 8006f8a:	d110      	bne.n	8006fae <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006f8c:	68fb      	ldr	r3, [r7, #12]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	2208      	movs	r2, #8
 8006f92:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006f94:	68f8      	ldr	r0, [r7, #12]
 8006f96:	f000 f838 	bl	800700a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	2208      	movs	r2, #8
 8006f9e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006fa2:	68fb      	ldr	r3, [r7, #12]
 8006fa4:	2200      	movs	r2, #0
 8006fa6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8006faa:	2301      	movs	r3, #1
 8006fac:	e029      	b.n	8007002 <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8006fae:	68fb      	ldr	r3, [r7, #12]
 8006fb0:	681b      	ldr	r3, [r3, #0]
 8006fb2:	69db      	ldr	r3, [r3, #28]
 8006fb4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006fb8:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006fbc:	d111      	bne.n	8006fe2 <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8006fbe:	68fb      	ldr	r3, [r7, #12]
 8006fc0:	681b      	ldr	r3, [r3, #0]
 8006fc2:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8006fc6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8006fc8:	68f8      	ldr	r0, [r7, #12]
 8006fca:	f000 f81e 	bl	800700a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8006fce:	68fb      	ldr	r3, [r7, #12]
 8006fd0:	2220      	movs	r2, #32
 8006fd2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	2200      	movs	r2, #0
 8006fda:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 8006fde:	2303      	movs	r3, #3
 8006fe0:	e00f      	b.n	8007002 <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	681b      	ldr	r3, [r3, #0]
 8006fe6:	69da      	ldr	r2, [r3, #28]
 8006fe8:	68bb      	ldr	r3, [r7, #8]
 8006fea:	4013      	ands	r3, r2
 8006fec:	68ba      	ldr	r2, [r7, #8]
 8006fee:	429a      	cmp	r2, r3
 8006ff0:	bf0c      	ite	eq
 8006ff2:	2301      	moveq	r3, #1
 8006ff4:	2300      	movne	r3, #0
 8006ff6:	b2db      	uxtb	r3, r3
 8006ff8:	461a      	mov	r2, r3
 8006ffa:	79fb      	ldrb	r3, [r7, #7]
 8006ffc:	429a      	cmp	r2, r3
 8006ffe:	d0a0      	beq.n	8006f42 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007000:	2300      	movs	r3, #0
}
 8007002:	4618      	mov	r0, r3
 8007004:	3710      	adds	r7, #16
 8007006:	46bd      	mov	sp, r7
 8007008:	bd80      	pop	{r7, pc}

0800700a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800700a:	b480      	push	{r7}
 800700c:	b095      	sub	sp, #84	@ 0x54
 800700e:	af00      	add	r7, sp, #0
 8007010:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007012:	687b      	ldr	r3, [r7, #4]
 8007014:	681b      	ldr	r3, [r3, #0]
 8007016:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007018:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800701a:	e853 3f00 	ldrex	r3, [r3]
 800701e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 8007020:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007022:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007026:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007028:	687b      	ldr	r3, [r7, #4]
 800702a:	681b      	ldr	r3, [r3, #0]
 800702c:	461a      	mov	r2, r3
 800702e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007030:	643b      	str	r3, [r7, #64]	@ 0x40
 8007032:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007034:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007036:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007038:	e841 2300 	strex	r3, r2, [r1]
 800703c:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800703e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007040:	2b00      	cmp	r3, #0
 8007042:	d1e6      	bne.n	8007012 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007044:	687b      	ldr	r3, [r7, #4]
 8007046:	681b      	ldr	r3, [r3, #0]
 8007048:	3308      	adds	r3, #8
 800704a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800704c:	6a3b      	ldr	r3, [r7, #32]
 800704e:	e853 3f00 	ldrex	r3, [r3]
 8007052:	61fb      	str	r3, [r7, #28]
   return(result);
 8007054:	69fb      	ldr	r3, [r7, #28]
 8007056:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800705a:	f023 0301 	bic.w	r3, r3, #1
 800705e:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007060:	687b      	ldr	r3, [r7, #4]
 8007062:	681b      	ldr	r3, [r3, #0]
 8007064:	3308      	adds	r3, #8
 8007066:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007068:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800706a:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800706c:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800706e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007070:	e841 2300 	strex	r3, r2, [r1]
 8007074:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007076:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007078:	2b00      	cmp	r3, #0
 800707a:	d1e3      	bne.n	8007044 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800707c:	687b      	ldr	r3, [r7, #4]
 800707e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007080:	2b01      	cmp	r3, #1
 8007082:	d118      	bne.n	80070b6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007084:	687b      	ldr	r3, [r7, #4]
 8007086:	681b      	ldr	r3, [r3, #0]
 8007088:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	e853 3f00 	ldrex	r3, [r3]
 8007090:	60bb      	str	r3, [r7, #8]
   return(result);
 8007092:	68bb      	ldr	r3, [r7, #8]
 8007094:	f023 0310 	bic.w	r3, r3, #16
 8007098:	647b      	str	r3, [r7, #68]	@ 0x44
 800709a:	687b      	ldr	r3, [r7, #4]
 800709c:	681b      	ldr	r3, [r3, #0]
 800709e:	461a      	mov	r2, r3
 80070a0:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80070a2:	61bb      	str	r3, [r7, #24]
 80070a4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80070a6:	6979      	ldr	r1, [r7, #20]
 80070a8:	69ba      	ldr	r2, [r7, #24]
 80070aa:	e841 2300 	strex	r3, r2, [r1]
 80070ae:	613b      	str	r3, [r7, #16]
   return(result);
 80070b0:	693b      	ldr	r3, [r7, #16]
 80070b2:	2b00      	cmp	r3, #0
 80070b4:	d1e6      	bne.n	8007084 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	2220      	movs	r2, #32
 80070ba:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	2200      	movs	r2, #0
 80070c2:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 80070c4:	687b      	ldr	r3, [r7, #4]
 80070c6:	2200      	movs	r2, #0
 80070c8:	675a      	str	r2, [r3, #116]	@ 0x74
}
 80070ca:	bf00      	nop
 80070cc:	3754      	adds	r7, #84	@ 0x54
 80070ce:	46bd      	mov	sp, r7
 80070d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d4:	4770      	bx	lr

080070d6 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 80070d6:	b480      	push	{r7}
 80070d8:	b085      	sub	sp, #20
 80070da:	af00      	add	r7, sp, #0
 80070dc:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 80070de:	687b      	ldr	r3, [r7, #4]
 80070e0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80070e4:	2b01      	cmp	r3, #1
 80070e6:	d101      	bne.n	80070ec <HAL_UARTEx_DisableFifoMode+0x16>
 80070e8:	2302      	movs	r3, #2
 80070ea:	e027      	b.n	800713c <HAL_UARTEx_DisableFifoMode+0x66>
 80070ec:	687b      	ldr	r3, [r7, #4]
 80070ee:	2201      	movs	r2, #1
 80070f0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	2224      	movs	r2, #36	@ 0x24
 80070f8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	681b      	ldr	r3, [r3, #0]
 8007100:	681b      	ldr	r3, [r3, #0]
 8007102:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007104:	687b      	ldr	r3, [r7, #4]
 8007106:	681b      	ldr	r3, [r3, #0]
 8007108:	681a      	ldr	r2, [r3, #0]
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	681b      	ldr	r3, [r3, #0]
 800710e:	f022 0201 	bic.w	r2, r2, #1
 8007112:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800711a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	2200      	movs	r2, #0
 8007120:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007122:	687b      	ldr	r3, [r7, #4]
 8007124:	681b      	ldr	r3, [r3, #0]
 8007126:	68fa      	ldr	r2, [r7, #12]
 8007128:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800712a:	687b      	ldr	r3, [r7, #4]
 800712c:	2220      	movs	r2, #32
 800712e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007132:	687b      	ldr	r3, [r7, #4]
 8007134:	2200      	movs	r2, #0
 8007136:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800713a:	2300      	movs	r3, #0
}
 800713c:	4618      	mov	r0, r3
 800713e:	3714      	adds	r7, #20
 8007140:	46bd      	mov	sp, r7
 8007142:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007146:	4770      	bx	lr

08007148 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007148:	b580      	push	{r7, lr}
 800714a:	b084      	sub	sp, #16
 800714c:	af00      	add	r7, sp, #0
 800714e:	6078      	str	r0, [r7, #4]
 8007150:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007152:	687b      	ldr	r3, [r7, #4]
 8007154:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007158:	2b01      	cmp	r3, #1
 800715a:	d101      	bne.n	8007160 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800715c:	2302      	movs	r3, #2
 800715e:	e02d      	b.n	80071bc <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007160:	687b      	ldr	r3, [r7, #4]
 8007162:	2201      	movs	r2, #1
 8007164:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007168:	687b      	ldr	r3, [r7, #4]
 800716a:	2224      	movs	r2, #36	@ 0x24
 800716c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007170:	687b      	ldr	r3, [r7, #4]
 8007172:	681b      	ldr	r3, [r3, #0]
 8007174:	681b      	ldr	r3, [r3, #0]
 8007176:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007178:	687b      	ldr	r3, [r7, #4]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	681a      	ldr	r2, [r3, #0]
 800717e:	687b      	ldr	r3, [r7, #4]
 8007180:	681b      	ldr	r3, [r3, #0]
 8007182:	f022 0201 	bic.w	r2, r2, #1
 8007186:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007188:	687b      	ldr	r3, [r7, #4]
 800718a:	681b      	ldr	r3, [r3, #0]
 800718c:	689b      	ldr	r3, [r3, #8]
 800718e:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007192:	687b      	ldr	r3, [r7, #4]
 8007194:	681b      	ldr	r3, [r3, #0]
 8007196:	683a      	ldr	r2, [r7, #0]
 8007198:	430a      	orrs	r2, r1
 800719a:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800719c:	6878      	ldr	r0, [r7, #4]
 800719e:	f000 f84f 	bl	8007240 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80071a2:	687b      	ldr	r3, [r7, #4]
 80071a4:	681b      	ldr	r3, [r3, #0]
 80071a6:	68fa      	ldr	r2, [r7, #12]
 80071a8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80071aa:	687b      	ldr	r3, [r7, #4]
 80071ac:	2220      	movs	r2, #32
 80071ae:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80071b2:	687b      	ldr	r3, [r7, #4]
 80071b4:	2200      	movs	r2, #0
 80071b6:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80071ba:	2300      	movs	r3, #0
}
 80071bc:	4618      	mov	r0, r3
 80071be:	3710      	adds	r7, #16
 80071c0:	46bd      	mov	sp, r7
 80071c2:	bd80      	pop	{r7, pc}

080071c4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80071c4:	b580      	push	{r7, lr}
 80071c6:	b084      	sub	sp, #16
 80071c8:	af00      	add	r7, sp, #0
 80071ca:	6078      	str	r0, [r7, #4]
 80071cc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80071ce:	687b      	ldr	r3, [r7, #4]
 80071d0:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 80071d4:	2b01      	cmp	r3, #1
 80071d6:	d101      	bne.n	80071dc <HAL_UARTEx_SetRxFifoThreshold+0x18>
 80071d8:	2302      	movs	r3, #2
 80071da:	e02d      	b.n	8007238 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 80071dc:	687b      	ldr	r3, [r7, #4]
 80071de:	2201      	movs	r2, #1
 80071e0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 80071e4:	687b      	ldr	r3, [r7, #4]
 80071e6:	2224      	movs	r2, #36	@ 0x24
 80071e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80071ec:	687b      	ldr	r3, [r7, #4]
 80071ee:	681b      	ldr	r3, [r3, #0]
 80071f0:	681b      	ldr	r3, [r3, #0]
 80071f2:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80071f4:	687b      	ldr	r3, [r7, #4]
 80071f6:	681b      	ldr	r3, [r3, #0]
 80071f8:	681a      	ldr	r2, [r3, #0]
 80071fa:	687b      	ldr	r3, [r7, #4]
 80071fc:	681b      	ldr	r3, [r3, #0]
 80071fe:	f022 0201 	bic.w	r2, r2, #1
 8007202:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007204:	687b      	ldr	r3, [r7, #4]
 8007206:	681b      	ldr	r3, [r3, #0]
 8007208:	689b      	ldr	r3, [r3, #8]
 800720a:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800720e:	687b      	ldr	r3, [r7, #4]
 8007210:	681b      	ldr	r3, [r3, #0]
 8007212:	683a      	ldr	r2, [r7, #0]
 8007214:	430a      	orrs	r2, r1
 8007216:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007218:	6878      	ldr	r0, [r7, #4]
 800721a:	f000 f811 	bl	8007240 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800721e:	687b      	ldr	r3, [r7, #4]
 8007220:	681b      	ldr	r3, [r3, #0]
 8007222:	68fa      	ldr	r2, [r7, #12]
 8007224:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007226:	687b      	ldr	r3, [r7, #4]
 8007228:	2220      	movs	r2, #32
 800722a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800722e:	687b      	ldr	r3, [r7, #4]
 8007230:	2200      	movs	r2, #0
 8007232:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007236:	2300      	movs	r3, #0
}
 8007238:	4618      	mov	r0, r3
 800723a:	3710      	adds	r7, #16
 800723c:	46bd      	mov	sp, r7
 800723e:	bd80      	pop	{r7, pc}

08007240 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8007240:	b480      	push	{r7}
 8007242:	b085      	sub	sp, #20
 8007244:	af00      	add	r7, sp, #0
 8007246:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8007248:	687b      	ldr	r3, [r7, #4]
 800724a:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800724c:	2b00      	cmp	r3, #0
 800724e:	d108      	bne.n	8007262 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8007250:	687b      	ldr	r3, [r7, #4]
 8007252:	2201      	movs	r2, #1
 8007254:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8007258:	687b      	ldr	r3, [r7, #4]
 800725a:	2201      	movs	r2, #1
 800725c:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8007260:	e031      	b.n	80072c6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8007262:	2308      	movs	r3, #8
 8007264:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8007266:	2308      	movs	r3, #8
 8007268:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800726a:	687b      	ldr	r3, [r7, #4]
 800726c:	681b      	ldr	r3, [r3, #0]
 800726e:	689b      	ldr	r3, [r3, #8]
 8007270:	0e5b      	lsrs	r3, r3, #25
 8007272:	b2db      	uxtb	r3, r3
 8007274:	f003 0307 	and.w	r3, r3, #7
 8007278:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800727a:	687b      	ldr	r3, [r7, #4]
 800727c:	681b      	ldr	r3, [r3, #0]
 800727e:	689b      	ldr	r3, [r3, #8]
 8007280:	0f5b      	lsrs	r3, r3, #29
 8007282:	b2db      	uxtb	r3, r3
 8007284:	f003 0307 	and.w	r3, r3, #7
 8007288:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800728a:	7bbb      	ldrb	r3, [r7, #14]
 800728c:	7b3a      	ldrb	r2, [r7, #12]
 800728e:	4911      	ldr	r1, [pc, #68]	@ (80072d4 <UARTEx_SetNbDataToProcess+0x94>)
 8007290:	5c8a      	ldrb	r2, [r1, r2]
 8007292:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8007296:	7b3a      	ldrb	r2, [r7, #12]
 8007298:	490f      	ldr	r1, [pc, #60]	@ (80072d8 <UARTEx_SetNbDataToProcess+0x98>)
 800729a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800729c:	fb93 f3f2 	sdiv	r3, r3, r2
 80072a0:	b29a      	uxth	r2, r3
 80072a2:	687b      	ldr	r3, [r7, #4]
 80072a4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80072a8:	7bfb      	ldrb	r3, [r7, #15]
 80072aa:	7b7a      	ldrb	r2, [r7, #13]
 80072ac:	4909      	ldr	r1, [pc, #36]	@ (80072d4 <UARTEx_SetNbDataToProcess+0x94>)
 80072ae:	5c8a      	ldrb	r2, [r1, r2]
 80072b0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80072b4:	7b7a      	ldrb	r2, [r7, #13]
 80072b6:	4908      	ldr	r1, [pc, #32]	@ (80072d8 <UARTEx_SetNbDataToProcess+0x98>)
 80072b8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80072ba:	fb93 f3f2 	sdiv	r3, r3, r2
 80072be:	b29a      	uxth	r2, r3
 80072c0:	687b      	ldr	r3, [r7, #4]
 80072c2:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 80072c6:	bf00      	nop
 80072c8:	3714      	adds	r7, #20
 80072ca:	46bd      	mov	sp, r7
 80072cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072d0:	4770      	bx	lr
 80072d2:	bf00      	nop
 80072d4:	0800921c 	.word	0x0800921c
 80072d8:	08009224 	.word	0x08009224

080072dc <_tx_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size)
{
 80072dc:	b580      	push	{r7, lr}
 80072de:	b08e      	sub	sp, #56	@ 0x38
 80072e0:	af00      	add	r7, sp, #0
 80072e2:	60f8      	str	r0, [r7, #12]
 80072e4:	60b9      	str	r1, [r7, #8]
 80072e6:	607a      	str	r2, [r7, #4]
 80072e8:	603b      	str	r3, [r7, #0]
TX_BYTE_POOL        *previous_pool;
ALIGN_TYPE          *free_ptr;


    /* Initialize the byte pool control block to all zeros.  */
    TX_MEMSET(pool_ptr, 0, (sizeof(TX_BYTE_POOL)));
 80072ea:	2234      	movs	r2, #52	@ 0x34
 80072ec:	2100      	movs	r1, #0
 80072ee:	68f8      	ldr	r0, [r7, #12]
 80072f0:	f001 fa76 	bl	80087e0 <memset>

    /* Round the pool size down to something that is evenly divisible by
       an ULONG.  */
    pool_size =   (pool_size/(sizeof(ALIGN_TYPE))) * (sizeof(ALIGN_TYPE));
 80072f4:	683b      	ldr	r3, [r7, #0]
 80072f6:	f023 0303 	bic.w	r3, r3, #3
 80072fa:	603b      	str	r3, [r7, #0]

    /* Setup the basic byte pool fields.  */
    pool_ptr -> tx_byte_pool_name =              name_ptr;
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	68ba      	ldr	r2, [r7, #8]
 8007300:	605a      	str	r2, [r3, #4]

    /* Save the start and size of the pool.  */
    pool_ptr -> tx_byte_pool_start =   TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8007302:	68fb      	ldr	r3, [r7, #12]
 8007304:	687a      	ldr	r2, [r7, #4]
 8007306:	619a      	str	r2, [r3, #24]
    pool_ptr -> tx_byte_pool_size =    pool_size;
 8007308:	68fb      	ldr	r3, [r7, #12]
 800730a:	683a      	ldr	r2, [r7, #0]
 800730c:	61da      	str	r2, [r3, #28]

    /* Setup memory list to the beginning as well as the search pointer.  */
    pool_ptr -> tx_byte_pool_list =    TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800730e:	68fb      	ldr	r3, [r7, #12]
 8007310:	687a      	ldr	r2, [r7, #4]
 8007312:	611a      	str	r2, [r3, #16]
    pool_ptr -> tx_byte_pool_search =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8007314:	68fb      	ldr	r3, [r7, #12]
 8007316:	687a      	ldr	r2, [r7, #4]
 8007318:	615a      	str	r2, [r3, #20]

    /* Initially, the pool will have two blocks.  One large block at the
       beginning that is available and a small allocated block at the end
       of the pool that is there just for the algorithm.  Be sure to count
       the available block's header in the available bytes count.  */
    pool_ptr -> tx_byte_pool_available =   pool_size - ((sizeof(VOID *)) + (sizeof(ALIGN_TYPE)));
 800731a:	683b      	ldr	r3, [r7, #0]
 800731c:	f1a3 0208 	sub.w	r2, r3, #8
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	609a      	str	r2, [r3, #8]
    pool_ptr -> tx_byte_pool_fragments =   ((UINT) 2);
 8007324:	68fb      	ldr	r3, [r7, #12]
 8007326:	2202      	movs	r2, #2
 8007328:	60da      	str	r2, [r3, #12]
    /* Each block contains a "next" pointer that points to the next block in the pool followed by a ALIGN_TYPE
       field that contains either the constant TX_BYTE_BLOCK_FREE (if the block is free) or a pointer to the
       owning pool (if the block is allocated).  */

    /* Calculate the end of the pool's memory area.  */
    block_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =  TX_UCHAR_POINTER_ADD(block_ptr, pool_size);
 800732e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007330:	683b      	ldr	r3, [r7, #0]
 8007332:	4413      	add	r3, r2
 8007334:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Backup the end of the pool pointer and build the pre-allocated block.  */
    block_ptr =  TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(ALIGN_TYPE)));
 8007336:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007338:	3b04      	subs	r3, #4
 800733a:	637b      	str	r3, [r7, #52]	@ 0x34

    /* Cast the pool pointer into a ULONG.  */
    temp_ptr =             TX_BYTE_POOL_TO_UCHAR_POINTER_CONVERT(pool_ptr);
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8007340:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007342:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  temp_ptr;
 8007344:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007346:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007348:	601a      	str	r2, [r3, #0]

    block_ptr =            TX_UCHAR_POINTER_SUB(block_ptr, (sizeof(UCHAR *)));
 800734a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800734c:	3b04      	subs	r3, #4
 800734e:	637b      	str	r3, [r7, #52]	@ 0x34
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(block_ptr);
 8007350:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007352:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8007354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007356:	687a      	ldr	r2, [r7, #4]
 8007358:	601a      	str	r2, [r3, #0]

    /* Now setup the large available block in the pool.  */
    temp_ptr =             TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 800735a:	687b      	ldr	r3, [r7, #4]
 800735c:	633b      	str	r3, [r7, #48]	@ 0x30
    block_indirect_ptr =   TX_UCHAR_TO_INDIRECT_UCHAR_POINTER_CONVERT(temp_ptr);
 800735e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007360:	62fb      	str	r3, [r7, #44]	@ 0x2c
    *block_indirect_ptr =  block_ptr;
 8007362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007364:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007366:	601a      	str	r2, [r3, #0]
    block_ptr =            TX_VOID_TO_UCHAR_POINTER_CONVERT(pool_start);
 8007368:	687b      	ldr	r3, [r7, #4]
 800736a:	637b      	str	r3, [r7, #52]	@ 0x34
    block_ptr =            TX_UCHAR_POINTER_ADD(block_ptr, (sizeof(UCHAR *)));
 800736c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800736e:	3304      	adds	r3, #4
 8007370:	637b      	str	r3, [r7, #52]	@ 0x34
    free_ptr =             TX_UCHAR_TO_ALIGN_TYPE_POINTER_CONVERT(block_ptr);
 8007372:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007374:	62bb      	str	r3, [r7, #40]	@ 0x28
    *free_ptr =            TX_BYTE_BLOCK_FREE;
 8007376:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007378:	4a1f      	ldr	r2, [pc, #124]	@ (80073f8 <_tx_byte_pool_create+0x11c>)
 800737a:	601a      	str	r2, [r3, #0]

    /* Clear the owner id.  */
    pool_ptr -> tx_byte_pool_owner =  TX_NULL;
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	2200      	movs	r2, #0
 8007380:	621a      	str	r2, [r3, #32]
{
UINT posture;
#ifdef TX_PORT_USE_BASEPRI
    __asm__ volatile ("MRS  %0, BASEPRI ": "=r" (posture));
#else
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007382:	f3ef 8310 	mrs	r3, PRIMASK
 8007386:	61bb      	str	r3, [r7, #24]
#endif
    return(posture);
 8007388:	69bb      	ldr	r3, [r7, #24]

__attribute__( ( always_inline ) ) static inline UINT __disable_interrupts(void)
{
UINT int_posture;

    int_posture = __get_interrupt_posture();
 800738a:	617b      	str	r3, [r7, #20]

#ifdef TX_PORT_USE_BASEPRI
    __set_basepri_value(TX_PORT_BASEPRI);
#else
    __asm__ volatile ("CPSID i" : : : "memory");
 800738c:	b672      	cpsid	i
#endif
    return(int_posture);
 800738e:	697b      	ldr	r3, [r7, #20]

    /* Disable interrupts to place the byte pool on the created list.  */
    TX_DISABLE
 8007390:	627b      	str	r3, [r7, #36]	@ 0x24

    /* Setup the byte pool ID to make it valid.  */
    pool_ptr -> tx_byte_pool_id =  TX_BYTE_POOL_ID;
 8007392:	68fb      	ldr	r3, [r7, #12]
 8007394:	4a19      	ldr	r2, [pc, #100]	@ (80073fc <_tx_byte_pool_create+0x120>)
 8007396:	601a      	str	r2, [r3, #0]

    /* Place the byte pool on the list of created byte pools.  First,
       check for an empty list.  */
    if (_tx_byte_pool_created_count == TX_EMPTY)
 8007398:	4b19      	ldr	r3, [pc, #100]	@ (8007400 <_tx_byte_pool_create+0x124>)
 800739a:	681b      	ldr	r3, [r3, #0]
 800739c:	2b00      	cmp	r3, #0
 800739e:	d109      	bne.n	80073b4 <_tx_byte_pool_create+0xd8>
    {

        /* The created byte pool list is empty.  Add byte pool to empty list.  */
        _tx_byte_pool_created_ptr =                  pool_ptr;
 80073a0:	4a18      	ldr	r2, [pc, #96]	@ (8007404 <_tx_byte_pool_create+0x128>)
 80073a2:	68fb      	ldr	r3, [r7, #12]
 80073a4:	6013      	str	r3, [r2, #0]
        pool_ptr -> tx_byte_pool_created_next =      pool_ptr;
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	68fa      	ldr	r2, [r7, #12]
 80073aa:	62da      	str	r2, [r3, #44]	@ 0x2c
        pool_ptr -> tx_byte_pool_created_previous =  pool_ptr;
 80073ac:	68fb      	ldr	r3, [r7, #12]
 80073ae:	68fa      	ldr	r2, [r7, #12]
 80073b0:	631a      	str	r2, [r3, #48]	@ 0x30
 80073b2:	e011      	b.n	80073d8 <_tx_byte_pool_create+0xfc>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_pool =      _tx_byte_pool_created_ptr;
 80073b4:	4b13      	ldr	r3, [pc, #76]	@ (8007404 <_tx_byte_pool_create+0x128>)
 80073b6:	681b      	ldr	r3, [r3, #0]
 80073b8:	623b      	str	r3, [r7, #32]
        previous_pool =  next_pool -> tx_byte_pool_created_previous;
 80073ba:	6a3b      	ldr	r3, [r7, #32]
 80073bc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80073be:	61fb      	str	r3, [r7, #28]

        /* Place the new byte pool in the list.  */
        next_pool -> tx_byte_pool_created_previous =  pool_ptr;
 80073c0:	6a3b      	ldr	r3, [r7, #32]
 80073c2:	68fa      	ldr	r2, [r7, #12]
 80073c4:	631a      	str	r2, [r3, #48]	@ 0x30
        previous_pool -> tx_byte_pool_created_next =  pool_ptr;
 80073c6:	69fb      	ldr	r3, [r7, #28]
 80073c8:	68fa      	ldr	r2, [r7, #12]
 80073ca:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Setup this byte pool's created links.  */
        pool_ptr -> tx_byte_pool_created_previous =  previous_pool;
 80073cc:	68fb      	ldr	r3, [r7, #12]
 80073ce:	69fa      	ldr	r2, [r7, #28]
 80073d0:	631a      	str	r2, [r3, #48]	@ 0x30
        pool_ptr -> tx_byte_pool_created_next =      next_pool;
 80073d2:	68fb      	ldr	r3, [r7, #12]
 80073d4:	6a3a      	ldr	r2, [r7, #32]
 80073d6:	62da      	str	r2, [r3, #44]	@ 0x2c
    }

    /* Increment the number of created byte pools.  */
    _tx_byte_pool_created_count++;
 80073d8:	4b09      	ldr	r3, [pc, #36]	@ (8007400 <_tx_byte_pool_create+0x124>)
 80073da:	681b      	ldr	r3, [r3, #0]
 80073dc:	3301      	adds	r3, #1
 80073de:	4a08      	ldr	r2, [pc, #32]	@ (8007400 <_tx_byte_pool_create+0x124>)
 80073e0:	6013      	str	r3, [r2, #0]
 80073e2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80073e4:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80073e6:	693b      	ldr	r3, [r7, #16]
 80073e8:	f383 8810 	msr	PRIMASK, r3
}
 80073ec:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Return TX_SUCCESS.  */
    return(TX_SUCCESS);
 80073ee:	2300      	movs	r3, #0
}
 80073f0:	4618      	mov	r0, r3
 80073f2:	3738      	adds	r7, #56	@ 0x38
 80073f4:	46bd      	mov	sp, r7
 80073f6:	bd80      	pop	{r7, pc}
 80073f8:	ffffeeee 	.word	0xffffeeee
 80073fc:	42595445 	.word	0x42595445
 8007400:	200021a0 	.word	0x200021a0
 8007404:	2000219c 	.word	0x2000219c

08007408 <_tx_initialize_high_level>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID    _tx_initialize_high_level(VOID)
{
 8007408:	b580      	push	{r7, lr}
 800740a:	af00      	add	r7, sp, #0

    /* Initialize the event log, if enabled.  */
    TX_EL_INITIALIZE

    /* Call the thread control initialization function.  */
    _tx_thread_initialize();
 800740c:	f000 f960 	bl	80076d0 <_tx_thread_initialize>

#ifndef TX_NO_TIMER

    /* Call the timer control initialization function.  */
    _tx_timer_initialize();
 8007410:	f000 fd68 	bl	8007ee4 <_tx_timer_initialize>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Call the semaphore initialization function.  */
    _tx_semaphore_initialize();
 8007414:	4b12      	ldr	r3, [pc, #72]	@ (8007460 <_tx_initialize_high_level+0x58>)
 8007416:	2200      	movs	r2, #0
 8007418:	601a      	str	r2, [r3, #0]
 800741a:	4b12      	ldr	r3, [pc, #72]	@ (8007464 <_tx_initialize_high_level+0x5c>)
 800741c:	2200      	movs	r2, #0
 800741e:	601a      	str	r2, [r3, #0]

    /* Call the queue initialization function.  */
    _tx_queue_initialize();
 8007420:	4b11      	ldr	r3, [pc, #68]	@ (8007468 <_tx_initialize_high_level+0x60>)
 8007422:	2200      	movs	r2, #0
 8007424:	601a      	str	r2, [r3, #0]
 8007426:	4b11      	ldr	r3, [pc, #68]	@ (800746c <_tx_initialize_high_level+0x64>)
 8007428:	2200      	movs	r2, #0
 800742a:	601a      	str	r2, [r3, #0]

    /* Call the event flag initialization function.  */
    _tx_event_flags_initialize();
 800742c:	4b10      	ldr	r3, [pc, #64]	@ (8007470 <_tx_initialize_high_level+0x68>)
 800742e:	2200      	movs	r2, #0
 8007430:	601a      	str	r2, [r3, #0]
 8007432:	4b10      	ldr	r3, [pc, #64]	@ (8007474 <_tx_initialize_high_level+0x6c>)
 8007434:	2200      	movs	r2, #0
 8007436:	601a      	str	r2, [r3, #0]

    /* Call the block pool initialization function.  */
    _tx_block_pool_initialize();
 8007438:	4b0f      	ldr	r3, [pc, #60]	@ (8007478 <_tx_initialize_high_level+0x70>)
 800743a:	2200      	movs	r2, #0
 800743c:	601a      	str	r2, [r3, #0]
 800743e:	4b0f      	ldr	r3, [pc, #60]	@ (800747c <_tx_initialize_high_level+0x74>)
 8007440:	2200      	movs	r2, #0
 8007442:	601a      	str	r2, [r3, #0]

    /* Call the byte pool initialization function.  */
    _tx_byte_pool_initialize();
 8007444:	4b0e      	ldr	r3, [pc, #56]	@ (8007480 <_tx_initialize_high_level+0x78>)
 8007446:	2200      	movs	r2, #0
 8007448:	601a      	str	r2, [r3, #0]
 800744a:	4b0e      	ldr	r3, [pc, #56]	@ (8007484 <_tx_initialize_high_level+0x7c>)
 800744c:	2200      	movs	r2, #0
 800744e:	601a      	str	r2, [r3, #0]

    /* Call the mutex initialization function.  */
    _tx_mutex_initialize();
 8007450:	4b0d      	ldr	r3, [pc, #52]	@ (8007488 <_tx_initialize_high_level+0x80>)
 8007452:	2200      	movs	r2, #0
 8007454:	601a      	str	r2, [r3, #0]
 8007456:	4b0d      	ldr	r3, [pc, #52]	@ (800748c <_tx_initialize_high_level+0x84>)
 8007458:	2200      	movs	r2, #0
 800745a:	601a      	str	r2, [r3, #0]
#endif
}
 800745c:	bf00      	nop
 800745e:	bd80      	pop	{r7, pc}
 8007460:	20002174 	.word	0x20002174
 8007464:	20002178 	.word	0x20002178
 8007468:	2000217c 	.word	0x2000217c
 800746c:	20002180 	.word	0x20002180
 8007470:	20002184 	.word	0x20002184
 8007474:	20002188 	.word	0x20002188
 8007478:	20002194 	.word	0x20002194
 800747c:	20002198 	.word	0x20002198
 8007480:	2000219c 	.word	0x2000219c
 8007484:	200021a0 	.word	0x200021a0
 8007488:	2000218c 	.word	0x2000218c
 800748c:	20002190 	.word	0x20002190

08007490 <_tx_initialize_kernel_enter>:
/*                                            initialization,             */
/*                                            resulting in version 6.3.0  */
/*                                                                        */
/**************************************************************************/
VOID  _tx_initialize_kernel_enter(VOID)
{
 8007490:	b580      	push	{r7, lr}
 8007492:	af00      	add	r7, sp, #0

    /* Determine if the compiler has pre-initialized ThreadX.  */
    if (_tx_thread_system_state != TX_INITIALIZE_ALMOST_DONE)
 8007494:	4b10      	ldr	r3, [pc, #64]	@ (80074d8 <_tx_initialize_kernel_enter+0x48>)
 8007496:	681b      	ldr	r3, [r3, #0]
 8007498:	f113 3f0f 	cmn.w	r3, #252645135	@ 0xf0f0f0f
 800749c:	d00c      	beq.n	80074b8 <_tx_initialize_kernel_enter+0x28>
        /* No, the initialization still needs to take place.  */

        /* Ensure that the system state variable is set to indicate
           initialization is in progress.  Note that this variable is
           later used to represent interrupt nesting.  */
        _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 800749e:	4b0e      	ldr	r3, [pc, #56]	@ (80074d8 <_tx_initialize_kernel_enter+0x48>)
 80074a0:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 80074a4:	601a      	str	r2, [r3, #0]
        /* Call any port specific preprocessing.  */
        TX_PORT_SPECIFIC_PRE_INITIALIZATION

        /* Invoke the low-level initialization to handle all processor specific
           initialization issues.  */
        _tx_initialize_low_level();
 80074a6:	f7f8 fee7 	bl	8000278 <_tx_initialize_low_level>

        /* Invoke the high-level initialization to exercise all of the
           ThreadX components and the application's initialization
           function.  */
        _tx_initialize_high_level();
 80074aa:	f7ff ffad 	bl	8007408 <_tx_initialize_high_level>

        /* Call any port specific post-processing.  */
        TX_PORT_SPECIFIC_POST_INITIALIZATION
 80074ae:	4b0b      	ldr	r3, [pc, #44]	@ (80074dc <_tx_initialize_kernel_enter+0x4c>)
 80074b0:	681b      	ldr	r3, [r3, #0]
 80074b2:	3301      	adds	r3, #1
 80074b4:	4a09      	ldr	r2, [pc, #36]	@ (80074dc <_tx_initialize_kernel_enter+0x4c>)
 80074b6:	6013      	str	r3, [r2, #0]
    TX_INITIALIZE_KERNEL_ENTER_EXTENSION

    /* Ensure that the system state variable is set to indicate
       initialization is in progress.  Note that this variable is
       later used to represent interrupt nesting.  */
    _tx_thread_system_state =  TX_INITIALIZE_IN_PROGRESS;
 80074b8:	4b07      	ldr	r3, [pc, #28]	@ (80074d8 <_tx_initialize_kernel_enter+0x48>)
 80074ba:	f04f 32f0 	mov.w	r2, #4042322160	@ 0xf0f0f0f0
 80074be:	601a      	str	r2, [r3, #0]
    /* Optional random number generator initialization.  */
    TX_INITIALIZE_RANDOM_GENERATOR_INITIALIZATION

    /* Call the application provided initialization function.  Pass the
       first available memory address to it.  */
    tx_application_define(_tx_initialize_unused_memory);
 80074c0:	4b07      	ldr	r3, [pc, #28]	@ (80074e0 <_tx_initialize_kernel_enter+0x50>)
 80074c2:	681b      	ldr	r3, [r3, #0]
 80074c4:	4618      	mov	r0, r3
 80074c6:	f7f9 f9bb 	bl	8000840 <tx_application_define>

    /* Set the system state in preparation for entering the thread
       scheduler.  */
    _tx_thread_system_state =  TX_INITIALIZE_IS_FINISHED;
 80074ca:	4b03      	ldr	r3, [pc, #12]	@ (80074d8 <_tx_initialize_kernel_enter+0x48>)
 80074cc:	2200      	movs	r2, #0
 80074ce:	601a      	str	r2, [r3, #0]
    /* Initialize Execution Profile Kit.  */
    _tx_execution_initialize();
#endif

    /* Enter the scheduling loop to start executing threads!  */
    _tx_thread_schedule();
 80074d0:	f7f8 ff0e 	bl	80002f0 <_tx_thread_schedule>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 80074d4:	bf00      	nop
 80074d6:	bd80      	pop	{r7, pc}
 80074d8:	2000000c 	.word	0x2000000c
 80074dc:	20002244 	.word	0x20002244
 80074e0:	200021a4 	.word	0x200021a4

080074e4 <_tx_thread_create>:
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr, VOID (*entry_function)(ULONG id), ULONG entry_input,
                            VOID *stack_start, ULONG stack_size, UINT priority, UINT preempt_threshold,
                            ULONG time_slice, UINT auto_start)
{
 80074e4:	b580      	push	{r7, lr}
 80074e6:	b092      	sub	sp, #72	@ 0x48
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	60f8      	str	r0, [r7, #12]
 80074ec:	60b9      	str	r1, [r7, #8]
 80074ee:	607a      	str	r2, [r7, #4]
 80074f0:	603b      	str	r3, [r7, #0]
TX_INTERRUPT_SAVE_AREA

TX_THREAD               *next_thread;
TX_THREAD               *previous_thread;
TX_THREAD               *saved_thread_ptr;
UINT                    saved_threshold =  ((UINT) 0);
 80074f2:	2300      	movs	r3, #0
 80074f4:	643b      	str	r3, [r7, #64]	@ 0x40
#endif

    /* Set the thread stack to a pattern prior to creating the initial
       stack frame.  This pattern is used by the stack checking routines
       to see how much has been used.  */
    TX_MEMSET(stack_start, ((UCHAR) TX_STACK_FILL), stack_size);
 80074f6:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 80074f8:	21ef      	movs	r1, #239	@ 0xef
 80074fa:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80074fc:	f001 f970 	bl	80087e0 <memset>

    /* Prepare the thread control block prior to placing it on the created
       list.  */

    /* Initialize thread control block to all zeros.  */
    TX_MEMSET(thread_ptr, 0, (sizeof(TX_THREAD)));
 8007500:	22b0      	movs	r2, #176	@ 0xb0
 8007502:	2100      	movs	r1, #0
 8007504:	68f8      	ldr	r0, [r7, #12]
 8007506:	f001 f96b 	bl	80087e0 <memset>

    /* Place the supplied parameters into the thread's control block.  */
    thread_ptr -> tx_thread_name =              name_ptr;
 800750a:	68fb      	ldr	r3, [r7, #12]
 800750c:	68ba      	ldr	r2, [r7, #8]
 800750e:	629a      	str	r2, [r3, #40]	@ 0x28
    thread_ptr -> tx_thread_entry =             entry_function;
 8007510:	68fb      	ldr	r3, [r7, #12]
 8007512:	687a      	ldr	r2, [r7, #4]
 8007514:	645a      	str	r2, [r3, #68]	@ 0x44
    thread_ptr -> tx_thread_entry_parameter =   entry_input;
 8007516:	68fb      	ldr	r3, [r7, #12]
 8007518:	683a      	ldr	r2, [r7, #0]
 800751a:	649a      	str	r2, [r3, #72]	@ 0x48
    thread_ptr -> tx_thread_stack_start =       stack_start;
 800751c:	68fb      	ldr	r3, [r7, #12]
 800751e:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007520:	60da      	str	r2, [r3, #12]
    thread_ptr -> tx_thread_stack_size =        stack_size;
 8007522:	68fb      	ldr	r3, [r7, #12]
 8007524:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 8007526:	615a      	str	r2, [r3, #20]
    thread_ptr -> tx_thread_priority =          priority;
 8007528:	68fb      	ldr	r3, [r7, #12]
 800752a:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800752c:	62da      	str	r2, [r3, #44]	@ 0x2c
    thread_ptr -> tx_thread_user_priority =     priority;
 800752e:	68fb      	ldr	r3, [r7, #12]
 8007530:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007532:	f8c3 2094 	str.w	r2, [r3, #148]	@ 0x94
    thread_ptr -> tx_thread_time_slice =        time_slice;
 8007536:	68fb      	ldr	r3, [r7, #12]
 8007538:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800753a:	619a      	str	r2, [r3, #24]
    thread_ptr -> tx_thread_new_time_slice =    time_slice;
 800753c:	68fb      	ldr	r3, [r7, #12]
 800753e:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007540:	61da      	str	r2, [r3, #28]
    thread_ptr -> tx_thread_inherit_priority =  ((UINT) TX_MAX_PRIORITIES);
 8007542:	68fb      	ldr	r3, [r7, #12]
 8007544:	2220      	movs	r2, #32
 8007546:	f8c3 209c 	str.w	r2, [r3, #156]	@ 0x9c

    /* Calculate the end of the thread's stack area.  */
    temp_ptr =  TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 800754a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800754c:	63fb      	str	r3, [r7, #60]	@ 0x3c
    temp_ptr =  (TX_UCHAR_POINTER_ADD(temp_ptr, (stack_size - ((ULONG) 1))));
 800754e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007550:	3b01      	subs	r3, #1
 8007552:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 8007554:	4413      	add	r3, r2
 8007556:	63fb      	str	r3, [r7, #60]	@ 0x3c
    thread_ptr -> tx_thread_stack_end =         TX_UCHAR_TO_VOID_POINTER_CONVERT(temp_ptr);
 8007558:	68fb      	ldr	r3, [r7, #12]
 800755a:	6bfa      	ldr	r2, [r7, #60]	@ 0x3c
 800755c:	611a      	str	r2, [r3, #16]
    thread_ptr -> tx_thread_preempt_threshold =       preempt_threshold;
    thread_ptr -> tx_thread_user_preempt_threshold =  preempt_threshold;
#else

    /* Preemption-threshold is disabled, determine if preemption-threshold was required.  */
    if (priority != preempt_threshold)
 800755e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007560:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007562:	429a      	cmp	r2, r3
 8007564:	d007      	beq.n	8007576 <_tx_thread_create+0x92>
    {

        /* Preemption-threshold specified. Since specific preemption-threshold is not supported,
           disable all preemption.  */
        thread_ptr -> tx_thread_preempt_threshold =       ((UINT) 0);
 8007566:	68fb      	ldr	r3, [r7, #12]
 8007568:	2200      	movs	r2, #0
 800756a:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  ((UINT) 0);
 800756c:	68fb      	ldr	r3, [r7, #12]
 800756e:	2200      	movs	r2, #0
 8007570:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
 8007574:	e006      	b.n	8007584 <_tx_thread_create+0xa0>
    }
    else
    {

        /* Preemption-threshold is not specified, just setup with the priority.  */
        thread_ptr -> tx_thread_preempt_threshold =       priority;
 8007576:	68fb      	ldr	r3, [r7, #12]
 8007578:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800757a:	63da      	str	r2, [r3, #60]	@ 0x3c
        thread_ptr -> tx_thread_user_preempt_threshold =  priority;
 800757c:	68fb      	ldr	r3, [r7, #12]
 800757e:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007580:	f8c3 2098 	str.w	r2, [r3, #152]	@ 0x98
    }
#endif

    /* Now fill in the values that are required for thread initialization.  */
    thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 8007584:	68fb      	ldr	r3, [r7, #12]
 8007586:	2203      	movs	r2, #3
 8007588:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Setup the necessary fields in the thread timer block.  */
    TX_THREAD_CREATE_TIMEOUT_SETUP(thread_ptr)
 800758a:	68fb      	ldr	r3, [r7, #12]
 800758c:	4a48      	ldr	r2, [pc, #288]	@ (80076b0 <_tx_thread_create+0x1cc>)
 800758e:	655a      	str	r2, [r3, #84]	@ 0x54
 8007590:	68fa      	ldr	r2, [r7, #12]
 8007592:	68fb      	ldr	r3, [r7, #12]
 8007594:	659a      	str	r2, [r3, #88]	@ 0x58
    TX_THREAD_CREATE_INTERNAL_EXTENSION(thread_ptr)

    /* Call the target specific stack frame building routine to build the
       thread's initial stack and to setup the actual stack pointer in the
       control block.  */
    _tx_thread_stack_build(thread_ptr, _tx_thread_shell_entry);
 8007596:	4947      	ldr	r1, [pc, #284]	@ (80076b4 <_tx_thread_create+0x1d0>)
 8007598:	68f8      	ldr	r0, [r7, #12]
 800759a:	f7f8 ff0f 	bl	80003bc <_tx_thread_stack_build>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800759e:	f3ef 8310 	mrs	r3, PRIMASK
 80075a2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 80075a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 80075a6:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 80075a8:	b672      	cpsid	i
    return(int_posture);
 80075aa:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    /* Setup the highest usage stack pointer.  */
    thread_ptr -> tx_thread_stack_highest_ptr =  thread_ptr -> tx_thread_stack_ptr;
#endif

    /* Prepare to make this thread a member of the created thread list.  */
    TX_DISABLE
 80075ac:	63bb      	str	r3, [r7, #56]	@ 0x38

    /* Load the thread ID field in the thread control block.  */
    thread_ptr -> tx_thread_id =  TX_THREAD_ID;
 80075ae:	68fb      	ldr	r3, [r7, #12]
 80075b0:	4a41      	ldr	r2, [pc, #260]	@ (80076b8 <_tx_thread_create+0x1d4>)
 80075b2:	601a      	str	r2, [r3, #0]

    /* Place the thread on the list of created threads.  First,
       check for an empty list.  */
    if (_tx_thread_created_count == TX_EMPTY)
 80075b4:	4b41      	ldr	r3, [pc, #260]	@ (80076bc <_tx_thread_create+0x1d8>)
 80075b6:	681b      	ldr	r3, [r3, #0]
 80075b8:	2b00      	cmp	r3, #0
 80075ba:	d10b      	bne.n	80075d4 <_tx_thread_create+0xf0>
    {

        /* The created thread list is empty.  Add thread to empty list.  */
        _tx_thread_created_ptr =                    thread_ptr;
 80075bc:	4a40      	ldr	r2, [pc, #256]	@ (80076c0 <_tx_thread_create+0x1dc>)
 80075be:	68fb      	ldr	r3, [r7, #12]
 80075c0:	6013      	str	r3, [r2, #0]
        thread_ptr -> tx_thread_created_next =      thread_ptr;
 80075c2:	68fb      	ldr	r3, [r7, #12]
 80075c4:	68fa      	ldr	r2, [r7, #12]
 80075c6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
        thread_ptr -> tx_thread_created_previous =  thread_ptr;
 80075ca:	68fb      	ldr	r3, [r7, #12]
 80075cc:	68fa      	ldr	r2, [r7, #12]
 80075ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
 80075d2:	e016      	b.n	8007602 <_tx_thread_create+0x11e>
    }
    else
    {

        /* This list is not NULL, add to the end of the list.  */
        next_thread =  _tx_thread_created_ptr;
 80075d4:	4b3a      	ldr	r3, [pc, #232]	@ (80076c0 <_tx_thread_create+0x1dc>)
 80075d6:	681b      	ldr	r3, [r3, #0]
 80075d8:	637b      	str	r3, [r7, #52]	@ 0x34
        previous_thread =  next_thread -> tx_thread_created_previous;
 80075da:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075dc:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 80075e0:	633b      	str	r3, [r7, #48]	@ 0x30

        /* Place the new thread in the list.  */
        next_thread -> tx_thread_created_previous =  thread_ptr;
 80075e2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80075e4:	68fa      	ldr	r2, [r7, #12]
 80075e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        previous_thread -> tx_thread_created_next =  thread_ptr;
 80075ea:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80075ec:	68fa      	ldr	r2, [r7, #12]
 80075ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        /* Setup this thread's created links.  */
        thread_ptr -> tx_thread_created_previous =  previous_thread;
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80075f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        thread_ptr -> tx_thread_created_next =      next_thread;
 80075fa:	68fb      	ldr	r3, [r7, #12]
 80075fc:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80075fe:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
    }

    /* Increment the thread created count.  */
    _tx_thread_created_count++;
 8007602:	4b2e      	ldr	r3, [pc, #184]	@ (80076bc <_tx_thread_create+0x1d8>)
 8007604:	681b      	ldr	r3, [r3, #0]
 8007606:	3301      	adds	r3, #1
 8007608:	4a2c      	ldr	r2, [pc, #176]	@ (80076bc <_tx_thread_create+0x1d8>)
 800760a:	6013      	str	r3, [r2, #0]
    TX_EL_THREAD_CREATE_INSERT

#ifndef TX_NOT_INTERRUPTABLE

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 800760c:	4b2d      	ldr	r3, [pc, #180]	@ (80076c4 <_tx_thread_create+0x1e0>)
 800760e:	681b      	ldr	r3, [r3, #0]
 8007610:	3301      	adds	r3, #1
 8007612:	4a2c      	ldr	r2, [pc, #176]	@ (80076c4 <_tx_thread_create+0x1e0>)
 8007614:	6013      	str	r3, [r2, #0]
#endif

    /* Determine if an automatic start was requested.  If so, call the resume
       thread function and then check for a preemption condition.  */
    if (auto_start == TX_AUTO_START)
 8007616:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007618:	2b01      	cmp	r3, #1
 800761a:	d129      	bne.n	8007670 <_tx_thread_create+0x18c>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800761c:	f3ef 8305 	mrs	r3, IPSR
 8007620:	627b      	str	r3, [r7, #36]	@ 0x24
    return(ipsr_value);
 8007622:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
    {

        /* Determine if the create call is being called from initialization.  */
        if (TX_THREAD_GET_SYSTEM_STATE() >= TX_INITIALIZE_IN_PROGRESS)
 8007624:	4b28      	ldr	r3, [pc, #160]	@ (80076c8 <_tx_thread_create+0x1e4>)
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	4313      	orrs	r3, r2
 800762a:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 800762e:	d30d      	bcc.n	800764c <_tx_thread_create+0x168>

            /* Pickup the current thread execute pointer, which corresponds to the
               highest priority thread ready to execute.  Interrupt lockout is
               not required, since interrupts are assumed to be disabled during
               initialization.  */
            saved_thread_ptr =  _tx_thread_execute_ptr;
 8007630:	4b26      	ldr	r3, [pc, #152]	@ (80076cc <_tx_thread_create+0x1e8>)
 8007632:	681b      	ldr	r3, [r3, #0]
 8007634:	647b      	str	r3, [r7, #68]	@ 0x44

            /* Determine if there is thread ready for execution.  */
            if (saved_thread_ptr != TX_NULL)
 8007636:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007638:	2b00      	cmp	r3, #0
 800763a:	d009      	beq.n	8007650 <_tx_thread_create+0x16c>
            {

                /* Yes, a thread is ready for execution when initialization completes.  */

                /* Save the current preemption-threshold.  */
                saved_threshold =  saved_thread_ptr -> tx_thread_preempt_threshold;
 800763c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800763e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007640:	643b      	str	r3, [r7, #64]	@ 0x40

                /* For initialization, temporarily set the preemption-threshold to the
                   priority level to make sure the highest-priority thread runs once
                   initialization is complete.  */
                saved_thread_ptr -> tx_thread_preempt_threshold =  saved_thread_ptr -> tx_thread_priority;
 8007642:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007644:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007646:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007648:	63da      	str	r2, [r3, #60]	@ 0x3c
 800764a:	e001      	b.n	8007650 <_tx_thread_create+0x16c>
        }
        else
        {

            /* Simply set the saved thread pointer to NULL.  */
            saved_thread_ptr =  TX_NULL;
 800764c:	2300      	movs	r3, #0
 800764e:	647b      	str	r3, [r7, #68]	@ 0x44
 8007650:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007652:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007654:	6a3b      	ldr	r3, [r7, #32]
 8007656:	f383 8810 	msr	PRIMASK, r3
}
 800765a:	bf00      	nop

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Call the resume thread function to make this thread ready.  */
        _tx_thread_system_resume(thread_ptr);
 800765c:	68f8      	ldr	r0, [r7, #12]
 800765e:	f000 f979 	bl	8007954 <_tx_thread_system_resume>
#endif

        /* Determine if the thread's preemption-threshold needs to be restored.  */
        if (saved_thread_ptr != TX_NULL)
 8007662:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007664:	2b00      	cmp	r3, #0
 8007666:	d01e      	beq.n	80076a6 <_tx_thread_create+0x1c2>
        {

            /* Yes, restore the previous highest-priority thread's preemption-threshold. This
               can only happen if this routine is called from initialization.  */
            saved_thread_ptr -> tx_thread_preempt_threshold =  saved_threshold;
 8007668:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800766a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800766c:	63da      	str	r2, [r3, #60]	@ 0x3c
 800766e:	e01a      	b.n	80076a6 <_tx_thread_create+0x1c2>
 8007670:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007672:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007674:	693b      	ldr	r3, [r7, #16]
 8007676:	f383 8810 	msr	PRIMASK, r3
}
 800767a:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800767c:	f3ef 8310 	mrs	r3, PRIMASK
 8007680:	61bb      	str	r3, [r7, #24]
    return(posture);
 8007682:	69bb      	ldr	r3, [r7, #24]
    int_posture = __get_interrupt_posture();
 8007684:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007686:	b672      	cpsid	i
    return(int_posture);
 8007688:	697b      	ldr	r3, [r7, #20]

        /* Perform any additional activities for tool or user purpose.  */
        TX_THREAD_CREATE_EXTENSION(thread_ptr)

        /* Disable interrupts.  */
        TX_DISABLE
 800768a:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Re-enable preemption.  */
        _tx_thread_preempt_disable--;
 800768c:	4b0d      	ldr	r3, [pc, #52]	@ (80076c4 <_tx_thread_create+0x1e0>)
 800768e:	681b      	ldr	r3, [r3, #0]
 8007690:	3b01      	subs	r3, #1
 8007692:	4a0c      	ldr	r2, [pc, #48]	@ (80076c4 <_tx_thread_create+0x1e0>)
 8007694:	6013      	str	r3, [r2, #0]
 8007696:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007698:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800769a:	69fb      	ldr	r3, [r7, #28]
 800769c:	f383 8810 	msr	PRIMASK, r3
}
 80076a0:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 80076a2:	f000 f91d 	bl	80078e0 <_tx_thread_system_preempt_check>
#endif
    }

    /* Always return a success.  */
    return(TX_SUCCESS);
 80076a6:	2300      	movs	r3, #0
}
 80076a8:	4618      	mov	r0, r3
 80076aa:	3748      	adds	r7, #72	@ 0x48
 80076ac:	46bd      	mov	sp, r7
 80076ae:	bd80      	pop	{r7, pc}
 80076b0:	08007e29 	.word	0x08007e29
 80076b4:	08007749 	.word	0x08007749
 80076b8:	54485244 	.word	0x54485244
 80076bc:	200021b8 	.word	0x200021b8
 80076c0:	200021b4 	.word	0x200021b4
 80076c4:	20002244 	.word	0x20002244
 80076c8:	2000000c 	.word	0x2000000c
 80076cc:	200021b0 	.word	0x200021b0

080076d0 <_tx_thread_initialize>:
/*                                            stack check error handling, */
/*                                            resulting in version 6.1.9  */   
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_initialize(VOID)
{
 80076d0:	b580      	push	{r7, lr}
 80076d2:	af00      	add	r7, sp, #0
       respectively.  */

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Set current thread pointer to NULL.  */
    TX_THREAD_SET_CURRENT(TX_NULL)
 80076d4:	4b12      	ldr	r3, [pc, #72]	@ (8007720 <_tx_thread_initialize+0x50>)
 80076d6:	2200      	movs	r2, #0
 80076d8:	601a      	str	r2, [r3, #0]

    /* Initialize the execute thread pointer to NULL.  */
    _tx_thread_execute_ptr =  TX_NULL;
 80076da:	4b12      	ldr	r3, [pc, #72]	@ (8007724 <_tx_thread_initialize+0x54>)
 80076dc:	2200      	movs	r2, #0
 80076de:	601a      	str	r2, [r3, #0]

    /* Initialize the priority information.  */
    TX_MEMSET(&_tx_thread_priority_maps[0], 0, (sizeof(_tx_thread_priority_maps)));
 80076e0:	4b11      	ldr	r3, [pc, #68]	@ (8007728 <_tx_thread_initialize+0x58>)
 80076e2:	2200      	movs	r2, #0
 80076e4:	601a      	str	r2, [r3, #0]
#endif
#endif

    /* Setup the highest priority variable to the max, indicating no thread is currently
       ready.  */
    _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 80076e6:	4b11      	ldr	r3, [pc, #68]	@ (800772c <_tx_thread_initialize+0x5c>)
 80076e8:	2220      	movs	r2, #32
 80076ea:	601a      	str	r2, [r3, #0]


#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the array of priority head pointers.  */
    TX_MEMSET(&_tx_thread_priority_list[0], 0, (sizeof(_tx_thread_priority_list)));
 80076ec:	2280      	movs	r2, #128	@ 0x80
 80076ee:	2100      	movs	r1, #0
 80076f0:	480f      	ldr	r0, [pc, #60]	@ (8007730 <_tx_thread_initialize+0x60>)
 80076f2:	f001 f875 	bl	80087e0 <memset>

    /* Initialize the head pointer of the created threads list and the
       number of threads created.  */
    _tx_thread_created_ptr =        TX_NULL;
 80076f6:	4b0f      	ldr	r3, [pc, #60]	@ (8007734 <_tx_thread_initialize+0x64>)
 80076f8:	2200      	movs	r2, #0
 80076fa:	601a      	str	r2, [r3, #0]
    _tx_thread_created_count =      TX_EMPTY;
 80076fc:	4b0e      	ldr	r3, [pc, #56]	@ (8007738 <_tx_thread_initialize+0x68>)
 80076fe:	2200      	movs	r2, #0
 8007700:	601a      	str	r2, [r3, #0]

    /* Clear the global preempt disable variable.  */
    _tx_thread_preempt_disable =    ((UINT) 0);
 8007702:	4b0e      	ldr	r3, [pc, #56]	@ (800773c <_tx_thread_initialize+0x6c>)
 8007704:	2200      	movs	r2, #0
 8007706:	601a      	str	r2, [r3, #0]

    /* Initialize the thread mutex release function pointer.  */
    _tx_thread_mutex_release =      TX_NULL;
 8007708:	4b0d      	ldr	r3, [pc, #52]	@ (8007740 <_tx_thread_initialize+0x70>)
 800770a:	2200      	movs	r2, #0
 800770c:	601a      	str	r2, [r3, #0]
#endif
#ifdef TX_DISABLE_REDUNDANT_CLEARING
                            | (((ULONG) 1) << 18)
#endif
#ifdef TX_DISABLE_NOTIFY_CALLBACKS
                            | (((ULONG) 1) << 17)
 800770e:	4b0d      	ldr	r3, [pc, #52]	@ (8007744 <_tx_thread_initialize+0x74>)
 8007710:	681b      	ldr	r3, [r3, #0]
 8007712:	f043 7385 	orr.w	r3, r3, #17432576	@ 0x10a0000
    _tx_build_options =  _tx_build_options 
 8007716:	4a0b      	ldr	r2, [pc, #44]	@ (8007744 <_tx_thread_initialize+0x74>)
 8007718:	6013      	str	r3, [r2, #0]
#endif
#if TX_PORT_SPECIFIC_BUILD_OPTIONS != 0
                            | TX_PORT_SPECIFIC_BUILD_OPTIONS
#endif
                            ;
}
 800771a:	bf00      	nop
 800771c:	bd80      	pop	{r7, pc}
 800771e:	bf00      	nop
 8007720:	200021ac 	.word	0x200021ac
 8007724:	200021b0 	.word	0x200021b0
 8007728:	200021bc 	.word	0x200021bc
 800772c:	200021c0 	.word	0x200021c0
 8007730:	200021c4 	.word	0x200021c4
 8007734:	200021b4 	.word	0x200021b4
 8007738:	200021b8 	.word	0x200021b8
 800773c:	20002244 	.word	0x20002244
 8007740:	20002248 	.word	0x20002248
 8007744:	2000224c 	.word	0x2000224c

08007748 <_tx_thread_shell_entry>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_shell_entry(VOID)
{
 8007748:	b580      	push	{r7, lr}
 800774a:	b088      	sub	sp, #32
 800774c:	af00      	add	r7, sp, #0
VOID            (*entry_exit_notify)(TX_THREAD *notify_thread_ptr, UINT type);
#endif


    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 800774e:	4b21      	ldr	r3, [pc, #132]	@ (80077d4 <_tx_thread_shell_entry+0x8c>)
 8007750:	681b      	ldr	r3, [r3, #0]
 8007752:	61fb      	str	r3, [r7, #28]
        (entry_exit_notify)(thread_ptr, TX_THREAD_ENTRY);
    }
#endif

    /* Call current thread's entry function.  */
    (thread_ptr -> tx_thread_entry) (thread_ptr -> tx_thread_entry_parameter);
 8007754:	69fb      	ldr	r3, [r7, #28]
 8007756:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007758:	69fa      	ldr	r2, [r7, #28]
 800775a:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 800775c:	4610      	mov	r0, r2
 800775e:	4798      	blx	r3

    /* Suspend thread with a "completed" state.  */

    /* Determine if the application is using mutexes.  */
    if (_tx_thread_mutex_release != TX_NULL)
 8007760:	4b1d      	ldr	r3, [pc, #116]	@ (80077d8 <_tx_thread_shell_entry+0x90>)
 8007762:	681b      	ldr	r3, [r3, #0]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d003      	beq.n	8007770 <_tx_thread_shell_entry+0x28>
    {

        /* Yes, call the mutex release function via a function pointer that
           is setup during mutex initialization.  */
        (_tx_thread_mutex_release)(thread_ptr);
 8007768:	4b1b      	ldr	r3, [pc, #108]	@ (80077d8 <_tx_thread_shell_entry+0x90>)
 800776a:	681b      	ldr	r3, [r3, #0]
 800776c:	69f8      	ldr	r0, [r7, #28]
 800776e:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007770:	f3ef 8310 	mrs	r3, PRIMASK
 8007774:	607b      	str	r3, [r7, #4]
    return(posture);
 8007776:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8007778:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 800777a:	b672      	cpsid	i
    return(int_posture);
 800777c:	683b      	ldr	r3, [r7, #0]
    }

    /* Lockout interrupts while the thread state is setup.  */
    TX_DISABLE
 800777e:	61bb      	str	r3, [r7, #24]
    entry_exit_notify =  thread_ptr -> tx_thread_entry_exit_notify;
#endif

    /* Set the status to suspending, in order to indicate the suspension
       is in progress.  */
    thread_ptr -> tx_thread_state =  TX_COMPLETED;
 8007780:	69fb      	ldr	r3, [r7, #28]
 8007782:	2201      	movs	r2, #1
 8007784:	631a      	str	r2, [r3, #48]	@ 0x30
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Set the suspending flag. */
    thread_ptr -> tx_thread_suspending =  TX_TRUE;
 8007786:	69fb      	ldr	r3, [r7, #28]
 8007788:	2201      	movs	r2, #1
 800778a:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Setup for no timeout period.  */
    thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 800778c:	69fb      	ldr	r3, [r7, #28]
 800778e:	2200      	movs	r2, #0
 8007790:	64da      	str	r2, [r3, #76]	@ 0x4c

    /* Temporarily disable preemption.  */
    _tx_thread_preempt_disable++;
 8007792:	4b12      	ldr	r3, [pc, #72]	@ (80077dc <_tx_thread_shell_entry+0x94>)
 8007794:	681b      	ldr	r3, [r3, #0]
 8007796:	3301      	adds	r3, #1
 8007798:	4a10      	ldr	r2, [pc, #64]	@ (80077dc <_tx_thread_shell_entry+0x94>)
 800779a:	6013      	str	r3, [r2, #0]
 800779c:	69bb      	ldr	r3, [r7, #24]
 800779e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80077a0:	68bb      	ldr	r3, [r7, #8]
 80077a2:	f383 8810 	msr	PRIMASK, r3
}
 80077a6:	bf00      	nop
    __asm__ volatile (" MRS  %0,CONTROL ": "=r" (control_value) );
 80077a8:	f3ef 8314 	mrs	r3, CONTROL
 80077ac:	60fb      	str	r3, [r7, #12]
    return(control_value);
 80077ae:	68fb      	ldr	r3, [r7, #12]

    /* Restore interrupts.  */
    TX_RESTORE

    /* Perform any additional activities for tool or user purpose.  */
    TX_THREAD_COMPLETED_EXTENSION(thread_ptr)
 80077b0:	617b      	str	r3, [r7, #20]
 80077b2:	697b      	ldr	r3, [r7, #20]
 80077b4:	f023 0304 	bic.w	r3, r3, #4
 80077b8:	617b      	str	r3, [r7, #20]
 80077ba:	697b      	ldr	r3, [r7, #20]
 80077bc:	613b      	str	r3, [r7, #16]
    __asm__ volatile (" MSR  CONTROL,%0": : "r" (control_value): "memory" );
 80077be:	693b      	ldr	r3, [r7, #16]
 80077c0:	f383 8814 	msr	CONTROL, r3
}
 80077c4:	bf00      	nop
        (entry_exit_notify)(thread_ptr, TX_THREAD_EXIT);
    }
#endif

    /* Call actual thread suspension routine.  */
    _tx_thread_system_suspend(thread_ptr);
 80077c6:	69f8      	ldr	r0, [r7, #28]
 80077c8:	f000 f9c4 	bl	8007b54 <_tx_thread_system_suspend>
#ifdef TX_SAFETY_CRITICAL

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif
}
 80077cc:	bf00      	nop
 80077ce:	3720      	adds	r7, #32
 80077d0:	46bd      	mov	sp, r7
 80077d2:	bd80      	pop	{r7, pc}
 80077d4:	200021ac 	.word	0x200021ac
 80077d8:	20002248 	.word	0x20002248
 80077dc:	20002244 	.word	0x20002244

080077e0 <_tx_thread_sleep>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _tx_thread_sleep(ULONG timer_ticks)
{
 80077e0:	b580      	push	{r7, lr}
 80077e2:	b08e      	sub	sp, #56	@ 0x38
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 80077e8:	f3ef 8310 	mrs	r3, PRIMASK
 80077ec:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 80077ee:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 80077f0:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 80077f2:	b672      	cpsid	i
    return(int_posture);
 80077f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
UINT            status;
TX_THREAD       *thread_ptr;


    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 80077f6:	633b      	str	r3, [r7, #48]	@ 0x30

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 80077f8:	4b35      	ldr	r3, [pc, #212]	@ (80078d0 <_tx_thread_sleep+0xf0>)
 80077fa:	681b      	ldr	r3, [r3, #0]
 80077fc:	62fb      	str	r3, [r7, #44]	@ 0x2c

    /* Determine if this is a legal request.  */

    /* Is there a current thread?  */
    if (thread_ptr == TX_NULL)
 80077fe:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007800:	2b00      	cmp	r3, #0
 8007802:	d108      	bne.n	8007816 <_tx_thread_sleep+0x36>
 8007804:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007806:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007808:	6a3b      	ldr	r3, [r7, #32]
 800780a:	f383 8810 	msr	PRIMASK, r3
}
 800780e:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8007810:	2313      	movs	r3, #19
 8007812:	637b      	str	r3, [r7, #52]	@ 0x34
 8007814:	e056      	b.n	80078c4 <_tx_thread_sleep+0xe4>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007816:	f3ef 8305 	mrs	r3, IPSR
 800781a:	61fb      	str	r3, [r7, #28]
    return(ipsr_value);
 800781c:	69fa      	ldr	r2, [r7, #28]
    }

    /* Is the caller an ISR or Initialization?  */
    else if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 800781e:	4b2d      	ldr	r3, [pc, #180]	@ (80078d4 <_tx_thread_sleep+0xf4>)
 8007820:	681b      	ldr	r3, [r3, #0]
 8007822:	4313      	orrs	r3, r2
 8007824:	2b00      	cmp	r3, #0
 8007826:	d008      	beq.n	800783a <_tx_thread_sleep+0x5a>
 8007828:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800782a:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800782c:	69bb      	ldr	r3, [r7, #24]
 800782e:	f383 8810 	msr	PRIMASK, r3
}
 8007832:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 8007834:	2313      	movs	r3, #19
 8007836:	637b      	str	r3, [r7, #52]	@ 0x34
 8007838:	e044      	b.n	80078c4 <_tx_thread_sleep+0xe4>
    }

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Is the caller the system timer thread?  */
    else if (thread_ptr == &_tx_timer_thread)
 800783a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800783c:	4a26      	ldr	r2, [pc, #152]	@ (80078d8 <_tx_thread_sleep+0xf8>)
 800783e:	4293      	cmp	r3, r2
 8007840:	d108      	bne.n	8007854 <_tx_thread_sleep+0x74>
 8007842:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007844:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007846:	697b      	ldr	r3, [r7, #20]
 8007848:	f383 8810 	msr	PRIMASK, r3
}
 800784c:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Illegal caller of this service.  */
        status =  TX_CALLER_ERROR;
 800784e:	2313      	movs	r3, #19
 8007850:	637b      	str	r3, [r7, #52]	@ 0x34
 8007852:	e037      	b.n	80078c4 <_tx_thread_sleep+0xe4>
    }
#endif

    /* Determine if the requested number of ticks is zero.  */
    else if (timer_ticks == ((ULONG) 0))
 8007854:	687b      	ldr	r3, [r7, #4]
 8007856:	2b00      	cmp	r3, #0
 8007858:	d108      	bne.n	800786c <_tx_thread_sleep+0x8c>
 800785a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800785c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800785e:	693b      	ldr	r3, [r7, #16]
 8007860:	f383 8810 	msr	PRIMASK, r3
}
 8007864:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Just return with a successful status.  */
        status =  TX_SUCCESS;
 8007866:	2300      	movs	r3, #0
 8007868:	637b      	str	r3, [r7, #52]	@ 0x34
 800786a:	e02b      	b.n	80078c4 <_tx_thread_sleep+0xe4>
    }
    else
    {

        /* Determine if the preempt disable flag is non-zero.  */
        if (_tx_thread_preempt_disable != ((UINT) 0))
 800786c:	4b1b      	ldr	r3, [pc, #108]	@ (80078dc <_tx_thread_sleep+0xfc>)
 800786e:	681b      	ldr	r3, [r3, #0]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d008      	beq.n	8007886 <_tx_thread_sleep+0xa6>
 8007874:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007876:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	f383 8810 	msr	PRIMASK, r3
}
 800787e:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Suspension is not allowed if the preempt disable flag is non-zero at this point - return error completion.  */
            status =  TX_CALLER_ERROR;
 8007880:	2313      	movs	r3, #19
 8007882:	637b      	str	r3, [r7, #52]	@ 0x34
 8007884:	e01e      	b.n	80078c4 <_tx_thread_sleep+0xe4>
            TX_EL_THREAD_SLEEP_INSERT

            /* Suspend the current thread.  */

            /* Set the state to suspended.  */
            thread_ptr -> tx_thread_state =    TX_SLEEP;
 8007886:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007888:	2204      	movs	r2, #4
 800788a:	631a      	str	r2, [r3, #48]	@ 0x30
            /* Restore interrupts.  */
            TX_RESTORE
#else

            /* Set the suspending flag. */
            thread_ptr -> tx_thread_suspending =  TX_TRUE;
 800788c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800788e:	2201      	movs	r2, #1
 8007890:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Initialize the status to successful.  */
            thread_ptr -> tx_thread_suspend_status =  TX_SUCCESS;
 8007892:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007894:	2200      	movs	r2, #0
 8007896:	f8c3 2084 	str.w	r2, [r3, #132]	@ 0x84

            /* Setup the timeout period.  */
            thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  timer_ticks;
 800789a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800789c:	687a      	ldr	r2, [r7, #4]
 800789e:	64da      	str	r2, [r3, #76]	@ 0x4c

            /* Temporarily disable preemption.  */
            _tx_thread_preempt_disable++;
 80078a0:	4b0e      	ldr	r3, [pc, #56]	@ (80078dc <_tx_thread_sleep+0xfc>)
 80078a2:	681b      	ldr	r3, [r3, #0]
 80078a4:	3301      	adds	r3, #1
 80078a6:	4a0d      	ldr	r2, [pc, #52]	@ (80078dc <_tx_thread_sleep+0xfc>)
 80078a8:	6013      	str	r3, [r2, #0]
 80078aa:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80078ac:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80078ae:	68bb      	ldr	r3, [r7, #8]
 80078b0:	f383 8810 	msr	PRIMASK, r3
}
 80078b4:	bf00      	nop

            /* Restore interrupts.  */
            TX_RESTORE

            /* Call actual thread suspension routine.  */
            _tx_thread_system_suspend(thread_ptr);
 80078b6:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80078b8:	f000 f94c 	bl	8007b54 <_tx_thread_system_suspend>
#endif

            /* Return status to the caller.  */
            status =  thread_ptr -> tx_thread_suspend_status;
 80078bc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80078be:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 80078c2:	637b      	str	r3, [r7, #52]	@ 0x34
        }
    }

    /* Return completion status.  */
    return(status);
 80078c4:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 80078c6:	4618      	mov	r0, r3
 80078c8:	3738      	adds	r7, #56	@ 0x38
 80078ca:	46bd      	mov	sp, r7
 80078cc:	bd80      	pop	{r7, pc}
 80078ce:	bf00      	nop
 80078d0:	200021ac 	.word	0x200021ac
 80078d4:	2000000c 	.word	0x2000000c
 80078d8:	200022f4 	.word	0x200022f4
 80078dc:	20002244 	.word	0x20002244

080078e0 <_tx_thread_system_preempt_check>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_preempt_check(VOID)
{
 80078e0:	b480      	push	{r7}
 80078e2:	b089      	sub	sp, #36	@ 0x24
 80078e4:	af00      	add	r7, sp, #0
TX_THREAD       *current_thread;
TX_THREAD       *thread_ptr;


    /* Combine the system state and preempt disable flags into one for comparison.  */
    TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 80078e6:	4b17      	ldr	r3, [pc, #92]	@ (8007944 <_tx_thread_system_preempt_check+0x64>)
 80078e8:	681b      	ldr	r3, [r3, #0]
 80078ea:	61fb      	str	r3, [r7, #28]

    /* Determine if we are in a system state (ISR or Initialization) or internal preemption is disabled.  */
    if (combined_flags == ((ULONG) 0))
 80078ec:	69fb      	ldr	r3, [r7, #28]
 80078ee:	2b00      	cmp	r3, #0
 80078f0:	d121      	bne.n	8007936 <_tx_thread_system_preempt_check+0x56>
    {

        /* No, at thread execution level so continue checking for preemption.  */

        /* Pickup thread pointer.  */
        TX_THREAD_GET_CURRENT(current_thread)
 80078f2:	4b15      	ldr	r3, [pc, #84]	@ (8007948 <_tx_thread_system_preempt_check+0x68>)
 80078f4:	681b      	ldr	r3, [r3, #0]
 80078f6:	61bb      	str	r3, [r7, #24]

        /* Pickup the next execute pointer.  */
        thread_ptr =  _tx_thread_execute_ptr;
 80078f8:	4b14      	ldr	r3, [pc, #80]	@ (800794c <_tx_thread_system_preempt_check+0x6c>)
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	617b      	str	r3, [r7, #20]

        /* Determine if preemption should take place.  */
        if (current_thread != thread_ptr)
 80078fe:	69ba      	ldr	r2, [r7, #24]
 8007900:	697b      	ldr	r3, [r7, #20]
 8007902:	429a      	cmp	r2, r3
 8007904:	d017      	beq.n	8007936 <_tx_thread_system_preempt_check+0x56>
__attribute__( ( always_inline ) ) static inline void _tx_thread_system_return_inline(void)
{
UINT interrupt_save;

    /* Set PendSV to invoke ThreadX scheduler.  */
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8007906:	4b12      	ldr	r3, [pc, #72]	@ (8007950 <_tx_thread_system_preempt_check+0x70>)
 8007908:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800790c:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 800790e:	f3ef 8305 	mrs	r3, IPSR
 8007912:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 8007914:	693b      	ldr	r3, [r7, #16]
    if (_tx_ipsr_get() == 0)
 8007916:	2b00      	cmp	r3, #0
 8007918:	d10c      	bne.n	8007934 <_tx_thread_system_preempt_check+0x54>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800791a:	f3ef 8310 	mrs	r3, PRIMASK
 800791e:	60fb      	str	r3, [r7, #12]
    return(posture);
 8007920:	68fb      	ldr	r3, [r7, #12]
    {
        interrupt_save = __get_interrupt_posture();
 8007922:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8007924:	b662      	cpsie	i
}
 8007926:	bf00      	nop
 8007928:	68bb      	ldr	r3, [r7, #8]
 800792a:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800792c:	687b      	ldr	r3, [r7, #4]
 800792e:	f383 8810 	msr	PRIMASK, r3
}
 8007932:	bf00      	nop
#else
        __enable_interrupts();
#endif
        __restore_interrupt(interrupt_save);
    }
}
 8007934:	bf00      	nop

            /* Return to the system so the higher priority thread can be scheduled.  */
            _tx_thread_system_return();
        }
    }
}
 8007936:	bf00      	nop
 8007938:	3724      	adds	r7, #36	@ 0x24
 800793a:	46bd      	mov	sp, r7
 800793c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007940:	4770      	bx	lr
 8007942:	bf00      	nop
 8007944:	20002244 	.word	0x20002244
 8007948:	200021ac 	.word	0x200021ac
 800794c:	200021b0 	.word	0x200021b0
 8007950:	e000ed04 	.word	0xe000ed04

08007954 <_tx_thread_system_resume>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_resume(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8007954:	b580      	push	{r7, lr}
 8007956:	b096      	sub	sp, #88	@ 0x58
 8007958:	af00      	add	r7, sp, #0
 800795a:	6078      	str	r0, [r7, #4]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800795c:	f3ef 8310 	mrs	r3, PRIMASK
 8007960:	637b      	str	r3, [r7, #52]	@ 0x34
    return(posture);
 8007962:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
    int_posture = __get_interrupt_posture();
 8007964:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("CPSID i" : : : "memory");
 8007966:	b672      	cpsid	i
    return(int_posture);
 8007968:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being resumed.  */
    TX_DISABLE
 800796a:	657b      	str	r3, [r7, #84]	@ 0x54

#ifndef TX_NO_TIMER

    /* Deactivate the timeout timer if necessary.  */
    if (thread_ptr -> tx_thread_timer.tx_timer_internal_list_head != TX_NULL)
 800796c:	687b      	ldr	r3, [r7, #4]
 800796e:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8007970:	2b00      	cmp	r3, #0
 8007972:	d005      	beq.n	8007980 <_tx_thread_system_resume+0x2c>
    {

        /* Deactivate the thread's timeout timer.  */
        _tx_timer_system_deactivate(&(thread_ptr -> tx_thread_timer));
 8007974:	687b      	ldr	r3, [r7, #4]
 8007976:	334c      	adds	r3, #76	@ 0x4c
 8007978:	4618      	mov	r0, r3
 800797a:	f000 fb91 	bl	80080a0 <_tx_timer_system_deactivate>
 800797e:	e002      	b.n	8007986 <_tx_thread_system_resume+0x32>
    }
    else
    {

        /* Clear the remaining time to ensure timer doesn't get activated.  */
        thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks =  ((ULONG) 0);
 8007980:	687b      	ldr	r3, [r7, #4]
 8007982:	2200      	movs	r2, #0
 8007984:	64da      	str	r2, [r3, #76]	@ 0x4c
        time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8007986:	4b6c      	ldr	r3, [pc, #432]	@ (8007b38 <_tx_thread_system_resume+0x1e4>)
 8007988:	681b      	ldr	r3, [r3, #0]
 800798a:	3b01      	subs	r3, #1
 800798c:	4a6a      	ldr	r2, [pc, #424]	@ (8007b38 <_tx_thread_system_resume+0x1e4>)
 800798e:	6013      	str	r3, [r2, #0]

    /* Determine if the thread is in the process of suspending.  If so, the thread
       control block is already on the linked list so nothing needs to be done.  */
    if (thread_ptr -> tx_thread_suspending == TX_FALSE)
 8007990:	687b      	ldr	r3, [r7, #4]
 8007992:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007994:	2b00      	cmp	r3, #0
 8007996:	f040 8083 	bne.w	8007aa0 <_tx_thread_system_resume+0x14c>
    {

        /* Thread is not in the process of suspending. Now check to make sure the thread
           has not already been resumed.  */
        if (thread_ptr -> tx_thread_state != TX_READY)
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800799e:	2b00      	cmp	r3, #0
 80079a0:	f000 8097 	beq.w	8007ad2 <_tx_thread_system_resume+0x17e>
        {

            /* No, now check to see if the delayed suspension flag is set.  */
            if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 80079a4:	687b      	ldr	r3, [r7, #4]
 80079a6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80079a8:	2b00      	cmp	r3, #0
 80079aa:	d172      	bne.n	8007a92 <_tx_thread_system_resume+0x13e>
                /* Resume the thread!  */

                /* Make this thread ready.  */

                /* Change the state to ready.  */
                thread_ptr -> tx_thread_state =  TX_READY;
 80079ac:	687b      	ldr	r3, [r7, #4]
 80079ae:	2200      	movs	r2, #0
 80079b0:	631a      	str	r2, [r3, #48]	@ 0x30

                /* Pickup priority of thread.  */
                priority =  thread_ptr -> tx_thread_priority;
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80079b6:	653b      	str	r3, [r7, #80]	@ 0x50
                thread_ptr -> tx_thread_performance_resume_count++;
#endif

                /* Determine if there are other threads at this priority that are
                   ready.  */
                head_ptr =  _tx_thread_priority_list[priority];
 80079b8:	4a60      	ldr	r2, [pc, #384]	@ (8007b3c <_tx_thread_system_resume+0x1e8>)
 80079ba:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079bc:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80079c0:	64fb      	str	r3, [r7, #76]	@ 0x4c
                if (head_ptr == TX_NULL)
 80079c2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80079c4:	2b00      	cmp	r3, #0
 80079c6:	d154      	bne.n	8007a72 <_tx_thread_system_resume+0x11e>
                {

                    /* First thread at this priority ready.  Add to the front of the list.  */
                    _tx_thread_priority_list[priority] =       thread_ptr;
 80079c8:	495c      	ldr	r1, [pc, #368]	@ (8007b3c <_tx_thread_system_resume+0x1e8>)
 80079ca:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079cc:	687a      	ldr	r2, [r7, #4]
 80079ce:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
                    thread_ptr -> tx_thread_ready_next =       thread_ptr;
 80079d2:	687b      	ldr	r3, [r7, #4]
 80079d4:	687a      	ldr	r2, [r7, #4]
 80079d6:	621a      	str	r2, [r3, #32]
                    thread_ptr -> tx_thread_ready_previous =   thread_ptr;
 80079d8:	687b      	ldr	r3, [r7, #4]
 80079da:	687a      	ldr	r2, [r7, #4]
 80079dc:	625a      	str	r2, [r3, #36]	@ 0x24
                    TX_DIV32_BIT_SET(priority, priority_bit)
                    _tx_thread_priority_map_active =  _tx_thread_priority_map_active | priority_bit;
#endif

                    /* Or in the thread's priority bit.  */
                    TX_MOD32_BIT_SET(priority, priority_bit)
 80079de:	2201      	movs	r2, #1
 80079e0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80079e2:	fa02 f303 	lsl.w	r3, r2, r3
 80079e6:	647b      	str	r3, [r7, #68]	@ 0x44
                    _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] | priority_bit;
 80079e8:	4b55      	ldr	r3, [pc, #340]	@ (8007b40 <_tx_thread_system_resume+0x1ec>)
 80079ea:	681a      	ldr	r2, [r3, #0]
 80079ec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80079ee:	4313      	orrs	r3, r2
 80079f0:	4a53      	ldr	r2, [pc, #332]	@ (8007b40 <_tx_thread_system_resume+0x1ec>)
 80079f2:	6013      	str	r3, [r2, #0]

                    /* Determine if this newly ready thread is the highest priority.  */
                    if (priority < _tx_thread_highest_priority)
 80079f4:	4b53      	ldr	r3, [pc, #332]	@ (8007b44 <_tx_thread_system_resume+0x1f0>)
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 80079fa:	429a      	cmp	r2, r3
 80079fc:	d269      	bcs.n	8007ad2 <_tx_thread_system_resume+0x17e>
                    {

                        /* A new highest priority thread is present. */

                        /* Update the highest priority variable.  */
                        _tx_thread_highest_priority =  priority;
 80079fe:	4a51      	ldr	r2, [pc, #324]	@ (8007b44 <_tx_thread_system_resume+0x1f0>)
 8007a00:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007a02:	6013      	str	r3, [r2, #0]

                        /* Pickup the execute pointer. Since it is going to be referenced multiple
                           times, it is placed in a local variable.  */
                        execute_ptr =  _tx_thread_execute_ptr;
 8007a04:	4b50      	ldr	r3, [pc, #320]	@ (8007b48 <_tx_thread_system_resume+0x1f4>)
 8007a06:	681b      	ldr	r3, [r3, #0]
 8007a08:	643b      	str	r3, [r7, #64]	@ 0x40

                        /* Determine if no thread is currently executing.  */
                        if (execute_ptr == TX_NULL)
 8007a0a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a0c:	2b00      	cmp	r3, #0
 8007a0e:	d103      	bne.n	8007a18 <_tx_thread_system_resume+0xc4>
                        {

                            /* Simply setup the execute pointer.  */
                            _tx_thread_execute_ptr =  thread_ptr;
 8007a10:	4a4d      	ldr	r2, [pc, #308]	@ (8007b48 <_tx_thread_system_resume+0x1f4>)
 8007a12:	687b      	ldr	r3, [r7, #4]
 8007a14:	6013      	str	r3, [r2, #0]
 8007a16:	e05c      	b.n	8007ad2 <_tx_thread_system_resume+0x17e>
                        {

                            /* Another thread has been scheduled for execution.  */

                            /* Check to see if this is a higher priority thread and determine if preemption is allowed.  */
                            if (priority < execute_ptr -> tx_thread_preempt_threshold)
 8007a18:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8007a1a:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007a1c:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007a1e:	429a      	cmp	r2, r3
 8007a20:	d257      	bcs.n	8007ad2 <_tx_thread_system_resume+0x17e>
                                execute_ptr -> tx_thread_performance_last_preempting_thread =  thread_ptr;

#endif

                                /* Yes, modify the execute thread pointer.  */
                                _tx_thread_execute_ptr =  thread_ptr;
 8007a22:	4a49      	ldr	r2, [pc, #292]	@ (8007b48 <_tx_thread_system_resume+0x1f4>)
 8007a24:	687b      	ldr	r3, [r7, #4]
 8007a26:	6013      	str	r3, [r2, #0]
 8007a28:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007a2a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007a2c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007a2e:	f383 8810 	msr	PRIMASK, r3
}
 8007a32:	bf00      	nop
                                TX_THREAD_STACK_CHECK(thread_ptr)
#endif

                                /* Now determine if preemption should take place. This is only possible if the current thread pointer is
                                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8007a34:	4b40      	ldr	r3, [pc, #256]	@ (8007b38 <_tx_thread_system_resume+0x1e4>)
 8007a36:	681b      	ldr	r3, [r3, #0]
 8007a38:	63fb      	str	r3, [r7, #60]	@ 0x3c
                                if (combined_flags == ((ULONG) 0))
 8007a3a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007a3c:	2b00      	cmp	r3, #0
 8007a3e:	d174      	bne.n	8007b2a <_tx_thread_system_resume+0x1d6>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8007a40:	4b42      	ldr	r3, [pc, #264]	@ (8007b4c <_tx_thread_system_resume+0x1f8>)
 8007a42:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007a46:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007a48:	f3ef 8305 	mrs	r3, IPSR
 8007a4c:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(ipsr_value);
 8007a4e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    if (_tx_ipsr_get() == 0)
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d10c      	bne.n	8007a6e <_tx_thread_system_resume+0x11a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007a54:	f3ef 8310 	mrs	r3, PRIMASK
 8007a58:	627b      	str	r3, [r7, #36]	@ 0x24
    return(posture);
 8007a5a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
        interrupt_save = __get_interrupt_posture();
 8007a5c:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8007a5e:	b662      	cpsie	i
}
 8007a60:	bf00      	nop
 8007a62:	6a3b      	ldr	r3, [r7, #32]
 8007a64:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007a66:	69fb      	ldr	r3, [r7, #28]
 8007a68:	f383 8810 	msr	PRIMASK, r3
}
 8007a6c:	bf00      	nop
}
 8007a6e:	bf00      	nop
                                    /* Preemption is needed - return to the system!  */
                                    _tx_thread_system_return();
                                }

                                /* Return in-line when MISRA is not enabled.  */
                                return;
 8007a70:	e05b      	b.n	8007b2a <_tx_thread_system_resume+0x1d6>
                {

                    /* No, there are other threads at this priority already ready.  */

                    /* Just add this thread to the priority list.  */
                    tail_ptr =                                 head_ptr -> tx_thread_ready_previous;
 8007a72:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a74:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007a76:	64bb      	str	r3, [r7, #72]	@ 0x48
                    tail_ptr -> tx_thread_ready_next =         thread_ptr;
 8007a78:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007a7a:	687a      	ldr	r2, [r7, #4]
 8007a7c:	621a      	str	r2, [r3, #32]
                    head_ptr -> tx_thread_ready_previous =     thread_ptr;
 8007a7e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a80:	687a      	ldr	r2, [r7, #4]
 8007a82:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_previous =   tail_ptr;
 8007a84:	687b      	ldr	r3, [r7, #4]
 8007a86:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a88:	625a      	str	r2, [r3, #36]	@ 0x24
                    thread_ptr -> tx_thread_ready_next =       head_ptr;
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007a8e:	621a      	str	r2, [r3, #32]
 8007a90:	e01f      	b.n	8007ad2 <_tx_thread_system_resume+0x17e>
            /* Else, delayed suspend flag was set.  */
            else
            {

                /* Clear the delayed suspend flag and change the state.  */
                thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	2200      	movs	r2, #0
 8007a96:	635a      	str	r2, [r3, #52]	@ 0x34
                thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8007a98:	687b      	ldr	r3, [r7, #4]
 8007a9a:	2203      	movs	r2, #3
 8007a9c:	631a      	str	r2, [r3, #48]	@ 0x30
 8007a9e:	e018      	b.n	8007ad2 <_tx_thread_system_resume+0x17e>
        /* A resumption occurred in the middle of a previous thread suspension.  */

        /* Make sure the type of suspension under way is not a terminate or
           thread completion.  In either of these cases, do not void the
           interrupted suspension processing.  */
        if (thread_ptr -> tx_thread_state != TX_COMPLETED)
 8007aa0:	687b      	ldr	r3, [r7, #4]
 8007aa2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007aa4:	2b01      	cmp	r3, #1
 8007aa6:	d014      	beq.n	8007ad2 <_tx_thread_system_resume+0x17e>
        {

            /* Make sure the thread isn't terminated.  */
            if (thread_ptr -> tx_thread_state != TX_TERMINATED)
 8007aa8:	687b      	ldr	r3, [r7, #4]
 8007aaa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007aac:	2b02      	cmp	r3, #2
 8007aae:	d010      	beq.n	8007ad2 <_tx_thread_system_resume+0x17e>
            {

                /* No, now check to see if the delayed suspension flag is set.  */
                if (thread_ptr -> tx_thread_delayed_suspend == TX_FALSE)
 8007ab0:	687b      	ldr	r3, [r7, #4]
 8007ab2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d106      	bne.n	8007ac6 <_tx_thread_system_resume+0x172>
                {

                    /* Clear the suspending flag.  */
                    thread_ptr -> tx_thread_suspending =   TX_FALSE;
 8007ab8:	687b      	ldr	r3, [r7, #4]
 8007aba:	2200      	movs	r2, #0
 8007abc:	639a      	str	r2, [r3, #56]	@ 0x38

                    /* Restore the state to ready.  */
                    thread_ptr -> tx_thread_state =        TX_READY;
 8007abe:	687b      	ldr	r3, [r7, #4]
 8007ac0:	2200      	movs	r2, #0
 8007ac2:	631a      	str	r2, [r3, #48]	@ 0x30
 8007ac4:	e005      	b.n	8007ad2 <_tx_thread_system_resume+0x17e>
                }
                else
                {

                    /* Clear the delayed suspend flag and change the state.  */
                    thread_ptr -> tx_thread_delayed_suspend =  TX_FALSE;
 8007ac6:	687b      	ldr	r3, [r7, #4]
 8007ac8:	2200      	movs	r2, #0
 8007aca:	635a      	str	r2, [r3, #52]	@ 0x34
                    thread_ptr -> tx_thread_state =            TX_SUSPENDED;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	2203      	movs	r2, #3
 8007ad0:	631a      	str	r2, [r3, #48]	@ 0x30
        }
    }
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8007ad2:	4b1f      	ldr	r3, [pc, #124]	@ (8007b50 <_tx_thread_system_resume+0x1fc>)
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007ad8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007ada:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007adc:	69bb      	ldr	r3, [r7, #24]
 8007ade:	f383 8810 	msr	PRIMASK, r3
}
 8007ae2:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8007ae4:	4b18      	ldr	r3, [pc, #96]	@ (8007b48 <_tx_thread_system_resume+0x1f4>)
 8007ae6:	681b      	ldr	r3, [r3, #0]
 8007ae8:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007aea:	429a      	cmp	r2, r3
 8007aec:	d020      	beq.n	8007b30 <_tx_thread_system_resume+0x1dc>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Now determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8007aee:	4b12      	ldr	r3, [pc, #72]	@ (8007b38 <_tx_thread_system_resume+0x1e4>)
 8007af0:	681b      	ldr	r3, [r3, #0]
 8007af2:	63fb      	str	r3, [r7, #60]	@ 0x3c
        if (combined_flags == ((ULONG) 0))
 8007af4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007af6:	2b00      	cmp	r3, #0
 8007af8:	d11a      	bne.n	8007b30 <_tx_thread_system_resume+0x1dc>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8007afa:	4b14      	ldr	r3, [pc, #80]	@ (8007b4c <_tx_thread_system_resume+0x1f8>)
 8007afc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007b00:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007b02:	f3ef 8305 	mrs	r3, IPSR
 8007b06:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8007b08:	697b      	ldr	r3, [r7, #20]
    if (_tx_ipsr_get() == 0)
 8007b0a:	2b00      	cmp	r3, #0
 8007b0c:	d10f      	bne.n	8007b2e <_tx_thread_system_resume+0x1da>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007b0e:	f3ef 8310 	mrs	r3, PRIMASK
 8007b12:	613b      	str	r3, [r7, #16]
    return(posture);
 8007b14:	693b      	ldr	r3, [r7, #16]
        interrupt_save = __get_interrupt_posture();
 8007b16:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8007b18:	b662      	cpsie	i
}
 8007b1a:	bf00      	nop
 8007b1c:	68fb      	ldr	r3, [r7, #12]
 8007b1e:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	f383 8810 	msr	PRIMASK, r3
}
 8007b26:	bf00      	nop
}
 8007b28:	e001      	b.n	8007b2e <_tx_thread_system_resume+0x1da>
                                return;
 8007b2a:	bf00      	nop
 8007b2c:	e000      	b.n	8007b30 <_tx_thread_system_resume+0x1dc>
 8007b2e:	bf00      	nop

            /* Preemption is needed - return to the system!  */
            _tx_thread_system_return();
        }
    }
}
 8007b30:	3758      	adds	r7, #88	@ 0x58
 8007b32:	46bd      	mov	sp, r7
 8007b34:	bd80      	pop	{r7, pc}
 8007b36:	bf00      	nop
 8007b38:	20002244 	.word	0x20002244
 8007b3c:	200021c4 	.word	0x200021c4
 8007b40:	200021bc 	.word	0x200021bc
 8007b44:	200021c0 	.word	0x200021c0
 8007b48:	200021b0 	.word	0x200021b0
 8007b4c:	e000ed04 	.word	0xe000ed04
 8007b50:	200021ac 	.word	0x200021ac

08007b54 <_tx_thread_system_suspend>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_system_suspend(TX_THREAD *thread_ptr)
#ifndef TX_NOT_INTERRUPTABLE
{
 8007b54:	b580      	push	{r7, lr}
 8007b56:	b09e      	sub	sp, #120	@ 0x78
 8007b58:	af00      	add	r7, sp, #0
 8007b5a:	6078      	str	r0, [r7, #4]
TX_TRACE_BUFFER_ENTRY       *entry_ptr;
ULONG                       time_stamp =  ((ULONG) 0);
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(current_thread)
 8007b5c:	4b81      	ldr	r3, [pc, #516]	@ (8007d64 <_tx_thread_system_suspend+0x210>)
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	677b      	str	r3, [r7, #116]	@ 0x74
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007b62:	f3ef 8310 	mrs	r3, PRIMASK
 8007b66:	64fb      	str	r3, [r7, #76]	@ 0x4c
    return(posture);
 8007b68:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
    int_posture = __get_interrupt_posture();
 8007b6a:	64bb      	str	r3, [r7, #72]	@ 0x48
    __asm__ volatile ("CPSID i" : : : "memory");
 8007b6c:	b672      	cpsid	i
    return(int_posture);
 8007b6e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
    /* Check this thread's stack.  */
    TX_THREAD_STACK_CHECK(thread_ptr)
#endif

    /* Lockout interrupts while the thread is being suspended.  */
    TX_DISABLE
 8007b70:	673b      	str	r3, [r7, #112]	@ 0x70

#ifndef TX_NO_TIMER

    /* Is the current thread suspending?  */
    if (thread_ptr == current_thread)
 8007b72:	687a      	ldr	r2, [r7, #4]
 8007b74:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007b76:	429a      	cmp	r2, r3
 8007b78:	d112      	bne.n	8007ba0 <_tx_thread_system_suspend+0x4c>
    {

        /* Pickup the wait option.  */
        timeout =  thread_ptr -> tx_thread_timer.tx_timer_internal_remaining_ticks;
 8007b7a:	687b      	ldr	r3, [r7, #4]
 8007b7c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007b7e:	66fb      	str	r3, [r7, #108]	@ 0x6c

        /* Determine if an activation is needed.  */
        if (timeout != TX_NO_WAIT)
 8007b80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b82:	2b00      	cmp	r3, #0
 8007b84:	d008      	beq.n	8007b98 <_tx_thread_system_suspend+0x44>
        {

            /* Make sure the suspension is not a wait-forever.  */
            if (timeout != TX_WAIT_FOREVER)
 8007b86:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b88:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007b8c:	d004      	beq.n	8007b98 <_tx_thread_system_suspend+0x44>
            {

                /* Activate the thread timer with the timeout value setup in the caller.  */
                _tx_timer_system_activate(&(thread_ptr -> tx_thread_timer));
 8007b8e:	687b      	ldr	r3, [r7, #4]
 8007b90:	334c      	adds	r3, #76	@ 0x4c
 8007b92:	4618      	mov	r0, r3
 8007b94:	f000 fa22 	bl	8007fdc <_tx_timer_system_activate>
            }
        }

        /* Yes, reset time slice for current thread.  */
        _tx_timer_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8007b98:	687b      	ldr	r3, [r7, #4]
 8007b9a:	69db      	ldr	r3, [r3, #28]
 8007b9c:	4a72      	ldr	r2, [pc, #456]	@ (8007d68 <_tx_thread_system_suspend+0x214>)
 8007b9e:	6013      	str	r3, [r2, #0]
    }
#endif

    /* Decrease the preempt disabled count.  */
    _tx_thread_preempt_disable--;
 8007ba0:	4b72      	ldr	r3, [pc, #456]	@ (8007d6c <_tx_thread_system_suspend+0x218>)
 8007ba2:	681b      	ldr	r3, [r3, #0]
 8007ba4:	3b01      	subs	r3, #1
 8007ba6:	4a71      	ldr	r2, [pc, #452]	@ (8007d6c <_tx_thread_system_suspend+0x218>)
 8007ba8:	6013      	str	r3, [r2, #0]
    _tx_thread_performance_suspend_count++;
#endif

    /* Check to make sure the thread suspending flag is still set.  If not, it
       has already been resumed.  */
    if (thread_ptr -> tx_thread_suspending == TX_TRUE)
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007bae:	2b01      	cmp	r3, #1
 8007bb0:	f040 80a6 	bne.w	8007d00 <_tx_thread_system_suspend+0x1ac>
            time_stamp =  entry_ptr -> tx_trace_buffer_entry_time_stamp;
        }
#endif

        /* Actually suspend this thread.  But first, clear the suspending flag.  */
        thread_ptr -> tx_thread_suspending =  TX_FALSE;
 8007bb4:	687b      	ldr	r3, [r7, #4]
 8007bb6:	2200      	movs	r2, #0
 8007bb8:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Pickup priority of thread.  */
        priority =  thread_ptr -> tx_thread_priority;
 8007bba:	687b      	ldr	r3, [r7, #4]
 8007bbc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007bbe:	66bb      	str	r3, [r7, #104]	@ 0x68

        /* Pickup the next ready thread pointer.  */
        ready_next =      thread_ptr -> tx_thread_ready_next;
 8007bc0:	687b      	ldr	r3, [r7, #4]
 8007bc2:	6a1b      	ldr	r3, [r3, #32]
 8007bc4:	667b      	str	r3, [r7, #100]	@ 0x64

        /* Determine if there are other threads at this priority that are
           ready.  */
        if (ready_next != thread_ptr)
 8007bc6:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007bc8:	687b      	ldr	r3, [r7, #4]
 8007bca:	429a      	cmp	r2, r3
 8007bcc:	d015      	beq.n	8007bfa <_tx_thread_system_suspend+0xa6>
        {

            /* Yes, there are other threads at this priority ready.  */

            /* Pickup the previous ready thread pointer.  */
            ready_previous =  thread_ptr -> tx_thread_ready_previous;
 8007bce:	687b      	ldr	r3, [r7, #4]
 8007bd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007bd2:	653b      	str	r3, [r7, #80]	@ 0x50

            /* Just remove this thread from the priority list.  */
            ready_next -> tx_thread_ready_previous =    ready_previous;
 8007bd4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007bd6:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007bd8:	625a      	str	r2, [r3, #36]	@ 0x24
            ready_previous -> tx_thread_ready_next =    ready_next;
 8007bda:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007bdc:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007bde:	621a      	str	r2, [r3, #32]

            /* Determine if this is the head of the priority list.  */
            if (_tx_thread_priority_list[priority] == thread_ptr)
 8007be0:	4a63      	ldr	r2, [pc, #396]	@ (8007d70 <_tx_thread_system_suspend+0x21c>)
 8007be2:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007be4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007be8:	687a      	ldr	r2, [r7, #4]
 8007bea:	429a      	cmp	r2, r3
 8007bec:	d157      	bne.n	8007c9e <_tx_thread_system_suspend+0x14a>
            {

                /* Update the head pointer of this priority list.  */
                _tx_thread_priority_list[priority] =  ready_next;
 8007bee:	4960      	ldr	r1, [pc, #384]	@ (8007d70 <_tx_thread_system_suspend+0x21c>)
 8007bf0:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007bf2:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007bf4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
 8007bf8:	e051      	b.n	8007c9e <_tx_thread_system_suspend+0x14a>
        else
        {

            /* This is the only thread at this priority ready to run.  Set the head
               pointer to NULL.  */
            _tx_thread_priority_list[priority] =    TX_NULL;
 8007bfa:	4a5d      	ldr	r2, [pc, #372]	@ (8007d70 <_tx_thread_system_suspend+0x21c>)
 8007bfc:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007bfe:	2100      	movs	r1, #0
 8007c00:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
            /* Calculate the index into the bit map array.  */
            map_index =  priority/((UINT) 32);
#endif

            /* Clear this priority bit in the ready priority bit map.  */
            TX_MOD32_BIT_SET(priority, priority_bit)
 8007c04:	2201      	movs	r2, #1
 8007c06:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007c08:	fa02 f303 	lsl.w	r3, r2, r3
 8007c0c:	663b      	str	r3, [r7, #96]	@ 0x60
            _tx_thread_priority_maps[MAP_INDEX] =  _tx_thread_priority_maps[MAP_INDEX] & (~(priority_bit));
 8007c0e:	4b59      	ldr	r3, [pc, #356]	@ (8007d74 <_tx_thread_system_suspend+0x220>)
 8007c10:	681a      	ldr	r2, [r3, #0]
 8007c12:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007c14:	43db      	mvns	r3, r3
 8007c16:	4013      	ands	r3, r2
 8007c18:	4a56      	ldr	r2, [pc, #344]	@ (8007d74 <_tx_thread_system_suspend+0x220>)
 8007c1a:	6013      	str	r3, [r2, #0]
            /* Calculate the base priority as well.  */
            base_priority =  map_index * ((UINT) 32);
#else

            /* Setup the base priority to zero.  */
            base_priority =   ((UINT) 0);
 8007c1c:	2300      	movs	r3, #0
 8007c1e:	65fb      	str	r3, [r7, #92]	@ 0x5c
#endif

            /* Setup working variable for the priority map.  */
            priority_map =    _tx_thread_priority_maps[MAP_INDEX];
 8007c20:	4b54      	ldr	r3, [pc, #336]	@ (8007d74 <_tx_thread_system_suspend+0x220>)
 8007c22:	681b      	ldr	r3, [r3, #0]
 8007c24:	65bb      	str	r3, [r7, #88]	@ 0x58

            /* Make a quick check for no other threads ready for execution.  */
            if (priority_map == ((ULONG) 0))
 8007c26:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007c28:	2b00      	cmp	r3, #0
 8007c2a:	d12b      	bne.n	8007c84 <_tx_thread_system_suspend+0x130>
            {

                /* Nothing else is ready.  Set highest priority and execute thread
                   accordingly.  */
                _tx_thread_highest_priority =  ((UINT) TX_MAX_PRIORITIES);
 8007c2c:	4b52      	ldr	r3, [pc, #328]	@ (8007d78 <_tx_thread_system_suspend+0x224>)
 8007c2e:	2220      	movs	r2, #32
 8007c30:	601a      	str	r2, [r3, #0]
                _tx_thread_execute_ptr =       TX_NULL;
 8007c32:	4b52      	ldr	r3, [pc, #328]	@ (8007d7c <_tx_thread_system_suspend+0x228>)
 8007c34:	2200      	movs	r2, #0
 8007c36:	601a      	str	r2, [r3, #0]
 8007c38:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007c3a:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007c3c:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007c3e:	f383 8810 	msr	PRIMASK, r3
}
 8007c42:	bf00      	nop
                /* Restore interrupts.  */
                TX_RESTORE

                /* Determine if preemption should take place. This is only possible if the current thread pointer is
                   not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
                TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8007c44:	4b49      	ldr	r3, [pc, #292]	@ (8007d6c <_tx_thread_system_suspend+0x218>)
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	657b      	str	r3, [r7, #84]	@ 0x54
                if (combined_flags == ((ULONG) 0))
 8007c4a:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007c4c:	2b00      	cmp	r3, #0
 8007c4e:	f040 8081 	bne.w	8007d54 <_tx_thread_system_suspend+0x200>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8007c52:	4b4b      	ldr	r3, [pc, #300]	@ (8007d80 <_tx_thread_system_suspend+0x22c>)
 8007c54:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007c58:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007c5a:	f3ef 8305 	mrs	r3, IPSR
 8007c5e:	643b      	str	r3, [r7, #64]	@ 0x40
    return(ipsr_value);
 8007c60:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    if (_tx_ipsr_get() == 0)
 8007c62:	2b00      	cmp	r3, #0
 8007c64:	d10c      	bne.n	8007c80 <_tx_thread_system_suspend+0x12c>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007c66:	f3ef 8310 	mrs	r3, PRIMASK
 8007c6a:	63fb      	str	r3, [r7, #60]	@ 0x3c
    return(posture);
 8007c6c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        interrupt_save = __get_interrupt_posture();
 8007c6e:	63bb      	str	r3, [r7, #56]	@ 0x38
    __asm__ volatile ("CPSIE  i": : : "memory");
 8007c70:	b662      	cpsie	i
}
 8007c72:	bf00      	nop
 8007c74:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007c76:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007c78:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007c7a:	f383 8810 	msr	PRIMASK, r3
}
 8007c7e:	bf00      	nop
}
 8007c80:	bf00      	nop
                    /* Preemption is needed - return to the system!  */
                    _tx_thread_system_return();
                }

                /* Return to caller.  */
                return;
 8007c82:	e067      	b.n	8007d54 <_tx_thread_system_suspend+0x200>
            {

                /* Other threads at different priority levels are ready to run.  */

                /* Calculate the lowest bit set in the priority map. */
                TX_LOWEST_SET_BIT_CALCULATE(priority_map, priority_bit)
 8007c84:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007c86:	fa93 f3a3 	rbit	r3, r3
 8007c8a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007c8c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8007c8e:	fab3 f383 	clz	r3, r3
 8007c92:	663b      	str	r3, [r7, #96]	@ 0x60

                /* Setup the next highest priority variable.  */
                _tx_thread_highest_priority =  base_priority + ((UINT) priority_bit);
 8007c94:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 8007c96:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007c98:	4413      	add	r3, r2
 8007c9a:	4a37      	ldr	r2, [pc, #220]	@ (8007d78 <_tx_thread_system_suspend+0x224>)
 8007c9c:	6013      	str	r3, [r2, #0]
            }
        }

        /* Determine if the suspending thread is the thread designated to execute.  */
        if (thread_ptr == _tx_thread_execute_ptr)
 8007c9e:	4b37      	ldr	r3, [pc, #220]	@ (8007d7c <_tx_thread_system_suspend+0x228>)
 8007ca0:	681b      	ldr	r3, [r3, #0]
 8007ca2:	687a      	ldr	r2, [r7, #4]
 8007ca4:	429a      	cmp	r2, r3
 8007ca6:	d12b      	bne.n	8007d00 <_tx_thread_system_suspend+0x1ac>
        {

            /* Pickup the highest priority thread to execute.  */
            _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8007ca8:	4b33      	ldr	r3, [pc, #204]	@ (8007d78 <_tx_thread_system_suspend+0x224>)
 8007caa:	681b      	ldr	r3, [r3, #0]
 8007cac:	4a30      	ldr	r2, [pc, #192]	@ (8007d70 <_tx_thread_system_suspend+0x21c>)
 8007cae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007cb2:	4a32      	ldr	r2, [pc, #200]	@ (8007d7c <_tx_thread_system_suspend+0x228>)
 8007cb4:	6013      	str	r3, [r2, #0]
 8007cb6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007cb8:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007cba:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8007cbc:	f383 8810 	msr	PRIMASK, r3
}
 8007cc0:	bf00      	nop
            /* Restore interrupts.  */
            TX_RESTORE

            /* Determine if preemption should take place. This is only possible if the current thread pointer is
               not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
            TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8007cc2:	4b2a      	ldr	r3, [pc, #168]	@ (8007d6c <_tx_thread_system_suspend+0x218>)
 8007cc4:	681b      	ldr	r3, [r3, #0]
 8007cc6:	657b      	str	r3, [r7, #84]	@ 0x54
            if (combined_flags == ((ULONG) 0))
 8007cc8:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007cca:	2b00      	cmp	r3, #0
 8007ccc:	d144      	bne.n	8007d58 <_tx_thread_system_suspend+0x204>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8007cce:	4b2c      	ldr	r3, [pc, #176]	@ (8007d80 <_tx_thread_system_suspend+0x22c>)
 8007cd0:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007cd4:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007cd6:	f3ef 8305 	mrs	r3, IPSR
 8007cda:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(ipsr_value);
 8007cdc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    if (_tx_ipsr_get() == 0)
 8007cde:	2b00      	cmp	r3, #0
 8007ce0:	d10c      	bne.n	8007cfc <_tx_thread_system_suspend+0x1a8>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007ce2:	f3ef 8310 	mrs	r3, PRIMASK
 8007ce6:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8007ce8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
        interrupt_save = __get_interrupt_posture();
 8007cea:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSIE  i": : : "memory");
 8007cec:	b662      	cpsie	i
}
 8007cee:	bf00      	nop
 8007cf0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007cf2:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007cf4:	6a3b      	ldr	r3, [r7, #32]
 8007cf6:	f383 8810 	msr	PRIMASK, r3
}
 8007cfa:	bf00      	nop
}
 8007cfc:	bf00      	nop
                /* Preemption is needed - return to the system!  */
                _tx_thread_system_return();
            }

            /* Return to caller.  */
            return;
 8007cfe:	e02b      	b.n	8007d58 <_tx_thread_system_suspend+0x204>
 8007d00:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007d02:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007d04:	69fb      	ldr	r3, [r7, #28]
 8007d06:	f383 8810 	msr	PRIMASK, r3
}
 8007d0a:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Determine if a preemption condition is present.  */
    if (current_thread != _tx_thread_execute_ptr)
 8007d0c:	4b1b      	ldr	r3, [pc, #108]	@ (8007d7c <_tx_thread_system_suspend+0x228>)
 8007d0e:	681b      	ldr	r3, [r3, #0]
 8007d10:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8007d12:	429a      	cmp	r2, r3
 8007d14:	d022      	beq.n	8007d5c <_tx_thread_system_suspend+0x208>
        TX_THREAD_STACK_CHECK(thread_ptr)
#endif

        /* Determine if preemption should take place. This is only possible if the current thread pointer is
           not the same as the execute thread pointer AND the system state and preempt disable flags are clear.  */
        TX_THREAD_SYSTEM_RETURN_CHECK(combined_flags)
 8007d16:	4b15      	ldr	r3, [pc, #84]	@ (8007d6c <_tx_thread_system_suspend+0x218>)
 8007d18:	681b      	ldr	r3, [r3, #0]
 8007d1a:	657b      	str	r3, [r7, #84]	@ 0x54
        if (combined_flags == ((ULONG) 0))
 8007d1c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007d1e:	2b00      	cmp	r3, #0
 8007d20:	d11c      	bne.n	8007d5c <_tx_thread_system_suspend+0x208>
    *((volatile ULONG *) 0xE000ED04) = ((ULONG) 0x10000000);
 8007d22:	4b17      	ldr	r3, [pc, #92]	@ (8007d80 <_tx_thread_system_suspend+0x22c>)
 8007d24:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8007d28:	601a      	str	r2, [r3, #0]
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 8007d2a:	f3ef 8305 	mrs	r3, IPSR
 8007d2e:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 8007d30:	69bb      	ldr	r3, [r7, #24]
    if (_tx_ipsr_get() == 0)
 8007d32:	2b00      	cmp	r3, #0
 8007d34:	d10c      	bne.n	8007d50 <_tx_thread_system_suspend+0x1fc>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007d36:	f3ef 8310 	mrs	r3, PRIMASK
 8007d3a:	617b      	str	r3, [r7, #20]
    return(posture);
 8007d3c:	697b      	ldr	r3, [r7, #20]
        interrupt_save = __get_interrupt_posture();
 8007d3e:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSIE  i": : : "memory");
 8007d40:	b662      	cpsie	i
}
 8007d42:	bf00      	nop
 8007d44:	693b      	ldr	r3, [r7, #16]
 8007d46:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007d48:	68fb      	ldr	r3, [r7, #12]
 8007d4a:	f383 8810 	msr	PRIMASK, r3
}
 8007d4e:	bf00      	nop
}
 8007d50:	bf00      	nop
            _tx_thread_system_return();
        }
    }

    /* Return to caller.  */
    return;
 8007d52:	e003      	b.n	8007d5c <_tx_thread_system_suspend+0x208>
                return;
 8007d54:	bf00      	nop
 8007d56:	e002      	b.n	8007d5e <_tx_thread_system_suspend+0x20a>
            return;
 8007d58:	bf00      	nop
 8007d5a:	e000      	b.n	8007d5e <_tx_thread_system_suspend+0x20a>
    return;
 8007d5c:	bf00      	nop
}
 8007d5e:	3778      	adds	r7, #120	@ 0x78
 8007d60:	46bd      	mov	sp, r7
 8007d62:	bd80      	pop	{r7, pc}
 8007d64:	200021ac 	.word	0x200021ac
 8007d68:	200027b0 	.word	0x200027b0
 8007d6c:	20002244 	.word	0x20002244
 8007d70:	200021c4 	.word	0x200021c4
 8007d74:	200021bc 	.word	0x200021bc
 8007d78:	200021c0 	.word	0x200021c0
 8007d7c:	200021b0 	.word	0x200021b0
 8007d80:	e000ed04 	.word	0xe000ed04

08007d84 <_tx_thread_time_slice>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_time_slice(VOID)
{
 8007d84:	b480      	push	{r7}
 8007d86:	b087      	sub	sp, #28
 8007d88:	af00      	add	r7, sp, #0
ULONG           system_state;
UINT            preempt_disable;
#endif

    /* Pickup thread pointer.  */
    TX_THREAD_GET_CURRENT(thread_ptr)
 8007d8a:	4b21      	ldr	r3, [pc, #132]	@ (8007e10 <_tx_thread_time_slice+0x8c>)
 8007d8c:	681b      	ldr	r3, [r3, #0]
 8007d8e:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007d90:	f3ef 8310 	mrs	r3, PRIMASK
 8007d94:	60fb      	str	r3, [r7, #12]
    return(posture);
 8007d96:	68fb      	ldr	r3, [r7, #12]
    int_posture = __get_interrupt_posture();
 8007d98:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007d9a:	b672      	cpsid	i
    return(int_posture);
 8007d9c:	68bb      	ldr	r3, [r7, #8]
    /* Set the next thread pointer to NULL.  */
    next_thread_ptr =  TX_NULL;
#endif

    /* Lockout interrupts while the time-slice is evaluated.  */
    TX_DISABLE
 8007d9e:	613b      	str	r3, [r7, #16]

    /* Clear the expired time-slice flag.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8007da0:	4b1c      	ldr	r3, [pc, #112]	@ (8007e14 <_tx_thread_time_slice+0x90>)
 8007da2:	2200      	movs	r2, #0
 8007da4:	601a      	str	r2, [r3, #0]

    /* Make sure the thread pointer is valid.  */
    if (thread_ptr != TX_NULL)
 8007da6:	697b      	ldr	r3, [r7, #20]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d024      	beq.n	8007df6 <_tx_thread_time_slice+0x72>
    {

        /* Make sure the thread is still active, i.e. not suspended.  */
        if (thread_ptr -> tx_thread_state == TX_READY)
 8007dac:	697b      	ldr	r3, [r7, #20]
 8007dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007db0:	2b00      	cmp	r3, #0
 8007db2:	d120      	bne.n	8007df6 <_tx_thread_time_slice+0x72>
        {

            /* Setup a fresh time-slice for the thread.  */
            thread_ptr -> tx_thread_time_slice =  thread_ptr -> tx_thread_new_time_slice;
 8007db4:	697b      	ldr	r3, [r7, #20]
 8007db6:	69da      	ldr	r2, [r3, #28]
 8007db8:	697b      	ldr	r3, [r7, #20]
 8007dba:	619a      	str	r2, [r3, #24]

            /* Reset the actual time-slice variable.  */
            _tx_timer_time_slice =  thread_ptr -> tx_thread_time_slice;
 8007dbc:	697b      	ldr	r3, [r7, #20]
 8007dbe:	699b      	ldr	r3, [r3, #24]
 8007dc0:	4a15      	ldr	r2, [pc, #84]	@ (8007e18 <_tx_thread_time_slice+0x94>)
 8007dc2:	6013      	str	r3, [r2, #0]

            /* Determine if there is another thread at the same priority and preemption-threshold
               is not set.  Preemption-threshold overrides time-slicing.  */
            if (thread_ptr -> tx_thread_ready_next != thread_ptr)
 8007dc4:	697b      	ldr	r3, [r7, #20]
 8007dc6:	6a1b      	ldr	r3, [r3, #32]
 8007dc8:	697a      	ldr	r2, [r7, #20]
 8007dca:	429a      	cmp	r2, r3
 8007dcc:	d013      	beq.n	8007df6 <_tx_thread_time_slice+0x72>
            {

                /* Check to see if preemption-threshold is not being used.  */
                if (thread_ptr -> tx_thread_priority == thread_ptr -> tx_thread_preempt_threshold)
 8007dce:	697b      	ldr	r3, [r7, #20]
 8007dd0:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8007dd2:	697b      	ldr	r3, [r7, #20]
 8007dd4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8007dd6:	429a      	cmp	r2, r3
 8007dd8:	d10d      	bne.n	8007df6 <_tx_thread_time_slice+0x72>

                    /* Preemption-threshold is not being used by this thread.  */

                    /* There is another thread at this priority, make it the highest at
                       this priority level.  */
                    _tx_thread_priority_list[thread_ptr -> tx_thread_priority] =  thread_ptr -> tx_thread_ready_next;
 8007dda:	697b      	ldr	r3, [r7, #20]
 8007ddc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8007dde:	697a      	ldr	r2, [r7, #20]
 8007de0:	6a12      	ldr	r2, [r2, #32]
 8007de2:	490e      	ldr	r1, [pc, #56]	@ (8007e1c <_tx_thread_time_slice+0x98>)
 8007de4:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

                    /* Designate the highest priority thread as the one to execute.  Don't use this
                       thread's priority as an index just in case a higher priority thread is now
                       ready!  */
                    _tx_thread_execute_ptr =  _tx_thread_priority_list[_tx_thread_highest_priority];
 8007de8:	4b0d      	ldr	r3, [pc, #52]	@ (8007e20 <_tx_thread_time_slice+0x9c>)
 8007dea:	681b      	ldr	r3, [r3, #0]
 8007dec:	4a0b      	ldr	r2, [pc, #44]	@ (8007e1c <_tx_thread_time_slice+0x98>)
 8007dee:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8007df2:	4a0c      	ldr	r2, [pc, #48]	@ (8007e24 <_tx_thread_time_slice+0xa0>)
 8007df4:	6013      	str	r3, [r2, #0]
 8007df6:	693b      	ldr	r3, [r7, #16]
 8007df8:	607b      	str	r3, [r7, #4]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007dfa:	687b      	ldr	r3, [r7, #4]
 8007dfc:	f383 8810 	msr	PRIMASK, r3
}
 8007e00:	bf00      	nop

        /* Yes, check this thread's stack.  */
        TX_THREAD_STACK_CHECK(next_thread_ptr)
    }
#endif
}
 8007e02:	bf00      	nop
 8007e04:	371c      	adds	r7, #28
 8007e06:	46bd      	mov	sp, r7
 8007e08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e0c:	4770      	bx	lr
 8007e0e:	bf00      	nop
 8007e10:	200021ac 	.word	0x200021ac
 8007e14:	20002254 	.word	0x20002254
 8007e18:	200027b0 	.word	0x200027b0
 8007e1c:	200021c4 	.word	0x200021c4
 8007e20:	200021c0 	.word	0x200021c0
 8007e24:	200021b0 	.word	0x200021b0

08007e28 <_tx_thread_timeout>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_thread_timeout(ULONG timeout_input)
{
 8007e28:	b580      	push	{r7, lr}
 8007e2a:	b08a      	sub	sp, #40	@ 0x28
 8007e2c:	af00      	add	r7, sp, #0
 8007e2e:	6078      	str	r0, [r7, #4]
VOID            (*suspend_cleanup)(struct TX_THREAD_STRUCT *suspend_thread_ptr, ULONG suspension_sequence);
ULONG           suspension_sequence;


    /* Pickup the thread pointer.  */
    TX_THREAD_TIMEOUT_POINTER_SETUP(thread_ptr)
 8007e30:	687b      	ldr	r3, [r7, #4]
 8007e32:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007e34:	f3ef 8310 	mrs	r3, PRIMASK
 8007e38:	617b      	str	r3, [r7, #20]
    return(posture);
 8007e3a:	697b      	ldr	r3, [r7, #20]
    int_posture = __get_interrupt_posture();
 8007e3c:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007e3e:	b672      	cpsid	i
    return(int_posture);
 8007e40:	693b      	ldr	r3, [r7, #16]

    /* Disable interrupts.  */
    TX_DISABLE
 8007e42:	623b      	str	r3, [r7, #32]

    /* Determine how the thread is currently suspended.  */
    if (thread_ptr -> tx_thread_state == TX_SLEEP)
 8007e44:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e46:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007e48:	2b04      	cmp	r3, #4
 8007e4a:	d10e      	bne.n	8007e6a <_tx_thread_timeout+0x42>
        /* Restore interrupts.  */
        TX_RESTORE
#else

        /* Increment the disable preemption flag.  */
        _tx_thread_preempt_disable++;
 8007e4c:	4b13      	ldr	r3, [pc, #76]	@ (8007e9c <_tx_thread_timeout+0x74>)
 8007e4e:	681b      	ldr	r3, [r3, #0]
 8007e50:	3301      	adds	r3, #1
 8007e52:	4a12      	ldr	r2, [pc, #72]	@ (8007e9c <_tx_thread_timeout+0x74>)
 8007e54:	6013      	str	r3, [r2, #0]
 8007e56:	6a3b      	ldr	r3, [r7, #32]
 8007e58:	60fb      	str	r3, [r7, #12]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007e5a:	68fb      	ldr	r3, [r7, #12]
 8007e5c:	f383 8810 	msr	PRIMASK, r3
}
 8007e60:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Lift the suspension on the sleeping thread.  */
        _tx_thread_system_resume(thread_ptr);
 8007e62:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007e64:	f7ff fd76 	bl	8007954 <_tx_thread_system_resume>

        /* Restore interrupts.  */
        TX_RESTORE
#endif
    }
}
 8007e68:	e013      	b.n	8007e92 <_tx_thread_timeout+0x6a>
        suspend_cleanup =  thread_ptr -> tx_thread_suspend_cleanup;
 8007e6a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e6c:	6e9b      	ldr	r3, [r3, #104]	@ 0x68
 8007e6e:	61fb      	str	r3, [r7, #28]
        suspension_sequence =  thread_ptr -> tx_thread_suspension_sequence;
 8007e70:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007e72:	f8d3 30ac 	ldr.w	r3, [r3, #172]	@ 0xac
 8007e76:	61bb      	str	r3, [r7, #24]
 8007e78:	6a3b      	ldr	r3, [r7, #32]
 8007e7a:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007e7c:	68bb      	ldr	r3, [r7, #8]
 8007e7e:	f383 8810 	msr	PRIMASK, r3
}
 8007e82:	bf00      	nop
        if (suspend_cleanup != TX_NULL)
 8007e84:	69fb      	ldr	r3, [r7, #28]
 8007e86:	2b00      	cmp	r3, #0
 8007e88:	d003      	beq.n	8007e92 <_tx_thread_timeout+0x6a>
            (suspend_cleanup)(thread_ptr, suspension_sequence);
 8007e8a:	69fb      	ldr	r3, [r7, #28]
 8007e8c:	69b9      	ldr	r1, [r7, #24]
 8007e8e:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 8007e90:	4798      	blx	r3
}
 8007e92:	bf00      	nop
 8007e94:	3728      	adds	r7, #40	@ 0x28
 8007e96:	46bd      	mov	sp, r7
 8007e98:	bd80      	pop	{r7, pc}
 8007e9a:	bf00      	nop
 8007e9c:	20002244 	.word	0x20002244

08007ea0 <_tx_timer_expiration_process>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_expiration_process(VOID)
{
 8007ea0:	b580      	push	{r7, lr}
 8007ea2:	b084      	sub	sp, #16
 8007ea4:	af00      	add	r7, sp, #0
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8007ea6:	f3ef 8310 	mrs	r3, PRIMASK
 8007eaa:	607b      	str	r3, [r7, #4]
    return(posture);
 8007eac:	687b      	ldr	r3, [r7, #4]
    int_posture = __get_interrupt_posture();
 8007eae:	603b      	str	r3, [r7, #0]
    __asm__ volatile ("CPSID i" : : : "memory");
 8007eb0:	b672      	cpsid	i
    return(int_posture);
 8007eb2:	683b      	ldr	r3, [r7, #0]

    /* Don't process in the ISR, wakeup the system timer thread to process the
       timer expiration.  */

    /* Disable interrupts.  */
    TX_DISABLE
 8007eb4:	60fb      	str	r3, [r7, #12]
    /* Restore interrupts.  */
    TX_RESTORE
#else

    /* Increment the preempt disable flag.  */
    _tx_thread_preempt_disable++;
 8007eb6:	4b09      	ldr	r3, [pc, #36]	@ (8007edc <_tx_timer_expiration_process+0x3c>)
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	3301      	adds	r3, #1
 8007ebc:	4a07      	ldr	r2, [pc, #28]	@ (8007edc <_tx_timer_expiration_process+0x3c>)
 8007ebe:	6013      	str	r3, [r2, #0]
 8007ec0:	68fb      	ldr	r3, [r7, #12]
 8007ec2:	60bb      	str	r3, [r7, #8]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	f383 8810 	msr	PRIMASK, r3
}
 8007eca:	bf00      	nop

    /* Restore interrupts.  */
    TX_RESTORE

    /* Call the system resume function to activate the timer thread.  */
    _tx_thread_system_resume(&_tx_timer_thread);
 8007ecc:	4804      	ldr	r0, [pc, #16]	@ (8007ee0 <_tx_timer_expiration_process+0x40>)
 8007ece:	f7ff fd41 	bl	8007954 <_tx_thread_system_resume>
    }

    /* Restore interrupts.  */
    TX_RESTORE
#endif
}
 8007ed2:	bf00      	nop
 8007ed4:	3710      	adds	r7, #16
 8007ed6:	46bd      	mov	sp, r7
 8007ed8:	bd80      	pop	{r7, pc}
 8007eda:	bf00      	nop
 8007edc:	20002244 	.word	0x20002244
 8007ee0:	200022f4 	.word	0x200022f4

08007ee4 <_tx_timer_initialize>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_initialize(VOID)
{
 8007ee4:	b590      	push	{r4, r7, lr}
 8007ee6:	b089      	sub	sp, #36	@ 0x24
 8007ee8:	af06      	add	r7, sp, #24
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the system clock to 0.  */
    _tx_timer_system_clock =  ((ULONG) 0);
 8007eea:	4b28      	ldr	r3, [pc, #160]	@ (8007f8c <_tx_timer_initialize+0xa8>)
 8007eec:	2200      	movs	r2, #0
 8007eee:	601a      	str	r2, [r3, #0]

    /* Initialize the time-slice value to 0 to make sure it is disabled.  */
    _tx_timer_time_slice =  ((ULONG) 0);
 8007ef0:	4b27      	ldr	r3, [pc, #156]	@ (8007f90 <_tx_timer_initialize+0xac>)
 8007ef2:	2200      	movs	r2, #0
 8007ef4:	601a      	str	r2, [r3, #0]

    /* Clear the expired flags.  */
    _tx_timer_expired_time_slice =  TX_FALSE;
 8007ef6:	4b27      	ldr	r3, [pc, #156]	@ (8007f94 <_tx_timer_initialize+0xb0>)
 8007ef8:	2200      	movs	r2, #0
 8007efa:	601a      	str	r2, [r3, #0]
    _tx_timer_expired =             TX_FALSE;
 8007efc:	4b26      	ldr	r3, [pc, #152]	@ (8007f98 <_tx_timer_initialize+0xb4>)
 8007efe:	2200      	movs	r2, #0
 8007f00:	601a      	str	r2, [r3, #0]

    /* Set the currently expired timer being processed pointer to NULL.  */
    _tx_timer_expired_timer_ptr =  TX_NULL;
 8007f02:	4b26      	ldr	r3, [pc, #152]	@ (8007f9c <_tx_timer_initialize+0xb8>)
 8007f04:	2200      	movs	r2, #0
 8007f06:	601a      	str	r2, [r3, #0]

    /* Initialize the thread and application timer management control structures.  */

    /* First, initialize the timer list.  */
    TX_MEMSET(&_tx_timer_list[0], 0, (sizeof(_tx_timer_list)));
 8007f08:	2280      	movs	r2, #128	@ 0x80
 8007f0a:	2100      	movs	r1, #0
 8007f0c:	4824      	ldr	r0, [pc, #144]	@ (8007fa0 <_tx_timer_initialize+0xbc>)
 8007f0e:	f000 fc67 	bl	80087e0 <memset>
#endif

    /* Initialize all of the list pointers.  */
    _tx_timer_list_start =   &_tx_timer_list[0];
 8007f12:	4b24      	ldr	r3, [pc, #144]	@ (8007fa4 <_tx_timer_initialize+0xc0>)
 8007f14:	4a22      	ldr	r2, [pc, #136]	@ (8007fa0 <_tx_timer_initialize+0xbc>)
 8007f16:	601a      	str	r2, [r3, #0]
    _tx_timer_current_ptr =  &_tx_timer_list[0];
 8007f18:	4b23      	ldr	r3, [pc, #140]	@ (8007fa8 <_tx_timer_initialize+0xc4>)
 8007f1a:	4a21      	ldr	r2, [pc, #132]	@ (8007fa0 <_tx_timer_initialize+0xbc>)
 8007f1c:	601a      	str	r2, [r3, #0]

    /* Set the timer list end pointer to one past the actual timer list.  This is done
       to make the timer interrupt handling in assembly language a little easier.  */
    _tx_timer_list_end =     &_tx_timer_list[TX_TIMER_ENTRIES-((ULONG) 1)];
 8007f1e:	4b23      	ldr	r3, [pc, #140]	@ (8007fac <_tx_timer_initialize+0xc8>)
 8007f20:	4a23      	ldr	r2, [pc, #140]	@ (8007fb0 <_tx_timer_initialize+0xcc>)
 8007f22:	601a      	str	r2, [r3, #0]
    _tx_timer_list_end =     TX_TIMER_POINTER_ADD(_tx_timer_list_end, ((ULONG) 1));
 8007f24:	4b21      	ldr	r3, [pc, #132]	@ (8007fac <_tx_timer_initialize+0xc8>)
 8007f26:	681b      	ldr	r3, [r3, #0]
 8007f28:	3304      	adds	r3, #4
 8007f2a:	4a20      	ldr	r2, [pc, #128]	@ (8007fac <_tx_timer_initialize+0xc8>)
 8007f2c:	6013      	str	r3, [r2, #0]

#ifndef TX_TIMER_PROCESS_IN_ISR

    /* Setup the variables associated with the system timer thread's stack and
       priority.  */
    _tx_timer_stack_start =  (VOID *) &_tx_timer_thread_stack_area[0];
 8007f2e:	4b21      	ldr	r3, [pc, #132]	@ (8007fb4 <_tx_timer_initialize+0xd0>)
 8007f30:	4a21      	ldr	r2, [pc, #132]	@ (8007fb8 <_tx_timer_initialize+0xd4>)
 8007f32:	601a      	str	r2, [r3, #0]
    _tx_timer_stack_size =   ((ULONG) TX_TIMER_THREAD_STACK_SIZE);
 8007f34:	4b21      	ldr	r3, [pc, #132]	@ (8007fbc <_tx_timer_initialize+0xd8>)
 8007f36:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007f3a:	601a      	str	r2, [r3, #0]
    _tx_timer_priority =     ((UINT) TX_TIMER_THREAD_PRIORITY);
 8007f3c:	4b20      	ldr	r3, [pc, #128]	@ (8007fc0 <_tx_timer_initialize+0xdc>)
 8007f3e:	2200      	movs	r2, #0
 8007f40:	601a      	str	r2, [r3, #0]
       low-level initialization component.  */
    do
    {

        /* Create the system timer thread.  */
        status =  _tx_thread_create(&_tx_timer_thread,
 8007f42:	4b1c      	ldr	r3, [pc, #112]	@ (8007fb4 <_tx_timer_initialize+0xd0>)
 8007f44:	681b      	ldr	r3, [r3, #0]
 8007f46:	4a1d      	ldr	r2, [pc, #116]	@ (8007fbc <_tx_timer_initialize+0xd8>)
 8007f48:	6812      	ldr	r2, [r2, #0]
 8007f4a:	491d      	ldr	r1, [pc, #116]	@ (8007fc0 <_tx_timer_initialize+0xdc>)
 8007f4c:	6809      	ldr	r1, [r1, #0]
 8007f4e:	481c      	ldr	r0, [pc, #112]	@ (8007fc0 <_tx_timer_initialize+0xdc>)
 8007f50:	6800      	ldr	r0, [r0, #0]
 8007f52:	2400      	movs	r4, #0
 8007f54:	9405      	str	r4, [sp, #20]
 8007f56:	2400      	movs	r4, #0
 8007f58:	9404      	str	r4, [sp, #16]
 8007f5a:	9003      	str	r0, [sp, #12]
 8007f5c:	9102      	str	r1, [sp, #8]
 8007f5e:	9201      	str	r2, [sp, #4]
 8007f60:	9300      	str	r3, [sp, #0]
 8007f62:	4b18      	ldr	r3, [pc, #96]	@ (8007fc4 <_tx_timer_initialize+0xe0>)
 8007f64:	4a18      	ldr	r2, [pc, #96]	@ (8007fc8 <_tx_timer_initialize+0xe4>)
 8007f66:	4919      	ldr	r1, [pc, #100]	@ (8007fcc <_tx_timer_initialize+0xe8>)
 8007f68:	4819      	ldr	r0, [pc, #100]	@ (8007fd0 <_tx_timer_initialize+0xec>)
 8007f6a:	f7ff fabb 	bl	80074e4 <_tx_thread_create>
 8007f6e:	6078      	str	r0, [r7, #4]
#endif

        /* Define timer initialize extension.  */
        TX_TIMER_INITIALIZE_EXTENSION(status)

    } while (status != TX_SUCCESS);
 8007f70:	687b      	ldr	r3, [r7, #4]
 8007f72:	2b00      	cmp	r3, #0
 8007f74:	d1e5      	bne.n	8007f42 <_tx_timer_initialize+0x5e>
#endif

#ifndef TX_DISABLE_REDUNDANT_CLEARING

    /* Initialize the head pointer of the created application timer list.  */
    _tx_timer_created_ptr =  TX_NULL;
 8007f76:	4b17      	ldr	r3, [pc, #92]	@ (8007fd4 <_tx_timer_initialize+0xf0>)
 8007f78:	2200      	movs	r2, #0
 8007f7a:	601a      	str	r2, [r3, #0]

    /* Set the created count to zero.  */
    _tx_timer_created_count =  TX_EMPTY;
 8007f7c:	4b16      	ldr	r3, [pc, #88]	@ (8007fd8 <_tx_timer_initialize+0xf4>)
 8007f7e:	2200      	movs	r2, #0
 8007f80:	601a      	str	r2, [r3, #0]
    _tx_timer_performance_expiration_count =         ((ULONG) 0);
    _tx_timer_performance__expiration_adjust_count =  ((ULONG) 0);
#endif
#endif
#endif
}
 8007f82:	bf00      	nop
 8007f84:	370c      	adds	r7, #12
 8007f86:	46bd      	mov	sp, r7
 8007f88:	bd90      	pop	{r4, r7, pc}
 8007f8a:	bf00      	nop
 8007f8c:	20002250 	.word	0x20002250
 8007f90:	200027b0 	.word	0x200027b0
 8007f94:	20002254 	.word	0x20002254
 8007f98:	200022e4 	.word	0x200022e4
 8007f9c:	200022f0 	.word	0x200022f0
 8007fa0:	20002258 	.word	0x20002258
 8007fa4:	200022d8 	.word	0x200022d8
 8007fa8:	200022e0 	.word	0x200022e0
 8007fac:	200022dc 	.word	0x200022dc
 8007fb0:	200022d4 	.word	0x200022d4
 8007fb4:	200023a4 	.word	0x200023a4
 8007fb8:	200023b0 	.word	0x200023b0
 8007fbc:	200023a8 	.word	0x200023a8
 8007fc0:	200023ac 	.word	0x200023ac
 8007fc4:	4154494d 	.word	0x4154494d
 8007fc8:	08008111 	.word	0x08008111
 8007fcc:	08009118 	.word	0x08009118
 8007fd0:	200022f4 	.word	0x200022f4
 8007fd4:	200022e8 	.word	0x200022e8
 8007fd8:	200022ec 	.word	0x200022ec

08007fdc <_tx_timer_system_activate>:
/*                                            TX_NO_TIMER is defined,     */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_activate(TX_TIMER_INTERNAL *timer_ptr)
{
 8007fdc:	b480      	push	{r7}
 8007fde:	b089      	sub	sp, #36	@ 0x24
 8007fe0:	af00      	add	r7, sp, #0
 8007fe2:	6078      	str	r0, [r7, #4]
ULONG                       remaining_ticks;
ULONG                       expiration_time;


    /* Pickup the remaining ticks.  */
    remaining_ticks =  timer_ptr -> tx_timer_internal_remaining_ticks;
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	681b      	ldr	r3, [r3, #0]
 8007fe8:	617b      	str	r3, [r7, #20]

    /* Determine if there is a timer to activate.  */
    if (remaining_ticks != ((ULONG) 0))
 8007fea:	697b      	ldr	r3, [r7, #20]
 8007fec:	2b00      	cmp	r3, #0
 8007fee:	d04a      	beq.n	8008086 <_tx_timer_system_activate+0xaa>
    {

        /* Determine if the timer is set to wait forever.  */
        if (remaining_ticks != TX_WAIT_FOREVER)
 8007ff0:	697b      	ldr	r3, [r7, #20]
 8007ff2:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8007ff6:	d046      	beq.n	8008086 <_tx_timer_system_activate+0xaa>
        {

            /* Valid timer activate request.  */

            /* Determine if the timer still needs activation.  */
            if (timer_ptr -> tx_timer_internal_list_head == TX_NULL)
 8007ff8:	687b      	ldr	r3, [r7, #4]
 8007ffa:	699b      	ldr	r3, [r3, #24]
 8007ffc:	2b00      	cmp	r3, #0
 8007ffe:	d142      	bne.n	8008086 <_tx_timer_system_activate+0xaa>
            {

                /* Activate the timer.  */

                /* Calculate the amount of time remaining for the timer.  */
                if (remaining_ticks > TX_TIMER_ENTRIES)
 8008000:	697b      	ldr	r3, [r7, #20]
 8008002:	2b20      	cmp	r3, #32
 8008004:	d902      	bls.n	800800c <_tx_timer_system_activate+0x30>
                {

                    /* Set expiration time to the maximum number of entries.  */
                    expiration_time =  TX_TIMER_ENTRIES - ((ULONG) 1);
 8008006:	231f      	movs	r3, #31
 8008008:	61bb      	str	r3, [r7, #24]
 800800a:	e002      	b.n	8008012 <_tx_timer_system_activate+0x36>
                {

                    /* Timer value fits in the timer entries.  */

                    /* Set the expiration time.  */
                    expiration_time =  (remaining_ticks - ((ULONG) 1));
 800800c:	697b      	ldr	r3, [r7, #20]
 800800e:	3b01      	subs	r3, #1
 8008010:	61bb      	str	r3, [r7, #24]

                /* At this point, we are ready to put the timer on one of
                   the timer lists.  */

                /* Calculate the proper place for the timer.  */
                timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, expiration_time);
 8008012:	4b20      	ldr	r3, [pc, #128]	@ (8008094 <_tx_timer_system_activate+0xb8>)
 8008014:	681a      	ldr	r2, [r3, #0]
 8008016:	69bb      	ldr	r3, [r7, #24]
 8008018:	009b      	lsls	r3, r3, #2
 800801a:	4413      	add	r3, r2
 800801c:	61fb      	str	r3, [r7, #28]
                if (TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(timer_list) >= TX_TIMER_INDIRECT_TO_VOID_POINTER_CONVERT(_tx_timer_list_end))
 800801e:	4b1e      	ldr	r3, [pc, #120]	@ (8008098 <_tx_timer_system_activate+0xbc>)
 8008020:	681b      	ldr	r3, [r3, #0]
 8008022:	69fa      	ldr	r2, [r7, #28]
 8008024:	429a      	cmp	r2, r3
 8008026:	d30b      	bcc.n	8008040 <_tx_timer_system_activate+0x64>
                {

                    /* Wrap from the beginning of the list.  */
                    delta =  TX_TIMER_POINTER_DIF(timer_list, _tx_timer_list_end);
 8008028:	4b1b      	ldr	r3, [pc, #108]	@ (8008098 <_tx_timer_system_activate+0xbc>)
 800802a:	681b      	ldr	r3, [r3, #0]
 800802c:	69fa      	ldr	r2, [r7, #28]
 800802e:	1ad3      	subs	r3, r2, r3
 8008030:	109b      	asrs	r3, r3, #2
 8008032:	613b      	str	r3, [r7, #16]
                    timer_list =  TX_TIMER_POINTER_ADD(_tx_timer_list_start, delta);
 8008034:	4b19      	ldr	r3, [pc, #100]	@ (800809c <_tx_timer_system_activate+0xc0>)
 8008036:	681a      	ldr	r2, [r3, #0]
 8008038:	693b      	ldr	r3, [r7, #16]
 800803a:	009b      	lsls	r3, r3, #2
 800803c:	4413      	add	r3, r2
 800803e:	61fb      	str	r3, [r7, #28]
                }

                /* Now put the timer on this list.  */
                if ((*timer_list) == TX_NULL)
 8008040:	69fb      	ldr	r3, [r7, #28]
 8008042:	681b      	ldr	r3, [r3, #0]
 8008044:	2b00      	cmp	r3, #0
 8008046:	d109      	bne.n	800805c <_tx_timer_system_activate+0x80>
                {

                    /* This list is NULL, just put the new timer on it.  */

                    /* Setup the links in this timer.  */
                    timer_ptr -> tx_timer_internal_active_next =      timer_ptr;
 8008048:	687b      	ldr	r3, [r7, #4]
 800804a:	687a      	ldr	r2, [r7, #4]
 800804c:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =  timer_ptr;
 800804e:	687b      	ldr	r3, [r7, #4]
 8008050:	687a      	ldr	r2, [r7, #4]
 8008052:	615a      	str	r2, [r3, #20]

                    /* Setup the list head pointer.  */
                    *timer_list =  timer_ptr;
 8008054:	69fb      	ldr	r3, [r7, #28]
 8008056:	687a      	ldr	r2, [r7, #4]
 8008058:	601a      	str	r2, [r3, #0]
 800805a:	e011      	b.n	8008080 <_tx_timer_system_activate+0xa4>
                }
                else
                {

                    /* This list is not NULL, add current timer to the end. */
                    next_timer =                                        *timer_list;
 800805c:	69fb      	ldr	r3, [r7, #28]
 800805e:	681b      	ldr	r3, [r3, #0]
 8008060:	60fb      	str	r3, [r7, #12]
                    previous_timer =                                    next_timer -> tx_timer_internal_active_previous;
 8008062:	68fb      	ldr	r3, [r7, #12]
 8008064:	695b      	ldr	r3, [r3, #20]
 8008066:	60bb      	str	r3, [r7, #8]
                    previous_timer -> tx_timer_internal_active_next =   timer_ptr;
 8008068:	68bb      	ldr	r3, [r7, #8]
 800806a:	687a      	ldr	r2, [r7, #4]
 800806c:	611a      	str	r2, [r3, #16]
                    next_timer -> tx_timer_internal_active_previous =   timer_ptr;
 800806e:	68fb      	ldr	r3, [r7, #12]
 8008070:	687a      	ldr	r2, [r7, #4]
 8008072:	615a      	str	r2, [r3, #20]
                    timer_ptr -> tx_timer_internal_active_next =        next_timer;
 8008074:	687b      	ldr	r3, [r7, #4]
 8008076:	68fa      	ldr	r2, [r7, #12]
 8008078:	611a      	str	r2, [r3, #16]
                    timer_ptr -> tx_timer_internal_active_previous =    previous_timer;
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	68ba      	ldr	r2, [r7, #8]
 800807e:	615a      	str	r2, [r3, #20]
                }

                /* Setup list head pointer.  */
                timer_ptr -> tx_timer_internal_list_head =  timer_list;
 8008080:	687b      	ldr	r3, [r7, #4]
 8008082:	69fa      	ldr	r2, [r7, #28]
 8008084:	619a      	str	r2, [r3, #24]
            }
        }
    }
}
 8008086:	bf00      	nop
 8008088:	3724      	adds	r7, #36	@ 0x24
 800808a:	46bd      	mov	sp, r7
 800808c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008090:	4770      	bx	lr
 8008092:	bf00      	nop
 8008094:	200022e0 	.word	0x200022e0
 8008098:	200022dc 	.word	0x200022dc
 800809c:	200022d8 	.word	0x200022d8

080080a0 <_tx_timer_system_deactivate>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
VOID  _tx_timer_system_deactivate(TX_TIMER_INTERNAL *timer_ptr)
{
 80080a0:	b480      	push	{r7}
 80080a2:	b087      	sub	sp, #28
 80080a4:	af00      	add	r7, sp, #0
 80080a6:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL   *next_timer;
TX_TIMER_INTERNAL   *previous_timer;


    /* Pickup the list head pointer.  */
    list_head =  timer_ptr -> tx_timer_internal_list_head;
 80080a8:	687b      	ldr	r3, [r7, #4]
 80080aa:	699b      	ldr	r3, [r3, #24]
 80080ac:	617b      	str	r3, [r7, #20]

    /* Determine if the timer still needs deactivation.  */
    if (list_head != TX_NULL)
 80080ae:	697b      	ldr	r3, [r7, #20]
 80080b0:	2b00      	cmp	r3, #0
 80080b2:	d026      	beq.n	8008102 <_tx_timer_system_deactivate+0x62>
    {

        /* Deactivate the timer.  */

        /* Pickup the next active timer.  */
        next_timer =  timer_ptr -> tx_timer_internal_active_next;
 80080b4:	687b      	ldr	r3, [r7, #4]
 80080b6:	691b      	ldr	r3, [r3, #16]
 80080b8:	613b      	str	r3, [r7, #16]

        /* See if this is the only timer in the list.  */
        if (timer_ptr == next_timer)
 80080ba:	687a      	ldr	r2, [r7, #4]
 80080bc:	693b      	ldr	r3, [r7, #16]
 80080be:	429a      	cmp	r2, r3
 80080c0:	d108      	bne.n	80080d4 <_tx_timer_system_deactivate+0x34>
        {

            /* Yes, the only timer on the list.  */

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 80080c2:	697b      	ldr	r3, [r7, #20]
 80080c4:	681b      	ldr	r3, [r3, #0]
 80080c6:	687a      	ldr	r2, [r7, #4]
 80080c8:	429a      	cmp	r2, r3
 80080ca:	d117      	bne.n	80080fc <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the head pointer.  */
                *(list_head) =  TX_NULL;
 80080cc:	697b      	ldr	r3, [r7, #20]
 80080ce:	2200      	movs	r2, #0
 80080d0:	601a      	str	r2, [r3, #0]
 80080d2:	e013      	b.n	80080fc <_tx_timer_system_deactivate+0x5c>
        {

            /* At least one more timer is on the same expiration list.  */

            /* Update the links of the adjacent timers.  */
            previous_timer =                                   timer_ptr -> tx_timer_internal_active_previous;
 80080d4:	687b      	ldr	r3, [r7, #4]
 80080d6:	695b      	ldr	r3, [r3, #20]
 80080d8:	60fb      	str	r3, [r7, #12]
            next_timer -> tx_timer_internal_active_previous =  previous_timer;
 80080da:	693b      	ldr	r3, [r7, #16]
 80080dc:	68fa      	ldr	r2, [r7, #12]
 80080de:	615a      	str	r2, [r3, #20]
            previous_timer -> tx_timer_internal_active_next =  next_timer;
 80080e0:	68fb      	ldr	r3, [r7, #12]
 80080e2:	693a      	ldr	r2, [r7, #16]
 80080e4:	611a      	str	r2, [r3, #16]

            /* Determine if the head pointer needs to be updated.  */
            if (*(list_head) == timer_ptr)
 80080e6:	697b      	ldr	r3, [r7, #20]
 80080e8:	681b      	ldr	r3, [r3, #0]
 80080ea:	687a      	ldr	r2, [r7, #4]
 80080ec:	429a      	cmp	r2, r3
 80080ee:	d105      	bne.n	80080fc <_tx_timer_system_deactivate+0x5c>
            {

                /* Update the next timer in the list with the list head pointer.  */
                next_timer -> tx_timer_internal_list_head =  list_head;
 80080f0:	693b      	ldr	r3, [r7, #16]
 80080f2:	697a      	ldr	r2, [r7, #20]
 80080f4:	619a      	str	r2, [r3, #24]

                /* Update the head pointer.  */
                *(list_head) =  next_timer;
 80080f6:	697b      	ldr	r3, [r7, #20]
 80080f8:	693a      	ldr	r2, [r7, #16]
 80080fa:	601a      	str	r2, [r3, #0]
            }
        }

        /* Clear the timer's list head pointer.  */
        timer_ptr -> tx_timer_internal_list_head =  TX_NULL;
 80080fc:	687b      	ldr	r3, [r7, #4]
 80080fe:	2200      	movs	r2, #0
 8008100:	619a      	str	r2, [r3, #24]
    }
}
 8008102:	bf00      	nop
 8008104:	371c      	adds	r7, #28
 8008106:	46bd      	mov	sp, r7
 8008108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800810c:	4770      	bx	lr
	...

08008110 <_tx_timer_thread_entry>:
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
#ifndef TX_TIMER_PROCESS_IN_ISR
VOID  _tx_timer_thread_entry(ULONG timer_thread_input)
{
 8008110:	b580      	push	{r7, lr}
 8008112:	b098      	sub	sp, #96	@ 0x60
 8008114:	af00      	add	r7, sp, #0
 8008116:	6078      	str	r0, [r7, #4]
TX_TIMER_INTERNAL           *reactivate_timer;
TX_TIMER_INTERNAL           *next_timer;
TX_TIMER_INTERNAL           *previous_timer;
TX_TIMER_INTERNAL           *current_timer;
VOID                        (*timeout_function)(ULONG id);
ULONG                       timeout_param =  ((ULONG) 0);
 8008118:	2300      	movs	r3, #0
 800811a:	657b      	str	r3, [r7, #84]	@ 0x54
#endif


    /* Make sure the timer input is correct.  This also gets rid of the
       silly compiler warnings.  */
    if (timer_thread_input == TX_TIMER_ID)
 800811c:	687b      	ldr	r3, [r7, #4]
 800811e:	4a73      	ldr	r2, [pc, #460]	@ (80082ec <_tx_timer_thread_entry+0x1dc>)
 8008120:	4293      	cmp	r3, r2
 8008122:	f040 80de 	bne.w	80082e2 <_tx_timer_thread_entry+0x1d2>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008126:	f3ef 8310 	mrs	r3, PRIMASK
 800812a:	643b      	str	r3, [r7, #64]	@ 0x40
    return(posture);
 800812c:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
    int_posture = __get_interrupt_posture();
 800812e:	63fb      	str	r3, [r7, #60]	@ 0x3c
    __asm__ volatile ("CPSID i" : : : "memory");
 8008130:	b672      	cpsid	i
    return(int_posture);
 8008132:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
        {

            /* First, move the current list pointer and clear the timer
               expired value.  This allows the interrupt handling portion
               to continue looking for timer expirations.  */
            TX_DISABLE
 8008134:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Save the current timer expiration list pointer.  */
            expired_timers =  *_tx_timer_current_ptr;
 8008136:	4b6e      	ldr	r3, [pc, #440]	@ (80082f0 <_tx_timer_thread_entry+0x1e0>)
 8008138:	681b      	ldr	r3, [r3, #0]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	60fb      	str	r3, [r7, #12]

            /* Modify the head pointer in the first timer in the list, if there
               is one!  */
            if (expired_timers != TX_NULL)
 800813e:	68fb      	ldr	r3, [r7, #12]
 8008140:	2b00      	cmp	r3, #0
 8008142:	d003      	beq.n	800814c <_tx_timer_thread_entry+0x3c>
            {

                expired_timers -> tx_timer_internal_list_head =  &expired_timers;
 8008144:	68fb      	ldr	r3, [r7, #12]
 8008146:	f107 020c 	add.w	r2, r7, #12
 800814a:	619a      	str	r2, [r3, #24]
            }

            /* Set the current list pointer to NULL.  */
            *_tx_timer_current_ptr =  TX_NULL;
 800814c:	4b68      	ldr	r3, [pc, #416]	@ (80082f0 <_tx_timer_thread_entry+0x1e0>)
 800814e:	681b      	ldr	r3, [r3, #0]
 8008150:	2200      	movs	r2, #0
 8008152:	601a      	str	r2, [r3, #0]

            /* Move the current pointer up one timer entry wrap if we get to
               the end of the list.  */
            _tx_timer_current_ptr =  TX_TIMER_POINTER_ADD(_tx_timer_current_ptr, 1);
 8008154:	4b66      	ldr	r3, [pc, #408]	@ (80082f0 <_tx_timer_thread_entry+0x1e0>)
 8008156:	681b      	ldr	r3, [r3, #0]
 8008158:	3304      	adds	r3, #4
 800815a:	4a65      	ldr	r2, [pc, #404]	@ (80082f0 <_tx_timer_thread_entry+0x1e0>)
 800815c:	6013      	str	r3, [r2, #0]
            if (_tx_timer_current_ptr == _tx_timer_list_end)
 800815e:	4b64      	ldr	r3, [pc, #400]	@ (80082f0 <_tx_timer_thread_entry+0x1e0>)
 8008160:	681a      	ldr	r2, [r3, #0]
 8008162:	4b64      	ldr	r3, [pc, #400]	@ (80082f4 <_tx_timer_thread_entry+0x1e4>)
 8008164:	681b      	ldr	r3, [r3, #0]
 8008166:	429a      	cmp	r2, r3
 8008168:	d103      	bne.n	8008172 <_tx_timer_thread_entry+0x62>
            {

                _tx_timer_current_ptr =  _tx_timer_list_start;
 800816a:	4b63      	ldr	r3, [pc, #396]	@ (80082f8 <_tx_timer_thread_entry+0x1e8>)
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	4a60      	ldr	r2, [pc, #384]	@ (80082f0 <_tx_timer_thread_entry+0x1e0>)
 8008170:	6013      	str	r3, [r2, #0]
            }

            /* Clear the expired flag.  */
            _tx_timer_expired =  TX_FALSE;
 8008172:	4b62      	ldr	r3, [pc, #392]	@ (80082fc <_tx_timer_thread_entry+0x1ec>)
 8008174:	2200      	movs	r2, #0
 8008176:	601a      	str	r2, [r3, #0]
 8008178:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800817a:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800817c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800817e:	f383 8810 	msr	PRIMASK, r3
}
 8008182:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008184:	f3ef 8310 	mrs	r3, PRIMASK
 8008188:	63bb      	str	r3, [r7, #56]	@ 0x38
    return(posture);
 800818a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
    int_posture = __get_interrupt_posture();
 800818c:	637b      	str	r3, [r7, #52]	@ 0x34
    __asm__ volatile ("CPSID i" : : : "memory");
 800818e:	b672      	cpsid	i
    return(int_posture);
 8008190:	6b7b      	ldr	r3, [r7, #52]	@ 0x34

            /* Restore interrupts temporarily.  */
            TX_RESTORE

            /* Disable interrupts again.  */
            TX_DISABLE
 8008192:	65fb      	str	r3, [r7, #92]	@ 0x5c

            /* Next, process the expiration of the associated timers at this
               time slot.  */
            while (expired_timers != TX_NULL)
 8008194:	e07f      	b.n	8008296 <_tx_timer_thread_entry+0x186>
            {

                /* Something is on the list.  Remove it and process the expiration.  */
                current_timer =  expired_timers;
 8008196:	68fb      	ldr	r3, [r7, #12]
 8008198:	64fb      	str	r3, [r7, #76]	@ 0x4c

                /* Pickup the next timer.  */
                next_timer =  expired_timers -> tx_timer_internal_active_next;
 800819a:	68fb      	ldr	r3, [r7, #12]
 800819c:	691b      	ldr	r3, [r3, #16]
 800819e:	64bb      	str	r3, [r7, #72]	@ 0x48

                /* Set the reactivate_timer to NULL.  */
                reactivate_timer =  TX_NULL;
 80081a0:	2300      	movs	r3, #0
 80081a2:	60bb      	str	r3, [r7, #8]

                /* Determine if this is the only timer.  */
                if (current_timer == next_timer)
 80081a4:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80081a6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081a8:	429a      	cmp	r2, r3
 80081aa:	d102      	bne.n	80081b2 <_tx_timer_thread_entry+0xa2>
                {

                    /* Yes, this is the only timer in the list.  */

                    /* Set the head pointer to NULL.  */
                    expired_timers =  TX_NULL;
 80081ac:	2300      	movs	r3, #0
 80081ae:	60fb      	str	r3, [r7, #12]
 80081b0:	e00e      	b.n	80081d0 <_tx_timer_thread_entry+0xc0>
                {

                    /* No, not the only expired timer.  */

                    /* Remove this timer from the expired list.  */
                    previous_timer =                                   current_timer -> tx_timer_internal_active_previous;
 80081b2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081b4:	695b      	ldr	r3, [r3, #20]
 80081b6:	647b      	str	r3, [r7, #68]	@ 0x44
                    next_timer -> tx_timer_internal_active_previous =  previous_timer;
 80081b8:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081ba:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 80081bc:	615a      	str	r2, [r3, #20]
                    previous_timer -> tx_timer_internal_active_next =  next_timer;
 80081be:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80081c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80081c2:	611a      	str	r2, [r3, #16]

                    /* Modify the next timer's list head to point at the current list head.  */
                    next_timer -> tx_timer_internal_list_head =  &expired_timers;
 80081c4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081c6:	f107 020c 	add.w	r2, r7, #12
 80081ca:	619a      	str	r2, [r3, #24]

                    /* Set the list head pointer.  */
                    expired_timers =  next_timer;
 80081cc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80081ce:	60fb      	str	r3, [r7, #12]

                /* In any case, the timer is now off of the expired list.  */

                /* Determine if the timer has expired or if it is just a really
                   big timer that needs to be placed in the list again.  */
                if (current_timer -> tx_timer_internal_remaining_ticks > TX_TIMER_ENTRIES)
 80081d0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081d2:	681b      	ldr	r3, [r3, #0]
 80081d4:	2b20      	cmp	r3, #32
 80081d6:	d911      	bls.n	80081fc <_tx_timer_thread_entry+0xec>
                    }
#endif

                    /* Decrement the remaining ticks of the timer.  */
                    current_timer -> tx_timer_internal_remaining_ticks =
                            current_timer -> tx_timer_internal_remaining_ticks - TX_TIMER_ENTRIES;
 80081d8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081da:	681b      	ldr	r3, [r3, #0]
 80081dc:	f1a3 0220 	sub.w	r2, r3, #32
                    current_timer -> tx_timer_internal_remaining_ticks =
 80081e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081e2:	601a      	str	r2, [r3, #0]

                    /* Set the timeout function to NULL in order to bypass the
                       expiration.  */
                    timeout_function =  TX_NULL;
 80081e4:	2300      	movs	r3, #0
 80081e6:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Make the timer appear that it is still active while interrupts
                       are enabled.  This will permit proper processing of a timer
                       deactivate from an ISR.  */
                    current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 80081e8:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081ea:	f107 0208 	add.w	r2, r7, #8
 80081ee:	619a      	str	r2, [r3, #24]
                    current_timer -> tx_timer_internal_active_next =  current_timer;
 80081f0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081f2:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 80081f4:	611a      	str	r2, [r3, #16]

                    /* Setup the temporary timer list head pointer.  */
                    reactivate_timer =  current_timer;
 80081f6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081f8:	60bb      	str	r3, [r7, #8]
 80081fa:	e01a      	b.n	8008232 <_tx_timer_thread_entry+0x122>
                    }
#endif

                    /* Copy the calling function and ID into local variables before interrupts
                       are re-enabled.  */
                    timeout_function =  current_timer -> tx_timer_internal_timeout_function;
 80081fc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80081fe:	689b      	ldr	r3, [r3, #8]
 8008200:	65bb      	str	r3, [r7, #88]	@ 0x58
                    timeout_param =     current_timer -> tx_timer_internal_timeout_param;
 8008202:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008204:	68db      	ldr	r3, [r3, #12]
 8008206:	657b      	str	r3, [r7, #84]	@ 0x54

                    /* Copy the reinitialize ticks into the remaining ticks.  */
                    current_timer -> tx_timer_internal_remaining_ticks =  current_timer -> tx_timer_internal_re_initialize_ticks;
 8008208:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800820a:	685a      	ldr	r2, [r3, #4]
 800820c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800820e:	601a      	str	r2, [r3, #0]

                    /* Determine if the timer should be reactivated.  */
                    if (current_timer -> tx_timer_internal_remaining_ticks != ((ULONG) 0))
 8008210:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	2b00      	cmp	r3, #0
 8008216:	d009      	beq.n	800822c <_tx_timer_thread_entry+0x11c>

                        /* Make the timer appear that it is still active while processing
                           the expiration routine and with interrupts enabled.  This will
                           permit proper processing of a timer deactivate from both the
                           expiration routine and an ISR.  */
                        current_timer -> tx_timer_internal_list_head =    &reactivate_timer;
 8008218:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800821a:	f107 0208 	add.w	r2, r7, #8
 800821e:	619a      	str	r2, [r3, #24]
                        current_timer -> tx_timer_internal_active_next =  current_timer;
 8008220:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008222:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8008224:	611a      	str	r2, [r3, #16]

                        /* Setup the temporary timer list head pointer.  */
                        reactivate_timer =  current_timer;
 8008226:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008228:	60bb      	str	r3, [r7, #8]
 800822a:	e002      	b.n	8008232 <_tx_timer_thread_entry+0x122>
                    else
                    {

                        /* Set the list pointer of this timer to NULL.  This is used to indicate
                           the timer is no longer active.  */
                        current_timer -> tx_timer_internal_list_head =  TX_NULL;
 800822c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800822e:	2200      	movs	r2, #0
 8008230:	619a      	str	r2, [r3, #24]
                    }
                }

                /* Set pointer to indicate the expired timer that is currently being processed.  */
                _tx_timer_expired_timer_ptr =  current_timer;
 8008232:	4a33      	ldr	r2, [pc, #204]	@ (8008300 <_tx_timer_thread_entry+0x1f0>)
 8008234:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008236:	6013      	str	r3, [r2, #0]
 8008238:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800823a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800823c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800823e:	f383 8810 	msr	PRIMASK, r3
}
 8008242:	bf00      	nop

                /* Restore interrupts for timer expiration call.  */
                TX_RESTORE

                /* Call the timer-expiration function, if non-NULL.  */
                if (timeout_function != TX_NULL)
 8008244:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8008246:	2b00      	cmp	r3, #0
 8008248:	d002      	beq.n	8008250 <_tx_timer_thread_entry+0x140>
                {

                    (timeout_function) (timeout_param);
 800824a:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800824c:	6d78      	ldr	r0, [r7, #84]	@ 0x54
 800824e:	4798      	blx	r3
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008250:	f3ef 8310 	mrs	r3, PRIMASK
 8008254:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 8008256:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 8008258:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 800825a:	b672      	cpsid	i
    return(int_posture);
 800825c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
                }

                /* Lockout interrupts again.  */
                TX_DISABLE
 800825e:	65fb      	str	r3, [r7, #92]	@ 0x5c

                /* Clear expired timer pointer.  */
                _tx_timer_expired_timer_ptr =  TX_NULL;
 8008260:	4b27      	ldr	r3, [pc, #156]	@ (8008300 <_tx_timer_thread_entry+0x1f0>)
 8008262:	2200      	movs	r2, #0
 8008264:	601a      	str	r2, [r3, #0]

                /* Determine if the timer needs to be reactivated.  */
                if (reactivate_timer == current_timer)
 8008266:	68bb      	ldr	r3, [r7, #8]
 8008268:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800826a:	429a      	cmp	r2, r3
 800826c:	d105      	bne.n	800827a <_tx_timer_thread_entry+0x16a>
#else

                    /* Reactivate through the timer activate function.  */

                    /* Clear the list head for the timer activate call.  */
                    current_timer -> tx_timer_internal_list_head = TX_NULL;
 800826e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008270:	2200      	movs	r2, #0
 8008272:	619a      	str	r2, [r3, #24]

                    /* Activate the current timer.  */
                    _tx_timer_system_activate(current_timer);
 8008274:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 8008276:	f7ff feb1 	bl	8007fdc <_tx_timer_system_activate>
 800827a:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800827c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 800827e:	69bb      	ldr	r3, [r7, #24]
 8008280:	f383 8810 	msr	PRIMASK, r3
}
 8008284:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008286:	f3ef 8310 	mrs	r3, PRIMASK
 800828a:	623b      	str	r3, [r7, #32]
    return(posture);
 800828c:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 800828e:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008290:	b672      	cpsid	i
    return(int_posture);
 8008292:	69fb      	ldr	r3, [r7, #28]

                /* Restore interrupts.  */
                TX_RESTORE

                /* Lockout interrupts again.  */
                TX_DISABLE
 8008294:	65fb      	str	r3, [r7, #92]	@ 0x5c
            while (expired_timers != TX_NULL)
 8008296:	68fb      	ldr	r3, [r7, #12]
 8008298:	2b00      	cmp	r3, #0
 800829a:	f47f af7c 	bne.w	8008196 <_tx_timer_thread_entry+0x86>

            /* Finally, suspend this thread and wait for the next expiration.  */

            /* Determine if another expiration took place while we were in this
               thread.  If so, process another expiration.  */
            if (_tx_timer_expired == TX_FALSE)
 800829e:	4b17      	ldr	r3, [pc, #92]	@ (80082fc <_tx_timer_thread_entry+0x1ec>)
 80082a0:	681b      	ldr	r3, [r3, #0]
 80082a2:	2b00      	cmp	r3, #0
 80082a4:	d116      	bne.n	80082d4 <_tx_timer_thread_entry+0x1c4>
            {

                /* Otherwise, no timer expiration, so suspend the thread.  */

                /* Build pointer to the timer thread.  */
                thread_ptr =  &_tx_timer_thread;
 80082a6:	4b17      	ldr	r3, [pc, #92]	@ (8008304 <_tx_timer_thread_entry+0x1f4>)
 80082a8:	653b      	str	r3, [r7, #80]	@ 0x50

                /* Set the status to suspending, in order to indicate the
                   suspension is in progress.  */
                thread_ptr -> tx_thread_state =  TX_SUSPENDED;
 80082aa:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80082ac:	2203      	movs	r2, #3
 80082ae:	631a      	str	r2, [r3, #48]	@ 0x30
                /* Restore interrupts.  */
                TX_RESTORE
#else

                /* Set the suspending flag. */
                thread_ptr -> tx_thread_suspending =  TX_TRUE;
 80082b0:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 80082b2:	2201      	movs	r2, #1
 80082b4:	639a      	str	r2, [r3, #56]	@ 0x38

                /* Increment the preempt disable count prior to suspending.  */
                _tx_thread_preempt_disable++;
 80082b6:	4b14      	ldr	r3, [pc, #80]	@ (8008308 <_tx_timer_thread_entry+0x1f8>)
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	3301      	adds	r3, #1
 80082bc:	4a12      	ldr	r2, [pc, #72]	@ (8008308 <_tx_timer_thread_entry+0x1f8>)
 80082be:	6013      	str	r3, [r2, #0]
 80082c0:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80082c2:	617b      	str	r3, [r7, #20]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80082c4:	697b      	ldr	r3, [r7, #20]
 80082c6:	f383 8810 	msr	PRIMASK, r3
}
 80082ca:	bf00      	nop

                /* Restore interrupts.  */
                TX_RESTORE

                /* Call actual thread suspension routine.  */
                _tx_thread_system_suspend(thread_ptr);
 80082cc:	6d38      	ldr	r0, [r7, #80]	@ 0x50
 80082ce:	f7ff fc41 	bl	8007b54 <_tx_thread_system_suspend>
 80082d2:	e728      	b.n	8008126 <_tx_timer_thread_entry+0x16>
 80082d4:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80082d6:	613b      	str	r3, [r7, #16]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80082d8:	693b      	ldr	r3, [r7, #16]
 80082da:	f383 8810 	msr	PRIMASK, r3
}
 80082de:	bf00      	nop
            TX_DISABLE
 80082e0:	e721      	b.n	8008126 <_tx_timer_thread_entry+0x16>

    /* If we ever get here, raise safety critical exception.  */
    TX_SAFETY_CRITICAL_EXCEPTION(__FILE__, __LINE__, 0);
#endif

}
 80082e2:	bf00      	nop
 80082e4:	3760      	adds	r7, #96	@ 0x60
 80082e6:	46bd      	mov	sp, r7
 80082e8:	bd80      	pop	{r7, pc}
 80082ea:	bf00      	nop
 80082ec:	4154494d 	.word	0x4154494d
 80082f0:	200022e0 	.word	0x200022e0
 80082f4:	200022dc 	.word	0x200022dc
 80082f8:	200022d8 	.word	0x200022d8
 80082fc:	200022e4 	.word	0x200022e4
 8008300:	200022f0 	.word	0x200022f0
 8008304:	200022f4 	.word	0x200022f4
 8008308:	20002244 	.word	0x20002244

0800830c <_txe_byte_pool_create>:
/*  09-30-2020     Yuxin Zhou               Modified comment(s),          */
/*                                            resulting in version 6.1    */
/*                                                                        */
/**************************************************************************/
UINT  _txe_byte_pool_create(TX_BYTE_POOL *pool_ptr, CHAR *name_ptr, VOID *pool_start, ULONG pool_size, UINT pool_control_block_size)
{
 800830c:	b580      	push	{r7, lr}
 800830e:	b092      	sub	sp, #72	@ 0x48
 8008310:	af00      	add	r7, sp, #0
 8008312:	60f8      	str	r0, [r7, #12]
 8008314:	60b9      	str	r1, [r7, #8]
 8008316:	607a      	str	r2, [r7, #4]
 8008318:	603b      	str	r3, [r7, #0]
TX_THREAD       *thread_ptr;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800831a:	2300      	movs	r3, #0
 800831c:	647b      	str	r3, [r7, #68]	@ 0x44

    /* Check for an invalid byte pool pointer.  */
    if (pool_ptr == TX_NULL)
 800831e:	68fb      	ldr	r3, [r7, #12]
 8008320:	2b00      	cmp	r3, #0
 8008322:	d102      	bne.n	800832a <_txe_byte_pool_create+0x1e>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8008324:	2302      	movs	r3, #2
 8008326:	647b      	str	r3, [r7, #68]	@ 0x44
 8008328:	e075      	b.n	8008416 <_txe_byte_pool_create+0x10a>
    }

    /* Now see if the pool control block size is valid.  */
    else if (pool_control_block_size != (sizeof(TX_BYTE_POOL)))
 800832a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800832c:	2b34      	cmp	r3, #52	@ 0x34
 800832e:	d002      	beq.n	8008336 <_txe_byte_pool_create+0x2a>
    {

        /* Byte pool pointer is invalid, return appropriate error code.  */
        status =  TX_POOL_ERROR;
 8008330:	2302      	movs	r3, #2
 8008332:	647b      	str	r3, [r7, #68]	@ 0x44
 8008334:	e06f      	b.n	8008416 <_txe_byte_pool_create+0x10a>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008336:	f3ef 8310 	mrs	r3, PRIMASK
 800833a:	62fb      	str	r3, [r7, #44]	@ 0x2c
    return(posture);
 800833c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
    int_posture = __get_interrupt_posture();
 800833e:	62bb      	str	r3, [r7, #40]	@ 0x28
    __asm__ volatile ("CPSID i" : : : "memory");
 8008340:	b672      	cpsid	i
    return(int_posture);
 8008342:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8008344:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8008346:	4b3b      	ldr	r3, [pc, #236]	@ (8008434 <_txe_byte_pool_create+0x128>)
 8008348:	681b      	ldr	r3, [r3, #0]
 800834a:	3301      	adds	r3, #1
 800834c:	4a39      	ldr	r2, [pc, #228]	@ (8008434 <_txe_byte_pool_create+0x128>)
 800834e:	6013      	str	r3, [r2, #0]
 8008350:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008352:	633b      	str	r3, [r7, #48]	@ 0x30
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008354:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8008356:	f383 8810 	msr	PRIMASK, r3
}
 800835a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        next_pool =   _tx_byte_pool_created_ptr;
 800835c:	4b36      	ldr	r3, [pc, #216]	@ (8008438 <_txe_byte_pool_create+0x12c>)
 800835e:	681b      	ldr	r3, [r3, #0]
 8008360:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8008362:	2300      	movs	r3, #0
 8008364:	643b      	str	r3, [r7, #64]	@ 0x40
 8008366:	e009      	b.n	800837c <_txe_byte_pool_create+0x70>
        {

            /* Determine if this byte pool matches the pool in the list.  */
            if (pool_ptr == next_pool)
 8008368:	68fa      	ldr	r2, [r7, #12]
 800836a:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800836c:	429a      	cmp	r2, r3
 800836e:	d00b      	beq.n	8008388 <_txe_byte_pool_create+0x7c>
            }
            else
            {

                /* Move to the next pool.  */
                next_pool =  next_pool -> tx_byte_pool_created_next;
 8008370:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008372:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008374:	63fb      	str	r3, [r7, #60]	@ 0x3c
        for (i = ((ULONG) 0); i < _tx_byte_pool_created_count; i++)
 8008376:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008378:	3301      	adds	r3, #1
 800837a:	643b      	str	r3, [r7, #64]	@ 0x40
 800837c:	4b2f      	ldr	r3, [pc, #188]	@ (800843c <_txe_byte_pool_create+0x130>)
 800837e:	681b      	ldr	r3, [r3, #0]
 8008380:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008382:	429a      	cmp	r2, r3
 8008384:	d3f0      	bcc.n	8008368 <_txe_byte_pool_create+0x5c>
 8008386:	e000      	b.n	800838a <_txe_byte_pool_create+0x7e>
                break;
 8008388:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 800838a:	f3ef 8310 	mrs	r3, PRIMASK
 800838e:	623b      	str	r3, [r7, #32]
    return(posture);
 8008390:	6a3b      	ldr	r3, [r7, #32]
    int_posture = __get_interrupt_posture();
 8008392:	61fb      	str	r3, [r7, #28]
    __asm__ volatile ("CPSID i" : : : "memory");
 8008394:	b672      	cpsid	i
    return(int_posture);
 8008396:	69fb      	ldr	r3, [r7, #28]
            }
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8008398:	63bb      	str	r3, [r7, #56]	@ 0x38

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 800839a:	4b26      	ldr	r3, [pc, #152]	@ (8008434 <_txe_byte_pool_create+0x128>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	3b01      	subs	r3, #1
 80083a0:	4a24      	ldr	r2, [pc, #144]	@ (8008434 <_txe_byte_pool_create+0x128>)
 80083a2:	6013      	str	r3, [r2, #0]
 80083a4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083a6:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 80083a8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083aa:	f383 8810 	msr	PRIMASK, r3
}
 80083ae:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 80083b0:	f7ff fa96 	bl	80078e0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate pool.  */
        if (pool_ptr == next_pool)
 80083b4:	68fa      	ldr	r2, [r7, #12]
 80083b6:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80083b8:	429a      	cmp	r2, r3
 80083ba:	d102      	bne.n	80083c2 <_txe_byte_pool_create+0xb6>
        {

            /* Pool is already created, return appropriate error code.  */
            status =  TX_POOL_ERROR;
 80083bc:	2302      	movs	r3, #2
 80083be:	647b      	str	r3, [r7, #68]	@ 0x44
 80083c0:	e029      	b.n	8008416 <_txe_byte_pool_create+0x10a>
        }

        /* Check for an invalid starting address.  */
        else if (pool_start == TX_NULL)
 80083c2:	687b      	ldr	r3, [r7, #4]
 80083c4:	2b00      	cmp	r3, #0
 80083c6:	d102      	bne.n	80083ce <_txe_byte_pool_create+0xc2>
        {

            /* Null starting address pointer, return appropriate error.  */
            status =  TX_PTR_ERROR;
 80083c8:	2303      	movs	r3, #3
 80083ca:	647b      	str	r3, [r7, #68]	@ 0x44
 80083cc:	e023      	b.n	8008416 <_txe_byte_pool_create+0x10a>
        }

        /* Check for invalid pool size.  */
        else if (pool_size < TX_BYTE_POOL_MIN)
 80083ce:	683b      	ldr	r3, [r7, #0]
 80083d0:	2b63      	cmp	r3, #99	@ 0x63
 80083d2:	d802      	bhi.n	80083da <_txe_byte_pool_create+0xce>
        {

            /* Pool not big enough, return appropriate error.  */
            status =  TX_SIZE_ERROR;
 80083d4:	2305      	movs	r3, #5
 80083d6:	647b      	str	r3, [r7, #68]	@ 0x44
 80083d8:	e01d      	b.n	8008416 <_txe_byte_pool_create+0x10a>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(thread_ptr)
 80083da:	4b19      	ldr	r3, [pc, #100]	@ (8008440 <_txe_byte_pool_create+0x134>)
 80083dc:	681b      	ldr	r3, [r3, #0]
 80083de:	637b      	str	r3, [r7, #52]	@ 0x34

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (thread_ptr == &_tx_timer_thread)
 80083e0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80083e2:	4a18      	ldr	r2, [pc, #96]	@ (8008444 <_txe_byte_pool_create+0x138>)
 80083e4:	4293      	cmp	r3, r2
 80083e6:	d101      	bne.n	80083ec <_txe_byte_pool_create+0xe0>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 80083e8:	2313      	movs	r3, #19
 80083ea:	647b      	str	r3, [r7, #68]	@ 0x44
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80083ec:	f3ef 8305 	mrs	r3, IPSR
 80083f0:	61bb      	str	r3, [r7, #24]
    return(ipsr_value);
 80083f2:	69ba      	ldr	r2, [r7, #24]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80083f4:	4b14      	ldr	r3, [pc, #80]	@ (8008448 <_txe_byte_pool_create+0x13c>)
 80083f6:	681b      	ldr	r3, [r3, #0]
 80083f8:	4313      	orrs	r3, r2
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d00b      	beq.n	8008416 <_txe_byte_pool_create+0x10a>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80083fe:	f3ef 8305 	mrs	r3, IPSR
 8008402:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 8008404:	697a      	ldr	r2, [r7, #20]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 8008406:	4b10      	ldr	r3, [pc, #64]	@ (8008448 <_txe_byte_pool_create+0x13c>)
 8008408:	681b      	ldr	r3, [r3, #0]
 800840a:	4313      	orrs	r3, r2
 800840c:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 8008410:	d201      	bcs.n	8008416 <_txe_byte_pool_create+0x10a>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 8008412:	2313      	movs	r3, #19
 8008414:	647b      	str	r3, [r7, #68]	@ 0x44
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 8008416:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008418:	2b00      	cmp	r3, #0
 800841a:	d106      	bne.n	800842a <_txe_byte_pool_create+0x11e>
    {

        /* Call actual byte pool create function.  */
        status =  _tx_byte_pool_create(pool_ptr, name_ptr, pool_start, pool_size);
 800841c:	683b      	ldr	r3, [r7, #0]
 800841e:	687a      	ldr	r2, [r7, #4]
 8008420:	68b9      	ldr	r1, [r7, #8]
 8008422:	68f8      	ldr	r0, [r7, #12]
 8008424:	f7fe ff5a 	bl	80072dc <_tx_byte_pool_create>
 8008428:	6478      	str	r0, [r7, #68]	@ 0x44
    }

    /* Return completion status.  */
    return(status);
 800842a:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
}
 800842c:	4618      	mov	r0, r3
 800842e:	3748      	adds	r7, #72	@ 0x48
 8008430:	46bd      	mov	sp, r7
 8008432:	bd80      	pop	{r7, pc}
 8008434:	20002244 	.word	0x20002244
 8008438:	2000219c 	.word	0x2000219c
 800843c:	200021a0 	.word	0x200021a0
 8008440:	200021ac 	.word	0x200021ac
 8008444:	200022f4 	.word	0x200022f4
 8008448:	2000000c 	.word	0x2000000c

0800844c <_txe_thread_create>:
UINT    _txe_thread_create(TX_THREAD *thread_ptr, CHAR *name_ptr,
                VOID (*entry_function)(ULONG id), ULONG entry_input,
                VOID *stack_start, ULONG stack_size,
                UINT priority, UINT preempt_threshold,
                ULONG time_slice, UINT auto_start, UINT thread_control_block_size)
{
 800844c:	b580      	push	{r7, lr}
 800844e:	b09a      	sub	sp, #104	@ 0x68
 8008450:	af06      	add	r7, sp, #24
 8008452:	60f8      	str	r0, [r7, #12]
 8008454:	60b9      	str	r1, [r7, #8]
 8008456:	607a      	str	r2, [r7, #4]
 8008458:	603b      	str	r3, [r7, #0]
TX_THREAD       *current_thread;
#endif


    /* Default status to success.  */
    status =  TX_SUCCESS;
 800845a:	2300      	movs	r3, #0
 800845c:	64fb      	str	r3, [r7, #76]	@ 0x4c

    /* Check for an invalid thread pointer.  */
    if (thread_ptr == TX_NULL)
 800845e:	68fb      	ldr	r3, [r7, #12]
 8008460:	2b00      	cmp	r3, #0
 8008462:	d102      	bne.n	800846a <_txe_thread_create+0x1e>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8008464:	230e      	movs	r3, #14
 8008466:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008468:	e0bb      	b.n	80085e2 <_txe_thread_create+0x196>
    }

    /* Now check for invalid thread control block size.  */
    else if (thread_control_block_size != (sizeof(TX_THREAD)))
 800846a:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800846c:	2bb0      	cmp	r3, #176	@ 0xb0
 800846e:	d002      	beq.n	8008476 <_txe_thread_create+0x2a>
    {

        /* Thread pointer is invalid, return appropriate error code.  */
        status =  TX_THREAD_ERROR;
 8008470:	230e      	movs	r3, #14
 8008472:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008474:	e0b5      	b.n	80085e2 <_txe_thread_create+0x196>
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008476:	f3ef 8310 	mrs	r3, PRIMASK
 800847a:	62bb      	str	r3, [r7, #40]	@ 0x28
    return(posture);
 800847c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
    int_posture = __get_interrupt_posture();
 800847e:	627b      	str	r3, [r7, #36]	@ 0x24
    __asm__ volatile ("CPSID i" : : : "memory");
 8008480:	b672      	cpsid	i
    return(int_posture);
 8008482:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
    }
    else
    {

        /* Disable interrupts.  */
        TX_DISABLE
 8008484:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Increment the preempt disable flag.  */
        _tx_thread_preempt_disable++;
 8008486:	4b64      	ldr	r3, [pc, #400]	@ (8008618 <_txe_thread_create+0x1cc>)
 8008488:	681b      	ldr	r3, [r3, #0]
 800848a:	3301      	adds	r3, #1
 800848c:	4a62      	ldr	r2, [pc, #392]	@ (8008618 <_txe_thread_create+0x1cc>)
 800848e:	6013      	str	r3, [r2, #0]
 8008490:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008492:	62fb      	str	r3, [r7, #44]	@ 0x2c
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008494:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8008496:	f383 8810 	msr	PRIMASK, r3
}
 800849a:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Next see if it is already in the created list.  */
        break_flag =   TX_FALSE;
 800849c:	2300      	movs	r3, #0
 800849e:	64bb      	str	r3, [r7, #72]	@ 0x48
        next_thread =  _tx_thread_created_ptr;
 80084a0:	4b5e      	ldr	r3, [pc, #376]	@ (800861c <_txe_thread_create+0x1d0>)
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	643b      	str	r3, [r7, #64]	@ 0x40
        work_ptr =     TX_VOID_TO_UCHAR_POINTER_CONVERT(stack_start);
 80084a6:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80084a8:	63bb      	str	r3, [r7, #56]	@ 0x38
        work_ptr =     TX_UCHAR_POINTER_ADD(work_ptr, (stack_size - ((ULONG) 1)));
 80084aa:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80084ac:	3b01      	subs	r3, #1
 80084ae:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 80084b0:	4413      	add	r3, r2
 80084b2:	63bb      	str	r3, [r7, #56]	@ 0x38
        stack_end =    TX_UCHAR_TO_VOID_POINTER_CONVERT(work_ptr);
 80084b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80084b6:	637b      	str	r3, [r7, #52]	@ 0x34
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 80084b8:	2300      	movs	r3, #0
 80084ba:	647b      	str	r3, [r7, #68]	@ 0x44
 80084bc:	e02b      	b.n	8008516 <_txe_thread_create+0xca>
        {

            /* Determine if this thread matches the thread in the list.  */
            if (thread_ptr == next_thread)
 80084be:	68fa      	ldr	r2, [r7, #12]
 80084c0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084c2:	429a      	cmp	r2, r3
 80084c4:	d101      	bne.n	80084ca <_txe_thread_create+0x7e>
            {

                /* Set the break flag.  */
                break_flag =  TX_TRUE;
 80084c6:	2301      	movs	r3, #1
 80084c8:	64bb      	str	r3, [r7, #72]	@ 0x48
            }

            /* Determine if we need to break the loop.  */
            if (break_flag == TX_TRUE)
 80084ca:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80084cc:	2b01      	cmp	r3, #1
 80084ce:	d028      	beq.n	8008522 <_txe_thread_create+0xd6>
                /* Yes, break out of the loop.  */
                break;
            }

            /* Check the stack pointer to see if it overlaps with this thread's stack.  */
            if (stack_start >= next_thread -> tx_thread_stack_start)
 80084d0:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084d2:	68db      	ldr	r3, [r3, #12]
 80084d4:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80084d6:	429a      	cmp	r2, r3
 80084d8:	d308      	bcc.n	80084ec <_txe_thread_create+0xa0>
            {

                if (stack_start < next_thread -> tx_thread_stack_end)
 80084da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084dc:	691b      	ldr	r3, [r3, #16]
 80084de:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 80084e0:	429a      	cmp	r2, r3
 80084e2:	d203      	bcs.n	80084ec <_txe_thread_create+0xa0>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 80084e4:	2300      	movs	r3, #0
 80084e6:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 80084e8:	2301      	movs	r3, #1
 80084ea:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Check the end of the stack to see if it is inside this thread's stack area as well.  */
            if (stack_end >= next_thread -> tx_thread_stack_start)
 80084ec:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084ee:	68db      	ldr	r3, [r3, #12]
 80084f0:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80084f2:	429a      	cmp	r2, r3
 80084f4:	d308      	bcc.n	8008508 <_txe_thread_create+0xbc>
            {

                if (stack_end < next_thread -> tx_thread_stack_end)
 80084f6:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80084f8:	691b      	ldr	r3, [r3, #16]
 80084fa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 80084fc:	429a      	cmp	r2, r3
 80084fe:	d203      	bcs.n	8008508 <_txe_thread_create+0xbc>
                {

                    /* This stack overlaps with an existing thread, clear the stack pointer to
                       force a stack error below.  */
                    stack_start =  TX_NULL;
 8008500:	2300      	movs	r3, #0
 8008502:	65bb      	str	r3, [r7, #88]	@ 0x58

                    /* Set the break flag.  */
                    break_flag =  TX_TRUE;
 8008504:	2301      	movs	r3, #1
 8008506:	64bb      	str	r3, [r7, #72]	@ 0x48
                }
            }

            /* Move to the next thread.  */
            next_thread =  next_thread -> tx_thread_created_next;
 8008508:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800850a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800850e:	643b      	str	r3, [r7, #64]	@ 0x40
        for (i = ((ULONG) 0); i < _tx_thread_created_count; i++)
 8008510:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008512:	3301      	adds	r3, #1
 8008514:	647b      	str	r3, [r7, #68]	@ 0x44
 8008516:	4b42      	ldr	r3, [pc, #264]	@ (8008620 <_txe_thread_create+0x1d4>)
 8008518:	681b      	ldr	r3, [r3, #0]
 800851a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800851c:	429a      	cmp	r2, r3
 800851e:	d3ce      	bcc.n	80084be <_txe_thread_create+0x72>
 8008520:	e000      	b.n	8008524 <_txe_thread_create+0xd8>
                break;
 8008522:	bf00      	nop
    __asm__ volatile ("MRS  %0, PRIMASK ": "=r" (posture));
 8008524:	f3ef 8310 	mrs	r3, PRIMASK
 8008528:	61fb      	str	r3, [r7, #28]
    return(posture);
 800852a:	69fb      	ldr	r3, [r7, #28]
    int_posture = __get_interrupt_posture();
 800852c:	61bb      	str	r3, [r7, #24]
    __asm__ volatile ("CPSID i" : : : "memory");
 800852e:	b672      	cpsid	i
    return(int_posture);
 8008530:	69bb      	ldr	r3, [r7, #24]
        }

        /* Disable interrupts.  */
        TX_DISABLE
 8008532:	63fb      	str	r3, [r7, #60]	@ 0x3c

        /* Decrement the preempt disable flag.  */
        _tx_thread_preempt_disable--;
 8008534:	4b38      	ldr	r3, [pc, #224]	@ (8008618 <_txe_thread_create+0x1cc>)
 8008536:	681b      	ldr	r3, [r3, #0]
 8008538:	3b01      	subs	r3, #1
 800853a:	4a37      	ldr	r2, [pc, #220]	@ (8008618 <_txe_thread_create+0x1cc>)
 800853c:	6013      	str	r3, [r2, #0]
 800853e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008540:	623b      	str	r3, [r7, #32]
    __asm__ volatile ("MSR  PRIMASK,%0": : "r" (int_posture): "memory");
 8008542:	6a3b      	ldr	r3, [r7, #32]
 8008544:	f383 8810 	msr	PRIMASK, r3
}
 8008548:	bf00      	nop

        /* Restore interrupts.  */
        TX_RESTORE

        /* Check for preemption.  */
        _tx_thread_system_preempt_check();
 800854a:	f7ff f9c9 	bl	80078e0 <_tx_thread_system_preempt_check>

        /* At this point, check to see if there is a duplicate thread.  */
        if (thread_ptr == next_thread)
 800854e:	68fa      	ldr	r2, [r7, #12]
 8008550:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8008552:	429a      	cmp	r2, r3
 8008554:	d102      	bne.n	800855c <_txe_thread_create+0x110>
        {

            /* Thread is already created, return appropriate error code.  */
            status =  TX_THREAD_ERROR;
 8008556:	230e      	movs	r3, #14
 8008558:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800855a:	e042      	b.n	80085e2 <_txe_thread_create+0x196>
        }

        /* Check for invalid starting address of stack.  */
        else if (stack_start == TX_NULL)
 800855c:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800855e:	2b00      	cmp	r3, #0
 8008560:	d102      	bne.n	8008568 <_txe_thread_create+0x11c>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 8008562:	2303      	movs	r3, #3
 8008564:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008566:	e03c      	b.n	80085e2 <_txe_thread_create+0x196>
        }

        /* Check for invalid thread entry point.  */
        else if (entry_function == TX_NULL)
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	2b00      	cmp	r3, #0
 800856c:	d102      	bne.n	8008574 <_txe_thread_create+0x128>
        {

            /* Invalid stack or entry point, return appropriate error code.  */
            status =  TX_PTR_ERROR;
 800856e:	2303      	movs	r3, #3
 8008570:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008572:	e036      	b.n	80085e2 <_txe_thread_create+0x196>
        }

        /* Check the stack size.  */
        else if (stack_size < ((ULONG) TX_MINIMUM_STACK))
 8008574:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008576:	2bc7      	cmp	r3, #199	@ 0xc7
 8008578:	d802      	bhi.n	8008580 <_txe_thread_create+0x134>
        {

            /* Stack is not big enough, return appropriate error code.  */
            status =  TX_SIZE_ERROR;
 800857a:	2305      	movs	r3, #5
 800857c:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800857e:	e030      	b.n	80085e2 <_txe_thread_create+0x196>
        }

        /* Check the priority specified.  */
        else if (priority >= ((UINT) TX_MAX_PRIORITIES))
 8008580:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008582:	2b1f      	cmp	r3, #31
 8008584:	d902      	bls.n	800858c <_txe_thread_create+0x140>
        {

            /* Invalid priority selected, return appropriate error code.  */
            status =  TX_PRIORITY_ERROR;
 8008586:	230f      	movs	r3, #15
 8008588:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800858a:	e02a      	b.n	80085e2 <_txe_thread_create+0x196>
        }

        /* Check preemption threshold. */
        else if (preempt_threshold > priority)
 800858c:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800858e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8008590:	429a      	cmp	r2, r3
 8008592:	d902      	bls.n	800859a <_txe_thread_create+0x14e>
        {

            /* Invalid preempt threshold, return appropriate error code.  */
            status =  TX_THRESH_ERROR;
 8008594:	2318      	movs	r3, #24
 8008596:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008598:	e023      	b.n	80085e2 <_txe_thread_create+0x196>
        }

        /* Check the start selection.  */
        else if (auto_start > TX_AUTO_START)
 800859a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800859c:	2b01      	cmp	r3, #1
 800859e:	d902      	bls.n	80085a6 <_txe_thread_create+0x15a>
        {

            /* Invalid auto start selection, return appropriate error code.  */
            status =  TX_START_ERROR;
 80085a0:	2310      	movs	r3, #16
 80085a2:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80085a4:	e01d      	b.n	80085e2 <_txe_thread_create+0x196>
        {

#ifndef TX_TIMER_PROCESS_IN_ISR

            /* Pickup thread pointer.  */
            TX_THREAD_GET_CURRENT(current_thread)
 80085a6:	4b1f      	ldr	r3, [pc, #124]	@ (8008624 <_txe_thread_create+0x1d8>)
 80085a8:	681b      	ldr	r3, [r3, #0]
 80085aa:	633b      	str	r3, [r7, #48]	@ 0x30

            /* Check for invalid caller of this function.  First check for a calling thread.  */
            if (current_thread == &_tx_timer_thread)
 80085ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80085ae:	4a1e      	ldr	r2, [pc, #120]	@ (8008628 <_txe_thread_create+0x1dc>)
 80085b0:	4293      	cmp	r3, r2
 80085b2:	d101      	bne.n	80085b8 <_txe_thread_create+0x16c>
            {

                /* Invalid caller of this function, return appropriate error code.  */
                status =  TX_CALLER_ERROR;
 80085b4:	2313      	movs	r3, #19
 80085b6:	64fb      	str	r3, [r7, #76]	@ 0x4c
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80085b8:	f3ef 8305 	mrs	r3, IPSR
 80085bc:	617b      	str	r3, [r7, #20]
    return(ipsr_value);
 80085be:	697a      	ldr	r2, [r7, #20]
            }
#endif

            /* Check for interrupt call.  */
            if (TX_THREAD_GET_SYSTEM_STATE() != ((ULONG) 0))
 80085c0:	4b1a      	ldr	r3, [pc, #104]	@ (800862c <_txe_thread_create+0x1e0>)
 80085c2:	681b      	ldr	r3, [r3, #0]
 80085c4:	4313      	orrs	r3, r2
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d00b      	beq.n	80085e2 <_txe_thread_create+0x196>
    __asm__ volatile (" MRS  %0,IPSR ": "=r" (ipsr_value) );
 80085ca:	f3ef 8305 	mrs	r3, IPSR
 80085ce:	613b      	str	r3, [r7, #16]
    return(ipsr_value);
 80085d0:	693a      	ldr	r2, [r7, #16]
            {

                /* Now, make sure the call is from an interrupt and not initialization.  */
                if (TX_THREAD_GET_SYSTEM_STATE() < TX_INITIALIZE_IN_PROGRESS)
 80085d2:	4b16      	ldr	r3, [pc, #88]	@ (800862c <_txe_thread_create+0x1e0>)
 80085d4:	681b      	ldr	r3, [r3, #0]
 80085d6:	4313      	orrs	r3, r2
 80085d8:	f1b3 3ff0 	cmp.w	r3, #4042322160	@ 0xf0f0f0f0
 80085dc:	d201      	bcs.n	80085e2 <_txe_thread_create+0x196>
                {

                    /* Invalid caller of this function, return appropriate error code.  */
                    status =  TX_CALLER_ERROR;
 80085de:	2313      	movs	r3, #19
 80085e0:	64fb      	str	r3, [r7, #76]	@ 0x4c
            }
        }
    }

    /* Determine if everything is okay.  */
    if (status == TX_SUCCESS)
 80085e2:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d112      	bne.n	800860e <_txe_thread_create+0x1c2>
    {

        /* Call actual thread create function.  */
        status =  _tx_thread_create(thread_ptr, name_ptr, entry_function, entry_input,
 80085e8:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 80085ea:	9305      	str	r3, [sp, #20]
 80085ec:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 80085ee:	9304      	str	r3, [sp, #16]
 80085f0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 80085f2:	9303      	str	r3, [sp, #12]
 80085f4:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80085f6:	9302      	str	r3, [sp, #8]
 80085f8:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 80085fa:	9301      	str	r3, [sp, #4]
 80085fc:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 80085fe:	9300      	str	r3, [sp, #0]
 8008600:	683b      	ldr	r3, [r7, #0]
 8008602:	687a      	ldr	r2, [r7, #4]
 8008604:	68b9      	ldr	r1, [r7, #8]
 8008606:	68f8      	ldr	r0, [r7, #12]
 8008608:	f7fe ff6c 	bl	80074e4 <_tx_thread_create>
 800860c:	64f8      	str	r0, [r7, #76]	@ 0x4c
                        stack_start, stack_size, priority, preempt_threshold,
                        time_slice, auto_start);
    }

    /* Return completion status.  */
    return(status);
 800860e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
}
 8008610:	4618      	mov	r0, r3
 8008612:	3750      	adds	r7, #80	@ 0x50
 8008614:	46bd      	mov	sp, r7
 8008616:	bd80      	pop	{r7, pc}
 8008618:	20002244 	.word	0x20002244
 800861c:	200021b4 	.word	0x200021b4
 8008620:	200021b8 	.word	0x200021b8
 8008624:	200021ac 	.word	0x200021ac
 8008628:	200022f4 	.word	0x200022f4
 800862c:	2000000c 	.word	0x2000000c

08008630 <free>:
 8008630:	4b02      	ldr	r3, [pc, #8]	@ (800863c <free+0xc>)
 8008632:	4601      	mov	r1, r0
 8008634:	6818      	ldr	r0, [r3, #0]
 8008636:	f000 b917 	b.w	8008868 <_free_r>
 800863a:	bf00      	nop
 800863c:	20000010 	.word	0x20000010

08008640 <sbrk_aligned>:
 8008640:	b570      	push	{r4, r5, r6, lr}
 8008642:	4e0f      	ldr	r6, [pc, #60]	@ (8008680 <sbrk_aligned+0x40>)
 8008644:	460c      	mov	r4, r1
 8008646:	4605      	mov	r5, r0
 8008648:	6831      	ldr	r1, [r6, #0]
 800864a:	b911      	cbnz	r1, 8008652 <sbrk_aligned+0x12>
 800864c:	f000 f8d0 	bl	80087f0 <_sbrk_r>
 8008650:	6030      	str	r0, [r6, #0]
 8008652:	4621      	mov	r1, r4
 8008654:	4628      	mov	r0, r5
 8008656:	f000 f8cb 	bl	80087f0 <_sbrk_r>
 800865a:	1c43      	adds	r3, r0, #1
 800865c:	d103      	bne.n	8008666 <sbrk_aligned+0x26>
 800865e:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 8008662:	4620      	mov	r0, r4
 8008664:	bd70      	pop	{r4, r5, r6, pc}
 8008666:	1cc4      	adds	r4, r0, #3
 8008668:	f024 0403 	bic.w	r4, r4, #3
 800866c:	42a0      	cmp	r0, r4
 800866e:	d0f8      	beq.n	8008662 <sbrk_aligned+0x22>
 8008670:	1a21      	subs	r1, r4, r0
 8008672:	4628      	mov	r0, r5
 8008674:	f000 f8bc 	bl	80087f0 <_sbrk_r>
 8008678:	3001      	adds	r0, #1
 800867a:	d1f2      	bne.n	8008662 <sbrk_aligned+0x22>
 800867c:	e7ef      	b.n	800865e <sbrk_aligned+0x1e>
 800867e:	bf00      	nop
 8008680:	200027b4 	.word	0x200027b4

08008684 <_malloc_r>:
 8008684:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008688:	1ccd      	adds	r5, r1, #3
 800868a:	4606      	mov	r6, r0
 800868c:	f025 0503 	bic.w	r5, r5, #3
 8008690:	3508      	adds	r5, #8
 8008692:	2d0c      	cmp	r5, #12
 8008694:	bf38      	it	cc
 8008696:	250c      	movcc	r5, #12
 8008698:	2d00      	cmp	r5, #0
 800869a:	db01      	blt.n	80086a0 <_malloc_r+0x1c>
 800869c:	42a9      	cmp	r1, r5
 800869e:	d904      	bls.n	80086aa <_malloc_r+0x26>
 80086a0:	230c      	movs	r3, #12
 80086a2:	6033      	str	r3, [r6, #0]
 80086a4:	2000      	movs	r0, #0
 80086a6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80086aa:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8008780 <_malloc_r+0xfc>
 80086ae:	f000 f869 	bl	8008784 <__malloc_lock>
 80086b2:	f8d8 3000 	ldr.w	r3, [r8]
 80086b6:	461c      	mov	r4, r3
 80086b8:	bb44      	cbnz	r4, 800870c <_malloc_r+0x88>
 80086ba:	4629      	mov	r1, r5
 80086bc:	4630      	mov	r0, r6
 80086be:	f7ff ffbf 	bl	8008640 <sbrk_aligned>
 80086c2:	1c43      	adds	r3, r0, #1
 80086c4:	4604      	mov	r4, r0
 80086c6:	d158      	bne.n	800877a <_malloc_r+0xf6>
 80086c8:	f8d8 4000 	ldr.w	r4, [r8]
 80086cc:	4627      	mov	r7, r4
 80086ce:	2f00      	cmp	r7, #0
 80086d0:	d143      	bne.n	800875a <_malloc_r+0xd6>
 80086d2:	2c00      	cmp	r4, #0
 80086d4:	d04b      	beq.n	800876e <_malloc_r+0xea>
 80086d6:	6823      	ldr	r3, [r4, #0]
 80086d8:	4639      	mov	r1, r7
 80086da:	4630      	mov	r0, r6
 80086dc:	eb04 0903 	add.w	r9, r4, r3
 80086e0:	f000 f886 	bl	80087f0 <_sbrk_r>
 80086e4:	4581      	cmp	r9, r0
 80086e6:	d142      	bne.n	800876e <_malloc_r+0xea>
 80086e8:	6821      	ldr	r1, [r4, #0]
 80086ea:	4630      	mov	r0, r6
 80086ec:	1a6d      	subs	r5, r5, r1
 80086ee:	4629      	mov	r1, r5
 80086f0:	f7ff ffa6 	bl	8008640 <sbrk_aligned>
 80086f4:	3001      	adds	r0, #1
 80086f6:	d03a      	beq.n	800876e <_malloc_r+0xea>
 80086f8:	6823      	ldr	r3, [r4, #0]
 80086fa:	442b      	add	r3, r5
 80086fc:	6023      	str	r3, [r4, #0]
 80086fe:	f8d8 3000 	ldr.w	r3, [r8]
 8008702:	685a      	ldr	r2, [r3, #4]
 8008704:	bb62      	cbnz	r2, 8008760 <_malloc_r+0xdc>
 8008706:	f8c8 7000 	str.w	r7, [r8]
 800870a:	e00f      	b.n	800872c <_malloc_r+0xa8>
 800870c:	6822      	ldr	r2, [r4, #0]
 800870e:	1b52      	subs	r2, r2, r5
 8008710:	d420      	bmi.n	8008754 <_malloc_r+0xd0>
 8008712:	2a0b      	cmp	r2, #11
 8008714:	d917      	bls.n	8008746 <_malloc_r+0xc2>
 8008716:	1961      	adds	r1, r4, r5
 8008718:	42a3      	cmp	r3, r4
 800871a:	6025      	str	r5, [r4, #0]
 800871c:	bf18      	it	ne
 800871e:	6059      	strne	r1, [r3, #4]
 8008720:	6863      	ldr	r3, [r4, #4]
 8008722:	bf08      	it	eq
 8008724:	f8c8 1000 	streq.w	r1, [r8]
 8008728:	5162      	str	r2, [r4, r5]
 800872a:	604b      	str	r3, [r1, #4]
 800872c:	4630      	mov	r0, r6
 800872e:	f000 f82f 	bl	8008790 <__malloc_unlock>
 8008732:	f104 000b 	add.w	r0, r4, #11
 8008736:	1d23      	adds	r3, r4, #4
 8008738:	f020 0007 	bic.w	r0, r0, #7
 800873c:	1ac2      	subs	r2, r0, r3
 800873e:	bf1c      	itt	ne
 8008740:	1a1b      	subne	r3, r3, r0
 8008742:	50a3      	strne	r3, [r4, r2]
 8008744:	e7af      	b.n	80086a6 <_malloc_r+0x22>
 8008746:	6862      	ldr	r2, [r4, #4]
 8008748:	42a3      	cmp	r3, r4
 800874a:	bf0c      	ite	eq
 800874c:	f8c8 2000 	streq.w	r2, [r8]
 8008750:	605a      	strne	r2, [r3, #4]
 8008752:	e7eb      	b.n	800872c <_malloc_r+0xa8>
 8008754:	4623      	mov	r3, r4
 8008756:	6864      	ldr	r4, [r4, #4]
 8008758:	e7ae      	b.n	80086b8 <_malloc_r+0x34>
 800875a:	463c      	mov	r4, r7
 800875c:	687f      	ldr	r7, [r7, #4]
 800875e:	e7b6      	b.n	80086ce <_malloc_r+0x4a>
 8008760:	461a      	mov	r2, r3
 8008762:	685b      	ldr	r3, [r3, #4]
 8008764:	42a3      	cmp	r3, r4
 8008766:	d1fb      	bne.n	8008760 <_malloc_r+0xdc>
 8008768:	2300      	movs	r3, #0
 800876a:	6053      	str	r3, [r2, #4]
 800876c:	e7de      	b.n	800872c <_malloc_r+0xa8>
 800876e:	230c      	movs	r3, #12
 8008770:	4630      	mov	r0, r6
 8008772:	6033      	str	r3, [r6, #0]
 8008774:	f000 f80c 	bl	8008790 <__malloc_unlock>
 8008778:	e794      	b.n	80086a4 <_malloc_r+0x20>
 800877a:	6005      	str	r5, [r0, #0]
 800877c:	e7d6      	b.n	800872c <_malloc_r+0xa8>
 800877e:	bf00      	nop
 8008780:	200027b8 	.word	0x200027b8

08008784 <__malloc_lock>:
 8008784:	4801      	ldr	r0, [pc, #4]	@ (800878c <__malloc_lock+0x8>)
 8008786:	f000 b86d 	b.w	8008864 <__retarget_lock_acquire_recursive>
 800878a:	bf00      	nop
 800878c:	200028f8 	.word	0x200028f8

08008790 <__malloc_unlock>:
 8008790:	4801      	ldr	r0, [pc, #4]	@ (8008798 <__malloc_unlock+0x8>)
 8008792:	f000 b868 	b.w	8008866 <__retarget_lock_release_recursive>
 8008796:	bf00      	nop
 8008798:	200028f8 	.word	0x200028f8

0800879c <siprintf>:
 800879c:	b40e      	push	{r1, r2, r3}
 800879e:	b510      	push	{r4, lr}
 80087a0:	b09d      	sub	sp, #116	@ 0x74
 80087a2:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 80087a6:	2400      	movs	r4, #0
 80087a8:	ab1f      	add	r3, sp, #124	@ 0x7c
 80087aa:	9002      	str	r0, [sp, #8]
 80087ac:	9006      	str	r0, [sp, #24]
 80087ae:	9107      	str	r1, [sp, #28]
 80087b0:	9104      	str	r1, [sp, #16]
 80087b2:	4809      	ldr	r0, [pc, #36]	@ (80087d8 <siprintf+0x3c>)
 80087b4:	4909      	ldr	r1, [pc, #36]	@ (80087dc <siprintf+0x40>)
 80087b6:	f853 2b04 	ldr.w	r2, [r3], #4
 80087ba:	9105      	str	r1, [sp, #20]
 80087bc:	a902      	add	r1, sp, #8
 80087be:	6800      	ldr	r0, [r0, #0]
 80087c0:	9301      	str	r3, [sp, #4]
 80087c2:	941b      	str	r4, [sp, #108]	@ 0x6c
 80087c4:	f000 f8f6 	bl	80089b4 <_svfiprintf_r>
 80087c8:	9b02      	ldr	r3, [sp, #8]
 80087ca:	701c      	strb	r4, [r3, #0]
 80087cc:	b01d      	add	sp, #116	@ 0x74
 80087ce:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80087d2:	b003      	add	sp, #12
 80087d4:	4770      	bx	lr
 80087d6:	bf00      	nop
 80087d8:	20000010 	.word	0x20000010
 80087dc:	ffff0208 	.word	0xffff0208

080087e0 <memset>:
 80087e0:	4402      	add	r2, r0
 80087e2:	4603      	mov	r3, r0
 80087e4:	4293      	cmp	r3, r2
 80087e6:	d100      	bne.n	80087ea <memset+0xa>
 80087e8:	4770      	bx	lr
 80087ea:	f803 1b01 	strb.w	r1, [r3], #1
 80087ee:	e7f9      	b.n	80087e4 <memset+0x4>

080087f0 <_sbrk_r>:
 80087f0:	b538      	push	{r3, r4, r5, lr}
 80087f2:	2300      	movs	r3, #0
 80087f4:	4d05      	ldr	r5, [pc, #20]	@ (800880c <_sbrk_r+0x1c>)
 80087f6:	4604      	mov	r4, r0
 80087f8:	4608      	mov	r0, r1
 80087fa:	602b      	str	r3, [r5, #0]
 80087fc:	f7f8 ff90 	bl	8001720 <_sbrk>
 8008800:	1c43      	adds	r3, r0, #1
 8008802:	d102      	bne.n	800880a <_sbrk_r+0x1a>
 8008804:	682b      	ldr	r3, [r5, #0]
 8008806:	b103      	cbz	r3, 800880a <_sbrk_r+0x1a>
 8008808:	6023      	str	r3, [r4, #0]
 800880a:	bd38      	pop	{r3, r4, r5, pc}
 800880c:	200028f4 	.word	0x200028f4

08008810 <__errno>:
 8008810:	4b01      	ldr	r3, [pc, #4]	@ (8008818 <__errno+0x8>)
 8008812:	6818      	ldr	r0, [r3, #0]
 8008814:	4770      	bx	lr
 8008816:	bf00      	nop
 8008818:	20000010 	.word	0x20000010

0800881c <__libc_init_array>:
 800881c:	b570      	push	{r4, r5, r6, lr}
 800881e:	4d0d      	ldr	r5, [pc, #52]	@ (8008854 <__libc_init_array+0x38>)
 8008820:	2600      	movs	r6, #0
 8008822:	4c0d      	ldr	r4, [pc, #52]	@ (8008858 <__libc_init_array+0x3c>)
 8008824:	1b64      	subs	r4, r4, r5
 8008826:	10a4      	asrs	r4, r4, #2
 8008828:	42a6      	cmp	r6, r4
 800882a:	d109      	bne.n	8008840 <__libc_init_array+0x24>
 800882c:	4d0b      	ldr	r5, [pc, #44]	@ (800885c <__libc_init_array+0x40>)
 800882e:	2600      	movs	r6, #0
 8008830:	4c0b      	ldr	r4, [pc, #44]	@ (8008860 <__libc_init_array+0x44>)
 8008832:	f000 fbb7 	bl	8008fa4 <_init>
 8008836:	1b64      	subs	r4, r4, r5
 8008838:	10a4      	asrs	r4, r4, #2
 800883a:	42a6      	cmp	r6, r4
 800883c:	d105      	bne.n	800884a <__libc_init_array+0x2e>
 800883e:	bd70      	pop	{r4, r5, r6, pc}
 8008840:	f855 3b04 	ldr.w	r3, [r5], #4
 8008844:	3601      	adds	r6, #1
 8008846:	4798      	blx	r3
 8008848:	e7ee      	b.n	8008828 <__libc_init_array+0xc>
 800884a:	f855 3b04 	ldr.w	r3, [r5], #4
 800884e:	3601      	adds	r6, #1
 8008850:	4798      	blx	r3
 8008852:	e7f2      	b.n	800883a <__libc_init_array+0x1e>
 8008854:	08009268 	.word	0x08009268
 8008858:	08009268 	.word	0x08009268
 800885c:	08009268 	.word	0x08009268
 8008860:	0800926c 	.word	0x0800926c

08008864 <__retarget_lock_acquire_recursive>:
 8008864:	4770      	bx	lr

08008866 <__retarget_lock_release_recursive>:
 8008866:	4770      	bx	lr

08008868 <_free_r>:
 8008868:	b538      	push	{r3, r4, r5, lr}
 800886a:	4605      	mov	r5, r0
 800886c:	2900      	cmp	r1, #0
 800886e:	d041      	beq.n	80088f4 <_free_r+0x8c>
 8008870:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008874:	1f0c      	subs	r4, r1, #4
 8008876:	2b00      	cmp	r3, #0
 8008878:	bfb8      	it	lt
 800887a:	18e4      	addlt	r4, r4, r3
 800887c:	f7ff ff82 	bl	8008784 <__malloc_lock>
 8008880:	4a1d      	ldr	r2, [pc, #116]	@ (80088f8 <_free_r+0x90>)
 8008882:	6813      	ldr	r3, [r2, #0]
 8008884:	b933      	cbnz	r3, 8008894 <_free_r+0x2c>
 8008886:	6063      	str	r3, [r4, #4]
 8008888:	6014      	str	r4, [r2, #0]
 800888a:	4628      	mov	r0, r5
 800888c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8008890:	f7ff bf7e 	b.w	8008790 <__malloc_unlock>
 8008894:	42a3      	cmp	r3, r4
 8008896:	d908      	bls.n	80088aa <_free_r+0x42>
 8008898:	6820      	ldr	r0, [r4, #0]
 800889a:	1821      	adds	r1, r4, r0
 800889c:	428b      	cmp	r3, r1
 800889e:	bf01      	itttt	eq
 80088a0:	6819      	ldreq	r1, [r3, #0]
 80088a2:	685b      	ldreq	r3, [r3, #4]
 80088a4:	1809      	addeq	r1, r1, r0
 80088a6:	6021      	streq	r1, [r4, #0]
 80088a8:	e7ed      	b.n	8008886 <_free_r+0x1e>
 80088aa:	461a      	mov	r2, r3
 80088ac:	685b      	ldr	r3, [r3, #4]
 80088ae:	b10b      	cbz	r3, 80088b4 <_free_r+0x4c>
 80088b0:	42a3      	cmp	r3, r4
 80088b2:	d9fa      	bls.n	80088aa <_free_r+0x42>
 80088b4:	6811      	ldr	r1, [r2, #0]
 80088b6:	1850      	adds	r0, r2, r1
 80088b8:	42a0      	cmp	r0, r4
 80088ba:	d10b      	bne.n	80088d4 <_free_r+0x6c>
 80088bc:	6820      	ldr	r0, [r4, #0]
 80088be:	4401      	add	r1, r0
 80088c0:	1850      	adds	r0, r2, r1
 80088c2:	6011      	str	r1, [r2, #0]
 80088c4:	4283      	cmp	r3, r0
 80088c6:	d1e0      	bne.n	800888a <_free_r+0x22>
 80088c8:	6818      	ldr	r0, [r3, #0]
 80088ca:	685b      	ldr	r3, [r3, #4]
 80088cc:	4408      	add	r0, r1
 80088ce:	6053      	str	r3, [r2, #4]
 80088d0:	6010      	str	r0, [r2, #0]
 80088d2:	e7da      	b.n	800888a <_free_r+0x22>
 80088d4:	d902      	bls.n	80088dc <_free_r+0x74>
 80088d6:	230c      	movs	r3, #12
 80088d8:	602b      	str	r3, [r5, #0]
 80088da:	e7d6      	b.n	800888a <_free_r+0x22>
 80088dc:	6820      	ldr	r0, [r4, #0]
 80088de:	1821      	adds	r1, r4, r0
 80088e0:	428b      	cmp	r3, r1
 80088e2:	bf02      	ittt	eq
 80088e4:	6819      	ldreq	r1, [r3, #0]
 80088e6:	685b      	ldreq	r3, [r3, #4]
 80088e8:	1809      	addeq	r1, r1, r0
 80088ea:	6063      	str	r3, [r4, #4]
 80088ec:	bf08      	it	eq
 80088ee:	6021      	streq	r1, [r4, #0]
 80088f0:	6054      	str	r4, [r2, #4]
 80088f2:	e7ca      	b.n	800888a <_free_r+0x22>
 80088f4:	bd38      	pop	{r3, r4, r5, pc}
 80088f6:	bf00      	nop
 80088f8:	200027b8 	.word	0x200027b8

080088fc <__ssputs_r>:
 80088fc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008900:	461f      	mov	r7, r3
 8008902:	688e      	ldr	r6, [r1, #8]
 8008904:	4682      	mov	sl, r0
 8008906:	460c      	mov	r4, r1
 8008908:	42be      	cmp	r6, r7
 800890a:	4690      	mov	r8, r2
 800890c:	680b      	ldr	r3, [r1, #0]
 800890e:	d82d      	bhi.n	800896c <__ssputs_r+0x70>
 8008910:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8008914:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8008918:	d026      	beq.n	8008968 <__ssputs_r+0x6c>
 800891a:	6965      	ldr	r5, [r4, #20]
 800891c:	6909      	ldr	r1, [r1, #16]
 800891e:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8008922:	eba3 0901 	sub.w	r9, r3, r1
 8008926:	1c7b      	adds	r3, r7, #1
 8008928:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800892c:	444b      	add	r3, r9
 800892e:	106d      	asrs	r5, r5, #1
 8008930:	429d      	cmp	r5, r3
 8008932:	bf38      	it	cc
 8008934:	461d      	movcc	r5, r3
 8008936:	0553      	lsls	r3, r2, #21
 8008938:	d527      	bpl.n	800898a <__ssputs_r+0x8e>
 800893a:	4629      	mov	r1, r5
 800893c:	f7ff fea2 	bl	8008684 <_malloc_r>
 8008940:	4606      	mov	r6, r0
 8008942:	b360      	cbz	r0, 800899e <__ssputs_r+0xa2>
 8008944:	464a      	mov	r2, r9
 8008946:	6921      	ldr	r1, [r4, #16]
 8008948:	f000 fae8 	bl	8008f1c <memcpy>
 800894c:	89a3      	ldrh	r3, [r4, #12]
 800894e:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8008952:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008956:	81a3      	strh	r3, [r4, #12]
 8008958:	6126      	str	r6, [r4, #16]
 800895a:	444e      	add	r6, r9
 800895c:	6165      	str	r5, [r4, #20]
 800895e:	eba5 0509 	sub.w	r5, r5, r9
 8008962:	6026      	str	r6, [r4, #0]
 8008964:	463e      	mov	r6, r7
 8008966:	60a5      	str	r5, [r4, #8]
 8008968:	42be      	cmp	r6, r7
 800896a:	d900      	bls.n	800896e <__ssputs_r+0x72>
 800896c:	463e      	mov	r6, r7
 800896e:	4632      	mov	r2, r6
 8008970:	4641      	mov	r1, r8
 8008972:	6820      	ldr	r0, [r4, #0]
 8008974:	f000 faaa 	bl	8008ecc <memmove>
 8008978:	68a3      	ldr	r3, [r4, #8]
 800897a:	2000      	movs	r0, #0
 800897c:	1b9b      	subs	r3, r3, r6
 800897e:	60a3      	str	r3, [r4, #8]
 8008980:	6823      	ldr	r3, [r4, #0]
 8008982:	4433      	add	r3, r6
 8008984:	6023      	str	r3, [r4, #0]
 8008986:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800898a:	462a      	mov	r2, r5
 800898c:	f000 fad3 	bl	8008f36 <_realloc_r>
 8008990:	4606      	mov	r6, r0
 8008992:	2800      	cmp	r0, #0
 8008994:	d1e0      	bne.n	8008958 <__ssputs_r+0x5c>
 8008996:	6921      	ldr	r1, [r4, #16]
 8008998:	4650      	mov	r0, sl
 800899a:	f7ff ff65 	bl	8008868 <_free_r>
 800899e:	230c      	movs	r3, #12
 80089a0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80089a4:	f8ca 3000 	str.w	r3, [sl]
 80089a8:	89a3      	ldrh	r3, [r4, #12]
 80089aa:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80089ae:	81a3      	strh	r3, [r4, #12]
 80089b0:	e7e9      	b.n	8008986 <__ssputs_r+0x8a>
	...

080089b4 <_svfiprintf_r>:
 80089b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80089b8:	4698      	mov	r8, r3
 80089ba:	898b      	ldrh	r3, [r1, #12]
 80089bc:	b09d      	sub	sp, #116	@ 0x74
 80089be:	4607      	mov	r7, r0
 80089c0:	061b      	lsls	r3, r3, #24
 80089c2:	460d      	mov	r5, r1
 80089c4:	4614      	mov	r4, r2
 80089c6:	d510      	bpl.n	80089ea <_svfiprintf_r+0x36>
 80089c8:	690b      	ldr	r3, [r1, #16]
 80089ca:	b973      	cbnz	r3, 80089ea <_svfiprintf_r+0x36>
 80089cc:	2140      	movs	r1, #64	@ 0x40
 80089ce:	f7ff fe59 	bl	8008684 <_malloc_r>
 80089d2:	6028      	str	r0, [r5, #0]
 80089d4:	6128      	str	r0, [r5, #16]
 80089d6:	b930      	cbnz	r0, 80089e6 <_svfiprintf_r+0x32>
 80089d8:	230c      	movs	r3, #12
 80089da:	603b      	str	r3, [r7, #0]
 80089dc:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 80089e0:	b01d      	add	sp, #116	@ 0x74
 80089e2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80089e6:	2340      	movs	r3, #64	@ 0x40
 80089e8:	616b      	str	r3, [r5, #20]
 80089ea:	2300      	movs	r3, #0
 80089ec:	f8cd 800c 	str.w	r8, [sp, #12]
 80089f0:	f04f 0901 	mov.w	r9, #1
 80089f4:	f8df 81a0 	ldr.w	r8, [pc, #416]	@ 8008b98 <_svfiprintf_r+0x1e4>
 80089f8:	9309      	str	r3, [sp, #36]	@ 0x24
 80089fa:	2320      	movs	r3, #32
 80089fc:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8008a00:	2330      	movs	r3, #48	@ 0x30
 8008a02:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8008a06:	4623      	mov	r3, r4
 8008a08:	469a      	mov	sl, r3
 8008a0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008a0e:	b10a      	cbz	r2, 8008a14 <_svfiprintf_r+0x60>
 8008a10:	2a25      	cmp	r2, #37	@ 0x25
 8008a12:	d1f9      	bne.n	8008a08 <_svfiprintf_r+0x54>
 8008a14:	ebba 0b04 	subs.w	fp, sl, r4
 8008a18:	d00b      	beq.n	8008a32 <_svfiprintf_r+0x7e>
 8008a1a:	465b      	mov	r3, fp
 8008a1c:	4622      	mov	r2, r4
 8008a1e:	4629      	mov	r1, r5
 8008a20:	4638      	mov	r0, r7
 8008a22:	f7ff ff6b 	bl	80088fc <__ssputs_r>
 8008a26:	3001      	adds	r0, #1
 8008a28:	f000 80a7 	beq.w	8008b7a <_svfiprintf_r+0x1c6>
 8008a2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8008a2e:	445a      	add	r2, fp
 8008a30:	9209      	str	r2, [sp, #36]	@ 0x24
 8008a32:	f89a 3000 	ldrb.w	r3, [sl]
 8008a36:	2b00      	cmp	r3, #0
 8008a38:	f000 809f 	beq.w	8008b7a <_svfiprintf_r+0x1c6>
 8008a3c:	2300      	movs	r3, #0
 8008a3e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008a42:	f10a 0a01 	add.w	sl, sl, #1
 8008a46:	9304      	str	r3, [sp, #16]
 8008a48:	9307      	str	r3, [sp, #28]
 8008a4a:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8008a4e:	931a      	str	r3, [sp, #104]	@ 0x68
 8008a50:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008a54:	4654      	mov	r4, sl
 8008a56:	2205      	movs	r2, #5
 8008a58:	484f      	ldr	r0, [pc, #316]	@ (8008b98 <_svfiprintf_r+0x1e4>)
 8008a5a:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008a5e:	f000 fa4f 	bl	8008f00 <memchr>
 8008a62:	9a04      	ldr	r2, [sp, #16]
 8008a64:	b9d8      	cbnz	r0, 8008a9e <_svfiprintf_r+0xea>
 8008a66:	06d0      	lsls	r0, r2, #27
 8008a68:	bf44      	itt	mi
 8008a6a:	2320      	movmi	r3, #32
 8008a6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a70:	0711      	lsls	r1, r2, #28
 8008a72:	bf44      	itt	mi
 8008a74:	232b      	movmi	r3, #43	@ 0x2b
 8008a76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8008a7a:	f89a 3000 	ldrb.w	r3, [sl]
 8008a7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8008a80:	d015      	beq.n	8008aae <_svfiprintf_r+0xfa>
 8008a82:	9a07      	ldr	r2, [sp, #28]
 8008a84:	4654      	mov	r4, sl
 8008a86:	2000      	movs	r0, #0
 8008a88:	f04f 0c0a 	mov.w	ip, #10
 8008a8c:	4621      	mov	r1, r4
 8008a8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008a92:	3b30      	subs	r3, #48	@ 0x30
 8008a94:	2b09      	cmp	r3, #9
 8008a96:	d94b      	bls.n	8008b30 <_svfiprintf_r+0x17c>
 8008a98:	b1b0      	cbz	r0, 8008ac8 <_svfiprintf_r+0x114>
 8008a9a:	9207      	str	r2, [sp, #28]
 8008a9c:	e014      	b.n	8008ac8 <_svfiprintf_r+0x114>
 8008a9e:	eba0 0308 	sub.w	r3, r0, r8
 8008aa2:	46a2      	mov	sl, r4
 8008aa4:	fa09 f303 	lsl.w	r3, r9, r3
 8008aa8:	4313      	orrs	r3, r2
 8008aaa:	9304      	str	r3, [sp, #16]
 8008aac:	e7d2      	b.n	8008a54 <_svfiprintf_r+0xa0>
 8008aae:	9b03      	ldr	r3, [sp, #12]
 8008ab0:	1d19      	adds	r1, r3, #4
 8008ab2:	681b      	ldr	r3, [r3, #0]
 8008ab4:	2b00      	cmp	r3, #0
 8008ab6:	9103      	str	r1, [sp, #12]
 8008ab8:	bfbb      	ittet	lt
 8008aba:	425b      	neglt	r3, r3
 8008abc:	f042 0202 	orrlt.w	r2, r2, #2
 8008ac0:	9307      	strge	r3, [sp, #28]
 8008ac2:	9307      	strlt	r3, [sp, #28]
 8008ac4:	bfb8      	it	lt
 8008ac6:	9204      	strlt	r2, [sp, #16]
 8008ac8:	7823      	ldrb	r3, [r4, #0]
 8008aca:	2b2e      	cmp	r3, #46	@ 0x2e
 8008acc:	d10a      	bne.n	8008ae4 <_svfiprintf_r+0x130>
 8008ace:	7863      	ldrb	r3, [r4, #1]
 8008ad0:	2b2a      	cmp	r3, #42	@ 0x2a
 8008ad2:	d132      	bne.n	8008b3a <_svfiprintf_r+0x186>
 8008ad4:	9b03      	ldr	r3, [sp, #12]
 8008ad6:	3402      	adds	r4, #2
 8008ad8:	1d1a      	adds	r2, r3, #4
 8008ada:	681b      	ldr	r3, [r3, #0]
 8008adc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8008ae0:	9203      	str	r2, [sp, #12]
 8008ae2:	9305      	str	r3, [sp, #20]
 8008ae4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8008ba8 <_svfiprintf_r+0x1f4>
 8008ae8:	2203      	movs	r2, #3
 8008aea:	7821      	ldrb	r1, [r4, #0]
 8008aec:	4650      	mov	r0, sl
 8008aee:	f000 fa07 	bl	8008f00 <memchr>
 8008af2:	b138      	cbz	r0, 8008b04 <_svfiprintf_r+0x150>
 8008af4:	eba0 000a 	sub.w	r0, r0, sl
 8008af8:	2240      	movs	r2, #64	@ 0x40
 8008afa:	9b04      	ldr	r3, [sp, #16]
 8008afc:	3401      	adds	r4, #1
 8008afe:	4082      	lsls	r2, r0
 8008b00:	4313      	orrs	r3, r2
 8008b02:	9304      	str	r3, [sp, #16]
 8008b04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008b08:	2206      	movs	r2, #6
 8008b0a:	4824      	ldr	r0, [pc, #144]	@ (8008b9c <_svfiprintf_r+0x1e8>)
 8008b0c:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8008b10:	f000 f9f6 	bl	8008f00 <memchr>
 8008b14:	2800      	cmp	r0, #0
 8008b16:	d036      	beq.n	8008b86 <_svfiprintf_r+0x1d2>
 8008b18:	4b21      	ldr	r3, [pc, #132]	@ (8008ba0 <_svfiprintf_r+0x1ec>)
 8008b1a:	bb1b      	cbnz	r3, 8008b64 <_svfiprintf_r+0x1b0>
 8008b1c:	9b03      	ldr	r3, [sp, #12]
 8008b1e:	3307      	adds	r3, #7
 8008b20:	f023 0307 	bic.w	r3, r3, #7
 8008b24:	3308      	adds	r3, #8
 8008b26:	9303      	str	r3, [sp, #12]
 8008b28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8008b2a:	4433      	add	r3, r6
 8008b2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8008b2e:	e76a      	b.n	8008a06 <_svfiprintf_r+0x52>
 8008b30:	fb0c 3202 	mla	r2, ip, r2, r3
 8008b34:	460c      	mov	r4, r1
 8008b36:	2001      	movs	r0, #1
 8008b38:	e7a8      	b.n	8008a8c <_svfiprintf_r+0xd8>
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	3401      	adds	r4, #1
 8008b3e:	f04f 0c0a 	mov.w	ip, #10
 8008b42:	4619      	mov	r1, r3
 8008b44:	9305      	str	r3, [sp, #20]
 8008b46:	4620      	mov	r0, r4
 8008b48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008b4c:	3a30      	subs	r2, #48	@ 0x30
 8008b4e:	2a09      	cmp	r2, #9
 8008b50:	d903      	bls.n	8008b5a <_svfiprintf_r+0x1a6>
 8008b52:	2b00      	cmp	r3, #0
 8008b54:	d0c6      	beq.n	8008ae4 <_svfiprintf_r+0x130>
 8008b56:	9105      	str	r1, [sp, #20]
 8008b58:	e7c4      	b.n	8008ae4 <_svfiprintf_r+0x130>
 8008b5a:	fb0c 2101 	mla	r1, ip, r1, r2
 8008b5e:	4604      	mov	r4, r0
 8008b60:	2301      	movs	r3, #1
 8008b62:	e7f0      	b.n	8008b46 <_svfiprintf_r+0x192>
 8008b64:	ab03      	add	r3, sp, #12
 8008b66:	462a      	mov	r2, r5
 8008b68:	a904      	add	r1, sp, #16
 8008b6a:	4638      	mov	r0, r7
 8008b6c:	9300      	str	r3, [sp, #0]
 8008b6e:	4b0d      	ldr	r3, [pc, #52]	@ (8008ba4 <_svfiprintf_r+0x1f0>)
 8008b70:	f3af 8000 	nop.w
 8008b74:	1c42      	adds	r2, r0, #1
 8008b76:	4606      	mov	r6, r0
 8008b78:	d1d6      	bne.n	8008b28 <_svfiprintf_r+0x174>
 8008b7a:	89ab      	ldrh	r3, [r5, #12]
 8008b7c:	065b      	lsls	r3, r3, #25
 8008b7e:	f53f af2d 	bmi.w	80089dc <_svfiprintf_r+0x28>
 8008b82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8008b84:	e72c      	b.n	80089e0 <_svfiprintf_r+0x2c>
 8008b86:	ab03      	add	r3, sp, #12
 8008b88:	462a      	mov	r2, r5
 8008b8a:	a904      	add	r1, sp, #16
 8008b8c:	4638      	mov	r0, r7
 8008b8e:	9300      	str	r3, [sp, #0]
 8008b90:	4b04      	ldr	r3, [pc, #16]	@ (8008ba4 <_svfiprintf_r+0x1f0>)
 8008b92:	f000 f87d 	bl	8008c90 <_printf_i>
 8008b96:	e7ed      	b.n	8008b74 <_svfiprintf_r+0x1c0>
 8008b98:	0800922c 	.word	0x0800922c
 8008b9c:	08009236 	.word	0x08009236
 8008ba0:	00000000 	.word	0x00000000
 8008ba4:	080088fd 	.word	0x080088fd
 8008ba8:	08009232 	.word	0x08009232

08008bac <_printf_common>:
 8008bac:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008bb0:	4616      	mov	r6, r2
 8008bb2:	4698      	mov	r8, r3
 8008bb4:	688a      	ldr	r2, [r1, #8]
 8008bb6:	4607      	mov	r7, r0
 8008bb8:	690b      	ldr	r3, [r1, #16]
 8008bba:	460c      	mov	r4, r1
 8008bbc:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8008bc0:	4293      	cmp	r3, r2
 8008bc2:	bfb8      	it	lt
 8008bc4:	4613      	movlt	r3, r2
 8008bc6:	6033      	str	r3, [r6, #0]
 8008bc8:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8008bcc:	b10a      	cbz	r2, 8008bd2 <_printf_common+0x26>
 8008bce:	3301      	adds	r3, #1
 8008bd0:	6033      	str	r3, [r6, #0]
 8008bd2:	6823      	ldr	r3, [r4, #0]
 8008bd4:	0699      	lsls	r1, r3, #26
 8008bd6:	bf42      	ittt	mi
 8008bd8:	6833      	ldrmi	r3, [r6, #0]
 8008bda:	3302      	addmi	r3, #2
 8008bdc:	6033      	strmi	r3, [r6, #0]
 8008bde:	6825      	ldr	r5, [r4, #0]
 8008be0:	f015 0506 	ands.w	r5, r5, #6
 8008be4:	d106      	bne.n	8008bf4 <_printf_common+0x48>
 8008be6:	f104 0a19 	add.w	sl, r4, #25
 8008bea:	68e3      	ldr	r3, [r4, #12]
 8008bec:	6832      	ldr	r2, [r6, #0]
 8008bee:	1a9b      	subs	r3, r3, r2
 8008bf0:	42ab      	cmp	r3, r5
 8008bf2:	dc2b      	bgt.n	8008c4c <_printf_common+0xa0>
 8008bf4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8008bf8:	6822      	ldr	r2, [r4, #0]
 8008bfa:	3b00      	subs	r3, #0
 8008bfc:	bf18      	it	ne
 8008bfe:	2301      	movne	r3, #1
 8008c00:	0692      	lsls	r2, r2, #26
 8008c02:	d430      	bmi.n	8008c66 <_printf_common+0xba>
 8008c04:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8008c08:	4641      	mov	r1, r8
 8008c0a:	4638      	mov	r0, r7
 8008c0c:	47c8      	blx	r9
 8008c0e:	3001      	adds	r0, #1
 8008c10:	d023      	beq.n	8008c5a <_printf_common+0xae>
 8008c12:	6823      	ldr	r3, [r4, #0]
 8008c14:	341a      	adds	r4, #26
 8008c16:	f854 2c0a 	ldr.w	r2, [r4, #-10]
 8008c1a:	f003 0306 	and.w	r3, r3, #6
 8008c1e:	2b04      	cmp	r3, #4
 8008c20:	bf0a      	itet	eq
 8008c22:	f854 5c0e 	ldreq.w	r5, [r4, #-14]
 8008c26:	2500      	movne	r5, #0
 8008c28:	6833      	ldreq	r3, [r6, #0]
 8008c2a:	f04f 0600 	mov.w	r6, #0
 8008c2e:	bf08      	it	eq
 8008c30:	1aed      	subeq	r5, r5, r3
 8008c32:	f854 3c12 	ldr.w	r3, [r4, #-18]
 8008c36:	bf08      	it	eq
 8008c38:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8008c3c:	4293      	cmp	r3, r2
 8008c3e:	bfc4      	itt	gt
 8008c40:	1a9b      	subgt	r3, r3, r2
 8008c42:	18ed      	addgt	r5, r5, r3
 8008c44:	42b5      	cmp	r5, r6
 8008c46:	d11a      	bne.n	8008c7e <_printf_common+0xd2>
 8008c48:	2000      	movs	r0, #0
 8008c4a:	e008      	b.n	8008c5e <_printf_common+0xb2>
 8008c4c:	2301      	movs	r3, #1
 8008c4e:	4652      	mov	r2, sl
 8008c50:	4641      	mov	r1, r8
 8008c52:	4638      	mov	r0, r7
 8008c54:	47c8      	blx	r9
 8008c56:	3001      	adds	r0, #1
 8008c58:	d103      	bne.n	8008c62 <_printf_common+0xb6>
 8008c5a:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008c5e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008c62:	3501      	adds	r5, #1
 8008c64:	e7c1      	b.n	8008bea <_printf_common+0x3e>
 8008c66:	18e1      	adds	r1, r4, r3
 8008c68:	1c5a      	adds	r2, r3, #1
 8008c6a:	2030      	movs	r0, #48	@ 0x30
 8008c6c:	3302      	adds	r3, #2
 8008c6e:	4422      	add	r2, r4
 8008c70:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8008c74:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8008c78:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8008c7c:	e7c2      	b.n	8008c04 <_printf_common+0x58>
 8008c7e:	2301      	movs	r3, #1
 8008c80:	4622      	mov	r2, r4
 8008c82:	4641      	mov	r1, r8
 8008c84:	4638      	mov	r0, r7
 8008c86:	47c8      	blx	r9
 8008c88:	3001      	adds	r0, #1
 8008c8a:	d0e6      	beq.n	8008c5a <_printf_common+0xae>
 8008c8c:	3601      	adds	r6, #1
 8008c8e:	e7d9      	b.n	8008c44 <_printf_common+0x98>

08008c90 <_printf_i>:
 8008c90:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8008c94:	7e0f      	ldrb	r7, [r1, #24]
 8008c96:	4691      	mov	r9, r2
 8008c98:	4680      	mov	r8, r0
 8008c9a:	460c      	mov	r4, r1
 8008c9c:	2f78      	cmp	r7, #120	@ 0x78
 8008c9e:	469a      	mov	sl, r3
 8008ca0:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8008ca2:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8008ca6:	d807      	bhi.n	8008cb8 <_printf_i+0x28>
 8008ca8:	2f62      	cmp	r7, #98	@ 0x62
 8008caa:	d80a      	bhi.n	8008cc2 <_printf_i+0x32>
 8008cac:	2f00      	cmp	r7, #0
 8008cae:	f000 80d1 	beq.w	8008e54 <_printf_i+0x1c4>
 8008cb2:	2f58      	cmp	r7, #88	@ 0x58
 8008cb4:	f000 80b8 	beq.w	8008e28 <_printf_i+0x198>
 8008cb8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008cbc:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8008cc0:	e03a      	b.n	8008d38 <_printf_i+0xa8>
 8008cc2:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8008cc6:	2b15      	cmp	r3, #21
 8008cc8:	d8f6      	bhi.n	8008cb8 <_printf_i+0x28>
 8008cca:	a101      	add	r1, pc, #4	@ (adr r1, 8008cd0 <_printf_i+0x40>)
 8008ccc:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8008cd0:	08008d29 	.word	0x08008d29
 8008cd4:	08008d3d 	.word	0x08008d3d
 8008cd8:	08008cb9 	.word	0x08008cb9
 8008cdc:	08008cb9 	.word	0x08008cb9
 8008ce0:	08008cb9 	.word	0x08008cb9
 8008ce4:	08008cb9 	.word	0x08008cb9
 8008ce8:	08008d3d 	.word	0x08008d3d
 8008cec:	08008cb9 	.word	0x08008cb9
 8008cf0:	08008cb9 	.word	0x08008cb9
 8008cf4:	08008cb9 	.word	0x08008cb9
 8008cf8:	08008cb9 	.word	0x08008cb9
 8008cfc:	08008e3b 	.word	0x08008e3b
 8008d00:	08008d67 	.word	0x08008d67
 8008d04:	08008df5 	.word	0x08008df5
 8008d08:	08008cb9 	.word	0x08008cb9
 8008d0c:	08008cb9 	.word	0x08008cb9
 8008d10:	08008e5d 	.word	0x08008e5d
 8008d14:	08008cb9 	.word	0x08008cb9
 8008d18:	08008d67 	.word	0x08008d67
 8008d1c:	08008cb9 	.word	0x08008cb9
 8008d20:	08008cb9 	.word	0x08008cb9
 8008d24:	08008dfd 	.word	0x08008dfd
 8008d28:	6833      	ldr	r3, [r6, #0]
 8008d2a:	1d1a      	adds	r2, r3, #4
 8008d2c:	681b      	ldr	r3, [r3, #0]
 8008d2e:	6032      	str	r2, [r6, #0]
 8008d30:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8008d34:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8008d38:	2301      	movs	r3, #1
 8008d3a:	e09c      	b.n	8008e76 <_printf_i+0x1e6>
 8008d3c:	6833      	ldr	r3, [r6, #0]
 8008d3e:	6820      	ldr	r0, [r4, #0]
 8008d40:	1d19      	adds	r1, r3, #4
 8008d42:	6031      	str	r1, [r6, #0]
 8008d44:	0606      	lsls	r6, r0, #24
 8008d46:	d501      	bpl.n	8008d4c <_printf_i+0xbc>
 8008d48:	681d      	ldr	r5, [r3, #0]
 8008d4a:	e003      	b.n	8008d54 <_printf_i+0xc4>
 8008d4c:	0645      	lsls	r5, r0, #25
 8008d4e:	d5fb      	bpl.n	8008d48 <_printf_i+0xb8>
 8008d50:	f9b3 5000 	ldrsh.w	r5, [r3]
 8008d54:	2d00      	cmp	r5, #0
 8008d56:	da03      	bge.n	8008d60 <_printf_i+0xd0>
 8008d58:	232d      	movs	r3, #45	@ 0x2d
 8008d5a:	426d      	negs	r5, r5
 8008d5c:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008d60:	4858      	ldr	r0, [pc, #352]	@ (8008ec4 <_printf_i+0x234>)
 8008d62:	230a      	movs	r3, #10
 8008d64:	e011      	b.n	8008d8a <_printf_i+0xfa>
 8008d66:	6821      	ldr	r1, [r4, #0]
 8008d68:	6833      	ldr	r3, [r6, #0]
 8008d6a:	0608      	lsls	r0, r1, #24
 8008d6c:	f853 5b04 	ldr.w	r5, [r3], #4
 8008d70:	d402      	bmi.n	8008d78 <_printf_i+0xe8>
 8008d72:	0649      	lsls	r1, r1, #25
 8008d74:	bf48      	it	mi
 8008d76:	b2ad      	uxthmi	r5, r5
 8008d78:	2f6f      	cmp	r7, #111	@ 0x6f
 8008d7a:	6033      	str	r3, [r6, #0]
 8008d7c:	4851      	ldr	r0, [pc, #324]	@ (8008ec4 <_printf_i+0x234>)
 8008d7e:	bf14      	ite	ne
 8008d80:	230a      	movne	r3, #10
 8008d82:	2308      	moveq	r3, #8
 8008d84:	2100      	movs	r1, #0
 8008d86:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8008d8a:	6866      	ldr	r6, [r4, #4]
 8008d8c:	2e00      	cmp	r6, #0
 8008d8e:	60a6      	str	r6, [r4, #8]
 8008d90:	db05      	blt.n	8008d9e <_printf_i+0x10e>
 8008d92:	6821      	ldr	r1, [r4, #0]
 8008d94:	432e      	orrs	r6, r5
 8008d96:	f021 0104 	bic.w	r1, r1, #4
 8008d9a:	6021      	str	r1, [r4, #0]
 8008d9c:	d04b      	beq.n	8008e36 <_printf_i+0x1a6>
 8008d9e:	4616      	mov	r6, r2
 8008da0:	fbb5 f1f3 	udiv	r1, r5, r3
 8008da4:	fb03 5711 	mls	r7, r3, r1, r5
 8008da8:	5dc7      	ldrb	r7, [r0, r7]
 8008daa:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8008dae:	462f      	mov	r7, r5
 8008db0:	460d      	mov	r5, r1
 8008db2:	42bb      	cmp	r3, r7
 8008db4:	d9f4      	bls.n	8008da0 <_printf_i+0x110>
 8008db6:	2b08      	cmp	r3, #8
 8008db8:	d10b      	bne.n	8008dd2 <_printf_i+0x142>
 8008dba:	6823      	ldr	r3, [r4, #0]
 8008dbc:	07df      	lsls	r7, r3, #31
 8008dbe:	d508      	bpl.n	8008dd2 <_printf_i+0x142>
 8008dc0:	6923      	ldr	r3, [r4, #16]
 8008dc2:	6861      	ldr	r1, [r4, #4]
 8008dc4:	4299      	cmp	r1, r3
 8008dc6:	bfde      	ittt	le
 8008dc8:	2330      	movle	r3, #48	@ 0x30
 8008dca:	f806 3c01 	strble.w	r3, [r6, #-1]
 8008dce:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 8008dd2:	1b92      	subs	r2, r2, r6
 8008dd4:	6122      	str	r2, [r4, #16]
 8008dd6:	464b      	mov	r3, r9
 8008dd8:	aa03      	add	r2, sp, #12
 8008dda:	4621      	mov	r1, r4
 8008ddc:	4640      	mov	r0, r8
 8008dde:	f8cd a000 	str.w	sl, [sp]
 8008de2:	f7ff fee3 	bl	8008bac <_printf_common>
 8008de6:	3001      	adds	r0, #1
 8008de8:	d14a      	bne.n	8008e80 <_printf_i+0x1f0>
 8008dea:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 8008dee:	b004      	add	sp, #16
 8008df0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8008df4:	6823      	ldr	r3, [r4, #0]
 8008df6:	f043 0320 	orr.w	r3, r3, #32
 8008dfa:	6023      	str	r3, [r4, #0]
 8008dfc:	2778      	movs	r7, #120	@ 0x78
 8008dfe:	4832      	ldr	r0, [pc, #200]	@ (8008ec8 <_printf_i+0x238>)
 8008e00:	6823      	ldr	r3, [r4, #0]
 8008e02:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8008e06:	061f      	lsls	r7, r3, #24
 8008e08:	6831      	ldr	r1, [r6, #0]
 8008e0a:	f851 5b04 	ldr.w	r5, [r1], #4
 8008e0e:	d402      	bmi.n	8008e16 <_printf_i+0x186>
 8008e10:	065f      	lsls	r7, r3, #25
 8008e12:	bf48      	it	mi
 8008e14:	b2ad      	uxthmi	r5, r5
 8008e16:	6031      	str	r1, [r6, #0]
 8008e18:	07d9      	lsls	r1, r3, #31
 8008e1a:	bf44      	itt	mi
 8008e1c:	f043 0320 	orrmi.w	r3, r3, #32
 8008e20:	6023      	strmi	r3, [r4, #0]
 8008e22:	b11d      	cbz	r5, 8008e2c <_printf_i+0x19c>
 8008e24:	2310      	movs	r3, #16
 8008e26:	e7ad      	b.n	8008d84 <_printf_i+0xf4>
 8008e28:	4826      	ldr	r0, [pc, #152]	@ (8008ec4 <_printf_i+0x234>)
 8008e2a:	e7e9      	b.n	8008e00 <_printf_i+0x170>
 8008e2c:	6823      	ldr	r3, [r4, #0]
 8008e2e:	f023 0320 	bic.w	r3, r3, #32
 8008e32:	6023      	str	r3, [r4, #0]
 8008e34:	e7f6      	b.n	8008e24 <_printf_i+0x194>
 8008e36:	4616      	mov	r6, r2
 8008e38:	e7bd      	b.n	8008db6 <_printf_i+0x126>
 8008e3a:	6833      	ldr	r3, [r6, #0]
 8008e3c:	6825      	ldr	r5, [r4, #0]
 8008e3e:	1d18      	adds	r0, r3, #4
 8008e40:	6961      	ldr	r1, [r4, #20]
 8008e42:	6030      	str	r0, [r6, #0]
 8008e44:	062e      	lsls	r6, r5, #24
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	d501      	bpl.n	8008e4e <_printf_i+0x1be>
 8008e4a:	6019      	str	r1, [r3, #0]
 8008e4c:	e002      	b.n	8008e54 <_printf_i+0x1c4>
 8008e4e:	0668      	lsls	r0, r5, #25
 8008e50:	d5fb      	bpl.n	8008e4a <_printf_i+0x1ba>
 8008e52:	8019      	strh	r1, [r3, #0]
 8008e54:	2300      	movs	r3, #0
 8008e56:	4616      	mov	r6, r2
 8008e58:	6123      	str	r3, [r4, #16]
 8008e5a:	e7bc      	b.n	8008dd6 <_printf_i+0x146>
 8008e5c:	6833      	ldr	r3, [r6, #0]
 8008e5e:	2100      	movs	r1, #0
 8008e60:	1d1a      	adds	r2, r3, #4
 8008e62:	6032      	str	r2, [r6, #0]
 8008e64:	681e      	ldr	r6, [r3, #0]
 8008e66:	6862      	ldr	r2, [r4, #4]
 8008e68:	4630      	mov	r0, r6
 8008e6a:	f000 f849 	bl	8008f00 <memchr>
 8008e6e:	b108      	cbz	r0, 8008e74 <_printf_i+0x1e4>
 8008e70:	1b80      	subs	r0, r0, r6
 8008e72:	6060      	str	r0, [r4, #4]
 8008e74:	6863      	ldr	r3, [r4, #4]
 8008e76:	6123      	str	r3, [r4, #16]
 8008e78:	2300      	movs	r3, #0
 8008e7a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8008e7e:	e7aa      	b.n	8008dd6 <_printf_i+0x146>
 8008e80:	6923      	ldr	r3, [r4, #16]
 8008e82:	4632      	mov	r2, r6
 8008e84:	4649      	mov	r1, r9
 8008e86:	4640      	mov	r0, r8
 8008e88:	47d0      	blx	sl
 8008e8a:	3001      	adds	r0, #1
 8008e8c:	d0ad      	beq.n	8008dea <_printf_i+0x15a>
 8008e8e:	6823      	ldr	r3, [r4, #0]
 8008e90:	079b      	lsls	r3, r3, #30
 8008e92:	d413      	bmi.n	8008ebc <_printf_i+0x22c>
 8008e94:	68e0      	ldr	r0, [r4, #12]
 8008e96:	9b03      	ldr	r3, [sp, #12]
 8008e98:	4298      	cmp	r0, r3
 8008e9a:	bfb8      	it	lt
 8008e9c:	4618      	movlt	r0, r3
 8008e9e:	e7a6      	b.n	8008dee <_printf_i+0x15e>
 8008ea0:	2301      	movs	r3, #1
 8008ea2:	4632      	mov	r2, r6
 8008ea4:	4649      	mov	r1, r9
 8008ea6:	4640      	mov	r0, r8
 8008ea8:	47d0      	blx	sl
 8008eaa:	3001      	adds	r0, #1
 8008eac:	d09d      	beq.n	8008dea <_printf_i+0x15a>
 8008eae:	3501      	adds	r5, #1
 8008eb0:	68e3      	ldr	r3, [r4, #12]
 8008eb2:	9903      	ldr	r1, [sp, #12]
 8008eb4:	1a5b      	subs	r3, r3, r1
 8008eb6:	42ab      	cmp	r3, r5
 8008eb8:	dcf2      	bgt.n	8008ea0 <_printf_i+0x210>
 8008eba:	e7eb      	b.n	8008e94 <_printf_i+0x204>
 8008ebc:	2500      	movs	r5, #0
 8008ebe:	f104 0619 	add.w	r6, r4, #25
 8008ec2:	e7f5      	b.n	8008eb0 <_printf_i+0x220>
 8008ec4:	0800923d 	.word	0x0800923d
 8008ec8:	0800924e 	.word	0x0800924e

08008ecc <memmove>:
 8008ecc:	4288      	cmp	r0, r1
 8008ece:	b510      	push	{r4, lr}
 8008ed0:	eb01 0402 	add.w	r4, r1, r2
 8008ed4:	d902      	bls.n	8008edc <memmove+0x10>
 8008ed6:	4284      	cmp	r4, r0
 8008ed8:	4623      	mov	r3, r4
 8008eda:	d807      	bhi.n	8008eec <memmove+0x20>
 8008edc:	1e43      	subs	r3, r0, #1
 8008ede:	42a1      	cmp	r1, r4
 8008ee0:	d008      	beq.n	8008ef4 <memmove+0x28>
 8008ee2:	f811 2b01 	ldrb.w	r2, [r1], #1
 8008ee6:	f803 2f01 	strb.w	r2, [r3, #1]!
 8008eea:	e7f8      	b.n	8008ede <memmove+0x12>
 8008eec:	4402      	add	r2, r0
 8008eee:	4601      	mov	r1, r0
 8008ef0:	428a      	cmp	r2, r1
 8008ef2:	d100      	bne.n	8008ef6 <memmove+0x2a>
 8008ef4:	bd10      	pop	{r4, pc}
 8008ef6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8008efa:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8008efe:	e7f7      	b.n	8008ef0 <memmove+0x24>

08008f00 <memchr>:
 8008f00:	b2c9      	uxtb	r1, r1
 8008f02:	4603      	mov	r3, r0
 8008f04:	4402      	add	r2, r0
 8008f06:	b510      	push	{r4, lr}
 8008f08:	4293      	cmp	r3, r2
 8008f0a:	4618      	mov	r0, r3
 8008f0c:	d101      	bne.n	8008f12 <memchr+0x12>
 8008f0e:	2000      	movs	r0, #0
 8008f10:	e003      	b.n	8008f1a <memchr+0x1a>
 8008f12:	7804      	ldrb	r4, [r0, #0]
 8008f14:	3301      	adds	r3, #1
 8008f16:	428c      	cmp	r4, r1
 8008f18:	d1f6      	bne.n	8008f08 <memchr+0x8>
 8008f1a:	bd10      	pop	{r4, pc}

08008f1c <memcpy>:
 8008f1c:	440a      	add	r2, r1
 8008f1e:	1e43      	subs	r3, r0, #1
 8008f20:	4291      	cmp	r1, r2
 8008f22:	d100      	bne.n	8008f26 <memcpy+0xa>
 8008f24:	4770      	bx	lr
 8008f26:	b510      	push	{r4, lr}
 8008f28:	f811 4b01 	ldrb.w	r4, [r1], #1
 8008f2c:	4291      	cmp	r1, r2
 8008f2e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008f32:	d1f9      	bne.n	8008f28 <memcpy+0xc>
 8008f34:	bd10      	pop	{r4, pc}

08008f36 <_realloc_r>:
 8008f36:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008f3a:	4607      	mov	r7, r0
 8008f3c:	4614      	mov	r4, r2
 8008f3e:	460d      	mov	r5, r1
 8008f40:	b921      	cbnz	r1, 8008f4c <_realloc_r+0x16>
 8008f42:	4611      	mov	r1, r2
 8008f44:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8008f48:	f7ff bb9c 	b.w	8008684 <_malloc_r>
 8008f4c:	b92a      	cbnz	r2, 8008f5a <_realloc_r+0x24>
 8008f4e:	4625      	mov	r5, r4
 8008f50:	f7ff fc8a 	bl	8008868 <_free_r>
 8008f54:	4628      	mov	r0, r5
 8008f56:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008f5a:	f000 f81a 	bl	8008f92 <_malloc_usable_size_r>
 8008f5e:	4284      	cmp	r4, r0
 8008f60:	4606      	mov	r6, r0
 8008f62:	d802      	bhi.n	8008f6a <_realloc_r+0x34>
 8008f64:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8008f68:	d8f4      	bhi.n	8008f54 <_realloc_r+0x1e>
 8008f6a:	4621      	mov	r1, r4
 8008f6c:	4638      	mov	r0, r7
 8008f6e:	f7ff fb89 	bl	8008684 <_malloc_r>
 8008f72:	4680      	mov	r8, r0
 8008f74:	b908      	cbnz	r0, 8008f7a <_realloc_r+0x44>
 8008f76:	4645      	mov	r5, r8
 8008f78:	e7ec      	b.n	8008f54 <_realloc_r+0x1e>
 8008f7a:	42b4      	cmp	r4, r6
 8008f7c:	4622      	mov	r2, r4
 8008f7e:	4629      	mov	r1, r5
 8008f80:	bf28      	it	cs
 8008f82:	4632      	movcs	r2, r6
 8008f84:	f7ff ffca 	bl	8008f1c <memcpy>
 8008f88:	4629      	mov	r1, r5
 8008f8a:	4638      	mov	r0, r7
 8008f8c:	f7ff fc6c 	bl	8008868 <_free_r>
 8008f90:	e7f1      	b.n	8008f76 <_realloc_r+0x40>

08008f92 <_malloc_usable_size_r>:
 8008f92:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8008f96:	1f18      	subs	r0, r3, #4
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	bfbc      	itt	lt
 8008f9c:	580b      	ldrlt	r3, [r1, r0]
 8008f9e:	18c0      	addlt	r0, r0, r3
 8008fa0:	4770      	bx	lr
	...

08008fa4 <_init>:
 8008fa4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fa6:	bf00      	nop
 8008fa8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008faa:	bc08      	pop	{r3}
 8008fac:	469e      	mov	lr, r3
 8008fae:	4770      	bx	lr

08008fb0 <_fini>:
 8008fb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008fb2:	bf00      	nop
 8008fb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8008fb6:	bc08      	pop	{r3}
 8008fb8:	469e      	mov	lr, r3
 8008fba:	4770      	bx	lr
