Command: vivado -mode batch -source /home/user/opencpi/ocpi_util/cdk/include/hdl/vivado-impl.tcl -nolog -journal vivado-place.jou -tclargs stage=place target_file=util_assemb_e3xx_base-place.dcp checkpoint=util_assemb_e3xx_base-opt.dcp part=xc7z020clg484-1 impl_opts= post_place_opt=false phys_opt_opts=-hold_fix incr_comp=false

****** Vivado v2017.1 (64-bit)
  **** SW Build 1846317 on Fri Apr 14 18:54:47 MDT 2017
  **** IP Build 1846188 on Fri Apr 14 20:52:08 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/user/opencpi/ocpi_util/cdk/include/hdl/vivado-impl.tcl
# source $env(OCPI_CDK_DIR)/include/hdl/vivado-util.tcl
## proc parse_args {arguments} {
##   foreach i $arguments {
##     set assignment [split $i =]
##     if {[llength $assignment] != 2} {
##       puts "Invalid assignment \"$assignment\". tclargs must be in the following format: variablename=value"
##       exit 2
##     }
##     set var_name [lindex $assignment 0]
##     upvar 1 $var_name var
##     set var_value [lindex $assignment 1]
##     set var $var_value
##   }
## }
## proc add_files_set_lib {library f} {
##   add_files $f -quiet
##   set_property LIBRARY $library [get_files $f -quiet] -quiet 
## }
## proc read_edif_or_dcp {f} {
##   if {[string match *.edf $f] || [string match *.edn $f] || [string match *.ngc $f]} {
##     read_edif $f
##   } elseif {[string match *.dcp $f]} {
##     read_checkpoint $f
##   } else {
##     puts "File $f is not an EDIF, NGC, DCP or XCI file. This may cause problems."
##     add_files $f
##   }
## }
# set stage               ""
# set target_file         ""
# set checkpoint          ""
# set part                ""
# set edif_file           ""
# set constraints         ""
# set impl_opts           ""
# set incr_comp           ""
# set power_opt           ""
# set post_place_opt      ""
# set post_route_opt      ""
# set phys_opt_opts       ""
# parse_args $argv
# create_project -part $part -force [file rootname $target_file]
# if {[info exists checkpoint] && [string length $checkpoint] > 0} {
#   read_checkpoint -part $part $checkpoint
# }
Command: read_checkpoint -part xc7z020clg484-1 util_assemb_e3xx_base-opt.dcp
# if {[info exists edif_file] && [string length $edif_file] > 0} {
#   read_edif $edif_file
# }
# set mode default
# link_design -mode $mode -part $part
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to dcp top: util_assemb_e3xx_base
INFO: [Netlist 29-17] Analyzing 160 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2017.1
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/target-zynq/.Xil/Vivado-27923-buildserver                 /dcp7/util_assemb_e3xx_base.xdc]
Finished Parsing XDC File [/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/target-zynq/.Xil/Vivado-27923-buildserver                 /dcp7/util_assemb_e3xx_base.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1586.375 ; gain = 0.000 ; free physical = 1475 ; free virtual = 47054
Restored from archive | CPU: 0.010000 secs | Memory: 0.011246 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1586.375 ; gain = 0.000 ; free physical = 1475 ; free virtual = 47054
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 11 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 11 instances

link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1586.379 ; gain = 393.848 ; free physical = 1478 ; free virtual = 47054
# if {[info exists constraints] && [string length $constraints] > 0} {
#   puts "Loading XDC: $constraints"
#   read_xdc $constraints
# }
# set stage_start_time [clock seconds]
# puts "Running Implementation stage $stage"
Running Implementation stage place
# set command ""
# switch $stage {
#   opt {
#     set command "opt_design $impl_opts ;"
#     # Optionally run power optimization
#     if {[info exists power_opt] && [string equal $power_opt true]} { 
#       set command "$command power_opt_design"
#     }
#   }
#   place {
#     # Attempt to find an incremental-compile result to use. First look
#     # for a post-route checkpoint. Then fall back on a post-place checkpoint.
#     if {[info exists incr_comp] && [string equal $incr_comp true]} { 
#       set incr_dcp $target_file
#       set route_dcp [glob -nocomplain [file dirname $target_file]/*-route.dcp]
#       if {[file exists $route_dcp]} {
#         set incr_dcp $route_dcp
#       }
#       if {[file exist $incr_dcp]} {
#         read_checkpoint -incremental $incr_dcp
#       }
#     }
#     set command "$command place_design $impl_opts ;"
#     if {[info exists post_place_opt] && [string equal $post_place_opt true]} { 
#       set command "$command phys_opt_design $phys_opt_opts ;"
#     }
#   }
#   route {
#     set command "route_design $impl_opts ;"
#     if {[info exists incr_comp] && [string equal $incr_comp true]} { 
#       set command "$command report_incremental_reuse"
#     }
#     if {[info exists post_route_opt] && [string equal $post_route_opt true]} { 
#       set command "$command phys_opt_design $phys_opt_opts ;"
#     }
#   }
#   timing {
#     set command "report_timing $impl_opts ;"
#     set command "$command report_timing -rpx $target_file $impl_opts"
#   }
#   bit {
#     set command "write_bitstream $target_file $impl_opts ;"
#     set command "$command report_utilization ;"
#     set command "$command report_clock_networks ;"
#     set command "$command report_design_analysis ;"
#     set command "$command report_clocks ;"
#   }
# }
# puts "Command: $command"
Command:  place_design  ;
# eval "$command"
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020-clg484'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020-clg484'
Command: report_drc (run_mandatory_drcs) for: incr_eco_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
Command: report_drc (run_mandatory_drcs) for: placer_checks
INFO: [DRC 23-27] Running DRC with 8 threads
report_drc (run_mandatory_drcs) completed successfully
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 1680.410 ; gain = 0.000 ; free physical = 1462 ; free virtual = 47038
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 913694ed

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1680.410 ; gain = 0.000 ; free physical = 1462 ; free virtual = 47038
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2126.898 ; gain = 0.000 ; free physical = 1048 ; free virtual = 46624

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 15965116f

Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2166.918 ; gain = 486.508 ; free physical = 1018 ; free virtual = 46594

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1609b974f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2205.957 ; gain = 525.547 ; free physical = 1006 ; free virtual = 46582

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1609b974f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2205.957 ; gain = 525.547 ; free physical = 1006 ; free virtual = 46582
Phase 1 Placer Initialization | Checksum: 1609b974f

Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2205.957 ; gain = 525.547 ; free physical = 1006 ; free virtual = 46582

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: 16d1be400

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2261.984 ; gain = 581.574 ; free physical = 955 ; free virtual = 46531

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 16d1be400

Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2261.984 ; gain = 581.574 ; free physical = 955 ; free virtual = 46531

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 109c8c70d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2261.984 ; gain = 581.574 ; free physical = 891 ; free virtual = 46467

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 12e7af6f3

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2261.984 ; gain = 581.574 ; free physical = 885 ; free virtual = 46461

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1b80f8b1d

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2261.984 ; gain = 581.574 ; free physical = 884 ; free virtual = 46460

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1245a6246

Time (s): cpu = 00:00:19 ; elapsed = 00:00:12 . Memory (MB): peak = 2261.984 ; gain = 581.574 ; free physical = 871 ; free virtual = 46447

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1a7905655

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 2261.984 ; gain = 581.574 ; free physical = 949 ; free virtual = 46525

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 21799d2a8

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2261.984 ; gain = 581.574 ; free physical = 942 ; free virtual = 46517

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 1bcc9fa8e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2261.984 ; gain = 581.574 ; free physical = 942 ; free virtual = 46517
Phase 3 Detail Placement | Checksum: 1bcc9fa8e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 2261.984 ; gain = 581.574 ; free physical = 942 ; free virtual = 46517

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: da9a0166

Phase 4.1.1.1 BUFG Insertion
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Place 46-41] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: da9a0166

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2261.984 ; gain = 581.574 ; free physical = 942 ; free virtual = 46518
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.468. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 170c10957

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2261.984 ; gain = 581.574 ; free physical = 942 ; free virtual = 46518
Phase 4.1 Post Commit Optimization | Checksum: 170c10957

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2261.984 ; gain = 581.574 ; free physical = 942 ; free virtual = 46518

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 170c10957

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2261.984 ; gain = 581.574 ; free physical = 943 ; free virtual = 46519

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 170c10957

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2261.984 ; gain = 581.574 ; free physical = 943 ; free virtual = 46519

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1a3d9b5e1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2261.984 ; gain = 581.574 ; free physical = 943 ; free virtual = 46519
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1a3d9b5e1

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2261.984 ; gain = 581.574 ; free physical = 943 ; free virtual = 46519
Ending Placer Task | Checksum: f9ec4e5a

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 2261.984 ; gain = 581.574 ; free physical = 957 ; free virtual = 46533
15 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:25 ; elapsed = 00:00:16 . Memory (MB): peak = 2261.984 ; gain = 675.605 ; free physical = 956 ; free virtual = 46532
# set stage_end_time [clock seconds]
# puts "Writing checkpoint for stage $stage"
Writing checkpoint for stage place
# if {![string equal $stage bit] && ![string equal $stage timing]} {
#   write_checkpoint -force $target_file
# }
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:00.24 . Memory (MB): peak = 2261.984 ; gain = 0.000 ; free physical = 938 ; free virtual = 46520
INFO: [Common 17-1381] The checkpoint '/home/user/opencpi/ocpi_util/tests/pytests/utilization_proj/hdl/assemblies/util_assemb/container-util_assemb_e3xx_base/target-zynq/util_assemb_e3xx_base-place.dcp' has been generated.
# set final_time [clock seconds]
# puts "======Timing broken up into subtasks======
# -----------------------------------------------------------------
# |  Implementation Stage time: [expr $stage_end_time - $stage_start_time] seconds \t|
# -----------------------------------------------------------------
# | Post-stage operations time: [expr [clock seconds] - $stage_end_time] seconds \t|
# -----------------------------------------------------------------
# |                 Total time: [expr [clock seconds] - $stage_start_time] seconds \t|
# -----------------------------------------------------------------"
======Timing broken up into subtasks======
-----------------------------------------------------------------
|  Implementation Stage time: 16 seconds 	|
-----------------------------------------------------------------
| Post-stage operations time: 1 seconds 	|
-----------------------------------------------------------------
|                 Total time: 17 seconds 	|
-----------------------------------------------------------------
INFO: [Common 17-206] Exiting Vivado at Tue Oct 16 16:10:57 2018...
Elapsed time:0:30.14, completed at 16:10:57
Exit status: 0