
---------- Begin Simulation Statistics ----------
simSeconds                                   0.051434                       # Number of seconds simulated (Second)
simTicks                                  51434372185                       # Number of ticks simulated (Tick)
finalTick                                 51434372185                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset) (Tick)
simFreq                                  1000000000000                       # The number of ticks per simulated second ((Tick/Second))
hostSeconds                                     26.34                       # Real time elapsed on the host (Second)
hostTickRate                               1952413675                       # The number of ticks simulated per host second (ticks/s) ((Tick/Second))
hostMemory                                     756672                       # Number of bytes of host memory used (Byte)
simInsts                                      6945980                       # Number of instructions simulated (Count)
simOps                                       11051652                       # Number of ops (including micro ops) simulated (Count)
hostInstRate                                   263664                       # Simulator instruction rate (inst/s) ((Count/Second))
hostOpRate                                     419512                       # Simulator op (including micro ops) rate (op/s) ((Count/Second))
system.clk_domain.clock                          1000                       # Clock period in ticks (Tick)
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.cpu.numCycles                         61745946                       # Number of cpu cycles simulated (Cycle)
system.cpu.cpi                               8.889451                       # CPI: cycles per instruction (core level) ((Cycle/Count))
system.cpu.ipc                               0.112493                       # IPC: instructions per cycle (core level) ((Count/Cycle))
system.cpu.numWorkItemsStarted                      0                       # Number of work items this cpu started (Count)
system.cpu.numWorkItemsCompleted                    0                       # Number of work items this cpu completed (Count)
system.cpu.instsAdded                        11510087                       # Number of instructions added to the IQ (excludes non-spec) (Count)
system.cpu.nonSpecInstsAdded                    16536                       # Number of non-speculative instructions added to the IQ (Count)
system.cpu.instsIssued                       12420434                       # Number of instructions issued (Count)
system.cpu.squashedInstsIssued                   1732                       # Number of squashed instructions issued (Count)
system.cpu.squashedInstsExamined               474965                       # Number of squashed instructions iterated over during squash; mainly for profiling (Count)
system.cpu.squashedOperandsExamined           1146769                       # Number of squashed operands that are examined and possibly removed from graph (Count)
system.cpu.squashedNonSpecRemoved                 210                       # Number of squashed non-spec instructions that were removed (Count)
system.cpu.numIssuedDist::samples            44849147                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::mean               0.276938                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::stdev              0.779371                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::underflows                0      0.00%      0.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::0                  37987488     84.70%     84.70% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::1                   3728444      8.31%     93.01% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::2                   1502336      3.35%     96.36% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::3                   1079292      2.41%     98.77% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::4                    391808      0.87%     99.64% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::5                     99511      0.22%     99.87% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::6                     39502      0.09%     99.95% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::7                     18485      0.04%     99.99% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::8                      2281      0.01%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::overflows                 0      0.00%    100.00% # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::min_value                 0                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::max_value                 8                       # Number of insts issued each cycle (Count)
system.cpu.numIssuedDist::total              44849147                       # Number of insts issued each cycle (Count)
system.cpu.statFuBusy::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntAlu                    4448     13.43%     13.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntMult                      0      0.00%     13.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IntDiv                       0      0.00%     13.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatAdd                     0      0.00%     13.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCmp                     0      0.00%     13.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatCvt                     0      0.00%     13.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMult                    0      0.00%     13.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMultAcc                 0      0.00%     13.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatDiv                     0      0.00%     13.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMisc                    0      0.00%     13.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatSqrt                    0      0.00%     13.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAdd                      0      0.00%     13.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAddAcc                   0      0.00%     13.43% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAlu                     95      0.29%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCmp                      0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdCvt                      0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMisc                     0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMult                     0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMultAcc                  0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdMatMultAcc               0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShift                    1      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShiftAcc                 0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdDiv                      0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSqrt                     0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAdd                 0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatAlu                 0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCmp                 0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatCvt                 0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatDiv                 0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMisc                0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMult                0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMultAcc             0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatMatMultAcc            0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatSqrt                0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAdd                0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceAlu                0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdReduceCmp                0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceAdd            0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatReduceCmp            0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAes                      0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdAesMix                   0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash                 0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha1Hash2                0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash               0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdSha256Hash2              0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma2                0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdShaSigma3                0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdPredAlu                  0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::Matrix                       0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixMov                    0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MatrixOP                     0      0.00%     13.72% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemRead                  18677     56.39%     70.11% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::MemWrite                  6678     20.16%     90.27% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemRead              3049      9.21%     99.47% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::FloatMemWrite              175      0.53%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideMaskStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdStridedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedLoad              0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdIndexedStore             0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdWholeRegisterStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdExt                      0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdFloatExt                 0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statFuBusy::SimdConfig                   0      0.00%    100.00% # attempts to use FU when none available (Count)
system.cpu.statIssuedInstType_0::No_OpClass       250674      2.02%      2.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntAlu       7519142     60.54%     62.56% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntMult        38066      0.31%     62.86% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IntDiv         39001      0.31%     63.18% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatAdd        13540      0.11%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCmp            0      0.00%     63.29% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatCvt         1232      0.01%     63.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMult            0      0.00%     63.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMultAcc            0      0.00%     63.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatDiv            0      0.00%     63.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMisc            0      0.00%     63.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatSqrt            0      0.00%     63.30% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAdd         5660      0.05%     63.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAddAcc            0      0.00%     63.34% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAlu        12102      0.10%     63.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCmp            0      0.00%     63.44% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdCvt        11823      0.10%     63.53% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMisc        18671      0.15%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMult            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMultAcc            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdMatMultAcc            0      0.00%     63.68% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShift         1275      0.01%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShiftAcc            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdDiv            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSqrt            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAdd            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatAlu            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCmp            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatCvt            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatDiv            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMisc            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMult            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMultAcc            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatMatMultAcc            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatSqrt            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAdd            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceAlu            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdReduceCmp            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceAdd            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatReduceCmp            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAes            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdAesMix            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha1Hash2            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdSha256Hash2            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma2            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdShaSigma3            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdPredAlu            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::Matrix             0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixMov            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MatrixOP            0      0.00%     63.69% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemRead      3270023     26.33%     90.02% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::MemWrite      1180170      9.50%     99.52% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemRead        38494      0.31%     99.83% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::FloatMemWrite        20561      0.17%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::IprAccess            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::InstPrefetch            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdStridedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdFloatExt            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::SimdConfig            0      0.00%    100.00% # Number of instructions issued per FU type, per thread (Count)
system.cpu.statIssuedInstType_0::total       12420434                       # Number of instructions issued per FU type, per thread (Count)
system.cpu.issueRate                         0.201154                       # Inst issue rate ((Count/Cycle))
system.cpu.fuBusy                               33123                       # FU busy when requested (Count)
system.cpu.fuBusyRate                        0.002667                       # FU busy rate (busy events/executed inst) ((Count/Count))
system.cpu.intInstQueueReads                 69461306                       # Number of integer instruction queue reads (Count)
system.cpu.intInstQueueWrites                11881233                       # Number of integer instruction queue writes (Count)
system.cpu.intInstQueueWakeupAccesses        11195095                       # Number of integer instruction queue wakeup accesses (Count)
system.cpu.fpInstQueueReads                    263564                       # Number of floating instruction queue reads (Count)
system.cpu.fpInstQueueWrites                   120662                       # Number of floating instruction queue writes (Count)
system.cpu.fpInstQueueWakeupAccesses           106426                       # Number of floating instruction queue wakeup accesses (Count)
system.cpu.vecInstQueueReads                        0                       # Number of vector instruction queue reads (Count)
system.cpu.vecInstQueueWrites                       0                       # Number of vector instruction queue writes (Count)
system.cpu.vecInstQueueWakeupAccesses               0                       # Number of vector instruction queue wakeup accesses (Count)
system.cpu.intAluAccesses                    12069537                       # Number of integer alu accesses (Count)
system.cpu.fpAluAccesses                       133346                       # Number of floating point alu accesses (Count)
system.cpu.vecAluAccesses                           0                       # Number of vector alu accesses (Count)
system.cpu.numSquashedInsts                      4203                       # Number of squashed instructions skipped in execute (Count)
system.cpu.numSwp                                   0                       # Number of swp insts executed (Count)
system.cpu.timesIdled                          884583                       # Number of times that the entire CPU went into an idle state and unscheduled itself (Count)
system.cpu.idleCycles                        16896799                       # Total number of cycles that the CPU has spent unscheduled due to idling (Cycle)
system.cpu.MemDepUnit__0.insertedLoads        2244701                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.insertedStores       1207481                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__0.conflictingLoads       404774                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__0.conflictingStores       168630                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__1.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__1.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__1.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__2.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__2.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__2.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.MemDepUnit__3.insertedLoads              0                       # Number of loads inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.insertedStores             0                       # Number of stores inserted to the mem dependence unit. (Count)
system.cpu.MemDepUnit__3.conflictingLoads            0                       # Number of conflicting loads. (Count)
system.cpu.MemDepUnit__3.conflictingStores            0                       # Number of conflicting stores. (Count)
system.cpu.branchPred.lookups_0::NoBranch          682      0.07%      0.07% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::Return        237596     25.41%     25.48% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallDirect       239323     25.59%     51.08% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::CallIndirect         1062      0.11%     51.19% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectCond       424629     45.41%     96.60% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::DirectUncond        20834      2.23%     98.83% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectCond            0      0.00%     98.83% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::IndirectUncond        10969      1.17%    100.00% # Number of BP lookups (Count)
system.cpu.branchPred.lookups_0::total         935095                       # Number of BP lookups (Count)
system.cpu.branchPred.squashes_0::NoBranch          607      1.08%      1.08% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::Return          940      1.68%      2.76% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallDirect         3235      5.77%      8.53% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::CallIndirect          489      0.87%      9.40% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectCond        45943     81.95%     91.35% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::DirectUncond         2107      3.76%     95.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectCond            0      0.00%     95.11% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::IndirectUncond         2741      4.89%    100.00% # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.squashes_0::total         56062                       # Number of branches that got squashed (completely removed) as an earlier branch was mispredicted. (Count)
system.cpu.branchPred.corrected_0::NoBranch          156      1.04%      1.04% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::Return           13      0.09%      1.13% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallDirect          803      5.35%      6.47% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::CallIndirect          268      1.78%      8.26% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectCond        12481     83.11%     91.37% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::DirectUncond          502      3.34%     94.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectCond            0      0.00%     94.71% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::IndirectUncond          794      5.29%    100.00% # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.corrected_0::total        15017                       # Number of branches that got corrected but not yet commited. Branches get corrected by decode or after execute. Also a branch misprediction can be detected out-of-order. Therefore, a corrected branch might not end up beeing committed in case an even earlier branch was mispredicted (Count)
system.cpu.branchPred.earlyResteers_0::NoBranch            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::Return            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallDirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::CallIndirect            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::DirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectCond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::IndirectUncond            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.earlyResteers_0::total            0                       # Number of branches that got redirected after decode. (Count)
system.cpu.branchPred.committed_0::NoBranch           75      0.01%      0.01% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::Return       236656     26.92%     26.93% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallDirect       236088     26.86%     53.79% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::CallIndirect          573      0.07%     53.85% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectCond       378685     43.08%     96.93% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::DirectUncond        18727      2.13%     99.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectCond            0      0.00%     99.06% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::IndirectUncond         8228      0.94%    100.00% # Number of branches finally committed  (Count)
system.cpu.branchPred.committed_0::total       879032                       # Number of branches finally committed  (Count)
system.cpu.branchPred.mispredicted_0::NoBranch           75      0.54%      0.54% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::Return            2      0.01%      0.56% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallDirect          607      4.41%      4.97% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::CallIndirect          222      1.61%      6.58% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectCond        11755     85.38%     91.96% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::DirectUncond          332      2.41%     94.37% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectCond            0      0.00%     94.37% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::IndirectUncond          775      5.63%    100.00% # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.mispredicted_0::total        13768                       # Number of committed branches that were mispredicted. (Count)
system.cpu.branchPred.targetProvider_0::NoTarget       185530     19.84%     19.84% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::BTB       503896     53.89%     73.73% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::RAS       237596     25.41%     99.14% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::Indirect         8073      0.86%    100.00% # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetProvider_0::total       935095                       # The component providing the target for taken branches (Count)
system.cpu.branchPred.targetWrong_0::NoBranch         7229     54.16%     54.16% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::Return         6041     45.26%     99.42% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallDirect           13      0.10%     99.52% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::CallIndirect           64      0.48%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::DirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectCond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::IndirectUncond            0      0.00%    100.00% # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.targetWrong_0::total        13347                       # Number of branches where the target was incorrect or not available at prediction time. (Count)
system.cpu.branchPred.condPredicted            425311                       # Number of conditional branches predicted (Count)
system.cpu.branchPred.condPredictedTaken       247032                       # Number of conditional branches predicted as taken (Count)
system.cpu.branchPred.condIncorrect             15017                       # Number of conditional branches incorrect (Count)
system.cpu.branchPred.predTakenBTBMiss           1585                       # Number of branches predicted taken but missed in BTB (Count)
system.cpu.branchPred.NotTakenMispredicted         8327                       # Number branches predicted 'not taken' but turned out to be taken (Count)
system.cpu.branchPred.TakenMispredicted          6690                       # Number branches predicted taken but are actually not taken (Count)
system.cpu.branchPred.BTBLookups               935095                       # Number of BTB lookups (Count)
system.cpu.branchPred.BTBUpdates                 7096                       # Number of BTB updates (Count)
system.cpu.branchPred.BTBHits                  566632                       # Number of BTB hits (Count)
system.cpu.branchPred.BTBHitRatio            0.605962                       # BTB Hit Ratio (Ratio)
system.cpu.branchPred.BTBMispredicted            2321                       # Number BTB mispredictions. No target found or target wrong (Count)
system.cpu.branchPred.indirectLookups           12031                       # Number of indirect predictor lookups. (Count)
system.cpu.branchPred.indirectHits               8073                       # Number of indirect target hits. (Count)
system.cpu.branchPred.indirectMisses             3958                       # Number of indirect misses. (Count)
system.cpu.branchPred.indirectMispredicted            0                       # Number of mispredicted indirect branches. (Count)
system.cpu.branchPred.btb.lookups::NoBranch          682      0.07%      0.07% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::Return       237596     25.41%     25.48% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallDirect       239323     25.59%     51.08% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::CallIndirect         1062      0.11%     51.19% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectCond       424629     45.41%     96.60% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::DirectUncond        20834      2.23%     98.83% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectCond            0      0.00%     98.83% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::IndirectUncond        10969      1.17%    100.00% # Number of BTB lookups (Count)
system.cpu.branchPred.btb.lookups::total       935095                       # Number of BTB lookups (Count)
system.cpu.branchPred.btb.misses::NoBranch          208      0.06%      0.06% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::Return       237596     64.48%     64.54% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallDirect         1100      0.30%     64.84% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::CallIndirect         1061      0.29%     65.13% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectCond       116857     31.71%     96.84% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::DirectUncond          672      0.18%     97.02% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectCond            0      0.00%     97.02% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::IndirectUncond        10969      2.98%    100.00% # Number of BTB misses (Count)
system.cpu.branchPred.btb.misses::total        368463                       # Number of BTB misses (Count)
system.cpu.branchPred.btb.updates::NoBranch            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::Return            0      0.00%      0.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallDirect          803     11.32%     11.32% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::CallIndirect            0      0.00%     11.32% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectCond         5791     81.61%     92.93% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::DirectUncond          502      7.07%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectCond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::IndirectUncond            0      0.00%    100.00% # Number of BTB updates (Count)
system.cpu.branchPred.btb.updates::total         7096                       # Number of BTB updates (Count)
system.cpu.branchPred.btb.mispredict::NoBranch            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::Return            0      0.00%      0.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallDirect          803     11.32%     11.32% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::CallIndirect            0      0.00%     11.32% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectCond         5791     81.61%     92.93% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::DirectUncond          502      7.07%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectCond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::IndirectUncond            0      0.00%    100.00% # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.mispredict::total         7096                       # Number of BTB mispredictions. No target found or target wrong. (Count)
system.cpu.branchPred.btb.power_state.pwrStateResidencyTicks::UNDEFINED  51434372185                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.branchPred.indirectBranchPred.lookups        12031                       # Number of lookups (Count)
system.cpu.branchPred.indirectBranchPred.hits         8073                       # Number of hits of a tag (Count)
system.cpu.branchPred.indirectBranchPred.misses         3958                       # Number of misses (Count)
system.cpu.branchPred.indirectBranchPred.targetRecords         1062                       # Number of targets that where recorded/installed in the cache (Count)
system.cpu.branchPred.indirectBranchPred.indirectRecords        13093                       # Number of indirect branches/calls recorded in the indirect hist (Count)
system.cpu.branchPred.indirectBranchPred.speculativeOverflows            0                       # Number of times more than the allowed capacity for speculative branches/calls where in flight and destroy the path history (Count)
system.cpu.branchPred.ras.pushes               241325                       # Number of times a PC was pushed onto the RAS (Count)
system.cpu.branchPred.ras.pops                 241320                       # Number of times a PC was poped from the RAS (Count)
system.cpu.branchPred.ras.squashes               4664                       # Number of times the stack operation was squashed due to wrong speculation. (Count)
system.cpu.branchPred.ras.used                 236656                       # Number of times the RAS is the provider (Count)
system.cpu.branchPred.ras.correct              236654                       # Number of times the RAS is the provider and the prediction is correct (Count)
system.cpu.branchPred.ras.incorrect                 2                       # Number of times the RAS is the provider and the prediction is wrong (Count)
system.cpu.commit.commitSquashedInsts          474217                       # The number of squashed insts skipped by commit (Count)
system.cpu.commit.commitNonSpecStalls           16326                       # The number of times commit has been forced to stall to communicate backwards (Count)
system.cpu.commit.branchMispredicts             15137                       # The number of times a branch was mispredicted (Count)
system.cpu.commit.numCommittedDist::samples     44779383                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::mean     0.246802                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::stdev     1.102656                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::underflows            0      0.00%      0.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::0        41179047     91.96%     91.96% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::1         1648179      3.68%     95.64% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::2          364964      0.82%     96.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::3          524248      1.17%     97.63% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::4          118233      0.26%     97.89% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::5          108282      0.24%     98.13% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::6          145371      0.32%     98.46% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::7          314239      0.70%     99.16% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::8          376820      0.84%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::overflows            0      0.00%    100.00% # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::min_value            0                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::max_value            8                       # Number of insts commited each cycle (Count)
system.cpu.commit.numCommittedDist::total     44779383                       # Number of insts commited each cycle (Count)
system.cpu.commit.amos                              0                       # Number of atomic instructions committed (Count)
system.cpu.commit.membars                       10422                       # Number of memory barriers committed (Count)
system.cpu.commit.functionCalls                236661                       # Number of function calls committed. (Count)
system.cpu.commit.committedInstType_0::No_OpClass       242600      2.20%      2.20% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntAlu      7299374     66.05%     68.24% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntMult        38061      0.34%     68.59% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IntDiv        36069      0.33%     68.91% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatAdd        12642      0.11%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCmp            0      0.00%     69.03% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatCvt         1232      0.01%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMult            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMultAcc            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatDiv            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMisc            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatSqrt            0      0.00%     69.04% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAdd         5660      0.05%     69.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAddAcc            0      0.00%     69.09% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAlu        11392      0.10%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCmp            0      0.00%     69.19% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdCvt        11728      0.11%     69.30% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMisc        18252      0.17%     69.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMult            0      0.00%     69.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMultAcc            0      0.00%     69.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdMatMultAcc            0      0.00%     69.46% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShift          813      0.01%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShiftAcc            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdDiv            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSqrt            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAdd            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatAlu            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCmp            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatCvt            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatDiv            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMisc            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMult            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMultAcc            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatMatMultAcc            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatSqrt            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAdd            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceAlu            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdReduceCmp            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceAdd            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatReduceCmp            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAes            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdAesMix            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha1Hash2            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdSha256Hash2            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma2            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdShaSigma3            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdPredAlu            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::Matrix            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixMov            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MatrixOP            0      0.00%     69.47% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemRead      2172870     19.66%     89.13% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::MemWrite      1166058     10.55%     99.68% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemRead        15150      0.14%     99.82% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::FloatMemWrite        19751      0.18%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::IprAccess            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::SimdConfig            0      0.00%    100.00% # Class of committed instruction (Count)
system.cpu.commit.committedInstType_0::total     11051652                       # Class of committed instruction (Count)
system.cpu.commit.commitEligibleSamples        376820                       # number cycles where commit BW limit reached (Cycle)
system.cpu.commitStats0.numInsts              6945980                       # Number of instructions committed (thread level) (Count)
system.cpu.commitStats0.numOps               11051652                       # Number of ops (including micro ops) committed (thread level) (Count)
system.cpu.commitStats0.numInstsNotNOP        6945980                       # Number of instructions committed excluding NOPs or prefetches (Count)
system.cpu.commitStats0.numOpsNotNOP         11051652                       # Number of Ops (including micro ops) Simulated (Count)
system.cpu.commitStats0.cpi                  8.889451                       # CPI: cycles per instruction (thread level) ((Cycle/Count))
system.cpu.commitStats0.ipc                  0.112493                       # IPC: instructions per cycle (thread level) ((Count/Cycle))
system.cpu.commitStats0.numMemRefs            3373829                       # Number of memory references committed (Count)
system.cpu.commitStats0.numFpInsts             103058                       # Number of float instructions (Count)
system.cpu.commitStats0.numIntInsts          10735306                       # Number of integer instructions (Count)
system.cpu.commitStats0.numLoadInsts          2188020                       # Number of load instructions (Count)
system.cpu.commitStats0.numStoreInsts         1185809                       # Number of store instructions (Count)
system.cpu.commitStats0.numVecInsts                 0                       # Number of vector instructions (Count)
system.cpu.commitStats0.committedInstType::No_OpClass       242600      2.20%      2.20% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntAlu      7299374     66.05%     68.24% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntMult        38061      0.34%     68.59% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IntDiv        36069      0.33%     68.91% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatAdd        12642      0.11%     69.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCmp            0      0.00%     69.03% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatCvt         1232      0.01%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMult            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMultAcc            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatDiv            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMisc            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatSqrt            0      0.00%     69.04% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAdd         5660      0.05%     69.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAddAcc            0      0.00%     69.09% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAlu        11392      0.10%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCmp            0      0.00%     69.19% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdCvt        11728      0.11%     69.30% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMisc        18252      0.17%     69.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMult            0      0.00%     69.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMultAcc            0      0.00%     69.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdMatMultAcc            0      0.00%     69.46% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShift          813      0.01%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShiftAcc            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdDiv            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSqrt            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAdd            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatAlu            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCmp            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatCvt            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatDiv            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMisc            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMult            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMultAcc            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatMatMultAcc            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatSqrt            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAdd            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceAlu            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdReduceCmp            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceAdd            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatReduceCmp            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAes            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdAesMix            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha1Hash2            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdSha256Hash2            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma2            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdShaSigma3            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdPredAlu            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::Matrix            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixMov            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MatrixOP            0      0.00%     69.47% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemRead      2172870     19.66%     89.13% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::MemWrite      1166058     10.55%     99.68% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemRead        15150      0.14%     99.82% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::FloatMemWrite        19751      0.18%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::IprAccess            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::InstPrefetch            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideMaskStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdStridedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdIndexedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdWholeRegisterStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideFaultOnlyFirstLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedLoad            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdUnitStrideSegmentedStore            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdFloatExt            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::SimdConfig            0      0.00%    100.00% # Class of committed instruction. (Count)
system.cpu.commitStats0.committedInstType::total     11051652                       # Class of committed instruction. (Count)
system.cpu.commitStats0.committedControl::IsControl       879032                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsDirectControl       633500                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsIndirectControl       245457                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCondControl       378685                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsUncondControl       500272                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsCall       236661                       # Class of control type instructions committed (Count)
system.cpu.commitStats0.committedControl::IsReturn       236656                       # Class of control type instructions committed (Count)
system.cpu.decode.idleCycles                 41756941                       # Number of cycles decode is idle (Cycle)
system.cpu.decode.blockedCycles               1166135                       # Number of cycles decode is blocked (Cycle)
system.cpu.decode.runCycles                   1757880                       # Number of cycles decode is running (Cycle)
system.cpu.decode.unblockCycles                152302                       # Number of cycles decode is unblocking (Cycle)
system.cpu.decode.squashCycles                  15889                       # Number of cycles decode is squashing (Cycle)
system.cpu.decode.branchResolved               496335                       # Number of times decode resolved a branch (Count)
system.cpu.decode.branchMispred                  1439                       # Number of times decode detected a branch misprediction (Count)
system.cpu.decode.decodedInsts               11549701                       # Number of instructions handled by decode (Count)
system.cpu.decode.squashedInsts                  7186                       # Number of squashed instructions handled by decode (Count)
system.cpu.executeStats0.numInsts            12416231                       # Number of executed instructions (Count)
system.cpu.executeStats0.numNop                     0                       # Number of nop insts executed (Count)
system.cpu.executeStats0.numBranches           890443                       # Number of branches executed (Count)
system.cpu.executeStats0.numLoadInsts         3307411                       # Number of load instructions executed (Count)
system.cpu.executeStats0.numStoreInsts        1200596                       # Number of stores executed (Count)
system.cpu.executeStats0.instRate            0.201086                       # Inst execution rate ((Count/Cycle))
system.cpu.executeStats0.numCCRegReads        2592973                       # Number of times the CC registers were read (Count)
system.cpu.executeStats0.numCCRegWrites       3580866                       # Number of times the CC registers were written (Count)
system.cpu.executeStats0.numFpRegReads         133060                       # Number of times the floating registers were read (Count)
system.cpu.executeStats0.numFpRegWrites         78611                       # Number of times the floating registers were written (Count)
system.cpu.executeStats0.numIntRegReads      14956074                       # Number of times the integer registers were read (Count)
system.cpu.executeStats0.numIntRegWrites      8587198                       # Number of times the integer registers were written (Count)
system.cpu.executeStats0.numMemRefs           4508007                       # Number of memory refs (Count)
system.cpu.executeStats0.numMiscRegReads      6087966                       # Number of times the Misc registers were read (Count)
system.cpu.executeStats0.numMiscRegWrites          693                       # Number of times the Misc registers were written (Count)
system.cpu.executeStats0.numVecAluAccesses            0                       # Number of vector alu accesses (Count)
system.cpu.executeStats0.numDiscardedOps            0                       # Number of ops (including micro ops) which were discarded before commit (Count)
system.cpu.fetch.predictedBranches             749565                       # Number of branches that fetch has predicted taken (Count)
system.cpu.fetch.cycles                       3053326                       # Number of cycles fetch has run and was not squashing or blocked (Cycle)
system.cpu.fetch.squashCycles                   34512                       # Number of cycles fetch has spent squashing (Cycle)
system.cpu.fetch.miscStallCycles                 2412                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs (Cycle)
system.cpu.fetch.pendingTrapStallCycles         10761                       # Number of stall cycles due to pending traps (Cycle)
system.cpu.fetch.icacheWaitRetryStallCycles        62452                       # Number of stall cycles due to full MSHR (Cycle)
system.cpu.fetch.cacheLines                    928055                       # Number of cache lines fetched (Count)
system.cpu.fetch.icacheSquashes                 12207                       # Number of outstanding Icache misses that were squashed (Count)
system.cpu.fetch.nisnDist::samples           44849147                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::mean              0.259921                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::stdev             1.323689                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::0                 42875605     95.60%     95.60% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::1                   135328      0.30%     95.90% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::2                   213792      0.48%     96.38% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::3                   113037      0.25%     96.63% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::4                   191033      0.43%     97.06% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::5                    30834      0.07%     97.12% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::6                   218350      0.49%     97.61% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::7                    42535      0.09%     97.71% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::8                  1028633      2.29%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::min_value                0                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::max_value                8                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetch.nisnDist::total             44849147                       # Number of instructions fetched each cycle (Total) (Count)
system.cpu.fetchStats0.numInsts               7310294                       # Number of instructions fetched (thread level) (Count)
system.cpu.fetchStats0.numOps                       0                       # Number of ops (including micro ops) fetched (thread level) (Count)
system.cpu.fetchStats0.fetchRate             0.118393                       # Number of inst fetches per cycle ((Count/Cycle))
system.cpu.fetchStats0.numBranches             935095                       # Number of branches fetched (Count)
system.cpu.fetchStats0.branchRate            0.015144                       # Number of branch fetches per cycle (Ratio)
system.cpu.fetchStats0.icacheStallCycles     41702940                       # ICache total stall cycles (Cycle)
system.cpu.fetchStats0.numFetchSuspends             0                       # Number of times Execute suspended instruction fetching (Count)
system.cpu.iew.idleCycles                           0                       # Number of cycles IEW is idle (Cycle)
system.cpu.iew.squashCycles                     15889                       # Number of cycles IEW is squashing (Cycle)
system.cpu.iew.blockCycles                     455055                       # Number of cycles IEW is blocking (Cycle)
system.cpu.iew.unblockCycles                    99086                       # Number of cycles IEW is unblocking (Cycle)
system.cpu.iew.dispatchedInsts               11526623                       # Number of instructions dispatched to IQ (Count)
system.cpu.iew.dispSquashedInsts                   43                       # Number of squashed instructions skipped by dispatch (Count)
system.cpu.iew.dispLoadInsts                  2244701                       # Number of dispatched load instructions (Count)
system.cpu.iew.dispStoreInsts                 1207481                       # Number of dispatched store instructions (Count)
system.cpu.iew.dispNonSpecInsts                  5978                       # Number of dispatched non-speculative instructions (Count)
system.cpu.iew.iqFullEvents                      7345                       # Number of times the IQ has become full, causing a stall (Count)
system.cpu.iew.lsqFullEvents                    78319                       # Number of times the LSQ has become full, causing a stall (Count)
system.cpu.iew.memOrderViolationEvents            309                       # Number of memory order violations (Count)
system.cpu.iew.predictedTakenIncorrect           6862                       # Number of branches that were predicted taken incorrectly (Count)
system.cpu.iew.predictedNotTakenIncorrect         8613                       # Number of branches that were predicted not taken incorrectly (Count)
system.cpu.iew.branchMispredicts                15475                       # Number of branch mispredicts detected at execute (Count)
system.cpu.iew.instsToCommit                 11304719                       # Cumulative count of insts sent to commit (Count)
system.cpu.iew.writebackCount                11301521                       # Cumulative count of insts written-back (Count)
system.cpu.iew.producerInst                   7627019                       # Number of instructions producing a value (Count)
system.cpu.iew.consumerInst                  11722494                       # Number of instructions consuming a value (Count)
system.cpu.iew.wbRate                        0.183033                       # Insts written-back per cycle ((Count/Cycle))
system.cpu.iew.wbFanout                      0.650631                       # Average fanout of values written-back ((Count/Count))
system.cpu.interrupts.clk_domain.clock          13328                       # Clock period in ticks (Tick)
system.cpu.lsq0.forwLoads                      635698                       # Number of loads that had data forwarded from stores (Count)
system.cpu.lsq0.squashedLoads                   56681                       # Number of loads squashed (Count)
system.cpu.lsq0.ignoredResponses                   10                       # Number of memory responses ignored because the instruction is squashed (Count)
system.cpu.lsq0.memOrderViolation                 309                       # Number of memory ordering violations (Count)
system.cpu.lsq0.squashedStores                  21672                       # Number of stores squashed (Count)
system.cpu.lsq0.rescheduledLoads                   24                       # Number of loads that were rescheduled (Count)
system.cpu.lsq0.blockedByCache                 802394                       # Number of times an access to memory failed due to the cache being blocked (Count)
system.cpu.lsq0.loadToUse::samples            2188020                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::mean             47.962719                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::stdev            41.528931                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::0-9                 634693     29.01%     29.01% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::20-29               231040     10.56%     39.57% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::30-39                51744      2.36%     41.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::40-49                 1097      0.05%     41.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::50-59                   24      0.00%     41.98% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::60-69               752613     34.40%     76.38% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::70-79               217155      9.92%     86.30% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::80-89               123468      5.64%     91.95% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::90-99                78911      3.61%     95.55% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::100-109              46598      2.13%     97.68% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::110-119              17525      0.80%     98.48% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::120-129               9730      0.44%     98.93% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::130-139               4148      0.19%     99.12% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::140-149               2058      0.09%     99.21% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::150-159               2915      0.13%     99.35% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::160-169               1105      0.05%     99.40% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::170-179               1194      0.05%     99.45% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::180-189                456      0.02%     99.47% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::190-199                285      0.01%     99.49% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::200-209                341      0.02%     99.50% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::210-219                291      0.01%     99.51% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::220-229                104      0.00%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::230-239                 55      0.00%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::240-249                 51      0.00%     99.52% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::250-259                 37      0.00%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::260-269                 30      0.00%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::270-279                 27      0.00%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::280-289                 15      0.00%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::290-299                 26      0.00%     99.53% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::overflows            10284      0.47%    100.00% # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::min_value                2                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::max_value              565                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.lsq0.loadToUse::total              2188020                       # Distribution of cycle latency between the first time a load is issued and its completion (Unspecified)
system.cpu.mmu.dtb.rdAccesses                 2239555                       # TLB accesses on read requests (Count)
system.cpu.mmu.dtb.wrAccesses                 1200615                       # TLB accesses on write requests (Count)
system.cpu.mmu.dtb.rdMisses                      2231                       # TLB misses on read requests (Count)
system.cpu.mmu.dtb.wrMisses                       198                       # TLB misses on write requests (Count)
system.cpu.mmu.dtb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51434372185                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.mmu.itb.rdAccesses                       0                       # TLB accesses on read requests (Count)
system.cpu.mmu.itb.wrAccesses                  929652                       # TLB accesses on write requests (Count)
system.cpu.mmu.itb.rdMisses                         0                       # TLB misses on read requests (Count)
system.cpu.mmu.itb.wrMisses                      1926                       # TLB misses on write requests (Count)
system.cpu.mmu.itb.walker.power_state.pwrStateResidencyTicks::UNDEFINED  51434372185                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.power_state.pwrStateResidencyTicks::ON  51434372185                       # Cumulative time (in ticks) in various power states (Tick)
system.cpu.rename.squashCycles                  15889                       # Number of cycles rename is squashing (Cycle)
system.cpu.rename.idleCycles                 41808809                       # Number of cycles rename is idle (Cycle)
system.cpu.rename.blockCycles                  612313                       # Number of cycles rename is blocking (Cycle)
system.cpu.rename.serializeStallCycles          56990                       # count of cycles rename stalled for serializing inst (Cycle)
system.cpu.rename.runCycles                   1852688                       # Number of cycles rename is running (Cycle)
system.cpu.rename.unblockCycles                502458                       # Number of cycles rename is unblocking (Cycle)
system.cpu.rename.renamedInsts               11540646                       # Number of instructions processed by rename (Count)
system.cpu.rename.ROBFullEvents                   425                       # Number of times rename has blocked due to ROB full (Count)
system.cpu.rename.IQFullEvents                 394565                       # Number of times rename has blocked due to IQ full (Count)
system.cpu.rename.LQFullEvents                  16220                       # Number of times rename has blocked due to LQ full (Count)
system.cpu.rename.SQFullEvents                  74515                       # Number of times rename has blocked due to SQ full (Count)
system.cpu.rename.fullRegistersEvents               5                       # Number of times there has been no free registers (Count)
system.cpu.rename.renamedOperands            18669703                       # Number of destination operands rename has renamed (Count)
system.cpu.rename.lookups                    37691946                       # Number of register rename lookups that rename has made (Count)
system.cpu.rename.intLookups                 14252546                       # Number of integer rename lookups (Count)
system.cpu.rename.fpLookups                    142923                       # Number of floating rename lookups (Count)
system.cpu.rename.committedMaps              17576782                       # Number of HB maps that are committed (Count)
system.cpu.rename.undoneMaps                  1092912                       # Number of HB maps that are undone due to squashing (Count)
system.cpu.rename.serializing                     753                       # count of serializing insts renamed (Count)
system.cpu.rename.tempSerializing                 743                       # count of temporary serializing insts renamed (Count)
system.cpu.rename.skidInsts                    798286                       # count of insts added to the skid buffer (Count)
system.cpu.rob.reads                         55922608                       # The number of ROB reads (Count)
system.cpu.rob.writes                        23121611                       # The number of ROB writes (Count)
system.cpu.thread_0.numInsts                  6945980                       # Number of Instructions committed (Count)
system.cpu.thread_0.numOps                   11051652                       # Number of Ops committed (Count)
system.cpu.thread_0.numMemRefs                      0                       # Number of Memory References (Count)
system.cpu.workload.numSyscalls                    69                       # Number of system calls (Count)
system.cpu_clk_domain.clock                       833                       # Clock period in ticks (Tick)
system.cpu_clk_domain.voltage_domain.voltage            1                       # Voltage in Volts (Volt)
system.mem_ctrl.avgPriority_cpu.inst::samples    928044.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.avgPriority_cpu.data::samples   1323030.00                       # Average QoS priority value for accepted requests (Count)
system.mem_ctrl.priorityMinLatency       0.000000018750                       # per QoS priority minimum request to response latency (Second)
system.mem_ctrl.priorityMaxLatency       0.038208020326                       # per QoS priority maximum request to response latency (Second)
system.mem_ctrl.numReadWriteTurnArounds           482                       # Number of turnarounds from READ to WRITE (Count)
system.mem_ctrl.numWriteReadTurnArounds           482                       # Number of turnarounds from WRITE to READ (Count)
system.mem_ctrl.numStayReadState              5561491                       # Number of times bus staying in READ state (Count)
system.mem_ctrl.numStayWriteState                7265                       # Number of times bus staying in WRITE state (Count)
system.mem_ctrl.readReqs                      2528490                       # Number of read requests accepted (Count)
system.mem_ctrl.writeReqs                     1185819                       # Number of write requests accepted (Count)
system.mem_ctrl.readBursts                    2528490                       # Number of controller read bursts, including those serviced by the write queue (Count)
system.mem_ctrl.writeBursts                   1185819                       # Number of controller write bursts, including those merged in the write queue (Count)
system.mem_ctrl.servicedByWrQ                  285174                       # Number of controller read bursts serviced by the write queue (Count)
system.mem_ctrl.mergedWrBursts                1178061                       # Number of controller write bursts merged with an existing one (Count)
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write (Count)
system.mem_ctrl.avgRdQLen                        2.26                       # Average read queue length when enqueuing ((Count/Tick))
system.mem_ctrl.avgWrQLen                       26.18                       # Average write queue length when enqueuing ((Count/Tick))
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry (Count)
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry (Count)
system.mem_ctrl.readPktSize::0                 158628                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::1                  13774                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::2                 481382                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::3                 946662                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2) (Count)
system.mem_ctrl.readPktSize::6                 928044                       # Read request sizes (log2) (Count)
system.mem_ctrl.writePktSize::0                   855                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::1                  1099                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::2                112794                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::3               1071071                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2) (Count)
system.mem_ctrl.rdQLenPdf::0                   890712                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::1                   734484                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::2                   302776                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::3                   170620                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::4                    63146                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::5                    36310                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::6                    22701                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::7                    15520                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::8                     3018                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::9                      693                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::10                     369                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::11                     331                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::12                     316                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::13                     317                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::14                     300                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::15                     344                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::16                     446                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::17                     237                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::18                     187                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::19                     169                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::20                     113                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::21                      90                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::22                      84                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::23                      19                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::24                       8                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::25                       6                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::0                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::1                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::2                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::3                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::4                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::5                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::6                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::7                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::8                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::9                        1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::10                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::11                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::12                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::13                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::14                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::15                      10                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::16                      12                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::17                     407                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::18                     477                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::19                     497                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::20                     491                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::21                     484                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::22                     485                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::23                     509                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::24                     492                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::25                     488                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::26                     489                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::27                     484                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::28                     485                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::29                     484                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::30                     482                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::31                     483                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::32                     482                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::33                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::34                       1                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see (Count)
system.mem_ctrl.rdPerTurnAround::samples          482                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::mean     4653.923237                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::stdev   23692.382829                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::0-8191           457     94.81%     94.81% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::8192-16383           17      3.53%     98.34% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::16384-24575            1      0.21%     98.55% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::81920-90111            1      0.21%     98.76% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::122880-131071            1      0.21%     98.96% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::212992-221183            2      0.41%     99.38% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::221184-229375            1      0.21%     99.59% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::229376-237567            2      0.41%    100.00% # Reads before turning the bus around for writes (Count)
system.mem_ctrl.rdPerTurnAround::total            482                       # Reads before turning the bus around for writes (Count)
system.mem_ctrl.wrPerTurnAround::samples          482                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::mean       16.041494                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::gmean      16.039043                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::stdev       0.292562                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::16               472     97.93%     97.93% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::17                 1      0.21%     98.13% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::18                 8      1.66%     99.79% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::19                 1      0.21%    100.00% # Writes before turning the bus around for reads (Count)
system.mem_ctrl.wrPerTurnAround::total            482                       # Writes before turning the bus around for reads (Count)
system.mem_ctrl.bytesReadWrQ                 18251136                       # Total number of bytes read from write queue (Byte)
system.mem_ctrl.bytesReadSys                 69079741                       # Total read bytes from the system interface side (Byte)
system.mem_ctrl.bytesWrittenSys               9022785                       # Total written bytes from the system interface side (Byte)
system.mem_ctrl.avgRdBWSys               1343065698.39197898                       # Average system read bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.avgWrBWSys               175423255.24158627                       # Average system write bandwidth in Byte/s ((Byte/Second))
system.mem_ctrl.totGap                    51434292217                       # Total gap between requests (Tick)
system.mem_ctrl.avgGap                       13847.61                       # Average gap between requests ((Tick/Count))
system.mem_ctrl.requestorReadBytes::cpu.inst     59394816                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorReadBytes::cpu.data      7842628                       # Per-requestor bytes read from memory (Byte)
system.mem_ctrl.requestorWriteBytes::cpu.data        56637                       # Per-requestor bytes write to memory (Byte)
system.mem_ctrl.requestorReadRate::cpu.inst 1154768950.739162206650                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorReadRate::cpu.data 152478346.032717317343                       # Per-requestor bytes read from memory rate ((Byte/Second))
system.mem_ctrl.requestorWriteRate::cpu.data 1101150.798463857966                       # Per-requestor bytes write to memory rate ((Byte/Second))
system.mem_ctrl.requestorReadAccesses::cpu.inst       928044                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorReadAccesses::cpu.data      1600446                       # Per-requestor read serviced memory accesses (Count)
system.mem_ctrl.requestorWriteAccesses::cpu.data      1185819                       # Per-requestor write serviced memory accesses (Count)
system.mem_ctrl.requestorReadTotalLat::cpu.inst  21154557677                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorReadTotalLat::cpu.data  38760757787                       # Per-requestor read total memory access latency (Tick)
system.mem_ctrl.requestorWriteTotalLat::cpu.data 1342427949836                       # Per-requestor write total memory access latency (Tick)
system.mem_ctrl.requestorReadAvgLat::cpu.inst     22794.78                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorReadAvgLat::cpu.data     24218.72                       # Per-requestor read average memory access latency ((Tick/Count))
system.mem_ctrl.requestorWriteAvgLat::cpu.data   1132068.17                       # Per-requestor write average memory access latency ((Tick/Count))
system.mem_ctrl.dram.bytesRead::cpu.inst     59394816                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::cpu.data      9684925                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesRead::total        69079741                       # Number of bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::cpu.inst     59394816                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesInstRead::total     59394816                       # Number of instructions bytes read from this memory (Byte)
system.mem_ctrl.dram.bytesWritten::cpu.data      9022785                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.bytesWritten::total      9022785                       # Number of bytes written to this memory (Byte)
system.mem_ctrl.dram.numReads::cpu.inst        928044                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::cpu.data       1600446                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numReads::total          2528490                       # Number of read requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::cpu.data      1185819                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.numWrites::total         1185819                       # Number of write requests responded to by this memory (Count)
system.mem_ctrl.dram.bwRead::cpu.inst      1154768951                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::cpu.data       188296748                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwRead::total         1343065698                       # Total read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::cpu.inst   1154768951                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwInstRead::total     1154768951                       # Instruction read bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::cpu.data      175423255                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwWrite::total         175423255                       # Write bandwidth from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.inst     1154768951                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::cpu.data      363720003                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.bwTotal::total        1518488954                       # Total bandwidth to/from this memory ((Byte/Second))
system.mem_ctrl.dram.readBursts               2243316                       # Number of DRAM read bursts (Count)
system.mem_ctrl.dram.writeBursts                 7732                       # Number of DRAM write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::0        689476                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::1         96804                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::2        739015                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::3         85494                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::4         49631                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::5         89620                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::6         94011                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::7         16510                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::8         50620                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::9         39377                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::10       148654                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::11        36340                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::12        15485                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::13        66579                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::14        10081                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankRdBursts::15        15619                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::0            69                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::1           579                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::2          3205                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::3           501                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::4           378                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::5           733                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::6           327                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::7           321                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::8           481                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::9           595                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::10          246                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::11          139                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::12           62                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::13            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::14           96                       # Per bank write bursts (Count)
system.mem_ctrl.dram.perBankWrBursts::15            0                       # Per bank write bursts (Count)
system.mem_ctrl.dram.totQLat              17853140464                       # Total ticks spent queuing (Tick)
system.mem_ctrl.dram.totBusLat            11216580000                       # Total ticks spent in databus transfers (Tick)
system.mem_ctrl.dram.totMemAccLat         59915315464                       # Total ticks spent from burst creation until serviced by the DRAM (Tick)
system.mem_ctrl.dram.avgQLat                  7958.37                       # Average queueing delay per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgBusLat                5000.00                       # Average bus latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.avgMemAccLat            26708.37                       # Average memory access latency per DRAM burst ((Tick/Count))
system.mem_ctrl.dram.readRowHits              2013514                       # Number of row buffer hits during reads (Count)
system.mem_ctrl.dram.writeRowHits                6910                       # Number of row buffer hits during writes (Count)
system.mem_ctrl.dram.readRowHitRate             89.76                       # Row buffer hit rate for reads (Ratio)
system.mem_ctrl.dram.writeRowHitRate            89.37                       # Row buffer hit rate for writes (Ratio)
system.mem_ctrl.dram.bytesPerActivate::samples       230613                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::mean   624.696370                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::gmean   413.424486                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::stdev   412.178232                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::0-127        38681     16.77%     16.77% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::128-255        31390     13.61%     30.38% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::256-383        14958      6.49%     36.87% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::384-511        11831      5.13%     42.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::512-639        13098      5.68%     47.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::640-767         4134      1.79%     49.47% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::768-895         4625      2.01%     51.48% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::896-1023         5069      2.20%     53.68% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::1024-1151       106827     46.32%    100.00% # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.bytesPerActivate::total       230613                       # Bytes accessed per row activation (Byte)
system.mem_ctrl.dram.dramBytesRead          143572224                       # Total bytes read (Byte)
system.mem_ctrl.dram.dramBytesWritten          494848                       # Total bytes written (Byte)
system.mem_ctrl.dram.avgRdBW              2791.367288                       # Average DRAM read bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.avgWrBW                 9.620959                       # Average DRAM write bandwidth in MiBytes/s ((Byte/Second))
system.mem_ctrl.dram.peakBW                  12800.00                       # Theoretical peak bandwidth in MiByte/s ((Byte/Second))
system.mem_ctrl.dram.busUtil                    21.88                       # Data bus utilization in percentage (Ratio)
system.mem_ctrl.dram.busUtilRead                21.81                       # Data bus utilization in percentage for reads (Ratio)
system.mem_ctrl.dram.busUtilWrite                0.08                       # Data bus utilization in percentage for writes (Ratio)
system.mem_ctrl.dram.pageHitRate                89.75                       # Row buffer hit rate, read and write combined (Ratio)
system.mem_ctrl.dram.power_state.pwrStateResidencyTicks::UNDEFINED  51434372185                       # Cumulative time (in ticks) in various power states (Tick)
system.mem_ctrl.dram.rank0.actEnergy       1186460940                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preEnergy        630596175                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.readEnergy     13284405540                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.writeEnergy       31909860                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.refreshEnergy 4059697200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actBackEnergy  23239969320                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.preBackEnergy    180298560                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.totalEnergy    42613337595                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank0.averagePower    828.499227                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank0.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::IDLE    278306573                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::REF   1717300000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT  49438765612                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank0.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.actEnergy        460194420                       # Energy for activate commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preEnergy        244580160                       # Energy for precharge commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.readEnergy      2732870700                       # Energy for read commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.writeEnergy        8451180                       # Energy for write commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.refreshEnergy 4059697200.000000                       # Energy for refresh commands per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actBackEnergy  21212053530                       # Energy for active background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.preBackEnergy   1888017120                       # Energy for precharge background per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.totalEnergy    30605864310                       # Total energy per rank (pJ) (Joule)
system.mem_ctrl.dram.rank1.averagePower    595.046911                       # Core power per rank (mW) (Watt)
system.mem_ctrl.dram.rank1.totalIdleTime            0                       # Total Idle time Per DRAM Rank (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::IDLE   4712935041                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::REF   1717300000                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::SREF            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::PRE_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT  45004137144                       # Time in different power states (Tick)
system.mem_ctrl.dram.rank1.pwrStateTime::ACT_PDN            0                       # Time in different power states (Tick)
system.mem_ctrl.power_state.pwrStateResidencyTicks::UNDEFINED  51434372185                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.transDist::ReadReq              2523279                       # Transaction distribution (Count)
system.membus.transDist::ReadResp             2523278                       # Transaction distribution (Count)
system.membus.transDist::WriteReq             1180608                       # Transaction distribution (Count)
system.membus.transDist::WriteResp            1180608                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadReq         5211                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWReadResp         5211                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteReq         5211                       # Transaction distribution (Count)
system.membus.transDist::LockedRMWWriteResp         5211                       # Transaction distribution (Count)
system.membus.pktCount_system.cpu.icache_port::system.mem_ctrl.port      1856087                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.icache_port::total      1856087                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::system.mem_ctrl.port      5572530                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount_system.cpu.dcache_port::total      5572530                       # Packet count per connected requestor and responder (Count)
system.membus.pktCount::total                 7428617                       # Packet count per connected requestor and responder (Count)
system.membus.pktSize_system.cpu.icache_port::system.mem_ctrl.port     59394752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.icache_port::total     59394752                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::system.mem_ctrl.port     18707710                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize_system.cpu.dcache_port::total     18707710                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.pktSize::total                 78102462                       # Cumulative packet size per connected requestor and responder (Byte)
system.membus.snoops                                0                       # Total snoops (Count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (Byte)
system.membus.snoopFanout::samples            3714309                       # Request fanout histogram (Count)
system.membus.snoopFanout::mean                     0                       # Request fanout histogram (Count)
system.membus.snoopFanout::stdev                    0                       # Request fanout histogram (Count)
system.membus.snoopFanout::underflows               0      0.00%      0.00% # Request fanout histogram (Count)
system.membus.snoopFanout::0                  3714309    100.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::1                        0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::overflows                0      0.00%    100.00% # Request fanout histogram (Count)
system.membus.snoopFanout::min_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::max_value                0                       # Request fanout histogram (Count)
system.membus.snoopFanout::total              3714309                       # Request fanout histogram (Count)
system.membus.power_state.pwrStateResidencyTicks::UNDEFINED  51434372185                       # Cumulative time (in ticks) in various power states (Tick)
system.membus.reqLayer2.occupancy          6750902891                       # Layer occupancy (ticks) (Tick)
system.membus.reqLayer2.utilization               0.1                       # Layer utilization (Ratio)
system.membus.respLayer0.occupancy         4902640024                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer0.utilization              0.1                       # Layer utilization (Ratio)
system.membus.respLayer1.occupancy         4964026129                       # Layer occupancy (ticks) (Tick)
system.membus.respLayer1.utilization              0.1                       # Layer utilization (Ratio)
system.membus.snoop_filter.totRequests              0                       # Total number of requests made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleRequests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiRequests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.membus.snoop_filter.totSnoops                0                       # Total number of snoops made to the snoop filter. (Count)
system.membus.snoop_filter.hitSingleSnoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data. (Count)
system.membus.snoop_filter.hitMultiSnoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data. (Count)
system.workload.inst.arm                            0                       # number of arm instructions executed (Count)
system.workload.inst.quiesce                        0                       # number of quiesce instructions executed (Count)

---------- End Simulation Statistics   ----------
