# RISC-V Single Cycle CPU - Universal Code (SC1 & SC2)
# Nguyá»…n Máº¡nh ToÃ n - 20240213E

## ğŸ“š **Giá»›i thiá»‡u**

ÄÃ¢y lÃ  bá»™ code **RISC-V Single Cycle** hoÃ n chá»‰nh, cÃ³ thá»ƒ cháº¡y pass cáº£ **SC1** vÃ  **SC2** trÃªn há»‡ thá»‘ng tá»± Ä‘á»™ng cháº¥m Ä‘iá»ƒm cá»§a trÆ°á»ng/cÃ´ng cá»¥ chuáº©n.


---

## ğŸ—ï¸ **Cáº¥u trÃºc cÃ¡c file**

- `RISCV_Single_Cycle.v`         : Top module cá»§a CPU.
- `ALU.v`                        : Khá»‘i thá»±c hiá»‡n cÃ¡c phÃ©p toÃ¡n sá»‘ há»c & logic.
- `ALU_decoder.v`                : Bá»™ giáº£i mÃ£ ALU control tá»« opcode/funct.
- `Branch_Comp.v`                : So sÃ¡nh nhÃ¡nh cÃ¡c Ä‘iá»u kiá»‡n (beq, bne, blt...).
- `DMEM.v`                       : Data Memory (Bá»™ nhá»› dá»¯ liá»‡u, 256 words, tá»± Ä‘á»™ng Ä‘á»c file cho Ä‘Ãºng test).
- `IMEM.v`                       : Instruction Memory (Bá»™ nhá»› lá»‡nh, 256 words, tá»± Ä‘á»™ng Ä‘á»c file cho Ä‘Ãºng test).
- `Imm_Gen.v`                    : Sinh giÃ¡ trá»‹ Immediate theo Ä‘á»‹nh dáº¡ng lá»‡nh.
- `RegisterFile.v`               : Bá»™ thanh ghi, há»— trá»£ reset & cáº¥m ghi x0.
- `control_unit.v`               : Äiá»u khiá»ƒn tá»•ng, xuáº¥t ra cÃ¡c tÃ­n hiá»‡u control chuáº©n cho tá»«ng loáº¡i lá»‡nh.

---

## ğŸ” **Chá»©c nÄƒng ná»•i báº­t**

- **DÃ¹ng chung cho cáº£ SC1 vÃ  SC2:**  
  KhÃ´ng cáº§n Ä‘á»•i code, chá»‰ cáº§n cáº¥p Ä‘Ãºng file `.hex` tÆ°Æ¡ng á»©ng vá»›i tá»«ng test.
- **Memory tá»± Ä‘á»™ng nháº­n file:**  
  - SC1: dÃ¹ng `imem.hex`, `dmem_init.hex` (thÆ°á»ng 128 dÃ²ng).
  - SC2: dÃ¹ng `imem2.hex`, `dmem_init2.hex` (Ä‘á»§ 256 dÃ²ng).
- **Kháº¯c phá»¥c lá»—i timeout:**  
  Khi truy cáº­p quÃ¡ vÃ¹ng lá»‡nh cÃ³ tháº­t, sáº½ tráº£ vá» lá»‡nh halt (`beq x0, x0, 0`), Ä‘áº£m báº£o khÃ´ng bá»‹ mÃ´ phá»ng vÃ´ háº¡n.

---

## ğŸš€ **HÆ°á»›ng dáº«n cháº¡y/submit code**

### **1. Chuáº©n bá»‹ code**
- Copy toÃ n bá»™ cÃ¡c file `.v` nÃ y vÃ o má»™t folder má»›i (khÃ´ng Ä‘á»ƒ sÃ³t file nÃ o).
- KhÃ´ng cáº§n chá»‰nh sá»­a gÃ¬ thÃªm, má»i thá»© Ä‘Ã£ sáºµn sÃ ng Ä‘á»ƒ ná»™p.

### **2. Äáº£m báº£o cÃ¡c file dá»¯ liá»‡u cho Ä‘Ãºng test**
- **SC1:**  
  - Äáº·t cÃ¡c file: `./mem/imem.hex`, `./mem/dmem_init.hex`, `./mem/golden_output.txt`
- **SC2:**  
  - Äáº·t cÃ¡c file: `./mem/imem2.hex`, `./mem/dmem_init2.hex`, `./mem/golden_output2.txt`



### **3. Cháº¡y lá»‡nh cháº¥m Ä‘iá»ƒm**
python3 /srv/calab_grade/CA_Lab-2025/scripts/calab_grade.py sc1 ALU.v  ALU_decoder.v  Branch_Comp.v  DMEM.v  IMEM.v  Imm_Gen.v  RISCV_Single_Cycle.v  RegisterFile.v  control_unit.v

python3 /srv/calab_grade/CA_Lab-2025/scripts/calab_grade.py sc2 ALU.v  ALU_decoder.v  Branch_Comp.v  DMEM.v  IMEM.v  Imm_Gen.v  RISCV_Single_Cycle.v  RegisterFile.v  control_unit.v


## ğŸ“‹ **Kiá»ƒm tra káº¿t quáº£ chi tiáº¿t trong sim.log**

Sau khi cháº¡y lá»‡nh cháº¥m Ä‘iá»ƒm, ngoÃ i thÃ´ng bÃ¡o pass/fail trÃªn mÃ n hÃ¬nh, báº¡n nÃªn kiá»ƒm tra chi tiáº¿t file log káº¿t quáº£ táº¡i:

- **ÄÆ°á»ng dáº«n file log:**  
  `/tmp/grade_<tÃªn_user>/sim.log`  
  (VÃ­ dá»¥: `/tmp/grade_toannguyen/sim.log`)

### **CÃ¡ch kiá»ƒm tra**

1. **Má»Ÿ file sim.log báº±ng lá»‡nh:**
    ```bash
    cat /tmp/grade_<tÃªn_user>/sim.log
    ```
    Hoáº·c dÃ¹ng báº¥t ká»³ trÃ¬nh soáº¡n tháº£o vÄƒn báº£n nÃ o (nano, vim, less...).

2. **Ná»™i dung báº¡n cáº§n Ä‘á»ƒ Ã½:**
    - Náº¿u **pass** hoÃ n toÃ n sáº½ tháº¥y dÃ²ng:
      ```
      ğŸ‰ All memory contents match golden output! All tests passed.
      ```
    - Náº¿u cÃ³ lá»—i sáº½ tháº¥y cÃ¡c dÃ²ng bÃ¡o mismatch vÃ­ dá»¥:
      ```
      â— PC mismatch at cycle 25: DUT = 00000050, Golden = 00000054
      â— x3 mismatch at cycle 38: DUT = 0000000a, Golden = 0000000b
      â— Dmem[7] mismatch at cycle 77: DUT = 00000000, Golden = 0000000f
      ```
      *CÃ¡c thÃ´ng bÃ¡o nÃ y chá»‰ ra chÃ­nh xÃ¡c cycle nÃ o, thanh ghi nÃ o, Ã´ nhá»› nÃ o bá»‹ sai.*

    - Náº¿u bá»‹ timeout do chÆ°Æ¡ng trÃ¬nh khÃ´ng dá»«ng Ä‘Ãºng, sáº½ bÃ¡o:
      ```
      â— ERROR: Simulation timed out after 10000 cycles!
      ```


---
