
15_Interrupts_Handling.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000002fc  08000198  08000198  00010198  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000000  08000494  08000494  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  3 .ARM.extab    00000000  08000494  08000494  00020004  2**0
                  CONTENTS
  4 .ARM          00000000  08000494  08000494  00020004  2**0
                  CONTENTS
  5 .preinit_array 00000000  08000494  08000494  00020004  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08000494  08000494  00010494  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08000498  08000498  00010498  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000004  20000000  0800049c  00020000  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00000020  20000004  080004a0  00020004  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000024  080004a0  00020024  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  00020004  2**0
                  CONTENTS, READONLY
 12 .debug_info   000017ff  00000000  00000000  00020034  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00000610  00000000  00000000  00021833  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000200  00000000  00000000  00021e48  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000001a8  00000000  00000000  00022048  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000140aa  00000000  00000000  000221f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00002577  00000000  00000000  0003629a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000805d4  00000000  00000000  00038811  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000b8de5  2**0
                  CONTENTS, READONLY
 20 .debug_frame  000005d8  00000000  00000000  000b8e38  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000198 <__do_global_dtors_aux>:
 8000198:	b510      	push	{r4, lr}
 800019a:	4c05      	ldr	r4, [pc, #20]	; (80001b0 <__do_global_dtors_aux+0x18>)
 800019c:	7823      	ldrb	r3, [r4, #0]
 800019e:	b933      	cbnz	r3, 80001ae <__do_global_dtors_aux+0x16>
 80001a0:	4b04      	ldr	r3, [pc, #16]	; (80001b4 <__do_global_dtors_aux+0x1c>)
 80001a2:	b113      	cbz	r3, 80001aa <__do_global_dtors_aux+0x12>
 80001a4:	4804      	ldr	r0, [pc, #16]	; (80001b8 <__do_global_dtors_aux+0x20>)
 80001a6:	f3af 8000 	nop.w
 80001aa:	2301      	movs	r3, #1
 80001ac:	7023      	strb	r3, [r4, #0]
 80001ae:	bd10      	pop	{r4, pc}
 80001b0:	20000004 	.word	0x20000004
 80001b4:	00000000 	.word	0x00000000
 80001b8:	0800047c 	.word	0x0800047c

080001bc <frame_dummy>:
 80001bc:	b508      	push	{r3, lr}
 80001be:	4b03      	ldr	r3, [pc, #12]	; (80001cc <frame_dummy+0x10>)
 80001c0:	b11b      	cbz	r3, 80001ca <frame_dummy+0xe>
 80001c2:	4903      	ldr	r1, [pc, #12]	; (80001d0 <frame_dummy+0x14>)
 80001c4:	4803      	ldr	r0, [pc, #12]	; (80001d4 <frame_dummy+0x18>)
 80001c6:	f3af 8000 	nop.w
 80001ca:	bd08      	pop	{r3, pc}
 80001cc:	00000000 	.word	0x00000000
 80001d0:	20000008 	.word	0x20000008
 80001d4:	0800047c 	.word	0x0800047c

080001d8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80001d8:	b480      	push	{r7}
 80001da:	b083      	sub	sp, #12
 80001dc:	af00      	add	r7, sp, #0
 80001de:	4603      	mov	r3, r0
 80001e0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80001e2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001e6:	2b00      	cmp	r3, #0
 80001e8:	db0b      	blt.n	8000202 <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80001ea:	79fb      	ldrb	r3, [r7, #7]
 80001ec:	f003 021f 	and.w	r2, r3, #31
 80001f0:	4907      	ldr	r1, [pc, #28]	; (8000210 <__NVIC_EnableIRQ+0x38>)
 80001f2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80001f6:	095b      	lsrs	r3, r3, #5
 80001f8:	2001      	movs	r0, #1
 80001fa:	fa00 f202 	lsl.w	r2, r0, r2
 80001fe:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000202:	bf00      	nop
 8000204:	370c      	adds	r7, #12
 8000206:	46bd      	mov	sp, r7
 8000208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800020c:	4770      	bx	lr
 800020e:	bf00      	nop
 8000210:	e000e100 	.word	0xe000e100

08000214 <pc13_exit_init>:

#define 	PIN5	(1U<<5)
#define 	LED		PIN5

void pc13_exit_init(void)
{
 8000214:	b580      	push	{r7, lr}
 8000216:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8000218:	b672      	cpsid	i
}
 800021a:	bf00      	nop
	//disable global interrupts
	__disable_irq();

	//enable clock access for GPIOC
	RCC->AHB1ENR |= GPIOCEN;
 800021c:	4b1e      	ldr	r3, [pc, #120]	; (8000298 <pc13_exit_init+0x84>)
 800021e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000220:	4a1d      	ldr	r2, [pc, #116]	; (8000298 <pc13_exit_init+0x84>)
 8000222:	f043 0304 	orr.w	r3, r3, #4
 8000226:	6313      	str	r3, [r2, #48]	; 0x30

	//Set PC13 as input
	GPIOC->MODER &= ~(3U<<(2*13)); // Clear bits 27:26 (13*2)
 8000228:	4b1c      	ldr	r3, [pc, #112]	; (800029c <pc13_exit_init+0x88>)
 800022a:	681b      	ldr	r3, [r3, #0]
 800022c:	4a1b      	ldr	r2, [pc, #108]	; (800029c <pc13_exit_init+0x88>)
 800022e:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 8000232:	6013      	str	r3, [r2, #0]
	GPIOC->PUPDR &= ~(3U<<(2*13)); // Clear bits 27:26 (13*2)
 8000234:	4b19      	ldr	r3, [pc, #100]	; (800029c <pc13_exit_init+0x88>)
 8000236:	68db      	ldr	r3, [r3, #12]
 8000238:	4a18      	ldr	r2, [pc, #96]	; (800029c <pc13_exit_init+0x88>)
 800023a:	f023 6340 	bic.w	r3, r3, #201326592	; 0xc000000
 800023e:	60d3      	str	r3, [r2, #12]


	//Enable clock access to SYSCFG
	RCC->APB2ENR |= SYSCFGEN;
 8000240:	4b15      	ldr	r3, [pc, #84]	; (8000298 <pc13_exit_init+0x84>)
 8000242:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000244:	4a14      	ldr	r2, [pc, #80]	; (8000298 <pc13_exit_init+0x84>)
 8000246:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 800024a:	6453      	str	r3, [r2, #68]	; 0x44

	//Select PORTC for EXTI13
	SYSCFG->EXTICR[3] &= ~(15U<<4); // Clear bits 7:4
 800024c:	4b14      	ldr	r3, [pc, #80]	; (80002a0 <pc13_exit_init+0x8c>)
 800024e:	695b      	ldr	r3, [r3, #20]
 8000250:	4a13      	ldr	r2, [pc, #76]	; (80002a0 <pc13_exit_init+0x8c>)
 8000252:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8000256:	6153      	str	r3, [r2, #20]
	SYSCFG->EXTICR[3] |= 2U<<4;    // Set bits 7:4 to 0b0010
 8000258:	4b11      	ldr	r3, [pc, #68]	; (80002a0 <pc13_exit_init+0x8c>)
 800025a:	695b      	ldr	r3, [r3, #20]
 800025c:	4a10      	ldr	r2, [pc, #64]	; (80002a0 <pc13_exit_init+0x8c>)
 800025e:	f043 0320 	orr.w	r3, r3, #32
 8000262:	6153      	str	r3, [r2, #20]


	//Unmask EXTI13
	EXTI->IMR |= LINE13;
 8000264:	4b0f      	ldr	r3, [pc, #60]	; (80002a4 <pc13_exit_init+0x90>)
 8000266:	681b      	ldr	r3, [r3, #0]
 8000268:	4a0e      	ldr	r2, [pc, #56]	; (80002a4 <pc13_exit_init+0x90>)
 800026a:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800026e:	6013      	str	r3, [r2, #0]


	//Select falling edge trigger
	EXTI->FTSR |= LINE13;
 8000270:	4b0c      	ldr	r3, [pc, #48]	; (80002a4 <pc13_exit_init+0x90>)
 8000272:	68db      	ldr	r3, [r3, #12]
 8000274:	4a0b      	ldr	r2, [pc, #44]	; (80002a4 <pc13_exit_init+0x90>)
 8000276:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 800027a:	60d3      	str	r3, [r2, #12]
	EXTI->RTSR &= ~LINE13;
 800027c:	4b09      	ldr	r3, [pc, #36]	; (80002a4 <pc13_exit_init+0x90>)
 800027e:	689b      	ldr	r3, [r3, #8]
 8000280:	4a08      	ldr	r2, [pc, #32]	; (80002a4 <pc13_exit_init+0x90>)
 8000282:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8000286:	6093      	str	r3, [r2, #8]

	//Enable EXTI13 line in NVIC
	NVIC_EnableIRQ(EXTI15_10_IRQn);
 8000288:	2028      	movs	r0, #40	; 0x28
 800028a:	f7ff ffa5 	bl	80001d8 <__NVIC_EnableIRQ>
  __ASM volatile ("cpsie i" : : : "memory");
 800028e:	b662      	cpsie	i
}
 8000290:	bf00      	nop

	//Enable global interrupts
	__enable_irq();
}
 8000292:	bf00      	nop
 8000294:	bd80      	pop	{r7, pc}
 8000296:	bf00      	nop
 8000298:	40023800 	.word	0x40023800
 800029c:	40020800 	.word	0x40020800
 80002a0:	40013800 	.word	0x40013800
 80002a4:	40013c00 	.word	0x40013c00

080002a8 <pa5_out_init>:

void pa5_out_init(void)
{
 80002a8:	b480      	push	{r7}
 80002aa:	af00      	add	r7, sp, #0
	/*1.Enable clock access to GPIOA*/
	RCC->AHB1ENR |= RCC_AHB1ENR_GPIOAEN;
 80002ac:	4b0b      	ldr	r3, [pc, #44]	; (80002dc <pa5_out_init+0x34>)
 80002ae:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80002b0:	4a0a      	ldr	r2, [pc, #40]	; (80002dc <pa5_out_init+0x34>)
 80002b2:	f043 0301 	orr.w	r3, r3, #1
 80002b6:	6313      	str	r3, [r2, #48]	; 0x30

	/*2.Set PA5 as output pin*/
	GPIOA->MODER |= (1U<<10);
 80002b8:	4b09      	ldr	r3, [pc, #36]	; (80002e0 <pa5_out_init+0x38>)
 80002ba:	681b      	ldr	r3, [r3, #0]
 80002bc:	4a08      	ldr	r2, [pc, #32]	; (80002e0 <pa5_out_init+0x38>)
 80002be:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80002c2:	6013      	str	r3, [r2, #0]
	GPIOA->MODER &=~(1U<<11);
 80002c4:	4b06      	ldr	r3, [pc, #24]	; (80002e0 <pa5_out_init+0x38>)
 80002c6:	681b      	ldr	r3, [r3, #0]
 80002c8:	4a05      	ldr	r2, [pc, #20]	; (80002e0 <pa5_out_init+0x38>)
 80002ca:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 80002ce:	6013      	str	r3, [r2, #0]
}
 80002d0:	bf00      	nop
 80002d2:	46bd      	mov	sp, r7
 80002d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80002d8:	4770      	bx	lr
 80002da:	bf00      	nop
 80002dc:	40023800 	.word	0x40023800
 80002e0:	40020000 	.word	0x40020000

080002e4 <EXTI15_10_IRQHandler>:

void EXTI15_10_IRQHandler(void)
{
 80002e4:	b580      	push	{r7, lr}
 80002e6:	af00      	add	r7, sp, #0
	if((EXTI->PR & LINE13) != 0)
 80002e8:	4b07      	ldr	r3, [pc, #28]	; (8000308 <EXTI15_10_IRQHandler+0x24>)
 80002ea:	695b      	ldr	r3, [r3, #20]
 80002ec:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 80002f0:	2b00      	cmp	r3, #0
 80002f2:	d007      	beq.n	8000304 <EXTI15_10_IRQHandler+0x20>
	{
		//clear PR flag
		EXTI->PR |= LINE13;
 80002f4:	4b04      	ldr	r3, [pc, #16]	; (8000308 <EXTI15_10_IRQHandler+0x24>)
 80002f6:	695b      	ldr	r3, [r3, #20]
 80002f8:	4a03      	ldr	r2, [pc, #12]	; (8000308 <EXTI15_10_IRQHandler+0x24>)
 80002fa:	f443 5300 	orr.w	r3, r3, #8192	; 0x2000
 80002fe:	6153      	str	r3, [r2, #20]

		//Do something
		exti_callback();
 8000300:	f000 f804 	bl	800030c <exti_callback>
	}
}
 8000304:	bf00      	nop
 8000306:	bd80      	pop	{r7, pc}
 8000308:	40013c00 	.word	0x40013c00

0800030c <exti_callback>:

static void exti_callback(void)
{
 800030c:	b480      	push	{r7}
 800030e:	af00      	add	r7, sp, #0

	GPIOA->ODR ^=LED;
 8000310:	4b05      	ldr	r3, [pc, #20]	; (8000328 <exti_callback+0x1c>)
 8000312:	695b      	ldr	r3, [r3, #20]
 8000314:	4a04      	ldr	r2, [pc, #16]	; (8000328 <exti_callback+0x1c>)
 8000316:	f083 0320 	eor.w	r3, r3, #32
 800031a:	6153      	str	r3, [r2, #20]
}
 800031c:	bf00      	nop
 800031e:	46bd      	mov	sp, r7
 8000320:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000324:	4770      	bx	lr
 8000326:	bf00      	nop
 8000328:	40020000 	.word	0x40020000

0800032c <main>:

#include "exit.h"

int main(void)
{
 800032c:	b580      	push	{r7, lr}
 800032e:	af00      	add	r7, sp, #0

	pc13_exit_init();
 8000330:	f7ff ff70 	bl	8000214 <pc13_exit_init>
	pa5_out_init();
 8000334:	f7ff ffb8 	bl	80002a8 <pa5_out_init>

	while(1)
	{

		EXTI15_10_IRQHandler();
 8000338:	f7ff ffd4 	bl	80002e4 <EXTI15_10_IRQHandler>
 800033c:	e7fc      	b.n	8000338 <main+0xc>

0800033e <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 800033e:	b480      	push	{r7}
 8000340:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8000342:	e7fe      	b.n	8000342 <NMI_Handler+0x4>

08000344 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000344:	b480      	push	{r7}
 8000346:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000348:	e7fe      	b.n	8000348 <HardFault_Handler+0x4>

0800034a <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 800034a:	b480      	push	{r7}
 800034c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 800034e:	e7fe      	b.n	800034e <MemManage_Handler+0x4>

08000350 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000350:	b480      	push	{r7}
 8000352:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000354:	e7fe      	b.n	8000354 <BusFault_Handler+0x4>

08000356 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000356:	b480      	push	{r7}
 8000358:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800035a:	e7fe      	b.n	800035a <UsageFault_Handler+0x4>

0800035c <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 800035c:	b480      	push	{r7}
 800035e:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8000360:	bf00      	nop
 8000362:	46bd      	mov	sp, r7
 8000364:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000368:	4770      	bx	lr

0800036a <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 800036a:	b480      	push	{r7}
 800036c:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 800036e:	bf00      	nop
 8000370:	46bd      	mov	sp, r7
 8000372:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000376:	4770      	bx	lr

08000378 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8000378:	b480      	push	{r7}
 800037a:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 800037c:	bf00      	nop
 800037e:	46bd      	mov	sp, r7
 8000380:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000384:	4770      	bx	lr

08000386 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8000386:	b580      	push	{r7, lr}
 8000388:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800038a:	f000 f83f 	bl	800040c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800038e:	bf00      	nop
 8000390:	bd80      	pop	{r7, pc}
	...

08000394 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000394:	b480      	push	{r7}
 8000396:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000398:	4b06      	ldr	r3, [pc, #24]	; (80003b4 <SystemInit+0x20>)
 800039a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 800039e:	4a05      	ldr	r2, [pc, #20]	; (80003b4 <SystemInit+0x20>)
 80003a0:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 80003a4:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80003a8:	bf00      	nop
 80003aa:	46bd      	mov	sp, r7
 80003ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80003b0:	4770      	bx	lr
 80003b2:	bf00      	nop
 80003b4:	e000ed00 	.word	0xe000ed00

080003b8 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80003b8:	f8df d034 	ldr.w	sp, [pc, #52]	; 80003f0 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80003bc:	480d      	ldr	r0, [pc, #52]	; (80003f4 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80003be:	490e      	ldr	r1, [pc, #56]	; (80003f8 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80003c0:	4a0e      	ldr	r2, [pc, #56]	; (80003fc <LoopFillZerobss+0x1e>)
  movs r3, #0
 80003c2:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80003c4:	e002      	b.n	80003cc <LoopCopyDataInit>

080003c6 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80003c6:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80003c8:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80003ca:	3304      	adds	r3, #4

080003cc <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80003cc:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80003ce:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80003d0:	d3f9      	bcc.n	80003c6 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80003d2:	4a0b      	ldr	r2, [pc, #44]	; (8000400 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80003d4:	4c0b      	ldr	r4, [pc, #44]	; (8000404 <LoopFillZerobss+0x26>)
  movs r3, #0
 80003d6:	2300      	movs	r3, #0
  b LoopFillZerobss
 80003d8:	e001      	b.n	80003de <LoopFillZerobss>

080003da <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80003da:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80003dc:	3204      	adds	r2, #4

080003de <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80003de:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80003e0:	d3fb      	bcc.n	80003da <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 80003e2:	f7ff ffd7 	bl	8000394 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80003e6:	f000 f825 	bl	8000434 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80003ea:	f7ff ff9f 	bl	800032c <main>
  bx  lr    
 80003ee:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80003f0:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80003f4:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80003f8:	20000004 	.word	0x20000004
  ldr r2, =_sidata
 80003fc:	0800049c 	.word	0x0800049c
  ldr r2, =_sbss
 8000400:	20000004 	.word	0x20000004
  ldr r4, =_ebss
 8000404:	20000024 	.word	0x20000024

08000408 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000408:	e7fe      	b.n	8000408 <ADC_IRQHandler>
	...

0800040c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800040c:	b480      	push	{r7}
 800040e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000410:	4b06      	ldr	r3, [pc, #24]	; (800042c <HAL_IncTick+0x20>)
 8000412:	781b      	ldrb	r3, [r3, #0]
 8000414:	461a      	mov	r2, r3
 8000416:	4b06      	ldr	r3, [pc, #24]	; (8000430 <HAL_IncTick+0x24>)
 8000418:	681b      	ldr	r3, [r3, #0]
 800041a:	4413      	add	r3, r2
 800041c:	4a04      	ldr	r2, [pc, #16]	; (8000430 <HAL_IncTick+0x24>)
 800041e:	6013      	str	r3, [r2, #0]
}
 8000420:	bf00      	nop
 8000422:	46bd      	mov	sp, r7
 8000424:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000428:	4770      	bx	lr
 800042a:	bf00      	nop
 800042c:	20000000 	.word	0x20000000
 8000430:	20000020 	.word	0x20000020

08000434 <__libc_init_array>:
 8000434:	b570      	push	{r4, r5, r6, lr}
 8000436:	4d0d      	ldr	r5, [pc, #52]	; (800046c <__libc_init_array+0x38>)
 8000438:	4c0d      	ldr	r4, [pc, #52]	; (8000470 <__libc_init_array+0x3c>)
 800043a:	1b64      	subs	r4, r4, r5
 800043c:	10a4      	asrs	r4, r4, #2
 800043e:	2600      	movs	r6, #0
 8000440:	42a6      	cmp	r6, r4
 8000442:	d109      	bne.n	8000458 <__libc_init_array+0x24>
 8000444:	4d0b      	ldr	r5, [pc, #44]	; (8000474 <__libc_init_array+0x40>)
 8000446:	4c0c      	ldr	r4, [pc, #48]	; (8000478 <__libc_init_array+0x44>)
 8000448:	f000 f818 	bl	800047c <_init>
 800044c:	1b64      	subs	r4, r4, r5
 800044e:	10a4      	asrs	r4, r4, #2
 8000450:	2600      	movs	r6, #0
 8000452:	42a6      	cmp	r6, r4
 8000454:	d105      	bne.n	8000462 <__libc_init_array+0x2e>
 8000456:	bd70      	pop	{r4, r5, r6, pc}
 8000458:	f855 3b04 	ldr.w	r3, [r5], #4
 800045c:	4798      	blx	r3
 800045e:	3601      	adds	r6, #1
 8000460:	e7ee      	b.n	8000440 <__libc_init_array+0xc>
 8000462:	f855 3b04 	ldr.w	r3, [r5], #4
 8000466:	4798      	blx	r3
 8000468:	3601      	adds	r6, #1
 800046a:	e7f2      	b.n	8000452 <__libc_init_array+0x1e>
 800046c:	08000494 	.word	0x08000494
 8000470:	08000494 	.word	0x08000494
 8000474:	08000494 	.word	0x08000494
 8000478:	08000498 	.word	0x08000498

0800047c <_init>:
 800047c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800047e:	bf00      	nop
 8000480:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8000482:	bc08      	pop	{r3}
 8000484:	469e      	mov	lr, r3
 8000486:	4770      	bx	lr

08000488 <_fini>:
 8000488:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800048a:	bf00      	nop
 800048c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800048e:	bc08      	pop	{r3}
 8000490:	469e      	mov	lr, r3
 8000492:	4770      	bx	lr
