-- Project:   BallCatcher
-- Generated: 04/29/2016 14:38:07
-- 

ENTITY BallCatcher IS
    PORT(
        BL_H(0)_PAD : OUT std_ulogic;
        BL_H2(0)_PAD : OUT std_ulogic;
        BR_H(0)_PAD : OUT std_ulogic;
        BR_H2(0)_PAD : OUT std_ulogic;
        Detect_pin(0)_PAD : IN std_ulogic;
        FL_H(0)_PAD : OUT std_ulogic;
        FL_H2(0)_PAD : OUT std_ulogic;
        FR_H(0)_PAD : OUT std_ulogic;
        FR_H2(0)_PAD : OUT std_ulogic;
        PixyPan(0)_PAD : IN std_ulogic;
        PixyTilt(0)_PAD : IN std_ulogic;
        \LCD:LCDPort(0)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(1)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(2)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(3)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(4)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(5)_PAD\ : OUT std_ulogic;
        \LCD:LCDPort(6)_PAD\ : OUT std_ulogic);
    ATTRIBUTE voltage_Vio1 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vusb OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vddd OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vio3 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vdda OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vio0 OF __DEFAULT__ : ENTITY IS 5e0;
    ATTRIBUTE voltage_Vio2 OF __DEFAULT__ : ENTITY IS 5e0;
END BallCatcher;

ARCHITECTURE __DEFAULT__ OF BallCatcher IS
    SIGNAL AMux_Decoder_old_id_0 : bit;
    ATTRIBUTE placement_force OF AMux_Decoder_old_id_0 : SIGNAL IS "U(0,2,A)1";
    SIGNAL AMux_Decoder_one_hot_0 : bit;
    ATTRIBUTE placement_force OF AMux_Decoder_one_hot_0 : SIGNAL IS "U(0,2,A)2";
    SIGNAL AMux_Decoder_one_hot_1 : bit;
    ATTRIBUTE placement_force OF AMux_Decoder_one_hot_1 : SIGNAL IS "U(0,2,A)0";
    SIGNAL ClockBlock_100k : bit;
    SIGNAL ClockBlock_1k : bit;
    SIGNAL ClockBlock_32k : bit;
    SIGNAL ClockBlock_BUS_CLK : bit;
    ATTRIBUTE global_signal OF ClockBlock_BUS_CLK : SIGNAL IS true;
    SIGNAL ClockBlock_BUS_CLK_local : bit;
    SIGNAL ClockBlock_ILO : bit;
    SIGNAL ClockBlock_IMO : bit;
    SIGNAL ClockBlock_MASTER_CLK : bit;
    SIGNAL ClockBlock_PLL_OUT : bit;
    SIGNAL ClockBlock_XTAL : bit;
    SIGNAL ClockBlock_XTAL_32KHZ : bit;
    SIGNAL MODIN1_0 : bit;
    ATTRIBUTE placement_force OF MODIN1_0 : SIGNAL IS "U(1,2,A)2";
    SIGNAL MODIN1_1 : bit;
    ATTRIBUTE placement_force OF MODIN1_1 : SIGNAL IS "U(0,3,B)0";
    SIGNAL MODIN2_0 : bit;
    SIGNAL MODIN2_1 : bit;
    SIGNAL Net_10 : bit;
    ATTRIBUTE global_signal OF Net_10 : SIGNAL IS true;
    SIGNAL Net_10_local : bit;
    SIGNAL Net_12 : bit;
    SIGNAL Net_134 : bit;
    SIGNAL Net_155 : bit;
    SIGNAL Net_181 : bit;
    SIGNAL Net_196 : bit;
    SIGNAL Net_292 : bit;
    SIGNAL Net_30 : bit;
    ATTRIBUTE global_signal OF Net_30 : SIGNAL IS true;
    SIGNAL Net_30_local : bit;
    SIGNAL Net_378 : bit;
    SIGNAL Net_414 : bit;
    ATTRIBUTE global_signal OF Net_414 : SIGNAL IS true;
    SIGNAL Net_414_local : bit;
    SIGNAL Net_419 : bit;
    SIGNAL Net_420 : bit;
    SIGNAL Net_421 : bit;
    SIGNAL Net_425 : bit;
    ATTRIBUTE global_signal OF Net_425 : SIGNAL IS true;
    SIGNAL Net_425_local : bit;
    SIGNAL Net_434 : bit;
    ATTRIBUTE global_signal OF Net_434 : SIGNAL IS true;
    SIGNAL Net_434_local : bit;
    SIGNAL Net_505 : bit;
    SIGNAL Net_564 : bit;
    ATTRIBUTE placement_force OF Net_564 : SIGNAL IS "U(0,2,B)0";
    SIGNAL Net_565 : bit;
    ATTRIBUTE global_signal OF Net_565 : SIGNAL IS true;
    SIGNAL Net_565_local : bit;
    SIGNAL Net_633 : bit;
    ATTRIBUTE placement_force OF Net_633 : SIGNAL IS "U(0,2,B)2";
    SIGNAL Net_635 : bit;
    ATTRIBUTE placement_force OF Net_635 : SIGNAL IS "U(0,3,A)0";
    SIGNAL Net_676 : bit;
    SIGNAL \ADC:Net_40\ : bit;
    ATTRIBUTE global_signal OF \ADC:Net_40\ : SIGNAL IS true;
    SIGNAL \ADC:Net_40_adig\ : bit;
    SIGNAL \ADC:Net_40_adig_local\ : bit;
    SIGNAL \ADC:Net_40_local\ : bit;
    SIGNAL \ADC:Net_487\ : bit;
    ATTRIBUTE global_signal OF \ADC:Net_487\ : SIGNAL IS true;
    SIGNAL \ADC:Net_487_local\ : bit;
    SIGNAL \ADC:Net_9_0\ : bit;
    SIGNAL \ADC:Net_9_1\ : bit;
    SIGNAL \ADC:Net_9_2\ : bit;
    SIGNAL \ADC:Net_9_3\ : bit;
    SIGNAL \ADC:Net_9_4\ : bit;
    SIGNAL \ADC:Net_9_5\ : bit;
    SIGNAL \ADC:Net_9_6\ : bit;
    SIGNAL \ADC:Net_9_7\ : bit;
    SIGNAL \ADC:aclock\ : bit;
    SIGNAL \ADC:mod_dat_0\ : bit;
    SIGNAL \ADC:mod_dat_1\ : bit;
    SIGNAL \ADC:mod_dat_2\ : bit;
    SIGNAL \ADC:mod_dat_3\ : bit;
    SIGNAL \ADC:mod_reset\ : bit;
    SIGNAL \AMux_Sel:PWMUDB:compare1\ : bit;
    SIGNAL \AMux_Sel:PWMUDB:compare2\ : bit;
    SIGNAL \AMux_Sel:PWMUDB:control_0\ : bit;
    SIGNAL \AMux_Sel:PWMUDB:control_1\ : bit;
    SIGNAL \AMux_Sel:PWMUDB:control_2\ : bit;
    SIGNAL \AMux_Sel:PWMUDB:control_3\ : bit;
    SIGNAL \AMux_Sel:PWMUDB:control_4\ : bit;
    SIGNAL \AMux_Sel:PWMUDB:control_5\ : bit;
    SIGNAL \AMux_Sel:PWMUDB:control_6\ : bit;
    SIGNAL \AMux_Sel:PWMUDB:ctrl_enable\ : bit;
    SIGNAL \AMux_Sel:PWMUDB:runmode_enable\ : bit;
    ATTRIBUTE placement_force OF \AMux_Sel:PWMUDB:runmode_enable\ : SIGNAL IS "U(0,2,B)1";
    SIGNAL \AMux_Sel:PWMUDB:tc_i\ : bit;
    SIGNAL \BL_HBridge:Net_54\ : bit;
    SIGNAL \BL_HBridge:Net_63\ : bit;
    SIGNAL \BR_HBridge:Net_54\ : bit;
    SIGNAL \BR_HBridge:Net_63\ : bit;
    SIGNAL \FL_HBridge:Net_54\ : bit;
    SIGNAL \FL_HBridge:Net_63\ : bit;
    SIGNAL \FR_HBridge:Net_54\ : bit;
    SIGNAL \FR_HBridge:Net_63\ : bit;
    SIGNAL \PanTime:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE placement_force OF \PanTime:TimerUDB:capt_fifo_load\ : SIGNAL IS "U(1,0,B)0";
    SIGNAL \PanTime:TimerUDB:capt_int_temp\ : bit;
    ATTRIBUTE placement_force OF \PanTime:TimerUDB:capt_int_temp\ : SIGNAL IS "U(1,1,A)0";
    SIGNAL \PanTime:TimerUDB:capture_last\ : bit;
    ATTRIBUTE placement_force OF \PanTime:TimerUDB:capture_last\ : SIGNAL IS "U(1,1,A)3";
    SIGNAL \PanTime:TimerUDB:control_0\ : bit;
    SIGNAL \PanTime:TimerUDB:control_1\ : bit;
    SIGNAL \PanTime:TimerUDB:control_2\ : bit;
    SIGNAL \PanTime:TimerUDB:control_3\ : bit;
    SIGNAL \PanTime:TimerUDB:control_4\ : bit;
    SIGNAL \PanTime:TimerUDB:control_5\ : bit;
    SIGNAL \PanTime:TimerUDB:control_6\ : bit;
    SIGNAL \PanTime:TimerUDB:control_7\ : bit;
    SIGNAL \PanTime:TimerUDB:int_capt_count_0\ : bit;
    ATTRIBUTE placement_force OF \PanTime:TimerUDB:int_capt_count_0\ : SIGNAL IS "U(1,2,B)0";
    SIGNAL \PanTime:TimerUDB:int_capt_count_1\ : bit;
    ATTRIBUTE placement_force OF \PanTime:TimerUDB:int_capt_count_1\ : SIGNAL IS "U(1,1,B)1";
    SIGNAL \PanTime:TimerUDB:per_zero\ : bit;
    SIGNAL \PanTime:TimerUDB:run_mode\ : bit;
    ATTRIBUTE placement_force OF \PanTime:TimerUDB:run_mode\ : SIGNAL IS "U(1,0,B)1";
    SIGNAL \TiltTime:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \PanTime:TimerUDB:status_2\ : bit;
    SIGNAL \PanTime:TimerUDB:status_3\ : bit;
    SIGNAL \PanTime:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \PanTime:TimerUDB:status_tc\ : SIGNAL IS "U(1,0,A)3";
    SIGNAL \PanTime:TimerUDB:timer_enable\ : bit;
    ATTRIBUTE placement_force OF \PanTime:TimerUDB:timer_enable\ : SIGNAL IS "U(1,0,A)2";
    SIGNAL \PanTime:TimerUDB:trig_disable\ : bit;
    ATTRIBUTE placement_force OF \PanTime:TimerUDB:trig_disable\ : SIGNAL IS "U(1,0,A)1";
    SIGNAL \PanTime:TimerUDB:trig_fall_detected\ : bit;
    ATTRIBUTE placement_force OF \PanTime:TimerUDB:trig_fall_detected\ : SIGNAL IS "U(1,1,A)2";
    SIGNAL \PanTime:TimerUDB:trig_reg\ : bit;
    ATTRIBUTE placement_force OF \PanTime:TimerUDB:trig_reg\ : SIGNAL IS "U(1,0,A)0";
    SIGNAL \PanTime:TimerUDB:trig_rise_detected\ : bit;
    ATTRIBUTE placement_force OF \PanTime:TimerUDB:trig_rise_detected\ : SIGNAL IS "U(1,0,B)3";
    SIGNAL \Pan_Reset:control_1\ : bit;
    SIGNAL \Pan_Reset:control_2\ : bit;
    SIGNAL \Pan_Reset:control_3\ : bit;
    SIGNAL \Pan_Reset:control_4\ : bit;
    SIGNAL \Pan_Reset:control_5\ : bit;
    SIGNAL \Pan_Reset:control_6\ : bit;
    SIGNAL \Pan_Reset:control_7\ : bit;
    SIGNAL \TiltTime:TimerUDB:capt_fifo_load\ : bit;
    ATTRIBUTE placement_force OF \TiltTime:TimerUDB:capt_fifo_load\ : SIGNAL IS "U(0,1,A)1";
    SIGNAL \TiltTime:TimerUDB:capt_int_temp\ : bit;
    ATTRIBUTE placement_force OF \TiltTime:TimerUDB:capt_int_temp\ : SIGNAL IS "U(1,3,A)0";
    SIGNAL \TiltTime:TimerUDB:capture_last\ : bit;
    ATTRIBUTE placement_force OF \TiltTime:TimerUDB:capture_last\ : SIGNAL IS "U(0,1,A)2";
    SIGNAL \TiltTime:TimerUDB:control_2\ : bit;
    SIGNAL \TiltTime:TimerUDB:control_3\ : bit;
    SIGNAL \TiltTime:TimerUDB:control_4\ : bit;
    SIGNAL \TiltTime:TimerUDB:control_5\ : bit;
    SIGNAL \TiltTime:TimerUDB:control_6\ : bit;
    SIGNAL \TiltTime:TimerUDB:control_7\ : bit;
    SIGNAL \TiltTime:TimerUDB:per_zero\ : bit;
    SIGNAL \TiltTime:TimerUDB:run_mode\ : bit;
    ATTRIBUTE placement_force OF \TiltTime:TimerUDB:run_mode\ : SIGNAL IS "U(1,3,A)1";
    SIGNAL \TiltTime:TimerUDB:status_2\ : bit;
    SIGNAL \TiltTime:TimerUDB:status_3\ : bit;
    SIGNAL \TiltTime:TimerUDB:status_tc\ : bit;
    ATTRIBUTE placement_force OF \TiltTime:TimerUDB:status_tc\ : SIGNAL IS "U(1,2,A)3";
    SIGNAL \TiltTime:TimerUDB:timer_enable\ : bit;
    ATTRIBUTE placement_force OF \TiltTime:TimerUDB:timer_enable\ : SIGNAL IS "U(1,3,B)0";
    SIGNAL \TiltTime:TimerUDB:trig_disable\ : bit;
    ATTRIBUTE placement_force OF \TiltTime:TimerUDB:trig_disable\ : SIGNAL IS "U(0,1,B)0";
    SIGNAL \TiltTime:TimerUDB:trig_fall_detected\ : bit;
    ATTRIBUTE placement_force OF \TiltTime:TimerUDB:trig_fall_detected\ : SIGNAL IS "U(0,0,B)2";
    SIGNAL \TiltTime:TimerUDB:trig_reg\ : bit;
    ATTRIBUTE placement_force OF \TiltTime:TimerUDB:trig_reg\ : SIGNAL IS "U(1,2,B)1";
    SIGNAL \TiltTime:TimerUDB:trig_rise_detected\ : bit;
    ATTRIBUTE placement_force OF \TiltTime:TimerUDB:trig_rise_detected\ : SIGNAL IS "U(0,1,A)0";
    SIGNAL \Tilt_Reset:control_1\ : bit;
    SIGNAL \Tilt_Reset:control_2\ : bit;
    SIGNAL \Tilt_Reset:control_3\ : bit;
    SIGNAL \Tilt_Reset:control_4\ : bit;
    SIGNAL \Tilt_Reset:control_5\ : bit;
    SIGNAL \Tilt_Reset:control_6\ : bit;
    SIGNAL \Tilt_Reset:control_7\ : bit;
    SIGNAL __ONE__ : bit;
    ATTRIBUTE placement_force OF __ONE__ : SIGNAL IS "U(2,2,B)2";
    ATTRIBUTE POWER OF __ONE__ : SIGNAL IS true;
    SIGNAL __ZERO__ : bit;
    ATTRIBUTE GROUND OF __ZERO__ : SIGNAL IS true;
    SIGNAL tmpOE__FR_H2_net_0 : bit;
    ATTRIBUTE POWER OF tmpOE__FR_H2_net_0 : SIGNAL IS true;
    SIGNAL zero : bit;
    ATTRIBUTE GROUND OF zero : SIGNAL IS true;
    SIGNAL \PanTime:TimerUDB:sT16:timerdp:u0.ce0__sig\ : bit;
    SIGNAL \PanTime:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \PanTime:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \PanTime:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \PanTime:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \PanTime:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \PanTime:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \PanTime:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \PanTime:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \PanTime:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \PanTime:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \PanTime:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \PanTime:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    SIGNAL \TiltTime:TimerUDB:sT16:timerdp:u0.cl0__sig\ : bit;
    SIGNAL \TiltTime:TimerUDB:sT16:timerdp:u0.z0__sig\ : bit;
    SIGNAL \TiltTime:TimerUDB:sT16:timerdp:u0.ff0__sig\ : bit;
    SIGNAL \TiltTime:TimerUDB:sT16:timerdp:u0.ce1__sig\ : bit;
    SIGNAL \TiltTime:TimerUDB:sT16:timerdp:u0.cl1__sig\ : bit;
    SIGNAL \TiltTime:TimerUDB:sT16:timerdp:u0.z1__sig\ : bit;
    SIGNAL \TiltTime:TimerUDB:sT16:timerdp:u0.ff1__sig\ : bit;
    SIGNAL \TiltTime:TimerUDB:sT16:timerdp:u0.co_msb__sig\ : bit;
    SIGNAL \TiltTime:TimerUDB:sT16:timerdp:u0.sol_msb__sig\ : bit;
    SIGNAL \TiltTime:TimerUDB:sT16:timerdp:u0.cfbo__sig\ : bit;
    SIGNAL \TiltTime:TimerUDB:sT16:timerdp:u1.sor__sig\ : bit;
    SIGNAL \TiltTime:TimerUDB:sT16:timerdp:u1.cmsbo__sig\ : bit;
    ATTRIBUTE lib_model OF AMux_Decoder_old_id_0 : LABEL IS "macrocell1";
    ATTRIBUTE Location OF AMux_Decoder_old_id_0 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF AMux_Decoder_one_hot_0 : LABEL IS "macrocell2";
    ATTRIBUTE Location OF AMux_Decoder_one_hot_0 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF AMux_Decoder_one_hot_1 : LABEL IS "macrocell3";
    ATTRIBUTE Location OF AMux_Decoder_one_hot_1 : LABEL IS "U(0,2)";
    ATTRIBUTE Location OF Analog_int : LABEL IS "[IntrHod=(0)][IntrId=(29)]";
    ATTRIBUTE Location OF BL_H(0) : LABEL IS "P0[5]";
    ATTRIBUTE Location OF BL_H2(0) : LABEL IS "P0[7]";
    ATTRIBUTE Location OF BR_H(0) : LABEL IS "P3[5]";
    ATTRIBUTE Location OF BR_H2(0) : LABEL IS "P3[7]";
    ATTRIBUTE Location OF ClockBlock : LABEL IS "F(Clock,0)";
    ATTRIBUTE lib_model OF Detect_pin(0) : LABEL IS "iocell_ireg";
    ATTRIBUTE Location OF Detect_pin(0) : LABEL IS "P5[3]";
    ATTRIBUTE Location OF FL_H(0) : LABEL IS "P0[1]";
    ATTRIBUTE Location OF FL_H2(0) : LABEL IS "P0[3]";
    ATTRIBUTE Location OF FR_H(0) : LABEL IS "P3[1]";
    ATTRIBUTE Location OF FR_H2(0) : LABEL IS "P3[3]";
    ATTRIBUTE Location OF Gyro_Pin(0) : LABEL IS "P5[1]";
    ATTRIBUTE Location OF Gyro_int : LABEL IS "[IntrHod=(0)][IntrId=(0)]";
    ATTRIBUTE lib_model OF MODIN1_0 : LABEL IS "macrocell4";
    ATTRIBUTE Location OF MODIN1_0 : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF MODIN1_1 : LABEL IS "macrocell5";
    ATTRIBUTE Location OF MODIN1_1 : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF Net_564 : LABEL IS "macrocell6";
    ATTRIBUTE Location OF Net_564 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_633 : LABEL IS "macrocell7";
    ATTRIBUTE Location OF Net_633 : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF Net_635 : LABEL IS "macrocell8";
    ATTRIBUTE Location OF Net_635 : LABEL IS "U(0,3)";
    ATTRIBUTE Location OF Pan_int : LABEL IS "[IntrHod=(0)][IntrId=(1)]";
    ATTRIBUTE lib_model OF PixyPan(0) : LABEL IS "iocell_ireg";
    ATTRIBUTE Location OF PixyPan(0) : LABEL IS "P1[6]";
    ATTRIBUTE lib_model OF PixyTilt(0) : LABEL IS "iocell_ireg";
    ATTRIBUTE Location OF PixyTilt(0) : LABEL IS "P1[4]";
    ATTRIBUTE Location OF Range_Pin(0) : LABEL IS "P1[2]";
    ATTRIBUTE Location OF Range_int : LABEL IS "[IntrHod=(0)][IntrId=(2)]";
    ATTRIBUTE Location OF Tilt_int : LABEL IS "[IntrHod=(0)][IntrId=(3)]";
    ATTRIBUTE Location OF \ADC:DEC\ : LABEL IS "F(Decimator,0)";
    ATTRIBUTE Location OF \ADC:DSM4\ : LABEL IS "F(DSM,0)";
    ATTRIBUTE Location OF \ADC:IRQ\ : LABEL IS "[IntrHod=(0)][IntrId=(4)]";
    ATTRIBUTE lib_model OF \AMux_Sel:PWMUDB:runmode_enable\ : LABEL IS "macrocell9";
    ATTRIBUTE Location OF \AMux_Sel:PWMUDB:runmode_enable\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \AMux_Sel:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell1";
    ATTRIBUTE Location OF \AMux_Sel:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(0,2)";
    ATTRIBUTE lib_model OF \AMux_Sel:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "datapathcell1";
    ATTRIBUTE Location OF \AMux_Sel:PWMUDB:sP8:pwmdp:u0\ : LABEL IS "U(0,1)";
    ATTRIBUTE Location OF \BL_HBridge:PWMHW\ : LABEL IS "F(Timer,0)";
    ATTRIBUTE Location OF \BR_HBridge:PWMHW\ : LABEL IS "F(Timer,1)";
    ATTRIBUTE lib_model OF \Detection_Status:sts:sts_reg\ : LABEL IS "statuscell1";
    ATTRIBUTE Location OF \Detection_Status:sts:sts_reg\ : LABEL IS "U(0,0)";
    ATTRIBUTE Location OF \FL_HBridge:PWMHW\ : LABEL IS "F(Timer,2)";
    ATTRIBUTE Location OF \FR_HBridge:PWMHW\ : LABEL IS "F(Timer,3)";
    ATTRIBUTE Location OF \LCD:LCDPort(0)\ : LABEL IS "P2[0]";
    ATTRIBUTE Location OF \LCD:LCDPort(1)\ : LABEL IS "P2[1]";
    ATTRIBUTE Location OF \LCD:LCDPort(2)\ : LABEL IS "P2[2]";
    ATTRIBUTE Location OF \LCD:LCDPort(3)\ : LABEL IS "P2[3]";
    ATTRIBUTE Location OF \LCD:LCDPort(4)\ : LABEL IS "P2[4]";
    ATTRIBUTE Location OF \LCD:LCDPort(5)\ : LABEL IS "P2[5]";
    ATTRIBUTE Location OF \LCD:LCDPort(6)\ : LABEL IS "P2[6]";
    ATTRIBUTE lib_model OF \PanTime:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell10";
    ATTRIBUTE Location OF \PanTime:TimerUDB:capt_fifo_load\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \PanTime:TimerUDB:capt_int_temp\ : LABEL IS "macrocell11";
    ATTRIBUTE Location OF \PanTime:TimerUDB:capt_int_temp\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \PanTime:TimerUDB:capture_last\ : LABEL IS "macrocell12";
    ATTRIBUTE Location OF \PanTime:TimerUDB:capture_last\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \PanTime:TimerUDB:int_capt_count_0\ : LABEL IS "macrocell13";
    ATTRIBUTE Location OF \PanTime:TimerUDB:int_capt_count_0\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \PanTime:TimerUDB:int_capt_count_1\ : LABEL IS "macrocell14";
    ATTRIBUTE Location OF \PanTime:TimerUDB:int_capt_count_1\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \PanTime:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell1";
    ATTRIBUTE Location OF \PanTime:TimerUDB:rstSts:stsreg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \PanTime:TimerUDB:run_mode\ : LABEL IS "macrocell15";
    ATTRIBUTE Location OF \PanTime:TimerUDB:run_mode\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell2";
    ATTRIBUTE Location OF \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \PanTime:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell2";
    ATTRIBUTE Location OF \PanTime:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \PanTime:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell3";
    ATTRIBUTE Location OF \PanTime:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \PanTime:TimerUDB:status_tc\ : LABEL IS "macrocell16";
    ATTRIBUTE Location OF \PanTime:TimerUDB:status_tc\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \PanTime:TimerUDB:timer_enable\ : LABEL IS "macrocell17";
    ATTRIBUTE Location OF \PanTime:TimerUDB:timer_enable\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \PanTime:TimerUDB:trig_disable\ : LABEL IS "macrocell18";
    ATTRIBUTE Location OF \PanTime:TimerUDB:trig_disable\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \PanTime:TimerUDB:trig_fall_detected\ : LABEL IS "macrocell19";
    ATTRIBUTE Location OF \PanTime:TimerUDB:trig_fall_detected\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF \PanTime:TimerUDB:trig_reg\ : LABEL IS "macrocell20";
    ATTRIBUTE Location OF \PanTime:TimerUDB:trig_reg\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \PanTime:TimerUDB:trig_rise_detected\ : LABEL IS "macrocell21";
    ATTRIBUTE Location OF \PanTime:TimerUDB:trig_rise_detected\ : LABEL IS "U(1,0)";
    ATTRIBUTE lib_model OF \Pan_Reset:Sync:ctrl_reg\ : LABEL IS "controlcell3";
    ATTRIBUTE Location OF \Pan_Reset:Sync:ctrl_reg\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \TiltTime:TimerUDB:capt_fifo_load\ : LABEL IS "macrocell22";
    ATTRIBUTE Location OF \TiltTime:TimerUDB:capt_fifo_load\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \TiltTime:TimerUDB:capt_int_temp\ : LABEL IS "macrocell23";
    ATTRIBUTE Location OF \TiltTime:TimerUDB:capt_int_temp\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \TiltTime:TimerUDB:capture_last\ : LABEL IS "macrocell24";
    ATTRIBUTE Location OF \TiltTime:TimerUDB:capture_last\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \TiltTime:TimerUDB:rstSts:stsreg\ : LABEL IS "statusicell2";
    ATTRIBUTE Location OF \TiltTime:TimerUDB:rstSts:stsreg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \TiltTime:TimerUDB:run_mode\ : LABEL IS "macrocell25";
    ATTRIBUTE Location OF \TiltTime:TimerUDB:run_mode\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "controlcell4";
    ATTRIBUTE Location OF \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \TiltTime:TimerUDB:sT16:timerdp:u0\ : LABEL IS "datapathcell4";
    ATTRIBUTE Location OF \TiltTime:TimerUDB:sT16:timerdp:u0\ : LABEL IS "U(0,3)";
    ATTRIBUTE lib_model OF \TiltTime:TimerUDB:sT16:timerdp:u1\ : LABEL IS "datapathcell5";
    ATTRIBUTE Location OF \TiltTime:TimerUDB:sT16:timerdp:u1\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \TiltTime:TimerUDB:status_tc\ : LABEL IS "macrocell26";
    ATTRIBUTE Location OF \TiltTime:TimerUDB:status_tc\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \TiltTime:TimerUDB:timer_enable\ : LABEL IS "macrocell27";
    ATTRIBUTE Location OF \TiltTime:TimerUDB:timer_enable\ : LABEL IS "U(1,3)";
    ATTRIBUTE lib_model OF \TiltTime:TimerUDB:trig_disable\ : LABEL IS "macrocell28";
    ATTRIBUTE Location OF \TiltTime:TimerUDB:trig_disable\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \TiltTime:TimerUDB:trig_fall_detected\ : LABEL IS "macrocell29";
    ATTRIBUTE Location OF \TiltTime:TimerUDB:trig_fall_detected\ : LABEL IS "U(0,0)";
    ATTRIBUTE lib_model OF \TiltTime:TimerUDB:trig_reg\ : LABEL IS "macrocell30";
    ATTRIBUTE Location OF \TiltTime:TimerUDB:trig_reg\ : LABEL IS "U(1,2)";
    ATTRIBUTE lib_model OF \TiltTime:TimerUDB:trig_rise_detected\ : LABEL IS "macrocell31";
    ATTRIBUTE Location OF \TiltTime:TimerUDB:trig_rise_detected\ : LABEL IS "U(0,1)";
    ATTRIBUTE lib_model OF \Tilt_Reset:Sync:ctrl_reg\ : LABEL IS "controlcell5";
    ATTRIBUTE Location OF \Tilt_Reset:Sync:ctrl_reg\ : LABEL IS "U(1,1)";
    ATTRIBUTE lib_model OF __ONE__ : LABEL IS "macrocell32";
    ATTRIBUTE Location OF __ONE__ : LABEL IS "U(2,2)";
    COMPONENT abufcell
    END COMPONENT;
    COMPONENT boostcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT cachecell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT cancell
        PORT (
            clock : IN std_ulogic;
            can_rx : IN std_ulogic;
            can_tx : OUT std_ulogic;
            can_tx_en : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT capsensecell
        PORT (
            lft : IN std_ulogic;
            rt : IN std_ulogic);
    END COMPONENT;
    COMPONENT clockblockcell
        PORT (
            dclk_0 : OUT std_ulogic;
            dclk_1 : OUT std_ulogic;
            dclk_2 : OUT std_ulogic;
            dclk_3 : OUT std_ulogic;
            dclk_4 : OUT std_ulogic;
            dclk_5 : OUT std_ulogic;
            dclk_6 : OUT std_ulogic;
            dclk_7 : OUT std_ulogic;
            dclk_glb_0 : OUT std_ulogic;
            dclk_glb_1 : OUT std_ulogic;
            dclk_glb_2 : OUT std_ulogic;
            dclk_glb_3 : OUT std_ulogic;
            dclk_glb_4 : OUT std_ulogic;
            dclk_glb_5 : OUT std_ulogic;
            dclk_glb_6 : OUT std_ulogic;
            dclk_glb_7 : OUT std_ulogic;
            aclk_0 : OUT std_ulogic;
            aclk_1 : OUT std_ulogic;
            aclk_2 : OUT std_ulogic;
            aclk_3 : OUT std_ulogic;
            aclk_glb_0 : OUT std_ulogic;
            aclk_glb_1 : OUT std_ulogic;
            aclk_glb_2 : OUT std_ulogic;
            aclk_glb_3 : OUT std_ulogic;
            clk_a_dig_0 : OUT std_ulogic;
            clk_a_dig_1 : OUT std_ulogic;
            clk_a_dig_2 : OUT std_ulogic;
            clk_a_dig_3 : OUT std_ulogic;
            clk_a_dig_glb_0 : OUT std_ulogic;
            clk_a_dig_glb_1 : OUT std_ulogic;
            clk_a_dig_glb_2 : OUT std_ulogic;
            clk_a_dig_glb_3 : OUT std_ulogic;
            clk_bus : OUT std_ulogic;
            clk_bus_glb : OUT std_ulogic;
            clk_sync : OUT std_ulogic;
            clk_32k_xtal : OUT std_ulogic;
            clk_100k : OUT std_ulogic;
            clk_32k : OUT std_ulogic;
            clk_1k : OUT std_ulogic;
            clk_usb : OUT std_ulogic;
            xmhz_xerr : OUT std_ulogic;
            pll_lock_out : OUT std_ulogic;
            dsi_dig_div_0 : IN std_ulogic;
            dsi_dig_div_1 : IN std_ulogic;
            dsi_dig_div_2 : IN std_ulogic;
            dsi_dig_div_3 : IN std_ulogic;
            dsi_dig_div_4 : IN std_ulogic;
            dsi_dig_div_5 : IN std_ulogic;
            dsi_dig_div_6 : IN std_ulogic;
            dsi_dig_div_7 : IN std_ulogic;
            dsi_ana_div_0 : IN std_ulogic;
            dsi_ana_div_1 : IN std_ulogic;
            dsi_ana_div_2 : IN std_ulogic;
            dsi_ana_div_3 : IN std_ulogic;
            dsi_glb_div : IN std_ulogic;
            dsi_clkin_div : IN std_ulogic;
            imo : OUT std_ulogic;
            ilo : OUT std_ulogic;
            xtal : OUT std_ulogic;
            pllout : OUT std_ulogic);
    END COMPONENT;
    COMPONENT comparatorcell
        PORT (
            out : OUT std_ulogic;
            clk_udb : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT controlcell
        PORT (
            control_0 : OUT std_ulogic;
            control_1 : OUT std_ulogic;
            control_2 : OUT std_ulogic;
            control_3 : OUT std_ulogic;
            control_4 : OUT std_ulogic;
            control_5 : OUT std_ulogic;
            control_6 : OUT std_ulogic;
            control_7 : OUT std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT count7cell
        PORT (
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            load : IN std_ulogic;
            enable : IN std_ulogic;
            clk_en : IN std_ulogic;
            count_0 : OUT std_ulogic;
            count_1 : OUT std_ulogic;
            count_2 : OUT std_ulogic;
            count_3 : OUT std_ulogic;
            count_4 : OUT std_ulogic;
            count_5 : OUT std_ulogic;
            count_6 : OUT std_ulogic;
            tc : OUT std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT csabufcell
        PORT (
            swon : IN std_ulogic);
    END COMPONENT;
    COMPONENT datapathcell
        PORT (
            clock : IN std_ulogic;
            clk_en : IN std_ulogic;
            reset : IN std_ulogic;
            cs_addr_0 : IN std_ulogic;
            cs_addr_1 : IN std_ulogic;
            cs_addr_2 : IN std_ulogic;
            route_si : IN std_ulogic;
            route_ci : IN std_ulogic;
            f0_load : IN std_ulogic;
            f1_load : IN std_ulogic;
            d0_load : IN std_ulogic;
            d1_load : IN std_ulogic;
            ce0_reg : OUT std_ulogic;
            cl0_reg : OUT std_ulogic;
            z0_reg : OUT std_ulogic;
            f0_reg : OUT std_ulogic;
            ce1_reg : OUT std_ulogic;
            cl1_reg : OUT std_ulogic;
            z1_reg : OUT std_ulogic;
            f1_reg : OUT std_ulogic;
            ov_msb_reg : OUT std_ulogic;
            co_msb_reg : OUT std_ulogic;
            cmsb_reg : OUT std_ulogic;
            so_reg : OUT std_ulogic;
            f0_bus_stat_reg : OUT std_ulogic;
            f0_blk_stat_reg : OUT std_ulogic;
            f1_bus_stat_reg : OUT std_ulogic;
            f1_blk_stat_reg : OUT std_ulogic;
            ce0_comb : OUT std_ulogic;
            cl0_comb : OUT std_ulogic;
            z0_comb : OUT std_ulogic;
            f0_comb : OUT std_ulogic;
            ce1_comb : OUT std_ulogic;
            cl1_comb : OUT std_ulogic;
            z1_comb : OUT std_ulogic;
            f1_comb : OUT std_ulogic;
            ov_msb_comb : OUT std_ulogic;
            co_msb_comb : OUT std_ulogic;
            cmsb_comb : OUT std_ulogic;
            so_comb : OUT std_ulogic;
            f0_bus_stat_comb : OUT std_ulogic;
            f0_blk_stat_comb : OUT std_ulogic;
            f1_bus_stat_comb : OUT std_ulogic;
            f1_blk_stat_comb : OUT std_ulogic;
            ce0 : OUT std_ulogic;
            ce0i : IN std_ulogic;
            p_in_0 : IN std_ulogic;
            p_in_1 : IN std_ulogic;
            p_in_2 : IN std_ulogic;
            p_in_3 : IN std_ulogic;
            p_in_4 : IN std_ulogic;
            p_in_5 : IN std_ulogic;
            p_in_6 : IN std_ulogic;
            p_in_7 : IN std_ulogic;
            p_out_0 : OUT std_ulogic;
            p_out_1 : OUT std_ulogic;
            p_out_2 : OUT std_ulogic;
            p_out_3 : OUT std_ulogic;
            p_out_4 : OUT std_ulogic;
            p_out_5 : OUT std_ulogic;
            p_out_6 : OUT std_ulogic;
            p_out_7 : OUT std_ulogic;
            cl0i : IN std_ulogic;
            cl0 : OUT std_ulogic;
            z0i : IN std_ulogic;
            z0 : OUT std_ulogic;
            ff0i : IN std_ulogic;
            ff0 : OUT std_ulogic;
            ce1i : IN std_ulogic;
            ce1 : OUT std_ulogic;
            cl1i : IN std_ulogic;
            cl1 : OUT std_ulogic;
            z1i : IN std_ulogic;
            z1 : OUT std_ulogic;
            ff1i : IN std_ulogic;
            ff1 : OUT std_ulogic;
            cap0i : IN std_ulogic;
            cap0 : OUT std_ulogic;
            cap1i : IN std_ulogic;
            cap1 : OUT std_ulogic;
            ci : IN std_ulogic;
            co_msb : OUT std_ulogic;
            sir : IN std_ulogic;
            sol_msb : OUT std_ulogic;
            cfbi : IN std_ulogic;
            cfbo : OUT std_ulogic;
            sil : IN std_ulogic;
            sor : OUT std_ulogic;
            cmsbi : IN std_ulogic;
            cmsbo : OUT std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT decimatorcell
        PORT (
            aclock : IN std_ulogic;
            mod_dat_0 : IN std_ulogic;
            mod_dat_1 : IN std_ulogic;
            mod_dat_2 : IN std_ulogic;
            mod_dat_3 : IN std_ulogic;
            ext_start : IN std_ulogic;
            modrst : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT dfbcell
        PORT (
            clock : IN std_ulogic;
            in_1 : IN std_ulogic;
            in_2 : IN std_ulogic;
            out_1 : OUT std_ulogic;
            out_2 : OUT std_ulogic;
            dmareq_1 : OUT std_ulogic;
            dmareq_2 : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT drqcell
        PORT (
            dmareq : IN std_ulogic;
            termin : IN std_ulogic;
            termout : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT dsmodcell
        PORT (
            aclock : IN std_ulogic;
            modbitin_udb : IN std_ulogic;
            reset_udb : IN std_ulogic;
            reset_dec : IN std_ulogic;
            dec_clock : OUT std_ulogic;
            mod_dat_0 : OUT std_ulogic;
            mod_dat_1 : OUT std_ulogic;
            mod_dat_2 : OUT std_ulogic;
            mod_dat_3 : OUT std_ulogic;
            dout_udb_0 : OUT std_ulogic;
            dout_udb_1 : OUT std_ulogic;
            dout_udb_2 : OUT std_ulogic;
            dout_udb_3 : OUT std_ulogic;
            dout_udb_4 : OUT std_ulogic;
            dout_udb_5 : OUT std_ulogic;
            dout_udb_6 : OUT std_ulogic;
            dout_udb_7 : OUT std_ulogic;
            extclk_cp_udb : IN std_ulogic;
            clk_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT emifcell
        PORT (
            EM_clock : OUT std_ulogic;
            EM_CEn : OUT std_ulogic;
            EM_OEn : OUT std_ulogic;
            EM_ADSCn : OUT std_ulogic;
            EM_sleep : OUT std_ulogic;
            EM_WRn : OUT std_ulogic;
            dataport_OE : OUT std_ulogic;
            dataport_OEn : OUT std_ulogic;
            wr : OUT std_ulogic;
            rd : OUT std_ulogic;
            udb_stall : IN std_ulogic;
            udb_ready : IN std_ulogic;
            busclk : IN std_ulogic);
    END COMPONENT;
    COMPONENT i2ccell
        PORT (
            clock : IN std_ulogic;
            scl_in : IN std_ulogic;
            sda_in : IN std_ulogic;
            scl_out : OUT std_ulogic;
            sda_out : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT interrupt
        PORT (
            interrupt : IN std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT iocell
        PORT (
            pin_input : IN std_ulogic;
            oe : IN std_ulogic;
            clock : IN std_ulogic;
            fb : OUT std_ulogic;
            pad_in : IN std_ulogic;
            pad_out : OUT std_ulogic);
    END COMPONENT;
    COMPONENT lcdctrlcell
        PORT (
            drive_en : IN std_ulogic;
            frame : IN std_ulogic;
            data_clk : IN std_ulogic;
            en_hi : IN std_ulogic;
            dac_dis : IN std_ulogic;
            chop_clk : IN std_ulogic;
            int_clr : IN std_ulogic;
            lp_ack_udb : IN std_ulogic;
            mode_1 : IN std_ulogic;
            mode_2 : IN std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT logicalport
        PORT (
            interrupt : OUT std_ulogic;
            precharge : IN std_ulogic);
    END COMPONENT;
    COMPONENT lpfcell
    END COMPONENT;
    COMPONENT lvdcell
        PORT (
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8clockblockcell
        PORT (
            imo : OUT std_ulogic;
            ext : OUT std_ulogic;
            eco : OUT std_ulogic;
            ilo : OUT std_ulogic;
            wco : OUT std_ulogic;
            dbl : OUT std_ulogic;
            pll : OUT std_ulogic;
            dpll : OUT std_ulogic;
            dsi_out_0 : OUT std_ulogic;
            dsi_out_1 : OUT std_ulogic;
            dsi_out_2 : OUT std_ulogic;
            dsi_out_3 : OUT std_ulogic;
            lfclk : OUT std_ulogic;
            hfclk : OUT std_ulogic;
            sysclk : OUT std_ulogic;
            halfsysclk : OUT std_ulogic;
            udb_div_0 : OUT std_ulogic;
            udb_div_1 : OUT std_ulogic;
            udb_div_2 : OUT std_ulogic;
            udb_div_3 : OUT std_ulogic;
            udb_div_4 : OUT std_ulogic;
            udb_div_5 : OUT std_ulogic;
            udb_div_6 : OUT std_ulogic;
            udb_div_7 : OUT std_ulogic;
            uab_div_0 : OUT std_ulogic;
            uab_div_1 : OUT std_ulogic;
            uab_div_2 : OUT std_ulogic;
            uab_div_3 : OUT std_ulogic;
            ff_div_0 : OUT std_ulogic;
            ff_div_1 : OUT std_ulogic;
            ff_div_2 : OUT std_ulogic;
            ff_div_3 : OUT std_ulogic;
            ff_div_4 : OUT std_ulogic;
            ff_div_5 : OUT std_ulogic;
            ff_div_6 : OUT std_ulogic;
            ff_div_7 : OUT std_ulogic;
            ff_div_8 : OUT std_ulogic;
            ff_div_9 : OUT std_ulogic;
            ff_div_10 : OUT std_ulogic;
            ff_div_11 : OUT std_ulogic;
            ff_div_12 : OUT std_ulogic;
            ff_div_13 : OUT std_ulogic;
            ff_div_14 : OUT std_ulogic;
            ff_div_15 : OUT std_ulogic;
            dsi_in_0 : IN std_ulogic;
            dsi_in_1 : IN std_ulogic;
            dsi_in_2 : IN std_ulogic;
            dsi_in_3 : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8lcdcell
        PORT (
            common_0 : OUT std_ulogic;
            common_1 : OUT std_ulogic;
            common_2 : OUT std_ulogic;
            common_3 : OUT std_ulogic;
            common_4 : OUT std_ulogic;
            common_5 : OUT std_ulogic;
            common_6 : OUT std_ulogic;
            common_7 : OUT std_ulogic;
            common_8 : OUT std_ulogic;
            common_9 : OUT std_ulogic;
            common_10 : OUT std_ulogic;
            common_11 : OUT std_ulogic;
            common_12 : OUT std_ulogic;
            common_13 : OUT std_ulogic;
            common_14 : OUT std_ulogic;
            common_15 : OUT std_ulogic;
            segment_0 : OUT std_ulogic;
            segment_1 : OUT std_ulogic;
            segment_2 : OUT std_ulogic;
            segment_3 : OUT std_ulogic;
            segment_4 : OUT std_ulogic;
            segment_5 : OUT std_ulogic;
            segment_6 : OUT std_ulogic;
            segment_7 : OUT std_ulogic;
            segment_8 : OUT std_ulogic;
            segment_9 : OUT std_ulogic;
            segment_10 : OUT std_ulogic;
            segment_11 : OUT std_ulogic;
            segment_12 : OUT std_ulogic;
            segment_13 : OUT std_ulogic;
            segment_14 : OUT std_ulogic;
            segment_15 : OUT std_ulogic;
            segment_16 : OUT std_ulogic;
            segment_17 : OUT std_ulogic;
            segment_18 : OUT std_ulogic;
            segment_19 : OUT std_ulogic;
            segment_20 : OUT std_ulogic;
            segment_21 : OUT std_ulogic;
            segment_22 : OUT std_ulogic;
            segment_23 : OUT std_ulogic;
            segment_24 : OUT std_ulogic;
            segment_25 : OUT std_ulogic;
            segment_26 : OUT std_ulogic;
            segment_27 : OUT std_ulogic;
            segment_28 : OUT std_ulogic;
            segment_29 : OUT std_ulogic;
            segment_30 : OUT std_ulogic;
            segment_31 : OUT std_ulogic;
            segment_32 : OUT std_ulogic;
            segment_33 : OUT std_ulogic;
            segment_34 : OUT std_ulogic;
            segment_35 : OUT std_ulogic;
            segment_36 : OUT std_ulogic;
            segment_37 : OUT std_ulogic;
            segment_38 : OUT std_ulogic;
            segment_39 : OUT std_ulogic;
            segment_40 : OUT std_ulogic;
            segment_41 : OUT std_ulogic;
            segment_42 : OUT std_ulogic;
            segment_43 : OUT std_ulogic;
            segment_44 : OUT std_ulogic;
            segment_45 : OUT std_ulogic;
            segment_46 : OUT std_ulogic;
            segment_47 : OUT std_ulogic;
            segment_48 : OUT std_ulogic;
            segment_49 : OUT std_ulogic;
            segment_50 : OUT std_ulogic;
            segment_51 : OUT std_ulogic;
            segment_52 : OUT std_ulogic;
            segment_53 : OUT std_ulogic;
            segment_54 : OUT std_ulogic;
            segment_55 : OUT std_ulogic;
            segment_56 : OUT std_ulogic;
            segment_57 : OUT std_ulogic;
            segment_58 : OUT std_ulogic;
            segment_59 : OUT std_ulogic;
            segment_60 : OUT std_ulogic;
            segment_61 : OUT std_ulogic;
            segment_62 : OUT std_ulogic;
            segment_63 : OUT std_ulogic;
            clock : IN std_ulogic);
    END COMPONENT;
    COMPONENT m0s8scbcell
        PORT (
            clock : IN std_ulogic;
            interrupt : OUT std_ulogic;
            rx : IN std_ulogic;
            tx : OUT std_ulogic;
            mosi_m : OUT std_ulogic;
            miso_m : IN std_ulogic;
            select_m_0 : OUT std_ulogic;
            select_m_1 : OUT std_ulogic;
            select_m_2 : OUT std_ulogic;
            select_m_3 : OUT std_ulogic;
            sclk_m : OUT std_ulogic;
            mosi_s : IN std_ulogic;
            miso_s : OUT std_ulogic;
            select_s : IN std_ulogic;
            sclk_s : IN std_ulogic;
            scl : INOUT std_ulogic;
            sda : INOUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tcpwmcell
        PORT (
            clock : IN std_ulogic;
            capture : IN std_ulogic;
            count : IN std_ulogic;
            reload : IN std_ulogic;
            stop : IN std_ulogic;
            start : IN std_ulogic;
            tr_underflow : OUT std_ulogic;
            tr_overflow : OUT std_ulogic;
            tr_compare_match : OUT std_ulogic;
            line_out : OUT std_ulogic;
            line_out_compl : OUT std_ulogic;
            interrupt : OUT std_ulogic);
    END COMPONENT;
    COMPONENT m0s8tsscell
        PORT (
            clk_seq : IN std_ulogic;
            clk_adc : IN std_ulogic;
            ext_reject : IN std_ulogic;
            ext_sync : IN std_ulogic;
            tx_sync : IN std_ulogic;
            reject_in : IN std_ulogic;
            start_in : IN std_ulogic;
            lx_det_hi : OUT std_ulogic;
            lx_det_lo : OUT std_ulogic;
            rej_window : OUT std_ulogic;
            tx_hilo : OUT std_ulogic;
            phase_end : OUT std_ulogic;
            phase_num_0 : OUT std_ulogic;
            phase_num_1 : OUT std_ulogic;
            phase_num_2 : OUT std_ulogic;
            phase_num_3 : OUT std_ulogic;
            ipq_reject : OUT std_ulogic;
            ipq_start : OUT std_ulogic;
            epq_reject : OUT std_ulogic;
            epq_start : OUT std_ulogic;
            mcs_reject : OUT std_ulogic;
            mcs_start : OUT std_ulogic;
            do_switch : OUT std_ulogic;
            adc_start : OUT std_ulogic;
            adc_done : OUT std_ulogic);
    END COMPONENT;
    COMPONENT macrocell
        PORT (
            main_0 : IN std_ulogic;
            main_1 : IN std_ulogic;
            main_2 : IN std_ulogic;
            main_3 : IN std_ulogic;
            main_4 : IN std_ulogic;
            main_5 : IN std_ulogic;
            main_6 : IN std_ulogic;
            main_7 : IN std_ulogic;
            main_8 : IN std_ulogic;
            main_9 : IN std_ulogic;
            main_10 : IN std_ulogic;
            main_11 : IN std_ulogic;
            ar_0 : IN std_ulogic;
            ap_0 : IN std_ulogic;
            clock_0 : IN std_ulogic;
            clk_en : IN std_ulogic;
            cin : IN std_ulogic;
            cpt0_0 : IN std_ulogic;
            cpt0_1 : IN std_ulogic;
            cpt0_2 : IN std_ulogic;
            cpt0_3 : IN std_ulogic;
            cpt0_4 : IN std_ulogic;
            cpt0_5 : IN std_ulogic;
            cpt0_6 : IN std_ulogic;
            cpt0_7 : IN std_ulogic;
            cpt0_8 : IN std_ulogic;
            cpt0_9 : IN std_ulogic;
            cpt0_10 : IN std_ulogic;
            cpt0_11 : IN std_ulogic;
            cpt1_0 : IN std_ulogic;
            cpt1_1 : IN std_ulogic;
            cpt1_2 : IN std_ulogic;
            cpt1_3 : IN std_ulogic;
            cpt1_4 : IN std_ulogic;
            cpt1_5 : IN std_ulogic;
            cpt1_6 : IN std_ulogic;
            cpt1_7 : IN std_ulogic;
            cpt1_8 : IN std_ulogic;
            cpt1_9 : IN std_ulogic;
            cpt1_10 : IN std_ulogic;
            cpt1_11 : IN std_ulogic;
            cout : OUT std_ulogic;
            q : OUT std_ulogic;
            q_fixed : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4abufcell
        PORT (
            ctb_dsi_comp : OUT std_ulogic;
            dsi_out : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4csdcell
        PORT (
            sense_out : OUT std_ulogic;
            sample_out : OUT std_ulogic;
            sense_in : IN std_ulogic;
            sample_in : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4csidaccell
        PORT (
            en : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4halfuabcell
        PORT (
            clock : IN std_ulogic;
            comp : OUT std_ulogic;
            ctrl : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4lpcompcell
        PORT (
            cmpout : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT p4rsbcell
    END COMPONENT;
    COMPONENT p4sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            sample_done : OUT std_ulogic;
            chan_id_valid : OUT std_ulogic;
            chan_id_0 : OUT std_ulogic;
            chan_id_1 : OUT std_ulogic;
            chan_id_2 : OUT std_ulogic;
            chan_id_3 : OUT std_ulogic;
            data_valid : OUT std_ulogic;
            data_0 : OUT std_ulogic;
            data_1 : OUT std_ulogic;
            data_2 : OUT std_ulogic;
            data_3 : OUT std_ulogic;
            data_4 : OUT std_ulogic;
            data_5 : OUT std_ulogic;
            data_6 : OUT std_ulogic;
            data_7 : OUT std_ulogic;
            data_8 : OUT std_ulogic;
            data_9 : OUT std_ulogic;
            data_10 : OUT std_ulogic;
            data_11 : OUT std_ulogic;
            eos_intr : OUT std_ulogic;
            sw_negvref : IN std_ulogic;
            cfg_st_sel_0 : IN std_ulogic;
            cfg_st_sel_1 : IN std_ulogic;
            cfg_average : IN std_ulogic;
            cfg_resolution : IN std_ulogic;
            cfg_differential : IN std_ulogic;
            trigger : IN std_ulogic;
            data_hilo_sel : IN std_ulogic);
    END COMPONENT;
    COMPONENT p4tempcell
    END COMPONENT;
    COMPONENT p4vrefcell
    END COMPONENT;
    COMPONENT pmcell
        PORT (
            ctw_int : OUT std_ulogic;
            ftw_int : OUT std_ulogic;
            limact_int : OUT std_ulogic;
            onepps_int : OUT std_ulogic;
            pm_int : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sarcell
        PORT (
            clock : IN std_ulogic;
            pump_clock : IN std_ulogic;
            clk_udb : IN std_ulogic;
            sof_udb : IN std_ulogic;
            vp_ctl_udb_0 : IN std_ulogic;
            vp_ctl_udb_1 : IN std_ulogic;
            vp_ctl_udb_2 : IN std_ulogic;
            vp_ctl_udb_3 : IN std_ulogic;
            vn_ctl_udb_0 : IN std_ulogic;
            vn_ctl_udb_1 : IN std_ulogic;
            vn_ctl_udb_2 : IN std_ulogic;
            vn_ctl_udb_3 : IN std_ulogic;
            data_out_udb_0 : OUT std_ulogic;
            data_out_udb_1 : OUT std_ulogic;
            data_out_udb_2 : OUT std_ulogic;
            data_out_udb_3 : OUT std_ulogic;
            data_out_udb_4 : OUT std_ulogic;
            data_out_udb_5 : OUT std_ulogic;
            data_out_udb_6 : OUT std_ulogic;
            data_out_udb_7 : OUT std_ulogic;
            data_out_udb_8 : OUT std_ulogic;
            data_out_udb_9 : OUT std_ulogic;
            data_out_udb_10 : OUT std_ulogic;
            data_out_udb_11 : OUT std_ulogic;
            eof_udb : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT sccell
        PORT (
            aclk : IN std_ulogic;
            bst_clk : IN std_ulogic;
            clk_udb : IN std_ulogic;
            modout : OUT std_ulogic;
            dyn_cntl_udb : IN std_ulogic);
    END COMPONENT;
    COMPONENT spccell
        PORT (
            data_ready : OUT std_ulogic;
            eeprom_fault_int : OUT std_ulogic;
            idle : OUT std_ulogic);
    END COMPONENT;
    COMPONENT statuscell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            status_7 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT statusicell
        PORT (
            status_0 : IN std_ulogic;
            status_1 : IN std_ulogic;
            status_2 : IN std_ulogic;
            status_3 : IN std_ulogic;
            status_4 : IN std_ulogic;
            status_5 : IN std_ulogic;
            status_6 : IN std_ulogic;
            clock : IN std_ulogic;
            reset : IN std_ulogic;
            interrupt : OUT std_ulogic;
            clk_en : IN std_ulogic);
    END COMPONENT;
    COMPONENT synccell
        PORT (
            in : IN std_ulogic;
            clock : IN std_ulogic;
            out : OUT std_ulogic;
            clk_en : IN std_ulogic;
            clock_n : IN std_ulogic;
            extclk : IN std_ulogic;
            extclk_n : IN std_ulogic);
    END COMPONENT;
    COMPONENT tfaultcell
        PORT (
            tfault_dsi : OUT std_ulogic);
    END COMPONENT;
    COMPONENT timercell
        PORT (
            clock : IN std_ulogic;
            kill : IN std_ulogic;
            enable : IN std_ulogic;
            capture : IN std_ulogic;
            timer_reset : IN std_ulogic;
            tc : OUT std_ulogic;
            cmp : OUT std_ulogic;
            irq : OUT std_ulogic);
    END COMPONENT;
    COMPONENT udbclockencell
        PORT (
            clock_in : IN std_ulogic;
            enable : IN std_ulogic;
            clock_out : OUT std_ulogic);
    END COMPONENT;
    COMPONENT usbcell
        PORT (
            sof_int : OUT std_ulogic;
            arb_int : OUT std_ulogic;
            usb_int : OUT std_ulogic;
            ord_int : OUT std_ulogic;
            ept_int_0 : OUT std_ulogic;
            ept_int_1 : OUT std_ulogic;
            ept_int_2 : OUT std_ulogic;
            ept_int_3 : OUT std_ulogic;
            ept_int_4 : OUT std_ulogic;
            ept_int_5 : OUT std_ulogic;
            ept_int_6 : OUT std_ulogic;
            ept_int_7 : OUT std_ulogic;
            ept_int_8 : OUT std_ulogic;
            dma_req_0 : OUT std_ulogic;
            dma_req_1 : OUT std_ulogic;
            dma_req_2 : OUT std_ulogic;
            dma_req_3 : OUT std_ulogic;
            dma_req_4 : OUT std_ulogic;
            dma_req_5 : OUT std_ulogic;
            dma_req_6 : OUT std_ulogic;
            dma_req_7 : OUT std_ulogic;
            dma_termin : OUT std_ulogic);
    END COMPONENT;
    COMPONENT vidaccell
        PORT (
            data_0 : IN std_ulogic;
            data_1 : IN std_ulogic;
            data_2 : IN std_ulogic;
            data_3 : IN std_ulogic;
            data_4 : IN std_ulogic;
            data_5 : IN std_ulogic;
            data_6 : IN std_ulogic;
            data_7 : IN std_ulogic;
            strobe : IN std_ulogic;
            strobe_udb : IN std_ulogic;
            reset : IN std_ulogic;
            idir : IN std_ulogic;
            ioff : IN std_ulogic);
    END COMPONENT;
BEGIN

    AMux_Decoder_old_id_0:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => AMux_Decoder_old_id_0,
            main_0 => Net_564,
            clock_0 => ClockBlock_BUS_CLK);

    AMux_Decoder_one_hot_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1)")
        PORT MAP(
            q => AMux_Decoder_one_hot_0,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMux_Decoder_old_id_0,
            main_1 => Net_564);

    AMux_Decoder_one_hot_1:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => AMux_Decoder_one_hot_1,
            clock_0 => ClockBlock_BUS_CLK,
            main_0 => AMux_Decoder_old_id_0,
            main_1 => Net_564);

    Analog_int:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => Net_505,
            clock => ClockBlock_BUS_CLK);

    BL_H:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9af6b58f-5152-4192-ae3e-30795ca8efc9",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "1",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    BL_H(0):iocell
        GENERIC MAP(
            logicalport => "BL_H",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pin_input => Net_196,
            pad_out => BL_H(0)_PAD,
            pad_in => BL_H(0)_PAD);

    BL_H2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "9cbbf6fa-1c5c-4ccf-96c5-064673c1c04f",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "1",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    BL_H2(0):iocell
        GENERIC MAP(
            logicalport => "BL_H2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pin_input => Net_196,
            pad_out => BL_H2(0)_PAD,
            pad_in => BL_H2(0)_PAD);

    BR_H:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "c118475c-dfc9-4fc1-bd29-fa10139917cf",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "1",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    BR_H(0):iocell
        GENERIC MAP(
            logicalport => "BR_H",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pin_input => Net_155,
            pad_out => BR_H(0)_PAD,
            pad_in => BR_H(0)_PAD);

    BR_H2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "6ff361e5-0cb8-47a0-b04a-c5248f8facbf",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "1",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    BR_H2(0):iocell
        GENERIC MAP(
            logicalport => "BR_H2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pin_input => Net_155,
            pad_out => BR_H2(0)_PAD,
            pad_in => BR_H2(0)_PAD);

    ClockBlock:clockblockcell
        PORT MAP(
            clk_bus_glb => ClockBlock_BUS_CLK,
            clk_bus => ClockBlock_BUS_CLK_local,
            clk_sync => ClockBlock_MASTER_CLK,
            clk_32k_xtal => ClockBlock_XTAL_32KHZ,
            xtal => ClockBlock_XTAL,
            ilo => ClockBlock_ILO,
            clk_100k => ClockBlock_100k,
            clk_1k => ClockBlock_1k,
            clk_32k => ClockBlock_32k,
            pllout => ClockBlock_PLL_OUT,
            imo => ClockBlock_IMO,
            dsi_clkin_div => open,
            dsi_glb_div => open,
            dclk_glb_0 => Net_30,
            dclk_0 => Net_30_local,
            dclk_glb_1 => Net_434,
            dclk_1 => Net_434_local,
            dclk_glb_2 => Net_425,
            dclk_2 => Net_425_local,
            dclk_glb_3 => Net_10,
            dclk_3 => Net_10_local,
            dclk_glb_4 => Net_414,
            dclk_4 => Net_414_local,
            dclk_glb_5 => \ADC:Net_487\,
            dclk_5 => \ADC:Net_487_local\,
            aclk_glb_0 => \ADC:Net_40\,
            aclk_0 => \ADC:Net_40_local\,
            clk_a_dig_glb_0 => \ADC:Net_40_adig\,
            clk_a_dig_0 => \ADC:Net_40_adig_local\,
            dclk_glb_6 => Net_565,
            dclk_6 => Net_565_local);

    Detect_pin:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "397101e6-4834-47ac-a86c-581909c666e0",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1);

    Detect_pin(0):iocell
        GENERIC MAP(
            logicalport => "Detect_pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            fb => Net_676,
            pad_in => Detect_pin(0)_PAD,
            clock => ClockBlock_BUS_CLK);

    FL_H:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "b53863fa-4164-4ce0-adab-14acbd519874",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "1",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    FL_H(0):iocell
        GENERIC MAP(
            logicalport => "FL_H",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pin_input => Net_181,
            pad_out => FL_H(0)_PAD,
            pad_in => FL_H(0)_PAD);

    FL_H2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "cbf76003-18e8-4e4e-ab5d-d5ddf47a2c8f",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "1",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    FL_H2(0):iocell
        GENERIC MAP(
            logicalport => "FL_H2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pin_input => Net_181,
            pad_out => FL_H2(0)_PAD,
            pad_in => FL_H2(0)_PAD);

    FR_H:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "0ab010de-d445-4daf-9c0c-9d62d09af349",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "1",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    FR_H(0):iocell
        GENERIC MAP(
            logicalport => "FR_H",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pin_input => Net_134,
            pad_out => FR_H(0)_PAD,
            pad_in => FR_H(0)_PAD);

    FR_H2:logicalport
        GENERIC MAP(
            drive_mode => "110",
            ibuf_enabled => "1",
            id => "52f31aa9-2f0a-497d-9a1f-1424095e13e6",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "1",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "O",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    FR_H2(0):iocell
        GENERIC MAP(
            logicalport => "FR_H2",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pin_input => Net_134,
            pad_out => FR_H2(0)_PAD,
            pad_in => FR_H2(0)_PAD);

    Gyro_Pin:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "05a9c8de-3ba2-4909-8250-95fdc61c0bf4",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    Gyro_Pin(0):iocell
        GENERIC MAP(
            logicalport => "Gyro_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            oe => open,
            pin_input => AMux_Decoder_one_hot_0);

    Gyro_int:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => Net_633,
            clock => ClockBlock_BUS_CLK);

    MODIN1_0:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_6) + (!main_0 * main_1 * main_2 * !main_3 * main_4 * !main_6) + (!main_0 * main_1 * main_2 * !main_3 * main_7) + (!main_0 * main_1 * main_2 * main_5) + (main_3 * main_5)")
        PORT MAP(
            q => MODIN1_0,
            clock_0 => Net_425,
            main_0 => Net_419,
            main_1 => \TiltTime:TimerUDB:capture_last\,
            main_2 => \TiltTime:TimerUDB:timer_enable\,
            main_3 => Net_420,
            main_4 => MODIN1_1,
            main_5 => MODIN1_0,
            main_6 => MODIN2_1,
            main_7 => MODIN2_0);

    MODIN1_1:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * main_5 * main_6) + (!main_0 * main_1 * main_2 * !main_3 * main_5 * !main_7) + (!main_0 * main_1 * main_2 * main_4 * main_5) + (!main_0 * main_1 * main_2 * main_4 * main_6 * !main_7) + (main_3 * main_4)")
        PORT MAP(
            q => MODIN1_1,
            clock_0 => Net_425,
            main_0 => Net_419,
            main_1 => \TiltTime:TimerUDB:capture_last\,
            main_2 => \TiltTime:TimerUDB:timer_enable\,
            main_3 => Net_420,
            main_4 => MODIN1_1,
            main_5 => MODIN1_0,
            main_6 => MODIN2_1,
            main_7 => MODIN2_0);

    Net_564:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => Net_564,
            clock_0 => Net_565,
            main_0 => \AMux_Sel:PWMUDB:ctrl_enable\,
            main_1 => \AMux_Sel:PWMUDB:compare1\);

    Net_633:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => Net_633,
            main_0 => \AMux_Sel:PWMUDB:tc_i\,
            clock_0 => Net_565);

    Net_635:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1)")
        PORT MAP(
            q => Net_635,
            clock_0 => Net_565,
            main_0 => \AMux_Sel:PWMUDB:ctrl_enable\,
            main_1 => \AMux_Sel:PWMUDB:compare2\);

    Pan_int:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => Net_378,
            clock => ClockBlock_BUS_CLK);

    PixyPan:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "4c15b41e-e284-4978-99e7-5aaee19bd0ce",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1);

    PixyPan(0):iocell
        GENERIC MAP(
            logicalport => "PixyPan",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            fb => Net_292,
            pad_in => PixyPan(0)_PAD,
            clock => ClockBlock_BUS_CLK);

    PixyTilt:logicalport
        GENERIC MAP(
            drive_mode => "001",
            ibuf_enabled => "1",
            id => "602b8978-65fe-4096-bc91-ebc3c6107f11",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "I",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "00",
            width => 1);

    PixyTilt(0):iocell
        GENERIC MAP(
            logicalport => "PixyTilt",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            fb => Net_419,
            pad_in => PixyTilt(0)_PAD,
            clock => ClockBlock_BUS_CLK);

    Range_Pin:logicalport
        GENERIC MAP(
            drive_mode => "000",
            ibuf_enabled => "0",
            id => "0f703f7e-bba8-40b5-8152-78690b92e600",
            init_dr_st => "0",
            input_sync => "1",
            intr_mode => "00",
            io_voltage => "",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0",
            output_conn => "0",
            output_sync => "0",
            pin_aliases => "",
            pin_mode => "A",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0",
            sio_ibuf => "00000000",
            sio_info => "00",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0",
            vtrip => "10",
            width => 1);

    Range_Pin(0):iocell
        GENERIC MAP(
            logicalport => "Range_Pin",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000010")
        PORT MAP(
            oe => open,
            pin_input => AMux_Decoder_one_hot_1);

    Range_int:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => Net_635,
            clock => ClockBlock_BUS_CLK);

    Tilt_int:interrupt
        GENERIC MAP(
            int_type => "00")
        PORT MAP(
            interrupt => Net_421,
            clock => ClockBlock_BUS_CLK);

    \ADC:DEC\:decimatorcell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            aclock => \ADC:aclock\,
            mod_dat_3 => \ADC:mod_dat_3\,
            mod_dat_2 => \ADC:mod_dat_2\,
            mod_dat_1 => \ADC:mod_dat_1\,
            mod_dat_0 => \ADC:mod_dat_0\,
            ext_start => __ONE__,
            modrst => \ADC:mod_reset\,
            interrupt => Net_505);

    \ADC:DSM4\:dsmodcell
        GENERIC MAP(
            cy_registers => "",
            resolution => 16)
        PORT MAP(
            aclock => \ADC:Net_40\,
            modbitin_udb => open,
            reset_udb => open,
            reset_dec => \ADC:mod_reset\,
            extclk_cp_udb => \ADC:Net_487_local\,
            dec_clock => \ADC:aclock\,
            mod_dat_3 => \ADC:mod_dat_3\,
            mod_dat_2 => \ADC:mod_dat_2\,
            mod_dat_1 => \ADC:mod_dat_1\,
            mod_dat_0 => \ADC:mod_dat_0\,
            dout_udb_7 => \ADC:Net_9_7\,
            dout_udb_6 => \ADC:Net_9_6\,
            dout_udb_5 => \ADC:Net_9_5\,
            dout_udb_4 => \ADC:Net_9_4\,
            dout_udb_3 => \ADC:Net_9_3\,
            dout_udb_2 => \ADC:Net_9_2\,
            dout_udb_1 => \ADC:Net_9_1\,
            dout_udb_0 => \ADC:Net_9_0\);

    \ADC:IRQ\:interrupt
        GENERIC MAP(
            int_type => "10")
        PORT MAP(
            interrupt => Net_505,
            clock => ClockBlock_BUS_CLK);

    \AMux_Sel:PWMUDB:runmode_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \AMux_Sel:PWMUDB:runmode_enable\,
            main_0 => \AMux_Sel:PWMUDB:ctrl_enable\,
            clock_0 => Net_565);

    \AMux_Sel:PWMUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => Net_565,
            control_7 => \AMux_Sel:PWMUDB:ctrl_enable\,
            control_6 => \AMux_Sel:PWMUDB:control_6\,
            control_5 => \AMux_Sel:PWMUDB:control_5\,
            control_4 => \AMux_Sel:PWMUDB:control_4\,
            control_3 => \AMux_Sel:PWMUDB:control_3\,
            control_2 => \AMux_Sel:PWMUDB:control_2\,
            control_1 => \AMux_Sel:PWMUDB:control_1\,
            control_0 => \AMux_Sel:PWMUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \AMux_Sel:PWMUDB:sP8:pwmdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000001100000001000000010000000000000011000000000000001100000000000000110000000000000011000000000000001100000011111111000000001111111111111111101000000000000000000100000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_565,
            cs_addr_2 => \AMux_Sel:PWMUDB:tc_i\,
            cs_addr_1 => \AMux_Sel:PWMUDB:runmode_enable\,
            cl0_comb => \AMux_Sel:PWMUDB:compare1\,
            z0_comb => \AMux_Sel:PWMUDB:tc_i\,
            ce1_comb => \AMux_Sel:PWMUDB:compare2\,
            busclk => ClockBlock_BUS_CLK);

    \BL_HBridge:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => Net_30,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \BL_HBridge:Net_63\,
            cmp => Net_196,
            irq => \BL_HBridge:Net_54\);

    \BR_HBridge:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => Net_30,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \BR_HBridge:Net_63\,
            cmp => Net_155,
            irq => \BR_HBridge:Net_54\);

    \Detection_Status:sts:sts_reg\:statuscell
        GENERIC MAP(
            cy_force_order => 1,
            cy_md_select => "00000000")
        PORT MAP(
            clock => open,
            status_7 => open,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => open,
            status_2 => open,
            status_1 => open,
            status_0 => Net_676);

    \FL_HBridge:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => Net_30,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \FL_HBridge:Net_63\,
            cmp => Net_181,
            irq => \FL_HBridge:Net_54\);

    \FR_HBridge:PWMHW\:timercell
        GENERIC MAP(
            cy_registers => "")
        PORT MAP(
            clock => Net_30,
            kill => open,
            enable => __ONE__,
            capture => open,
            timer_reset => open,
            tc => \FR_HBridge:Net_63\,
            cmp => Net_134,
            irq => \FR_HBridge:Net_54\);

    \LCD:LCDPort(0)\:iocell
        GENERIC MAP(
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 0,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pad_in => \LCD:LCDPort(0)_PAD\);

    \LCD:LCDPort(1)\:iocell
        GENERIC MAP(
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 1,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pad_in => \LCD:LCDPort(1)_PAD\);

    \LCD:LCDPort(2)\:iocell
        GENERIC MAP(
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 2,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pad_in => \LCD:LCDPort(2)_PAD\);

    \LCD:LCDPort(3)\:iocell
        GENERIC MAP(
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 3,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pad_in => \LCD:LCDPort(3)_PAD\);

    \LCD:LCDPort(4)\:iocell
        GENERIC MAP(
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 4,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pad_in => \LCD:LCDPort(4)_PAD\);

    \LCD:LCDPort(5)\:iocell
        GENERIC MAP(
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 5,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pad_in => \LCD:LCDPort(5)_PAD\);

    \LCD:LCDPort(6)\:iocell
        GENERIC MAP(
            logicalport => "\LCD:LCDPort\",
            logicalport_pin_id => 6,
            io_capabilities => "0000000000000000000000000000000000000000000000000000000000000001")
        PORT MAP(
            oe => open,
            pad_in => \LCD:LCDPort(6)_PAD\);

    \LCD:LCDPort\:logicalport
        GENERIC MAP(
            drive_mode => "110110110110110110110",
            ibuf_enabled => "1111111",
            id => "fdf5e9fe-6f44-4f01-a751-2ec325f7f38c/ed092b9b-d398-4703-be89-cebf998501f6",
            init_dr_st => "0000000",
            input_sync => "1111111",
            intr_mode => "00000000000000",
            io_voltage => ", , , , , , ",
            layout_mode => "CONTIGUOUS",
            oe_conn => "0000000",
            output_conn => "0000000",
            output_sync => "0000000",
            pin_aliases => ",,,,,,",
            pin_mode => "OOOOOOO",
            por_state => 4,
            port_alias_group => "",
            port_alias_required => 0,
            sio_group_cnt => 0,
            sio_hifreq => "",
            sio_hyst => "0000000",
            sio_ibuf => "00000000",
            sio_info => "00000000000000",
            sio_obuf => "00000000",
            sio_refsel => "00000000",
            sio_vtrip => "00000000",
            slew_rate => "0000000",
            spanning => 0,
            sw_only => 0,
            use_annotation => "0000000",
            vtrip => "10101010101010",
            width => 7);

    \PanTime:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)")
        PORT MAP(
            q => \PanTime:TimerUDB:capt_fifo_load\,
            main_0 => Net_292,
            main_1 => \PanTime:TimerUDB:capture_last\,
            main_2 => \PanTime:TimerUDB:timer_enable\);

    \PanTime:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * !main_3 * main_4 * main_5 * !main_6 * !main_7) + (!main_0 * !main_1 * !main_2 * main_3 * main_4 * main_5 * !main_6 * main_7) + (!main_0 * !main_1 * main_2 * !main_3 * main_4 * main_5 * main_6 * !main_7) + (!main_0 * !main_1 * main_2 * main_3 * main_4 * main_5 * main_6 * main_7)")
        PORT MAP(
            q => \PanTime:TimerUDB:capt_int_temp\,
            clock_0 => Net_10,
            main_0 => Net_292,
            main_1 => Net_12,
            main_2 => \PanTime:TimerUDB:control_1\,
            main_3 => \PanTime:TimerUDB:control_0\,
            main_4 => \PanTime:TimerUDB:capture_last\,
            main_5 => \PanTime:TimerUDB:timer_enable\,
            main_6 => \PanTime:TimerUDB:int_capt_count_1\,
            main_7 => \PanTime:TimerUDB:int_capt_count_0\);

    \PanTime:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \PanTime:TimerUDB:capture_last\,
            main_0 => Net_292,
            clock_0 => Net_10);

    \PanTime:TimerUDB:int_capt_count_0\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * !main_2 * main_4 * main_5 * main_6) + (!main_0 * !main_1 * main_2 * main_4 * main_5 * !main_6) + (!main_0 * !main_1 * main_3 * main_4 * main_5) + (!main_0 * main_4 * main_5 * main_7) + (main_1 * main_7)")
        PORT MAP(
            q => \PanTime:TimerUDB:int_capt_count_0\,
            clock_0 => Net_10,
            main_0 => Net_292,
            main_1 => Net_12,
            main_2 => \PanTime:TimerUDB:control_1\,
            main_3 => \PanTime:TimerUDB:control_0\,
            main_4 => \PanTime:TimerUDB:capture_last\,
            main_5 => \PanTime:TimerUDB:timer_enable\,
            main_6 => \PanTime:TimerUDB:int_capt_count_1\,
            main_7 => \PanTime:TimerUDB:int_capt_count_0\);

    \PanTime:TimerUDB:int_capt_count_1\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_4 * main_5 * main_7) + (!main_0 * !main_1 * !main_3 * main_4 * main_5 * main_7) + (!main_0 * main_2 * !main_3 * main_4 * main_5 * main_6) + (!main_0 * main_4 * main_5 * main_6 * main_7) + (main_1 * main_6)")
        PORT MAP(
            q => \PanTime:TimerUDB:int_capt_count_1\,
            clock_0 => Net_10,
            main_0 => Net_292,
            main_1 => Net_12,
            main_2 => \PanTime:TimerUDB:control_1\,
            main_3 => \PanTime:TimerUDB:control_0\,
            main_4 => \PanTime:TimerUDB:capture_last\,
            main_5 => \PanTime:TimerUDB:timer_enable\,
            main_6 => \PanTime:TimerUDB:int_capt_count_1\,
            main_7 => \PanTime:TimerUDB:int_capt_count_0\);

    \PanTime:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011")
        PORT MAP(
            reset => Net_12,
            clock => Net_10,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \PanTime:TimerUDB:status_3\,
            status_2 => \PanTime:TimerUDB:status_2\,
            status_1 => \PanTime:TimerUDB:capt_int_temp\,
            status_0 => \PanTime:TimerUDB:status_tc\,
            interrupt => Net_378);

    \PanTime:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \PanTime:TimerUDB:run_mode\,
            main_0 => \PanTime:TimerUDB:control_7\,
            clock_0 => Net_10);

    \PanTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => Net_10,
            control_7 => \PanTime:TimerUDB:control_7\,
            control_6 => \PanTime:TimerUDB:control_6\,
            control_5 => \PanTime:TimerUDB:control_5\,
            control_4 => \PanTime:TimerUDB:control_4\,
            control_3 => \PanTime:TimerUDB:control_3\,
            control_2 => \PanTime:TimerUDB:control_2\,
            control_1 => \PanTime:TimerUDB:control_1\,
            control_0 => \PanTime:TimerUDB:control_0\,
            busclk => ClockBlock_BUS_CLK);

    \PanTime:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_10,
            cs_addr_2 => Net_12,
            cs_addr_1 => \PanTime:TimerUDB:trig_reg\,
            cs_addr_0 => \PanTime:TimerUDB:per_zero\,
            f0_load => \PanTime:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \PanTime:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \PanTime:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \PanTime:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \PanTime:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \PanTime:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \PanTime:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \PanTime:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \PanTime:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \PanTime:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \PanTime:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \PanTime:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \PanTime:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \PanTime:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \PanTime:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_10,
            cs_addr_2 => Net_12,
            cs_addr_1 => \PanTime:TimerUDB:trig_reg\,
            cs_addr_0 => \PanTime:TimerUDB:per_zero\,
            f0_load => \PanTime:TimerUDB:capt_fifo_load\,
            z0_comb => \PanTime:TimerUDB:per_zero\,
            f0_bus_stat_comb => \PanTime:TimerUDB:status_3\,
            f0_blk_stat_comb => \PanTime:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \PanTime:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \PanTime:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \PanTime:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \PanTime:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \PanTime:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \PanTime:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \PanTime:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \PanTime:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \PanTime:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \PanTime:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \PanTime:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \PanTime:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \PanTime:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \PanTime:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3)")
        PORT MAP(
            q => \PanTime:TimerUDB:status_tc\,
            main_0 => \PanTime:TimerUDB:control_4\,
            main_1 => \PanTime:TimerUDB:run_mode\,
            main_2 => \PanTime:TimerUDB:per_zero\,
            main_3 => \PanTime:TimerUDB:trig_rise_detected\);

    \PanTime:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * !main_5 * !main_7 * main_8) + (!main_0 * !main_1 * main_2 * main_3 * !main_6 * !main_7 * main_8) + (!main_1 * main_2 * main_3 * !main_4 * !main_7 * main_8)")
        PORT MAP(
            q => \PanTime:TimerUDB:timer_enable\,
            clock_0 => Net_10,
            main_0 => Net_378,
            main_1 => Net_12,
            main_2 => \PanTime:TimerUDB:control_7\,
            main_3 => \PanTime:TimerUDB:control_4\,
            main_4 => \PanTime:TimerUDB:timer_enable\,
            main_5 => \PanTime:TimerUDB:run_mode\,
            main_6 => \PanTime:TimerUDB:per_zero\,
            main_7 => \PanTime:TimerUDB:trig_disable\,
            main_8 => \PanTime:TimerUDB:trig_rise_detected\);

    \PanTime:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * main_7) + (!main_1 * main_2 * main_3 * main_4 * main_5 * main_7) + (!main_1 * main_6)")
        PORT MAP(
            q => \PanTime:TimerUDB:trig_disable\,
            clock_0 => Net_10,
            main_0 => Net_378,
            main_1 => Net_12,
            main_2 => \PanTime:TimerUDB:control_4\,
            main_3 => \PanTime:TimerUDB:timer_enable\,
            main_4 => \PanTime:TimerUDB:run_mode\,
            main_5 => \PanTime:TimerUDB:per_zero\,
            main_6 => \PanTime:TimerUDB:trig_disable\,
            main_7 => \PanTime:TimerUDB:trig_rise_detected\);

    \PanTime:TimerUDB:trig_fall_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * !main_1 * main_2 * main_3 * main_4) + (!main_1 * main_2 * main_3 * main_5)")
        PORT MAP(
            q => \PanTime:TimerUDB:trig_fall_detected\,
            clock_0 => Net_10,
            main_0 => Net_292,
            main_1 => Net_12,
            main_2 => \PanTime:TimerUDB:control_7\,
            main_3 => \PanTime:TimerUDB:control_4\,
            main_4 => \PanTime:TimerUDB:capture_last\,
            main_5 => \PanTime:TimerUDB:trig_fall_detected\);

    \PanTime:TimerUDB:trig_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)")
        PORT MAP(
            q => \PanTime:TimerUDB:trig_reg\,
            main_0 => \PanTime:TimerUDB:control_4\,
            main_1 => \PanTime:TimerUDB:timer_enable\,
            main_2 => \PanTime:TimerUDB:trig_rise_detected\);

    \PanTime:TimerUDB:trig_rise_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * !main_1 * main_2 * main_3 * !main_4) + (!main_1 * main_2 * main_3 * main_5)")
        PORT MAP(
            q => \PanTime:TimerUDB:trig_rise_detected\,
            clock_0 => Net_10,
            main_0 => Net_292,
            main_1 => Net_12,
            main_2 => \PanTime:TimerUDB:control_7\,
            main_3 => \PanTime:TimerUDB:control_4\,
            main_4 => \PanTime:TimerUDB:capture_last\,
            main_5 => \PanTime:TimerUDB:trig_rise_detected\);

    \Pan_Reset:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000001",
            cy_ext_reset => 1,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => Net_414,
            control_7 => \Pan_Reset:control_7\,
            control_6 => \Pan_Reset:control_6\,
            control_5 => \Pan_Reset:control_5\,
            control_4 => \Pan_Reset:control_4\,
            control_3 => \Pan_Reset:control_3\,
            control_2 => \Pan_Reset:control_2\,
            control_1 => \Pan_Reset:control_1\,
            control_0 => Net_12,
            busclk => ClockBlock_BUS_CLK);

    \TiltTime:TimerUDB:capt_fifo_load\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2)")
        PORT MAP(
            q => \TiltTime:TimerUDB:capt_fifo_load\,
            main_0 => Net_419,
            main_1 => \TiltTime:TimerUDB:capture_last\,
            main_2 => \TiltTime:TimerUDB:timer_enable\);

    \TiltTime:TimerUDB:capt_int_temp\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_3 * !main_4 * !main_5 * !main_6 * !main_7) + (!main_0 * main_1 * main_2 * !main_3 * !main_4 * main_5 * !main_6 * main_7) + (!main_0 * main_1 * main_2 * !main_3 * main_4 * !main_5 * main_6 * !main_7) + (!main_0 * main_1 * main_2 * !main_3 * main_4 * main_5 * main_6 * main_7)")
        PORT MAP(
            q => \TiltTime:TimerUDB:capt_int_temp\,
            clock_0 => Net_425,
            main_0 => Net_419,
            main_1 => \TiltTime:TimerUDB:capture_last\,
            main_2 => \TiltTime:TimerUDB:timer_enable\,
            main_3 => Net_420,
            main_4 => MODIN1_1,
            main_5 => MODIN1_0,
            main_6 => MODIN2_1,
            main_7 => MODIN2_0);

    \TiltTime:TimerUDB:capture_last\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \TiltTime:TimerUDB:capture_last\,
            main_0 => Net_419,
            clock_0 => Net_425);

    \TiltTime:TimerUDB:rstSts:stsreg\:statusicell
        GENERIC MAP(
            cy_force_order => 1,
            cy_int_mask => "1111111",
            cy_md_select => "0000011")
        PORT MAP(
            reset => Net_420,
            clock => Net_425,
            status_6 => open,
            status_5 => open,
            status_4 => open,
            status_3 => \TiltTime:TimerUDB:status_3\,
            status_2 => \TiltTime:TimerUDB:status_2\,
            status_1 => \TiltTime:TimerUDB:capt_int_temp\,
            status_0 => \TiltTime:TimerUDB:status_tc\,
            interrupt => Net_421);

    \TiltTime:TimerUDB:run_mode\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0)")
        PORT MAP(
            q => \TiltTime:TimerUDB:run_mode\,
            main_0 => \TiltTime:TimerUDB:control_7\,
            clock_0 => Net_425);

    \TiltTime:TimerUDB:sCTRLReg:SyncCtl:ctrlreg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "11111111",
            cy_ctrl_mode_1 => "00000000",
            cy_ext_reset => 0,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => Net_425,
            control_7 => \TiltTime:TimerUDB:control_7\,
            control_6 => \TiltTime:TimerUDB:control_6\,
            control_5 => \TiltTime:TimerUDB:control_5\,
            control_4 => \TiltTime:TimerUDB:control_4\,
            control_3 => \TiltTime:TimerUDB:control_3\,
            control_2 => \TiltTime:TimerUDB:control_2\,
            control_1 => MODIN2_1,
            control_0 => MODIN2_0,
            busclk => ClockBlock_BUS_CLK);

    \TiltTime:TimerUDB:sT16:timerdp:u0\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111000000000000000000000001000000000000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_425,
            cs_addr_2 => Net_420,
            cs_addr_1 => \TiltTime:TimerUDB:trig_reg\,
            cs_addr_0 => \TiltTime:TimerUDB:per_zero\,
            f0_load => \TiltTime:TimerUDB:capt_fifo_load\,
            busclk => ClockBlock_BUS_CLK,
            ce0 => \TiltTime:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0 => \TiltTime:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0 => \TiltTime:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0 => \TiltTime:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1 => \TiltTime:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1 => \TiltTime:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1 => \TiltTime:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1 => \TiltTime:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            co_msb => \TiltTime:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sol_msb => \TiltTime:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbo => \TiltTime:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sil => \TiltTime:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbi => \TiltTime:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \TiltTime:TimerUDB:sT16:timerdp:u1\:datapathcell
        GENERIC MAP(
            a0_init => "00000000",
            a1_init => "00000000",
            ce0_sync => 1,
            ce1_sync => 1,
            cl0_sync => 1,
            cl1_sync => 1,
            cmsb_sync => 1,
            co_msb_sync => 1,
            cy_dpconfig => "0000000001000000000000000100000001000000010000000000000010000000000000001000000000000000100000000000000010000000000000001000000011111111000000001111111111111111100000110000000000000001000000110000000000011000",
            d0_init => "00000000",
            d1_init => "00000000",
            f0_blk_sync => 1,
            f0_bus_sync => 1,
            f1_blk_sync => 1,
            f1_bus_sync => 1,
            ff0_sync => 1,
            ff1_sync => 1,
            ov_msb_sync => 1,
            so_sync => 1,
            z0_sync => 1,
            z1_sync => 1,
            uses_p_in => '0',
            uses_p_out => '0')
        PORT MAP(
            clock => Net_425,
            cs_addr_2 => Net_420,
            cs_addr_1 => \TiltTime:TimerUDB:trig_reg\,
            cs_addr_0 => \TiltTime:TimerUDB:per_zero\,
            f0_load => \TiltTime:TimerUDB:capt_fifo_load\,
            z0_comb => \TiltTime:TimerUDB:per_zero\,
            f0_bus_stat_comb => \TiltTime:TimerUDB:status_3\,
            f0_blk_stat_comb => \TiltTime:TimerUDB:status_2\,
            busclk => ClockBlock_BUS_CLK,
            ce0i => \TiltTime:TimerUDB:sT16:timerdp:u0.ce0__sig\,
            cl0i => \TiltTime:TimerUDB:sT16:timerdp:u0.cl0__sig\,
            z0i => \TiltTime:TimerUDB:sT16:timerdp:u0.z0__sig\,
            ff0i => \TiltTime:TimerUDB:sT16:timerdp:u0.ff0__sig\,
            ce1i => \TiltTime:TimerUDB:sT16:timerdp:u0.ce1__sig\,
            cl1i => \TiltTime:TimerUDB:sT16:timerdp:u0.cl1__sig\,
            z1i => \TiltTime:TimerUDB:sT16:timerdp:u0.z1__sig\,
            ff1i => \TiltTime:TimerUDB:sT16:timerdp:u0.ff1__sig\,
            ci => \TiltTime:TimerUDB:sT16:timerdp:u0.co_msb__sig\,
            sir => \TiltTime:TimerUDB:sT16:timerdp:u0.sol_msb__sig\,
            cfbi => \TiltTime:TimerUDB:sT16:timerdp:u0.cfbo__sig\,
            sor => \TiltTime:TimerUDB:sT16:timerdp:u1.sor__sig\,
            cmsbo => \TiltTime:TimerUDB:sT16:timerdp:u1.cmsbo__sig\);

    \TiltTime:TimerUDB:status_tc\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * main_3)")
        PORT MAP(
            q => \TiltTime:TimerUDB:status_tc\,
            main_0 => \TiltTime:TimerUDB:control_4\,
            main_1 => \TiltTime:TimerUDB:run_mode\,
            main_2 => \TiltTime:TimerUDB:per_zero\,
            main_3 => \TiltTime:TimerUDB:trig_rise_detected\);

    \TiltTime:TimerUDB:timer_enable\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * !main_4 * !main_6 * !main_7 * main_8) + (!main_0 * main_1 * main_2 * !main_5 * !main_6 * !main_7 * main_8) + (main_1 * main_2 * !main_3 * !main_6 * !main_7 * main_8)")
        PORT MAP(
            q => \TiltTime:TimerUDB:timer_enable\,
            clock_0 => Net_425,
            main_0 => Net_421,
            main_1 => \TiltTime:TimerUDB:control_7\,
            main_2 => \TiltTime:TimerUDB:control_4\,
            main_3 => \TiltTime:TimerUDB:timer_enable\,
            main_4 => \TiltTime:TimerUDB:run_mode\,
            main_5 => \TiltTime:TimerUDB:per_zero\,
            main_6 => Net_420,
            main_7 => \TiltTime:TimerUDB:trig_disable\,
            main_8 => \TiltTime:TimerUDB:trig_rise_detected\);

    \TiltTime:TimerUDB:trig_disable\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_5 * main_7) + (main_1 * main_2 * main_3 * main_4 * !main_5 * main_7) + (!main_5 * main_6)")
        PORT MAP(
            q => \TiltTime:TimerUDB:trig_disable\,
            clock_0 => Net_425,
            main_0 => Net_421,
            main_1 => \TiltTime:TimerUDB:control_4\,
            main_2 => \TiltTime:TimerUDB:timer_enable\,
            main_3 => \TiltTime:TimerUDB:run_mode\,
            main_4 => \TiltTime:TimerUDB:per_zero\,
            main_5 => Net_420,
            main_6 => \TiltTime:TimerUDB:trig_disable\,
            main_7 => \TiltTime:TimerUDB:trig_rise_detected\);

    \TiltTime:TimerUDB:trig_fall_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(!main_0 * main_1 * main_2 * main_4 * !main_3) + (main_1 * main_2 * !main_3 * main_5)")
        PORT MAP(
            q => \TiltTime:TimerUDB:trig_fall_detected\,
            clock_0 => Net_425,
            main_0 => Net_419,
            main_1 => \TiltTime:TimerUDB:control_7\,
            main_2 => \TiltTime:TimerUDB:control_4\,
            main_3 => Net_420,
            main_4 => \TiltTime:TimerUDB:capture_last\,
            main_5 => \TiltTime:TimerUDB:trig_fall_detected\);

    \TiltTime:TimerUDB:trig_reg\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2)")
        PORT MAP(
            q => \TiltTime:TimerUDB:trig_reg\,
            main_0 => \TiltTime:TimerUDB:control_4\,
            main_1 => \TiltTime:TimerUDB:timer_enable\,
            main_2 => \TiltTime:TimerUDB:trig_rise_detected\);

    \TiltTime:TimerUDB:trig_rise_detected\:macrocell
        GENERIC MAP(
            eqn_main => "(main_0 * main_1 * main_2 * !main_4 * !main_3) + (main_1 * main_2 * !main_3 * main_5)")
        PORT MAP(
            q => \TiltTime:TimerUDB:trig_rise_detected\,
            clock_0 => Net_425,
            main_0 => Net_419,
            main_1 => \TiltTime:TimerUDB:control_7\,
            main_2 => \TiltTime:TimerUDB:control_4\,
            main_3 => Net_420,
            main_4 => \TiltTime:TimerUDB:capture_last\,
            main_5 => \TiltTime:TimerUDB:trig_rise_detected\);

    \Tilt_Reset:Sync:ctrl_reg\:controlcell
        GENERIC MAP(
            cy_ctrl_mode_0 => "00000001",
            cy_ctrl_mode_1 => "00000001",
            cy_ext_reset => 1,
            cy_force_order => 1,
            cy_init_value => "00000000")
        PORT MAP(
            clock => Net_434,
            control_7 => \Tilt_Reset:control_7\,
            control_6 => \Tilt_Reset:control_6\,
            control_5 => \Tilt_Reset:control_5\,
            control_4 => \Tilt_Reset:control_4\,
            control_3 => \Tilt_Reset:control_3\,
            control_2 => \Tilt_Reset:control_2\,
            control_1 => \Tilt_Reset:control_1\,
            control_0 => Net_420,
            busclk => ClockBlock_BUS_CLK);

    __ONE__:macrocell
        GENERIC MAP(
            eqn_main => "1'b0")
        PORT MAP(
            q => __ONE__);

END __DEFAULT__;
