/*
 *      CONFIDENTIAL AND PROPRIETARY SOFTWARE/DATA OF ARTISAN COMPONENTS, INC.
 *      
 *      Copyright (c) 2002 Artisan Components, Inc.  All Rights Reserved.
 *      
 *      Use of this Software/Data is subject to the terms and conditions of
 *      the applicable license agreement between Artisan Components, Inc. and
 *      Taiwan Semiconductor Manufacturing Ltd..  In addition, this Software/Data
 *      is protected by copyright law and international treaties.
 *      
 *      The copyright notice(s) in this Software/Data does not indicate actual
 *      or intended publication of this Software/Data.
 *
 *      Synopsys model for 
 *
 *      Library Name:   rom_512x16_slow
 *      Instance Name:  rom_512x16
 *      Words:          512
 *      Word Width:     16
 *      Mux:            8
 *      Process:        slow
 *      Delays:		max
 *
 *      Creation Date:  2002-01-13 20:31:55Z
 *      Version:        2000Q3V0
 *
 *      Verified With: Synopsys Design Compiler
 *
 *      Modeling Assumptions: This library contains a black box description
 *          for a memory element.  At the library level, a
 *          default_max_transition constraint is set to the maximum
 *          characterized input slew.  Each output has a max_capacitance
 *          constraint set to the highest characterized output load.  These two
 *          constraints force Design Compiler to synthesize circuits that
 *          operate within the characterization space.  The user can tighten
 *          these constraints, if desired.  When writing SDF from Design
 *          Compiler, use the version 2.1 option.  This ensures the SDF will
 *          annotate to simulation models provided with this generator.
 *
 *      Modeling Limitations: This library does not include power information.
 *          Due to limitations of the .lib format, some data reduction was
 *          necessary.  When reducing data, minimum values were chosen for the
 *          fast case corner and maximum values were used for the typical and
 *          best case corners.  It is recommended that critical timing and
 *          setup and hold times be checked at all corners.
 *
 *      Known Bugs: None.
 *
 *      Known Work Arounds: N/A
 *
 */

library(rom_512x16_slow) {
	delay_model		: table_lookup;
	revision		: 1.1;	
	date			: "2002-01-13 20:31:55Z";
	comment			: "Confidential Information of Artisan Components, Inc.  Use subject to Artisan Components license. Copyright (c) 2002 Artisan Components, Inc.";
	time_unit		: "1ns";
	voltage_unit		: "1V";
	current_unit		: "1mA";
	leakage_power_unit	: "1mW";
	nom_process		: 1;
	nom_temperature		: 125.000;
	nom_voltage		: 1.620;
	capacitive_load_unit	 (1,pf);

	pulling_resistance_unit	        : "1kohm";

	/* additional header data */
        default_cell_leakage_power      : 0;
	default_fanout_load		: 1;
	default_inout_pin_cap		: 0.0035;
	default_input_pin_cap		: 0.0035;
	default_output_pin_cap		: 0.0;
	default_max_transition		: 4.000;

 	/* k-factors */
 	k_process_cell_fall             : 1;
 	k_process_cell_leakage_power    : 0;
 	k_process_cell_rise             : 1;
 	k_process_fall_transition       : 1;
 	k_process_hold_fall             : 1;
 	k_process_hold_rise             : 1;
 	k_process_internal_power        : 0;
 	k_process_min_pulse_width_high  : 1;
 	k_process_min_pulse_width_low   : 1;
 	k_process_pin_cap               : 0;
 	k_process_recovery_fall         : 1;
 	k_process_recovery_rise         : 1;
 	k_process_rise_transition       : 1;
 	k_process_setup_fall            : 1;
 	k_process_setup_rise            : 1;
 	k_process_wire_cap              : 0;
 	k_process_wire_res              : 0;
	k_temp_cell_fall		: 0.00114;
	k_temp_cell_rise		: 0.00114;
	k_temp_hold_fall                : 0.00114;
	k_temp_hold_rise                : 0.00114;
	k_temp_min_pulse_width_high     : 0.00114;
	k_temp_min_pulse_width_low      : 0.00114;
	k_temp_min_period               : 0.00114;
	k_temp_rise_propagation         : 0.00114;
	k_temp_fall_propagation         : 0.00114;
	k_temp_rise_transition          : 0.0;
	k_temp_fall_transition          : 0.0;
	k_temp_recovery_fall            : 0.00114;
	k_temp_recovery_rise            : 0.00114;
	k_temp_setup_fall               : 0.00114;
	k_temp_setup_rise               : 0.00114;
	k_volt_cell_fall                : -0.77827;
	k_volt_cell_rise                : -0.77827;
	k_volt_hold_fall                : -0.77827;
	k_volt_hold_rise                : -0.77827;
	k_volt_min_pulse_width_high     : -0.77827;
	k_volt_min_pulse_width_low      : -0.77827;
	k_volt_min_period               : -0.77827;
	k_volt_rise_propagation         : -0.77827;
	k_volt_fall_propagation         : -0.77827;
	k_volt_rise_transition	        : 0.0;
	k_volt_fall_transition	        : 0.0;
	k_volt_recovery_fall            : -0.77827;
	k_volt_recovery_rise            : -0.77827;
	k_volt_setup_fall               : -0.77827;
	k_volt_setup_rise               : -0.77827;
	operating_conditions(slow) {
		process	 : 1;
		temperature	 : 125.000;
		voltage	 : 1.620;
		tree_type	 : balanced_tree;
	}
        default_operating_conditions : slow;
	wire_load("sample") {
		resistance	 : 1.6e-05;
		capacitance	 : 0.0002;
		area	 : 1.7;
  		slope	 : 500;
		fanout_length	 (1,500);
	}
	output_voltage(GENERAL) {
		vol	 : 0.4;
		voh	 : VDD - 0.4;
		vomin	 : -0.5;
		vomax	 : VDD + 0.5;
	}
	input_voltage(CMOS) {
		vil	 : 0.3 * VDD;
		vih	 : 0.7 * VDD;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
	input_voltage(TTL) {
		vil	 : 0.8;
		vih	 : 2;
		vimin	 : -0.5;
		vimax	 : VDD + 0.5;
	}
        lu_table_template(rom_512x16_delay_template) {
           variable_1 : input_net_transition;
           variable_2 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004");
               index_2 ("1000, 1001, 1002, 1003, 1004");
        }
	lu_table_template(rom_512x16_constraint_template) {
           variable_1 : related_pin_transition;
           variable_2 : constrained_pin_transition;
               index_1 ("1000, 1001, 1002, 1003, 1004");
               index_2 ("1000, 1001, 1002, 1003, 1004");
        }
	lu_table_template(rom_512x16_load_template) {
           variable_1 : total_output_net_capacitance;
               index_1 ("1000, 1001, 1002, 1003, 1004");
        }
        power_lut_template(rom_512x16_passive_energy_template_1x2) {
           variable_1 : input_transition_time;
               index_1 ("1000, 1001");
        }
	library_features(report_delay_calculation);
	type (rom_512x16_DATA) {
		base_type : array ;
		data_type : bit ;
		bit_width : 16;
		bit_from : 15;
		bit_to : 0 ;
		downto : true ;
	}
	type (rom_512x16_ADDRESS) {
		base_type : array ;
		data_type : bit ;
		bit_width : 9;
		bit_from : 8;
		bit_to : 0 ;
		downto : true ;
	}

cell(rom_512x16) {
	area		 : 47521.453;
	dont_use	 : TRUE;
	dont_touch	 : TRUE;
        interface_timing : TRUE;
	bus(Q)	 {
		bus_type : rom_512x16_DATA;
		direction : output;
		capacitance : 0.000;
		max_capacitance : 0.550;
                timing() {
                        related_pin :   "CLK" ;
                        timing_type : rising_edge;
                        timing_sense : non_unate;
                        cell_rise(rom_512x16_delay_template) {
                   index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
                   index_2 ("0.000, 0.069, 0.138, 0.275, 0.550");
                   values ( \
                     "1.958, 2.058, 2.157, 2.357, 2.756", \
                     "2.023, 2.123, 2.223, 2.422, 2.821", \
                     "2.153, 2.253, 2.353, 2.552, 2.951", \
                     "2.414, 2.514, 2.613, 2.813, 3.212", \
                     "2.577, 2.676, 2.776, 2.976, 3.375" \
                   )
                        }
                        rise_transition(rom_512x16_load_template) {
                   index_1 ("0.000, 0.069, 0.138, 0.275, 0.550");
                   values ("0.110, 0.325, 0.540, 0.969, 1.828")
                        }
                        cell_fall(rom_512x16_delay_template) {
                   index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
                   index_2 ("0.000, 0.069, 0.138, 0.275, 0.550");
                   values ( \
                     "1.880, 1.965, 2.049, 2.218, 2.556", \
                     "1.945, 2.030, 2.114, 2.283, 2.622", \
                     "2.076, 2.160, 2.245, 2.414, 2.752", \
                     "2.336, 2.421, 2.505, 2.674, 3.012", \
                     "2.499, 2.583, 2.668, 2.837, 3.175" \
                   )
                        }
                        fall_transition(rom_512x16_load_template) {
                   index_1 ("0.000, 0.069, 0.138, 0.275, 0.550");
                   values ("0.090, 0.257, 0.423, 0.757, 1.423")
                }       }

        }
	pin(CLK) {
		direction : input;
		capacitance : 0.210
		clock	    : true;
		min_pulse_width_low	: 0.302;
		min_pulse_width_high	: 0.183;
		min_period		: 1.805;
		max_transition		: 4.000;
        	internal_power(){
	    		when : "CEN";
			power(rom_512x16_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
	    			values ("0.000, 0.000")
			}	
		}
        	internal_power(){
			when : "!CEN";
			power(rom_512x16_passive_energy_template_1x2) {
				index_1 ("0.0 1.0");
	    			values ("157.313, 157.313")
			}	
		}
	}

	pin(CEN) {
		direction : input;
		capacitance : 0.014;
		timing() {
			related_pin	: "CLK" ;
			timing_type	: setup_rising ;
			rise_constraint(rom_512x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.554, 0.564, 0.585, 0.716, 0.800", \
			  "0.489, 0.499, 0.520, 0.651, 0.734", \
			  "0.359, 0.369, 0.390, 0.521, 0.604", \
			  "0.098, 0.108, 0.129, 0.260, 0.344", \
			  "0.000, 0.000, 0.000, 0.098, 0.181" \
			)
			}
			fall_constraint(rom_512x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.554, 0.564, 0.585, 0.716, 0.800", \
			  "0.489, 0.499, 0.520, 0.651, 0.734", \
			  "0.359, 0.369, 0.390, 0.521, 0.604", \
			  "0.098, 0.108, 0.129, 0.260, 0.344", \
			  "0.000, 0.000, 0.000, 0.098, 0.181" \
			)
		}	}
		timing() {
			related_pin	: "CLK" ;
			timing_type	: hold_rising ;
			rise_constraint(rom_512x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000" \
			)
				
			}
			fall_constraint(rom_512x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.000, 0.000, 0.000, 0.000, 0.000" \
			)
	}	}	}


	bus(A)  {
		bus_type : rom_512x16_ADDRESS;
		direction : input;
		capacitance : 0.049;
		timing() {
			related_pin	: "CLK"
			timing_type	: setup_rising ;
			rise_constraint(rom_512x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.514, 0.525, 0.546, 0.589, 0.616", \
			  "0.449, 0.460, 0.481, 0.524, 0.551", \
			  "0.319, 0.329, 0.351, 0.394, 0.421", \
			  "0.058, 0.069, 0.090, 0.133, 0.160", \
			  "0.000, 0.000, 0.000, 0.000, 0.000" \
			)
			}
			fall_constraint(rom_512x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.514, 0.525, 0.546, 0.589, 0.616", \
			  "0.449, 0.460, 0.481, 0.524, 0.551", \
			  "0.319, 0.329, 0.351, 0.394, 0.421", \
			  "0.058, 0.069, 0.090, 0.133, 0.160", \
			  "0.000, 0.000, 0.000, 0.000, 0.000" \
			)
		}	}
		timing() {
			related_pin	: "CLK"
			timing_type	: hold_rising ;
			rise_constraint(rom_512x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.005, 0.000, 0.000, 0.000, 0.000", \
			  "0.136, 0.108, 0.067, 0.024, 0.000", \
			  "0.396, 0.369, 0.328, 0.285, 0.258", \
			  "0.559, 0.532, 0.491, 0.448, 0.421" \
			)
			}
			fall_constraint(rom_512x16_constraint_template) {
			index_1 ("0.200, 0.600, 1.400, 3.000, 4.000");
			index_2 ("0.200, 0.600, 1.400, 3.000, 4.000");
			values ( \
			  "0.000, 0.000, 0.000, 0.000, 0.000", \
			  "0.005, 0.000, 0.000, 0.000, 0.000", \
			  "0.136, 0.108, 0.067, 0.024, 0.000", \
			  "0.396, 0.369, 0.328, 0.285, 0.258", \
			  "0.559, 0.532, 0.491, 0.448, 0.421" \
			)
	}	}
	}
	cell_leakage_power : 0.000;
  }
}

