// ==================================================
// RTL generated by RapidStream
//
// Copyright 2024 RapidStream Design Automation, Inc.
// All Rights Reserved.
// ==================================================
`timescale 1 ns / 1 ps
/**   Generated by RapidStream   **/
module __rs_pt___rs_pt_bank_1_t0__m_axi_2_bank_1_t0__m_axi_inst_0 #(
    parameter BufferSize         = 32,
    parameter BufferSizeLog      = 5,
    parameter AddrWidth          = 64,
    parameter AxiSideAddrWidth   = 64,
    parameter DataWidth          = 512,
    parameter DataWidthBytesLog  = 6,
    parameter WaitTimeWidth      = 4,
    parameter BurstLenWidth      = 8,
    parameter EnableReadChannel  = 1,
    parameter EnableWriteChannel = 1,
    parameter MaxWaitTime        = 3,
    parameter MaxBurstLen        = 15
) (
    input wire  [(AxiSideAddrWidth - 1):0] __rs_pt_m_axi_AWADDR,
    input wire  [                     1:0] __rs_pt_m_axi_AWBURST,
    input wire  [                     3:0] __rs_pt_m_axi_AWCACHE,
    input wire  [                     0:0] __rs_pt_m_axi_AWID,
    input wire  [                     7:0] __rs_pt_m_axi_AWLEN,
    input wire  [                     0:0] __rs_pt_m_axi_AWLOCK,
    input wire  [                     2:0] __rs_pt_m_axi_AWPROT,
    input wire  [                     3:0] __rs_pt_m_axi_AWQOS,
    output wire                            __rs_pt_m_axi_AWREADY,
    input wire  [                     2:0] __rs_pt_m_axi_AWSIZE,
    input wire                             __rs_pt_m_axi_AWVALID,
    input wire                             clk,
    output wire [(AxiSideAddrWidth - 1):0] m_axi_AWADDR,
    output wire [                     1:0] m_axi_AWBURST,
    output wire [                     3:0] m_axi_AWCACHE,
    output wire [                     0:0] m_axi_AWID,
    output wire [                     7:0] m_axi_AWLEN,
    output wire [                     0:0] m_axi_AWLOCK,
    output wire [                     2:0] m_axi_AWPROT,
    output wire [                     3:0] m_axi_AWQOS,
    input wire                             m_axi_AWREADY,
    output wire [                     2:0] m_axi_AWSIZE,
    output wire                            m_axi_AWVALID,
    input wire                             rst
);




__rs_pass_through #(
    .WIDTH (( ( AxiSideAddrWidth - 1 ) - ( 0 ) + 1 ))
) __rs_pt___rs_pt_bank_1_t0__m_axi_2_m_axi_AWADDR_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_AWADDR),
    .dout (m_axi_AWADDR)
);


__rs_pass_through #(
    .WIDTH (2)
) __rs_pt___rs_pt_bank_1_t0__m_axi_2_m_axi_AWBURST_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_AWBURST),
    .dout (m_axi_AWBURST)
);


__rs_pass_through #(
    .WIDTH (4)
) __rs_pt___rs_pt_bank_1_t0__m_axi_2_m_axi_AWCACHE_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_AWCACHE),
    .dout (m_axi_AWCACHE)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt___rs_pt_bank_1_t0__m_axi_2_m_axi_AWID_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_AWID),
    .dout (m_axi_AWID)
);


__rs_pass_through #(
    .WIDTH (8)
) __rs_pt___rs_pt_bank_1_t0__m_axi_2_m_axi_AWLEN_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_AWLEN),
    .dout (m_axi_AWLEN)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt___rs_pt_bank_1_t0__m_axi_2_m_axi_AWLOCK_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_AWLOCK),
    .dout (m_axi_AWLOCK)
);


__rs_pass_through #(
    .WIDTH (3)
) __rs_pt___rs_pt_bank_1_t0__m_axi_2_m_axi_AWPROT_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_AWPROT),
    .dout (m_axi_AWPROT)
);


__rs_pass_through #(
    .WIDTH (4)
) __rs_pt___rs_pt_bank_1_t0__m_axi_2_m_axi_AWQOS_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_AWQOS),
    .dout (m_axi_AWQOS)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt___rs_pt_bank_1_t0__m_axi_2_m_axi_AWREADY_inst /**   Generated by RapidStream   **/ (
    .din  (m_axi_AWREADY),
    .dout (__rs_pt_m_axi_AWREADY)
);


__rs_pass_through #(
    .WIDTH (3)
) __rs_pt___rs_pt_bank_1_t0__m_axi_2_m_axi_AWSIZE_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_AWSIZE),
    .dout (m_axi_AWSIZE)
);


__rs_pass_through #(
    .WIDTH (1)
) __rs_pt___rs_pt_bank_1_t0__m_axi_2_m_axi_AWVALID_inst /**   Generated by RapidStream   **/ (
    .din  (__rs_pt_m_axi_AWVALID),
    .dout (m_axi_AWVALID)
);

endmodule  // __rs_pt___rs_pt_bank_1_t0__m_axi_2_bank_1_t0__m_axi_inst_0