Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Thu Mar  5 11:57:51 2020
| Host         : DESKTOP-DS21IC9 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file DisplayDemo_timing_summary_routed.rpt -pb DisplayDemo_timing_summary_routed.pb -rpx DisplayDemo_timing_summary_routed.rpx -warn_on_violation
| Design       : DisplayDemo
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 17 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     -2.503       -2.503                      1                  125        0.243        0.000                      0                  125        4.500        0.000                       0                    65  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin        -2.503       -2.503                      1                  125        0.243        0.000                      0                  125        4.500        0.000                       0                    65  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            1  Failing Endpoint ,  Worst Slack       -2.503ns,  Total Violation       -2.503ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.243ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -2.503ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/pulseDisplay_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        12.473ns  (logic 6.723ns (53.901%)  route 5.750ns (46.100%))
  Logic Levels:           19  (CARRY4=12 LUT2=2 LUT3=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.319ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.716     5.319    pulse_generator/CLK
    SLICE_X79Y86         FDRE                                         r  pulse_generator/s_counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X79Y86         FDRE (Prop_fdre_C_Q)         0.456     5.775 f  pulse_generator/s_counter_reg[10]/Q
                         net (fo=26, routed)          0.879     6.654    pulse_generator/s_counter_reg[10]
    SLICE_X85Y86         LUT3 (Prop_lut3_I0_O)        0.124     6.778 r  pulse_generator/pulseDisplay1__0_carry__2_i_3/O
                         net (fo=1, routed)           0.619     7.397    pulse_generator/pulseDisplay1__0_carry__2_i_3_n_0
    SLICE_X83Y87         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     7.904 r  pulse_generator/pulseDisplay1__0_carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.904    pulse_generator/pulseDisplay1__0_carry__2_n_0
    SLICE_X83Y88         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.018 r  pulse_generator/pulseDisplay1__0_carry__3/CO[3]
                         net (fo=1, routed)           0.000     8.018    pulse_generator/pulseDisplay1__0_carry__3_n_0
    SLICE_X83Y89         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     8.132 r  pulse_generator/pulseDisplay1__0_carry__4/CO[3]
                         net (fo=1, routed)           0.000     8.132    pulse_generator/pulseDisplay1__0_carry__4_n_0
    SLICE_X83Y90         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.371 r  pulse_generator/pulseDisplay1__0_carry__5/O[2]
                         net (fo=3, routed)           0.430     8.800    pulse_generator/pulseDisplay1__0_carry__5_n_5
    SLICE_X85Y89         LUT3 (Prop_lut3_I2_O)        0.302     9.102 r  pulse_generator/pulseDisplay1__201_carry__4_i_1/O
                         net (fo=1, routed)           0.659     9.761    pulse_generator/pulseDisplay1__201_carry__4_i_1_n_0
    SLICE_X84Y90         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396    10.157 r  pulse_generator/pulseDisplay1__201_carry__4/CO[3]
                         net (fo=1, routed)           0.000    10.157    pulse_generator/pulseDisplay1__201_carry__4_n_0
    SLICE_X84Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315    10.472 r  pulse_generator/pulseDisplay1__201_carry__5/O[3]
                         net (fo=9, routed)           1.012    11.484    pulse_generator/pulseDisplay1__201_carry__5_n_4
    SLICE_X83Y94         LUT5 (Prop_lut5_I3_O)        0.307    11.791 r  pulse_generator/pulseDisplay1__300_carry__0_i_2/O
                         net (fo=1, routed)           0.000    11.791    pulse_generator/pulseDisplay1__300_carry__0_i_2_n_0
    SLICE_X83Y94         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    12.192 r  pulse_generator/pulseDisplay1__300_carry__0/CO[3]
                         net (fo=1, routed)           0.000    12.192    pulse_generator/pulseDisplay1__300_carry__0_n_0
    SLICE_X83Y95         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    12.526 r  pulse_generator/pulseDisplay1__300_carry__1/O[1]
                         net (fo=2, routed)           0.512    13.038    pulse_generator/pulseDisplay1__300_carry__1_n_6
    SLICE_X86Y95         LUT2 (Prop_lut2_I0_O)        0.303    13.341 r  pulse_generator/pulseDisplay1__347_carry_i_3/O
                         net (fo=1, routed)           0.000    13.341    pulse_generator/pulseDisplay1__347_carry_i_3_n_0
    SLICE_X86Y95         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    13.921 r  pulse_generator/pulseDisplay1__347_carry/O[2]
                         net (fo=1, routed)           0.457    14.378    pulse_generator/pulseDisplay1__347_carry_n_5
    SLICE_X85Y93         LUT2 (Prop_lut2_I1_O)        0.302    14.680 r  pulse_generator/pulseDisplay1__359_carry__2_i_1/O
                         net (fo=1, routed)           0.000    14.680    pulse_generator/pulseDisplay1__359_carry__2_i_1_n_0
    SLICE_X85Y93         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    15.081 r  pulse_generator/pulseDisplay1__359_carry__2/CO[3]
                         net (fo=1, routed)           0.000    15.081    pulse_generator/pulseDisplay1__359_carry__2_n_0
    SLICE_X85Y94         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    15.303 r  pulse_generator/pulseDisplay1__359_carry__3/O[0]
                         net (fo=2, routed)           0.340    15.643    pulse_generator/pulseDisplay1__359_carry__3_n_7
    SLICE_X86Y93         CARRY4 (Prop_carry4_S[1]_CO[2])
                                                      0.869    16.512 r  pulse_generator/pulseDisplay1__408_carry__2/CO[2]
                         net (fo=3, routed)           0.445    16.957    pulse_generator/pulseDisplay1__408_carry__2_n_1
    SLICE_X89Y92         LUT6 (Prop_lut6_I5_O)        0.313    17.270 f  pulse_generator/pulseDisplay_i_4_comp_1/O
                         net (fo=1, routed)           0.398    17.668    pulse_generator/pulseDisplay_i_4_n_0
    SLICE_X87Y92         LUT6 (Prop_lut6_I3_O)        0.124    17.792 r  pulse_generator/pulseDisplay_i_1_comp/O
                         net (fo=1, routed)           0.000    17.792    pulse_generator/pulseDisplay_0
    SLICE_X87Y92         FDRE                                         r  pulse_generator/pulseDisplay_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.611    15.034    pulse_generator/CLK
    SLICE_X87Y92         FDRE                                         r  pulse_generator/pulseDisplay_reg/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X87Y92         FDRE (Setup_fdre_C_D)        0.031    15.288    pulse_generator/pulseDisplay_reg
  -------------------------------------------------------------------
                         required time                         15.288    
                         arrival time                         -17.792    
  -------------------------------------------------------------------
                         slack                                 -2.503    

Slack (MET) :             3.840ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/pulseDisplay_reg/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.666ns  (logic 0.828ns (14.613%)  route 4.838ns (85.387%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.034ns = ( 15.034 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.719     5.322    pulse_generator/CLK
    SLICE_X81Y86         FDRE                                         r  pulse_generator/s_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.456     5.778 r  pulse_generator/s_counter_reg[9]/Q
                         net (fo=15, routed)          1.560     7.337    pulse_generator/s_counter_reg[9]
    SLICE_X80Y92         LUT5 (Prop_lut5_I0_O)        0.124     7.461 r  pulse_generator/blink1Hz_i_18/O
                         net (fo=1, routed)           0.648     8.109    pulse_generator/blink1Hz_i_18_n_0
    SLICE_X79Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.233 r  pulse_generator/blink1Hz_i_5/O
                         net (fo=1, routed)           0.464     8.698    pulse_generator/blink1Hz_i_5_n_0
    SLICE_X78Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.822 r  pulse_generator/blink1Hz_i_1/O
                         net (fo=53, routed)          2.166    10.988    pulse_generator/clear
    SLICE_X87Y92         FDRE                                         r  pulse_generator/pulseDisplay_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.611    15.034    pulse_generator/CLK
    SLICE_X87Y92         FDRE                                         r  pulse_generator/pulseDisplay_reg/C
                         clock pessimism              0.259    15.293    
                         clock uncertainty           -0.035    15.257    
    SLICE_X87Y92         FDRE (Setup_fdre_C_R)       -0.429    14.828    pulse_generator/pulseDisplay_reg
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -10.988    
  -------------------------------------------------------------------
                         slack                                  3.840    

Slack (MET) :             3.884ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[16]_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.619ns  (logic 0.828ns (14.735%)  route 4.791ns (85.265%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.031ns = ( 15.031 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.719     5.322    pulse_generator/CLK
    SLICE_X81Y86         FDRE                                         r  pulse_generator/s_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.456     5.778 r  pulse_generator/s_counter_reg[9]/Q
                         net (fo=15, routed)          1.560     7.337    pulse_generator/s_counter_reg[9]
    SLICE_X80Y92         LUT5 (Prop_lut5_I0_O)        0.124     7.461 r  pulse_generator/blink1Hz_i_18/O
                         net (fo=1, routed)           0.648     8.109    pulse_generator/blink1Hz_i_18_n_0
    SLICE_X79Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.233 r  pulse_generator/blink1Hz_i_5/O
                         net (fo=1, routed)           0.464     8.698    pulse_generator/blink1Hz_i_5_n_0
    SLICE_X78Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.822 r  pulse_generator/blink1Hz_i_1/O
                         net (fo=53, routed)          2.119    10.941    pulse_generator/clear
    SLICE_X85Y89         FDRE                                         r  pulse_generator/s_counter_reg[16]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.608    15.031    pulse_generator/CLK
    SLICE_X85Y89         FDRE                                         r  pulse_generator/s_counter_reg[16]_replica/C
                         clock pessimism              0.259    15.290    
                         clock uncertainty           -0.035    15.254    
    SLICE_X85Y89         FDRE (Setup_fdre_C_R)       -0.429    14.825    pulse_generator/s_counter_reg[16]_replica
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -10.941    
  -------------------------------------------------------------------
                         slack                                  3.884    

Slack (MET) :             3.912ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.593ns  (logic 0.828ns (14.805%)  route 4.765ns (85.195%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.032ns = ( 15.032 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.719     5.322    pulse_generator/CLK
    SLICE_X81Y86         FDRE                                         r  pulse_generator/s_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.456     5.778 r  pulse_generator/s_counter_reg[9]/Q
                         net (fo=15, routed)          1.560     7.337    pulse_generator/s_counter_reg[9]
    SLICE_X80Y92         LUT5 (Prop_lut5_I0_O)        0.124     7.461 r  pulse_generator/blink1Hz_i_18/O
                         net (fo=1, routed)           0.648     8.109    pulse_generator/blink1Hz_i_18_n_0
    SLICE_X79Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.233 r  pulse_generator/blink1Hz_i_5/O
                         net (fo=1, routed)           0.464     8.698    pulse_generator/blink1Hz_i_5_n_0
    SLICE_X78Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.822 r  pulse_generator/blink1Hz_i_1/O
                         net (fo=53, routed)          2.093    10.915    pulse_generator/clear
    SLICE_X85Y92         FDRE                                         r  pulse_generator/s_counter_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.609    15.032    pulse_generator/CLK
    SLICE_X85Y92         FDRE                                         r  pulse_generator/s_counter_reg[16]/C
                         clock pessimism              0.259    15.291    
                         clock uncertainty           -0.035    15.255    
    SLICE_X85Y92         FDRE (Setup_fdre_C_R)       -0.429    14.826    pulse_generator/s_counter_reg[16]
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -10.915    
  -------------------------------------------------------------------
                         slack                                  3.912    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 0.828ns (15.560%)  route 4.493ns (84.440%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.719     5.322    pulse_generator/CLK
    SLICE_X81Y86         FDRE                                         r  pulse_generator/s_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.456     5.778 r  pulse_generator/s_counter_reg[9]/Q
                         net (fo=15, routed)          1.560     7.337    pulse_generator/s_counter_reg[9]
    SLICE_X80Y92         LUT5 (Prop_lut5_I0_O)        0.124     7.461 r  pulse_generator/blink1Hz_i_18/O
                         net (fo=1, routed)           0.648     8.109    pulse_generator/blink1Hz_i_18_n_0
    SLICE_X79Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.233 r  pulse_generator/blink1Hz_i_5/O
                         net (fo=1, routed)           0.464     8.698    pulse_generator/blink1Hz_i_5_n_0
    SLICE_X78Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.822 r  pulse_generator/blink1Hz_i_1/O
                         net (fo=53, routed)          1.821    10.643    pulse_generator/clear
    SLICE_X82Y86         FDRE                                         r  pulse_generator/s_counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.605    15.028    pulse_generator/CLK
    SLICE_X82Y86         FDRE                                         r  pulse_generator/s_counter_reg[0]/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X82Y86         FDRE (Setup_fdre_C_R)       -0.429    14.822    pulse_generator/s_counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                  4.179    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[0]_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 0.828ns (15.560%)  route 4.493ns (84.440%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.719     5.322    pulse_generator/CLK
    SLICE_X81Y86         FDRE                                         r  pulse_generator/s_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.456     5.778 r  pulse_generator/s_counter_reg[9]/Q
                         net (fo=15, routed)          1.560     7.337    pulse_generator/s_counter_reg[9]
    SLICE_X80Y92         LUT5 (Prop_lut5_I0_O)        0.124     7.461 r  pulse_generator/blink1Hz_i_18/O
                         net (fo=1, routed)           0.648     8.109    pulse_generator/blink1Hz_i_18_n_0
    SLICE_X79Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.233 r  pulse_generator/blink1Hz_i_5/O
                         net (fo=1, routed)           0.464     8.698    pulse_generator/blink1Hz_i_5_n_0
    SLICE_X78Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.822 r  pulse_generator/blink1Hz_i_1/O
                         net (fo=53, routed)          1.821    10.643    pulse_generator/clear
    SLICE_X82Y86         FDRE                                         r  pulse_generator/s_counter_reg[0]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.605    15.028    pulse_generator/CLK
    SLICE_X82Y86         FDRE                                         r  pulse_generator/s_counter_reg[0]_replica/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X82Y86         FDRE (Setup_fdre_C_R)       -0.429    14.822    pulse_generator/s_counter_reg[0]_replica
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                  4.179    

Slack (MET) :             4.179ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[9]_replica/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.321ns  (logic 0.828ns (15.560%)  route 4.493ns (84.440%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.719     5.322    pulse_generator/CLK
    SLICE_X81Y86         FDRE                                         r  pulse_generator/s_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.456     5.778 r  pulse_generator/s_counter_reg[9]/Q
                         net (fo=15, routed)          1.560     7.337    pulse_generator/s_counter_reg[9]
    SLICE_X80Y92         LUT5 (Prop_lut5_I0_O)        0.124     7.461 r  pulse_generator/blink1Hz_i_18/O
                         net (fo=1, routed)           0.648     8.109    pulse_generator/blink1Hz_i_18_n_0
    SLICE_X79Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.233 r  pulse_generator/blink1Hz_i_5/O
                         net (fo=1, routed)           0.464     8.698    pulse_generator/blink1Hz_i_5_n_0
    SLICE_X78Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.822 r  pulse_generator/blink1Hz_i_1/O
                         net (fo=53, routed)          1.821    10.643    pulse_generator/clear
    SLICE_X82Y86         FDRE                                         r  pulse_generator/s_counter_reg[9]_replica/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.605    15.028    pulse_generator/CLK
    SLICE_X82Y86         FDRE                                         r  pulse_generator/s_counter_reg[9]_replica/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X82Y86         FDRE (Setup_fdre_C_R)       -0.429    14.822    pulse_generator/s_counter_reg[9]_replica
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -10.643    
  -------------------------------------------------------------------
                         slack                                  4.179    

Slack (MET) :             4.252ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.254ns  (logic 0.828ns (15.760%)  route 4.426ns (84.240%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.033ns = ( 15.033 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.719     5.322    pulse_generator/CLK
    SLICE_X81Y86         FDRE                                         r  pulse_generator/s_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.456     5.778 r  pulse_generator/s_counter_reg[9]/Q
                         net (fo=15, routed)          1.560     7.337    pulse_generator/s_counter_reg[9]
    SLICE_X80Y92         LUT5 (Prop_lut5_I0_O)        0.124     7.461 r  pulse_generator/blink1Hz_i_18/O
                         net (fo=1, routed)           0.648     8.109    pulse_generator/blink1Hz_i_18_n_0
    SLICE_X79Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.233 r  pulse_generator/blink1Hz_i_5/O
                         net (fo=1, routed)           0.464     8.698    pulse_generator/blink1Hz_i_5_n_0
    SLICE_X78Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.822 r  pulse_generator/blink1Hz_i_1/O
                         net (fo=53, routed)          1.754    10.576    pulse_generator/clear
    SLICE_X89Y89         FDRE                                         r  pulse_generator/s_counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.610    15.033    pulse_generator/CLK
    SLICE_X89Y89         FDRE                                         r  pulse_generator/s_counter_reg[17]/C
                         clock pessimism              0.259    15.292    
                         clock uncertainty           -0.035    15.256    
    SLICE_X89Y89         FDRE (Setup_fdre_C_R)       -0.429    14.827    pulse_generator/s_counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.827    
                         arrival time                         -10.576    
  -------------------------------------------------------------------
                         slack                                  4.252    

Slack (MET) :             4.315ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[7]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.186ns  (logic 0.828ns (15.967%)  route 4.358ns (84.033%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.719     5.322    pulse_generator/CLK
    SLICE_X81Y86         FDRE                                         r  pulse_generator/s_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.456     5.778 r  pulse_generator/s_counter_reg[9]/Q
                         net (fo=15, routed)          1.560     7.337    pulse_generator/s_counter_reg[9]
    SLICE_X80Y92         LUT5 (Prop_lut5_I0_O)        0.124     7.461 r  pulse_generator/blink1Hz_i_18/O
                         net (fo=1, routed)           0.648     8.109    pulse_generator/blink1Hz_i_18_n_0
    SLICE_X79Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.233 r  pulse_generator/blink1Hz_i_5/O
                         net (fo=1, routed)           0.464     8.698    pulse_generator/blink1Hz_i_5_n_0
    SLICE_X78Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.822 r  pulse_generator/blink1Hz_i_1/O
                         net (fo=53, routed)          1.686    10.507    pulse_generator/clear
    SLICE_X85Y86         FDRE                                         r  pulse_generator/s_counter_reg[7]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.605    15.028    pulse_generator/CLK
    SLICE_X85Y86         FDRE                                         r  pulse_generator/s_counter_reg[7]_replica_1/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X85Y86         FDRE (Setup_fdre_C_R)       -0.429    14.822    pulse_generator/s_counter_reg[7]_replica_1
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -10.507    
  -------------------------------------------------------------------
                         slack                                  4.315    

Slack (MET) :             4.318ns  (required time - arrival time)
  Source:                 pulse_generator/s_counter_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[2]_replica_1/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.183ns  (logic 0.828ns (15.976%)  route 4.355ns (84.024%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns = ( 15.028 - 10.000 ) 
    Source Clock Delay      (SCD):    5.322ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.719     5.322    pulse_generator/CLK
    SLICE_X81Y86         FDRE                                         r  pulse_generator/s_counter_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y86         FDRE (Prop_fdre_C_Q)         0.456     5.778 r  pulse_generator/s_counter_reg[9]/Q
                         net (fo=15, routed)          1.560     7.337    pulse_generator/s_counter_reg[9]
    SLICE_X80Y92         LUT5 (Prop_lut5_I0_O)        0.124     7.461 r  pulse_generator/blink1Hz_i_18/O
                         net (fo=1, routed)           0.648     8.109    pulse_generator/blink1Hz_i_18_n_0
    SLICE_X79Y92         LUT6 (Prop_lut6_I1_O)        0.124     8.233 r  pulse_generator/blink1Hz_i_5/O
                         net (fo=1, routed)           0.464     8.698    pulse_generator/blink1Hz_i_5_n_0
    SLICE_X78Y92         LUT6 (Prop_lut6_I2_O)        0.124     8.822 r  pulse_generator/blink1Hz_i_1/O
                         net (fo=53, routed)          1.683    10.504    pulse_generator/clear
    SLICE_X82Y85         FDRE                                         r  pulse_generator/s_counter_reg[2]_replica_1/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          1.605    15.028    pulse_generator/CLK
    SLICE_X82Y85         FDRE                                         r  pulse_generator/s_counter_reg[2]_replica_1/C
                         clock pessimism              0.259    15.287    
                         clock uncertainty           -0.035    15.251    
    SLICE_X82Y85         FDRE (Setup_fdre_C_R)       -0.429    14.822    pulse_generator/s_counter_reg[2]_replica_1
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -10.504    
  -------------------------------------------------------------------
                         slack                                  4.318    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 reset_module/s_shiftReg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_module/s_shiftReg_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.313ns  (logic 0.141ns (45.034%)  route 0.172ns (54.966%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.605     1.524    reset_module/CLK
    SLICE_X86Y88         FDCE                                         r  reset_module/s_shiftReg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  reset_module/s_shiftReg_reg[1]/Q
                         net (fo=1, routed)           0.172     1.837    reset_module/s_shiftReg[1]
    SLICE_X86Y88         FDCE                                         r  reset_module/s_shiftReg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.877     2.042    reset_module/CLK
    SLICE_X86Y88         FDCE                                         r  reset_module/s_shiftReg_reg[2]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X86Y88         FDCE (Hold_fdce_C_D)         0.070     1.594    reset_module/s_shiftReg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.594    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 reset_module/s_shiftReg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_module/s_shiftReg_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.315ns  (logic 0.141ns (44.783%)  route 0.174ns (55.217%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.605     1.524    reset_module/CLK
    SLICE_X86Y88         FDCE                                         r  reset_module/s_shiftReg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  reset_module/s_shiftReg_reg[0]/Q
                         net (fo=1, routed)           0.174     1.839    reset_module/s_shiftReg[0]
    SLICE_X86Y88         FDCE                                         r  reset_module/s_shiftReg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.877     2.042    reset_module/CLK
    SLICE_X86Y88         FDCE                                         r  reset_module/s_shiftReg_reg[1]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X86Y88         FDCE (Hold_fdce_C_D)         0.066     1.590    reset_module/s_shiftReg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.590    
                         arrival time                           1.839    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 reset_module/s_shiftReg_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            reset_module/s_shiftReg_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.141ns (43.623%)  route 0.182ns (56.377%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.605     1.524    reset_module/CLK
    SLICE_X86Y88         FDCE                                         r  reset_module/s_shiftReg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y88         FDCE (Prop_fdce_C_Q)         0.141     1.665 r  reset_module/s_shiftReg_reg[2]/Q
                         net (fo=1, routed)           0.182     1.848    reset_module/s_shiftReg[2]
    SLICE_X86Y88         FDCE                                         r  reset_module/s_shiftReg_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.877     2.042    reset_module/CLK
    SLICE_X86Y88         FDCE                                         r  reset_module/s_shiftReg_reg[3]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X86Y88         FDCE (Hold_fdce_C_D)         0.072     1.596    reset_module/s_shiftReg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.596    
                         arrival time                           1.848    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.306ns  (arrival time - required time)
  Source:                 display_driver/s_counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/s_counter_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.437ns  (logic 0.250ns (57.240%)  route 0.187ns (42.760%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.607     1.526    display_driver/CLK
    SLICE_X88Y94         FDRE                                         r  display_driver/s_counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y94         FDRE (Prop_fdre_C_Q)         0.148     1.674 r  display_driver/s_counter_reg[2]/Q
                         net (fo=10, routed)          0.187     1.861    display_driver/s_counter[2]
    SLICE_X88Y94         LUT4 (Prop_lut4_I3_O)        0.102     1.963 r  display_driver/s_counter[2]_i_1/O
                         net (fo=1, routed)           0.000     1.963    display_driver/s_counter[2]_i_1_n_0
    SLICE_X88Y94         FDRE                                         r  display_driver/s_counter_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.879     2.044    display_driver/CLK
    SLICE_X88Y94         FDRE                                         r  display_driver/s_counter_reg[2]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X88Y94         FDRE (Hold_fdre_C_D)         0.131     1.657    display_driver/s_counter_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.963    
  -------------------------------------------------------------------
                         slack                                  0.306    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 counter/s_value_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/s_value_reg[2]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.465ns  (logic 0.208ns (44.708%)  route 0.257ns (55.292%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.606     1.525    counter/CLK
    SLICE_X88Y92         FDSE                                         r  counter/s_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDSE (Prop_fdse_C_Q)         0.164     1.689 r  counter/s_value_reg[0]/Q
                         net (fo=11, routed)          0.257     1.947    counter/s_value_reg[0]
    SLICE_X88Y92         LUT3 (Prop_lut3_I2_O)        0.044     1.991 r  counter/s_value[2]_i_1/O
                         net (fo=1, routed)           0.000     1.991    counter/minusOp[2]
    SLICE_X88Y92         FDSE                                         r  counter/s_value_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.878     2.043    counter/CLK
    SLICE_X88Y92         FDSE                                         r  counter/s_value_reg[2]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X88Y92         FDSE (Hold_fdse_C_D)         0.131     1.656    counter/s_value_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.656    
                         arrival time                           1.991    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.343ns  (arrival time - required time)
  Source:                 counter/s_value_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/s_value_reg[0]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.209ns (45.020%)  route 0.255ns (54.980%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.606     1.525    counter/CLK
    SLICE_X88Y92         FDSE                                         r  counter/s_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDSE (Prop_fdse_C_Q)         0.164     1.689 f  counter/s_value_reg[0]/Q
                         net (fo=11, routed)          0.255     1.945    counter/s_value_reg[0]
    SLICE_X88Y92         LUT1 (Prop_lut1_I0_O)        0.045     1.990 r  counter/s_value[0]_i_1/O
                         net (fo=1, routed)           0.000     1.990    counter/minusOp[0]
    SLICE_X88Y92         FDSE                                         r  counter/s_value_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.878     2.043    counter/CLK
    SLICE_X88Y92         FDSE                                         r  counter/s_value_reg[0]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X88Y92         FDSE (Hold_fdse_C_D)         0.121     1.646    counter/s_value_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.646    
                         arrival time                           1.990    
  -------------------------------------------------------------------
                         slack                                  0.343    

Slack (MET) :             0.346ns  (arrival time - required time)
  Source:                 counter/s_value_reg[0]/C
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            counter/s_value_reg[1]/D
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.209ns (44.827%)  route 0.257ns (55.173%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.606     1.525    counter/CLK
    SLICE_X88Y92         FDSE                                         r  counter/s_value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDSE (Prop_fdse_C_Q)         0.164     1.689 r  counter/s_value_reg[0]/Q
                         net (fo=11, routed)          0.257     1.947    counter/s_value_reg[0]
    SLICE_X88Y92         LUT2 (Prop_lut2_I1_O)        0.045     1.992 r  counter/s_value[1]_i_1/O
                         net (fo=1, routed)           0.000     1.992    counter/minusOp[1]
    SLICE_X88Y92         FDSE                                         r  counter/s_value_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.878     2.043    counter/CLK
    SLICE_X88Y92         FDSE                                         r  counter/s_value_reg[1]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X88Y92         FDSE (Hold_fdse_C_D)         0.120     1.645    counter/s_value_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.645    
                         arrival time                           1.992    
  -------------------------------------------------------------------
                         slack                                  0.346    

Slack (MET) :             0.348ns  (arrival time - required time)
  Source:                 pulse_generator/pulseDisplay_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            display_driver/s_counter_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.486ns  (logic 0.186ns (38.233%)  route 0.300ns (61.767%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.606     1.525    pulse_generator/CLK
    SLICE_X87Y92         FDRE                                         r  pulse_generator/pulseDisplay_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y92         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  pulse_generator/pulseDisplay_reg/Q
                         net (fo=3, routed)           0.300     1.967    display_driver/pulseDisplay
    SLICE_X88Y94         LUT3 (Prop_lut3_I1_O)        0.045     2.012 r  display_driver/s_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     2.012    display_driver/s_counter[1]_i_1_n_0
    SLICE_X88Y94         FDRE                                         r  display_driver/s_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.879     2.044    display_driver/CLK
    SLICE_X88Y94         FDRE                                         r  display_driver/s_counter_reg[1]/C
                         clock pessimism             -0.501     1.542    
    SLICE_X88Y94         FDRE (Hold_fdre_C_D)         0.121     1.663    display_driver/s_counter_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.663    
                         arrival time                           2.012    
  -------------------------------------------------------------------
                         slack                                  0.348    

Slack (MET) :             0.364ns  (arrival time - required time)
  Source:                 pulse_generator/s_counter_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.469ns  (logic 0.252ns (53.734%)  route 0.217ns (46.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.605     1.524    pulse_generator/CLK
    SLICE_X82Y90         FDRE                                         r  pulse_generator/s_counter_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y90         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  pulse_generator/s_counter_reg[26]/Q
                         net (fo=24, routed)          0.217     1.882    pulse_generator/s_counter_reg[26]
    SLICE_X82Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.993 r  pulse_generator/s_counter_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.993    pulse_generator/s_counter_reg[24]_i_1_n_5
    SLICE_X82Y90         FDRE                                         r  pulse_generator/s_counter_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.877     2.042    pulse_generator/CLK
    SLICE_X82Y90         FDRE                                         r  pulse_generator/s_counter_reg[26]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X82Y90         FDRE (Hold_fdre_C_D)         0.105     1.629    pulse_generator/s_counter_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.993    
  -------------------------------------------------------------------
                         slack                                  0.364    

Slack (MET) :             0.366ns  (arrival time - required time)
  Source:                 pulse_generator/s_counter_reg[30]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            pulse_generator/s_counter_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.471ns  (logic 0.252ns (53.522%)  route 0.219ns (46.478%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.605     1.524    pulse_generator/CLK
    SLICE_X82Y91         FDRE                                         r  pulse_generator/s_counter_reg[30]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y91         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  pulse_generator/s_counter_reg[30]/Q
                         net (fo=22, routed)          0.219     1.884    pulse_generator/s_counter_reg[30]
    SLICE_X82Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.995 r  pulse_generator/s_counter_reg[28]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.995    pulse_generator/s_counter_reg[28]_i_1_n_5
    SLICE_X82Y91         FDRE                                         r  pulse_generator/s_counter_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=64, routed)          0.877     2.042    pulse_generator/CLK
    SLICE_X82Y91         FDRE                                         r  pulse_generator/s_counter_reg[30]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X82Y91         FDRE (Hold_fdre_C_D)         0.105     1.629    pulse_generator/s_counter_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.995    
  -------------------------------------------------------------------
                         slack                                  0.366    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X88Y92    counter/s_value_reg[0]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X88Y92    counter/s_value_reg[1]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X88Y92    counter/s_value_reg[2]/C
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X88Y93    counter/s_value_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y86    pulse_generator/s_counter_reg[8]_replica_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X82Y87    pulse_generator/s_counter_reg[5]_replica_1/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X81Y86    pulse_generator/s_counter_reg[5]_replica/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X80Y88    pulse_generator/s_counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X81Y86    pulse_generator/s_counter_reg[14]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y86    pulse_generator/s_counter_reg[0]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y85    pulse_generator/s_counter_reg[4]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y86    pulse_generator/s_counter_reg[7]_replica_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y86    pulse_generator/s_counter_reg[9]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y85    pulse_generator/s_counter_reg[2]_replica_1/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y85    pulse_generator/s_counter_reg[6]_replica/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y86    pulse_generator/s_counter_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y88    reset_module/s_shiftReg_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y88    reset_module/s_shiftReg_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X86Y88    reset_module/s_shiftReg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y92    pulse_generator/s_counter_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    pulse_generator/s_counter_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    pulse_generator/s_counter_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y87    pulse_generator/s_counter_reg[8]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y86    pulse_generator/s_counter_reg[0]_replica_1/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y86    pulse_generator/s_counter_reg[7]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y86    pulse_generator/s_counter_reg[12]_replica/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y86    pulse_generator/s_counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y91    pulse_generator/s_counter_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X79Y87    pulse_generator/s_counter_reg[3]_replica/C



