Information: Using automatic max wire load selection group 'predcaps'. (ENV-003)
Information: Using automatic min wire load selection group 'predcaps'. (ENV-003)
Warning: Some timing arcs have been disabled for breaking timing loops or because of constant propagation. Use the 'report_disable_timing' command to get the list of these disabled timing arcs. (PTE-003)
Information: Inferring 9 clock-gating checks. (PTE-017)
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 100.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Sun May 19 20:45:27 2019
****************************************

Warning: There are 39 invalid end points for constrained paths. (UITE-416)
No constrained paths.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 100.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Sun May 19 20:45:27 2019
****************************************

Warning: There are 39 invalid end points for constrained paths. (UITE-416)

  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[51]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1559/Y (NBUFFX2_LVT)                                   0.57      12.58 f
  U1546/Y (NOR2X0_LVT)                                    0.76      13.34 r
  U1806/Y (NBUFFX2_LVT)                                   4.40      17.74 r
  U1569/Y (AO222X1_LVT)                                  52.45      70.20 r
  fpu_add/U62/Y (NBUFFX2_LVT)                             4.63      74.83 r
  fpu_add/fpu_add_frac_dp/U28/Y (AND2X1_LVT)              0.10      74.92 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[51]/D (DFFX1_LVT)
                                                          0.01      74.93 r
  data arrival time                                                 74.93

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[51]/CLK (DFFX1_LVT)    74.99 r
  library setup time                                     -0.06      74.93
  data required time                                                74.93
  ------------------------------------------------------------------------------
  data required time                                                74.93
  data arrival time                                                -74.93
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[54]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U1783/Y (INVX1_LVT)             0.72      72.72 r
  fpu_mul/fpu_mul_frac_dp/U351/Y (INVX1_LVT)              1.72      74.44 f
  fpu_mul/fpu_mul_frac_dp/U377/Y (NAND2X0_LVT)            0.42      74.85 r
  fpu_mul/fpu_mul_frac_dp/U2089/Y (AND3X1_LVT)            0.07      74.92 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[54]/D (DFFX1_LVT)
                                                          0.01      74.93 r
  data arrival time                                                 74.93

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[54]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.06      74.93
  data required time                                                74.93
  ------------------------------------------------------------------------------
  data required time                                                74.93
  data arrival time                                                -74.93
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/booth/ckbuf_1/clken_reg
               (positive level-sensitive latch clocked by ideal_clock')
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX2_LVT)
                                                          0.00       0.01 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/QN (DFFX2_LVT)
                                                          0.08       0.09 f
  fpu_mul/U43/Y (INVX0_LVT)                               0.14       0.24 r
  fpu_mul/U42/Y (OR2X1_LVT)                               0.08       0.31 r
  fpu_mul/U39/Y (INVX0_LVT)                               1.48       1.80 f
  fpu_mul/U64/Y (INVX1_LVT)                               9.42      11.22 r
  fpu_mul/i_m4stg_frac/U759/Y (AO21X1_LVT)               34.77      45.99 r
  fpu_mul/i_m4stg_frac/booth/ckbuf_1/clken_reg/D (LATCHX1_LVT)
                                                          0.01      46.01 r
  data arrival time                                                 46.01

  clock ideal_clock' (rise edge)                         37.50      37.50
  clock network delay (ideal)                             0.00      37.50
  clock reconvergence pessimism                           0.00      37.50
  clock uncertainty                                      -0.01      37.49
  fpu_mul/i_m4stg_frac/booth/ckbuf_1/clken_reg/CLK (LATCHX1_LVT)    37.49 r
  time borrowed from endpoint                             8.52      46.01
  data required time                                                46.01
  ------------------------------------------------------------------------------
  data required time                                                46.01
  data arrival time                                                -46.01
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  ------------------------------------------------------------------
  ideal_clock' nominal pulse width                       37.50 
  library setup time                                     -0.05 
  ------------------------------------------------------------------
  max time borrow                                        37.45 
  ------------------------------------------------------------------
  actual time borrow                                      8.52 
  open edge uncertainty                                  -0.01 
  ------------------------------------------------------------------
  time given to startpoint                                8.51 
  ------------------------------------------------------------------


  Startpoint: fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/i_m4stg_frac/booth/ckbuf_0/clken_reg
               (positive level-sensitive latch clocked by ideal_clock')
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/CLK (DFFX2_LVT)
                                                          0.00       0.01 r
  fpu_out/fpu_out_ctl/i_mul_dest_rdy/q_reg[0]/QN (DFFX2_LVT)
                                                          0.08       0.09 f
  fpu_mul/U43/Y (INVX0_LVT)                               0.14       0.24 r
  fpu_mul/U42/Y (OR2X1_LVT)                               0.08       0.31 r
  fpu_mul/U39/Y (INVX0_LVT)                               1.48       1.80 f
  fpu_mul/U64/Y (INVX1_LVT)                               9.42      11.22 r
  fpu_mul/i_m4stg_frac/U760/Y (OR2X1_LVT)                34.75      45.97 r
  fpu_mul/i_m4stg_frac/booth/ckbuf_0/clken_reg/D (LATCHX1_LVT)
                                                          0.01      45.98 r
  data arrival time                                                 45.98

  clock ideal_clock' (rise edge)                         37.50      37.50
  clock network delay (ideal)                             0.00      37.50
  clock reconvergence pessimism                           0.00      37.50
  clock uncertainty                                      -0.01      37.49
  fpu_mul/i_m4stg_frac/booth/ckbuf_0/clken_reg/CLK (LATCHX1_LVT)    37.49 r
  time borrowed from endpoint                             8.49      45.98
  data required time                                                45.98
  ------------------------------------------------------------------------------
  data required time                                                45.98
  data arrival time                                                -45.98
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.00

  Time Borrowing Information
  ------------------------------------------------------------------
  ideal_clock' nominal pulse width                       37.50 
  library setup time                                     -0.05 
  ------------------------------------------------------------------
  max time borrow                                        37.45 
  ------------------------------------------------------------------
  actual time borrow                                      8.49 
  open edge uncertainty                                  -0.01 
  ------------------------------------------------------------------
  time given to startpoint                                8.48 
  ------------------------------------------------------------------


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_in2_51/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1559/Y (NBUFFX2_LVT)                                   0.57      12.58 f
  U1546/Y (NOR2X0_LVT)                                    0.76      13.34 r
  U1806/Y (NBUFFX2_LVT)                                   4.40      17.74 r
  U1569/Y (AO222X1_LVT)                                  52.45      70.20 r
  fpu_add/U62/Y (NBUFFX2_LVT)                             4.63      74.83 r
  fpu_add/U12/Y (AND2X1_LVT)                              0.09      74.92 r
  fpu_add/fpu_add_ctl/i_a1stg_in2_51/q_reg[0]/D (DFFX1_LVT)
                                                          0.01      74.93 r
  data arrival time                                                 74.93

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_add/fpu_add_ctl/i_a1stg_in2_51/q_reg[0]/CLK (DFFX1_LVT)       74.99 r
  library setup time                                     -0.06      74.93
  data required time                                                74.93
  ------------------------------------------------------------------------------
  data required time                                                74.93
  data arrival time                                                -74.93
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.00


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[60]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U2188/Y (AO222X1_LVT)                                  33.58      73.38 f
  fpu_add/U25/Y (NBUFFX2_LVT)                             1.39      74.77 f
  fpu_add/fpu_add_frac_dp/U53/Y (AND2X2_LVT)              0.10      74.87 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[60]/D (DFFX1_LVT)
                                                          0.01      74.88 f
  data arrival time                                                 74.88

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_add/fpu_add_frac_dp/i_a1stg_in1/q_reg[60]/CLK (DFFX1_LVT)     74.99 r
  library setup time                                     -0.09      74.90
  data required time                                                74.90
  ------------------------------------------------------------------------------
  data required time                                                74.90
  data arrival time                                                -74.88
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[11]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U1783/Y (INVX1_LVT)             0.72      72.72 r
  fpu_mul/fpu_mul_frac_dp/U351/Y (INVX1_LVT)              1.72      74.44 f
  fpu_mul/fpu_mul_frac_dp/U2061/Y (AOI22X1_LVT)           0.48      74.92 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[11]/D (DFFX1_LVT)
                                                          0.01      74.93 r
  data arrival time                                                 74.93

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[11]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.93
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[48]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U1783/Y (INVX1_LVT)             0.72      72.72 r
  fpu_mul/fpu_mul_frac_dp/U351/Y (INVX1_LVT)              1.72      74.44 f
  fpu_mul/fpu_mul_frac_dp/U2063/Y (AOI22X1_LVT)           0.48      74.92 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[48]/D (DFFX1_LVT)
                                                          0.01      74.93 r
  data arrival time                                                 74.93

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[48]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.93
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[50]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U1783/Y (INVX1_LVT)             0.72      72.72 r
  fpu_mul/fpu_mul_frac_dp/U351/Y (INVX1_LVT)              1.72      74.44 f
  fpu_mul/fpu_mul_frac_dp/U2065/Y (AOI22X1_LVT)           0.48      74.92 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[50]/D (DFFX1_LVT)
                                                          0.01      74.93 r
  data arrival time                                                 74.93

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[50]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.93
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U1783/Y (INVX1_LVT)             0.72      72.72 r
  fpu_mul/fpu_mul_frac_dp/U351/Y (INVX1_LVT)              1.72      74.44 f
  fpu_mul/fpu_mul_frac_dp/U2075/Y (AOI22X1_LVT)           0.48      74.92 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[5]/D (DFFX1_LVT)
                                                          0.01      74.93 r
  data arrival time                                                 74.93

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[5]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.93
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.02


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[34]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U348/Y (NBUFFX2_LVT)            0.72      72.72 f
  fpu_mul/fpu_mul_frac_dp/U1805/Y (INVX1_LVT)             0.66      73.38 r
  fpu_mul/fpu_mul_frac_dp/U354/Y (NBUFFX2_LVT)            0.63      74.01 r
  fpu_mul/fpu_mul_frac_dp/U1871/Y (OA22X1_LVT)            0.89      74.90 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[34]/D (DFFX1_LVT)
                                                          0.01      74.91 r
  data arrival time                                                 74.91

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[34]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.91
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[36]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U348/Y (NBUFFX2_LVT)            0.72      72.72 f
  fpu_mul/fpu_mul_frac_dp/U1805/Y (INVX1_LVT)             0.66      73.38 r
  fpu_mul/fpu_mul_frac_dp/U354/Y (NBUFFX2_LVT)            0.63      74.01 r
  fpu_mul/fpu_mul_frac_dp/U1840/Y (OA22X1_LVT)            0.89      74.90 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[36]/D (DFFX1_LVT)
                                                          0.01      74.91 r
  data arrival time                                                 74.91

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[36]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.91
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[38]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U348/Y (NBUFFX2_LVT)            0.72      72.72 f
  fpu_mul/fpu_mul_frac_dp/U1805/Y (INVX1_LVT)             0.66      73.38 r
  fpu_mul/fpu_mul_frac_dp/U354/Y (NBUFFX2_LVT)            0.63      74.01 r
  fpu_mul/fpu_mul_frac_dp/U1885/Y (OA22X1_LVT)            0.89      74.90 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[38]/D (DFFX1_LVT)
                                                          0.01      74.91 r
  data arrival time                                                 74.91

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[38]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.91
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[19]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U348/Y (NBUFFX2_LVT)            0.72      72.72 f
  fpu_mul/fpu_mul_frac_dp/U1805/Y (INVX1_LVT)             0.66      73.38 r
  fpu_mul/fpu_mul_frac_dp/U354/Y (NBUFFX2_LVT)            0.63      74.01 r
  fpu_mul/fpu_mul_frac_dp/U1827/Y (OA22X1_LVT)            0.89      74.90 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[19]/D (DFFX1_LVT)
                                                          0.01      74.91 r
  data arrival time                                                 74.91

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[19]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.91
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[46]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U348/Y (NBUFFX2_LVT)            0.72      72.72 f
  fpu_mul/fpu_mul_frac_dp/U1805/Y (INVX1_LVT)             0.66      73.38 r
  fpu_mul/fpu_mul_frac_dp/U354/Y (NBUFFX2_LVT)            0.63      74.01 r
  fpu_mul/fpu_mul_frac_dp/U1963/Y (OA22X1_LVT)            0.89      74.90 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[46]/D (DFFX1_LVT)
                                                          0.01      74.91 r
  data arrival time                                                 74.91

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[46]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.91
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[27]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U348/Y (NBUFFX2_LVT)            0.72      72.72 f
  fpu_mul/fpu_mul_frac_dp/U1805/Y (INVX1_LVT)             0.66      73.38 r
  fpu_mul/fpu_mul_frac_dp/U354/Y (NBUFFX2_LVT)            0.63      74.01 r
  fpu_mul/fpu_mul_frac_dp/U1900/Y (OA22X1_LVT)            0.89      74.90 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[27]/D (DFFX1_LVT)
                                                          0.01      74.91 r
  data arrival time                                                 74.91

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[27]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.91
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[28]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U348/Y (NBUFFX2_LVT)            0.72      72.72 f
  fpu_mul/fpu_mul_frac_dp/U1805/Y (INVX1_LVT)             0.66      73.38 r
  fpu_mul/fpu_mul_frac_dp/U354/Y (NBUFFX2_LVT)            0.63      74.01 r
  fpu_mul/fpu_mul_frac_dp/U1879/Y (OA22X1_LVT)            0.89      74.90 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[28]/D (DFFX1_LVT)
                                                          0.01      74.91 r
  data arrival time                                                 74.91

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[28]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.91
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U2188/Y (AO222X1_LVT)                                  33.58      73.38 f
  fpu_add/U25/Y (NBUFFX2_LVT)                             1.39      74.77 f
  fpu_add/U15/Y (AND2X2_LVT)                              0.10      74.87 f
  fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[8]/D (DFFX1_LVT)
                                                          0.01      74.88 f
  data arrival time                                                 74.88

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_add/fpu_add_exp_dp/i_a1stg_in1/q_reg[8]/CLK (DFFX1_LVT)       74.99 r
  library setup time                                     -0.07      74.92
  data required time                                                74.92
  ------------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.88
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.03


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[32]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U1783/Y (INVX1_LVT)             0.72      72.72 r
  fpu_mul/fpu_mul_frac_dp/U360/Y (NBUFFX2_LVT)            1.74      74.45 r
  fpu_mul/fpu_mul_frac_dp/U1850/Y (OA22X1_LVT)            0.42      74.88 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[32]/D (DFFX1_LVT)
                                                          0.01      74.89 r
  data arrival time                                                 74.89

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[32]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.89
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U1783/Y (INVX1_LVT)             0.72      72.72 r
  fpu_mul/fpu_mul_frac_dp/U360/Y (NBUFFX2_LVT)            1.74      74.45 r
  fpu_mul/fpu_mul_frac_dp/U1576/Y (OA22X1_LVT)            0.42      74.88 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[8]/D (DFFX1_LVT)
                                                          0.01      74.89 r
  data arrival time                                                 74.89

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[8]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.89
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[13]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U1783/Y (INVX1_LVT)             0.72      72.72 r
  fpu_mul/fpu_mul_frac_dp/U360/Y (NBUFFX2_LVT)            1.74      74.45 r
  fpu_mul/fpu_mul_frac_dp/U1776/Y (OA22X1_LVT)            0.42      74.88 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[13]/D (DFFX1_LVT)
                                                          0.01      74.89 r
  data arrival time                                                 74.89

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[13]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.89
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[18]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U1783/Y (INVX1_LVT)             0.72      72.72 r
  fpu_mul/fpu_mul_frac_dp/U360/Y (NBUFFX2_LVT)            1.74      74.45 r
  fpu_mul/fpu_mul_frac_dp/U1856/Y (OA22X1_LVT)            0.42      74.88 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[18]/D (DFFX1_LVT)
                                                          0.01      74.89 r
  data arrival time                                                 74.89

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[18]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.89
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[26]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U1783/Y (INVX1_LVT)             0.72      72.72 r
  fpu_mul/fpu_mul_frac_dp/U360/Y (NBUFFX2_LVT)            1.74      74.45 r
  fpu_mul/fpu_mul_frac_dp/U1847/Y (OA22X1_LVT)            0.42      74.88 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[26]/D (DFFX1_LVT)
                                                          0.01      74.89 r
  data arrival time                                                 74.89

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[26]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.89
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.06


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[51]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1559/Y (NBUFFX2_LVT)                                   0.57      12.58 f
  U1546/Y (NOR2X0_LVT)                                    0.76      13.34 r
  U1806/Y (NBUFFX2_LVT)                                   4.40      17.74 r
  U1569/Y (AO222X1_LVT)                                  52.45      70.20 r
  fpu_div/fpu_div_frac_dp/U11/Y (AND2X4_LVT)              4.65      74.85 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[51]/D (DFFX1_LVT)
                                                          0.01      74.86 r
  data arrival time                                                 74.86

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[51]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.06      74.93
  data required time                                                74.93
  ------------------------------------------------------------------------------
  data required time                                                74.93
  data arrival time                                                -74.86
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[51]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1559/Y (NBUFFX2_LVT)                                   0.57      12.58 f
  U1546/Y (NOR2X0_LVT)                                    0.76      13.34 r
  U1806/Y (NBUFFX2_LVT)                                   4.40      17.74 r
  U1569/Y (AO222X1_LVT)                                  52.45      70.20 r
  fpu_mul/fpu_mul_frac_dp/U14/Y (AND2X4_LVT)              4.65      74.85 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[51]/D (DFFX1_LVT)
                                                          0.01      74.86 r
  data arrival time                                                 74.86

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[51]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.06      74.93
  data required time                                                74.93
  ------------------------------------------------------------------------------
  data required time                                                74.93
  data arrival time                                                -74.86
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[30]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U1712/Y (AO222X1_LVT)                                  33.58      73.39 f
  fpu_add/fpu_add_frac_dp/U1121/Y (AND2X1_LVT)            1.44      74.83 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[30]/D (DFFX1_LVT)
                                                          0.01      74.84 f
  data arrival time                                                 74.84

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[30]/CLK (DFFX1_LVT)    74.99 r
  library setup time                                     -0.08      74.91
  data required time                                                74.91
  ------------------------------------------------------------------------------
  data required time                                                74.91
  data arrival time                                                -74.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[33]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U2219/Y (AO222X1_LVT)                                  33.58      73.39 f
  fpu_add/fpu_add_frac_dp/U1110/Y (AND2X1_LVT)            1.44      74.83 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[33]/D (DFFX1_LVT)
                                                          0.01      74.84 f
  data arrival time                                                 74.84

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[33]/CLK (DFFX1_LVT)    74.99 r
  library setup time                                     -0.08      74.91
  data required time                                                74.91
  ------------------------------------------------------------------------------
  data required time                                                74.91
  data arrival time                                                -74.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U2194/Y (AO222X1_LVT)                                  33.58      73.39 f
  fpu_add/fpu_add_frac_dp/U1297/Y (AND2X1_LVT)            1.44      74.83 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[0]/D (DFFX1_LVT)
                                                          0.01      74.84 f
  data arrival time                                                 74.84

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[0]/CLK (DFFX1_LVT)     74.99 r
  library setup time                                     -0.08      74.91
  data required time                                                74.91
  ------------------------------------------------------------------------------
  data required time                                                74.91
  data arrival time                                                -74.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[37]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U2192/Y (AO222X1_LVT)                                  33.58      73.39 f
  fpu_add/fpu_add_frac_dp/U1310/Y (AND2X1_LVT)            1.44      74.83 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[37]/D (DFFX1_LVT)
                                                          0.01      74.84 f
  data arrival time                                                 74.84

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[37]/CLK (DFFX1_LVT)    74.99 r
  library setup time                                     -0.08      74.91
  data required time                                                74.91
  ------------------------------------------------------------------------------
  data required time                                                74.91
  data arrival time                                                -74.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[30]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U1789/Y (INVX1_LVT)             0.72      72.72 r
  fpu_mul/fpu_mul_frac_dp/U1908/Y (OA22X1_LVT)            2.14      74.86 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[30]/D (DFFX1_LVT)
                                                          0.01      74.88 r
  data arrival time                                                 74.88

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[30]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.88
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[33]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U1789/Y (INVX1_LVT)             0.72      72.72 r
  fpu_mul/fpu_mul_frac_dp/U1836/Y (OA22X1_LVT)            2.14      74.86 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[33]/D (DFFX1_LVT)
                                                          0.01      74.88 r
  data arrival time                                                 74.88

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[33]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.88
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[14]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U1789/Y (INVX1_LVT)             0.72      72.72 r
  fpu_mul/fpu_mul_frac_dp/U1806/Y (OA22X1_LVT)            2.14      74.86 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[14]/D (DFFX1_LVT)
                                                          0.01      74.88 r
  data arrival time                                                 74.88

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[14]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.88
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[16]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U1789/Y (INVX1_LVT)             0.72      72.72 r
  fpu_mul/fpu_mul_frac_dp/U1790/Y (OA22X1_LVT)            2.14      74.86 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[16]/D (DFFX1_LVT)
                                                          0.01      74.88 r
  data arrival time                                                 74.88

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[16]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.88
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[42]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U1789/Y (INVX1_LVT)             0.72      72.72 r
  fpu_mul/fpu_mul_frac_dp/U1969/Y (OA22X1_LVT)            2.14      74.86 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[42]/D (DFFX1_LVT)
                                                          0.01      74.88 r
  data arrival time                                                 74.88

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[42]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.88
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[43]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U1789/Y (INVX1_LVT)             0.72      72.72 r
  fpu_mul/fpu_mul_frac_dp/U1990/Y (OA22X1_LVT)            2.14      74.86 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[43]/D (DFFX1_LVT)
                                                          0.01      74.88 r
  data arrival time                                                 74.88

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[43]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.88
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[44]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U1789/Y (INVX1_LVT)             0.72      72.72 r
  fpu_mul/fpu_mul_frac_dp/U1977/Y (OA22X1_LVT)            2.14      74.86 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[44]/D (DFFX1_LVT)
                                                          0.01      74.88 r
  data arrival time                                                 74.88

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[44]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.88
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[45]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U1789/Y (INVX1_LVT)             0.72      72.72 r
  fpu_mul/fpu_mul_frac_dp/U1983/Y (OA22X1_LVT)            2.14      74.86 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[45]/D (DFFX1_LVT)
                                                          0.01      74.88 r
  data arrival time                                                 74.88

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[45]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.88
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[47]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U1789/Y (INVX1_LVT)             0.72      72.72 r
  fpu_mul/fpu_mul_frac_dp/U1998/Y (OA22X1_LVT)            2.14      74.86 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[47]/D (DFFX1_LVT)
                                                          0.01      74.88 r
  data arrival time                                                 74.88

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[47]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.88
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[29]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U1789/Y (INVX1_LVT)             0.72      72.72 r
  fpu_mul/fpu_mul_frac_dp/U1821/Y (OA22X1_LVT)            2.14      74.86 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[29]/D (DFFX1_LVT)
                                                          0.01      74.88 r
  data arrival time                                                 74.88

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[29]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.88
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[15]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U1769/Y (AO222X1_LVT)                                  33.58      73.38 f
  fpu_add/fpu_add_frac_dp/U1131/Y (AND2X1_LVT)            1.44      74.83 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[15]/D (DFFX1_LVT)
                                                          0.01      74.84 f
  data arrival time                                                 74.84

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[15]/CLK (DFFX1_LVT)    74.99 r
  library setup time                                     -0.08      74.91
  data required time                                                74.91
  ------------------------------------------------------------------------------
  data required time                                                74.91
  data arrival time                                                -74.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[33]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U1718/Y (AO222X1_LVT)                                  33.58      73.38 f
  fpu_add/fpu_add_frac_dp/U1123/Y (AND2X1_LVT)            1.44      74.83 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[33]/D (DFFX1_LVT)
                                                          0.01      74.84 f
  data arrival time                                                 74.84

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[33]/CLK (DFFX1_LVT)    74.99 r
  library setup time                                     -0.08      74.91
  data required time                                                74.91
  ------------------------------------------------------------------------------
  data required time                                                74.91
  data arrival time                                                -74.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U1666/Y (AO222X1_LVT)                                  33.58      73.38 f
  fpu_add/fpu_add_frac_dp/U1095/Y (AND2X1_LVT)            1.44      74.83 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[8]/D (DFFX1_LVT)
                                                          0.01      74.84 f
  data arrival time                                                 74.84

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_add/fpu_add_frac_dp/i_a1stg_in1a/q_reg[8]/CLK (DFFX1_LVT)     74.99 r
  library setup time                                     -0.08      74.91
  data required time                                                74.91
  ------------------------------------------------------------------------------
  data required time                                                74.91
  data arrival time                                                -74.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.07


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_ctl/i_div_frac_in1_54/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1559/Y (NBUFFX2_LVT)                                   0.57      12.58 f
  U1546/Y (NOR2X0_LVT)                                    0.76      13.34 r
  U1660/Y (NBUFFX2_LVT)                                   4.39      17.74 r
  U1611/Y (NBUFFX2_LVT)                                  10.79      28.53 r
  U1583/Y (AO222X1_LVT)                                  40.95      69.48 r
  U1508/Y (NBUFFX2_LVT)                                   0.60      70.08 r
  fpu_div/U16/Y (AND2X1_LVT)                              4.73      74.81 r
  fpu_div/fpu_div_ctl/i_div_frac_in1_54/q_reg[0]/D (DFFX1_LVT)
                                                          0.05      74.86 r
  data arrival time                                                 74.86

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_div/fpu_div_ctl/i_div_frac_in1_54/q_reg[0]/CLK (DFFX1_LVT)    74.99 r
  library setup time                                     -0.05      74.94
  data required time                                                74.94
  ------------------------------------------------------------------------------
  data required time                                                74.94
  data arrival time                                                -74.86
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1559/Y (NBUFFX2_LVT)                                   0.57      12.58 f
  U1546/Y (NOR2X0_LVT)                                    0.76      13.34 r
  U1660/Y (NBUFFX2_LVT)                                   4.39      17.74 r
  U1611/Y (NBUFFX2_LVT)                                  10.79      28.53 r
  U1583/Y (AO222X1_LVT)                                  40.95      69.48 r
  U1508/Y (NBUFFX2_LVT)                                   0.60      70.08 r
  fpu_div/U16/Y (AND2X1_LVT)                              4.73      74.81 r
  fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[2]/D (DFFX1_LVT)
                                                          0.05      74.86 r
  data arrival time                                                 74.86

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[2]/CLK (DFFX1_LVT)     74.99 r
  library setup time                                     -0.05      74.94
  data required time                                                74.94
  ------------------------------------------------------------------------------
  data required time                                                74.94
  data arrival time                                                -74.86
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U2194/Y (AO222X1_LVT)                                  33.58      73.39 f
  fpu_mul/fpu_mul_frac_dp/U1205/Y (AND2X1_LVT)            1.44      74.83 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[0]/D (DFFX1_LVT)
                                                          0.01      74.84 f
  data arrival time                                                 74.84

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[0]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.07      74.92
  data required time                                                74.92
  ------------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[33]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U2219/Y (AO222X1_LVT)                                  33.58      73.39 f
  fpu_mul/fpu_mul_frac_dp/U1215/Y (AND2X1_LVT)            1.44      74.83 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[33]/D (DFFX1_LVT)
                                                          0.01      74.84 f
  data arrival time                                                 74.84

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[33]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.07      74.92
  data required time                                                74.92
  ------------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[30]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U1712/Y (AO222X1_LVT)                                  33.58      73.39 f
  fpu_mul/fpu_mul_frac_dp/U1233/Y (AND2X1_LVT)            1.44      74.83 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[30]/D (DFFX1_LVT)
                                                          0.01      74.84 f
  data arrival time                                                 74.84

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[30]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.07      74.92
  data required time                                                74.92
  ------------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[37]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U2192/Y (AO222X1_LVT)                                  33.58      73.39 f
  fpu_mul/fpu_mul_frac_dp/U1219/Y (AND2X1_LVT)            1.44      74.83 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[37]/D (DFFX1_LVT)
                                                          0.01      74.84 f
  data arrival time                                                 74.84

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[37]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.07      74.92
  data required time                                                74.92
  ------------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[33]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U2219/Y (AO222X1_LVT)                                  33.58      73.39 f
  fpu_div/fpu_div_frac_dp/U120/Y (AND2X1_LVT)             1.44      74.83 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[33]/D (DFFX1_LVT)
                                                          0.01      74.84 f
  data arrival time                                                 74.84

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[33]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.07      74.92
  data required time                                                74.92
  ------------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U2194/Y (AO222X1_LVT)                                  33.58      73.39 f
  fpu_div/fpu_div_frac_dp/U108/Y (AND2X1_LVT)             1.44      74.83 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[0]/D (DFFX1_LVT)
                                                          0.01      74.84 f
  data arrival time                                                 74.84

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[0]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.07      74.92
  data required time                                                74.92
  ------------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[37]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U2192/Y (AO222X1_LVT)                                  33.58      73.39 f
  fpu_div/fpu_div_frac_dp/U125/Y (AND2X1_LVT)             1.44      74.83 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[37]/D (DFFX1_LVT)
                                                          0.01      74.84 f
  data arrival time                                                 74.84

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[37]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.07      74.92
  data required time                                                74.92
  ------------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[30]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U1712/Y (AO222X1_LVT)                                  33.58      73.39 f
  fpu_div/fpu_div_frac_dp/U133/Y (AND2X1_LVT)             1.44      74.83 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[30]/D (DFFX1_LVT)
                                                          0.01      74.84 f
  data arrival time                                                 74.84

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[30]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.07      74.92
  data required time                                                74.92
  ------------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[33]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U1718/Y (AO222X1_LVT)                                  33.58      73.38 f
  fpu_mul/fpu_mul_frac_dp/U1245/Y (AND2X1_LVT)            1.44      74.83 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[33]/D (DFFX1_LVT)
                                                          0.01      74.84 f
  data arrival time                                                 74.84

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[33]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.07      74.92
  data required time                                                74.92
  ------------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[15]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U1769/Y (AO222X1_LVT)                                  33.58      73.38 f
  fpu_mul/fpu_mul_frac_dp/U1253/Y (AND2X1_LVT)            1.44      74.83 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[15]/D (DFFX1_LVT)
                                                          0.01      74.84 f
  data arrival time                                                 74.84

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[15]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.07      74.92
  data required time                                                74.92
  ------------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U1666/Y (AO222X1_LVT)                                  33.58      73.38 f
  fpu_mul/fpu_mul_frac_dp/U941/Y (AND2X1_LVT)             1.44      74.83 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[8]/D (DFFX1_LVT)
                                                          0.01      74.84 f
  data arrival time                                                 74.84

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[8]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.07      74.92
  data required time                                                74.92
  ------------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[15]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U1769/Y (AO222X1_LVT)                                  33.58      73.38 f
  fpu_div/fpu_div_frac_dp/U154/Y (AND2X1_LVT)             1.44      74.83 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[15]/D (DFFX1_LVT)
                                                          0.01      74.84 f
  data arrival time                                                 74.84

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[15]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.07      74.92
  data required time                                                74.92
  ------------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[33]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U1718/Y (AO222X1_LVT)                                  33.58      73.38 f
  fpu_div/fpu_div_frac_dp/U137/Y (AND2X1_LVT)             1.44      74.83 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[33]/D (DFFX1_LVT)
                                                          0.01      74.84 f
  data arrival time                                                 74.84

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[33]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.07      74.92
  data required time                                                74.92
  ------------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U1666/Y (AO222X1_LVT)                                  33.58      73.38 f
  fpu_div/fpu_div_frac_dp/U94/Y (AND2X1_LVT)              1.44      74.83 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[8]/D (DFFX1_LVT)
                                                          0.01      74.84 f
  data arrival time                                                 74.84

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[8]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.07      74.92
  data required time                                                74.92
  ------------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.08


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[41]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U1493/Y (AO21X1_LVT)                                   33.56      73.36 f
  fpu_add/fpu_add_frac_dp/U1118/Y (AND2X1_LVT)            1.44      74.80 f
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[41]/D (DFFX1_LVT)
                                                          0.01      74.81 f
  data arrival time                                                 74.81

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[41]/CLK (DFFX1_LVT)    74.99 r
  library setup time                                     -0.08      74.91
  data required time                                                74.91
  ------------------------------------------------------------------------------
  data required time                                                74.91
  data arrival time                                                -74.81
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_ctl/i_div_frac_in2_51/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1559/Y (NBUFFX2_LVT)                                   0.57      12.58 f
  U1546/Y (NOR2X0_LVT)                                    0.76      13.34 r
  U1806/Y (NBUFFX2_LVT)                                   4.40      17.74 r
  U1569/Y (AO222X1_LVT)                                  52.45      70.20 r
  fpu_div/U1/Y (AND2X1_LVT)                               4.63      74.83 r
  fpu_div/fpu_div_ctl/i_div_frac_in2_51/q_reg[0]/D (DFFX1_LVT)
                                                          0.01      74.84 r
  data arrival time                                                 74.84

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_div/fpu_div_ctl/i_div_frac_in2_51/q_reg[0]/CLK (DFFX1_LVT)    74.99 r
  library setup time                                     -0.05      74.94
  data required time                                                74.94
  ------------------------------------------------------------------------------
  data required time                                                74.94
  data arrival time                                                -74.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.10


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U2188/Y (AO222X1_LVT)                                  33.58      73.38 f
  fpu_mul/U49/Y (AND2X4_LVT)                              1.41      74.79 f
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[8]/D (DFFX1_LVT)
                                                          0.01      74.80 f
  data arrival time                                                 74.80

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[8]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.08      74.91
  data required time                                                74.91
  ------------------------------------------------------------------------------
  data required time                                                74.91
  data arrival time                                                -74.80
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_mul_frac_in2_51/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1559/Y (NBUFFX2_LVT)                                   0.57      12.58 f
  U1546/Y (NOR2X0_LVT)                                    0.76      13.34 r
  U1806/Y (NBUFFX2_LVT)                                   4.40      17.74 r
  U1569/Y (AO222X1_LVT)                                  52.45      70.20 r
  fpu_mul/U348/Y (AND2X1_LVT)                             4.63      74.83 r
  fpu_mul/fpu_mul_ctl/i_mul_frac_in2_51/q_reg[0]/D (DFFX1_LVT)
                                                          0.01      74.84 r
  data arrival time                                                 74.84

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_ctl/i_mul_frac_in2_51/q_reg[0]/CLK (DFFX1_LVT)    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.84
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[41]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U1493/Y (AO21X1_LVT)                                   33.56      73.36 f
  fpu_mul/fpu_mul_frac_dp/U1234/Y (AND2X1_LVT)            1.44      74.80 f
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[41]/D (DFFX1_LVT)
                                                          0.01      74.81 f
  data arrival time                                                 74.81

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in2/q_reg[41]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.07      74.92
  data required time                                                74.92
  ------------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.81
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[41]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U1493/Y (AO21X1_LVT)                                   33.56      73.36 f
  fpu_div/fpu_div_frac_dp/U135/Y (AND2X1_LVT)             1.44      74.80 f
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[41]/D (DFFX1_LVT)
                                                          0.01      74.81 f
  data arrival time                                                 74.81

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_div/fpu_div_frac_dp/i_div_frac_in2/q_reg[41]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.07      74.92
  data required time                                                74.92
  ------------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.81
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.11


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[54]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1559/Y (NBUFFX2_LVT)                                   0.57      12.58 f
  U1546/Y (NOR2X0_LVT)                                    0.76      13.34 r
  U1660/Y (NBUFFX2_LVT)                                   4.39      17.74 r
  U1611/Y (NBUFFX2_LVT)                                  10.79      28.53 r
  U1583/Y (AO222X1_LVT)                                  40.95      69.48 r
  U1508/Y (NBUFFX2_LVT)                                   0.60      70.08 r
  fpu_div/fpu_div_frac_dp/U165/Y (AND2X1_LVT)             4.72      74.80 r
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[54]/D (DFFX1_LVT)
                                                          0.01      74.82 r
  data arrival time                                                 74.82

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_div/fpu_div_frac_dp/i_div_frac_in1/q_reg[54]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.06      74.93
  data required time                                                74.93
  ------------------------------------------------------------------------------
  data required time                                                74.93
  data arrival time                                                -74.82
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[54]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1559/Y (NBUFFX2_LVT)                                   0.57      12.58 f
  U1546/Y (NOR2X0_LVT)                                    0.76      13.34 r
  U1660/Y (NBUFFX2_LVT)                                   4.39      17.74 r
  U1611/Y (NBUFFX2_LVT)                                  10.79      28.53 r
  U1583/Y (AO222X1_LVT)                                  40.95      69.48 r
  U1508/Y (NBUFFX2_LVT)                                   0.60      70.08 r
  fpu_mul/fpu_mul_frac_dp/U2090/Y (AND2X1_LVT)            4.72      74.80 r
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[54]/D (DFFX1_LVT)
                                                          0.01      74.82 r
  data arrival time                                                 74.82

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_mul_frac_in1/q_reg[54]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.06      74.93
  data required time                                                74.93
  ------------------------------------------------------------------------------
  data required time                                                74.93
  data arrival time                                                -74.82
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1559/Y (NBUFFX2_LVT)                                   0.57      12.58 f
  U1546/Y (NOR2X0_LVT)                                    0.76      13.34 r
  U1660/Y (NBUFFX2_LVT)                                   4.39      17.74 r
  U1611/Y (NBUFFX2_LVT)                                  10.79      28.53 r
  U1583/Y (AO222X1_LVT)                                  40.95      69.48 r
  U1508/Y (NBUFFX2_LVT)                                   0.60      70.08 r
  fpu_mul/U334/Y (AND2X1_LVT)                             4.72      74.80 r
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[2]/D (DFFX1_LVT)
                                                          0.01      74.82 r
  data arrival time                                                 74.82

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_exp_dp/i_m1stg_exp_in1/q_reg[2]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.06      74.93
  data required time                                                74.93
  ------------------------------------------------------------------------------
  data required time                                                74.93
  data arrival time                                                -74.82
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.12


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_mul_frac_in1_54/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1559/Y (NBUFFX2_LVT)                                   0.57      12.58 f
  U1546/Y (NOR2X0_LVT)                                    0.76      13.34 r
  U1660/Y (NBUFFX2_LVT)                                   4.39      17.74 r
  U1611/Y (NBUFFX2_LVT)                                  10.79      28.53 r
  U1583/Y (AO222X1_LVT)                                  40.95      69.48 r
  U1508/Y (NBUFFX2_LVT)                                   0.60      70.08 r
  fpu_mul/U332/Y (AND2X1_LVT)                             4.73      74.81 r
  fpu_mul/fpu_mul_ctl/i_mul_frac_in1_54/q_reg[0]/D (DFFX1_LVT)
                                                          0.01      74.82 r
  data arrival time                                                 74.82

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_ctl/i_mul_frac_in1_54/q_reg[0]/CLK (DFFX1_LVT)    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.82
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_rnd_mode/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U1706/Y (AO222X1_LVT)                                  33.58      73.38 f
  fpu_add/U221/Y (AND2X1_LVT)                             1.39      74.77 f
  fpu_add/fpu_add_ctl/i_a1stg_rnd_mode/q_reg[1]/D (DFFX1_LVT)
                                                          0.01      74.79 f
  data arrival time                                                 74.79

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_add/fpu_add_ctl/i_a1stg_rnd_mode/q_reg[1]/CLK (DFFX1_LVT)     74.99 r
  library setup time                                     -0.07      74.92
  data required time                                                74.92
  ------------------------------------------------------------------------------
  data required time                                                74.92
  data arrival time                                                -74.79
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.14


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_ctl/i_d1stg_rnd_mode/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U1706/Y (AO222X1_LVT)                                  33.58      73.38 f
  fpu_div/U144/Y (AND2X1_LVT)                             1.39      74.77 f
  fpu_div/fpu_div_ctl/i_d1stg_rnd_mode/q_reg[1]/D (DFFX1_LVT)
                                                          0.01      74.78 f
  data arrival time                                                 74.78

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_div/fpu_div_ctl/i_d1stg_rnd_mode/q_reg[1]/CLK (DFFX1_LVT)     74.99 r
  library setup time                                     -0.06      74.93
  data required time                                                74.93
  ------------------------------------------------------------------------------
  data required time                                                74.93
  data arrival time                                                -74.78
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U2188/Y (AO222X1_LVT)                                  33.58      73.38 f
  fpu_div/U27/Y (AND2X1_LVT)                              1.39      74.77 f
  fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[8]/D (DFFX1_LVT)
                                                          0.01      74.78 f
  data arrival time                                                 74.78

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_div/fpu_div_exp_dp/i_div_exp_in1/q_reg[8]/CLK (DFFX1_LVT)     74.99 r
  library setup time                                     -0.06      74.93
  data required time                                                74.93
  ------------------------------------------------------------------------------
  data required time                                                74.93
  data arrival time                                                -74.78
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.15


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_rnd_mode/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U1706/Y (AO222X1_LVT)                                  33.58      73.38 f
  fpu_mul/U320/Y (AND2X1_LVT)                             1.39      74.78 f
  fpu_mul/fpu_mul_ctl/i_m1stg_rnd_mode/q_reg[1]/D (DFFX1_LVT)
                                                          0.01      74.79 f
  data arrival time                                                 74.79

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_ctl/i_m1stg_rnd_mode/q_reg[1]/CLK (DFFX1_LVT)     74.99 r
  library setup time                                     -0.05      74.94
  data required time                                                74.94
  ------------------------------------------------------------------------------
  data required time                                                74.94
  data arrival time                                                -74.79
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.16


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U2055/Y (NBUFFX2_LVT)           0.73      72.73 f
  fpu_mul/fpu_mul_frac_dp/U359/Y (AND2X1_LVT)             1.88      74.61 f
  fpu_mul/fpu_mul_frac_dp/U358/Y (NOR3X0_LVT)             0.08      74.69 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[2]/D (DFFX1_LVT)
                                                          0.01      74.70 r
  data arrival time                                                 74.70

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[2]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.70
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U2055/Y (NBUFFX2_LVT)           0.73      72.73 f
  fpu_mul/fpu_mul_frac_dp/U357/Y (AND2X1_LVT)             1.88      74.61 f
  fpu_mul/fpu_mul_frac_dp/U356/Y (NOR3X0_LVT)             0.08      74.69 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[0]/D (DFFX1_LVT)
                                                          0.01      74.70 r
  data arrival time                                                 74.70

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[0]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.70
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.25


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U2234/Y (AO222X1_LVT)                                  33.58      73.38 f
  fpu_mul/U341/Y (AND2X1_LVT)                             1.29      74.67 f
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[6]/D (DFFX1_LVT)
                                                          0.01      74.69 f
  data arrival time                                                 74.69

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_ctl/i_m1stg_op/q_reg[6]/CLK (DFFX1_LVT)           74.99 r
  library setup time                                     -0.05      74.94
  data required time                                                74.94
  ------------------------------------------------------------------------------
  data required time                                                74.94
  data arrival time                                                -74.69
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U2234/Y (AO222X1_LVT)                                  33.58      73.38 f
  fpu_add/U237/Y (AND2X1_LVT)                             1.29      74.67 f
  fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[6]/D (DFFX1_LVT)
                                                          0.01      74.69 f
  data arrival time                                                 74.69

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_add/fpu_add_ctl/i_a1stg_op/q_reg[6]/CLK (DFFX1_LVT)           74.99 r
  library setup time                                     -0.05      74.94
  data required time                                                74.94
  ------------------------------------------------------------------------------
  data required time                                                74.94
  data arrival time                                                -74.69
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1416/Y (INVX1_LVT)                                     7.16      39.80 f
  U2234/Y (AO222X1_LVT)                                  33.58      73.38 f
  fpu_div/U163/Y (AND2X1_LVT)                             1.29      74.67 f
  fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[6]/D (DFFX1_LVT)
                                                          0.01      74.69 f
  data arrival time                                                 74.69

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_div/fpu_div_ctl/i_d1stg_op/q_reg[6]/CLK (DFFX1_LVT)           74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.69
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_ctl/i_div_expadd1_in1_dbl/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1659/Y (NBUFFX2_LVT)                                   0.57      12.59 f
  U1720/Y (NBUFFX2_LVT)                                   2.64      15.23 f
  U1562/Y (NBUFFX2_LVT)                                   2.65      17.88 f
  U1419/Y (INVX1_LVT)                                    14.77      32.65 r
  U1418/Y (INVX0_LVT)                                     7.15      39.80 f
  U1613/Y (AO222X1_LVT)                                   6.82      46.62 f
  fpu_div/U135/Y (NBUFFX2_LVT)                           27.62      74.25 f
  fpu_div/U137/Y (AND2X1_LVT)                             0.10      74.34 f
  fpu_div/U138/Y (AND2X1_LVT)                             0.12      74.46 f
  fpu_div/U142/Y (OA221X1_LVT)                            0.20      74.67 f
  fpu_div/fpu_div_ctl/i_div_expadd1_in1_dbl/q_reg[0]/D (DFFX1_LVT)
                                                          0.01      74.68 f
  data arrival time                                                 74.68

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_div/fpu_div_ctl/i_div_expadd1_in1_dbl/q_reg[0]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.05      74.94
  data required time                                                74.94
  ------------------------------------------------------------------------------
  data required time                                                74.94
  data arrival time                                                -74.68
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.26


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U2055/Y (NBUFFX2_LVT)           0.73      72.73 f
  fpu_mul/fpu_mul_frac_dp/U2043/Y (NAND2X0_LVT)           1.86      74.59 r
  fpu_mul/fpu_mul_frac_dp/U2044/Y (AND3X1_LVT)            0.06      74.65 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[1]/D (DFFX1_LVT)
                                                          0.01      74.66 r
  data arrival time                                                 74.66

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[1]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.06      74.93
  data required time                                                74.93
  ------------------------------------------------------------------------------
  data required time                                                74.93
  data arrival time                                                -74.66
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U2055/Y (NBUFFX2_LVT)           0.73      72.73 f
  fpu_mul/fpu_mul_frac_dp/U2050/Y (NAND2X0_LVT)           1.86      74.59 r
  fpu_mul/fpu_mul_frac_dp/U2051/Y (AND3X1_LVT)            0.06      74.65 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[3]/D (DFFX1_LVT)
                                                          0.01      74.66 r
  data arrival time                                                 74.66

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[3]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.06      74.93
  data required time                                                74.93
  ------------------------------------------------------------------------------
  data required time                                                74.93
  data arrival time                                                -74.66
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[23]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U2055/Y (NBUFFX2_LVT)           0.73      72.73 f
  fpu_mul/fpu_mul_frac_dp/U2053/Y (NAND2X0_LVT)           1.86      74.59 r
  fpu_mul/fpu_mul_frac_dp/U2054/Y (AND3X1_LVT)            0.06      74.65 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[23]/D (DFFX1_LVT)
                                                          0.01      74.66 r
  data arrival time                                                 74.66

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[23]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.06      74.93
  data required time                                                74.93
  ------------------------------------------------------------------------------
  data required time                                                74.93
  data arrival time                                                -74.66
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.27


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[41]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[1]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[41]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[41]/QN (DFFX1_LVT)
                                                          0.20       0.21 r
  fpu_mul/fpu_mul_frac_dp/U236/Y (INVX0_LVT)             53.80      54.01 f
  fpu_mul/fpu_mul_frac_dp/U179/Y (INVX1_LVT)             11.91      65.91 r
  fpu_mul/fpu_mul_frac_dp/U276/Y (AO22X1_LVT)             5.61      71.52 r
  fpu_mul/fpu_mul_frac_dp/U574/Y (AO22X1_LVT)             0.12      71.64 r
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.13      71.77 f
  fpu_mul/fpu_mul_frac_dp/U345/Y (NAND3X0_LVT)            0.08      71.85 r
  fpu_mul/fpu_mul_frac_dp/U1577/Y (INVX1_LVT)             0.09      71.94 f
  fpu_mul/fpu_mul_frac_dp/U274/Y (AND2X1_LVT)             0.11      72.04 f
  fpu_mul/fpu_mul_frac_dp/U2013/Y (NBUFFX2_LVT)           0.17      72.21 f
  fpu_mul/fpu_mul_frac_dp/U409/Y (INVX1_LVT)              0.32      72.53 r
  fpu_mul/fpu_mul_frac_dp/U376/Y (INVX1_LVT)              1.40      73.94 f
  fpu_mul/fpu_mul_frac_dp/U1712/Y (AOI21X1_LVT)           0.71      74.65 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[1]/D (DFFX1_LVT)
                                                          0.01      74.66 r
  data arrival time                                                 74.66

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[1]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.66
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[41]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[4]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[41]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[41]/QN (DFFX1_LVT)
                                                          0.20       0.21 r
  fpu_mul/fpu_mul_frac_dp/U236/Y (INVX0_LVT)             53.80      54.01 f
  fpu_mul/fpu_mul_frac_dp/U179/Y (INVX1_LVT)             11.91      65.91 r
  fpu_mul/fpu_mul_frac_dp/U276/Y (AO22X1_LVT)             5.61      71.52 r
  fpu_mul/fpu_mul_frac_dp/U574/Y (AO22X1_LVT)             0.12      71.64 r
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.13      71.77 f
  fpu_mul/fpu_mul_frac_dp/U345/Y (NAND3X0_LVT)            0.08      71.85 r
  fpu_mul/fpu_mul_frac_dp/U1577/Y (INVX1_LVT)             0.09      71.94 f
  fpu_mul/fpu_mul_frac_dp/U274/Y (AND2X1_LVT)             0.11      72.04 f
  fpu_mul/fpu_mul_frac_dp/U2013/Y (NBUFFX2_LVT)           0.17      72.21 f
  fpu_mul/fpu_mul_frac_dp/U409/Y (INVX1_LVT)              0.32      72.53 r
  fpu_mul/fpu_mul_frac_dp/U376/Y (INVX1_LVT)              1.40      73.94 f
  fpu_mul/fpu_mul_frac_dp/U1600/Y (AOI21X1_LVT)           0.71      74.65 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[4]/D (DFFX1_LVT)
                                                          0.01      74.66 r
  data arrival time                                                 74.66

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[4]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.66
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[41]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[7]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[41]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[41]/QN (DFFX1_LVT)
                                                          0.20       0.21 r
  fpu_mul/fpu_mul_frac_dp/U236/Y (INVX0_LVT)             53.80      54.01 f
  fpu_mul/fpu_mul_frac_dp/U179/Y (INVX1_LVT)             11.91      65.91 r
  fpu_mul/fpu_mul_frac_dp/U276/Y (AO22X1_LVT)             5.61      71.52 r
  fpu_mul/fpu_mul_frac_dp/U574/Y (AO22X1_LVT)             0.12      71.64 r
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.13      71.77 f
  fpu_mul/fpu_mul_frac_dp/U345/Y (NAND3X0_LVT)            0.08      71.85 r
  fpu_mul/fpu_mul_frac_dp/U1577/Y (INVX1_LVT)             0.09      71.94 f
  fpu_mul/fpu_mul_frac_dp/U274/Y (AND2X1_LVT)             0.11      72.04 f
  fpu_mul/fpu_mul_frac_dp/U2013/Y (NBUFFX2_LVT)           0.17      72.21 f
  fpu_mul/fpu_mul_frac_dp/U409/Y (INVX1_LVT)              0.32      72.53 r
  fpu_mul/fpu_mul_frac_dp/U376/Y (INVX1_LVT)              1.40      73.94 f
  fpu_mul/fpu_mul_frac_dp/U1718/Y (AOI21X1_LVT)           0.71      74.65 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[7]/D (DFFX1_LVT)
                                                          0.01      74.66 r
  data arrival time                                                 74.66

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[7]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.66
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[41]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[10]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[41]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[41]/QN (DFFX1_LVT)
                                                          0.20       0.21 r
  fpu_mul/fpu_mul_frac_dp/U236/Y (INVX0_LVT)             53.80      54.01 f
  fpu_mul/fpu_mul_frac_dp/U179/Y (INVX1_LVT)             11.91      65.91 r
  fpu_mul/fpu_mul_frac_dp/U276/Y (AO22X1_LVT)             5.61      71.52 r
  fpu_mul/fpu_mul_frac_dp/U574/Y (AO22X1_LVT)             0.12      71.64 r
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.13      71.77 f
  fpu_mul/fpu_mul_frac_dp/U345/Y (NAND3X0_LVT)            0.08      71.85 r
  fpu_mul/fpu_mul_frac_dp/U1577/Y (INVX1_LVT)             0.09      71.94 f
  fpu_mul/fpu_mul_frac_dp/U274/Y (AND2X1_LVT)             0.11      72.04 f
  fpu_mul/fpu_mul_frac_dp/U2013/Y (NBUFFX2_LVT)           0.17      72.21 f
  fpu_mul/fpu_mul_frac_dp/U409/Y (INVX1_LVT)              0.32      72.53 r
  fpu_mul/fpu_mul_frac_dp/U376/Y (INVX1_LVT)              1.40      73.94 f
  fpu_mul/fpu_mul_frac_dp/U2038/Y (AOI21X1_LVT)           0.71      74.65 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[10]/D (DFFX1_LVT)
                                                          0.01      74.66 r
  data arrival time                                                 74.66

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[10]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.66
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[41]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[8]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[41]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[41]/QN (DFFX1_LVT)
                                                          0.20       0.21 r
  fpu_mul/fpu_mul_frac_dp/U236/Y (INVX0_LVT)             53.80      54.01 f
  fpu_mul/fpu_mul_frac_dp/U179/Y (INVX1_LVT)             11.91      65.91 r
  fpu_mul/fpu_mul_frac_dp/U276/Y (AO22X1_LVT)             5.61      71.52 r
  fpu_mul/fpu_mul_frac_dp/U574/Y (AO22X1_LVT)             0.12      71.64 r
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.13      71.77 f
  fpu_mul/fpu_mul_frac_dp/U345/Y (NAND3X0_LVT)            0.08      71.85 r
  fpu_mul/fpu_mul_frac_dp/U1577/Y (INVX1_LVT)             0.09      71.94 f
  fpu_mul/fpu_mul_frac_dp/U274/Y (AND2X1_LVT)             0.11      72.04 f
  fpu_mul/fpu_mul_frac_dp/U2013/Y (NBUFFX2_LVT)           0.17      72.21 f
  fpu_mul/fpu_mul_frac_dp/U409/Y (INVX1_LVT)              0.32      72.53 r
  fpu_mul/fpu_mul_frac_dp/U376/Y (INVX1_LVT)              1.40      73.94 f
  fpu_mul/fpu_mul_frac_dp/U9/Y (AOI21X1_LVT)              0.71      74.65 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[8]/D (DFFX1_LVT)
                                                          0.01      74.66 r
  data arrival time                                                 74.66

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[8]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.66
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[41]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[52]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[41]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[41]/QN (DFFX1_LVT)
                                                          0.20       0.21 r
  fpu_mul/fpu_mul_frac_dp/U236/Y (INVX0_LVT)             53.80      54.01 f
  fpu_mul/fpu_mul_frac_dp/U179/Y (INVX1_LVT)             11.91      65.91 r
  fpu_mul/fpu_mul_frac_dp/U276/Y (AO22X1_LVT)             5.61      71.52 r
  fpu_mul/fpu_mul_frac_dp/U574/Y (AO22X1_LVT)             0.12      71.64 r
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.13      71.77 f
  fpu_mul/fpu_mul_frac_dp/U345/Y (NAND3X0_LVT)            0.08      71.85 r
  fpu_mul/fpu_mul_frac_dp/U1577/Y (INVX1_LVT)             0.09      71.94 f
  fpu_mul/fpu_mul_frac_dp/U274/Y (AND2X1_LVT)             0.11      72.04 f
  fpu_mul/fpu_mul_frac_dp/U2013/Y (NBUFFX2_LVT)           0.17      72.21 f
  fpu_mul/fpu_mul_frac_dp/U409/Y (INVX1_LVT)              0.32      72.53 r
  fpu_mul/fpu_mul_frac_dp/U376/Y (INVX1_LVT)              1.40      73.94 f
  fpu_mul/fpu_mul_frac_dp/U7/Y (AOI21X1_LVT)              0.71      74.65 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[52]/D (DFFX1_LVT)
                                                          0.01      74.66 r
  data arrival time                                                 74.66

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[52]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.66
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[7]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U2055/Y (NBUFFX2_LVT)           0.73      72.73 f
  fpu_mul/fpu_mul_frac_dp/U2077/Y (AOI22X1_LVT)           1.92      74.65 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[7]/D (DFFX1_LVT)
                                                          0.01      74.66 r
  data arrival time                                                 74.66

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[7]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.66
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[10]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U2055/Y (NBUFFX2_LVT)           0.73      72.73 f
  fpu_mul/fpu_mul_frac_dp/U2081/Y (AOI22X1_LVT)           1.92      74.65 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[10]/D (DFFX1_LVT)
                                                          0.01      74.66 r
  data arrival time                                                 74.66

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[10]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.66
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[53]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U2055/Y (NBUFFX2_LVT)           0.73      72.73 f
  fpu_mul/fpu_mul_frac_dp/U2057/Y (AOI22X1_LVT)           1.92      74.65 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[53]/D (DFFX1_LVT)
                                                          0.01      74.66 r
  data arrival time                                                 74.66

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[53]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.66
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U346/Y (NAND3X0_LVT)            0.08      71.92 f
  fpu_mul/fpu_mul_frac_dp/U343/Y (AND2X1_LVT)             0.08      72.00 f
  fpu_mul/fpu_mul_frac_dp/U2055/Y (NBUFFX2_LVT)           0.73      72.73 f
  fpu_mul/fpu_mul_frac_dp/U2067/Y (AOI22X1_LVT)           1.92      74.65 r
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[6]/D (DFFX1_LVT)
                                                          0.01      74.66 r
  data arrival time                                                 74.66

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre1/q_reg[6]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.66
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.29


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[32]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U345/Y (NAND3X0_LVT)            0.10      71.93 f
  fpu_mul/fpu_mul_frac_dp/U1577/Y (INVX1_LVT)             0.10      72.03 r
  fpu_mul/fpu_mul_frac_dp/U274/Y (AND2X1_LVT)             0.11      72.14 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (NBUFFX2_LVT)            0.18      72.32 r
  fpu_mul/fpu_mul_frac_dp/U2026/Y (AOI21X1_LVT)           2.29      74.61 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[32]/D (DFFX1_LVT)
                                                          0.01      74.62 f
  data arrival time                                                 74.62

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[32]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.62
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[2]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U345/Y (NAND3X0_LVT)            0.10      71.93 f
  fpu_mul/fpu_mul_frac_dp/U1577/Y (INVX1_LVT)             0.10      72.03 r
  fpu_mul/fpu_mul_frac_dp/U274/Y (AND2X1_LVT)             0.11      72.14 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (NBUFFX2_LVT)            0.18      72.32 r
  fpu_mul/fpu_mul_frac_dp/U2018/Y (AOI21X1_LVT)           2.29      74.61 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[2]/D (DFFX1_LVT)
                                                          0.01      74.62 f
  data arrival time                                                 74.62

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[2]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.62
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[3]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U345/Y (NAND3X0_LVT)            0.10      71.93 f
  fpu_mul/fpu_mul_frac_dp/U1577/Y (INVX1_LVT)             0.10      72.03 r
  fpu_mul/fpu_mul_frac_dp/U274/Y (AND2X1_LVT)             0.11      72.14 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (NBUFFX2_LVT)            0.18      72.32 r
  fpu_mul/fpu_mul_frac_dp/U2036/Y (AOI21X1_LVT)           2.29      74.61 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[3]/D (DFFX1_LVT)
                                                          0.01      74.62 f
  data arrival time                                                 74.62

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[3]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.62
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[5]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U345/Y (NAND3X0_LVT)            0.10      71.93 f
  fpu_mul/fpu_mul_frac_dp/U1577/Y (INVX1_LVT)             0.10      72.03 r
  fpu_mul/fpu_mul_frac_dp/U274/Y (AND2X1_LVT)             0.11      72.14 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (NBUFFX2_LVT)            0.18      72.32 r
  fpu_mul/fpu_mul_frac_dp/U2032/Y (AOI21X1_LVT)           2.29      74.61 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[5]/D (DFFX1_LVT)
                                                          0.01      74.62 f
  data arrival time                                                 74.62

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[5]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.62
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[6]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U345/Y (NAND3X0_LVT)            0.10      71.93 f
  fpu_mul/fpu_mul_frac_dp/U1577/Y (INVX1_LVT)             0.10      72.03 r
  fpu_mul/fpu_mul_frac_dp/U274/Y (AND2X1_LVT)             0.11      72.14 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (NBUFFX2_LVT)            0.18      72.32 r
  fpu_mul/fpu_mul_frac_dp/U2022/Y (AOI21X1_LVT)           2.29      74.61 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[6]/D (DFFX1_LVT)
                                                          0.01      74.62 f
  data arrival time                                                 74.62

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[6]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.62
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[12]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U345/Y (NAND3X0_LVT)            0.10      71.93 f
  fpu_mul/fpu_mul_frac_dp/U1577/Y (INVX1_LVT)             0.10      72.03 r
  fpu_mul/fpu_mul_frac_dp/U274/Y (AND2X1_LVT)             0.11      72.14 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (NBUFFX2_LVT)            0.18      72.32 r
  fpu_mul/fpu_mul_frac_dp/U2034/Y (AOI21X1_LVT)           2.29      74.61 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[12]/D (DFFX1_LVT)
                                                          0.01      74.62 f
  data arrival time                                                 74.62

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[12]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.62
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[13]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U345/Y (NAND3X0_LVT)            0.10      71.93 f
  fpu_mul/fpu_mul_frac_dp/U1577/Y (INVX1_LVT)             0.10      72.03 r
  fpu_mul/fpu_mul_frac_dp/U274/Y (AND2X1_LVT)             0.11      72.14 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (NBUFFX2_LVT)            0.18      72.32 r
  fpu_mul/fpu_mul_frac_dp/U2020/Y (AOI21X1_LVT)           2.29      74.61 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[13]/D (DFFX1_LVT)
                                                          0.01      74.62 f
  data arrival time                                                 74.62

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[13]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.62
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[49]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U345/Y (NAND3X0_LVT)            0.10      71.93 f
  fpu_mul/fpu_mul_frac_dp/U1577/Y (INVX1_LVT)             0.10      72.03 r
  fpu_mul/fpu_mul_frac_dp/U274/Y (AND2X1_LVT)             0.11      72.14 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (NBUFFX2_LVT)            0.18      72.32 r
  fpu_mul/fpu_mul_frac_dp/U8/Y (AOI21X1_LVT)              2.29      74.61 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[49]/D (DFFX1_LVT)
                                                          0.01      74.62 f
  data arrival time                                                 74.62

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[49]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.62
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.33


  Startpoint: fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[24]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_mul/fpu_mul_frac_dp/i_mstg_xtra_regs/q_reg[39]/Q (DFFX1_LVT)
                                                          0.18       0.19 f
  fpu_mul/fpu_mul_frac_dp/U327/Y (INVX1_LVT)             30.04      30.23 r
  fpu_mul/fpu_mul_frac_dp/U328/Y (INVX1_LVT)             17.78      48.01 f
  fpu_mul/fpu_mul_frac_dp/U577/Y (AO22X1_LVT)            23.48      71.49 f
  fpu_mul/fpu_mul_frac_dp/U580/Y (AO22X1_LVT)             0.11      71.61 f
  fpu_mul/fpu_mul_frac_dp/U588/Y (AO22X1_LVT)             0.11      71.72 f
  fpu_mul/fpu_mul_frac_dp/U347/Y (AOI22X1_LVT)            0.12      71.84 r
  fpu_mul/fpu_mul_frac_dp/U345/Y (NAND3X0_LVT)            0.10      71.93 f
  fpu_mul/fpu_mul_frac_dp/U1577/Y (INVX1_LVT)             0.10      72.03 r
  fpu_mul/fpu_mul_frac_dp/U274/Y (AND2X1_LVT)             0.11      72.14 r
  fpu_mul/fpu_mul_frac_dp/U335/Y (NBUFFX2_LVT)            0.18      72.32 r
  fpu_mul/fpu_mul_frac_dp/U1953/Y (AOI21X1_LVT)           2.29      74.61 f
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[24]/D (DFFX1_LVT)
                                                          0.01      74.62 f
  data arrival time                                                 74.62

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_mul/fpu_mul_frac_dp/i_m5stg_frac_pre2/q_reg[24]/CLK (DFFX1_LVT)
                                                                    74.99 r
  library setup time                                     -0.04      74.95
  data required time                                                74.95
  ------------------------------------------------------------------------------
  data required time                                                74.95
  data arrival time                                                -74.62
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.33


1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 100.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Sun May 19 20:45:27 2019
****************************************

No constrained paths.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-slack_lesser_than 100.00
	-max_paths 100
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Sun May 19 20:45:27 2019
****************************************

No constrained paths.

1
****************************************
Report : timing
	-path_type full
	-delay_type max
	-max_paths 1
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Sun May 19 20:45:27 2019
****************************************

Warning: There are 39 invalid end points for constrained paths. (UITE-416)

  Startpoint: fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[51]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: max

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/CLK (DFFX1_LVT)
                                                          0.00       0.01 r
  fpu_in/fpu_in_ctl/i_inq_wrptr/q_reg[0]/QN (DFFX1_LVT)
                                                          0.12       0.13 r
  U1626/Y (AO221X1_LVT)                                   9.55       9.68 r
  U1627/Y (AO221X1_LVT)                                   0.18       9.86 r
  U1588/Y (OA21X1_LVT)                                    0.68      10.54 r
  U1520/Y (NOR3X0_LVT)                                    1.47      12.01 f
  U1559/Y (NBUFFX2_LVT)                                   0.57      12.58 f
  U1546/Y (NOR2X0_LVT)                                    0.76      13.34 r
  U1806/Y (NBUFFX2_LVT)                                   4.40      17.74 r
  U1569/Y (AO222X1_LVT)                                  52.45      70.20 r
  fpu_add/U62/Y (NBUFFX2_LVT)                             4.63      74.83 r
  fpu_add/fpu_add_frac_dp/U28/Y (AND2X1_LVT)              0.10      74.92 r
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[51]/D (DFFX1_LVT)
                                                          0.01      74.93 r
  data arrival time                                                 74.93

  clock ideal_clock (rise edge)                          75.00      75.00
  clock network delay (ideal)                             0.00      75.00
  clock reconvergence pessimism                           0.00      75.00
  clock uncertainty                                      -0.01      74.99
  fpu_add/fpu_add_frac_dp/i_a1stg_in2a/q_reg[51]/CLK (DFFX1_LVT)    74.99 r
  library setup time                                     -0.06      74.93
  data required time                                                74.93
  ------------------------------------------------------------------------------
  data required time                                                74.93
  data arrival time                                                -74.93
  ------------------------------------------------------------------------------
  slack (VIOLATED: increase significant digits)                      0.00


1
****************************************
Report : timing
	-path_type full
	-delay_type min
	-max_paths 1
	-sort_by slack
Design : fpu
Version: L-2016.06-SP3-1
Date   : Sun May 19 20:45:27 2019
****************************************

Warning: There are 39 invalid end points for constrained paths. (UITE-416)

  Startpoint: fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[44]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Endpoint: fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[44]
               (rising edge-triggered flip-flop clocked by ideal_clock)
  Path Group: ideal_clock
  Path Type: min

  Point                                                   Incr       Path
  ------------------------------------------------------------------------------
  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[44]/CLK (DFFX1_LVT)
                                                          0.00       0.00 r
  fpu_div/fpu_div_frac_dp/i_div_norm_inv/q_reg[44]/QN (DFFX1_LVT)
                                                          0.08       0.08 f
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[44]/RSTB (DFFSSRX1_LVT)
                                                          0.02       0.10 f
  data arrival time                                                  0.10

  clock ideal_clock (rise edge)                           0.00       0.00
  clock network delay (ideal)                             0.01       0.01
  clock reconvergence pessimism                           0.00       0.01
  clock uncertainty                                       0.01       0.02
  fpu_div/fpu_div_frac_dp/i_div_shl_data/q_reg[44]/CLK (DFFSSRX1_LVT)
                                                                     0.02 r
  library hold time                                      -0.05      -0.03
  data required time                                                -0.03
  ------------------------------------------------------------------------------
  data required time                                                -0.03
  data arrival time                                                 -0.10
  ------------------------------------------------------------------------------
  slack (MET)                                                        0.13


1
