// Seed: 3208143143
module module_0 (
    output tri0 id_0,
    input wor id_1,
    input tri1 id_2,
    output tri0 id_3,
    input wire id_4,
    output supply0 id_5 id_12,
    input tri1 id_6,
    output supply0 id_7,
    output wire id_8
    , id_13,
    output wor id_9,
    input supply0 id_10
);
  supply1 id_14;
  assign module_1.id_4 = 0;
  assign id_7 = id_14;
  wire id_15;
  assign id_5 = 1;
endmodule
module module_1 (
    output wor id_0,
    input wor id_1,
    input wand id_2,
    output supply1 id_3,
    input tri1 id_4,
    output wor id_5,
    input tri0 id_6,
    input uwire id_7,
    input uwire id_8,
    output supply1 id_9,
    output wor id_10,
    input supply1 id_11,
    input tri0 id_12
    , id_17,
    input wor id_13,
    input tri0 id_14,
    output wire id_15
);
  wire id_18;
  module_0 modCall_1 (
      id_15,
      id_2,
      id_6,
      id_3,
      id_2,
      id_3,
      id_4,
      id_10,
      id_5,
      id_10,
      id_2
  );
endmodule
