Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (win64) Build 5239630 Fri Nov 08 22:35:27 MST 2024
| Date         : Sun Mar  1 14:20:06 2026
| Host         : FY-6302-09 running 64-bit major release  (build 9200)
| Command      : report_drc -file design_2_wrapper_drc_routed.rpt -pb design_2_wrapper_drc_routed.pb -rpx design_2_wrapper_drc_routed.rpx
| Design       : design_2_wrapper
| Device       : xc7z020clg484-1
| Speed File   : -1
| Design State : Fully Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 27
+-------------+------------------+----------------------------+--------+
| Rule        | Severity         | Description                | Checks |
+-------------+------------------+----------------------------+--------+
| IOSTDTYPE-1 | Critical Warning | IOStandard Type            | 14     |
| DPIP-1      | Warning          | Input pipelining           | 4      |
| DPOP-2      | Warning          | MREG Output pipelining     | 2      |
| PDCN-1569   | Warning          | LUT equation term check    | 3      |
| PDRC-140    | Warning          | SLICE_PairEqSame_A6A5_WARN | 1      |
| PDRC-142    | Warning          | SLICE_PairEqSame_B6B5_WARN | 1      |
| RTSTAT-10   | Warning          | No routable loads          | 1      |
| ZPS7-1      | Warning          | PS7 block required         | 1      |
+-------------+------------------+----------------------------+--------+

2. REPORT DETAILS
-----------------
IOSTDTYPE-1#1 Critical Warning
IOStandard Type  
I/O port dZmodADC_Data_0[0] is Single-Ended but has an IOStandard of LVDS_25 which can only support Differential
Related violations: <none>

IOSTDTYPE-1#2 Critical Warning
IOStandard Type  
I/O port dZmodADC_Data_0[10] is Single-Ended but has an IOStandard of LVDS_25 which can only support Differential
Related violations: <none>

IOSTDTYPE-1#3 Critical Warning
IOStandard Type  
I/O port dZmodADC_Data_0[11] is Single-Ended but has an IOStandard of LVDS_25 which can only support Differential
Related violations: <none>

IOSTDTYPE-1#4 Critical Warning
IOStandard Type  
I/O port dZmodADC_Data_0[12] is Single-Ended but has an IOStandard of LVDS_25 which can only support Differential
Related violations: <none>

IOSTDTYPE-1#5 Critical Warning
IOStandard Type  
I/O port dZmodADC_Data_0[13] is Single-Ended but has an IOStandard of LVDS_25 which can only support Differential
Related violations: <none>

IOSTDTYPE-1#6 Critical Warning
IOStandard Type  
I/O port dZmodADC_Data_0[1] is Single-Ended but has an IOStandard of LVDS_25 which can only support Differential
Related violations: <none>

IOSTDTYPE-1#7 Critical Warning
IOStandard Type  
I/O port dZmodADC_Data_0[2] is Single-Ended but has an IOStandard of LVDS_25 which can only support Differential
Related violations: <none>

IOSTDTYPE-1#8 Critical Warning
IOStandard Type  
I/O port dZmodADC_Data_0[3] is Single-Ended but has an IOStandard of LVDS_25 which can only support Differential
Related violations: <none>

IOSTDTYPE-1#9 Critical Warning
IOStandard Type  
I/O port dZmodADC_Data_0[4] is Single-Ended but has an IOStandard of LVDS_25 which can only support Differential
Related violations: <none>

IOSTDTYPE-1#10 Critical Warning
IOStandard Type  
I/O port dZmodADC_Data_0[5] is Single-Ended but has an IOStandard of LVDS_25 which can only support Differential
Related violations: <none>

IOSTDTYPE-1#11 Critical Warning
IOStandard Type  
I/O port dZmodADC_Data_0[6] is Single-Ended but has an IOStandard of LVDS_25 which can only support Differential
Related violations: <none>

IOSTDTYPE-1#12 Critical Warning
IOStandard Type  
I/O port dZmodADC_Data_0[7] is Single-Ended but has an IOStandard of LVDS_25 which can only support Differential
Related violations: <none>

IOSTDTYPE-1#13 Critical Warning
IOStandard Type  
I/O port dZmodADC_Data_0[8] is Single-Ended but has an IOStandard of LVDS_25 which can only support Differential
Related violations: <none>

IOSTDTYPE-1#14 Critical Warning
IOStandard Type  
I/O port dZmodADC_Data_0[9] is Single-Ended but has an IOStandard of LVDS_25 which can only support Differential
Related violations: <none>

DPIP-1#1 Warning
Input pipelining  
DSP design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0 input design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#2 Warning
Input pipelining  
DSP design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0 input design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#3 Warning
Input pipelining  
DSP design_2_i/ZmodScopeController_0/U0/InstCh2ADC_Calibration/cCalibMult0 input design_2_i/ZmodScopeController_0/U0/InstCh2ADC_Calibration/cCalibMult0/A[29:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPIP-1#4 Warning
Input pipelining  
DSP design_2_i/ZmodScopeController_0/U0/InstCh2ADC_Calibration/cCalibMult0 input design_2_i/ZmodScopeController_0/U0/InstCh2ADC_Calibration/cCalibMult0/B[17:0] is not pipelined. Pipelining DSP48 input will improve performance.
Related violations: <none>

DPOP-2#1 Warning
MREG Output pipelining  
DSP design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0 multiplier stage design_2_i/ZmodScopeController_0/U0/InstCh1ADC_Calibration/cCalibMult0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

DPOP-2#2 Warning
MREG Output pipelining  
DSP design_2_i/ZmodScopeController_0/U0/InstCh2ADC_Calibration/cCalibMult0 multiplier stage design_2_i/ZmodScopeController_0/U0/InstCh2ADC_Calibration/cCalibMult0/P[47:0] is not pipelined (MREG=0). Pipelining the multiplier function will improve performance and will save significant power so it is suggested whenever possible to fully pipeline this function.  If this multiplier was inferred, it is suggested to describe an additional register stage after this function.  If there is no registered adder/accumulator following the multiply function, two pipeline stages are suggested to allow both the MREG and PREG registers to be used.  If the DSP48 was instantiated in the design, it is suggested to set both the MREG and PREG attributes to 1 when performing multiply functions.
Related violations: <none>

PDCN-1569#1 Warning
LUT equation term check  
Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#2 Warning
LUT equation term check  
Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O6=(A4*A3)+(A4*(~A3)*(~A1))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDCN-1569#3 Warning
LUT equation term check  
Used physical LUT pin 'A6' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O6=(A4*A3)+(A4*(~A3)*(~A1))+((~A4))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
Related violations: <none>

PDRC-140#1 Warning
SLICE_PairEqSame_A6A5_WARN  
Luts A6LUT and A5LUT in use in site SLICE_X102Y46 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

PDRC-142#1 Warning
SLICE_PairEqSame_B6B5_WARN  
Luts B6LUT and B5LUT in use in site SLICE_X66Y30 with different equations without A6 pin connected to Global Logic High.
Related violations: <none>

RTSTAT-10#1 Warning
No routable loads  
34 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_3_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0],
dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS,
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0],
dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0],
design_2_i/ZmodScopeController_0/U0/InstDataPath/InstADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i,
design_2_i/ZmodScopeController_0/U0/InstDataPath/InstADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/empty_fwft_i,
design_2_i/ZmodScopeController_0/U0/InstDataPath/InstADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0],
design_2_i/ZmodScopeController_0/U0/InstDataPath/InstADC_FIFO/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.wr_rst_reg[2:0]
 (the first 15 of 28 listed nets/buses).
Related violations: <none>

ZPS7-1#1 Warning
PS7 block required  
The PS7 cell must be used in this Zynq design in order to enable correct default configuration.
Related violations: <none>


