input 0 0 a1
input 1 1 a1
input 2 2 a1
input 3 3 a1
input 4 0 a2
input 5 1 a2
input 6 2 a2
input 7 3 a2
input 8 0 b
input 9 1 b
input 10 2 b
input 11 3 b
input 12 0 clk
input 13 0 in_valid
latch 0 0 assume_1_violate
latch 1 0 copy1.a_reg
latch 2 1 copy1.a_reg
latch 3 2 copy1.a_reg
latch 4 3 copy1.a_reg
latch 5 0 copy1.b_reg
latch 6 1 copy1.b_reg
latch 7 2 copy1.b_reg
latch 8 3 copy1.b_reg
latch 9 0 copy1.counter
latch 10 1 copy1.counter
latch 11 2 copy1.counter
latch 12 0 copy1.busy
latch 12 0 copy1.finish_next
latch 13 0 copy2.a_reg
latch 14 1 copy2.a_reg
latch 15 2 copy2.a_reg
latch 16 3 copy2.a_reg
latch 17 0 copy2.b_reg
latch 18 0 copy2.busy
latch 19 0 copy2.counter
latch 20 1 copy2.counter
latch 21 2 copy2.counter
latch 22 0 copy1.o
latch 22 0 copy1.o_reg
latch 22 0 o1
latch 23 1 copy1.o
latch 23 1 copy1.o_reg
latch 23 1 o1
latch 24 2 copy1.o
latch 24 2 copy1.o_reg
latch 24 2 o1
latch 25 3 copy1.o
latch 25 3 copy1.o_reg
latch 25 3 o1
latch 26 4 copy1.o
latch 26 4 copy1.o_reg
latch 26 4 o1
latch 27 5 copy1.o
latch 27 5 copy1.o_reg
latch 27 5 o1
latch 28 6 copy1.o
latch 28 6 copy1.o_reg
latch 28 6 o1
latch 29 7 copy1.o
latch 29 7 copy1.o_reg
latch 29 7 o1
latch 30 0 copy2.o
latch 30 0 copy2.o_reg
latch 30 0 o2
latch 31 1 copy2.o
latch 31 1 copy2.o_reg
latch 31 1 o2
latch 32 2 copy2.o
latch 32 2 copy2.o_reg
latch 32 2 o2
latch 33 3 copy2.o
latch 33 3 copy2.o_reg
latch 33 3 o2
latch 34 4 copy2.o
latch 34 4 copy2.o_reg
latch 34 4 o2
latch 35 5 copy2.o
latch 35 5 copy2.o_reg
latch 35 5 o2
latch 36 6 copy2.o
latch 36 6 copy2.o_reg
latch 36 6 o2
latch 37 7 copy2.o
latch 37 7 copy2.o_reg
latch 37 7 o2
latch 38 0 copy1.finish
latch 38 0 copy1.out_valid
latch 38 0 out_valid1
latch 39 0 copy2.finish
latch 39 0 copy2.out_valid
latch 39 0 out_valid2
