@ARTICLE{7738524, 
author={Y. H. Chen and T. Krishna and J. S. Emer and V. Sze}, 
journal={IEEE Journal of Solid-State Circuits}, 
title={Eyeriss: An Energy-Efficient Reconfigurable Accelerator for Deep Convolutional Neural Networks}, 
year={2017}, 
volume={52}, 
number={1}, 
pages={127-138}, 
keywords={DRAM chips;data flow computing;energy conservation;feedforward neural nets;learning (artificial intelligence);neural net architecture;power aware computing;reconfigurable architectures;AI systems;AlexNet;CNN shapes;DRAM accesses;Eyeriss;MAC;RS dataflow reconfiguration;accelerator chip;convolutional layers;data movement energy cost;dataflow processing;deep convolutional neural networks;energy efficiency;energy-efficient reconfigurable accelerator;multiply and accumulation;off-chip DRAM;reconfiguring architecture;row stationary;spatial architecture;Clocks;Computer architecture;Hardware;Neural networks;Random access memory;Shape;Throughput;Convolutional neural networks (CNNs);dataflow processing;deep learning;energy-efficient accelerators;spatial architecture}, 
doi={10.1109/JSSC.2016.2616357}, 
ISSN={0018-9200}, 
month={Jan},}