QuestaSim-64 vmap 2021.2_1 Lib Mapping Utility 2021.05 May 15 2021
vmap adc_dac_if_phy_v1_0_0 /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/adc_dac_if_phy_v1_0_0 
Modifying modelsim.ini
QuestaSim-64 vlog 2021.2_1 Compiler 2021.05 May 15 2021
Start time: 11:30:48 on Jul 13,2023
vlog -64 -L adc_dac_if_phy_v1_0_0 "+incdir+/home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/.cxl.ip/incl" -sv -svinputport=relaxed -work adc_dac_if_phy_v1_0_0 -f /home/binhkieudo/Workspace/XRPIX/serv/build/servant_1.2.1/nexys_a7-vivado/servant_1.2.1.cache/compile_simlib/questa/adc_dac_if_phy_v1_0_0/.cxl.systemverilog.adc_dac_if_phy_v1_0_0.adc_dac_if_phy_v1_0_0.lin64.cmf 
-- Compiling module adc_dac_if_phy_v1_0_0_xphy_wrapper
-- Compiling module adc_dac_if_phy_v1_0_0_bank_wrapper
-- Compiling module adc_dac_if_phy_v1_0_0_pll

Top level modules:
	adc_dac_if_phy_v1_0_0_xphy_wrapper
	adc_dac_if_phy_v1_0_0_pll
End time: 11:30:48 on Jul 13,2023, Elapsed time: 0:00:00
Errors: 0, Warnings: 0
