// Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
// Date        : Fri Mar  9 20:21:23 2018
// Host        : Saldytuvas running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode funcsim
//               E:/Development/sinus_v2/sinus_v2/sinus.srcs/sources_1/bd/design_1/ip/design_1_clocker_0_0/design_1_clocker_0_0_sim_netlist.v
// Design      : design_1_clocker_0_0
// Purpose     : This verilog netlist is a functional simulation representation of the design and should not be modified
//               or synthesized. This netlist cannot be used for SDF annotated simulation.
// Device      : xc7a35ticsg324-1L
// --------------------------------------------------------------------------------
`timescale 1 ps / 1 ps

(* CHECK_LICENSE_TYPE = "design_1_clocker_0_0,clocker,{}" *) (* DowngradeIPIdentifiedWarnings = "yes" *) (* X_CORE_INFO = "clocker,Vivado 2017.4" *) 
(* NotValidForBitStream *)
module design_1_clocker_0_0
   (in_12288,
    out_lrclock,
    out_bclock);
  input in_12288;
  output out_lrclock;
  output out_bclock;

  wire in_12288;
  wire out_bclock;
  wire out_lrclock;

  design_1_clocker_0_0_clocker inst
       (.in_12288(in_12288),
        .out_bclock(out_bclock),
        .out_lrclock(out_lrclock));
endmodule

(* ORIG_REF_NAME = "clocker" *) 
module design_1_clocker_0_0_clocker
   (out_bclock,
    out_lrclock,
    in_12288);
  output out_bclock;
  output out_lrclock;
  input in_12288;

  wire [4:0]\^bclk_divider ;
  wire \bclk_divider[1]_i_1_n_0 ;
  wire \bclk_divider[2]_i_1_n_0 ;
  wire \bclk_divider[3]_i_1_n_0 ;
  wire \bclk_divider[4]_i_1_n_0 ;
  wire \bclk_divider[4]_i_2_n_0 ;
  wire bclk_divider_n_0;
  wire in_12288;
  wire [4:0]lrclk_divider;
  wire \lrclk_divider[0]_i_1_n_0 ;
  wire \lrclk_divider[1]_i_1_n_0 ;
  wire \lrclk_divider[2]_i_1_n_0 ;
  wire \lrclk_divider[3]_i_1_n_0 ;
  wire \lrclk_divider[4]_i_1_n_0 ;
  wire \lrclk_divider[4]_i_2_n_0 ;
  wire out_bclock;
  wire out_bclock_i_1_n_0;
  wire out_lrclock;
  wire out_lrclock_i_1_n_0;

  LUT1 #(
    .INIT(2'h1)) 
    bclk_divider
       (.I0(\^bclk_divider [0]),
        .O(bclk_divider_n_0));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \bclk_divider[1]_i_1 
       (.I0(\^bclk_divider [0]),
        .I1(\^bclk_divider [1]),
        .O(\bclk_divider[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair2" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \bclk_divider[2]_i_1 
       (.I0(\^bclk_divider [0]),
        .I1(\^bclk_divider [1]),
        .I2(\^bclk_divider [2]),
        .O(\bclk_divider[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \bclk_divider[3]_i_1 
       (.I0(\^bclk_divider [1]),
        .I1(\^bclk_divider [0]),
        .I2(\^bclk_divider [2]),
        .I3(\^bclk_divider [3]),
        .O(\bclk_divider[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h00020000)) 
    \bclk_divider[4]_i_1 
       (.I0(\^bclk_divider [1]),
        .I1(\^bclk_divider [2]),
        .I2(\^bclk_divider [4]),
        .I3(\^bclk_divider [3]),
        .I4(\^bclk_divider [0]),
        .O(\bclk_divider[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair1" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \bclk_divider[4]_i_2 
       (.I0(\^bclk_divider [2]),
        .I1(\^bclk_divider [0]),
        .I2(\^bclk_divider [1]),
        .I3(\^bclk_divider [3]),
        .I4(\^bclk_divider [4]),
        .O(\bclk_divider[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bclk_divider_reg[0] 
       (.C(in_12288),
        .CE(1'b1),
        .D(bclk_divider_n_0),
        .Q(\^bclk_divider [0]),
        .R(\bclk_divider[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bclk_divider_reg[1] 
       (.C(in_12288),
        .CE(1'b1),
        .D(\bclk_divider[1]_i_1_n_0 ),
        .Q(\^bclk_divider [1]),
        .R(\bclk_divider[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bclk_divider_reg[2] 
       (.C(in_12288),
        .CE(1'b1),
        .D(\bclk_divider[2]_i_1_n_0 ),
        .Q(\^bclk_divider [2]),
        .R(\bclk_divider[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bclk_divider_reg[3] 
       (.C(in_12288),
        .CE(1'b1),
        .D(\bclk_divider[3]_i_1_n_0 ),
        .Q(\^bclk_divider [3]),
        .R(\bclk_divider[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0)) 
    \bclk_divider_reg[4] 
       (.C(in_12288),
        .CE(1'b1),
        .D(\bclk_divider[4]_i_2_n_0 ),
        .Q(\^bclk_divider [4]),
        .R(\bclk_divider[4]_i_1_n_0 ));
  LUT1 #(
    .INIT(2'h1)) 
    \lrclk_divider[0]_i_1 
       (.I0(lrclk_divider[0]),
        .O(\lrclk_divider[0]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT2 #(
    .INIT(4'h6)) 
    \lrclk_divider[1]_i_1 
       (.I0(lrclk_divider[0]),
        .I1(lrclk_divider[1]),
        .O(\lrclk_divider[1]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair3" *) 
  LUT3 #(
    .INIT(8'h78)) 
    \lrclk_divider[2]_i_1 
       (.I0(lrclk_divider[0]),
        .I1(lrclk_divider[1]),
        .I2(lrclk_divider[2]),
        .O(\lrclk_divider[2]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT4 #(
    .INIT(16'h7F80)) 
    \lrclk_divider[3]_i_1 
       (.I0(lrclk_divider[1]),
        .I1(lrclk_divider[0]),
        .I2(lrclk_divider[2]),
        .I3(lrclk_divider[3]),
        .O(\lrclk_divider[3]_i_1_n_0 ));
  LUT5 #(
    .INIT(32'h40000000)) 
    \lrclk_divider[4]_i_1 
       (.I0(lrclk_divider[4]),
        .I1(lrclk_divider[2]),
        .I2(lrclk_divider[1]),
        .I3(lrclk_divider[3]),
        .I4(lrclk_divider[0]),
        .O(\lrclk_divider[4]_i_1_n_0 ));
  (* SOFT_HLUTNM = "soft_lutpair0" *) 
  LUT5 #(
    .INIT(32'h7FFF8000)) 
    \lrclk_divider[4]_i_2 
       (.I0(lrclk_divider[2]),
        .I1(lrclk_divider[0]),
        .I2(lrclk_divider[1]),
        .I3(lrclk_divider[3]),
        .I4(lrclk_divider[4]),
        .O(\lrclk_divider[4]_i_2_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \lrclk_divider_reg[0] 
       (.C(out_bclock),
        .CE(1'b1),
        .D(\lrclk_divider[0]_i_1_n_0 ),
        .Q(lrclk_divider[0]),
        .R(\lrclk_divider[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \lrclk_divider_reg[1] 
       (.C(out_bclock),
        .CE(1'b1),
        .D(\lrclk_divider[1]_i_1_n_0 ),
        .Q(lrclk_divider[1]),
        .R(\lrclk_divider[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \lrclk_divider_reg[2] 
       (.C(out_bclock),
        .CE(1'b1),
        .D(\lrclk_divider[2]_i_1_n_0 ),
        .Q(lrclk_divider[2]),
        .R(\lrclk_divider[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \lrclk_divider_reg[3] 
       (.C(out_bclock),
        .CE(1'b1),
        .D(\lrclk_divider[3]_i_1_n_0 ),
        .Q(lrclk_divider[3]),
        .R(\lrclk_divider[4]_i_1_n_0 ));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    \lrclk_divider_reg[4] 
       (.C(out_bclock),
        .CE(1'b1),
        .D(\lrclk_divider[4]_i_2_n_0 ),
        .Q(lrclk_divider[4]),
        .R(\lrclk_divider[4]_i_1_n_0 ));
  LUT6 #(
    .INIT(64'hFFEFFFFF00100000)) 
    out_bclock_i_1
       (.I0(\^bclk_divider [4]),
        .I1(\^bclk_divider [3]),
        .I2(\^bclk_divider [1]),
        .I3(\^bclk_divider [2]),
        .I4(\^bclk_divider [0]),
        .I5(out_bclock),
        .O(out_bclock_i_1_n_0));
  FDRE #(
    .INIT(1'b0)) 
    out_bclock_reg
       (.C(in_12288),
        .CE(1'b1),
        .D(out_bclock_i_1_n_0),
        .Q(out_bclock),
        .R(1'b0));
  LUT6 #(
    .INIT(64'hFFFF7FFF00008000)) 
    out_lrclock_i_1
       (.I0(lrclk_divider[2]),
        .I1(lrclk_divider[3]),
        .I2(lrclk_divider[0]),
        .I3(lrclk_divider[1]),
        .I4(lrclk_divider[4]),
        .I5(out_lrclock),
        .O(out_lrclock_i_1_n_0));
  FDRE #(
    .INIT(1'b0),
    .IS_C_INVERTED(1'b1)) 
    out_lrclock_reg
       (.C(out_bclock),
        .CE(1'b1),
        .D(out_lrclock_i_1_n_0),
        .Q(out_lrclock),
        .R(1'b0));
endmodule
`ifndef GLBL
`define GLBL
`timescale  1 ps / 1 ps

module glbl ();

    parameter ROC_WIDTH = 100000;
    parameter TOC_WIDTH = 0;

//--------   STARTUP Globals --------------
    wire GSR;
    wire GTS;
    wire GWE;
    wire PRLD;
    tri1 p_up_tmp;
    tri (weak1, strong0) PLL_LOCKG = p_up_tmp;

    wire PROGB_GLBL;
    wire CCLKO_GLBL;
    wire FCSBO_GLBL;
    wire [3:0] DO_GLBL;
    wire [3:0] DI_GLBL;
   
    reg GSR_int;
    reg GTS_int;
    reg PRLD_int;

//--------   JTAG Globals --------------
    wire JTAG_TDO_GLBL;
    wire JTAG_TCK_GLBL;
    wire JTAG_TDI_GLBL;
    wire JTAG_TMS_GLBL;
    wire JTAG_TRST_GLBL;

    reg JTAG_CAPTURE_GLBL;
    reg JTAG_RESET_GLBL;
    reg JTAG_SHIFT_GLBL;
    reg JTAG_UPDATE_GLBL;
    reg JTAG_RUNTEST_GLBL;

    reg JTAG_SEL1_GLBL = 0;
    reg JTAG_SEL2_GLBL = 0 ;
    reg JTAG_SEL3_GLBL = 0;
    reg JTAG_SEL4_GLBL = 0;

    reg JTAG_USER_TDO1_GLBL = 1'bz;
    reg JTAG_USER_TDO2_GLBL = 1'bz;
    reg JTAG_USER_TDO3_GLBL = 1'bz;
    reg JTAG_USER_TDO4_GLBL = 1'bz;

    assign (strong1, weak0) GSR = GSR_int;
    assign (strong1, weak0) GTS = GTS_int;
    assign (weak1, weak0) PRLD = PRLD_int;

    initial begin
	GSR_int = 1'b1;
	PRLD_int = 1'b1;
	#(ROC_WIDTH)
	GSR_int = 1'b0;
	PRLD_int = 1'b0;
    end

    initial begin
	GTS_int = 1'b1;
	#(TOC_WIDTH)
	GTS_int = 1'b0;
    end

endmodule
`endif
