<stg><name>Crypto_Pipeline_POLY_ADD_LOOP15</name>


<trans_list>

<trans id="154" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="149" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="150" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="13" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %j_11 = alloca i32 1

]]></Node>
<StgValue><ssdm name="j_11"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:1 %RAMSel1_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel1_cast

]]></Node>
<StgValue><ssdm name="RAMSel1_cast_read"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
newFuncRoot:2 %RAMSel_cast_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %RAMSel_cast

]]></Node>
<StgValue><ssdm name="RAMSel_cast_read"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="13" op_1_bw="13">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i13 0, i13 %j_11

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc183.1

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="13" op_0_bw="13" op_1_bw="0">
<![CDATA[
for.inc183.1:0 %j = load i13 %j_11

]]></Node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc183.1:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="1" op_0_bw="1" op_1_bw="13" op_2_bw="32">
<![CDATA[
for.inc183.1:2 %tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i13.i32, i13 %j, i32 12

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc183.1:3 %br_ln121 = br i1 %tmp, void %for.inc183.1.split, void %for.inc183.2.preheader.exitStub

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="18" bw="64" op_0_bw="13">
<![CDATA[
for.inc183.1.split:0 %j_11_cast78 = zext i13 %j

]]></Node>
<StgValue><ssdm name="j_11_cast78"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="12" op_0_bw="13">
<![CDATA[
for.inc183.1.split:1 %empty = trunc i13 %j

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="22" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc183.1.split:4 %DataRAM_1_addr_6 = getelementptr i32 %DataRAM_1, i64 0, i64 %j_11_cast78

]]></Node>
<StgValue><ssdm name="DataRAM_1_addr_6"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="23" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc183.1.split:5 %DataRAM_4_addr_6 = getelementptr i32 %DataRAM_4, i64 0, i64 %j_11_cast78

]]></Node>
<StgValue><ssdm name="DataRAM_4_addr_6"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc183.1.split:6 %DataRAM_7_addr_6 = getelementptr i32 %DataRAM_7, i64 0, i64 %j_11_cast78

]]></Node>
<StgValue><ssdm name="DataRAM_7_addr_6"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="25" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc183.1.split:7 %DataRAM_10_addr_6 = getelementptr i32 %DataRAM_10, i64 0, i64 %j_11_cast78

]]></Node>
<StgValue><ssdm name="DataRAM_10_addr_6"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:8 %DataRAM_1_load_5 = load i12 %DataRAM_1_addr_6

]]></Node>
<StgValue><ssdm name="DataRAM_1_load_5"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:9 %DataRAM_4_load_5 = load i12 %DataRAM_4_addr_6

]]></Node>
<StgValue><ssdm name="DataRAM_4_load_5"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:10 %DataRAM_7_load_5 = load i12 %DataRAM_7_addr_6

]]></Node>
<StgValue><ssdm name="DataRAM_7_load_5"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:11 %DataRAM_10_load_5 = load i12 %DataRAM_10_addr_6

]]></Node>
<StgValue><ssdm name="DataRAM_10_load_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="36" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc183.1.split:18 %or_ln121 = or i12 %empty, i12 1

]]></Node>
<StgValue><ssdm name="or_ln121"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="64" op_0_bw="12">
<![CDATA[
for.inc183.1.split:19 %zext_ln124 = zext i12 %or_ln121

]]></Node>
<StgValue><ssdm name="zext_ln124"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="38" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc183.1.split:20 %DataRAM_1_addr = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="DataRAM_1_addr"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="39" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc183.1.split:21 %DataRAM_4_addr = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="DataRAM_4_addr"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="40" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc183.1.split:22 %DataRAM_7_addr = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="DataRAM_7_addr"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc183.1.split:23 %DataRAM_10_addr = getelementptr i32 %DataRAM_10, i64 0, i64 %zext_ln124

]]></Node>
<StgValue><ssdm name="DataRAM_10_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:36 %DataRAM_1_load_6 = load i12 %DataRAM_1_addr

]]></Node>
<StgValue><ssdm name="DataRAM_1_load_6"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:37 %DataRAM_4_load_6 = load i12 %DataRAM_4_addr

]]></Node>
<StgValue><ssdm name="DataRAM_4_load_6"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:38 %DataRAM_7_load_6 = load i12 %DataRAM_7_addr

]]></Node>
<StgValue><ssdm name="DataRAM_7_load_6"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:39 %DataRAM_10_load_6 = load i12 %DataRAM_10_addr

]]></Node>
<StgValue><ssdm name="DataRAM_10_load_6"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.inc183.1.split:66 %switch_ln127 = switch i2 %RAMSel_cast_read, void %arrayidx17049.1.3.case.3, i2 0, void %arrayidx17049.1.3.case.0, i2 1, void %arrayidx17049.1.3.case.1, i2 2, void %arrayidx17049.1.3.case.2

]]></Node>
<StgValue><ssdm name="switch_ln127"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="13" op_0_bw="13" op_1_bw="13">
<![CDATA[
arrayidx17049.1.3.exit:0 %add_ln121 = add i13 %j, i13 4

]]></Node>
<StgValue><ssdm name="add_ln121"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="13" op_1_bw="13" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx17049.1.3.exit:1 %store_ln121 = store i13 %add_ln121, i13 %j_11

]]></Node>
<StgValue><ssdm name="store_ln121"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
arrayidx17049.1.3.exit:2 %br_ln121 = br void %for.inc183.1

]]></Node>
<StgValue><ssdm name="br_ln121"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="43" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:8 %DataRAM_1_load_5 = load i12 %DataRAM_1_addr_6

]]></Node>
<StgValue><ssdm name="DataRAM_1_load_5"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:9 %DataRAM_4_load_5 = load i12 %DataRAM_4_addr_6

]]></Node>
<StgValue><ssdm name="DataRAM_4_load_5"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:10 %DataRAM_7_load_5 = load i12 %DataRAM_7_addr_6

]]></Node>
<StgValue><ssdm name="DataRAM_7_load_5"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:11 %DataRAM_10_load_5 = load i12 %DataRAM_10_addr_6

]]></Node>
<StgValue><ssdm name="DataRAM_10_load_5"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc183.1.split:12 %AddInput1 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_1_load_5, i32 %DataRAM_4_load_5, i32 %DataRAM_7_load_5, i32 %DataRAM_10_load_5, i2 %RAMSel_cast_read

]]></Node>
<StgValue><ssdm name="AddInput1"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc183.1.split:13 %AddInput2 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_1_load_5, i32 %DataRAM_4_load_5, i32 %DataRAM_7_load_5, i32 %DataRAM_10_load_5, i2 %RAMSel1_cast_read

]]></Node>
<StgValue><ssdm name="AddInput2"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc183.1.split:24 %or_ln121_3 = or i12 %empty, i12 2

]]></Node>
<StgValue><ssdm name="or_ln121_3"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="12">
<![CDATA[
for.inc183.1.split:25 %zext_ln124_3 = zext i12 %or_ln121_3

]]></Node>
<StgValue><ssdm name="zext_ln124_3"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc183.1.split:26 %DataRAM_1_addr_7 = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln124_3

]]></Node>
<StgValue><ssdm name="DataRAM_1_addr_7"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc183.1.split:27 %DataRAM_4_addr_7 = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln124_3

]]></Node>
<StgValue><ssdm name="DataRAM_4_addr_7"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc183.1.split:28 %DataRAM_7_addr_7 = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln124_3

]]></Node>
<StgValue><ssdm name="DataRAM_7_addr_7"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc183.1.split:29 %DataRAM_10_addr_7 = getelementptr i32 %DataRAM_10, i64 0, i64 %zext_ln124_3

]]></Node>
<StgValue><ssdm name="DataRAM_10_addr_7"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="12" op_0_bw="12" op_1_bw="12">
<![CDATA[
for.inc183.1.split:30 %or_ln121_4 = or i12 %empty, i12 3

]]></Node>
<StgValue><ssdm name="or_ln121_4"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="12">
<![CDATA[
for.inc183.1.split:31 %zext_ln124_4 = zext i12 %or_ln121_4

]]></Node>
<StgValue><ssdm name="zext_ln124_4"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc183.1.split:32 %DataRAM_1_addr_8 = getelementptr i32 %DataRAM_1, i64 0, i64 %zext_ln124_4

]]></Node>
<StgValue><ssdm name="DataRAM_1_addr_8"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc183.1.split:33 %DataRAM_4_addr_8 = getelementptr i32 %DataRAM_4, i64 0, i64 %zext_ln124_4

]]></Node>
<StgValue><ssdm name="DataRAM_4_addr_8"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc183.1.split:34 %DataRAM_7_addr_8 = getelementptr i32 %DataRAM_7, i64 0, i64 %zext_ln124_4

]]></Node>
<StgValue><ssdm name="DataRAM_7_addr_8"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc183.1.split:35 %DataRAM_10_addr_8 = getelementptr i32 %DataRAM_10, i64 0, i64 %zext_ln124_4

]]></Node>
<StgValue><ssdm name="DataRAM_10_addr_8"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:36 %DataRAM_1_load_6 = load i12 %DataRAM_1_addr

]]></Node>
<StgValue><ssdm name="DataRAM_1_load_6"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:37 %DataRAM_4_load_6 = load i12 %DataRAM_4_addr

]]></Node>
<StgValue><ssdm name="DataRAM_4_load_6"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:38 %DataRAM_7_load_6 = load i12 %DataRAM_7_addr

]]></Node>
<StgValue><ssdm name="DataRAM_7_load_6"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:39 %DataRAM_10_load_6 = load i12 %DataRAM_10_addr

]]></Node>
<StgValue><ssdm name="DataRAM_10_load_6"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc183.1.split:40 %AddInput1_4 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_1_load_6, i32 %DataRAM_4_load_6, i32 %DataRAM_7_load_6, i32 %DataRAM_10_load_6, i2 %RAMSel_cast_read

]]></Node>
<StgValue><ssdm name="AddInput1_4"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc183.1.split:41 %AddInput2_4 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_1_load_6, i32 %DataRAM_4_load_6, i32 %DataRAM_7_load_6, i32 %DataRAM_10_load_6, i2 %RAMSel1_cast_read

]]></Node>
<StgValue><ssdm name="AddInput2_4"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:46 %DataRAM_1_load = load i12 %DataRAM_1_addr_7

]]></Node>
<StgValue><ssdm name="DataRAM_1_load"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:47 %DataRAM_4_load = load i12 %DataRAM_4_addr_7

]]></Node>
<StgValue><ssdm name="DataRAM_4_load"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:48 %DataRAM_7_load = load i12 %DataRAM_7_addr_7

]]></Node>
<StgValue><ssdm name="DataRAM_7_load"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:49 %DataRAM_10_load = load i12 %DataRAM_10_addr_7

]]></Node>
<StgValue><ssdm name="DataRAM_10_load"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:56 %DataRAM_1_load_7 = load i12 %DataRAM_1_addr_8

]]></Node>
<StgValue><ssdm name="DataRAM_1_load_7"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:57 %DataRAM_4_load_7 = load i12 %DataRAM_4_addr_8

]]></Node>
<StgValue><ssdm name="DataRAM_4_load_7"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:58 %DataRAM_7_load_7 = load i12 %DataRAM_7_addr_8

]]></Node>
<StgValue><ssdm name="DataRAM_7_load_7"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:59 %DataRAM_10_load_7 = load i12 %DataRAM_10_addr_8

]]></Node>
<StgValue><ssdm name="DataRAM_10_load_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="75" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc183.1.split:14 %add_ln40 = add i32 %AddInput2, i32 %AddInput1

]]></Node>
<StgValue><ssdm name="add_ln40"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc183.1.split:15 %icmp_ln43 = icmp_slt  i32 %add_ln40, i32 1073815553

]]></Node>
<StgValue><ssdm name="icmp_ln43"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc183.1.split:16 %add_ln44 = add i32 %add_ln40, i32 3221151743

]]></Node>
<StgValue><ssdm name="add_ln44"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc183.1.split:17 %AddRes = select i1 %icmp_ln43, i32 %add_ln40, i32 %add_ln44

]]></Node>
<StgValue><ssdm name="AddRes"/></StgValue>
</operation>

<operation id="79" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc183.1.split:42 %add_ln40_4 = add i32 %AddInput2_4, i32 %AddInput1_4

]]></Node>
<StgValue><ssdm name="add_ln40_4"/></StgValue>
</operation>

<operation id="80" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc183.1.split:43 %icmp_ln43_4 = icmp_slt  i32 %add_ln40_4, i32 1073815553

]]></Node>
<StgValue><ssdm name="icmp_ln43_4"/></StgValue>
</operation>

<operation id="81" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc183.1.split:44 %add_ln44_4 = add i32 %add_ln40_4, i32 3221151743

]]></Node>
<StgValue><ssdm name="add_ln44_4"/></StgValue>
</operation>

<operation id="82" st_id="3" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc183.1.split:45 %AddRes_4 = select i1 %icmp_ln43_4, i32 %add_ln40_4, i32 %add_ln44_4

]]></Node>
<StgValue><ssdm name="AddRes_4"/></StgValue>
</operation>

<operation id="83" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:46 %DataRAM_1_load = load i12 %DataRAM_1_addr_7

]]></Node>
<StgValue><ssdm name="DataRAM_1_load"/></StgValue>
</operation>

<operation id="84" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:47 %DataRAM_4_load = load i12 %DataRAM_4_addr_7

]]></Node>
<StgValue><ssdm name="DataRAM_4_load"/></StgValue>
</operation>

<operation id="85" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:48 %DataRAM_7_load = load i12 %DataRAM_7_addr_7

]]></Node>
<StgValue><ssdm name="DataRAM_7_load"/></StgValue>
</operation>

<operation id="86" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:49 %DataRAM_10_load = load i12 %DataRAM_10_addr_7

]]></Node>
<StgValue><ssdm name="DataRAM_10_load"/></StgValue>
</operation>

<operation id="87" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc183.1.split:50 %AddInput1_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_1_load, i32 %DataRAM_4_load, i32 %DataRAM_7_load, i32 %DataRAM_10_load, i2 %RAMSel_cast_read

]]></Node>
<StgValue><ssdm name="AddInput1_5"/></StgValue>
</operation>

<operation id="88" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc183.1.split:51 %AddInput2_5 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_1_load, i32 %DataRAM_4_load, i32 %DataRAM_7_load, i32 %DataRAM_10_load, i2 %RAMSel1_cast_read

]]></Node>
<StgValue><ssdm name="AddInput2_5"/></StgValue>
</operation>

<operation id="89" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:56 %DataRAM_1_load_7 = load i12 %DataRAM_1_addr_8

]]></Node>
<StgValue><ssdm name="DataRAM_1_load_7"/></StgValue>
</operation>

<operation id="90" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:57 %DataRAM_4_load_7 = load i12 %DataRAM_4_addr_8

]]></Node>
<StgValue><ssdm name="DataRAM_4_load_7"/></StgValue>
</operation>

<operation id="91" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:58 %DataRAM_7_load_7 = load i12 %DataRAM_7_addr_8

]]></Node>
<StgValue><ssdm name="DataRAM_7_load_7"/></StgValue>
</operation>

<operation id="92" st_id="3" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="12">
<![CDATA[
for.inc183.1.split:59 %DataRAM_10_load_7 = load i12 %DataRAM_10_addr_8

]]></Node>
<StgValue><ssdm name="DataRAM_10_load_7"/></StgValue>
</operation>

<operation id="93" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc183.1.split:60 %AddInput1_6 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_1_load_7, i32 %DataRAM_4_load_7, i32 %DataRAM_7_load_7, i32 %DataRAM_10_load_7, i2 %RAMSel_cast_read

]]></Node>
<StgValue><ssdm name="AddInput1_6"/></StgValue>
</operation>

<operation id="94" st_id="3" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.inc183.1.split:61 %AddInput2_6 = mux i32 @_ssdm_op_Mux.ap_auto.4i32.i2, i32 %DataRAM_1_load_7, i32 %DataRAM_4_load_7, i32 %DataRAM_7_load_7, i32 %DataRAM_10_load_7, i2 %RAMSel1_cast_read

]]></Node>
<StgValue><ssdm name="AddInput2_6"/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0">
<![CDATA[
for.inc183.2.preheader.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="95" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc183.1.split:2 %speclooptripcount_ln123 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 1024, i64 1024, i64 1024

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln123"/></StgValue>
</operation>

<operation id="96" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="21" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc183.1.split:3 %specloopname_ln121 = specloopname void @_ssdm_op_SpecLoopName, void @empty_14

]]></Node>
<StgValue><ssdm name="specloopname_ln121"/></StgValue>
</operation>

<operation id="97" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc183.1.split:52 %add_ln40_5 = add i32 %AddInput2_5, i32 %AddInput1_5

]]></Node>
<StgValue><ssdm name="add_ln40_5"/></StgValue>
</operation>

<operation id="98" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc183.1.split:53 %icmp_ln43_5 = icmp_slt  i32 %add_ln40_5, i32 1073815553

]]></Node>
<StgValue><ssdm name="icmp_ln43_5"/></StgValue>
</operation>

<operation id="99" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc183.1.split:54 %add_ln44_5 = add i32 %add_ln40_5, i32 3221151743

]]></Node>
<StgValue><ssdm name="add_ln44_5"/></StgValue>
</operation>

<operation id="100" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc183.1.split:55 %AddRes_5 = select i1 %icmp_ln43_5, i32 %add_ln40_5, i32 %add_ln44_5

]]></Node>
<StgValue><ssdm name="AddRes_5"/></StgValue>
</operation>

<operation id="101" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc183.1.split:62 %add_ln40_6 = add i32 %AddInput2_6, i32 %AddInput1_6

]]></Node>
<StgValue><ssdm name="add_ln40_6"/></StgValue>
</operation>

<operation id="102" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="81" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc183.1.split:63 %icmp_ln43_6 = icmp_slt  i32 %add_ln40_6, i32 1073815553

]]></Node>
<StgValue><ssdm name="icmp_ln43_6"/></StgValue>
</operation>

<operation id="103" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.inc183.1.split:64 %add_ln44_6 = add i32 %add_ln40_6, i32 3221151743

]]></Node>
<StgValue><ssdm name="add_ln44_6"/></StgValue>
</operation>

<operation id="104" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.inc183.1.split:65 %AddRes_6 = select i1 %icmp_ln43_6, i32 %add_ln40_6, i32 %add_ln44_6

]]></Node>
<StgValue><ssdm name="AddRes_6"/></StgValue>
</operation>

<operation id="105" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx17049.1.3.case.2:0 %store_ln127 = store i32 %AddRes, i12 %DataRAM_7_addr_6

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="106" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx17049.1.3.case.2:1 %store_ln127 = store i32 %AddRes_4, i12 %DataRAM_7_addr

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="107" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx17049.1.3.case.1:0 %store_ln127 = store i32 %AddRes, i12 %DataRAM_4_addr_6

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="108" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="93" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx17049.1.3.case.1:1 %store_ln127 = store i32 %AddRes_4, i12 %DataRAM_4_addr

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="109" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx17049.1.3.case.0:0 %store_ln127 = store i32 %AddRes, i12 %DataRAM_1_addr_6

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="110" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="99" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx17049.1.3.case.0:1 %store_ln127 = store i32 %AddRes_4, i12 %DataRAM_1_addr

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="111" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx17049.1.3.case.3:0 %store_ln127 = store i32 %AddRes, i12 %DataRAM_10_addr_6

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="112" st_id="4" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="tmp" val="0"/>
<literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="105" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx17049.1.3.case.3:1 %store_ln127 = store i32 %AddRes_4, i12 %DataRAM_10_addr

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">
</state>

<state id="6" st_id="7">
</state>

<state id="7" st_id="8">

<operation id="113" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx17049.1.3.case.2:2 %store_ln127 = store i32 %AddRes_5, i12 %DataRAM_7_addr_7

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="114" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx17049.1.3.case.2:3 %store_ln127 = store i32 %AddRes_6, i12 %DataRAM_7_addr_8

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="115" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="90" bw="0" op_0_bw="0">
<![CDATA[
arrayidx17049.1.3.case.2:4 %br_ln127 = br void %arrayidx17049.1.3.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="116" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx17049.1.3.case.1:2 %store_ln127 = store i32 %AddRes_5, i12 %DataRAM_4_addr_7

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="117" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx17049.1.3.case.1:3 %store_ln127 = store i32 %AddRes_6, i12 %DataRAM_4_addr_8

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="118" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
arrayidx17049.1.3.case.1:4 %br_ln127 = br void %arrayidx17049.1.3.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="119" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx17049.1.3.case.0:2 %store_ln127 = store i32 %AddRes_5, i12 %DataRAM_1_addr_7

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="120" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx17049.1.3.case.0:3 %store_ln127 = store i32 %AddRes_6, i12 %DataRAM_1_addr_8

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="121" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="0">
<![CDATA[
arrayidx17049.1.3.case.0:4 %br_ln127 = br void %arrayidx17049.1.3.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>

<operation id="122" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx17049.1.3.case.3:2 %store_ln127 = store i32 %AddRes_5, i12 %DataRAM_10_addr_7

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="123" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="32" op_1_bw="12" op_2_bw="0">
<![CDATA[
arrayidx17049.1.3.case.3:3 %store_ln127 = store i32 %AddRes_6, i12 %DataRAM_10_addr_8

]]></Node>
<StgValue><ssdm name="store_ln127"/></StgValue>
</operation>

<operation id="124" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="RAMSel_cast_read" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="0">
<![CDATA[
arrayidx17049.1.3.case.3:4 %br_ln127 = br void %arrayidx17049.1.3.exit

]]></Node>
<StgValue><ssdm name="br_ln127"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
