{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1418324583925 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1418324583929 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 17:03:03 2014 " "Processing started: Thu Dec 11 17:03:03 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1418324583929 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1418324583929 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off multicycle -c multicycle " "Command: quartus_map --read_settings_files=on --write_settings_files=off multicycle -c multicycle" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1418324583929 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1418324585437 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mouse.vhd 2 1 " "Found 2 design units, including 1 entities, in source file mouse.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MOUSE-behavior " "Found design unit 1: MOUSE-behavior" {  } { { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586223 ""} { "Info" "ISGN_ENTITY_NAME" "1 MOUSE " "Found entity 1: MOUSE" {  } { { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586223 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324586223 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sll_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sll_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 sll_x-structural " "Found design unit 1: sll_x-structural" {  } { { "sll_x.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/sll_x.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586228 ""} { "Info" "ISGN_ENTITY_NAME" "1 sll_x " "Found entity 1: sll_x" {  } { { "sll_x.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/sll_x.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324586228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_pll.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_pll.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_pll-SYN " "Found design unit 1: vga_pll-SYN" {  } { { "vga_pll.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_pll.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586245 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_pll " "Found entity 1: vga_pll" {  } { { "vga_pll.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_pll.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586245 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324586245 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "subtractor_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file subtractor_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 subtractor_x-structural " "Found design unit 1: subtractor_x-structural" {  } { { "subtractor_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/subtractor_x.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586262 ""} { "Info" "ISGN_ENTITY_NAME" "1 subtractor_x " "Found entity 1: subtractor_x" {  } { { "subtractor_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/subtractor_x.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586262 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324586262 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_register.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file state_register.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 state_register-behavioral " "Found design unit 1: state_register-behavioral" {  } { { "state_register.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/state_register.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586266 ""} { "Info" "ISGN_ENTITY_NAME" "1 state_register " "Found entity 1: state_register" {  } { { "state_register.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/state_register.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324586266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "slt_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file slt_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 slt_x-structural " "Found design unit 1: slt_x-structural" {  } { { "slt_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/slt_x.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586271 ""} { "Info" "ISGN_ENTITY_NAME" "1 slt_x " "Found entity 1: slt_x" {  } { { "slt_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/slt_x.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324586271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_bank.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file register_bank.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_bank-behavioral " "Found design unit 1: register_bank-behavioral" {  } { { "register_bank.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/register_bank.vhdl" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586285 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_bank " "Found entity 1: register_bank" {  } { { "register_bank.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/register_bank.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586285 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324586285 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "program_counter.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file program_counter.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 program_counter-behavioral " "Found design unit 1: program_counter-behavioral" {  } { { "program_counter.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/program_counter.vhdl" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586293 ""} { "Info" "ISGN_ENTITY_NAME" "1 program_counter " "Found entity 1: program_counter" {  } { { "program_counter.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/program_counter.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586293 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324586293 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "processor.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file processor.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 processor-behavioral " "Found design unit 1: processor-behavioral" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586312 ""} { "Info" "ISGN_ENTITY_NAME" "1 processor " "Found entity 1: processor" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586312 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324586312 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file or_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 or_x-structural " "Found design unit 1: or_x-structural" {  } { { "or_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/or_x.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586326 ""} { "Info" "ISGN_ENTITY_NAME" "1 or_x " "Found entity 1: or_x" {  } { { "or_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/or_x.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586326 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324586326 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "multiplexer.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file multiplexer.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 multiplexer-structural " "Found design unit 1: multiplexer-structural" {  } { { "multiplexer.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/multiplexer.vhdl" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586332 ""} { "Info" "ISGN_ENTITY_NAME" "1 multiplexer " "Found entity 1: multiplexer" {  } { { "multiplexer.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/multiplexer.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586332 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324586332 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructions_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file instructions_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 instructions_memory-behavioral " "Found design unit 1: instructions_memory-behavioral" {  } { { "instructions_memory.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/instructions_memory.vhdl" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586338 ""} { "Info" "ISGN_ENTITY_NAME" "1 instructions_memory " "Found entity 1: instructions_memory" {  } { { "instructions_memory.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/instructions_memory.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586338 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324586338 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file full_adder_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder_x-structural " "Found design unit 1: full_adder_x-structural" {  } { { "full_adder_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/full_adder_x.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586353 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder_x " "Found entity 1: full_adder_x" {  } { { "full_adder_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/full_adder_x.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586353 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324586353 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "data_memory.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file data_memory.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 data_memory-behavioral " "Found design unit 1: data_memory-behavioral" {  } { { "data_memory.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/data_memory.vhdl" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586368 ""} { "Info" "ISGN_ENTITY_NAME" "1 data_memory " "Found entity 1: data_memory" {  } { { "data_memory.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/data_memory.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586368 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324586368 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file and_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 and_x-structural " "Found design unit 1: and_x-structural" {  } { { "and_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/and_x.vhdl" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586385 ""} { "Info" "ISGN_ENTITY_NAME" "1 and_x " "Found entity 1: and_x" {  } { { "and_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/and_x.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586385 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324586385 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_x.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file alu_x.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_x-structural " "Found design unit 1: alu_x-structural" {  } { { "alu_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/alu_x.vhdl" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586405 ""} { "Info" "ISGN_ENTITY_NAME" "1 alu_x " "Found entity 1: alu_x" {  } { { "alu_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/alu_x.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586405 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324586405 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "adder.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file adder.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adder-structural " "Found design unit 1: adder-structural" {  } { { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586411 ""} { "Info" "ISGN_ENTITY_NAME" "1 adder " "Found entity 1: adder" {  } { { "adder.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/adder.vhdl" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586411 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324586411 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "de1.vhd 2 1 " "Found 2 design units, including 1 entities, in source file de1.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 de1-behavior " "Found design unit 1: de1-behavior" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 27 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586418 ""} { "Info" "ISGN_ENTITY_NAME" "1 de1 " "Found entity 1: de1" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586418 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324586418 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_controller-behavior " "Found design unit 1: vga_controller-behavior" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_controller.vhd" 120 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586438 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_controller " "Found entity 1: vga_controller" {  } { { "vga_controller.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_controller.vhd" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586438 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324586438 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "control_unit.vhdl 2 1 " "Found 2 design units, including 1 entities, in source file control_unit.vhdl" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_unit-behavioral " "Found design unit 1: control_unit-behavioral" {  } { { "control_unit.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/control_unit.vhdl" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586443 ""} { "Info" "ISGN_ENTITY_NAME" "1 control_unit " "Found entity 1: control_unit" {  } { { "control_unit.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/control_unit.vhdl" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586443 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324586443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "address_video.vhd 2 1 " "Found 2 design units, including 1 entities, in source file address_video.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 address_video-behavior " "Found design unit 1: address_video-behavior" {  } { { "address_video.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/address_video.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586448 ""} { "Info" "ISGN_ENTITY_NAME" "1 address_video " "Found entity 1: address_video" {  } { { "address_video.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/address_video.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586448 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324586448 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dec7seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dec7seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dec7seg-ONLY " "Found design unit 1: dec7seg-ONLY" {  } { { "dec7seg.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/dec7seg.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586452 ""} { "Info" "ISGN_ENTITY_NAME" "1 dec7seg " "Found entity 1: dec7seg" {  } { { "dec7seg.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/dec7seg.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586452 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324586452 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "srl_x.vhd 2 1 " "Found 2 design units, including 1 entities, in source file srl_x.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 srl_x-structural " "Found design unit 1: srl_x-structural" {  } { { "srl_x.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/srl_x.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586456 ""} { "Info" "ISGN_ENTITY_NAME" "1 srl_x " "Found entity 1: srl_x" {  } { { "srl_x.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/srl_x.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324586456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324586456 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "DE1 " "Elaborating entity \"DE1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1418324586570 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "res DE1.vhd(102) " "VHDL Signal Declaration warning at DE1.vhd(102): used implicit default value for signal \"res\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 102 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1418324586572 "|DE1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dec7seg dec7seg:d3 " "Elaborating entity \"dec7seg\" for hierarchy \"dec7seg:d3\"" {  } { { "DE1.vhd" "d3" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 110 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586576 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_pll vga_pll:pll " "Elaborating entity \"vga_pll\" for hierarchy \"vga_pll:pll\"" {  } { { "DE1.vhd" "pll" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586586 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll vga_pll:pll\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"vga_pll:pll\|altpll:altpll_component\"" {  } { { "vga_pll.vhd" "altpll_component" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_pll.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586658 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "vga_pll:pll\|altpll:altpll_component " "Elaborated megafunction instantiation \"vga_pll:pll\|altpll:altpll_component\"" {  } { { "vga_pll.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_pll.vhd" 130 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324586663 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "vga_pll:pll\|altpll:altpll_component " "Instantiated megafunction \"vga_pll:pll\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 960 " "Parameter \"clk0_divide_by\" = \"960\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 1007 " "Parameter \"clk0_multiply_by\" = \"1007\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 41666 " "Parameter \"inclk0_input_frequency\" = \"41666\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=vga_pll " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=vga_pll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_UNUSED " "Parameter \"port_areset\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_UNUSED " "Parameter \"port_locked\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_UNUSED " "Parameter \"port_clk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_UNUSED " "Parameter \"port_clk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_UNUSED " "Parameter \"port_clk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586664 ""}  } { { "vga_pll.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/vga_pll.vhd" 130 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418324586664 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "processor processor:cpu " "Elaborating entity \"processor\" for hierarchy \"processor:cpu\"" {  } { { "DE1.vhd" "cpu" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 130 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586671 ""}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[0\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[0\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586674 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[1\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[1\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586674 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[2\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[2\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586674 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[3\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[3\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586674 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[4\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[4\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586674 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[5\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[5\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586674 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[6\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[6\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586674 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[7\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[7\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586674 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[8\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[8\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586675 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[9\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[9\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586675 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[10\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[10\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586675 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[11\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[11\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586675 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[12\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[12\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586675 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[13\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[13\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586675 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[14\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[14\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586675 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[15\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[15\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586675 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[16\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[16\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586675 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[17\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[17\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586675 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[18\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[18\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586675 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[19\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[19\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586675 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[20\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[20\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586675 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[21\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[21\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586676 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[22\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[22\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586676 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[23\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[23\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586676 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[24\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[24\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586676 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[25\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[25\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586676 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[26\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[26\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586676 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[27\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[27\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586676 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[28\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[28\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586676 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[29\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[29\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586676 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[30\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[30\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586676 "|DE1|processor:cpu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "data_to_write_in_register\[31\] processor.vhdl(150) " "Inferred latch for \"data_to_write_in_register\[31\]\" at processor.vhdl(150)" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1418324586676 "|DE1|processor:cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "program_counter processor:cpu\|program_counter:pc " "Elaborating entity \"program_counter\" for hierarchy \"processor:cpu\|program_counter:pc\"" {  } { { "processor.vhdl" "pc" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 166 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586679 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instructions_memory processor:cpu\|instructions_memory:memory_of_instructions " "Elaborating entity \"instructions_memory\" for hierarchy \"processor:cpu\|instructions_memory:memory_of_instructions\"" {  } { { "processor.vhdl" "memory_of_instructions" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 175 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586684 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_unit processor:cpu\|control_unit:state_machine " "Elaborating entity \"control_unit\" for hierarchy \"processor:cpu\|control_unit:state_machine\"" {  } { { "processor.vhdl" "state_machine" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 183 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586757 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_bank processor:cpu\|register_bank:bank_of_registers " "Elaborating entity \"register_bank\" for hierarchy \"processor:cpu\|register_bank:bank_of_registers\"" {  } { { "processor.vhdl" "bank_of_registers" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 205 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586762 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_x processor:cpu\|alu_x:alu " "Elaborating entity \"alu_x\" for hierarchy \"processor:cpu\|alu_x:alu\"" {  } { { "processor.vhdl" "alu" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 219 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586767 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "x7 alu_x.vhdl(65) " "VHDL Signal Declaration warning at alu_x.vhdl(65): used implicit default value for signal \"x7\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "alu_x.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/alu_x.vhdl" 65 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Quartus II" 0 -1 1418324586769 "|DE1|processor:cpu|alu_x:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "and_x processor:cpu\|alu_x:alu\|and_x:and_x_1 " "Elaborating entity \"and_x\" for hierarchy \"processor:cpu\|alu_x:alu\|and_x:and_x_1\"" {  } { { "alu_x.vhdl" "and_x_1" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/alu_x.vhdl" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586772 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "or_x processor:cpu\|alu_x:alu\|or_x:or_x_1 " "Elaborating entity \"or_x\" for hierarchy \"processor:cpu\|alu_x:alu\|or_x:or_x_1\"" {  } { { "alu_x.vhdl" "or_x_1" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/alu_x.vhdl" 72 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586776 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "full_adder_x processor:cpu\|alu_x:alu\|full_adder_x:adder " "Elaborating entity \"full_adder_x\" for hierarchy \"processor:cpu\|alu_x:alu\|full_adder_x:adder\"" {  } { { "alu_x.vhdl" "adder" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/alu_x.vhdl" 73 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adder processor:cpu\|alu_x:alu\|full_adder_x:adder\|adder:\\stages:31:adder1 " "Elaborating entity \"adder\" for hierarchy \"processor:cpu\|alu_x:alu\|full_adder_x:adder\|adder:\\stages:31:adder1\"" {  } { { "full_adder_x.vhdl" "\\stages:31:adder1" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/full_adder_x.vhdl" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586784 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "subtractor_x processor:cpu\|alu_x:alu\|subtractor_x:subtractor " "Elaborating entity \"subtractor_x\" for hierarchy \"processor:cpu\|alu_x:alu\|subtractor_x:subtractor\"" {  } { { "alu_x.vhdl" "subtractor" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/alu_x.vhdl" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586857 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "slt_x processor:cpu\|alu_x:alu\|slt_x:slt " "Elaborating entity \"slt_x\" for hierarchy \"processor:cpu\|alu_x:alu\|slt_x:slt\"" {  } { { "alu_x.vhdl" "slt" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/alu_x.vhdl" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324586953 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sll_x processor:cpu\|alu_x:alu\|sll_x:sll_x_1 " "Elaborating entity \"sll_x\" for hierarchy \"processor:cpu\|alu_x:alu\|sll_x:sll_x_1\"" {  } { { "alu_x.vhdl" "sll_x_1" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/alu_x.vhdl" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324587048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "srl_x processor:cpu\|alu_x:alu\|srl_x:srl_x_1 " "Elaborating entity \"srl_x\" for hierarchy \"processor:cpu\|alu_x:alu\|srl_x:srl_x_1\"" {  } { { "alu_x.vhdl" "srl_x_1" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/alu_x.vhdl" 77 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324587052 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "multiplexer processor:cpu\|alu_x:alu\|multiplexer:multx " "Elaborating entity \"multiplexer\" for hierarchy \"processor:cpu\|alu_x:alu\|multiplexer:multx\"" {  } { { "alu_x.vhdl" "multx" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/alu_x.vhdl" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324587058 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "unknown multiplexer.vhdl(22) " "VHDL Signal Declaration warning at multiplexer.vhdl(22): used explicit default value for signal \"unknown\" because signal was never assigned a value" {  } { { "multiplexer.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/multiplexer.vhdl" 22 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Quartus II" 0 -1 1418324587062 "|DE1|processor:cpu|alu_x:alu|multiplexer:multx"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "state_register processor:cpu\|state_register:alu_output_register " "Elaborating entity \"state_register\" for hierarchy \"processor:cpu\|state_register:alu_output_register\"" {  } { { "processor.vhdl" "alu_output_register" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 221 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324587066 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "data_memory processor:cpu\|data_memory:memory_of_data " "Elaborating entity \"data_memory\" for hierarchy \"processor:cpu\|data_memory:memory_of_data\"" {  } { { "processor.vhdl" "memory_of_data" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 223 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324587070 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "address_video address_video:docoder " "Elaborating entity \"address_video\" for hierarchy \"address_video:docoder\"" {  } { { "DE1.vhd" "docoder" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324587077 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MOUSE MOUSE:m " "Elaborating entity \"MOUSE\" for hierarchy \"MOUSE:m\"" {  } { { "DE1.vhd" "m" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324587081 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "CHARIN mouse.vhd(26) " "Verilog HDL or VHDL warning at mouse.vhd(26): object \"CHARIN\" assigned a value but never read" {  } { { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 26 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1418324587085 "|DE1|MOUSE:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(153) " "VHDL Process Statement warning at mouse.vhd(153): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 153 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418324587085 "|DE1|MOUSE:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(157) " "VHDL Process Statement warning at mouse.vhd(157): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 157 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418324587085 "|DE1|MOUSE:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(158) " "VHDL Process Statement warning at mouse.vhd(158): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 158 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418324587085 "|DE1|MOUSE:m"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "CHAROUT mouse.vhd(159) " "VHDL Process Statement warning at mouse.vhd(159): signal \"CHAROUT\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 159 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1418324587085 "|DE1|MOUSE:m"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga_controller vga_controller:video " "Elaborating entity \"vga_controller\" for hierarchy \"vga_controller:video\"" {  } { { "DE1.vhd" "video" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 158 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324587089 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "2 " "Found 2 instances of uninferred RAM logic" { { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "processor:cpu\|register_bank:bank_of_registers\|registers " "RAM logic \"processor:cpu\|register_bank:bank_of_registers\|registers\" is uninferred due to asynchronous read logic" {  } { { "register_bank.vhdl" "registers" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/register_bank.vhdl" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1418324588227 ""} { "Info" "IINFER_READ_LOGIC_IS_ASYNCHRONOUS" "processor:cpu\|register_bank:bank_of_registers\|registers " "RAM logic \"processor:cpu\|register_bank:bank_of_registers\|registers\" is uninferred due to asynchronous read logic" {  } { { "register_bank.vhdl" "registers" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/register_bank.vhdl" 25 -1 0 } }  } 0 276007 "RAM logic \"%1!s!\" is uninferred due to asynchronous read logic" 0 0 "Quartus II" 0 -1 1418324588227 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Quartus II" 0 -1 1418324588227 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[0\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[0\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588681 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[1\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[1\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588681 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[2\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[2\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588682 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[3\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[3\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588682 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[4\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[4\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588682 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[5\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[5\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588682 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[6\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[6\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588682 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[7\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[7\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588682 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[8\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[8\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588682 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[9\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[9\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588682 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[10\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[10\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588683 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[11\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[11\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588684 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[12\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[12\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588684 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[13\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[13\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588684 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[14\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[14\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588684 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[15\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[15\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588684 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[16\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[16\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588684 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[17\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[17\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588684 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[18\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[18\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588684 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[19\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[19\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588684 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[20\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[20\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588684 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[21\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[21\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588684 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[22\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[22\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588685 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[23\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[23\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588685 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[24\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[24\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588685 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[25\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[25\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588685 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[26\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[26\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588685 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[27\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[27\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588685 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[28\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[28\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588685 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[29\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[29\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588685 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[30\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[30\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588685 ""}
{ "Warning" "WCDB_SGATE_CDB_WARN_TRIVIAL_USE_LATCH" "processor:cpu\|data_to_write_in_register\[31\] " "LATCH primitive \"processor:cpu\|data_to_write_in_register\[31\]\" is permanently enabled" {  } { { "processor.vhdl" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/processor.vhdl" 150 -1 0 } }  } 0 14026 "LATCH primitive \"%1!s!\" is permanently enabled" 0 0 "Quartus II" 0 -1 1418324588685 ""}
{ "Info" "IOPT_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "IINFER_ALTSYNCRAM_INFERRED" "processor:cpu\|instructions_memory:memory_of_instructions\|instructions_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"processor:cpu\|instructions_memory:memory_of_instructions\|instructions_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE ROM " "Parameter OPERATION_MODE set to ROM" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 9 " "Parameter WIDTHAD_A set to 9" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 257 " "Parameter NUMWORDS_A set to 257" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_A NONE " "Parameter OUTDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif " "Parameter INIT_FILE set to db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "IINFER_ALTSYNCRAM_INFERRED" "processor:cpu\|data_memory:memory_of_data\|data_rtl_0 " "Inferred altsyncram megafunction from the following design logic: \"processor:cpu\|data_memory:memory_of_data\|data_rtl_0\" " { { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter OPERATION_MODE set to BIDIR_DUAL_PORT" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_A 32 " "Parameter WIDTH_A set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTH_B 32 " "Parameter WIDTH_B set to 32" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_A 12 " "Parameter WIDTHAD_A set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WIDTHAD_B 12 " "Parameter WIDTHAD_B set to 12" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_A 4096 " "Parameter NUMWORDS_A set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "NUMWORDS_B 4096 " "Parameter NUMWORDS_B set to 4096" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_A UNREGISTERED " "Parameter OUTDATA_REG_A set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_REG_B UNREGISTERED " "Parameter OUTDATA_REG_B set to UNREGISTERED" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_REG_B CLOCK0 " "Parameter ADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_REG_B CLOCK0 " "Parameter INDATA_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter WRCONTROL_WRADDRESS_REG_B set to CLOCK0" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INDATA_ACLR_A NONE " "Parameter INDATA_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "WRCONTROL_ACLR_A NONE " "Parameter WRCONTROL_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_A NONE " "Parameter ADDRESS_ACLR_A set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "ADDRESS_ACLR_B NONE " "Parameter ADDRESS_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "OUTDATA_ACLR_B NONE " "Parameter OUTDATA_ACLR_B set to NONE" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "INIT_FILE db/multicycle.ram0_data_memory_8cd63da5.hdl.mif " "Parameter INIT_FILE set to db/multicycle.ram0_data_memory_8cd63da5.hdl.mif" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""} { "Info" "ISUTIL_INFERRED_MEGAFUNCTION_PARAMETER" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA" {  } {  } 0 286033 "Parameter %1!s! set to %2!s!" 0 0 "Quartus II" 0 -1 1418324589811 ""}  } {  } 0 276029 "Inferred altsyncram megafunction from the following design logic: \"%1!s!\" " 0 0 "Quartus II" 0 -1 1418324589811 ""}  } {  } 0 19000 "Inferred %1!d! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1418324589811 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:cpu\|instructions_memory:memory_of_instructions\|altsyncram:instructions_rtl_0 " "Elaborated megafunction instantiation \"processor:cpu\|instructions_memory:memory_of_instructions\|altsyncram:instructions_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324589894 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:cpu\|instructions_memory:memory_of_instructions\|altsyncram:instructions_rtl_0 " "Instantiated megafunction \"processor:cpu\|instructions_memory:memory_of_instructions\|altsyncram:instructions_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE ROM " "Parameter \"OPERATION_MODE\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324589894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324589894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 9 " "Parameter \"WIDTHAD_A\" = \"9\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324589894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 257 " "Parameter \"NUMWORDS_A\" = \"257\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324589894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324589894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324589894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_A NONE " "Parameter \"OUTDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324589894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324589894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324589894 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif " "Parameter \"INIT_FILE\" = \"db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324589894 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418324589894 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_i991.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_i991.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_i991 " "Found entity 1: altsyncram_i991" {  } { { "db/altsyncram_i991.tdf" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/altsyncram_i991.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324589985 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324589985 ""}
{ "Warning" "WMIO_MIO_MIF_UNINITIALIZED_WARNING" "255 512 0 1 1 " "255 out of 512 addresses are uninitialized. The Quartus II software will initialize them to \"0\". There are 1 warnings found, and 1 warnings are reported." { { "Warning" "WMIO_MIO_MIF_UNINITIALIZED_ADDRESS_RANGE" "257 511 " "Addresses ranging from 257 to 511 are not initialized" {  } { { "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif" 1 -1 0 } }  } 0 113027 "Addresses ranging from %1!u! to %2!u! are not initialized" 0 0 "Quartus II" 0 -1 1418324590007 ""}  } { { "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif" 1 -1 0 } }  } 0 113028 "%1!u! out of %2!d! addresses are uninitialized. The Quartus II software will initialize them to \"%3!s!\". There are %4!u! warnings found, and %5!u! warnings are reported." 0 0 "Quartus II" 0 -1 1418324590007 ""}
{ "Critical Warning" "WCDB_CDB_MORE_INI_CONTENT" "257 512 C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif " "Memory depth (257) in the design file differs from memory depth (512) in the Memory Initialization File \"C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif\" -- truncated remaining initial content value to fit RAM" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 1 127004 "Memory depth (%1!d!) in the design file differs from memory depth (%2!d!) in the Memory Initialization File \"%3!s!\" -- truncated remaining initial content value to fit RAM" 0 0 "Quartus II" 0 -1 1418324590007 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1418324590008 ""}
{ "Warning" "WCDB_CDB_RAM_MIF_CONTAIN_DONT_CARE" "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif " "Memory Initialization File or Hexadecimal (Intel-Format) File \"C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/multicycle.ram0_instructions_memory_41fb4e99.hdl.mif\" contains \"don't care\" values -- overwriting them with 0s" {  } { { "altsyncram.tdf" "" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 127007 "Memory Initialization File or Hexadecimal (Intel-Format) File \"%1!s!\" contains \"don't care\" values -- overwriting them with 0s" 0 0 "Quartus II" 0 -1 1418324590010 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0 " "Elaborated megafunction instantiation \"processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\"" {  } {  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324590123 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0 " "Instantiated megafunction \"processor:cpu\|data_memory:memory_of_data\|altsyncram:data_rtl_0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "OPERATION_MODE BIDIR_DUAL_PORT " "Parameter \"OPERATION_MODE\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324590123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_A 32 " "Parameter \"WIDTH_A\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324590123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_B 32 " "Parameter \"WIDTH_B\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324590123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_A 12 " "Parameter \"WIDTHAD_A\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324590123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD_B 12 " "Parameter \"WIDTHAD_B\" = \"12\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324590123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_A 4096 " "Parameter \"NUMWORDS_A\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324590123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS_B 4096 " "Parameter \"NUMWORDS_B\" = \"4096\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324590123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_A UNREGISTERED " "Parameter \"OUTDATA_REG_A\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324590123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_REG_B UNREGISTERED " "Parameter \"OUTDATA_REG_B\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324590123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_REG_B CLOCK0 " "Parameter \"ADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324590123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_REG_B CLOCK0 " "Parameter \"INDATA_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324590123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_WRADDRESS_REG_B CLOCK0 " "Parameter \"WRCONTROL_WRADDRESS_REG_B\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324590123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INDATA_ACLR_A NONE " "Parameter \"INDATA_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324590123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WRCONTROL_ACLR_A NONE " "Parameter \"WRCONTROL_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324590123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_A NONE " "Parameter \"ADDRESS_ACLR_A\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324590123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ADDRESS_ACLR_B NONE " "Parameter \"ADDRESS_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324590123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "OUTDATA_ACLR_B NONE " "Parameter \"OUTDATA_ACLR_B\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324590123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INIT_FILE db/multicycle.ram0_data_memory_8cd63da5.hdl.mif " "Parameter \"INIT_FILE\" = \"db/multicycle.ram0_data_memory_8cd63da5.hdl.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324590123 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "READ_DURING_WRITE_MODE_MIXED_PORTS OLD_DATA " "Parameter \"READ_DURING_WRITE_MODE_MIXED_PORTS\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1418324590123 ""}  } {  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1418324590123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_d002.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_d002.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_d002 " "Found entity 1: altsyncram_d002" {  } { { "db/altsyncram_d002.tdf" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/db/altsyncram_d002.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1418324590268 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1418324590268 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 38 -1 0 } } { "mouse.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/mouse.vhd" 148 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1418324591333 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1418324591334 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "53 " "53 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1418324598068 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1418324598853 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324598853 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "15 " "Design contains 15 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_27\[0\] " "No output dependent on input pin \"CLOCK_27\[0\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 8 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324599389 "|de1|CLOCK_27[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK_50 " "No output dependent on input pin \"CLOCK_50\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324599389 "|de1|CLOCK_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[0\] " "No output dependent on input pin \"KEY\[0\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324599389 "|de1|KEY[0]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324599389 "|de1|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[2\] " "No output dependent on input pin \"KEY\[2\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324599389 "|de1|KEY[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 10 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324599389 "|de1|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[1\] " "No output dependent on input pin \"SW\[1\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324599389 "|de1|SW[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[2\] " "No output dependent on input pin \"SW\[2\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324599389 "|de1|SW[2]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324599389 "|de1|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324599389 "|de1|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324599389 "|de1|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324599389 "|de1|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324599389 "|de1|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324599389 "|de1|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "DE1.vhd" "" { Text "C:/Users/Carlos/Documents/GitHub/mips_4/MOUSE-MIPS-multiciplo-/DE1.vhd" 11 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1418324599389 "|de1|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1418324599389 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "3698 " "Implemented 3698 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "17 " "Implemented 17 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1418324599392 ""} { "Info" "ICUT_CUT_TM_OPINS" "60 " "Implemented 60 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1418324599392 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1418324599392 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3554 " "Implemented 3554 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1418324599392 ""} { "Info" "ICUT_CUT_TM_RAMS" "64 " "Implemented 64 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1418324599392 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Quartus II" 0 -1 1418324599392 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1418324599392 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 62 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 62 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "537 " "Peak virtual memory: 537 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1418324599500 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 17:03:19 2014 " "Processing ended: Thu Dec 11 17:03:19 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1418324599500 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1418324599500 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:15 " "Total CPU time (on all processors): 00:00:15" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1418324599500 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1418324599500 ""}
