#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Thu Jul  2 19:28:36 2020
# Process ID: 2324
# Current directory: E:/CR_proj/WhosWhoHardware/WhosWhoHardware.runs/mb_design_PearsonHashingCop_0_0_synth_1
# Command line: vivado.exe -log mb_design_PearsonHashingCop_0_0.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mb_design_PearsonHashingCop_0_0.tcl
# Log file: E:/CR_proj/WhosWhoHardware/WhosWhoHardware.runs/mb_design_PearsonHashingCop_0_0_synth_1/mb_design_PearsonHashingCop_0_0.vds
# Journal file: E:/CR_proj/WhosWhoHardware/WhosWhoHardware.runs/mb_design_PearsonHashingCop_0_0_synth_1\vivado.jou
#-----------------------------------------------------------
source mb_design_PearsonHashingCop_0_0.tcl -notrace
create_project: Time (s): cpu = 00:00:07 ; elapsed = 00:00:13 . Memory (MB): peak = 458.410 ; gain = 156.055
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'e:/CR_proj/ip_repo/PearsonHashingCop_1.0'.
WARNING: [IP_Flow 19-2248] Failed to load user IP repository 'e:/CR/projects/ip_repo'; Can't find the specified path.
If this directory should no longer be in your list of user repositories, go to the IP Settings dialog and remove it.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/Xilinx/Vivado/2019.2/data/ip'.
Command: synth_design -top mb_design_PearsonHashingCop_0_0 -part xc7a100tcsg324-1 -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a100t'
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 7716 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:13 ; elapsed = 00:00:16 . Memory (MB): peak = 1004.762 ; gain = 233.484
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mb_design_PearsonHashingCop_0_0' [e:/CR_proj/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_PearsonHashingCop_0_0/synth/mb_design_PearsonHashingCop_0_0.vhd:75]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'PearsonHashingCop_v1_0' declared at 'e:/CR_proj/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ipshared/8c02/hdl/PearsonHashingCop_v1_0.vhd:5' bound to instance 'U0' of component 'PearsonHashingCop_v1_0' [e:/CR_proj/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_PearsonHashingCop_0_0/synth/mb_design_PearsonHashingCop_0_0.vhd:130]
INFO: [Synth 8-638] synthesizing module 'PearsonHashingCop_v1_0' [e:/CR_proj/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ipshared/8c02/hdl/PearsonHashingCop_v1_0.vhd:47]
	Parameter C_M00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M00_AXIS_START_COUNT bound to: 32 - type: integer 
	Parameter C_S00_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'PearsonHashingCop_v1_0_M00_AXIS' declared at 'e:/CR_proj/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ipshared/8c02/hdl/PearsonHashingCop_v1_0_M00_AXIS.vhd:5' bound to instance 'PearsonHashingCop_v1_0_M00_AXIS_inst' of component 'PearsonHashingCop_v1_0_M00_AXIS' [e:/CR_proj/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ipshared/8c02/hdl/PearsonHashingCop_v1_0.vhd:94]
INFO: [Synth 8-638] synthesizing module 'PearsonHashingCop_v1_0_M00_AXIS' [e:/CR_proj/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ipshared/8c02/hdl/PearsonHashingCop_v1_0_M00_AXIS.vhd:42]
	Parameter C_M_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
	Parameter C_M_START_COUNT bound to: 32 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'PearsonHashingCop_v1_0_M00_AXIS' (1#1) [e:/CR_proj/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ipshared/8c02/hdl/PearsonHashingCop_v1_0_M00_AXIS.vhd:42]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'PearsonHashingCop_v1_0_S00_AXIS' declared at 'e:/CR_proj/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ipshared/8c02/hdl/PearsonHashingCop_v1_0_S00_AXIS.vhd:5' bound to instance 'PearsonHashingCop_v1_0_S00_AXIS_inst' of component 'PearsonHashingCop_v1_0_S00_AXIS' [e:/CR_proj/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ipshared/8c02/hdl/PearsonHashingCop_v1_0.vhd:113]
INFO: [Synth 8-638] synthesizing module 'PearsonHashingCop_v1_0_S00_AXIS' [e:/CR_proj/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ipshared/8c02/hdl/PearsonHashingCop_v1_0_S00_AXIS.vhd:40]
	Parameter C_S_AXIS_TDATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'PearsonHashing' declared at 'e:/CR_proj/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ipshared/8c02/src/PearsonHashing.vhd:34' bound to instance 'Processing' of component 'PearsonHashing' [e:/CR_proj/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ipshared/8c02/hdl/PearsonHashingCop_v1_0_S00_AXIS.vhd:58]
INFO: [Synth 8-638] synthesizing module 'PearsonHashing' [e:/CR_proj/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ipshared/8c02/src/PearsonHashing.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'PearsonHashing' (2#1) [e:/CR_proj/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ipshared/8c02/src/PearsonHashing.vhd:39]
INFO: [Synth 8-256] done synthesizing module 'PearsonHashingCop_v1_0_S00_AXIS' (3#1) [e:/CR_proj/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ipshared/8c02/hdl/PearsonHashingCop_v1_0_S00_AXIS.vhd:40]
INFO: [Synth 8-256] done synthesizing module 'PearsonHashingCop_v1_0' (4#1) [e:/CR_proj/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ipshared/8c02/hdl/PearsonHashingCop_v1_0.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'mb_design_PearsonHashingCop_0_0' (5#1) [e:/CR_proj/WhosWhoHardware/WhosWhoHardware.srcs/sources_1/bd/mb_design/ip/mb_design_PearsonHashingCop_0_0/synth/mb_design_PearsonHashingCop_0_0.vhd:75]
WARNING: [Synth 8-3331] design PearsonHashingCop_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[3]
WARNING: [Synth 8-3331] design PearsonHashingCop_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[2]
WARNING: [Synth 8-3331] design PearsonHashingCop_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[1]
WARNING: [Synth 8-3331] design PearsonHashingCop_v1_0_S00_AXIS has unconnected port S_AXIS_TSTRB[0]
WARNING: [Synth 8-3331] design PearsonHashingCop_v1_0_S00_AXIS has unconnected port S_AXIS_TLAST
WARNING: [Synth 8-3331] design PearsonHashingCop_v1_0_M00_AXIS has unconnected port M_AXIS_ACLK
WARNING: [Synth 8-3331] design PearsonHashingCop_v1_0_M00_AXIS has unconnected port M_AXIS_ARESETN
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:17 ; elapsed = 00:00:23 . Memory (MB): peak = 1080.848 ; gain = 309.570
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1080.848 ; gain = 309.570
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:25 . Memory (MB): peak = 1080.848 ; gain = 309.570
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1080.848 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1149.645 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.482 . Memory (MB): peak = 1150.641 ; gain = 0.996
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1150.641 ; gain = 379.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a100tcsg324-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1150.641 ; gain = 379.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:36 ; elapsed = 00:00:50 . Memory (MB): peak = 1150.641 ; gain = 379.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:38 ; elapsed = 00:00:52 . Memory (MB): peak = 1150.641 ; gain = 379.363
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module PearsonHashing 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      8 Bit         XORs := 4     
Module PearsonHashingCop_v1_0_S00_AXIS 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 240 (col length:80)
BRAMs: 270 (col length: RAMB18 80 RAMB36 40)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-3917] design mb_design_PearsonHashingCop_0_0 has port m00_axis_tstrb[3] driven by constant 1
INFO: [Synth 8-3917] design mb_design_PearsonHashingCop_0_0 has port m00_axis_tstrb[2] driven by constant 1
INFO: [Synth 8-3917] design mb_design_PearsonHashingCop_0_0 has port m00_axis_tstrb[1] driven by constant 1
INFO: [Synth 8-3917] design mb_design_PearsonHashingCop_0_0 has port m00_axis_tstrb[0] driven by constant 1
INFO: [Synth 8-3917] design mb_design_PearsonHashingCop_0_0 has port m00_axis_tlast driven by constant 0
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_tdata[31]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_tdata[30]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_tdata[29]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_tdata[28]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_tdata[27]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_tdata[26]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_tdata[25]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_tdata[24]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_tdata[23]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_tdata[22]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_tdata[21]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_tdata[20]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_tdata[19]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_tdata[18]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_tdata[17]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_tdata[16]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_tdata[15]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_tdata[14]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_tdata[13]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_tdata[12]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_tdata[11]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_tdata[10]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_tdata[9]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_tdata[8]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_aclk
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port m00_axis_aresetn
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port s00_axis_tstrb[3]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port s00_axis_tstrb[2]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port s00_axis_tstrb[1]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port s00_axis_tstrb[0]
WARNING: [Synth 8-3331] design mb_design_PearsonHashingCop_0_0 has unconnected port s00_axis_tlast
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:46 ; elapsed = 00:01:02 . Memory (MB): peak = 1150.641 ; gain = 379.363
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+--------------------------------+------------------------------------------------------------------+---------------+----------------+
|Module Name                     | RTL Object                                                       | Depth x Width | Implemented As | 
+--------------------------------+------------------------------------------------------------------+---------------+----------------+
|PearsonHashing                  | STATIC_LUT[0]                                                    | 256x8         | LUT            | 
|PearsonHashing                  | STATIC_LUT[0]                                                    | 256x8         | LUT            | 
|PearsonHashing                  | STATIC_LUT[0]                                                    | 256x8         | LUT            | 
|PearsonHashing                  | STATIC_LUT[0]                                                    | 256x8         | LUT            | 
|PearsonHashing                  | STATIC_LUT[0]                                                    | 256x8         | LUT            | 
|mb_design_PearsonHashingCop_0_0 | U0/PearsonHashingCop_v1_0_S00_AXIS_inst/Processing/STATIC_LUT[0] | 256x8         | LUT            | 
|mb_design_PearsonHashingCop_0_0 | U0/PearsonHashingCop_v1_0_S00_AXIS_inst/Processing/STATIC_LUT[0] | 256x8         | LUT            | 
|mb_design_PearsonHashingCop_0_0 | U0/PearsonHashingCop_v1_0_S00_AXIS_inst/Processing/STATIC_LUT[0] | 256x8         | LUT            | 
|mb_design_PearsonHashingCop_0_0 | U0/PearsonHashingCop_v1_0_S00_AXIS_inst/Processing/STATIC_LUT[0] | 256x8         | LUT            | 
|mb_design_PearsonHashingCop_0_0 | U0/PearsonHashingCop_v1_0_S00_AXIS_inst/s_dataOut_reg            | 256x8         | Block RAM      | 
+--------------------------------+------------------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:09 ; elapsed = 00:01:28 . Memory (MB): peak = 1157.398 ; gain = 386.121
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:09 ; elapsed = 00:01:28 . Memory (MB): peak = 1157.547 ; gain = 386.270
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-7053] The timing for the instance U0/PearsonHashingCop_v1_0_S00_AXIS_inst/s_dataOut_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the ram block. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:09 ; elapsed = 00:01:29 . Memory (MB): peak = 1167.586 ; gain = 396.309
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:01:24 ; elapsed = 00:01:48 . Memory (MB): peak = 1183.395 ; gain = 412.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:01:24 ; elapsed = 00:01:48 . Memory (MB): peak = 1183.395 ; gain = 412.117
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:24 ; elapsed = 00:01:48 . Memory (MB): peak = 1183.395 ; gain = 412.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:01:24 ; elapsed = 00:01:48 . Memory (MB): peak = 1183.395 ; gain = 412.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:01:24 ; elapsed = 00:01:48 . Memory (MB): peak = 1183.395 ; gain = 412.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:01:24 ; elapsed = 00:01:48 . Memory (MB): peak = 1183.395 ; gain = 412.117
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |LUT1     |     1|
|2     |LUT2     |     1|
|3     |LUT4     |     2|
|4     |LUT6     |   165|
|5     |MUXF7    |    21|
|6     |RAMB18E1 |     1|
|7     |FDRE     |     1|
+------+---------+------+

Report Instance Areas: 
+------+-----------------------------------------+--------------------------------+------+
|      |Instance                                 |Module                          |Cells |
+------+-----------------------------------------+--------------------------------+------+
|1     |top                                      |                                |   192|
|2     |  U0                                     |PearsonHashingCop_v1_0          |   192|
|3     |    PearsonHashingCop_v1_0_S00_AXIS_inst |PearsonHashingCop_v1_0_S00_AXIS |   192|
|4     |      Processing                         |PearsonHashing                  |   154|
+------+-----------------------------------------+--------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:01:24 ; elapsed = 00:01:48 . Memory (MB): peak = 1183.395 ; gain = 412.117
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 31 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:01:01 ; elapsed = 00:01:38 . Memory (MB): peak = 1183.395 ; gain = 342.324
Synthesis Optimization Complete : Time (s): cpu = 00:01:25 ; elapsed = 00:01:49 . Memory (MB): peak = 1183.395 ; gain = 412.117
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1195.449 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 22 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1199.805 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 40 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:42 ; elapsed = 00:02:13 . Memory (MB): peak = 1199.805 ; gain = 711.590
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1199.805 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/CR_proj/WhosWhoHardware/WhosWhoHardware.runs/mb_design_PearsonHashingCop_0_0_synth_1/mb_design_PearsonHashingCop_0_0.dcp' has been generated.
WARNING: [Common 17-576] 'use_project_ipc' is deprecated. This option is deprecated and no longer used.
INFO: [Coretcl 2-1648] Added synthesis output to IP cache for IP mb_design_PearsonHashingCop_0_0, cache-ID = 1f794d93469ba8fe
INFO: [Coretcl 2-1174] Renamed 3 cell refs.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1199.805 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'E:/CR_proj/WhosWhoHardware/WhosWhoHardware.runs/mb_design_PearsonHashingCop_0_0_synth_1/mb_design_PearsonHashingCop_0_0.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mb_design_PearsonHashingCop_0_0_utilization_synth.rpt -pb mb_design_PearsonHashingCop_0_0_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Jul  2 19:31:27 2020...
