
testboardrb.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00007f68  080001d8  080001d8  000011d8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000005c  08008140  08008140  00009140  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800819c  0800819c  0000a190  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0800819c  0800819c  0000919c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080081a4  080081a4  0000a190  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080081a4  080081a4  000091a4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  080081a8  080081a8  000091a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000190  20000000  080081ac  0000a000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000009fc  20000190  0800833c  0000a190  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  20000b8c  0800833c  0000ab8c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0000a190  2**0
                  CONTENTS, READONLY
 12 .debug_info   00013ed3  00000000  00000000  0000a1c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002df6  00000000  00000000  0001e093  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000f08  00000000  00000000  00020e90  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 00000bcc  00000000  00000000  00021d98  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001e2e6  00000000  00000000  00022964  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   000149ad  00000000  00000000  00040c4a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000ba60b  00000000  00000000  000555f7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0010fc02  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00003d04  00000000  00000000  0010fc48  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000072  00000000  00000000  0011394c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001d8 <__do_global_dtors_aux>:
 80001d8:	b510      	push	{r4, lr}
 80001da:	4c05      	ldr	r4, [pc, #20]	@ (80001f0 <__do_global_dtors_aux+0x18>)
 80001dc:	7823      	ldrb	r3, [r4, #0]
 80001de:	b933      	cbnz	r3, 80001ee <__do_global_dtors_aux+0x16>
 80001e0:	4b04      	ldr	r3, [pc, #16]	@ (80001f4 <__do_global_dtors_aux+0x1c>)
 80001e2:	b113      	cbz	r3, 80001ea <__do_global_dtors_aux+0x12>
 80001e4:	4804      	ldr	r0, [pc, #16]	@ (80001f8 <__do_global_dtors_aux+0x20>)
 80001e6:	f3af 8000 	nop.w
 80001ea:	2301      	movs	r3, #1
 80001ec:	7023      	strb	r3, [r4, #0]
 80001ee:	bd10      	pop	{r4, pc}
 80001f0:	20000190 	.word	0x20000190
 80001f4:	00000000 	.word	0x00000000
 80001f8:	08008128 	.word	0x08008128

080001fc <frame_dummy>:
 80001fc:	b508      	push	{r3, lr}
 80001fe:	4b03      	ldr	r3, [pc, #12]	@ (800020c <frame_dummy+0x10>)
 8000200:	b11b      	cbz	r3, 800020a <frame_dummy+0xe>
 8000202:	4903      	ldr	r1, [pc, #12]	@ (8000210 <frame_dummy+0x14>)
 8000204:	4803      	ldr	r0, [pc, #12]	@ (8000214 <frame_dummy+0x18>)
 8000206:	f3af 8000 	nop.w
 800020a:	bd08      	pop	{r3, pc}
 800020c:	00000000 	.word	0x00000000
 8000210:	20000194 	.word	0x20000194
 8000214:	08008128 	.word	0x08008128

08000218 <__aeabi_uldivmod>:
 8000218:	b953      	cbnz	r3, 8000230 <__aeabi_uldivmod+0x18>
 800021a:	b94a      	cbnz	r2, 8000230 <__aeabi_uldivmod+0x18>
 800021c:	2900      	cmp	r1, #0
 800021e:	bf08      	it	eq
 8000220:	2800      	cmpeq	r0, #0
 8000222:	bf1c      	itt	ne
 8000224:	f04f 31ff 	movne.w	r1, #4294967295
 8000228:	f04f 30ff 	movne.w	r0, #4294967295
 800022c:	f000 b988 	b.w	8000540 <__aeabi_idiv0>
 8000230:	f1ad 0c08 	sub.w	ip, sp, #8
 8000234:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000238:	f000 f806 	bl	8000248 <__udivmoddi4>
 800023c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000240:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000244:	b004      	add	sp, #16
 8000246:	4770      	bx	lr

08000248 <__udivmoddi4>:
 8000248:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800024c:	9d08      	ldr	r5, [sp, #32]
 800024e:	468e      	mov	lr, r1
 8000250:	4604      	mov	r4, r0
 8000252:	4688      	mov	r8, r1
 8000254:	2b00      	cmp	r3, #0
 8000256:	d14a      	bne.n	80002ee <__udivmoddi4+0xa6>
 8000258:	428a      	cmp	r2, r1
 800025a:	4617      	mov	r7, r2
 800025c:	d962      	bls.n	8000324 <__udivmoddi4+0xdc>
 800025e:	fab2 f682 	clz	r6, r2
 8000262:	b14e      	cbz	r6, 8000278 <__udivmoddi4+0x30>
 8000264:	f1c6 0320 	rsb	r3, r6, #32
 8000268:	fa01 f806 	lsl.w	r8, r1, r6
 800026c:	fa20 f303 	lsr.w	r3, r0, r3
 8000270:	40b7      	lsls	r7, r6
 8000272:	ea43 0808 	orr.w	r8, r3, r8
 8000276:	40b4      	lsls	r4, r6
 8000278:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800027c:	fa1f fc87 	uxth.w	ip, r7
 8000280:	fbb8 f1fe 	udiv	r1, r8, lr
 8000284:	0c23      	lsrs	r3, r4, #16
 8000286:	fb0e 8811 	mls	r8, lr, r1, r8
 800028a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800028e:	fb01 f20c 	mul.w	r2, r1, ip
 8000292:	429a      	cmp	r2, r3
 8000294:	d909      	bls.n	80002aa <__udivmoddi4+0x62>
 8000296:	18fb      	adds	r3, r7, r3
 8000298:	f101 30ff 	add.w	r0, r1, #4294967295
 800029c:	f080 80ea 	bcs.w	8000474 <__udivmoddi4+0x22c>
 80002a0:	429a      	cmp	r2, r3
 80002a2:	f240 80e7 	bls.w	8000474 <__udivmoddi4+0x22c>
 80002a6:	3902      	subs	r1, #2
 80002a8:	443b      	add	r3, r7
 80002aa:	1a9a      	subs	r2, r3, r2
 80002ac:	b2a3      	uxth	r3, r4
 80002ae:	fbb2 f0fe 	udiv	r0, r2, lr
 80002b2:	fb0e 2210 	mls	r2, lr, r0, r2
 80002b6:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80002ba:	fb00 fc0c 	mul.w	ip, r0, ip
 80002be:	459c      	cmp	ip, r3
 80002c0:	d909      	bls.n	80002d6 <__udivmoddi4+0x8e>
 80002c2:	18fb      	adds	r3, r7, r3
 80002c4:	f100 32ff 	add.w	r2, r0, #4294967295
 80002c8:	f080 80d6 	bcs.w	8000478 <__udivmoddi4+0x230>
 80002cc:	459c      	cmp	ip, r3
 80002ce:	f240 80d3 	bls.w	8000478 <__udivmoddi4+0x230>
 80002d2:	443b      	add	r3, r7
 80002d4:	3802      	subs	r0, #2
 80002d6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002da:	eba3 030c 	sub.w	r3, r3, ip
 80002de:	2100      	movs	r1, #0
 80002e0:	b11d      	cbz	r5, 80002ea <__udivmoddi4+0xa2>
 80002e2:	40f3      	lsrs	r3, r6
 80002e4:	2200      	movs	r2, #0
 80002e6:	e9c5 3200 	strd	r3, r2, [r5]
 80002ea:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002ee:	428b      	cmp	r3, r1
 80002f0:	d905      	bls.n	80002fe <__udivmoddi4+0xb6>
 80002f2:	b10d      	cbz	r5, 80002f8 <__udivmoddi4+0xb0>
 80002f4:	e9c5 0100 	strd	r0, r1, [r5]
 80002f8:	2100      	movs	r1, #0
 80002fa:	4608      	mov	r0, r1
 80002fc:	e7f5      	b.n	80002ea <__udivmoddi4+0xa2>
 80002fe:	fab3 f183 	clz	r1, r3
 8000302:	2900      	cmp	r1, #0
 8000304:	d146      	bne.n	8000394 <__udivmoddi4+0x14c>
 8000306:	4573      	cmp	r3, lr
 8000308:	d302      	bcc.n	8000310 <__udivmoddi4+0xc8>
 800030a:	4282      	cmp	r2, r0
 800030c:	f200 8105 	bhi.w	800051a <__udivmoddi4+0x2d2>
 8000310:	1a84      	subs	r4, r0, r2
 8000312:	eb6e 0203 	sbc.w	r2, lr, r3
 8000316:	2001      	movs	r0, #1
 8000318:	4690      	mov	r8, r2
 800031a:	2d00      	cmp	r5, #0
 800031c:	d0e5      	beq.n	80002ea <__udivmoddi4+0xa2>
 800031e:	e9c5 4800 	strd	r4, r8, [r5]
 8000322:	e7e2      	b.n	80002ea <__udivmoddi4+0xa2>
 8000324:	2a00      	cmp	r2, #0
 8000326:	f000 8090 	beq.w	800044a <__udivmoddi4+0x202>
 800032a:	fab2 f682 	clz	r6, r2
 800032e:	2e00      	cmp	r6, #0
 8000330:	f040 80a4 	bne.w	800047c <__udivmoddi4+0x234>
 8000334:	1a8a      	subs	r2, r1, r2
 8000336:	0c03      	lsrs	r3, r0, #16
 8000338:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800033c:	b280      	uxth	r0, r0
 800033e:	b2bc      	uxth	r4, r7
 8000340:	2101      	movs	r1, #1
 8000342:	fbb2 fcfe 	udiv	ip, r2, lr
 8000346:	fb0e 221c 	mls	r2, lr, ip, r2
 800034a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800034e:	fb04 f20c 	mul.w	r2, r4, ip
 8000352:	429a      	cmp	r2, r3
 8000354:	d907      	bls.n	8000366 <__udivmoddi4+0x11e>
 8000356:	18fb      	adds	r3, r7, r3
 8000358:	f10c 38ff 	add.w	r8, ip, #4294967295
 800035c:	d202      	bcs.n	8000364 <__udivmoddi4+0x11c>
 800035e:	429a      	cmp	r2, r3
 8000360:	f200 80e0 	bhi.w	8000524 <__udivmoddi4+0x2dc>
 8000364:	46c4      	mov	ip, r8
 8000366:	1a9b      	subs	r3, r3, r2
 8000368:	fbb3 f2fe 	udiv	r2, r3, lr
 800036c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000370:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000374:	fb02 f404 	mul.w	r4, r2, r4
 8000378:	429c      	cmp	r4, r3
 800037a:	d907      	bls.n	800038c <__udivmoddi4+0x144>
 800037c:	18fb      	adds	r3, r7, r3
 800037e:	f102 30ff 	add.w	r0, r2, #4294967295
 8000382:	d202      	bcs.n	800038a <__udivmoddi4+0x142>
 8000384:	429c      	cmp	r4, r3
 8000386:	f200 80ca 	bhi.w	800051e <__udivmoddi4+0x2d6>
 800038a:	4602      	mov	r2, r0
 800038c:	1b1b      	subs	r3, r3, r4
 800038e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000392:	e7a5      	b.n	80002e0 <__udivmoddi4+0x98>
 8000394:	f1c1 0620 	rsb	r6, r1, #32
 8000398:	408b      	lsls	r3, r1
 800039a:	fa22 f706 	lsr.w	r7, r2, r6
 800039e:	431f      	orrs	r7, r3
 80003a0:	fa0e f401 	lsl.w	r4, lr, r1
 80003a4:	fa20 f306 	lsr.w	r3, r0, r6
 80003a8:	fa2e fe06 	lsr.w	lr, lr, r6
 80003ac:	ea4f 4917 	mov.w	r9, r7, lsr #16
 80003b0:	4323      	orrs	r3, r4
 80003b2:	fa00 f801 	lsl.w	r8, r0, r1
 80003b6:	fa1f fc87 	uxth.w	ip, r7
 80003ba:	fbbe f0f9 	udiv	r0, lr, r9
 80003be:	0c1c      	lsrs	r4, r3, #16
 80003c0:	fb09 ee10 	mls	lr, r9, r0, lr
 80003c4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 80003c8:	fb00 fe0c 	mul.w	lr, r0, ip
 80003cc:	45a6      	cmp	lr, r4
 80003ce:	fa02 f201 	lsl.w	r2, r2, r1
 80003d2:	d909      	bls.n	80003e8 <__udivmoddi4+0x1a0>
 80003d4:	193c      	adds	r4, r7, r4
 80003d6:	f100 3aff 	add.w	sl, r0, #4294967295
 80003da:	f080 809c 	bcs.w	8000516 <__udivmoddi4+0x2ce>
 80003de:	45a6      	cmp	lr, r4
 80003e0:	f240 8099 	bls.w	8000516 <__udivmoddi4+0x2ce>
 80003e4:	3802      	subs	r0, #2
 80003e6:	443c      	add	r4, r7
 80003e8:	eba4 040e 	sub.w	r4, r4, lr
 80003ec:	fa1f fe83 	uxth.w	lr, r3
 80003f0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003f4:	fb09 4413 	mls	r4, r9, r3, r4
 80003f8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 80003fc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000400:	45a4      	cmp	ip, r4
 8000402:	d908      	bls.n	8000416 <__udivmoddi4+0x1ce>
 8000404:	193c      	adds	r4, r7, r4
 8000406:	f103 3eff 	add.w	lr, r3, #4294967295
 800040a:	f080 8082 	bcs.w	8000512 <__udivmoddi4+0x2ca>
 800040e:	45a4      	cmp	ip, r4
 8000410:	d97f      	bls.n	8000512 <__udivmoddi4+0x2ca>
 8000412:	3b02      	subs	r3, #2
 8000414:	443c      	add	r4, r7
 8000416:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 800041a:	eba4 040c 	sub.w	r4, r4, ip
 800041e:	fba0 ec02 	umull	lr, ip, r0, r2
 8000422:	4564      	cmp	r4, ip
 8000424:	4673      	mov	r3, lr
 8000426:	46e1      	mov	r9, ip
 8000428:	d362      	bcc.n	80004f0 <__udivmoddi4+0x2a8>
 800042a:	d05f      	beq.n	80004ec <__udivmoddi4+0x2a4>
 800042c:	b15d      	cbz	r5, 8000446 <__udivmoddi4+0x1fe>
 800042e:	ebb8 0203 	subs.w	r2, r8, r3
 8000432:	eb64 0409 	sbc.w	r4, r4, r9
 8000436:	fa04 f606 	lsl.w	r6, r4, r6
 800043a:	fa22 f301 	lsr.w	r3, r2, r1
 800043e:	431e      	orrs	r6, r3
 8000440:	40cc      	lsrs	r4, r1
 8000442:	e9c5 6400 	strd	r6, r4, [r5]
 8000446:	2100      	movs	r1, #0
 8000448:	e74f      	b.n	80002ea <__udivmoddi4+0xa2>
 800044a:	fbb1 fcf2 	udiv	ip, r1, r2
 800044e:	0c01      	lsrs	r1, r0, #16
 8000450:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000454:	b280      	uxth	r0, r0
 8000456:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 800045a:	463b      	mov	r3, r7
 800045c:	4638      	mov	r0, r7
 800045e:	463c      	mov	r4, r7
 8000460:	46b8      	mov	r8, r7
 8000462:	46be      	mov	lr, r7
 8000464:	2620      	movs	r6, #32
 8000466:	fbb1 f1f7 	udiv	r1, r1, r7
 800046a:	eba2 0208 	sub.w	r2, r2, r8
 800046e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000472:	e766      	b.n	8000342 <__udivmoddi4+0xfa>
 8000474:	4601      	mov	r1, r0
 8000476:	e718      	b.n	80002aa <__udivmoddi4+0x62>
 8000478:	4610      	mov	r0, r2
 800047a:	e72c      	b.n	80002d6 <__udivmoddi4+0x8e>
 800047c:	f1c6 0220 	rsb	r2, r6, #32
 8000480:	fa2e f302 	lsr.w	r3, lr, r2
 8000484:	40b7      	lsls	r7, r6
 8000486:	40b1      	lsls	r1, r6
 8000488:	fa20 f202 	lsr.w	r2, r0, r2
 800048c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000490:	430a      	orrs	r2, r1
 8000492:	fbb3 f8fe 	udiv	r8, r3, lr
 8000496:	b2bc      	uxth	r4, r7
 8000498:	fb0e 3318 	mls	r3, lr, r8, r3
 800049c:	0c11      	lsrs	r1, r2, #16
 800049e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 80004a2:	fb08 f904 	mul.w	r9, r8, r4
 80004a6:	40b0      	lsls	r0, r6
 80004a8:	4589      	cmp	r9, r1
 80004aa:	ea4f 4310 	mov.w	r3, r0, lsr #16
 80004ae:	b280      	uxth	r0, r0
 80004b0:	d93e      	bls.n	8000530 <__udivmoddi4+0x2e8>
 80004b2:	1879      	adds	r1, r7, r1
 80004b4:	f108 3cff 	add.w	ip, r8, #4294967295
 80004b8:	d201      	bcs.n	80004be <__udivmoddi4+0x276>
 80004ba:	4589      	cmp	r9, r1
 80004bc:	d81f      	bhi.n	80004fe <__udivmoddi4+0x2b6>
 80004be:	eba1 0109 	sub.w	r1, r1, r9
 80004c2:	fbb1 f9fe 	udiv	r9, r1, lr
 80004c6:	fb09 f804 	mul.w	r8, r9, r4
 80004ca:	fb0e 1119 	mls	r1, lr, r9, r1
 80004ce:	b292      	uxth	r2, r2
 80004d0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 80004d4:	4542      	cmp	r2, r8
 80004d6:	d229      	bcs.n	800052c <__udivmoddi4+0x2e4>
 80004d8:	18ba      	adds	r2, r7, r2
 80004da:	f109 31ff 	add.w	r1, r9, #4294967295
 80004de:	d2c4      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e0:	4542      	cmp	r2, r8
 80004e2:	d2c2      	bcs.n	800046a <__udivmoddi4+0x222>
 80004e4:	f1a9 0102 	sub.w	r1, r9, #2
 80004e8:	443a      	add	r2, r7
 80004ea:	e7be      	b.n	800046a <__udivmoddi4+0x222>
 80004ec:	45f0      	cmp	r8, lr
 80004ee:	d29d      	bcs.n	800042c <__udivmoddi4+0x1e4>
 80004f0:	ebbe 0302 	subs.w	r3, lr, r2
 80004f4:	eb6c 0c07 	sbc.w	ip, ip, r7
 80004f8:	3801      	subs	r0, #1
 80004fa:	46e1      	mov	r9, ip
 80004fc:	e796      	b.n	800042c <__udivmoddi4+0x1e4>
 80004fe:	eba7 0909 	sub.w	r9, r7, r9
 8000502:	4449      	add	r1, r9
 8000504:	f1a8 0c02 	sub.w	ip, r8, #2
 8000508:	fbb1 f9fe 	udiv	r9, r1, lr
 800050c:	fb09 f804 	mul.w	r8, r9, r4
 8000510:	e7db      	b.n	80004ca <__udivmoddi4+0x282>
 8000512:	4673      	mov	r3, lr
 8000514:	e77f      	b.n	8000416 <__udivmoddi4+0x1ce>
 8000516:	4650      	mov	r0, sl
 8000518:	e766      	b.n	80003e8 <__udivmoddi4+0x1a0>
 800051a:	4608      	mov	r0, r1
 800051c:	e6fd      	b.n	800031a <__udivmoddi4+0xd2>
 800051e:	443b      	add	r3, r7
 8000520:	3a02      	subs	r2, #2
 8000522:	e733      	b.n	800038c <__udivmoddi4+0x144>
 8000524:	f1ac 0c02 	sub.w	ip, ip, #2
 8000528:	443b      	add	r3, r7
 800052a:	e71c      	b.n	8000366 <__udivmoddi4+0x11e>
 800052c:	4649      	mov	r1, r9
 800052e:	e79c      	b.n	800046a <__udivmoddi4+0x222>
 8000530:	eba1 0109 	sub.w	r1, r1, r9
 8000534:	46c4      	mov	ip, r8
 8000536:	fbb1 f9fe 	udiv	r9, r1, lr
 800053a:	fb09 f804 	mul.w	r8, r9, r4
 800053e:	e7c4      	b.n	80004ca <__udivmoddi4+0x282>

08000540 <__aeabi_idiv0>:
 8000540:	4770      	bx	lr
 8000542:	bf00      	nop

08000544 <selectMuxPin>:
float rawPressureArray[NUM_OF_SENSORS];
float rawTemperatureArray[NUM_OF_SENSORS];

const int selectPins[3] = { GPIO_PIN_10, GPIO_PIN_9, GPIO_PIN_8 };

void selectMuxPin(uint8_t pin) {
 8000544:	b580      	push	{r7, lr}
 8000546:	b084      	sub	sp, #16
 8000548:	af00      	add	r7, sp, #0
 800054a:	4603      	mov	r3, r0
 800054c:	71fb      	strb	r3, [r7, #7]
    for (uint8_t j = 0; j < 3; j++) {
 800054e:	2300      	movs	r3, #0
 8000550:	73fb      	strb	r3, [r7, #15]
 8000552:	e021      	b.n	8000598 <selectMuxPin+0x54>
        if (pin & (1 << j)) {
 8000554:	79fa      	ldrb	r2, [r7, #7]
 8000556:	7bfb      	ldrb	r3, [r7, #15]
 8000558:	fa42 f303 	asr.w	r3, r2, r3
 800055c:	f003 0301 	and.w	r3, r3, #1
 8000560:	2b00      	cmp	r3, #0
 8000562:	d00b      	beq.n	800057c <selectMuxPin+0x38>
            HAL_GPIO_WritePin(GPIOA, selectPins[j], GPIO_PIN_SET);
 8000564:	7bfb      	ldrb	r3, [r7, #15]
 8000566:	4a10      	ldr	r2, [pc, #64]	@ (80005a8 <selectMuxPin+0x64>)
 8000568:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800056c:	b29b      	uxth	r3, r3
 800056e:	2201      	movs	r2, #1
 8000570:	4619      	mov	r1, r3
 8000572:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000576:	f003 f849 	bl	800360c <HAL_GPIO_WritePin>
 800057a:	e00a      	b.n	8000592 <selectMuxPin+0x4e>
        } else {
            HAL_GPIO_WritePin(GPIOA, selectPins[j], GPIO_PIN_RESET);
 800057c:	7bfb      	ldrb	r3, [r7, #15]
 800057e:	4a0a      	ldr	r2, [pc, #40]	@ (80005a8 <selectMuxPin+0x64>)
 8000580:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8000584:	b29b      	uxth	r3, r3
 8000586:	2200      	movs	r2, #0
 8000588:	4619      	mov	r1, r3
 800058a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800058e:	f003 f83d 	bl	800360c <HAL_GPIO_WritePin>
    for (uint8_t j = 0; j < 3; j++) {
 8000592:	7bfb      	ldrb	r3, [r7, #15]
 8000594:	3301      	adds	r3, #1
 8000596:	73fb      	strb	r3, [r7, #15]
 8000598:	7bfb      	ldrb	r3, [r7, #15]
 800059a:	2b02      	cmp	r3, #2
 800059c:	d9da      	bls.n	8000554 <selectMuxPin+0x10>
        }
    }
}
 800059e:	bf00      	nop
 80005a0:	bf00      	nop
 80005a2:	3710      	adds	r7, #16
 80005a4:	46bd      	mov	sp, r7
 80005a6:	bd80      	pop	{r7, pc}
 80005a8:	08008150 	.word	0x08008150

080005ac <muxInit>:

void muxInit() {
 80005ac:	b580      	push	{r7, lr}
 80005ae:	b082      	sub	sp, #8
 80005b0:	af00      	add	r7, sp, #0
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_7, GPIO_PIN_RESET);
 80005b2:	2200      	movs	r2, #0
 80005b4:	2180      	movs	r1, #128	@ 0x80
 80005b6:	480e      	ldr	r0, [pc, #56]	@ (80005f0 <muxInit+0x44>)
 80005b8:	f003 f828 	bl	800360c <HAL_GPIO_WritePin>

    // Initialize MUX
    for (uint8_t i = 0; i < 3; i++) {
 80005bc:	2300      	movs	r3, #0
 80005be:	71fb      	strb	r3, [r7, #7]
 80005c0:	e00d      	b.n	80005de <muxInit+0x32>
        HAL_GPIO_WritePin(GPIOA, selectPins[i], GPIO_PIN_SET);
 80005c2:	79fb      	ldrb	r3, [r7, #7]
 80005c4:	4a0b      	ldr	r2, [pc, #44]	@ (80005f4 <muxInit+0x48>)
 80005c6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80005ca:	b29b      	uxth	r3, r3
 80005cc:	2201      	movs	r2, #1
 80005ce:	4619      	mov	r1, r3
 80005d0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80005d4:	f003 f81a 	bl	800360c <HAL_GPIO_WritePin>
    for (uint8_t i = 0; i < 3; i++) {
 80005d8:	79fb      	ldrb	r3, [r7, #7]
 80005da:	3301      	adds	r3, #1
 80005dc:	71fb      	strb	r3, [r7, #7]
 80005de:	79fb      	ldrb	r3, [r7, #7]
 80005e0:	2b02      	cmp	r3, #2
 80005e2:	d9ee      	bls.n	80005c2 <muxInit+0x16>
    }
}
 80005e4:	bf00      	nop
 80005e6:	bf00      	nop
 80005e8:	3708      	adds	r7, #8
 80005ea:	46bd      	mov	sp, r7
 80005ec:	bd80      	pop	{r7, pc}
 80005ee:	bf00      	nop
 80005f0:	48000800 	.word	0x48000800
 80005f4:	08008150 	.word	0x08008150

080005f8 <startSensorReadSequence>:

void startSensorReadSequence() {
 80005f8:	b580      	push	{r7, lr}
 80005fa:	b082      	sub	sp, #8
 80005fc:	af00      	add	r7, sp, #0
    currentSensor = 0;
 80005fe:	4b13      	ldr	r3, [pc, #76]	@ (800064c <startSensorReadSequence+0x54>)
 8000600:	2200      	movs	r2, #0
 8000602:	701a      	strb	r2, [r3, #0]
    dmaStep = 0;
 8000604:	4b12      	ldr	r3, [pc, #72]	@ (8000650 <startSensorReadSequence+0x58>)
 8000606:	2200      	movs	r2, #0
 8000608:	701a      	strb	r2, [r3, #0]
    selectMuxPin(currentSensor);
 800060a:	4b10      	ldr	r3, [pc, #64]	@ (800064c <startSensorReadSequence+0x54>)
 800060c:	781b      	ldrb	r3, [r3, #0]
 800060e:	b2db      	uxtb	r3, r3
 8000610:	4618      	mov	r0, r3
 8000612:	f7ff ff97 	bl	8000544 <selectMuxPin>

    for (int attempt = 0; attempt < MAX_I2C_RETRIES; attempt++) {
 8000616:	2300      	movs	r3, #0
 8000618:	607b      	str	r3, [r7, #4]
 800061a:	e00b      	b.n	8000634 <startSensorReadSequence+0x3c>
        if (HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, instructionArray, 2) == HAL_OK) {
 800061c:	2302      	movs	r3, #2
 800061e:	4a0d      	ldr	r2, [pc, #52]	@ (8000654 <startSensorReadSequence+0x5c>)
 8000620:	21fe      	movs	r1, #254	@ 0xfe
 8000622:	480d      	ldr	r0, [pc, #52]	@ (8000658 <startSensorReadSequence+0x60>)
 8000624:	f003 f8ee 	bl	8003804 <HAL_I2C_Master_Transmit_DMA>
 8000628:	4603      	mov	r3, r0
 800062a:	2b00      	cmp	r3, #0
 800062c:	d009      	beq.n	8000642 <startSensorReadSequence+0x4a>
    for (int attempt = 0; attempt < MAX_I2C_RETRIES; attempt++) {
 800062e:	687b      	ldr	r3, [r7, #4]
 8000630:	3301      	adds	r3, #1
 8000632:	607b      	str	r3, [r7, #4]
 8000634:	687b      	ldr	r3, [r7, #4]
 8000636:	2b02      	cmp	r3, #2
 8000638:	ddf0      	ble.n	800061c <startSensorReadSequence+0x24>
            return;
        }
    }

    // Skip to next sensor on repeated failure
    HAL_I2C_ErrorCallback(&hi2c3);
 800063a:	4807      	ldr	r0, [pc, #28]	@ (8000658 <startSensorReadSequence+0x60>)
 800063c:	f000 f8e0 	bl	8000800 <HAL_I2C_ErrorCallback>
 8000640:	e000      	b.n	8000644 <startSensorReadSequence+0x4c>
            return;
 8000642:	bf00      	nop
}
 8000644:	3708      	adds	r7, #8
 8000646:	46bd      	mov	sp, r7
 8000648:	bd80      	pop	{r7, pc}
 800064a:	bf00      	nop
 800064c:	200001ac 	.word	0x200001ac
 8000650:	200001ad 	.word	0x200001ad
 8000654:	20000000 	.word	0x20000000
 8000658:	200005e4 	.word	0x200005e4

0800065c <HAL_I2C_MasterTxCpltCallback>:

void HAL_I2C_MasterTxCpltCallback(I2C_HandleTypeDef *hi2c) {
 800065c:	b580      	push	{r7, lr}
 800065e:	b086      	sub	sp, #24
 8000660:	af00      	add	r7, sp, #0
 8000662:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c3) return;
 8000664:	687b      	ldr	r3, [r7, #4]
 8000666:	4a25      	ldr	r2, [pc, #148]	@ (80006fc <HAL_I2C_MasterTxCpltCallback+0xa0>)
 8000668:	4293      	cmp	r3, r2
 800066a:	d13f      	bne.n	80006ec <HAL_I2C_MasterTxCpltCallback+0x90>

    HAL_StatusTypeDef status;

    if (dmaStep == 0) {
 800066c:	4b24      	ldr	r3, [pc, #144]	@ (8000700 <HAL_I2C_MasterTxCpltCallback+0xa4>)
 800066e:	781b      	ldrb	r3, [r3, #0]
 8000670:	b2db      	uxtb	r3, r3
 8000672:	2b00      	cmp	r3, #0
 8000674:	d11a      	bne.n	80006ac <HAL_I2C_MasterTxCpltCallback+0x50>
        dmaStep = 1;
 8000676:	4b22      	ldr	r3, [pc, #136]	@ (8000700 <HAL_I2C_MasterTxCpltCallback+0xa4>)
 8000678:	2201      	movs	r2, #1
 800067a:	701a      	strb	r2, [r3, #0]
        for (int attempt = 0; attempt < MAX_I2C_RETRIES; attempt++) {
 800067c:	2300      	movs	r3, #0
 800067e:	617b      	str	r3, [r7, #20]
 8000680:	e00d      	b.n	800069e <HAL_I2C_MasterTxCpltCallback+0x42>
            status = HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, addressArray, 1);
 8000682:	2301      	movs	r3, #1
 8000684:	4a1f      	ldr	r2, [pc, #124]	@ (8000704 <HAL_I2C_MasterTxCpltCallback+0xa8>)
 8000686:	21fe      	movs	r1, #254	@ 0xfe
 8000688:	481c      	ldr	r0, [pc, #112]	@ (80006fc <HAL_I2C_MasterTxCpltCallback+0xa0>)
 800068a:	f003 f8bb 	bl	8003804 <HAL_I2C_Master_Transmit_DMA>
 800068e:	4603      	mov	r3, r0
 8000690:	73fb      	strb	r3, [r7, #15]
            if (status == HAL_OK) return;
 8000692:	7bfb      	ldrb	r3, [r7, #15]
 8000694:	2b00      	cmp	r3, #0
 8000696:	d02b      	beq.n	80006f0 <HAL_I2C_MasterTxCpltCallback+0x94>
        for (int attempt = 0; attempt < MAX_I2C_RETRIES; attempt++) {
 8000698:	697b      	ldr	r3, [r7, #20]
 800069a:	3301      	adds	r3, #1
 800069c:	617b      	str	r3, [r7, #20]
 800069e:	697b      	ldr	r3, [r7, #20]
 80006a0:	2b02      	cmp	r3, #2
 80006a2:	ddee      	ble.n	8000682 <HAL_I2C_MasterTxCpltCallback+0x26>
        }
        HAL_I2C_ErrorCallback(hi2c);
 80006a4:	6878      	ldr	r0, [r7, #4]
 80006a6:	f000 f8ab 	bl	8000800 <HAL_I2C_ErrorCallback>
 80006aa:	e024      	b.n	80006f6 <HAL_I2C_MasterTxCpltCallback+0x9a>

    } else if (dmaStep == 1) {
 80006ac:	4b14      	ldr	r3, [pc, #80]	@ (8000700 <HAL_I2C_MasterTxCpltCallback+0xa4>)
 80006ae:	781b      	ldrb	r3, [r3, #0]
 80006b0:	b2db      	uxtb	r3, r3
 80006b2:	2b01      	cmp	r3, #1
 80006b4:	d11f      	bne.n	80006f6 <HAL_I2C_MasterTxCpltCallback+0x9a>
        dmaStep = 2;
 80006b6:	4b12      	ldr	r3, [pc, #72]	@ (8000700 <HAL_I2C_MasterTxCpltCallback+0xa4>)
 80006b8:	2202      	movs	r2, #2
 80006ba:	701a      	strb	r2, [r3, #0]
        for (int attempt = 0; attempt < MAX_I2C_RETRIES; attempt++) {
 80006bc:	2300      	movs	r3, #0
 80006be:	613b      	str	r3, [r7, #16]
 80006c0:	e00d      	b.n	80006de <HAL_I2C_MasterTxCpltCallback+0x82>
            status = HAL_I2C_Master_Receive_DMA(&hi2c3, 0x7F << 1, receiveArray, 5);
 80006c2:	2305      	movs	r3, #5
 80006c4:	4a10      	ldr	r2, [pc, #64]	@ (8000708 <HAL_I2C_MasterTxCpltCallback+0xac>)
 80006c6:	21fe      	movs	r1, #254	@ 0xfe
 80006c8:	480c      	ldr	r0, [pc, #48]	@ (80006fc <HAL_I2C_MasterTxCpltCallback+0xa0>)
 80006ca:	f003 f9af 	bl	8003a2c <HAL_I2C_Master_Receive_DMA>
 80006ce:	4603      	mov	r3, r0
 80006d0:	73fb      	strb	r3, [r7, #15]
            if (status == HAL_OK) return;
 80006d2:	7bfb      	ldrb	r3, [r7, #15]
 80006d4:	2b00      	cmp	r3, #0
 80006d6:	d00d      	beq.n	80006f4 <HAL_I2C_MasterTxCpltCallback+0x98>
        for (int attempt = 0; attempt < MAX_I2C_RETRIES; attempt++) {
 80006d8:	693b      	ldr	r3, [r7, #16]
 80006da:	3301      	adds	r3, #1
 80006dc:	613b      	str	r3, [r7, #16]
 80006de:	693b      	ldr	r3, [r7, #16]
 80006e0:	2b02      	cmp	r3, #2
 80006e2:	ddee      	ble.n	80006c2 <HAL_I2C_MasterTxCpltCallback+0x66>
        }
        HAL_I2C_ErrorCallback(hi2c);
 80006e4:	6878      	ldr	r0, [r7, #4]
 80006e6:	f000 f88b 	bl	8000800 <HAL_I2C_ErrorCallback>
 80006ea:	e004      	b.n	80006f6 <HAL_I2C_MasterTxCpltCallback+0x9a>
    if (hi2c != &hi2c3) return;
 80006ec:	bf00      	nop
 80006ee:	e002      	b.n	80006f6 <HAL_I2C_MasterTxCpltCallback+0x9a>
            if (status == HAL_OK) return;
 80006f0:	bf00      	nop
 80006f2:	e000      	b.n	80006f6 <HAL_I2C_MasterTxCpltCallback+0x9a>
            if (status == HAL_OK) return;
 80006f4:	bf00      	nop
    }
}
 80006f6:	3718      	adds	r7, #24
 80006f8:	46bd      	mov	sp, r7
 80006fa:	bd80      	pop	{r7, pc}
 80006fc:	200005e4 	.word	0x200005e4
 8000700:	200001ad 	.word	0x200001ad
 8000704:	20000004 	.word	0x20000004
 8000708:	200001b0 	.word	0x200001b0

0800070c <HAL_I2C_MasterRxCpltCallback>:


void HAL_I2C_MasterRxCpltCallback(I2C_HandleTypeDef *hi2c) {
 800070c:	b580      	push	{r7, lr}
 800070e:	b086      	sub	sp, #24
 8000710:	af00      	add	r7, sp, #0
 8000712:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c3) return;
 8000714:	687b      	ldr	r3, [r7, #4]
 8000716:	4a33      	ldr	r2, [pc, #204]	@ (80007e4 <HAL_I2C_MasterRxCpltCallback+0xd8>)
 8000718:	4293      	cmp	r3, r2
 800071a:	d15c      	bne.n	80007d6 <HAL_I2C_MasterRxCpltCallback+0xca>

    // Extract raw data from receiveArray
    uint32_t rawPressure = (receiveArray[0] << 16) | (receiveArray[1] << 8) | receiveArray[2];
 800071c:	4b32      	ldr	r3, [pc, #200]	@ (80007e8 <HAL_I2C_MasterRxCpltCallback+0xdc>)
 800071e:	781b      	ldrb	r3, [r3, #0]
 8000720:	041a      	lsls	r2, r3, #16
 8000722:	4b31      	ldr	r3, [pc, #196]	@ (80007e8 <HAL_I2C_MasterRxCpltCallback+0xdc>)
 8000724:	785b      	ldrb	r3, [r3, #1]
 8000726:	021b      	lsls	r3, r3, #8
 8000728:	4313      	orrs	r3, r2
 800072a:	4a2f      	ldr	r2, [pc, #188]	@ (80007e8 <HAL_I2C_MasterRxCpltCallback+0xdc>)
 800072c:	7892      	ldrb	r2, [r2, #2]
 800072e:	4313      	orrs	r3, r2
 8000730:	613b      	str	r3, [r7, #16]
    uint16_t rawTemperature = (receiveArray[3] << 8) | receiveArray[4];
 8000732:	4b2d      	ldr	r3, [pc, #180]	@ (80007e8 <HAL_I2C_MasterRxCpltCallback+0xdc>)
 8000734:	78db      	ldrb	r3, [r3, #3]
 8000736:	b21b      	sxth	r3, r3
 8000738:	021b      	lsls	r3, r3, #8
 800073a:	b21a      	sxth	r2, r3
 800073c:	4b2a      	ldr	r3, [pc, #168]	@ (80007e8 <HAL_I2C_MasterRxCpltCallback+0xdc>)
 800073e:	791b      	ldrb	r3, [r3, #4]
 8000740:	b21b      	sxth	r3, r3
 8000742:	4313      	orrs	r3, r2
 8000744:	b21b      	sxth	r3, r3
 8000746:	81fb      	strh	r3, [r7, #14]

    rawPressureArray[currentSensor] = rawPressure;
 8000748:	4b28      	ldr	r3, [pc, #160]	@ (80007ec <HAL_I2C_MasterRxCpltCallback+0xe0>)
 800074a:	781b      	ldrb	r3, [r3, #0]
 800074c:	b2db      	uxtb	r3, r3
 800074e:	693a      	ldr	r2, [r7, #16]
 8000750:	ee07 2a90 	vmov	s15, r2
 8000754:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000758:	4a25      	ldr	r2, [pc, #148]	@ (80007f0 <HAL_I2C_MasterRxCpltCallback+0xe4>)
 800075a:	009b      	lsls	r3, r3, #2
 800075c:	4413      	add	r3, r2
 800075e:	edc3 7a00 	vstr	s15, [r3]
    rawTemperatureArray[currentSensor] = rawTemperature;
 8000762:	4b22      	ldr	r3, [pc, #136]	@ (80007ec <HAL_I2C_MasterRxCpltCallback+0xe0>)
 8000764:	781b      	ldrb	r3, [r3, #0]
 8000766:	b2db      	uxtb	r3, r3
 8000768:	89fa      	ldrh	r2, [r7, #14]
 800076a:	ee07 2a90 	vmov	s15, r2
 800076e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000772:	4a20      	ldr	r2, [pc, #128]	@ (80007f4 <HAL_I2C_MasterRxCpltCallback+0xe8>)
 8000774:	009b      	lsls	r3, r3, #2
 8000776:	4413      	add	r3, r2
 8000778:	edc3 7a00 	vstr	s15, [r3]

    currentSensor = (currentSensor + 1) % NUM_OF_SENSORS;
 800077c:	4b1b      	ldr	r3, [pc, #108]	@ (80007ec <HAL_I2C_MasterRxCpltCallback+0xe0>)
 800077e:	781b      	ldrb	r3, [r3, #0]
 8000780:	b2db      	uxtb	r3, r3
 8000782:	3301      	adds	r3, #1
 8000784:	425a      	negs	r2, r3
 8000786:	f003 0303 	and.w	r3, r3, #3
 800078a:	f002 0203 	and.w	r2, r2, #3
 800078e:	bf58      	it	pl
 8000790:	4253      	negpl	r3, r2
 8000792:	b2da      	uxtb	r2, r3
 8000794:	4b15      	ldr	r3, [pc, #84]	@ (80007ec <HAL_I2C_MasterRxCpltCallback+0xe0>)
 8000796:	701a      	strb	r2, [r3, #0]
    dmaStep = 0;
 8000798:	4b17      	ldr	r3, [pc, #92]	@ (80007f8 <HAL_I2C_MasterRxCpltCallback+0xec>)
 800079a:	2200      	movs	r2, #0
 800079c:	701a      	strb	r2, [r3, #0]
    selectMuxPin(currentSensor);
 800079e:	4b13      	ldr	r3, [pc, #76]	@ (80007ec <HAL_I2C_MasterRxCpltCallback+0xe0>)
 80007a0:	781b      	ldrb	r3, [r3, #0]
 80007a2:	b2db      	uxtb	r3, r3
 80007a4:	4618      	mov	r0, r3
 80007a6:	f7ff fecd 	bl	8000544 <selectMuxPin>

    for (int attempt = 0; attempt < MAX_I2C_RETRIES; attempt++) {
 80007aa:	2300      	movs	r3, #0
 80007ac:	617b      	str	r3, [r7, #20]
 80007ae:	e00b      	b.n	80007c8 <HAL_I2C_MasterRxCpltCallback+0xbc>
        if (HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, instructionArray, 2) == HAL_OK) {
 80007b0:	2302      	movs	r3, #2
 80007b2:	4a12      	ldr	r2, [pc, #72]	@ (80007fc <HAL_I2C_MasterRxCpltCallback+0xf0>)
 80007b4:	21fe      	movs	r1, #254	@ 0xfe
 80007b6:	480b      	ldr	r0, [pc, #44]	@ (80007e4 <HAL_I2C_MasterRxCpltCallback+0xd8>)
 80007b8:	f003 f824 	bl	8003804 <HAL_I2C_Master_Transmit_DMA>
 80007bc:	4603      	mov	r3, r0
 80007be:	2b00      	cmp	r3, #0
 80007c0:	d00b      	beq.n	80007da <HAL_I2C_MasterRxCpltCallback+0xce>
    for (int attempt = 0; attempt < MAX_I2C_RETRIES; attempt++) {
 80007c2:	697b      	ldr	r3, [r7, #20]
 80007c4:	3301      	adds	r3, #1
 80007c6:	617b      	str	r3, [r7, #20]
 80007c8:	697b      	ldr	r3, [r7, #20]
 80007ca:	2b02      	cmp	r3, #2
 80007cc:	ddf0      	ble.n	80007b0 <HAL_I2C_MasterRxCpltCallback+0xa4>
            return;
        }
    }

    HAL_I2C_ErrorCallback(hi2c);
 80007ce:	6878      	ldr	r0, [r7, #4]
 80007d0:	f000 f816 	bl	8000800 <HAL_I2C_ErrorCallback>
 80007d4:	e002      	b.n	80007dc <HAL_I2C_MasterRxCpltCallback+0xd0>
    if (hi2c != &hi2c3) return;
 80007d6:	bf00      	nop
 80007d8:	e000      	b.n	80007dc <HAL_I2C_MasterRxCpltCallback+0xd0>
            return;
 80007da:	bf00      	nop
}
 80007dc:	3718      	adds	r7, #24
 80007de:	46bd      	mov	sp, r7
 80007e0:	bd80      	pop	{r7, pc}
 80007e2:	bf00      	nop
 80007e4:	200005e4 	.word	0x200005e4
 80007e8:	200001b0 	.word	0x200001b0
 80007ec:	200001ac 	.word	0x200001ac
 80007f0:	20000598 	.word	0x20000598
 80007f4:	200005a8 	.word	0x200005a8
 80007f8:	200001ad 	.word	0x200001ad
 80007fc:	20000000 	.word	0x20000000

08000800 <HAL_I2C_ErrorCallback>:



void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c) {
 8000800:	b580      	push	{r7, lr}
 8000802:	b082      	sub	sp, #8
 8000804:	af00      	add	r7, sp, #0
 8000806:	6078      	str	r0, [r7, #4]
    if (hi2c != &hi2c3) return;
 8000808:	687b      	ldr	r3, [r7, #4]
 800080a:	4a15      	ldr	r2, [pc, #84]	@ (8000860 <HAL_I2C_ErrorCallback+0x60>)
 800080c:	4293      	cmp	r3, r2
 800080e:	d123      	bne.n	8000858 <HAL_I2C_ErrorCallback+0x58>

    HAL_I2C_DeInit(hi2c);
 8000810:	6878      	ldr	r0, [r7, #4]
 8000812:	f002 ffc8 	bl	80037a6 <HAL_I2C_DeInit>
    HAL_I2C_Init(hi2c);
 8000816:	6878      	ldr	r0, [r7, #4]
 8000818:	f002 ff2a 	bl	8003670 <HAL_I2C_Init>

    currentSensor = (currentSensor + 1) % NUM_OF_SENSORS;
 800081c:	4b11      	ldr	r3, [pc, #68]	@ (8000864 <HAL_I2C_ErrorCallback+0x64>)
 800081e:	781b      	ldrb	r3, [r3, #0]
 8000820:	b2db      	uxtb	r3, r3
 8000822:	3301      	adds	r3, #1
 8000824:	425a      	negs	r2, r3
 8000826:	f003 0303 	and.w	r3, r3, #3
 800082a:	f002 0203 	and.w	r2, r2, #3
 800082e:	bf58      	it	pl
 8000830:	4253      	negpl	r3, r2
 8000832:	b2da      	uxtb	r2, r3
 8000834:	4b0b      	ldr	r3, [pc, #44]	@ (8000864 <HAL_I2C_ErrorCallback+0x64>)
 8000836:	701a      	strb	r2, [r3, #0]
    dmaStep = 0;
 8000838:	4b0b      	ldr	r3, [pc, #44]	@ (8000868 <HAL_I2C_ErrorCallback+0x68>)
 800083a:	2200      	movs	r2, #0
 800083c:	701a      	strb	r2, [r3, #0]
    selectMuxPin(currentSensor);
 800083e:	4b09      	ldr	r3, [pc, #36]	@ (8000864 <HAL_I2C_ErrorCallback+0x64>)
 8000840:	781b      	ldrb	r3, [r3, #0]
 8000842:	b2db      	uxtb	r3, r3
 8000844:	4618      	mov	r0, r3
 8000846:	f7ff fe7d 	bl	8000544 <selectMuxPin>
    HAL_I2C_Master_Transmit_DMA(&hi2c3, 0x7F << 1, instructionArray, 2);
 800084a:	2302      	movs	r3, #2
 800084c:	4a07      	ldr	r2, [pc, #28]	@ (800086c <HAL_I2C_ErrorCallback+0x6c>)
 800084e:	21fe      	movs	r1, #254	@ 0xfe
 8000850:	4803      	ldr	r0, [pc, #12]	@ (8000860 <HAL_I2C_ErrorCallback+0x60>)
 8000852:	f002 ffd7 	bl	8003804 <HAL_I2C_Master_Transmit_DMA>
 8000856:	e000      	b.n	800085a <HAL_I2C_ErrorCallback+0x5a>
    if (hi2c != &hi2c3) return;
 8000858:	bf00      	nop
}
 800085a:	3708      	adds	r7, #8
 800085c:	46bd      	mov	sp, r7
 800085e:	bd80      	pop	{r7, pc}
 8000860:	200005e4 	.word	0x200005e4
 8000864:	200001ac 	.word	0x200001ac
 8000868:	200001ad 	.word	0x200001ad
 800086c:	20000000 	.word	0x20000000

08000870 <ProcessSensorData>:

void ProcessSensorData(uint8_t sensorIndex) {
 8000870:	b4b0      	push	{r4, r5, r7}
 8000872:	b091      	sub	sp, #68	@ 0x44
 8000874:	af00      	add	r7, sp, #0
 8000876:	4603      	mov	r3, r0
 8000878:	71fb      	strb	r3, [r7, #7]
    uint32_t rawPressure = rawPressureArray[sensorIndex];
 800087a:	79fb      	ldrb	r3, [r7, #7]
 800087c:	4ab1      	ldr	r2, [pc, #708]	@ (8000b44 <ProcessSensorData+0x2d4>)
 800087e:	009b      	lsls	r3, r3, #2
 8000880:	4413      	add	r3, r2
 8000882:	edd3 7a00 	vldr	s15, [r3]
 8000886:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 800088a:	ee17 3a90 	vmov	r3, s15
 800088e:	627b      	str	r3, [r7, #36]	@ 0x24
    uint16_t rawTemperature = rawTemperatureArray[sensorIndex];
 8000890:	79fb      	ldrb	r3, [r7, #7]
 8000892:	4aad      	ldr	r2, [pc, #692]	@ (8000b48 <ProcessSensorData+0x2d8>)
 8000894:	009b      	lsls	r3, r3, #2
 8000896:	4413      	add	r3, r2
 8000898:	edd3 7a00 	vldr	s15, [r3]
 800089c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80008a0:	ee17 3a90 	vmov	r3, s15
 80008a4:	847b      	strh	r3, [r7, #34]	@ 0x22

    float fpressureData = (float)rawPressure;
 80008a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80008a8:	ee07 3a90 	vmov	s15, r3
 80008ac:	eef8 7a67 	vcvt.f32.u32	s15, s15
 80008b0:	edc7 7a07 	vstr	s15, [r7, #28]
    float fpressureData2;

    if (fpressureData >= 8388608.0f) {
 80008b4:	edd7 7a07 	vldr	s15, [r7, #28]
 80008b8:	ed9f 7aa4 	vldr	s14, [pc, #656]	@ 8000b4c <ProcessSensorData+0x2dc>
 80008bc:	eef4 7ac7 	vcmpe.f32	s15, s14
 80008c0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80008c4:	db18      	blt.n	80008f8 <ProcessSensorData+0x88>
        fpressureData2 = (fpressureData - 16777216.0f) * Fullscale_P * calibration[sensorIndex] / 8388608.0f;
 80008c6:	edd7 7a07 	vldr	s15, [r7, #28]
 80008ca:	ed9f 7aa1 	vldr	s14, [pc, #644]	@ 8000b50 <ProcessSensorData+0x2e0>
 80008ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80008d2:	ed9f 7aa0 	vldr	s14, [pc, #640]	@ 8000b54 <ProcessSensorData+0x2e4>
 80008d6:	ee27 7a87 	vmul.f32	s14, s15, s14
 80008da:	79fb      	ldrb	r3, [r7, #7]
 80008dc:	4a9e      	ldr	r2, [pc, #632]	@ (8000b58 <ProcessSensorData+0x2e8>)
 80008de:	009b      	lsls	r3, r3, #2
 80008e0:	4413      	add	r3, r2
 80008e2:	edd3 7a00 	vldr	s15, [r3]
 80008e6:	ee27 7a27 	vmul.f32	s14, s14, s15
 80008ea:	eddf 6a98 	vldr	s13, [pc, #608]	@ 8000b4c <ProcessSensorData+0x2dc>
 80008ee:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80008f2:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
 80008f6:	e013      	b.n	8000920 <ProcessSensorData+0xb0>
    } else {
        fpressureData2 = fpressureData * Fullscale_P * calibration[sensorIndex] / 8388608.0f;
 80008f8:	edd7 7a07 	vldr	s15, [r7, #28]
 80008fc:	ed9f 7a95 	vldr	s14, [pc, #596]	@ 8000b54 <ProcessSensorData+0x2e4>
 8000900:	ee27 7a87 	vmul.f32	s14, s15, s14
 8000904:	79fb      	ldrb	r3, [r7, #7]
 8000906:	4a94      	ldr	r2, [pc, #592]	@ (8000b58 <ProcessSensorData+0x2e8>)
 8000908:	009b      	lsls	r3, r3, #2
 800090a:	4413      	add	r3, r2
 800090c:	edd3 7a00 	vldr	s15, [r3]
 8000910:	ee27 7a27 	vmul.f32	s14, s14, s15
 8000914:	eddf 6a8d 	vldr	s13, [pc, #564]	@ 8000b4c <ProcessSensorData+0x2dc>
 8000918:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800091c:	edc7 7a0f 	vstr	s15, [r7, #60]	@ 0x3c
    }

    // Ignore negative pressure
    if (fpressureData2 < 0.0f) {
 8000920:	edd7 7a0f 	vldr	s15, [r7, #60]	@ 0x3c
 8000924:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8000928:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800092c:	d534      	bpl.n	8000998 <ProcessSensorData+0x128>
        // Optional: shift the array but insert 0 or keep previous value
        for (uint8_t j = 0; j < RUNAVGAM - 1; j++) {
 800092e:	2300      	movs	r3, #0
 8000930:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8000934:	e01d      	b.n	8000972 <ProcessSensorData+0x102>
            runningAveragePressure[sensorIndex][j] = runningAveragePressure[sensorIndex][j + 1];
 8000936:	79f9      	ldrb	r1, [r7, #7]
 8000938:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800093c:	1c5c      	adds	r4, r3, #1
 800093e:	79fa      	ldrb	r2, [r7, #7]
 8000940:	f897 003b 	ldrb.w	r0, [r7, #59]	@ 0x3b
 8000944:	4d85      	ldr	r5, [pc, #532]	@ (8000b5c <ProcessSensorData+0x2ec>)
 8000946:	460b      	mov	r3, r1
 8000948:	011b      	lsls	r3, r3, #4
 800094a:	1a5b      	subs	r3, r3, r1
 800094c:	005b      	lsls	r3, r3, #1
 800094e:	4423      	add	r3, r4
 8000950:	009b      	lsls	r3, r3, #2
 8000952:	442b      	add	r3, r5
 8000954:	6819      	ldr	r1, [r3, #0]
 8000956:	4c81      	ldr	r4, [pc, #516]	@ (8000b5c <ProcessSensorData+0x2ec>)
 8000958:	4613      	mov	r3, r2
 800095a:	011b      	lsls	r3, r3, #4
 800095c:	1a9b      	subs	r3, r3, r2
 800095e:	005b      	lsls	r3, r3, #1
 8000960:	4403      	add	r3, r0
 8000962:	009b      	lsls	r3, r3, #2
 8000964:	4423      	add	r3, r4
 8000966:	6019      	str	r1, [r3, #0]
        for (uint8_t j = 0; j < RUNAVGAM - 1; j++) {
 8000968:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 800096c:	3301      	adds	r3, #1
 800096e:	f887 303b 	strb.w	r3, [r7, #59]	@ 0x3b
 8000972:	f897 303b 	ldrb.w	r3, [r7, #59]	@ 0x3b
 8000976:	2b1c      	cmp	r3, #28
 8000978:	d9dd      	bls.n	8000936 <ProcessSensorData+0xc6>
        }
        runningAveragePressure[sensorIndex][RUNAVGAM - 1] = pressureArray[sensorIndex]; // keep last avg
 800097a:	79fb      	ldrb	r3, [r7, #7]
 800097c:	79fa      	ldrb	r2, [r7, #7]
 800097e:	4978      	ldr	r1, [pc, #480]	@ (8000b60 <ProcessSensorData+0x2f0>)
 8000980:	009b      	lsls	r3, r3, #2
 8000982:	440b      	add	r3, r1
 8000984:	6819      	ldr	r1, [r3, #0]
 8000986:	4875      	ldr	r0, [pc, #468]	@ (8000b5c <ProcessSensorData+0x2ec>)
 8000988:	4613      	mov	r3, r2
 800098a:	011b      	lsls	r3, r3, #4
 800098c:	1a9b      	subs	r3, r3, r2
 800098e:	00db      	lsls	r3, r3, #3
 8000990:	4403      	add	r3, r0
 8000992:	3374      	adds	r3, #116	@ 0x74
 8000994:	6019      	str	r1, [r3, #0]
        return;
 8000996:	e0d0      	b.n	8000b3a <ProcessSensorData+0x2ca>
    }

    float truePressure = fpressureData2;
 8000998:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800099a:	61bb      	str	r3, [r7, #24]
    float pressureSum = 0.0f;
 800099c:	f04f 0300 	mov.w	r3, #0
 80009a0:	637b      	str	r3, [r7, #52]	@ 0x34

    for (uint8_t j = 0; j < RUNAVGAM; j++) {
 80009a2:	2300      	movs	r3, #0
 80009a4:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 80009a8:	e042      	b.n	8000a30 <ProcessSensorData+0x1c0>
        if (j == RUNAVGAM - 1) {
 80009aa:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80009ae:	2b1d      	cmp	r3, #29
 80009b0:	d10d      	bne.n	80009ce <ProcessSensorData+0x15e>
            runningAveragePressure[sensorIndex][j] = truePressure;
 80009b2:	79fa      	ldrb	r2, [r7, #7]
 80009b4:	f897 1033 	ldrb.w	r1, [r7, #51]	@ 0x33
 80009b8:	4868      	ldr	r0, [pc, #416]	@ (8000b5c <ProcessSensorData+0x2ec>)
 80009ba:	4613      	mov	r3, r2
 80009bc:	011b      	lsls	r3, r3, #4
 80009be:	1a9b      	subs	r3, r3, r2
 80009c0:	005b      	lsls	r3, r3, #1
 80009c2:	440b      	add	r3, r1
 80009c4:	009b      	lsls	r3, r3, #2
 80009c6:	4403      	add	r3, r0
 80009c8:	69ba      	ldr	r2, [r7, #24]
 80009ca:	601a      	str	r2, [r3, #0]
 80009cc:	e018      	b.n	8000a00 <ProcessSensorData+0x190>
        } else {
            runningAveragePressure[sensorIndex][j] = runningAveragePressure[sensorIndex][j + 1];
 80009ce:	79f9      	ldrb	r1, [r7, #7]
 80009d0:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 80009d4:	1c5c      	adds	r4, r3, #1
 80009d6:	79fa      	ldrb	r2, [r7, #7]
 80009d8:	f897 0033 	ldrb.w	r0, [r7, #51]	@ 0x33
 80009dc:	4d5f      	ldr	r5, [pc, #380]	@ (8000b5c <ProcessSensorData+0x2ec>)
 80009de:	460b      	mov	r3, r1
 80009e0:	011b      	lsls	r3, r3, #4
 80009e2:	1a5b      	subs	r3, r3, r1
 80009e4:	005b      	lsls	r3, r3, #1
 80009e6:	4423      	add	r3, r4
 80009e8:	009b      	lsls	r3, r3, #2
 80009ea:	442b      	add	r3, r5
 80009ec:	6819      	ldr	r1, [r3, #0]
 80009ee:	4c5b      	ldr	r4, [pc, #364]	@ (8000b5c <ProcessSensorData+0x2ec>)
 80009f0:	4613      	mov	r3, r2
 80009f2:	011b      	lsls	r3, r3, #4
 80009f4:	1a9b      	subs	r3, r3, r2
 80009f6:	005b      	lsls	r3, r3, #1
 80009f8:	4403      	add	r3, r0
 80009fa:	009b      	lsls	r3, r3, #2
 80009fc:	4423      	add	r3, r4
 80009fe:	6019      	str	r1, [r3, #0]
        }
        pressureSum += runningAveragePressure[sensorIndex][j];
 8000a00:	79fa      	ldrb	r2, [r7, #7]
 8000a02:	f897 1033 	ldrb.w	r1, [r7, #51]	@ 0x33
 8000a06:	4855      	ldr	r0, [pc, #340]	@ (8000b5c <ProcessSensorData+0x2ec>)
 8000a08:	4613      	mov	r3, r2
 8000a0a:	011b      	lsls	r3, r3, #4
 8000a0c:	1a9b      	subs	r3, r3, r2
 8000a0e:	005b      	lsls	r3, r3, #1
 8000a10:	440b      	add	r3, r1
 8000a12:	009b      	lsls	r3, r3, #2
 8000a14:	4403      	add	r3, r0
 8000a16:	edd3 7a00 	vldr	s15, [r3]
 8000a1a:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8000a1e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000a22:	edc7 7a0d 	vstr	s15, [r7, #52]	@ 0x34
    for (uint8_t j = 0; j < RUNAVGAM; j++) {
 8000a26:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000a2a:	3301      	adds	r3, #1
 8000a2c:	f887 3033 	strb.w	r3, [r7, #51]	@ 0x33
 8000a30:	f897 3033 	ldrb.w	r3, [r7, #51]	@ 0x33
 8000a34:	2b1d      	cmp	r3, #29
 8000a36:	d9b8      	bls.n	80009aa <ProcessSensorData+0x13a>
    }

    float pressureAverage = pressureSum / RUNAVGAM;
 8000a38:	ed97 7a0d 	vldr	s14, [r7, #52]	@ 0x34
 8000a3c:	eef3 6a0e 	vmov.f32	s13, #62	@ 0x41f00000  30.0
 8000a40:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000a44:	edc7 7a05 	vstr	s15, [r7, #20]

    float ftemperature = (float)rawTemperature;
 8000a48:	8c7b      	ldrh	r3, [r7, #34]	@ 0x22
 8000a4a:	ee07 3a90 	vmov	s15, r3
 8000a4e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8000a52:	edc7 7a04 	vstr	s15, [r7, #16]
    float trueTemperature = ftemperature / 256.0f * tempcal[sensorIndex];
 8000a56:	edd7 7a04 	vldr	s15, [r7, #16]
 8000a5a:	eddf 6a42 	vldr	s13, [pc, #264]	@ 8000b64 <ProcessSensorData+0x2f4>
 8000a5e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8000a62:	79fb      	ldrb	r3, [r7, #7]
 8000a64:	4a40      	ldr	r2, [pc, #256]	@ (8000b68 <ProcessSensorData+0x2f8>)
 8000a66:	009b      	lsls	r3, r3, #2
 8000a68:	4413      	add	r3, r2
 8000a6a:	edd3 7a00 	vldr	s15, [r3]
 8000a6e:	ee67 7a27 	vmul.f32	s15, s14, s15
 8000a72:	edc7 7a03 	vstr	s15, [r7, #12]
    float temperatureSum = 0.0f;
 8000a76:	f04f 0300 	mov.w	r3, #0
 8000a7a:	62fb      	str	r3, [r7, #44]	@ 0x2c

    for (uint8_t j = 0; j < RUNAVGAM; j++) {
 8000a7c:	2300      	movs	r3, #0
 8000a7e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8000a82:	e042      	b.n	8000b0a <ProcessSensorData+0x29a>
        if (j == RUNAVGAM - 1) {
 8000a84:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000a88:	2b1d      	cmp	r3, #29
 8000a8a:	d10d      	bne.n	8000aa8 <ProcessSensorData+0x238>
            runningAverageTemperature[sensorIndex][j] = trueTemperature;
 8000a8c:	79fa      	ldrb	r2, [r7, #7]
 8000a8e:	f897 102b 	ldrb.w	r1, [r7, #43]	@ 0x2b
 8000a92:	4836      	ldr	r0, [pc, #216]	@ (8000b6c <ProcessSensorData+0x2fc>)
 8000a94:	4613      	mov	r3, r2
 8000a96:	011b      	lsls	r3, r3, #4
 8000a98:	1a9b      	subs	r3, r3, r2
 8000a9a:	005b      	lsls	r3, r3, #1
 8000a9c:	440b      	add	r3, r1
 8000a9e:	009b      	lsls	r3, r3, #2
 8000aa0:	4403      	add	r3, r0
 8000aa2:	68fa      	ldr	r2, [r7, #12]
 8000aa4:	601a      	str	r2, [r3, #0]
 8000aa6:	e018      	b.n	8000ada <ProcessSensorData+0x26a>
        } else {
            runningAverageTemperature[sensorIndex][j] = runningAverageTemperature[sensorIndex][j + 1];
 8000aa8:	79f9      	ldrb	r1, [r7, #7]
 8000aaa:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000aae:	1c5c      	adds	r4, r3, #1
 8000ab0:	79fa      	ldrb	r2, [r7, #7]
 8000ab2:	f897 002b 	ldrb.w	r0, [r7, #43]	@ 0x2b
 8000ab6:	4d2d      	ldr	r5, [pc, #180]	@ (8000b6c <ProcessSensorData+0x2fc>)
 8000ab8:	460b      	mov	r3, r1
 8000aba:	011b      	lsls	r3, r3, #4
 8000abc:	1a5b      	subs	r3, r3, r1
 8000abe:	005b      	lsls	r3, r3, #1
 8000ac0:	4423      	add	r3, r4
 8000ac2:	009b      	lsls	r3, r3, #2
 8000ac4:	442b      	add	r3, r5
 8000ac6:	6819      	ldr	r1, [r3, #0]
 8000ac8:	4c28      	ldr	r4, [pc, #160]	@ (8000b6c <ProcessSensorData+0x2fc>)
 8000aca:	4613      	mov	r3, r2
 8000acc:	011b      	lsls	r3, r3, #4
 8000ace:	1a9b      	subs	r3, r3, r2
 8000ad0:	005b      	lsls	r3, r3, #1
 8000ad2:	4403      	add	r3, r0
 8000ad4:	009b      	lsls	r3, r3, #2
 8000ad6:	4423      	add	r3, r4
 8000ad8:	6019      	str	r1, [r3, #0]
        }
        temperatureSum += runningAverageTemperature[sensorIndex][j];
 8000ada:	79fa      	ldrb	r2, [r7, #7]
 8000adc:	f897 102b 	ldrb.w	r1, [r7, #43]	@ 0x2b
 8000ae0:	4822      	ldr	r0, [pc, #136]	@ (8000b6c <ProcessSensorData+0x2fc>)
 8000ae2:	4613      	mov	r3, r2
 8000ae4:	011b      	lsls	r3, r3, #4
 8000ae6:	1a9b      	subs	r3, r3, r2
 8000ae8:	005b      	lsls	r3, r3, #1
 8000aea:	440b      	add	r3, r1
 8000aec:	009b      	lsls	r3, r3, #2
 8000aee:	4403      	add	r3, r0
 8000af0:	edd3 7a00 	vldr	s15, [r3]
 8000af4:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000af8:	ee77 7a27 	vadd.f32	s15, s14, s15
 8000afc:	edc7 7a0b 	vstr	s15, [r7, #44]	@ 0x2c
    for (uint8_t j = 0; j < RUNAVGAM; j++) {
 8000b00:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000b04:	3301      	adds	r3, #1
 8000b06:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8000b0a:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8000b0e:	2b1d      	cmp	r3, #29
 8000b10:	d9b8      	bls.n	8000a84 <ProcessSensorData+0x214>
    }

    float temperatureAverage = temperatureSum / RUNAVGAM;
 8000b12:	ed97 7a0b 	vldr	s14, [r7, #44]	@ 0x2c
 8000b16:	eef3 6a0e 	vmov.f32	s13, #62	@ 0x41f00000  30.0
 8000b1a:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8000b1e:	edc7 7a02 	vstr	s15, [r7, #8]

    pressureArray[sensorIndex] = pressureAverage;
 8000b22:	79fb      	ldrb	r3, [r7, #7]
 8000b24:	4a0e      	ldr	r2, [pc, #56]	@ (8000b60 <ProcessSensorData+0x2f0>)
 8000b26:	009b      	lsls	r3, r3, #2
 8000b28:	4413      	add	r3, r2
 8000b2a:	697a      	ldr	r2, [r7, #20]
 8000b2c:	601a      	str	r2, [r3, #0]
    temperatureArray[sensorIndex] = temperatureAverage;
 8000b2e:	79fb      	ldrb	r3, [r7, #7]
 8000b30:	4a0f      	ldr	r2, [pc, #60]	@ (8000b70 <ProcessSensorData+0x300>)
 8000b32:	009b      	lsls	r3, r3, #2
 8000b34:	4413      	add	r3, r2
 8000b36:	68ba      	ldr	r2, [r7, #8]
 8000b38:	601a      	str	r2, [r3, #0]
}
 8000b3a:	3744      	adds	r7, #68	@ 0x44
 8000b3c:	46bd      	mov	sp, r7
 8000b3e:	bcb0      	pop	{r4, r5, r7}
 8000b40:	4770      	bx	lr
 8000b42:	bf00      	nop
 8000b44:	20000598 	.word	0x20000598
 8000b48:	200005a8 	.word	0x200005a8
 8000b4c:	4b000000 	.word	0x4b000000
 8000b50:	4b800000 	.word	0x4b800000
 8000b54:	457a0000 	.word	0x457a0000
 8000b58:	20000008 	.word	0x20000008
 8000b5c:	200001d8 	.word	0x200001d8
 8000b60:	200001b8 	.word	0x200001b8
 8000b64:	43800000 	.word	0x43800000
 8000b68:	20000018 	.word	0x20000018
 8000b6c:	200003b8 	.word	0x200003b8
 8000b70:	200001c8 	.word	0x200001c8

08000b74 <on_packet_received>:
/* USER CODE BEGIN 0 */
uint8_t isCon;
uint8_t isOn;
uint8_t ballin;

void on_packet_received(struct Packet *p) {
 8000b74:	b580      	push	{r7, lr}
 8000b76:	b082      	sub	sp, #8
 8000b78:	af00      	add	r7, sp, #0
 8000b7a:	6078      	str	r0, [r7, #4]
	switch(p->type){
 8000b7c:	687b      	ldr	r3, [r7, #4]
 8000b7e:	781b      	ldrb	r3, [r3, #0]
 8000b80:	2b63      	cmp	r3, #99	@ 0x63
 8000b82:	f040 80e0 	bne.w	8000d46 <on_packet_received+0x1d2>
	case('c'):
		switch(p->payload[0]){
 8000b86:	687b      	ldr	r3, [r7, #4]
 8000b88:	685b      	ldr	r3, [r3, #4]
 8000b8a:	781b      	ldrb	r3, [r3, #0]
 8000b8c:	2b00      	cmp	r3, #0
 8000b8e:	d003      	beq.n	8000b98 <on_packet_received+0x24>
 8000b90:	2bb0      	cmp	r3, #176	@ 0xb0
 8000b92:	f000 80cd 	beq.w	8000d30 <on_packet_received+0x1bc>
 8000b96:	e0d6      	b.n	8000d46 <on_packet_received+0x1d2>
		case(0x00):
			(p->payload[1] & (1 << 0)) ? HAL_GPIO_WritePin(air1.onbus, air1.onpin, 1) : HAL_GPIO_WritePin(air1.onbus, air1.onpin, 0);
 8000b98:	687b      	ldr	r3, [r7, #4]
 8000b9a:	685b      	ldr	r3, [r3, #4]
 8000b9c:	3301      	adds	r3, #1
 8000b9e:	781b      	ldrb	r3, [r3, #0]
 8000ba0:	f003 0301 	and.w	r3, r3, #1
 8000ba4:	2b00      	cmp	r3, #0
 8000ba6:	d00a      	beq.n	8000bbe <on_packet_received+0x4a>
 8000ba8:	4b73      	ldr	r3, [pc, #460]	@ (8000d78 <on_packet_received+0x204>)
 8000baa:	685b      	ldr	r3, [r3, #4]
 8000bac:	4618      	mov	r0, r3
 8000bae:	4b72      	ldr	r3, [pc, #456]	@ (8000d78 <on_packet_received+0x204>)
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	b29b      	uxth	r3, r3
 8000bb4:	2201      	movs	r2, #1
 8000bb6:	4619      	mov	r1, r3
 8000bb8:	f002 fd28 	bl	800360c <HAL_GPIO_WritePin>
 8000bbc:	e009      	b.n	8000bd2 <on_packet_received+0x5e>
 8000bbe:	4b6e      	ldr	r3, [pc, #440]	@ (8000d78 <on_packet_received+0x204>)
 8000bc0:	685b      	ldr	r3, [r3, #4]
 8000bc2:	4618      	mov	r0, r3
 8000bc4:	4b6c      	ldr	r3, [pc, #432]	@ (8000d78 <on_packet_received+0x204>)
 8000bc6:	681b      	ldr	r3, [r3, #0]
 8000bc8:	b29b      	uxth	r3, r3
 8000bca:	2200      	movs	r2, #0
 8000bcc:	4619      	mov	r1, r3
 8000bce:	f002 fd1d 	bl	800360c <HAL_GPIO_WritePin>
			(p->payload[1] & (1 << 1)) ? HAL_GPIO_WritePin(air2.onbus, air2.onpin, 1) : HAL_GPIO_WritePin(air2.onbus, air2.onpin, 0);
 8000bd2:	687b      	ldr	r3, [r7, #4]
 8000bd4:	685b      	ldr	r3, [r3, #4]
 8000bd6:	3301      	adds	r3, #1
 8000bd8:	781b      	ldrb	r3, [r3, #0]
 8000bda:	f003 0302 	and.w	r3, r3, #2
 8000bde:	2b00      	cmp	r3, #0
 8000be0:	d00a      	beq.n	8000bf8 <on_packet_received+0x84>
 8000be2:	4b66      	ldr	r3, [pc, #408]	@ (8000d7c <on_packet_received+0x208>)
 8000be4:	685b      	ldr	r3, [r3, #4]
 8000be6:	4618      	mov	r0, r3
 8000be8:	4b64      	ldr	r3, [pc, #400]	@ (8000d7c <on_packet_received+0x208>)
 8000bea:	681b      	ldr	r3, [r3, #0]
 8000bec:	b29b      	uxth	r3, r3
 8000bee:	2201      	movs	r2, #1
 8000bf0:	4619      	mov	r1, r3
 8000bf2:	f002 fd0b 	bl	800360c <HAL_GPIO_WritePin>
 8000bf6:	e009      	b.n	8000c0c <on_packet_received+0x98>
 8000bf8:	4b60      	ldr	r3, [pc, #384]	@ (8000d7c <on_packet_received+0x208>)
 8000bfa:	685b      	ldr	r3, [r3, #4]
 8000bfc:	4618      	mov	r0, r3
 8000bfe:	4b5f      	ldr	r3, [pc, #380]	@ (8000d7c <on_packet_received+0x208>)
 8000c00:	681b      	ldr	r3, [r3, #0]
 8000c02:	b29b      	uxth	r3, r3
 8000c04:	2200      	movs	r2, #0
 8000c06:	4619      	mov	r1, r3
 8000c08:	f002 fd00 	bl	800360c <HAL_GPIO_WritePin>
			(p->payload[1] & (1 << 2)) ? HAL_GPIO_WritePin(liq1.onbus, liq1.onpin, 1) : HAL_GPIO_WritePin(liq1.onbus, liq1.onpin, 0);
 8000c0c:	687b      	ldr	r3, [r7, #4]
 8000c0e:	685b      	ldr	r3, [r3, #4]
 8000c10:	3301      	adds	r3, #1
 8000c12:	781b      	ldrb	r3, [r3, #0]
 8000c14:	f003 0304 	and.w	r3, r3, #4
 8000c18:	2b00      	cmp	r3, #0
 8000c1a:	d00a      	beq.n	8000c32 <on_packet_received+0xbe>
 8000c1c:	4b58      	ldr	r3, [pc, #352]	@ (8000d80 <on_packet_received+0x20c>)
 8000c1e:	685b      	ldr	r3, [r3, #4]
 8000c20:	4618      	mov	r0, r3
 8000c22:	4b57      	ldr	r3, [pc, #348]	@ (8000d80 <on_packet_received+0x20c>)
 8000c24:	681b      	ldr	r3, [r3, #0]
 8000c26:	b29b      	uxth	r3, r3
 8000c28:	2201      	movs	r2, #1
 8000c2a:	4619      	mov	r1, r3
 8000c2c:	f002 fcee 	bl	800360c <HAL_GPIO_WritePin>
 8000c30:	e009      	b.n	8000c46 <on_packet_received+0xd2>
 8000c32:	4b53      	ldr	r3, [pc, #332]	@ (8000d80 <on_packet_received+0x20c>)
 8000c34:	685b      	ldr	r3, [r3, #4]
 8000c36:	4618      	mov	r0, r3
 8000c38:	4b51      	ldr	r3, [pc, #324]	@ (8000d80 <on_packet_received+0x20c>)
 8000c3a:	681b      	ldr	r3, [r3, #0]
 8000c3c:	b29b      	uxth	r3, r3
 8000c3e:	2200      	movs	r2, #0
 8000c40:	4619      	mov	r1, r3
 8000c42:	f002 fce3 	bl	800360c <HAL_GPIO_WritePin>
			(p->payload[1] & (1 << 3)) ? HAL_GPIO_WritePin(liq2.onbus, liq2.onpin, 1) : HAL_GPIO_WritePin(liq2.onbus, liq2.onpin, 0);
 8000c46:	687b      	ldr	r3, [r7, #4]
 8000c48:	685b      	ldr	r3, [r3, #4]
 8000c4a:	3301      	adds	r3, #1
 8000c4c:	781b      	ldrb	r3, [r3, #0]
 8000c4e:	f003 0308 	and.w	r3, r3, #8
 8000c52:	2b00      	cmp	r3, #0
 8000c54:	d00a      	beq.n	8000c6c <on_packet_received+0xf8>
 8000c56:	4b4b      	ldr	r3, [pc, #300]	@ (8000d84 <on_packet_received+0x210>)
 8000c58:	685b      	ldr	r3, [r3, #4]
 8000c5a:	4618      	mov	r0, r3
 8000c5c:	4b49      	ldr	r3, [pc, #292]	@ (8000d84 <on_packet_received+0x210>)
 8000c5e:	681b      	ldr	r3, [r3, #0]
 8000c60:	b29b      	uxth	r3, r3
 8000c62:	2201      	movs	r2, #1
 8000c64:	4619      	mov	r1, r3
 8000c66:	f002 fcd1 	bl	800360c <HAL_GPIO_WritePin>
 8000c6a:	e009      	b.n	8000c80 <on_packet_received+0x10c>
 8000c6c:	4b45      	ldr	r3, [pc, #276]	@ (8000d84 <on_packet_received+0x210>)
 8000c6e:	685b      	ldr	r3, [r3, #4]
 8000c70:	4618      	mov	r0, r3
 8000c72:	4b44      	ldr	r3, [pc, #272]	@ (8000d84 <on_packet_received+0x210>)
 8000c74:	681b      	ldr	r3, [r3, #0]
 8000c76:	b29b      	uxth	r3, r3
 8000c78:	2200      	movs	r2, #0
 8000c7a:	4619      	mov	r1, r3
 8000c7c:	f002 fcc6 	bl	800360c <HAL_GPIO_WritePin>
			(p->payload[1] & (1 << 4)) ? HAL_GPIO_WritePin(ven1.onbus, ven1.onpin, 1) : HAL_GPIO_WritePin(ven1.onbus, ven1.onpin, 0);
 8000c80:	687b      	ldr	r3, [r7, #4]
 8000c82:	685b      	ldr	r3, [r3, #4]
 8000c84:	3301      	adds	r3, #1
 8000c86:	781b      	ldrb	r3, [r3, #0]
 8000c88:	f003 0310 	and.w	r3, r3, #16
 8000c8c:	2b00      	cmp	r3, #0
 8000c8e:	d00a      	beq.n	8000ca6 <on_packet_received+0x132>
 8000c90:	4b3d      	ldr	r3, [pc, #244]	@ (8000d88 <on_packet_received+0x214>)
 8000c92:	685b      	ldr	r3, [r3, #4]
 8000c94:	4618      	mov	r0, r3
 8000c96:	4b3c      	ldr	r3, [pc, #240]	@ (8000d88 <on_packet_received+0x214>)
 8000c98:	681b      	ldr	r3, [r3, #0]
 8000c9a:	b29b      	uxth	r3, r3
 8000c9c:	2201      	movs	r2, #1
 8000c9e:	4619      	mov	r1, r3
 8000ca0:	f002 fcb4 	bl	800360c <HAL_GPIO_WritePin>
 8000ca4:	e009      	b.n	8000cba <on_packet_received+0x146>
 8000ca6:	4b38      	ldr	r3, [pc, #224]	@ (8000d88 <on_packet_received+0x214>)
 8000ca8:	685b      	ldr	r3, [r3, #4]
 8000caa:	4618      	mov	r0, r3
 8000cac:	4b36      	ldr	r3, [pc, #216]	@ (8000d88 <on_packet_received+0x214>)
 8000cae:	681b      	ldr	r3, [r3, #0]
 8000cb0:	b29b      	uxth	r3, r3
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	4619      	mov	r1, r3
 8000cb6:	f002 fca9 	bl	800360c <HAL_GPIO_WritePin>
			(p->payload[1] & (1 << 5)) ? HAL_GPIO_WritePin(ven2.onbus, ven2.onpin, 1) : HAL_GPIO_WritePin(ven2.onbus, ven2.onpin, 0);
 8000cba:	687b      	ldr	r3, [r7, #4]
 8000cbc:	685b      	ldr	r3, [r3, #4]
 8000cbe:	3301      	adds	r3, #1
 8000cc0:	781b      	ldrb	r3, [r3, #0]
 8000cc2:	f003 0320 	and.w	r3, r3, #32
 8000cc6:	2b00      	cmp	r3, #0
 8000cc8:	d00a      	beq.n	8000ce0 <on_packet_received+0x16c>
 8000cca:	4b30      	ldr	r3, [pc, #192]	@ (8000d8c <on_packet_received+0x218>)
 8000ccc:	685b      	ldr	r3, [r3, #4]
 8000cce:	4618      	mov	r0, r3
 8000cd0:	4b2e      	ldr	r3, [pc, #184]	@ (8000d8c <on_packet_received+0x218>)
 8000cd2:	681b      	ldr	r3, [r3, #0]
 8000cd4:	b29b      	uxth	r3, r3
 8000cd6:	2201      	movs	r2, #1
 8000cd8:	4619      	mov	r1, r3
 8000cda:	f002 fc97 	bl	800360c <HAL_GPIO_WritePin>
 8000cde:	e009      	b.n	8000cf4 <on_packet_received+0x180>
 8000ce0:	4b2a      	ldr	r3, [pc, #168]	@ (8000d8c <on_packet_received+0x218>)
 8000ce2:	685b      	ldr	r3, [r3, #4]
 8000ce4:	4618      	mov	r0, r3
 8000ce6:	4b29      	ldr	r3, [pc, #164]	@ (8000d8c <on_packet_received+0x218>)
 8000ce8:	681b      	ldr	r3, [r3, #0]
 8000cea:	b29b      	uxth	r3, r3
 8000cec:	2200      	movs	r2, #0
 8000cee:	4619      	mov	r1, r3
 8000cf0:	f002 fc8c 	bl	800360c <HAL_GPIO_WritePin>
			(p->payload[1] & (1 << 6)) ? HAL_GPIO_WritePin(ig1.onbus, ig1.onpin, 1)   : HAL_GPIO_WritePin(ig1.onbus, ig1.onpin, 0);
 8000cf4:	687b      	ldr	r3, [r7, #4]
 8000cf6:	685b      	ldr	r3, [r3, #4]
 8000cf8:	3301      	adds	r3, #1
 8000cfa:	781b      	ldrb	r3, [r3, #0]
 8000cfc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8000d00:	2b00      	cmp	r3, #0
 8000d02:	d00a      	beq.n	8000d1a <on_packet_received+0x1a6>
 8000d04:	4b22      	ldr	r3, [pc, #136]	@ (8000d90 <on_packet_received+0x21c>)
 8000d06:	685b      	ldr	r3, [r3, #4]
 8000d08:	4618      	mov	r0, r3
 8000d0a:	4b21      	ldr	r3, [pc, #132]	@ (8000d90 <on_packet_received+0x21c>)
 8000d0c:	681b      	ldr	r3, [r3, #0]
 8000d0e:	b29b      	uxth	r3, r3
 8000d10:	2201      	movs	r2, #1
 8000d12:	4619      	mov	r1, r3
 8000d14:	f002 fc7a 	bl	800360c <HAL_GPIO_WritePin>
			break;
 8000d18:	e015      	b.n	8000d46 <on_packet_received+0x1d2>
			(p->payload[1] & (1 << 6)) ? HAL_GPIO_WritePin(ig1.onbus, ig1.onpin, 1)   : HAL_GPIO_WritePin(ig1.onbus, ig1.onpin, 0);
 8000d1a:	4b1d      	ldr	r3, [pc, #116]	@ (8000d90 <on_packet_received+0x21c>)
 8000d1c:	685b      	ldr	r3, [r3, #4]
 8000d1e:	4618      	mov	r0, r3
 8000d20:	4b1b      	ldr	r3, [pc, #108]	@ (8000d90 <on_packet_received+0x21c>)
 8000d22:	681b      	ldr	r3, [r3, #0]
 8000d24:	b29b      	uxth	r3, r3
 8000d26:	2200      	movs	r2, #0
 8000d28:	4619      	mov	r1, r3
 8000d2a:	f002 fc6f 	bl	800360c <HAL_GPIO_WritePin>
			break;
 8000d2e:	e00a      	b.n	8000d46 <on_packet_received+0x1d2>
		case(0xB0):
			valve_set_openness(&bal1, p->payload[1]);
 8000d30:	687b      	ldr	r3, [r7, #4]
 8000d32:	685b      	ldr	r3, [r3, #4]
 8000d34:	3301      	adds	r3, #1
 8000d36:	781b      	ldrb	r3, [r3, #0]
 8000d38:	4619      	mov	r1, r3
 8000d3a:	4816      	ldr	r0, [pc, #88]	@ (8000d94 <on_packet_received+0x220>)
 8000d3c:	f001 f82a 	bl	8001d94 <valve_set_openness>
			valve_update(&bal1);
 8000d40:	4814      	ldr	r0, [pc, #80]	@ (8000d94 <on_packet_received+0x220>)
 8000d42:	f001 f837 	bl	8001db4 <valve_update>
		}



	}
	Command.type = p->type;
 8000d46:	687b      	ldr	r3, [r7, #4]
 8000d48:	781a      	ldrb	r2, [r3, #0]
 8000d4a:	4b13      	ldr	r3, [pc, #76]	@ (8000d98 <on_packet_received+0x224>)
 8000d4c:	701a      	strb	r2, [r3, #0]
	Command.size = p->size;
 8000d4e:	687b      	ldr	r3, [r7, #4]
 8000d50:	785a      	ldrb	r2, [r3, #1]
 8000d52:	4b11      	ldr	r3, [pc, #68]	@ (8000d98 <on_packet_received+0x224>)
 8000d54:	705a      	strb	r2, [r3, #1]
	Command.payload = p->payload[1];
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	685b      	ldr	r3, [r3, #4]
 8000d5a:	3301      	adds	r3, #1
 8000d5c:	781b      	ldrb	r3, [r3, #0]
 8000d5e:	461a      	mov	r2, r3
 8000d60:	4b0d      	ldr	r3, [pc, #52]	@ (8000d98 <on_packet_received+0x224>)
 8000d62:	605a      	str	r2, [r3, #4]
	HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_13);
 8000d64:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000d68:	480c      	ldr	r0, [pc, #48]	@ (8000d9c <on_packet_received+0x228>)
 8000d6a:	f002 fc67 	bl	800363c <HAL_GPIO_TogglePin>
}
 8000d6e:	bf00      	nop
 8000d70:	3708      	adds	r7, #8
 8000d72:	46bd      	mov	sp, r7
 8000d74:	bd80      	pop	{r7, pc}
 8000d76:	bf00      	nop
 8000d78:	200000c0 	.word	0x200000c0
 8000d7c:	200000dc 	.word	0x200000dc
 8000d80:	200000f8 	.word	0x200000f8
 8000d84:	20000114 	.word	0x20000114
 8000d88:	20000130 	.word	0x20000130
 8000d8c:	2000014c 	.word	0x2000014c
 8000d90:	20000168 	.word	0x20000168
 8000d94:	20000028 	.word	0x20000028
 8000d98:	200005b8 	.word	0x200005b8
 8000d9c:	48000400 	.word	0x48000400

08000da0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8000da0:	b580      	push	{r7, lr}
 8000da2:	b08e      	sub	sp, #56	@ 0x38
 8000da4:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000da6:	f001 f972 	bl	800208e <HAL_Init>

  /* USER CODE BEGIN Init */
  	uint32_t opento1 = 0;
 8000daa:	2300      	movs	r3, #0
 8000dac:	61fb      	str	r3, [r7, #28]
  	uint32_t opento2 = 0;
 8000dae:	2300      	movs	r3, #0
 8000db0:	61bb      	str	r3, [r7, #24]
  	uint8_t debug = 0;
 8000db2:	2300      	movs	r3, #0
 8000db4:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
  	uint8_t flag = 0;
 8000db8:	2300      	movs	r3, #0
 8000dba:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36
  	uint32_t timepre = 0;
 8000dbe:	2300      	movs	r3, #0
 8000dc0:	633b      	str	r3, [r7, #48]	@ 0x30
  	uint32_t timeref1 = 0;
 8000dc2:	2300      	movs	r3, #0
 8000dc4:	62fb      	str	r3, [r7, #44]	@ 0x2c
  	uint32_t timec = 0;
 8000dc6:	2300      	movs	r3, #0
 8000dc8:	617b      	str	r3, [r7, #20]
  	uint32_t psend = 0;
 8000dca:	2300      	movs	r3, #0
 8000dcc:	62bb      	str	r3, [r7, #40]	@ 0x28
  	uint32_t tsend = 0;
 8000dce:	2300      	movs	r3, #0
 8000dd0:	627b      	str	r3, [r7, #36]	@ 0x24


  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000dd2:	f000 f90b 	bl	8000fec <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000dd6:	f000 fa5d 	bl	8001294 <MX_GPIO_Init>
  MX_DMA_Init();
 8000dda:	f000 fa05 	bl	80011e8 <MX_DMA_Init>
  MX_I2C3_Init();
 8000dde:	f000 f975 	bl	80010cc <MX_I2C3_Init>
  MX_USART1_UART_Init();
 8000de2:	f000 f9b5 	bl	8001150 <MX_USART1_UART_Init>
  MX_CRC_Init();
 8000de6:	f000 f94f 	bl	8001088 <MX_CRC_Init>
  /* USER CODE BEGIN 2 */
  muxInit();
 8000dea:	f7ff fbdf 	bl	80005ac <muxInit>
  startSensorReadSequence();
 8000dee:	f7ff fc03 	bl	80005f8 <startSensorReadSequence>
  nslp_init(&huart1, &hcrc);
 8000df2:	4974      	ldr	r1, [pc, #464]	@ (8000fc4 <main+0x224>)
 8000df4:	4874      	ldr	r0, [pc, #464]	@ (8000fc8 <main+0x228>)
 8000df6:	f000 faff 	bl	80013f8 <nslp_init>
  nslp_set_rx_callback(on_packet_received);
 8000dfa:	4874      	ldr	r0, [pc, #464]	@ (8000fcc <main+0x22c>)
 8000dfc:	f000 fb32 	bl	8001464 <nslp_set_rx_callback>


  HAL_GPIO_WritePin(bal2.busC, bal2.pinC, 0);
 8000e00:	4b73      	ldr	r3, [pc, #460]	@ (8000fd0 <main+0x230>)
 8000e02:	68db      	ldr	r3, [r3, #12]
 8000e04:	4618      	mov	r0, r3
 8000e06:	4b72      	ldr	r3, [pc, #456]	@ (8000fd0 <main+0x230>)
 8000e08:	689b      	ldr	r3, [r3, #8]
 8000e0a:	b29b      	uxth	r3, r3
 8000e0c:	2200      	movs	r2, #0
 8000e0e:	4619      	mov	r1, r3
 8000e10:	f002 fbfc 	bl	800360c <HAL_GPIO_WritePin>
  HAL_GPIO_WritePin(bal2.busO, bal2.pinO, 0);
 8000e14:	4b6e      	ldr	r3, [pc, #440]	@ (8000fd0 <main+0x230>)
 8000e16:	685b      	ldr	r3, [r3, #4]
 8000e18:	4618      	mov	r0, r3
 8000e1a:	4b6d      	ldr	r3, [pc, #436]	@ (8000fd0 <main+0x230>)
 8000e1c:	681b      	ldr	r3, [r3, #0]
 8000e1e:	b29b      	uxth	r3, r3
 8000e20:	2200      	movs	r2, #0
 8000e22:	4619      	mov	r1, r3
 8000e24:	f002 fbf2 	bl	800360c <HAL_GPIO_WritePin>
  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
  {
	  //Command = *receive_packet(&huart1, &hcrc);
	  timec = HAL_GetTick();
 8000e28:	f001 f996 	bl	8002158 <HAL_GetTick>
 8000e2c:	6178      	str	r0, [r7, #20]
	  if (timec - timeref1 > 1000){
 8000e2e:	697a      	ldr	r2, [r7, #20]
 8000e30:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8000e32:	1ad3      	subs	r3, r2, r3
 8000e34:	f5b3 7f7a 	cmp.w	r3, #1000	@ 0x3e8
 8000e38:	d925      	bls.n	8000e86 <main+0xe6>
		  HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15);
 8000e3a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000e3e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8000e42:	f002 fbfb 	bl	800363c <HAL_GPIO_TogglePin>
		  timeref1 = timec;
 8000e46:	697b      	ldr	r3, [r7, #20]
 8000e48:	62fb      	str	r3, [r7, #44]	@ 0x2c
		  flag = !flag;
 8000e4a:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000e4e:	2b00      	cmp	r3, #0
 8000e50:	bf0c      	ite	eq
 8000e52:	2301      	moveq	r3, #1
 8000e54:	2300      	movne	r3, #0
 8000e56:	b2db      	uxtb	r3, r3
 8000e58:	f887 3036 	strb.w	r3, [r7, #54]	@ 0x36

		  if (flag){
 8000e5c:	f897 3036 	ldrb.w	r3, [r7, #54]	@ 0x36
 8000e60:	2b00      	cmp	r3, #0
 8000e62:	d008      	beq.n	8000e76 <main+0xd6>
			  valve_set_openness(&bal1, 255);
 8000e64:	21ff      	movs	r1, #255	@ 0xff
 8000e66:	485b      	ldr	r0, [pc, #364]	@ (8000fd4 <main+0x234>)
 8000e68:	f000 ff94 	bl	8001d94 <valve_set_openness>
			  valve_set_openness(&bal2, 128);
 8000e6c:	2180      	movs	r1, #128	@ 0x80
 8000e6e:	4858      	ldr	r0, [pc, #352]	@ (8000fd0 <main+0x230>)
 8000e70:	f000 ff90 	bl	8001d94 <valve_set_openness>
 8000e74:	e007      	b.n	8000e86 <main+0xe6>
			  HAL_GPIO_WritePin(bal1.busC, bal1.pinC, 1);
			  */

		  }
		  else {
			  valve_set_openness(&bal1, 300);
 8000e76:	212c      	movs	r1, #44	@ 0x2c
 8000e78:	4856      	ldr	r0, [pc, #344]	@ (8000fd4 <main+0x234>)
 8000e7a:	f000 ff8b 	bl	8001d94 <valve_set_openness>
			  valve_set_openness(&bal2, 0);
 8000e7e:	2100      	movs	r1, #0
 8000e80:	4853      	ldr	r0, [pc, #332]	@ (8000fd0 <main+0x230>)
 8000e82:	f000 ff87 	bl	8001d94 <valve_set_openness>

	  }

	  //HAL_GPIO_TogglePin(GPIOA, GPIO_PIN_15);
	  //HAL_Delay(1000);
	  isOn = HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_0);
 8000e86:	2101      	movs	r1, #1
 8000e88:	4853      	ldr	r0, [pc, #332]	@ (8000fd8 <main+0x238>)
 8000e8a:	f002 fba7 	bl	80035dc <HAL_GPIO_ReadPin>
 8000e8e:	4603      	mov	r3, r0
 8000e90:	461a      	mov	r2, r3
 8000e92:	4b52      	ldr	r3, [pc, #328]	@ (8000fdc <main+0x23c>)
 8000e94:	701a      	strb	r2, [r3, #0]
	  isCon = !HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_1);
 8000e96:	2102      	movs	r1, #2
 8000e98:	484f      	ldr	r0, [pc, #316]	@ (8000fd8 <main+0x238>)
 8000e9a:	f002 fb9f 	bl	80035dc <HAL_GPIO_ReadPin>
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	2b00      	cmp	r3, #0
 8000ea2:	bf0c      	ite	eq
 8000ea4:	2301      	moveq	r3, #1
 8000ea6:	2300      	movne	r3, #0
 8000ea8:	b2db      	uxtb	r3, r3
 8000eaa:	461a      	mov	r2, r3
 8000eac:	4b4c      	ldr	r3, [pc, #304]	@ (8000fe0 <main+0x240>)
 8000eae:	701a      	strb	r2, [r3, #0]
	  for (uint8_t i = 0; i < NUM_OF_SENSORS; i++){
 8000eb0:	2300      	movs	r3, #0
 8000eb2:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000eb6:	e009      	b.n	8000ecc <main+0x12c>
		  ProcessSensorData(i);
 8000eb8:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000ebc:	4618      	mov	r0, r3
 8000ebe:	f7ff fcd7 	bl	8000870 <ProcessSensorData>
	  for (uint8_t i = 0; i < NUM_OF_SENSORS; i++){
 8000ec2:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000ec6:	3301      	adds	r3, #1
 8000ec8:	f887 3023 	strb.w	r3, [r7, #35]	@ 0x23
 8000ecc:	f897 3023 	ldrb.w	r3, [r7, #35]	@ 0x23
 8000ed0:	2b03      	cmp	r3, #3
 8000ed2:	d9f1      	bls.n	8000eb8 <main+0x118>
	  }


	  if (timec - psend > DELAY){
 8000ed4:	697a      	ldr	r2, [r7, #20]
 8000ed6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8000ed8:	1ad3      	subs	r3, r2, r3
 8000eda:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000ede:	d90d      	bls.n	8000efc <main+0x15c>
		  struct Packet Pressure = {
 8000ee0:	4a40      	ldr	r2, [pc, #256]	@ (8000fe4 <main+0x244>)
 8000ee2:	f107 0308 	add.w	r3, r7, #8
 8000ee6:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000eea:	e883 0003 	stmia.w	r3, {r0, r1}
		 			.type = 'p',
		 			.size = sizeof(pressureArray),
		 			.payload = pressureArray
		 		};
		  nslp_send_packet(&Pressure);
 8000eee:	f107 0308 	add.w	r3, r7, #8
 8000ef2:	4618      	mov	r0, r3
 8000ef4:	f000 fb22 	bl	800153c <nslp_send_packet>
		  psend = timec;
 8000ef8:	697b      	ldr	r3, [r7, #20]
 8000efa:	62bb      	str	r3, [r7, #40]	@ 0x28
	  }
	  if (timec - tsend > DELAY){
 8000efc:	697a      	ldr	r2, [r7, #20]
 8000efe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8000f00:	1ad3      	subs	r3, r2, r3
 8000f02:	f5b3 7f96 	cmp.w	r3, #300	@ 0x12c
 8000f06:	d90b      	bls.n	8000f20 <main+0x180>
		  struct Packet Temperature = {
 8000f08:	4a37      	ldr	r2, [pc, #220]	@ (8000fe8 <main+0x248>)
 8000f0a:	463b      	mov	r3, r7
 8000f0c:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000f10:	e883 0003 	stmia.w	r3, {r0, r1}
		  			.type = 't',
		  			.size = sizeof(temperatureArray),
		  			.payload = temperatureArray
		  		};
		  nslp_send_packet(&Temperature);
 8000f14:	463b      	mov	r3, r7
 8000f16:	4618      	mov	r0, r3
 8000f18:	f000 fb10 	bl	800153c <nslp_send_packet>
		  tsend = timec;
 8000f1c:	697b      	ldr	r3, [r7, #20]
 8000f1e:	627b      	str	r3, [r7, #36]	@ 0x24
	  nslp_send_packet(&Temperature);
	  nslp_send_packet(&Pressure);
	  */


	  valve_update(&bal1); //Purely while debugging
 8000f20:	482c      	ldr	r0, [pc, #176]	@ (8000fd4 <main+0x234>)
 8000f22:	f000 ff47 	bl	8001db4 <valve_update>
	  valve_update(&bal2); //Purely while debugging
 8000f26:	482a      	ldr	r0, [pc, #168]	@ (8000fd0 <main+0x230>)
 8000f28:	f000 ff44 	bl	8001db4 <valve_update>

	  uint32_t time = HAL_GetTick();
 8000f2c:	f001 f914 	bl	8002158 <HAL_GetTick>
 8000f30:	6138      	str	r0, [r7, #16]

	  if (time - timepre > 100){
 8000f32:	693a      	ldr	r2, [r7, #16]
 8000f34:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8000f36:	1ad3      	subs	r3, r2, r3
 8000f38:	2b64      	cmp	r3, #100	@ 0x64
 8000f3a:	f67f af75 	bls.w	8000e28 <main+0x88>
		  if (!HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_15)){
 8000f3e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000f42:	4825      	ldr	r0, [pc, #148]	@ (8000fd8 <main+0x238>)
 8000f44:	f002 fb4a 	bl	80035dc <HAL_GPIO_ReadPin>
 8000f48:	4603      	mov	r3, r0
 8000f4a:	2b00      	cmp	r3, #0
 8000f4c:	d137      	bne.n	8000fbe <main+0x21e>
			  switch (debug){
 8000f4e:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000f52:	2b04      	cmp	r3, #4
 8000f54:	d825      	bhi.n	8000fa2 <main+0x202>
 8000f56:	a201      	add	r2, pc, #4	@ (adr r2, 8000f5c <main+0x1bc>)
 8000f58:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000f5c:	08000f71 	.word	0x08000f71
 8000f60:	08000f7b 	.word	0x08000f7b
 8000f64:	08000f85 	.word	0x08000f85
 8000f68:	08000f8f 	.word	0x08000f8f
 8000f6c:	08000f99 	.word	0x08000f99
			  case 0:
				  valve_set_openness(&bal1, 0);
 8000f70:	2100      	movs	r1, #0
 8000f72:	4818      	ldr	r0, [pc, #96]	@ (8000fd4 <main+0x234>)
 8000f74:	f000 ff0e 	bl	8001d94 <valve_set_openness>
				  break;
 8000f78:	e014      	b.n	8000fa4 <main+0x204>
			  case 1:
				  valve_set_openness(&bal1, 255);
 8000f7a:	21ff      	movs	r1, #255	@ 0xff
 8000f7c:	4815      	ldr	r0, [pc, #84]	@ (8000fd4 <main+0x234>)
 8000f7e:	f000 ff09 	bl	8001d94 <valve_set_openness>
				  break;
 8000f82:	e00f      	b.n	8000fa4 <main+0x204>
			  case 2:
				  valve_set_openness(&bal1, 127);
 8000f84:	217f      	movs	r1, #127	@ 0x7f
 8000f86:	4813      	ldr	r0, [pc, #76]	@ (8000fd4 <main+0x234>)
 8000f88:	f000 ff04 	bl	8001d94 <valve_set_openness>
				  break;
 8000f8c:	e00a      	b.n	8000fa4 <main+0x204>
			  case 3:
				  valve_set_openness(&bal1, 100);
 8000f8e:	2164      	movs	r1, #100	@ 0x64
 8000f90:	4810      	ldr	r0, [pc, #64]	@ (8000fd4 <main+0x234>)
 8000f92:	f000 feff 	bl	8001d94 <valve_set_openness>
				  break;
 8000f96:	e005      	b.n	8000fa4 <main+0x204>
			  case 4:
				  valve_set_openness(&bal1, 200);
 8000f98:	21c8      	movs	r1, #200	@ 0xc8
 8000f9a:	480e      	ldr	r0, [pc, #56]	@ (8000fd4 <main+0x234>)
 8000f9c:	f000 fefa 	bl	8001d94 <valve_set_openness>
				  break;
 8000fa0:	e000      	b.n	8000fa4 <main+0x204>
			  default:
				  break;
 8000fa2:	bf00      	nop

			  }
			  if (debug > 5 ){debug = 0;}
 8000fa4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000fa8:	2b05      	cmp	r3, #5
 8000faa:	d903      	bls.n	8000fb4 <main+0x214>
 8000fac:	2300      	movs	r3, #0
 8000fae:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 8000fb2:	e004      	b.n	8000fbe <main+0x21e>
			  else debug++;
 8000fb4:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 8000fb8:	3301      	adds	r3, #1
 8000fba:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37

		  }
		  timepre = time;
 8000fbe:	693b      	ldr	r3, [r7, #16]
 8000fc0:	633b      	str	r3, [r7, #48]	@ 0x30
  {
 8000fc2:	e731      	b.n	8000e28 <main+0x88>
 8000fc4:	200005c0 	.word	0x200005c0
 8000fc8:	200006f8 	.word	0x200006f8
 8000fcc:	08000b75 	.word	0x08000b75
 8000fd0:	20000074 	.word	0x20000074
 8000fd4:	20000028 	.word	0x20000028
 8000fd8:	48000800 	.word	0x48000800
 8000fdc:	2000084d 	.word	0x2000084d
 8000fe0:	2000084c 	.word	0x2000084c
 8000fe4:	08008140 	.word	0x08008140
 8000fe8:	08008148 	.word	0x08008148

08000fec <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000fec:	b580      	push	{r7, lr}
 8000fee:	b094      	sub	sp, #80	@ 0x50
 8000ff0:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8000ff2:	f107 0318 	add.w	r3, r7, #24
 8000ff6:	2238      	movs	r2, #56	@ 0x38
 8000ff8:	2100      	movs	r1, #0
 8000ffa:	4618      	mov	r0, r3
 8000ffc:	f007 f85a 	bl	80080b4 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001000:	1d3b      	adds	r3, r7, #4
 8001002:	2200      	movs	r2, #0
 8001004:	601a      	str	r2, [r3, #0]
 8001006:	605a      	str	r2, [r3, #4]
 8001008:	609a      	str	r2, [r3, #8]
 800100a:	60da      	str	r2, [r3, #12]
 800100c:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 800100e:	f44f 7000 	mov.w	r0, #512	@ 0x200
 8001012:	f004 fb77 	bl	8005704 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8001016:	2302      	movs	r3, #2
 8001018:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 800101a:	f44f 7380 	mov.w	r3, #256	@ 0x100
 800101e:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001020:	2340      	movs	r3, #64	@ 0x40
 8001022:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8001024:	2302      	movs	r3, #2
 8001026:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8001028:	2302      	movs	r3, #2
 800102a:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV1;
 800102c:	2301      	movs	r3, #1
 800102e:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 8;
 8001030:	2308      	movs	r3, #8
 8001032:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8001034:	2302      	movs	r3, #2
 8001036:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8001038:	2302      	movs	r3, #2
 800103a:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 800103c:	2302      	movs	r3, #2
 800103e:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8001040:	f107 0318 	add.w	r3, r7, #24
 8001044:	4618      	mov	r0, r3
 8001046:	f004 fc11 	bl	800586c <HAL_RCC_OscConfig>
 800104a:	4603      	mov	r3, r0
 800104c:	2b00      	cmp	r3, #0
 800104e:	d001      	beq.n	8001054 <SystemClock_Config+0x68>
  {
    Error_Handler();
 8001050:	f000 f9c0 	bl	80013d4 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8001054:	230f      	movs	r3, #15
 8001056:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8001058:	2303      	movs	r3, #3
 800105a:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV4;
 800105c:	2390      	movs	r3, #144	@ 0x90
 800105e:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV16;
 8001060:	f44f 63e0 	mov.w	r3, #1792	@ 0x700
 8001064:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV8;
 8001066:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 800106a:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 800106c:	1d3b      	adds	r3, r7, #4
 800106e:	2100      	movs	r1, #0
 8001070:	4618      	mov	r0, r3
 8001072:	f004 ff0d 	bl	8005e90 <HAL_RCC_ClockConfig>
 8001076:	4603      	mov	r3, r0
 8001078:	2b00      	cmp	r3, #0
 800107a:	d001      	beq.n	8001080 <SystemClock_Config+0x94>
  {
    Error_Handler();
 800107c:	f000 f9aa 	bl	80013d4 <Error_Handler>
  }
}
 8001080:	bf00      	nop
 8001082:	3750      	adds	r7, #80	@ 0x50
 8001084:	46bd      	mov	sp, r7
 8001086:	bd80      	pop	{r7, pc}

08001088 <MX_CRC_Init>:
  * @brief CRC Initialization Function
  * @param None
  * @retval None
  */
static void MX_CRC_Init(void)
{
 8001088:	b580      	push	{r7, lr}
 800108a:	af00      	add	r7, sp, #0
  /* USER CODE END CRC_Init 0 */

  /* USER CODE BEGIN CRC_Init 1 */

  /* USER CODE END CRC_Init 1 */
  hcrc.Instance = CRC;
 800108c:	4b0d      	ldr	r3, [pc, #52]	@ (80010c4 <MX_CRC_Init+0x3c>)
 800108e:	4a0e      	ldr	r2, [pc, #56]	@ (80010c8 <MX_CRC_Init+0x40>)
 8001090:	601a      	str	r2, [r3, #0]
  hcrc.Init.DefaultPolynomialUse = DEFAULT_POLYNOMIAL_ENABLE;
 8001092:	4b0c      	ldr	r3, [pc, #48]	@ (80010c4 <MX_CRC_Init+0x3c>)
 8001094:	2200      	movs	r2, #0
 8001096:	711a      	strb	r2, [r3, #4]
  hcrc.Init.DefaultInitValueUse = DEFAULT_INIT_VALUE_ENABLE;
 8001098:	4b0a      	ldr	r3, [pc, #40]	@ (80010c4 <MX_CRC_Init+0x3c>)
 800109a:	2200      	movs	r2, #0
 800109c:	715a      	strb	r2, [r3, #5]
  hcrc.Init.InputDataInversionMode = CRC_INPUTDATA_INVERSION_NONE;
 800109e:	4b09      	ldr	r3, [pc, #36]	@ (80010c4 <MX_CRC_Init+0x3c>)
 80010a0:	2200      	movs	r2, #0
 80010a2:	615a      	str	r2, [r3, #20]
  hcrc.Init.OutputDataInversionMode = CRC_OUTPUTDATA_INVERSION_DISABLE;
 80010a4:	4b07      	ldr	r3, [pc, #28]	@ (80010c4 <MX_CRC_Init+0x3c>)
 80010a6:	2200      	movs	r2, #0
 80010a8:	619a      	str	r2, [r3, #24]
  hcrc.InputDataFormat = CRC_INPUTDATA_FORMAT_BYTES;
 80010aa:	4b06      	ldr	r3, [pc, #24]	@ (80010c4 <MX_CRC_Init+0x3c>)
 80010ac:	2201      	movs	r2, #1
 80010ae:	621a      	str	r2, [r3, #32]
  if (HAL_CRC_Init(&hcrc) != HAL_OK)
 80010b0:	4804      	ldr	r0, [pc, #16]	@ (80010c4 <MX_CRC_Init+0x3c>)
 80010b2:	f001 f9c1 	bl	8002438 <HAL_CRC_Init>
 80010b6:	4603      	mov	r3, r0
 80010b8:	2b00      	cmp	r3, #0
 80010ba:	d001      	beq.n	80010c0 <MX_CRC_Init+0x38>
  {
    Error_Handler();
 80010bc:	f000 f98a 	bl	80013d4 <Error_Handler>
  }
  /* USER CODE BEGIN CRC_Init 2 */

  /* USER CODE END CRC_Init 2 */

}
 80010c0:	bf00      	nop
 80010c2:	bd80      	pop	{r7, pc}
 80010c4:	200005c0 	.word	0x200005c0
 80010c8:	40023000 	.word	0x40023000

080010cc <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 80010cc:	b580      	push	{r7, lr}
 80010ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80010d0:	4b1d      	ldr	r3, [pc, #116]	@ (8001148 <MX_I2C3_Init+0x7c>)
 80010d2:	4a1e      	ldr	r2, [pc, #120]	@ (800114c <MX_I2C3_Init+0x80>)
 80010d4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00000000;
 80010d6:	4b1c      	ldr	r3, [pc, #112]	@ (8001148 <MX_I2C3_Init+0x7c>)
 80010d8:	2200      	movs	r2, #0
 80010da:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80010dc:	4b1a      	ldr	r3, [pc, #104]	@ (8001148 <MX_I2C3_Init+0x7c>)
 80010de:	2200      	movs	r2, #0
 80010e0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80010e2:	4b19      	ldr	r3, [pc, #100]	@ (8001148 <MX_I2C3_Init+0x7c>)
 80010e4:	2201      	movs	r2, #1
 80010e6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80010e8:	4b17      	ldr	r3, [pc, #92]	@ (8001148 <MX_I2C3_Init+0x7c>)
 80010ea:	2200      	movs	r2, #0
 80010ec:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80010ee:	4b16      	ldr	r3, [pc, #88]	@ (8001148 <MX_I2C3_Init+0x7c>)
 80010f0:	2200      	movs	r2, #0
 80010f2:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80010f4:	4b14      	ldr	r3, [pc, #80]	@ (8001148 <MX_I2C3_Init+0x7c>)
 80010f6:	2200      	movs	r2, #0
 80010f8:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80010fa:	4b13      	ldr	r3, [pc, #76]	@ (8001148 <MX_I2C3_Init+0x7c>)
 80010fc:	2200      	movs	r2, #0
 80010fe:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001100:	4b11      	ldr	r3, [pc, #68]	@ (8001148 <MX_I2C3_Init+0x7c>)
 8001102:	2200      	movs	r2, #0
 8001104:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001106:	4810      	ldr	r0, [pc, #64]	@ (8001148 <MX_I2C3_Init+0x7c>)
 8001108:	f002 fab2 	bl	8003670 <HAL_I2C_Init>
 800110c:	4603      	mov	r3, r0
 800110e:	2b00      	cmp	r3, #0
 8001110:	d001      	beq.n	8001116 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001112:	f000 f95f 	bl	80013d4 <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001116:	2100      	movs	r1, #0
 8001118:	480b      	ldr	r0, [pc, #44]	@ (8001148 <MX_I2C3_Init+0x7c>)
 800111a:	f004 fa3b 	bl	8005594 <HAL_I2CEx_ConfigAnalogFilter>
 800111e:	4603      	mov	r3, r0
 8001120:	2b00      	cmp	r3, #0
 8001122:	d001      	beq.n	8001128 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001124:	f000 f956 	bl	80013d4 <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001128:	2100      	movs	r1, #0
 800112a:	4807      	ldr	r0, [pc, #28]	@ (8001148 <MX_I2C3_Init+0x7c>)
 800112c:	f004 fa7d 	bl	800562a <HAL_I2CEx_ConfigDigitalFilter>
 8001130:	4603      	mov	r3, r0
 8001132:	2b00      	cmp	r3, #0
 8001134:	d001      	beq.n	800113a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8001136:	f000 f94d 	bl	80013d4 <Error_Handler>
  }

  /** I2C Fast mode Plus enable
  */
  HAL_I2CEx_EnableFastModePlus(I2C_FASTMODEPLUS_I2C3);
 800113a:	f44f 0080 	mov.w	r0, #4194304	@ 0x400000
 800113e:	f004 fac1 	bl	80056c4 <HAL_I2CEx_EnableFastModePlus>
  /* USER CODE BEGIN I2C3_Init 2 */
  //__HAL_RCC_I2C3_CONFIG(RCC_I2C3CLKSOURCE_HSI);
  //__HAL_RCC_I2C3_CLK_ENABLE();
  /* USER CODE END I2C3_Init 2 */

}
 8001142:	bf00      	nop
 8001144:	bd80      	pop	{r7, pc}
 8001146:	bf00      	nop
 8001148:	200005e4 	.word	0x200005e4
 800114c:	40007800 	.word	0x40007800

08001150 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8001150:	b580      	push	{r7, lr}
 8001152:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8001154:	4b22      	ldr	r3, [pc, #136]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 8001156:	4a23      	ldr	r2, [pc, #140]	@ (80011e4 <MX_USART1_UART_Init+0x94>)
 8001158:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 800115a:	4b21      	ldr	r3, [pc, #132]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 800115c:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8001160:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8001162:	4b1f      	ldr	r3, [pc, #124]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 8001164:	2200      	movs	r2, #0
 8001166:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8001168:	4b1d      	ldr	r3, [pc, #116]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 800116a:	2200      	movs	r2, #0
 800116c:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800116e:	4b1c      	ldr	r3, [pc, #112]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 8001170:	2200      	movs	r2, #0
 8001172:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8001174:	4b1a      	ldr	r3, [pc, #104]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 8001176:	220c      	movs	r2, #12
 8001178:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800117a:	4b19      	ldr	r3, [pc, #100]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 800117c:	2200      	movs	r2, #0
 800117e:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8001180:	4b17      	ldr	r3, [pc, #92]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 8001182:	2200      	movs	r2, #0
 8001184:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8001186:	4b16      	ldr	r3, [pc, #88]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 8001188:	2200      	movs	r2, #0
 800118a:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 800118c:	4b14      	ldr	r3, [pc, #80]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 800118e:	2200      	movs	r2, #0
 8001190:	625a      	str	r2, [r3, #36]	@ 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8001192:	4b13      	ldr	r3, [pc, #76]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 8001194:	2200      	movs	r2, #0
 8001196:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8001198:	4811      	ldr	r0, [pc, #68]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 800119a:	f005 fa85 	bl	80066a8 <HAL_UART_Init>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 80011a4:	f000 f916 	bl	80013d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011a8:	2100      	movs	r1, #0
 80011aa:	480d      	ldr	r0, [pc, #52]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 80011ac:	f006 fe63 	bl	8007e76 <HAL_UARTEx_SetTxFifoThreshold>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 80011b6:	f000 f90d 	bl	80013d4 <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 80011ba:	2100      	movs	r1, #0
 80011bc:	4808      	ldr	r0, [pc, #32]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 80011be:	f006 fe98 	bl	8007ef2 <HAL_UARTEx_SetRxFifoThreshold>
 80011c2:	4603      	mov	r3, r0
 80011c4:	2b00      	cmp	r3, #0
 80011c6:	d001      	beq.n	80011cc <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 80011c8:	f000 f904 	bl	80013d4 <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 80011cc:	4804      	ldr	r0, [pc, #16]	@ (80011e0 <MX_USART1_UART_Init+0x90>)
 80011ce:	f006 fe19 	bl	8007e04 <HAL_UARTEx_DisableFifoMode>
 80011d2:	4603      	mov	r3, r0
 80011d4:	2b00      	cmp	r3, #0
 80011d6:	d001      	beq.n	80011dc <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 80011d8:	f000 f8fc 	bl	80013d4 <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 80011dc:	bf00      	nop
 80011de:	bd80      	pop	{r7, pc}
 80011e0:	200006f8 	.word	0x200006f8
 80011e4:	40013800 	.word	0x40013800

080011e8 <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
static void MX_DMA_Init(void)
{
 80011e8:	b580      	push	{r7, lr}
 80011ea:	b084      	sub	sp, #16
 80011ec:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80011ee:	4b28      	ldr	r3, [pc, #160]	@ (8001290 <MX_DMA_Init+0xa8>)
 80011f0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011f2:	4a27      	ldr	r2, [pc, #156]	@ (8001290 <MX_DMA_Init+0xa8>)
 80011f4:	f043 0304 	orr.w	r3, r3, #4
 80011f8:	6493      	str	r3, [r2, #72]	@ 0x48
 80011fa:	4b25      	ldr	r3, [pc, #148]	@ (8001290 <MX_DMA_Init+0xa8>)
 80011fc:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80011fe:	f003 0304 	and.w	r3, r3, #4
 8001202:	60fb      	str	r3, [r7, #12]
 8001204:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_DMA1_CLK_ENABLE();
 8001206:	4b22      	ldr	r3, [pc, #136]	@ (8001290 <MX_DMA_Init+0xa8>)
 8001208:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800120a:	4a21      	ldr	r2, [pc, #132]	@ (8001290 <MX_DMA_Init+0xa8>)
 800120c:	f043 0301 	orr.w	r3, r3, #1
 8001210:	6493      	str	r3, [r2, #72]	@ 0x48
 8001212:	4b1f      	ldr	r3, [pc, #124]	@ (8001290 <MX_DMA_Init+0xa8>)
 8001214:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001216:	f003 0301 	and.w	r3, r3, #1
 800121a:	60bb      	str	r3, [r7, #8]
 800121c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_DMA2_CLK_ENABLE();
 800121e:	4b1c      	ldr	r3, [pc, #112]	@ (8001290 <MX_DMA_Init+0xa8>)
 8001220:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8001222:	4a1b      	ldr	r2, [pc, #108]	@ (8001290 <MX_DMA_Init+0xa8>)
 8001224:	f043 0302 	orr.w	r3, r3, #2
 8001228:	6493      	str	r3, [r2, #72]	@ 0x48
 800122a:	4b19      	ldr	r3, [pc, #100]	@ (8001290 <MX_DMA_Init+0xa8>)
 800122c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800122e:	f003 0302 	and.w	r3, r3, #2
 8001232:	607b      	str	r3, [r7, #4]
 8001234:	687b      	ldr	r3, [r7, #4]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8001236:	2200      	movs	r2, #0
 8001238:	2100      	movs	r1, #0
 800123a:	200b      	movs	r0, #11
 800123c:	f001 f8b9 	bl	80023b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 8001240:	200b      	movs	r0, #11
 8001242:	f001 f8d0 	bl	80023e6 <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8001246:	2200      	movs	r2, #0
 8001248:	2100      	movs	r1, #0
 800124a:	200c      	movs	r0, #12
 800124c:	f001 f8b1 	bl	80023b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 8001250:	200c      	movs	r0, #12
 8001252:	f001 f8c8 	bl	80023e6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel5_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel5_IRQn, 0, 0);
 8001256:	2200      	movs	r2, #0
 8001258:	2100      	movs	r1, #0
 800125a:	203c      	movs	r0, #60	@ 0x3c
 800125c:	f001 f8a9 	bl	80023b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel5_IRQn);
 8001260:	203c      	movs	r0, #60	@ 0x3c
 8001262:	f001 f8c0 	bl	80023e6 <HAL_NVIC_EnableIRQ>
  /* DMAMUX_OVR_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMAMUX_OVR_IRQn, 0, 0);
 8001266:	2200      	movs	r2, #0
 8001268:	2100      	movs	r1, #0
 800126a:	205e      	movs	r0, #94	@ 0x5e
 800126c:	f001 f8a1 	bl	80023b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMAMUX_OVR_IRQn);
 8001270:	205e      	movs	r0, #94	@ 0x5e
 8001272:	f001 f8b8 	bl	80023e6 <HAL_NVIC_EnableIRQ>
  /* DMA2_Channel6_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA2_Channel6_IRQn, 0, 0);
 8001276:	2200      	movs	r2, #0
 8001278:	2100      	movs	r1, #0
 800127a:	2061      	movs	r0, #97	@ 0x61
 800127c:	f001 f899 	bl	80023b2 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA2_Channel6_IRQn);
 8001280:	2061      	movs	r0, #97	@ 0x61
 8001282:	f001 f8b0 	bl	80023e6 <HAL_NVIC_EnableIRQ>

}
 8001286:	bf00      	nop
 8001288:	3710      	adds	r7, #16
 800128a:	46bd      	mov	sp, r7
 800128c:	bd80      	pop	{r7, pc}
 800128e:	bf00      	nop
 8001290:	40021000 	.word	0x40021000

08001294 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001294:	b580      	push	{r7, lr}
 8001296:	b08a      	sub	sp, #40	@ 0x28
 8001298:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800129a:	f107 0314 	add.w	r3, r7, #20
 800129e:	2200      	movs	r2, #0
 80012a0:	601a      	str	r2, [r3, #0]
 80012a2:	605a      	str	r2, [r3, #4]
 80012a4:	609a      	str	r2, [r3, #8]
 80012a6:	60da      	str	r2, [r3, #12]
 80012a8:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */
  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 80012aa:	4b47      	ldr	r3, [pc, #284]	@ (80013c8 <MX_GPIO_Init+0x134>)
 80012ac:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ae:	4a46      	ldr	r2, [pc, #280]	@ (80013c8 <MX_GPIO_Init+0x134>)
 80012b0:	f043 0304 	orr.w	r3, r3, #4
 80012b4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012b6:	4b44      	ldr	r3, [pc, #272]	@ (80013c8 <MX_GPIO_Init+0x134>)
 80012b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ba:	f003 0304 	and.w	r3, r3, #4
 80012be:	613b      	str	r3, [r7, #16]
 80012c0:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 80012c2:	4b41      	ldr	r3, [pc, #260]	@ (80013c8 <MX_GPIO_Init+0x134>)
 80012c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012c6:	4a40      	ldr	r2, [pc, #256]	@ (80013c8 <MX_GPIO_Init+0x134>)
 80012c8:	f043 0320 	orr.w	r3, r3, #32
 80012cc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012ce:	4b3e      	ldr	r3, [pc, #248]	@ (80013c8 <MX_GPIO_Init+0x134>)
 80012d0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012d2:	f003 0320 	and.w	r3, r3, #32
 80012d6:	60fb      	str	r3, [r7, #12]
 80012d8:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80012da:	4b3b      	ldr	r3, [pc, #236]	@ (80013c8 <MX_GPIO_Init+0x134>)
 80012dc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012de:	4a3a      	ldr	r2, [pc, #232]	@ (80013c8 <MX_GPIO_Init+0x134>)
 80012e0:	f043 0302 	orr.w	r3, r3, #2
 80012e4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012e6:	4b38      	ldr	r3, [pc, #224]	@ (80013c8 <MX_GPIO_Init+0x134>)
 80012e8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012ea:	f003 0302 	and.w	r3, r3, #2
 80012ee:	60bb      	str	r3, [r7, #8]
 80012f0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80012f2:	4b35      	ldr	r3, [pc, #212]	@ (80013c8 <MX_GPIO_Init+0x134>)
 80012f4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012f6:	4a34      	ldr	r2, [pc, #208]	@ (80013c8 <MX_GPIO_Init+0x134>)
 80012f8:	f043 0301 	orr.w	r3, r3, #1
 80012fc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012fe:	4b32      	ldr	r3, [pc, #200]	@ (80013c8 <MX_GPIO_Init+0x134>)
 8001300:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001302:	f003 0301 	and.w	r3, r3, #1
 8001306:	607b      	str	r3, [r7, #4]
 8001308:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_7, GPIO_PIN_RESET);
 800130a:	2200      	movs	r2, #0
 800130c:	f44f 41c1 	mov.w	r1, #24704	@ 0x6080
 8001310:	482e      	ldr	r0, [pc, #184]	@ (80013cc <MX_GPIO_Init+0x138>)
 8001312:	f002 f97b 	bl	800360c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_6|GPIO_PIN_7, GPIO_PIN_RESET);
 8001316:	2200      	movs	r2, #0
 8001318:	f246 01c0 	movw	r1, #24768	@ 0x60c0
 800131c:	482c      	ldr	r0, [pc, #176]	@ (80013d0 <MX_GPIO_Init+0x13c>)
 800131e:	f002 f975 	bl	800360c <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15, GPIO_PIN_RESET);
 8001322:	2200      	movs	r2, #0
 8001324:	f44f 4107 	mov.w	r1, #34560	@ 0x8700
 8001328:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800132c:	f002 f96e 	bl	800360c <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PC13 PC14 PC7 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_7;
 8001330:	f44f 43c1 	mov.w	r3, #24704	@ 0x6080
 8001334:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001336:	2301      	movs	r3, #1
 8001338:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800133a:	2300      	movs	r3, #0
 800133c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800133e:	2300      	movs	r3, #0
 8001340:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001342:	f107 0314 	add.w	r3, r7, #20
 8001346:	4619      	mov	r1, r3
 8001348:	4820      	ldr	r0, [pc, #128]	@ (80013cc <MX_GPIO_Init+0x138>)
 800134a:	f001 fee3 	bl	8003114 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC15 PC0 PC1 */
  GPIO_InitStruct.Pin = GPIO_PIN_15|GPIO_PIN_0|GPIO_PIN_1;
 800134e:	f248 0303 	movw	r3, #32771	@ 0x8003
 8001352:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001354:	2300      	movs	r3, #0
 8001356:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001358:	2300      	movs	r3, #0
 800135a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800135c:	f107 0314 	add.w	r3, r7, #20
 8001360:	4619      	mov	r1, r3
 8001362:	481a      	ldr	r0, [pc, #104]	@ (80013cc <MX_GPIO_Init+0x138>)
 8001364:	f001 fed6 	bl	8003114 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB11 PB12 */
  GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 8001368:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800136c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800136e:	2300      	movs	r3, #0
 8001370:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001372:	2300      	movs	r3, #0
 8001374:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001376:	f107 0314 	add.w	r3, r7, #20
 800137a:	4619      	mov	r1, r3
 800137c:	4814      	ldr	r0, [pc, #80]	@ (80013d0 <MX_GPIO_Init+0x13c>)
 800137e:	f001 fec9 	bl	8003114 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB13 PB14 PB6 PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_6|GPIO_PIN_7;
 8001382:	f246 03c0 	movw	r3, #24768	@ 0x60c0
 8001386:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001388:	2301      	movs	r3, #1
 800138a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800138c:	2300      	movs	r3, #0
 800138e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001390:	2300      	movs	r3, #0
 8001392:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001394:	f107 0314 	add.w	r3, r7, #20
 8001398:	4619      	mov	r1, r3
 800139a:	480d      	ldr	r0, [pc, #52]	@ (80013d0 <MX_GPIO_Init+0x13c>)
 800139c:	f001 feba 	bl	8003114 <HAL_GPIO_Init>

  /*Configure GPIO pins : PA8 PA9 PA10 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_15;
 80013a0:	f44f 4307 	mov.w	r3, #34560	@ 0x8700
 80013a4:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80013a6:	2301      	movs	r3, #1
 80013a8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013aa:	2300      	movs	r3, #0
 80013ac:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ae:	2300      	movs	r3, #0
 80013b0:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b2:	f107 0314 	add.w	r3, r7, #20
 80013b6:	4619      	mov	r1, r3
 80013b8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013bc:	f001 feaa 	bl	8003114 <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */
  /* USER CODE END MX_GPIO_Init_2 */
}
 80013c0:	bf00      	nop
 80013c2:	3728      	adds	r7, #40	@ 0x28
 80013c4:	46bd      	mov	sp, r7
 80013c6:	bd80      	pop	{r7, pc}
 80013c8:	40021000 	.word	0x40021000
 80013cc:	48000800 	.word	0x48000800
 80013d0:	48000400 	.word	0x48000400

080013d4 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80013d4:	b580      	push	{r7, lr}
 80013d6:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80013d8:	b672      	cpsid	i
}
 80013da:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
  {
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 80013dc:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80013e0:	4804      	ldr	r0, [pc, #16]	@ (80013f4 <Error_Handler+0x20>)
 80013e2:	f002 f92b 	bl	800363c <HAL_GPIO_TogglePin>
	  HAL_Delay(1000);
 80013e6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80013ea:	f000 fec1 	bl	8002170 <HAL_Delay>
	  HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);
 80013ee:	bf00      	nop
 80013f0:	e7f4      	b.n	80013dc <Error_Handler+0x8>
 80013f2:	bf00      	nop
 80013f4:	48000400 	.word	0x48000400

080013f8 <nslp_init>:
static uint8_t tx_busy = 0;

static struct Packet rx_packet;
static uint8_t rx_payload[MAX_PAYLOAD_SIZE];

void nslp_init(UART_HandleTypeDef *huart, CRC_HandleTypeDef *hcrc) {
 80013f8:	b580      	push	{r7, lr}
 80013fa:	b082      	sub	sp, #8
 80013fc:	af00      	add	r7, sp, #0
 80013fe:	6078      	str	r0, [r7, #4]
 8001400:	6039      	str	r1, [r7, #0]
    nslp_uart = huart;
 8001402:	4a15      	ldr	r2, [pc, #84]	@ (8001458 <nslp_init+0x60>)
 8001404:	687b      	ldr	r3, [r7, #4]
 8001406:	6013      	str	r3, [r2, #0]
    nslp_crc = hcrc;
 8001408:	4a14      	ldr	r2, [pc, #80]	@ (800145c <nslp_init+0x64>)
 800140a:	683b      	ldr	r3, [r7, #0]
 800140c:	6013      	str	r3, [r2, #0]

    __HAL_UART_ENABLE_IT(nslp_uart, UART_IT_IDLE);
 800140e:	4b12      	ldr	r3, [pc, #72]	@ (8001458 <nslp_init+0x60>)
 8001410:	681b      	ldr	r3, [r3, #0]
 8001412:	681b      	ldr	r3, [r3, #0]
 8001414:	681a      	ldr	r2, [r3, #0]
 8001416:	4b10      	ldr	r3, [pc, #64]	@ (8001458 <nslp_init+0x60>)
 8001418:	681b      	ldr	r3, [r3, #0]
 800141a:	681b      	ldr	r3, [r3, #0]
 800141c:	f042 0210 	orr.w	r2, r2, #16
 8001420:	601a      	str	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(nslp_uart, rx_buffer, MAX_PACKET_SIZE);
 8001422:	4b0d      	ldr	r3, [pc, #52]	@ (8001458 <nslp_init+0x60>)
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	f44f 7283 	mov.w	r2, #262	@ 0x106
 800142a:	490d      	ldr	r1, [pc, #52]	@ (8001460 <nslp_init+0x68>)
 800142c:	4618      	mov	r0, r3
 800142e:	f006 fd9e 	bl	8007f6e <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(nslp_uart->hdmarx, DMA_IT_HT);
 8001432:	4b09      	ldr	r3, [pc, #36]	@ (8001458 <nslp_init+0x60>)
 8001434:	681b      	ldr	r3, [r3, #0]
 8001436:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800143a:	681b      	ldr	r3, [r3, #0]
 800143c:	681a      	ldr	r2, [r3, #0]
 800143e:	4b06      	ldr	r3, [pc, #24]	@ (8001458 <nslp_init+0x60>)
 8001440:	681b      	ldr	r3, [r3, #0]
 8001442:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001446:	681b      	ldr	r3, [r3, #0]
 8001448:	f022 0204 	bic.w	r2, r2, #4
 800144c:	601a      	str	r2, [r3, #0]
}
 800144e:	bf00      	nop
 8001450:	3708      	adds	r7, #8
 8001452:	46bd      	mov	sp, r7
 8001454:	bd80      	pop	{r7, pc}
 8001456:	bf00      	nop
 8001458:	20000850 	.word	0x20000850
 800145c:	20000854 	.word	0x20000854
 8001460:	20000858 	.word	0x20000858

08001464 <nslp_set_rx_callback>:

void nslp_set_rx_callback(void (*callback)(struct Packet *)) {
 8001464:	b480      	push	{r7}
 8001466:	b083      	sub	sp, #12
 8001468:	af00      	add	r7, sp, #0
 800146a:	6078      	str	r0, [r7, #4]
    rx_callback = callback;
 800146c:	4a04      	ldr	r2, [pc, #16]	@ (8001480 <nslp_set_rx_callback+0x1c>)
 800146e:	687b      	ldr	r3, [r7, #4]
 8001470:	6013      	str	r3, [r2, #0]
}
 8001472:	bf00      	nop
 8001474:	370c      	adds	r7, #12
 8001476:	46bd      	mov	sp, r7
 8001478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800147c:	4770      	bx	lr
 800147e:	bf00      	nop
 8001480:	20000a68 	.word	0x20000a68

08001484 <start_tx>:

static void start_tx(void) {
 8001484:	b580      	push	{r7, lr}
 8001486:	b084      	sub	sp, #16
 8001488:	af00      	add	r7, sp, #0
    if (tx_count == 0) return;
 800148a:	4b23      	ldr	r3, [pc, #140]	@ (8001518 <start_tx+0x94>)
 800148c:	781b      	ldrb	r3, [r3, #0]
 800148e:	2b00      	cmp	r3, #0
 8001490:	d03e      	beq.n	8001510 <start_tx+0x8c>

    struct Packet *p = tx_queue[tx_tail];
 8001492:	4b22      	ldr	r3, [pc, #136]	@ (800151c <start_tx+0x98>)
 8001494:	781b      	ldrb	r3, [r3, #0]
 8001496:	461a      	mov	r2, r3
 8001498:	4b21      	ldr	r3, [pc, #132]	@ (8001520 <start_tx+0x9c>)
 800149a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800149e:	60fb      	str	r3, [r7, #12]

    size_t packet_size = HEADER_SIZE + p->size;
 80014a0:	68fb      	ldr	r3, [r7, #12]
 80014a2:	785b      	ldrb	r3, [r3, #1]
 80014a4:	3302      	adds	r3, #2
 80014a6:	60bb      	str	r3, [r7, #8]
    size_t total_size = FRAME_START_SIZE + packet_size + CHECKSUM_SIZE;
 80014a8:	68bb      	ldr	r3, [r7, #8]
 80014aa:	3305      	adds	r3, #5
 80014ac:	607b      	str	r3, [r7, #4]

    tx_buffer[0] = FRAME_START;
 80014ae:	4b1d      	ldr	r3, [pc, #116]	@ (8001524 <start_tx+0xa0>)
 80014b0:	227e      	movs	r2, #126	@ 0x7e
 80014b2:	701a      	strb	r2, [r3, #0]
    tx_buffer[1] = p->type;
 80014b4:	68fb      	ldr	r3, [r7, #12]
 80014b6:	781a      	ldrb	r2, [r3, #0]
 80014b8:	4b1a      	ldr	r3, [pc, #104]	@ (8001524 <start_tx+0xa0>)
 80014ba:	705a      	strb	r2, [r3, #1]
    tx_buffer[2] = p->size;
 80014bc:	68fb      	ldr	r3, [r7, #12]
 80014be:	785a      	ldrb	r2, [r3, #1]
 80014c0:	4b18      	ldr	r3, [pc, #96]	@ (8001524 <start_tx+0xa0>)
 80014c2:	709a      	strb	r2, [r3, #2]

    memcpy(&tx_buffer[3], p->payload, p->size);
 80014c4:	68fb      	ldr	r3, [r7, #12]
 80014c6:	6859      	ldr	r1, [r3, #4]
 80014c8:	68fb      	ldr	r3, [r7, #12]
 80014ca:	785b      	ldrb	r3, [r3, #1]
 80014cc:	461a      	mov	r2, r3
 80014ce:	4816      	ldr	r0, [pc, #88]	@ (8001528 <start_tx+0xa4>)
 80014d0:	f006 fe1c 	bl	800810c <memcpy>

    uint32_t crc = HAL_CRC_Calculate(nslp_crc, (uint32_t *)&tx_buffer[1], HEADER_SIZE + p->size);
 80014d4:	4b15      	ldr	r3, [pc, #84]	@ (800152c <start_tx+0xa8>)
 80014d6:	6818      	ldr	r0, [r3, #0]
 80014d8:	68fb      	ldr	r3, [r7, #12]
 80014da:	785b      	ldrb	r3, [r3, #1]
 80014dc:	3302      	adds	r3, #2
 80014de:	461a      	mov	r2, r3
 80014e0:	4913      	ldr	r1, [pc, #76]	@ (8001530 <start_tx+0xac>)
 80014e2:	f001 f80d 	bl	8002500 <HAL_CRC_Calculate>
 80014e6:	4603      	mov	r3, r0
 80014e8:	603b      	str	r3, [r7, #0]
    memcpy(&tx_buffer[3 + p->size], &crc, 4);
 80014ea:	68fb      	ldr	r3, [r7, #12]
 80014ec:	785b      	ldrb	r3, [r3, #1]
 80014ee:	3303      	adds	r3, #3
 80014f0:	4a0c      	ldr	r2, [pc, #48]	@ (8001524 <start_tx+0xa0>)
 80014f2:	4413      	add	r3, r2
 80014f4:	683a      	ldr	r2, [r7, #0]
 80014f6:	601a      	str	r2, [r3, #0]

    tx_busy = 1;
 80014f8:	4b0e      	ldr	r3, [pc, #56]	@ (8001534 <start_tx+0xb0>)
 80014fa:	2201      	movs	r2, #1
 80014fc:	701a      	strb	r2, [r3, #0]
    HAL_UART_Transmit_DMA(nslp_uart, tx_buffer, total_size);
 80014fe:	4b0e      	ldr	r3, [pc, #56]	@ (8001538 <start_tx+0xb4>)
 8001500:	681b      	ldr	r3, [r3, #0]
 8001502:	687a      	ldr	r2, [r7, #4]
 8001504:	b292      	uxth	r2, r2
 8001506:	4907      	ldr	r1, [pc, #28]	@ (8001524 <start_tx+0xa0>)
 8001508:	4618      	mov	r0, r3
 800150a:	f005 f91d 	bl	8006748 <HAL_UART_Transmit_DMA>
 800150e:	e000      	b.n	8001512 <start_tx+0x8e>
    if (tx_count == 0) return;
 8001510:	bf00      	nop
}
 8001512:	3710      	adds	r7, #16
 8001514:	46bd      	mov	sp, r7
 8001516:	bd80      	pop	{r7, pc}
 8001518:	20000a7e 	.word	0x20000a7e
 800151c:	20000a7d 	.word	0x20000a7d
 8001520:	20000a6c 	.word	0x20000a6c
 8001524:	20000960 	.word	0x20000960
 8001528:	20000963 	.word	0x20000963
 800152c:	20000854 	.word	0x20000854
 8001530:	20000961 	.word	0x20000961
 8001534:	20000a7f 	.word	0x20000a7f
 8001538:	20000850 	.word	0x20000850

0800153c <nslp_send_packet>:

void nslp_send_packet(struct Packet *packet) {
 800153c:	b580      	push	{r7, lr}
 800153e:	b082      	sub	sp, #8
 8001540:	af00      	add	r7, sp, #0
 8001542:	6078      	str	r0, [r7, #4]
    if (!packet || packet->size > MAX_PAYLOAD_SIZE || tx_count >= TX_QUEUE_LENGTH) return;
 8001544:	687b      	ldr	r3, [r7, #4]
 8001546:	2b00      	cmp	r3, #0
 8001548:	d024      	beq.n	8001594 <nslp_send_packet+0x58>
 800154a:	4b14      	ldr	r3, [pc, #80]	@ (800159c <nslp_send_packet+0x60>)
 800154c:	781b      	ldrb	r3, [r3, #0]
 800154e:	2b03      	cmp	r3, #3
 8001550:	d820      	bhi.n	8001594 <nslp_send_packet+0x58>

    tx_queue[tx_head] = packet;
 8001552:	4b13      	ldr	r3, [pc, #76]	@ (80015a0 <nslp_send_packet+0x64>)
 8001554:	781b      	ldrb	r3, [r3, #0]
 8001556:	4619      	mov	r1, r3
 8001558:	4a12      	ldr	r2, [pc, #72]	@ (80015a4 <nslp_send_packet+0x68>)
 800155a:	687b      	ldr	r3, [r7, #4]
 800155c:	f842 3021 	str.w	r3, [r2, r1, lsl #2]
    tx_head = (tx_head + 1) % TX_QUEUE_LENGTH;
 8001560:	4b0f      	ldr	r3, [pc, #60]	@ (80015a0 <nslp_send_packet+0x64>)
 8001562:	781b      	ldrb	r3, [r3, #0]
 8001564:	3301      	adds	r3, #1
 8001566:	425a      	negs	r2, r3
 8001568:	f003 0303 	and.w	r3, r3, #3
 800156c:	f002 0203 	and.w	r2, r2, #3
 8001570:	bf58      	it	pl
 8001572:	4253      	negpl	r3, r2
 8001574:	b2da      	uxtb	r2, r3
 8001576:	4b0a      	ldr	r3, [pc, #40]	@ (80015a0 <nslp_send_packet+0x64>)
 8001578:	701a      	strb	r2, [r3, #0]
    tx_count++;
 800157a:	4b08      	ldr	r3, [pc, #32]	@ (800159c <nslp_send_packet+0x60>)
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	3301      	adds	r3, #1
 8001580:	b2da      	uxtb	r2, r3
 8001582:	4b06      	ldr	r3, [pc, #24]	@ (800159c <nslp_send_packet+0x60>)
 8001584:	701a      	strb	r2, [r3, #0]

    if (!tx_busy) {
 8001586:	4b08      	ldr	r3, [pc, #32]	@ (80015a8 <nslp_send_packet+0x6c>)
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d103      	bne.n	8001596 <nslp_send_packet+0x5a>
        start_tx();
 800158e:	f7ff ff79 	bl	8001484 <start_tx>
 8001592:	e000      	b.n	8001596 <nslp_send_packet+0x5a>
    if (!packet || packet->size > MAX_PAYLOAD_SIZE || tx_count >= TX_QUEUE_LENGTH) return;
 8001594:	bf00      	nop
    }
}
 8001596:	3708      	adds	r7, #8
 8001598:	46bd      	mov	sp, r7
 800159a:	bd80      	pop	{r7, pc}
 800159c:	20000a7e 	.word	0x20000a7e
 80015a0:	20000a7c 	.word	0x20000a7c
 80015a4:	20000a6c 	.word	0x20000a6c
 80015a8:	20000a7f 	.word	0x20000a7f

080015ac <HAL_UART_TxCpltCallback>:

void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart) {
 80015ac:	b580      	push	{r7, lr}
 80015ae:	b082      	sub	sp, #8
 80015b0:	af00      	add	r7, sp, #0
 80015b2:	6078      	str	r0, [r7, #4]
    if (huart != nslp_uart) return;
 80015b4:	4b10      	ldr	r3, [pc, #64]	@ (80015f8 <HAL_UART_TxCpltCallback+0x4c>)
 80015b6:	681b      	ldr	r3, [r3, #0]
 80015b8:	687a      	ldr	r2, [r7, #4]
 80015ba:	429a      	cmp	r2, r3
 80015bc:	d118      	bne.n	80015f0 <HAL_UART_TxCpltCallback+0x44>

    tx_tail = (tx_tail + 1) % TX_QUEUE_LENGTH;
 80015be:	4b0f      	ldr	r3, [pc, #60]	@ (80015fc <HAL_UART_TxCpltCallback+0x50>)
 80015c0:	781b      	ldrb	r3, [r3, #0]
 80015c2:	3301      	adds	r3, #1
 80015c4:	425a      	negs	r2, r3
 80015c6:	f003 0303 	and.w	r3, r3, #3
 80015ca:	f002 0203 	and.w	r2, r2, #3
 80015ce:	bf58      	it	pl
 80015d0:	4253      	negpl	r3, r2
 80015d2:	b2da      	uxtb	r2, r3
 80015d4:	4b09      	ldr	r3, [pc, #36]	@ (80015fc <HAL_UART_TxCpltCallback+0x50>)
 80015d6:	701a      	strb	r2, [r3, #0]
    tx_count--;
 80015d8:	4b09      	ldr	r3, [pc, #36]	@ (8001600 <HAL_UART_TxCpltCallback+0x54>)
 80015da:	781b      	ldrb	r3, [r3, #0]
 80015dc:	3b01      	subs	r3, #1
 80015de:	b2da      	uxtb	r2, r3
 80015e0:	4b07      	ldr	r3, [pc, #28]	@ (8001600 <HAL_UART_TxCpltCallback+0x54>)
 80015e2:	701a      	strb	r2, [r3, #0]
    tx_busy = 0;
 80015e4:	4b07      	ldr	r3, [pc, #28]	@ (8001604 <HAL_UART_TxCpltCallback+0x58>)
 80015e6:	2200      	movs	r2, #0
 80015e8:	701a      	strb	r2, [r3, #0]
    start_tx();
 80015ea:	f7ff ff4b 	bl	8001484 <start_tx>
 80015ee:	e000      	b.n	80015f2 <HAL_UART_TxCpltCallback+0x46>
    if (huart != nslp_uart) return;
 80015f0:	bf00      	nop
}
 80015f2:	3708      	adds	r7, #8
 80015f4:	46bd      	mov	sp, r7
 80015f6:	bd80      	pop	{r7, pc}
 80015f8:	20000850 	.word	0x20000850
 80015fc:	20000a7d 	.word	0x20000a7d
 8001600:	20000a7e 	.word	0x20000a7e
 8001604:	20000a7f 	.word	0x20000a7f

08001608 <HAL_UARTEx_RxEventCallback>:

void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t size) {
 8001608:	b580      	push	{r7, lr}
 800160a:	b086      	sub	sp, #24
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
 8001610:	460b      	mov	r3, r1
 8001612:	807b      	strh	r3, [r7, #2]
    if (huart != nslp_uart) {
 8001614:	4b57      	ldr	r3, [pc, #348]	@ (8001774 <HAL_UARTEx_RxEventCallback+0x16c>)
 8001616:	681b      	ldr	r3, [r3, #0]
 8001618:	687a      	ldr	r2, [r7, #4]
 800161a:	429a      	cmp	r2, r3
 800161c:	d019      	beq.n	8001652 <HAL_UARTEx_RxEventCallback+0x4a>
    	nspl_rx_active = 0;
 800161e:	4b56      	ldr	r3, [pc, #344]	@ (8001778 <HAL_UARTEx_RxEventCallback+0x170>)
 8001620:	2200      	movs	r2, #0
 8001622:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(nslp_uart, rx_buffer, MAX_PACKET_SIZE);
 8001624:	4b53      	ldr	r3, [pc, #332]	@ (8001774 <HAL_UARTEx_RxEventCallback+0x16c>)
 8001626:	681b      	ldr	r3, [r3, #0]
 8001628:	f44f 7283 	mov.w	r2, #262	@ 0x106
 800162c:	4953      	ldr	r1, [pc, #332]	@ (800177c <HAL_UARTEx_RxEventCallback+0x174>)
 800162e:	4618      	mov	r0, r3
 8001630:	f006 fc9d 	bl	8007f6e <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(nslp_uart->hdmarx, DMA_IT_HT);
 8001634:	4b4f      	ldr	r3, [pc, #316]	@ (8001774 <HAL_UARTEx_RxEventCallback+0x16c>)
 8001636:	681b      	ldr	r3, [r3, #0]
 8001638:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800163c:	681b      	ldr	r3, [r3, #0]
 800163e:	681a      	ldr	r2, [r3, #0]
 8001640:	4b4c      	ldr	r3, [pc, #304]	@ (8001774 <HAL_UARTEx_RxEventCallback+0x16c>)
 8001642:	681b      	ldr	r3, [r3, #0]
 8001644:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001648:	681b      	ldr	r3, [r3, #0]
 800164a:	f022 0204 	bic.w	r2, r2, #4
 800164e:	601a      	str	r2, [r3, #0]
		return;
 8001650:	e08d      	b.n	800176e <HAL_UARTEx_RxEventCallback+0x166>
    }

    nspl_rx_active = 1;
 8001652:	4b49      	ldr	r3, [pc, #292]	@ (8001778 <HAL_UARTEx_RxEventCallback+0x170>)
 8001654:	2201      	movs	r2, #1
 8001656:	701a      	strb	r2, [r3, #0]

    if (rx_buffer[0] != FRAME_START) {
 8001658:	4b48      	ldr	r3, [pc, #288]	@ (800177c <HAL_UARTEx_RxEventCallback+0x174>)
 800165a:	781b      	ldrb	r3, [r3, #0]
 800165c:	2b7e      	cmp	r3, #126	@ 0x7e
 800165e:	d019      	beq.n	8001694 <HAL_UARTEx_RxEventCallback+0x8c>
    	nspl_rx_active = 0;
 8001660:	4b45      	ldr	r3, [pc, #276]	@ (8001778 <HAL_UARTEx_RxEventCallback+0x170>)
 8001662:	2200      	movs	r2, #0
 8001664:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(nslp_uart, rx_buffer, MAX_PACKET_SIZE);
 8001666:	4b43      	ldr	r3, [pc, #268]	@ (8001774 <HAL_UARTEx_RxEventCallback+0x16c>)
 8001668:	681b      	ldr	r3, [r3, #0]
 800166a:	f44f 7283 	mov.w	r2, #262	@ 0x106
 800166e:	4943      	ldr	r1, [pc, #268]	@ (800177c <HAL_UARTEx_RxEventCallback+0x174>)
 8001670:	4618      	mov	r0, r3
 8001672:	f006 fc7c 	bl	8007f6e <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(nslp_uart->hdmarx, DMA_IT_HT);
 8001676:	4b3f      	ldr	r3, [pc, #252]	@ (8001774 <HAL_UARTEx_RxEventCallback+0x16c>)
 8001678:	681b      	ldr	r3, [r3, #0]
 800167a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800167e:	681b      	ldr	r3, [r3, #0]
 8001680:	681a      	ldr	r2, [r3, #0]
 8001682:	4b3c      	ldr	r3, [pc, #240]	@ (8001774 <HAL_UARTEx_RxEventCallback+0x16c>)
 8001684:	681b      	ldr	r3, [r3, #0]
 8001686:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800168a:	681b      	ldr	r3, [r3, #0]
 800168c:	f022 0204 	bic.w	r2, r2, #4
 8001690:	601a      	str	r2, [r3, #0]
		return;
 8001692:	e06c      	b.n	800176e <HAL_UARTEx_RxEventCallback+0x166>
    }

    uint8_t type = rx_buffer[FRAME_START_SIZE];
 8001694:	4b39      	ldr	r3, [pc, #228]	@ (800177c <HAL_UARTEx_RxEventCallback+0x174>)
 8001696:	785b      	ldrb	r3, [r3, #1]
 8001698:	75fb      	strb	r3, [r7, #23]
    uint8_t payload_size = rx_buffer[HEADER_SIZE];
 800169a:	4b38      	ldr	r3, [pc, #224]	@ (800177c <HAL_UARTEx_RxEventCallback+0x174>)
 800169c:	789b      	ldrb	r3, [r3, #2]
 800169e:	75bb      	strb	r3, [r7, #22]

    uint32_t received_crc;
    memcpy(&received_crc, &rx_buffer[FRAME_START_SIZE + HEADER_SIZE + payload_size], 4);
 80016a0:	7dbb      	ldrb	r3, [r7, #22]
 80016a2:	3303      	adds	r3, #3
 80016a4:	4a35      	ldr	r2, [pc, #212]	@ (800177c <HAL_UARTEx_RxEventCallback+0x174>)
 80016a6:	4413      	add	r3, r2
 80016a8:	681b      	ldr	r3, [r3, #0]
 80016aa:	60fb      	str	r3, [r7, #12]

    __HAL_CRC_DR_RESET(nslp_crc);
 80016ac:	4b34      	ldr	r3, [pc, #208]	@ (8001780 <HAL_UARTEx_RxEventCallback+0x178>)
 80016ae:	681b      	ldr	r3, [r3, #0]
 80016b0:	681b      	ldr	r3, [r3, #0]
 80016b2:	689a      	ldr	r2, [r3, #8]
 80016b4:	4b32      	ldr	r3, [pc, #200]	@ (8001780 <HAL_UARTEx_RxEventCallback+0x178>)
 80016b6:	681b      	ldr	r3, [r3, #0]
 80016b8:	681b      	ldr	r3, [r3, #0]
 80016ba:	f042 0201 	orr.w	r2, r2, #1
 80016be:	609a      	str	r2, [r3, #8]
    uint32_t computed_crc = HAL_CRC_Calculate(nslp_crc, (uint32_t *)&rx_buffer[1], HEADER_SIZE + payload_size);
 80016c0:	4b2f      	ldr	r3, [pc, #188]	@ (8001780 <HAL_UARTEx_RxEventCallback+0x178>)
 80016c2:	6818      	ldr	r0, [r3, #0]
 80016c4:	7dbb      	ldrb	r3, [r7, #22]
 80016c6:	3302      	adds	r3, #2
 80016c8:	461a      	mov	r2, r3
 80016ca:	492e      	ldr	r1, [pc, #184]	@ (8001784 <HAL_UARTEx_RxEventCallback+0x17c>)
 80016cc:	f000 ff18 	bl	8002500 <HAL_CRC_Calculate>
 80016d0:	6138      	str	r0, [r7, #16]

    if (received_crc != computed_crc) {
 80016d2:	68fb      	ldr	r3, [r7, #12]
 80016d4:	693a      	ldr	r2, [r7, #16]
 80016d6:	429a      	cmp	r2, r3
 80016d8:	d019      	beq.n	800170e <HAL_UARTEx_RxEventCallback+0x106>
    	nspl_rx_active = 0;
 80016da:	4b27      	ldr	r3, [pc, #156]	@ (8001778 <HAL_UARTEx_RxEventCallback+0x170>)
 80016dc:	2200      	movs	r2, #0
 80016de:	701a      	strb	r2, [r3, #0]
		HAL_UARTEx_ReceiveToIdle_DMA(nslp_uart, rx_buffer, MAX_PACKET_SIZE);
 80016e0:	4b24      	ldr	r3, [pc, #144]	@ (8001774 <HAL_UARTEx_RxEventCallback+0x16c>)
 80016e2:	681b      	ldr	r3, [r3, #0]
 80016e4:	f44f 7283 	mov.w	r2, #262	@ 0x106
 80016e8:	4924      	ldr	r1, [pc, #144]	@ (800177c <HAL_UARTEx_RxEventCallback+0x174>)
 80016ea:	4618      	mov	r0, r3
 80016ec:	f006 fc3f 	bl	8007f6e <HAL_UARTEx_ReceiveToIdle_DMA>
		__HAL_DMA_DISABLE_IT(nslp_uart->hdmarx, DMA_IT_HT);
 80016f0:	4b20      	ldr	r3, [pc, #128]	@ (8001774 <HAL_UARTEx_RxEventCallback+0x16c>)
 80016f2:	681b      	ldr	r3, [r3, #0]
 80016f4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80016f8:	681b      	ldr	r3, [r3, #0]
 80016fa:	681a      	ldr	r2, [r3, #0]
 80016fc:	4b1d      	ldr	r3, [pc, #116]	@ (8001774 <HAL_UARTEx_RxEventCallback+0x16c>)
 80016fe:	681b      	ldr	r3, [r3, #0]
 8001700:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001704:	681b      	ldr	r3, [r3, #0]
 8001706:	f022 0204 	bic.w	r2, r2, #4
 800170a:	601a      	str	r2, [r3, #0]
		return;
 800170c:	e02f      	b.n	800176e <HAL_UARTEx_RxEventCallback+0x166>
    }

    memcpy(rx_payload, &rx_buffer[FRAME_START_SIZE + HEADER_SIZE], payload_size);
 800170e:	7dbb      	ldrb	r3, [r7, #22]
 8001710:	461a      	mov	r2, r3
 8001712:	491d      	ldr	r1, [pc, #116]	@ (8001788 <HAL_UARTEx_RxEventCallback+0x180>)
 8001714:	481d      	ldr	r0, [pc, #116]	@ (800178c <HAL_UARTEx_RxEventCallback+0x184>)
 8001716:	f006 fcf9 	bl	800810c <memcpy>

    rx_packet.type = type;
 800171a:	4a1d      	ldr	r2, [pc, #116]	@ (8001790 <HAL_UARTEx_RxEventCallback+0x188>)
 800171c:	7dfb      	ldrb	r3, [r7, #23]
 800171e:	7013      	strb	r3, [r2, #0]
    rx_packet.size = payload_size;
 8001720:	4a1b      	ldr	r2, [pc, #108]	@ (8001790 <HAL_UARTEx_RxEventCallback+0x188>)
 8001722:	7dbb      	ldrb	r3, [r7, #22]
 8001724:	7053      	strb	r3, [r2, #1]
    rx_packet.payload = rx_payload;
 8001726:	4b1a      	ldr	r3, [pc, #104]	@ (8001790 <HAL_UARTEx_RxEventCallback+0x188>)
 8001728:	4a18      	ldr	r2, [pc, #96]	@ (800178c <HAL_UARTEx_RxEventCallback+0x184>)
 800172a:	605a      	str	r2, [r3, #4]

    if (rx_callback) {
 800172c:	4b19      	ldr	r3, [pc, #100]	@ (8001794 <HAL_UARTEx_RxEventCallback+0x18c>)
 800172e:	681b      	ldr	r3, [r3, #0]
 8001730:	2b00      	cmp	r3, #0
 8001732:	d003      	beq.n	800173c <HAL_UARTEx_RxEventCallback+0x134>
        rx_callback(&rx_packet);
 8001734:	4b17      	ldr	r3, [pc, #92]	@ (8001794 <HAL_UARTEx_RxEventCallback+0x18c>)
 8001736:	681b      	ldr	r3, [r3, #0]
 8001738:	4815      	ldr	r0, [pc, #84]	@ (8001790 <HAL_UARTEx_RxEventCallback+0x188>)
 800173a:	4798      	blx	r3
    }


    nspl_rx_active = 0;
 800173c:	4b0e      	ldr	r3, [pc, #56]	@ (8001778 <HAL_UARTEx_RxEventCallback+0x170>)
 800173e:	2200      	movs	r2, #0
 8001740:	701a      	strb	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(nslp_uart, rx_buffer, MAX_PACKET_SIZE);
 8001742:	4b0c      	ldr	r3, [pc, #48]	@ (8001774 <HAL_UARTEx_RxEventCallback+0x16c>)
 8001744:	681b      	ldr	r3, [r3, #0]
 8001746:	f44f 7283 	mov.w	r2, #262	@ 0x106
 800174a:	490c      	ldr	r1, [pc, #48]	@ (800177c <HAL_UARTEx_RxEventCallback+0x174>)
 800174c:	4618      	mov	r0, r3
 800174e:	f006 fc0e 	bl	8007f6e <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(nslp_uart->hdmarx, DMA_IT_HT);
 8001752:	4b08      	ldr	r3, [pc, #32]	@ (8001774 <HAL_UARTEx_RxEventCallback+0x16c>)
 8001754:	681b      	ldr	r3, [r3, #0]
 8001756:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800175a:	681b      	ldr	r3, [r3, #0]
 800175c:	681a      	ldr	r2, [r3, #0]
 800175e:	4b05      	ldr	r3, [pc, #20]	@ (8001774 <HAL_UARTEx_RxEventCallback+0x16c>)
 8001760:	681b      	ldr	r3, [r3, #0]
 8001762:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8001766:	681b      	ldr	r3, [r3, #0]
 8001768:	f022 0204 	bic.w	r2, r2, #4
 800176c:	601a      	str	r2, [r3, #0]
}
 800176e:	3718      	adds	r7, #24
 8001770:	46bd      	mov	sp, r7
 8001772:	bd80      	pop	{r7, pc}
 8001774:	20000850 	.word	0x20000850
 8001778:	2000084e 	.word	0x2000084e
 800177c:	20000858 	.word	0x20000858
 8001780:	20000854 	.word	0x20000854
 8001784:	20000859 	.word	0x20000859
 8001788:	2000085b 	.word	0x2000085b
 800178c:	20000a88 	.word	0x20000a88
 8001790:	20000a80 	.word	0x20000a80
 8001794:	20000a68 	.word	0x20000a68

08001798 <HAL_UART_ErrorCallback>:

void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart) {
 8001798:	b580      	push	{r7, lr}
 800179a:	b082      	sub	sp, #8
 800179c:	af00      	add	r7, sp, #0
 800179e:	6078      	str	r0, [r7, #4]
    if (huart != nslp_uart) return;
 80017a0:	4b13      	ldr	r3, [pc, #76]	@ (80017f0 <HAL_UART_ErrorCallback+0x58>)
 80017a2:	681b      	ldr	r3, [r3, #0]
 80017a4:	687a      	ldr	r2, [r7, #4]
 80017a6:	429a      	cmp	r2, r3
 80017a8:	d11e      	bne.n	80017e8 <HAL_UART_ErrorCallback+0x50>

    HAL_GPIO_TogglePin(GPIOB, GPIO_PIN_14);  // Error indicator
 80017aa:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 80017ae:	4811      	ldr	r0, [pc, #68]	@ (80017f4 <HAL_UART_ErrorCallback+0x5c>)
 80017b0:	f001 ff44 	bl	800363c <HAL_GPIO_TogglePin>
    nspl_rx_active = 0; // clear RX flag on error too
 80017b4:	4b10      	ldr	r3, [pc, #64]	@ (80017f8 <HAL_UART_ErrorCallback+0x60>)
 80017b6:	2200      	movs	r2, #0
 80017b8:	701a      	strb	r2, [r3, #0]
    HAL_UARTEx_ReceiveToIdle_DMA(nslp_uart, rx_buffer, MAX_PACKET_SIZE);
 80017ba:	4b0d      	ldr	r3, [pc, #52]	@ (80017f0 <HAL_UART_ErrorCallback+0x58>)
 80017bc:	681b      	ldr	r3, [r3, #0]
 80017be:	f44f 7283 	mov.w	r2, #262	@ 0x106
 80017c2:	490e      	ldr	r1, [pc, #56]	@ (80017fc <HAL_UART_ErrorCallback+0x64>)
 80017c4:	4618      	mov	r0, r3
 80017c6:	f006 fbd2 	bl	8007f6e <HAL_UARTEx_ReceiveToIdle_DMA>
    __HAL_DMA_DISABLE_IT(nslp_uart->hdmarx, DMA_IT_HT);
 80017ca:	4b09      	ldr	r3, [pc, #36]	@ (80017f0 <HAL_UART_ErrorCallback+0x58>)
 80017cc:	681b      	ldr	r3, [r3, #0]
 80017ce:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80017d2:	681b      	ldr	r3, [r3, #0]
 80017d4:	681a      	ldr	r2, [r3, #0]
 80017d6:	4b06      	ldr	r3, [pc, #24]	@ (80017f0 <HAL_UART_ErrorCallback+0x58>)
 80017d8:	681b      	ldr	r3, [r3, #0]
 80017da:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80017de:	681b      	ldr	r3, [r3, #0]
 80017e0:	f022 0204 	bic.w	r2, r2, #4
 80017e4:	601a      	str	r2, [r3, #0]
 80017e6:	e000      	b.n	80017ea <HAL_UART_ErrorCallback+0x52>
    if (huart != nslp_uart) return;
 80017e8:	bf00      	nop
}
 80017ea:	3708      	adds	r7, #8
 80017ec:	46bd      	mov	sp, r7
 80017ee:	bd80      	pop	{r7, pc}
 80017f0:	20000850 	.word	0x20000850
 80017f4:	48000400 	.word	0x48000400
 80017f8:	2000084e 	.word	0x2000084e
 80017fc:	20000858 	.word	0x20000858

08001800 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001800:	b580      	push	{r7, lr}
 8001802:	b082      	sub	sp, #8
 8001804:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001806:	4b0f      	ldr	r3, [pc, #60]	@ (8001844 <HAL_MspInit+0x44>)
 8001808:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800180a:	4a0e      	ldr	r2, [pc, #56]	@ (8001844 <HAL_MspInit+0x44>)
 800180c:	f043 0301 	orr.w	r3, r3, #1
 8001810:	6613      	str	r3, [r2, #96]	@ 0x60
 8001812:	4b0c      	ldr	r3, [pc, #48]	@ (8001844 <HAL_MspInit+0x44>)
 8001814:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001816:	f003 0301 	and.w	r3, r3, #1
 800181a:	607b      	str	r3, [r7, #4]
 800181c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800181e:	4b09      	ldr	r3, [pc, #36]	@ (8001844 <HAL_MspInit+0x44>)
 8001820:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001822:	4a08      	ldr	r2, [pc, #32]	@ (8001844 <HAL_MspInit+0x44>)
 8001824:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001828:	6593      	str	r3, [r2, #88]	@ 0x58
 800182a:	4b06      	ldr	r3, [pc, #24]	@ (8001844 <HAL_MspInit+0x44>)
 800182c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800182e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001832:	603b      	str	r3, [r7, #0]
 8001834:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001836:	f004 f809 	bl	800584c <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 800183a:	bf00      	nop
 800183c:	3708      	adds	r7, #8
 800183e:	46bd      	mov	sp, r7
 8001840:	bd80      	pop	{r7, pc}
 8001842:	bf00      	nop
 8001844:	40021000 	.word	0x40021000

08001848 <HAL_CRC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hcrc: CRC handle pointer
  * @retval None
  */
void HAL_CRC_MspInit(CRC_HandleTypeDef* hcrc)
{
 8001848:	b480      	push	{r7}
 800184a:	b085      	sub	sp, #20
 800184c:	af00      	add	r7, sp, #0
 800184e:	6078      	str	r0, [r7, #4]
  if(hcrc->Instance==CRC)
 8001850:	687b      	ldr	r3, [r7, #4]
 8001852:	681b      	ldr	r3, [r3, #0]
 8001854:	4a0a      	ldr	r2, [pc, #40]	@ (8001880 <HAL_CRC_MspInit+0x38>)
 8001856:	4293      	cmp	r3, r2
 8001858:	d10b      	bne.n	8001872 <HAL_CRC_MspInit+0x2a>
  {
    /* USER CODE BEGIN CRC_MspInit 0 */

    /* USER CODE END CRC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_CRC_CLK_ENABLE();
 800185a:	4b0a      	ldr	r3, [pc, #40]	@ (8001884 <HAL_CRC_MspInit+0x3c>)
 800185c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800185e:	4a09      	ldr	r2, [pc, #36]	@ (8001884 <HAL_CRC_MspInit+0x3c>)
 8001860:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8001864:	6493      	str	r3, [r2, #72]	@ 0x48
 8001866:	4b07      	ldr	r3, [pc, #28]	@ (8001884 <HAL_CRC_MspInit+0x3c>)
 8001868:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800186a:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 800186e:	60fb      	str	r3, [r7, #12]
 8001870:	68fb      	ldr	r3, [r7, #12]

    /* USER CODE END CRC_MspInit 1 */

  }

}
 8001872:	bf00      	nop
 8001874:	3714      	adds	r7, #20
 8001876:	46bd      	mov	sp, r7
 8001878:	f85d 7b04 	ldr.w	r7, [sp], #4
 800187c:	4770      	bx	lr
 800187e:	bf00      	nop
 8001880:	40023000 	.word	0x40023000
 8001884:	40021000 	.word	0x40021000

08001888 <HAL_I2C_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8001888:	b580      	push	{r7, lr}
 800188a:	b09a      	sub	sp, #104	@ 0x68
 800188c:	af00      	add	r7, sp, #0
 800188e:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001890:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001894:	2200      	movs	r2, #0
 8001896:	601a      	str	r2, [r3, #0]
 8001898:	605a      	str	r2, [r3, #4]
 800189a:	609a      	str	r2, [r3, #8]
 800189c:	60da      	str	r2, [r3, #12]
 800189e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 80018a0:	f107 0310 	add.w	r3, r7, #16
 80018a4:	2244      	movs	r2, #68	@ 0x44
 80018a6:	2100      	movs	r1, #0
 80018a8:	4618      	mov	r0, r3
 80018aa:	f006 fc03 	bl	80080b4 <memset>
  if(hi2c->Instance==I2C3)
 80018ae:	687b      	ldr	r3, [r7, #4]
 80018b0:	681b      	ldr	r3, [r3, #0]
 80018b2:	4a52      	ldr	r2, [pc, #328]	@ (80019fc <HAL_I2C_MspInit+0x174>)
 80018b4:	4293      	cmp	r3, r2
 80018b6:	f040 809c 	bne.w	80019f2 <HAL_I2C_MspInit+0x16a>

    /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 80018ba:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80018be:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 80018c0:	2300      	movs	r3, #0
 80018c2:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 80018c4:	f107 0310 	add.w	r3, r7, #16
 80018c8:	4618      	mov	r0, r3
 80018ca:	f004 fcfd 	bl	80062c8 <HAL_RCCEx_PeriphCLKConfig>
 80018ce:	4603      	mov	r3, r0
 80018d0:	2b00      	cmp	r3, #0
 80018d2:	d001      	beq.n	80018d8 <HAL_I2C_MspInit+0x50>
    {
      Error_Handler();
 80018d4:	f7ff fd7e 	bl	80013d4 <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80018d8:	4b49      	ldr	r3, [pc, #292]	@ (8001a00 <HAL_I2C_MspInit+0x178>)
 80018da:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018dc:	4a48      	ldr	r2, [pc, #288]	@ (8001a00 <HAL_I2C_MspInit+0x178>)
 80018de:	f043 0304 	orr.w	r3, r3, #4
 80018e2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80018e4:	4b46      	ldr	r3, [pc, #280]	@ (8001a00 <HAL_I2C_MspInit+0x178>)
 80018e6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80018e8:	f003 0304 	and.w	r3, r3, #4
 80018ec:	60fb      	str	r3, [r7, #12]
 80018ee:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC8     ------> I2C3_SCL
    PC9     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80018f0:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80018f4:	657b      	str	r3, [r7, #84]	@ 0x54
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80018f6:	2312      	movs	r3, #18
 80018f8:	65bb      	str	r3, [r7, #88]	@ 0x58
    GPIO_InitStruct.Pull = GPIO_PULLUP;
 80018fa:	2301      	movs	r3, #1
 80018fc:	65fb      	str	r3, [r7, #92]	@ 0x5c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_HIGH;
 80018fe:	2302      	movs	r3, #2
 8001900:	663b      	str	r3, [r7, #96]	@ 0x60
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 8001902:	2308      	movs	r3, #8
 8001904:	667b      	str	r3, [r7, #100]	@ 0x64
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001906:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 800190a:	4619      	mov	r1, r3
 800190c:	483d      	ldr	r0, [pc, #244]	@ (8001a04 <HAL_I2C_MspInit+0x17c>)
 800190e:	f001 fc01 	bl	8003114 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 8001912:	4b3b      	ldr	r3, [pc, #236]	@ (8001a00 <HAL_I2C_MspInit+0x178>)
 8001914:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001916:	4a3a      	ldr	r2, [pc, #232]	@ (8001a00 <HAL_I2C_MspInit+0x178>)
 8001918:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800191c:	6593      	str	r3, [r2, #88]	@ 0x58
 800191e:	4b38      	ldr	r3, [pc, #224]	@ (8001a00 <HAL_I2C_MspInit+0x178>)
 8001920:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001922:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8001926:	60bb      	str	r3, [r7, #8]
 8001928:	68bb      	ldr	r3, [r7, #8]

    /* I2C3 DMA Init */
    /* I2C3_TX Init */
    hdma_i2c3_tx.Instance = DMA1_Channel1;
 800192a:	4b37      	ldr	r3, [pc, #220]	@ (8001a08 <HAL_I2C_MspInit+0x180>)
 800192c:	4a37      	ldr	r2, [pc, #220]	@ (8001a0c <HAL_I2C_MspInit+0x184>)
 800192e:	601a      	str	r2, [r3, #0]
    hdma_i2c3_tx.Init.Request = DMA_REQUEST_I2C3_TX;
 8001930:	4b35      	ldr	r3, [pc, #212]	@ (8001a08 <HAL_I2C_MspInit+0x180>)
 8001932:	2215      	movs	r2, #21
 8001934:	605a      	str	r2, [r3, #4]
    hdma_i2c3_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001936:	4b34      	ldr	r3, [pc, #208]	@ (8001a08 <HAL_I2C_MspInit+0x180>)
 8001938:	2210      	movs	r2, #16
 800193a:	609a      	str	r2, [r3, #8]
    hdma_i2c3_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 800193c:	4b32      	ldr	r3, [pc, #200]	@ (8001a08 <HAL_I2C_MspInit+0x180>)
 800193e:	2200      	movs	r2, #0
 8001940:	60da      	str	r2, [r3, #12]
    hdma_i2c3_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001942:	4b31      	ldr	r3, [pc, #196]	@ (8001a08 <HAL_I2C_MspInit+0x180>)
 8001944:	2280      	movs	r2, #128	@ 0x80
 8001946:	611a      	str	r2, [r3, #16]
    hdma_i2c3_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001948:	4b2f      	ldr	r3, [pc, #188]	@ (8001a08 <HAL_I2C_MspInit+0x180>)
 800194a:	2200      	movs	r2, #0
 800194c:	615a      	str	r2, [r3, #20]
    hdma_i2c3_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 800194e:	4b2e      	ldr	r3, [pc, #184]	@ (8001a08 <HAL_I2C_MspInit+0x180>)
 8001950:	2200      	movs	r2, #0
 8001952:	619a      	str	r2, [r3, #24]
    hdma_i2c3_tx.Init.Mode = DMA_NORMAL;
 8001954:	4b2c      	ldr	r3, [pc, #176]	@ (8001a08 <HAL_I2C_MspInit+0x180>)
 8001956:	2200      	movs	r2, #0
 8001958:	61da      	str	r2, [r3, #28]
    hdma_i2c3_tx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 800195a:	4b2b      	ldr	r3, [pc, #172]	@ (8001a08 <HAL_I2C_MspInit+0x180>)
 800195c:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8001960:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c3_tx) != HAL_OK)
 8001962:	4829      	ldr	r0, [pc, #164]	@ (8001a08 <HAL_I2C_MspInit+0x180>)
 8001964:	f000 ff70 	bl	8002848 <HAL_DMA_Init>
 8001968:	4603      	mov	r3, r0
 800196a:	2b00      	cmp	r3, #0
 800196c:	d001      	beq.n	8001972 <HAL_I2C_MspInit+0xea>
    {
      Error_Handler();
 800196e:	f7ff fd31 	bl	80013d4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmatx,hdma_i2c3_tx);
 8001972:	687b      	ldr	r3, [r7, #4]
 8001974:	4a24      	ldr	r2, [pc, #144]	@ (8001a08 <HAL_I2C_MspInit+0x180>)
 8001976:	639a      	str	r2, [r3, #56]	@ 0x38
 8001978:	4a23      	ldr	r2, [pc, #140]	@ (8001a08 <HAL_I2C_MspInit+0x180>)
 800197a:	687b      	ldr	r3, [r7, #4]
 800197c:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C3_RX Init */
    hdma_i2c3_rx.Instance = DMA1_Channel2;
 800197e:	4b24      	ldr	r3, [pc, #144]	@ (8001a10 <HAL_I2C_MspInit+0x188>)
 8001980:	4a24      	ldr	r2, [pc, #144]	@ (8001a14 <HAL_I2C_MspInit+0x18c>)
 8001982:	601a      	str	r2, [r3, #0]
    hdma_i2c3_rx.Init.Request = DMA_REQUEST_I2C3_RX;
 8001984:	4b22      	ldr	r3, [pc, #136]	@ (8001a10 <HAL_I2C_MspInit+0x188>)
 8001986:	2214      	movs	r2, #20
 8001988:	605a      	str	r2, [r3, #4]
    hdma_i2c3_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800198a:	4b21      	ldr	r3, [pc, #132]	@ (8001a10 <HAL_I2C_MspInit+0x188>)
 800198c:	2200      	movs	r2, #0
 800198e:	609a      	str	r2, [r3, #8]
    hdma_i2c3_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001990:	4b1f      	ldr	r3, [pc, #124]	@ (8001a10 <HAL_I2C_MspInit+0x188>)
 8001992:	2200      	movs	r2, #0
 8001994:	60da      	str	r2, [r3, #12]
    hdma_i2c3_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001996:	4b1e      	ldr	r3, [pc, #120]	@ (8001a10 <HAL_I2C_MspInit+0x188>)
 8001998:	2280      	movs	r2, #128	@ 0x80
 800199a:	611a      	str	r2, [r3, #16]
    hdma_i2c3_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 800199c:	4b1c      	ldr	r3, [pc, #112]	@ (8001a10 <HAL_I2C_MspInit+0x188>)
 800199e:	2200      	movs	r2, #0
 80019a0:	615a      	str	r2, [r3, #20]
    hdma_i2c3_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 80019a2:	4b1b      	ldr	r3, [pc, #108]	@ (8001a10 <HAL_I2C_MspInit+0x188>)
 80019a4:	2200      	movs	r2, #0
 80019a6:	619a      	str	r2, [r3, #24]
    hdma_i2c3_rx.Init.Mode = DMA_NORMAL;
 80019a8:	4b19      	ldr	r3, [pc, #100]	@ (8001a10 <HAL_I2C_MspInit+0x188>)
 80019aa:	2200      	movs	r2, #0
 80019ac:	61da      	str	r2, [r3, #28]
    hdma_i2c3_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 80019ae:	4b18      	ldr	r3, [pc, #96]	@ (8001a10 <HAL_I2C_MspInit+0x188>)
 80019b0:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 80019b4:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_i2c3_rx) != HAL_OK)
 80019b6:	4816      	ldr	r0, [pc, #88]	@ (8001a10 <HAL_I2C_MspInit+0x188>)
 80019b8:	f000 ff46 	bl	8002848 <HAL_DMA_Init>
 80019bc:	4603      	mov	r3, r0
 80019be:	2b00      	cmp	r3, #0
 80019c0:	d001      	beq.n	80019c6 <HAL_I2C_MspInit+0x13e>
    {
      Error_Handler();
 80019c2:	f7ff fd07 	bl	80013d4 <Error_Handler>
    }

    __HAL_LINKDMA(hi2c,hdmarx,hdma_i2c3_rx);
 80019c6:	687b      	ldr	r3, [r7, #4]
 80019c8:	4a11      	ldr	r2, [pc, #68]	@ (8001a10 <HAL_I2C_MspInit+0x188>)
 80019ca:	63da      	str	r2, [r3, #60]	@ 0x3c
 80019cc:	4a10      	ldr	r2, [pc, #64]	@ (8001a10 <HAL_I2C_MspInit+0x188>)
 80019ce:	687b      	ldr	r3, [r7, #4]
 80019d0:	6293      	str	r3, [r2, #40]	@ 0x28

    /* I2C3 interrupt Init */
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 0, 0);
 80019d2:	2200      	movs	r2, #0
 80019d4:	2100      	movs	r1, #0
 80019d6:	205c      	movs	r0, #92	@ 0x5c
 80019d8:	f000 fceb 	bl	80023b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 80019dc:	205c      	movs	r0, #92	@ 0x5c
 80019de:	f000 fd02 	bl	80023e6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 0, 0);
 80019e2:	2200      	movs	r2, #0
 80019e4:	2100      	movs	r1, #0
 80019e6:	205d      	movs	r0, #93	@ 0x5d
 80019e8:	f000 fce3 	bl	80023b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 80019ec:	205d      	movs	r0, #93	@ 0x5d
 80019ee:	f000 fcfa 	bl	80023e6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END I2C3_MspInit 1 */

  }

}
 80019f2:	bf00      	nop
 80019f4:	3768      	adds	r7, #104	@ 0x68
 80019f6:	46bd      	mov	sp, r7
 80019f8:	bd80      	pop	{r7, pc}
 80019fa:	bf00      	nop
 80019fc:	40007800 	.word	0x40007800
 8001a00:	40021000 	.word	0x40021000
 8001a04:	48000800 	.word	0x48000800
 8001a08:	20000638 	.word	0x20000638
 8001a0c:	40020008 	.word	0x40020008
 8001a10:	20000698 	.word	0x20000698
 8001a14:	4002001c 	.word	0x4002001c

08001a18 <HAL_I2C_MspDeInit>:
  * This function freeze the hardware resources used in this example
  * @param hi2c: I2C handle pointer
  * @retval None
  */
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b082      	sub	sp, #8
 8001a1c:	af00      	add	r7, sp, #0
 8001a1e:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C3)
 8001a20:	687b      	ldr	r3, [r7, #4]
 8001a22:	681b      	ldr	r3, [r3, #0]
 8001a24:	4a13      	ldr	r2, [pc, #76]	@ (8001a74 <HAL_I2C_MspDeInit+0x5c>)
 8001a26:	4293      	cmp	r3, r2
 8001a28:	d11f      	bne.n	8001a6a <HAL_I2C_MspDeInit+0x52>
  {
    /* USER CODE BEGIN I2C3_MspDeInit 0 */

    /* USER CODE END I2C3_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C3_CLK_DISABLE();
 8001a2a:	4b13      	ldr	r3, [pc, #76]	@ (8001a78 <HAL_I2C_MspDeInit+0x60>)
 8001a2c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001a2e:	4a12      	ldr	r2, [pc, #72]	@ (8001a78 <HAL_I2C_MspDeInit+0x60>)
 8001a30:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 8001a34:	6593      	str	r3, [r2, #88]	@ 0x58

    /**I2C3 GPIO Configuration
    PC8     ------> I2C3_SCL
    PC9     ------> I2C3_SDA
    */
    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_8);
 8001a36:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001a3a:	4810      	ldr	r0, [pc, #64]	@ (8001a7c <HAL_I2C_MspDeInit+0x64>)
 8001a3c:	f001 fcec 	bl	8003418 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOC, GPIO_PIN_9);
 8001a40:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001a44:	480d      	ldr	r0, [pc, #52]	@ (8001a7c <HAL_I2C_MspDeInit+0x64>)
 8001a46:	f001 fce7 	bl	8003418 <HAL_GPIO_DeInit>

    /* I2C3 DMA DeInit */
    HAL_DMA_DeInit(hi2c->hdmatx);
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001a4e:	4618      	mov	r0, r3
 8001a50:	f000 ffa2 	bl	8002998 <HAL_DMA_DeInit>
    HAL_DMA_DeInit(hi2c->hdmarx);
 8001a54:	687b      	ldr	r3, [r7, #4]
 8001a56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8001a58:	4618      	mov	r0, r3
 8001a5a:	f000 ff9d 	bl	8002998 <HAL_DMA_DeInit>

    /* I2C3 interrupt DeInit */
    HAL_NVIC_DisableIRQ(I2C3_EV_IRQn);
 8001a5e:	205c      	movs	r0, #92	@ 0x5c
 8001a60:	f000 fccf 	bl	8002402 <HAL_NVIC_DisableIRQ>
    HAL_NVIC_DisableIRQ(I2C3_ER_IRQn);
 8001a64:	205d      	movs	r0, #93	@ 0x5d
 8001a66:	f000 fccc 	bl	8002402 <HAL_NVIC_DisableIRQ>
    /* USER CODE BEGIN I2C3_MspDeInit 1 */

    /* USER CODE END I2C3_MspDeInit 1 */
  }

}
 8001a6a:	bf00      	nop
 8001a6c:	3708      	adds	r7, #8
 8001a6e:	46bd      	mov	sp, r7
 8001a70:	bd80      	pop	{r7, pc}
 8001a72:	bf00      	nop
 8001a74:	40007800 	.word	0x40007800
 8001a78:	40021000 	.word	0x40021000
 8001a7c:	48000800 	.word	0x48000800

08001a80 <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 8001a80:	b580      	push	{r7, lr}
 8001a82:	b09e      	sub	sp, #120	@ 0x78
 8001a84:	af00      	add	r7, sp, #0
 8001a86:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a88:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	601a      	str	r2, [r3, #0]
 8001a90:	605a      	str	r2, [r3, #4]
 8001a92:	609a      	str	r2, [r3, #8]
 8001a94:	60da      	str	r2, [r3, #12]
 8001a96:	611a      	str	r2, [r3, #16]
  HAL_DMA_MuxSyncConfigTypeDef pSyncConfig;
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001a98:	f107 0310 	add.w	r3, r7, #16
 8001a9c:	2244      	movs	r2, #68	@ 0x44
 8001a9e:	2100      	movs	r1, #0
 8001aa0:	4618      	mov	r0, r3
 8001aa2:	f006 fb07 	bl	80080b4 <memset>
  if(huart->Instance==USART1)
 8001aa6:	687b      	ldr	r3, [r7, #4]
 8001aa8:	681b      	ldr	r3, [r3, #0]
 8001aaa:	4a65      	ldr	r2, [pc, #404]	@ (8001c40 <HAL_UART_MspInit+0x1c0>)
 8001aac:	4293      	cmp	r3, r2
 8001aae:	f040 80c2 	bne.w	8001c36 <HAL_UART_MspInit+0x1b6>

    /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 8001ab2:	2301      	movs	r3, #1
 8001ab4:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001ab6:	2300      	movs	r3, #0
 8001ab8:	617b      	str	r3, [r7, #20]
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001aba:	f107 0310 	add.w	r3, r7, #16
 8001abe:	4618      	mov	r0, r3
 8001ac0:	f004 fc02 	bl	80062c8 <HAL_RCCEx_PeriphCLKConfig>
 8001ac4:	4603      	mov	r3, r0
 8001ac6:	2b00      	cmp	r3, #0
 8001ac8:	d001      	beq.n	8001ace <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8001aca:	f7ff fc83 	bl	80013d4 <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001ace:	4b5d      	ldr	r3, [pc, #372]	@ (8001c44 <HAL_UART_MspInit+0x1c4>)
 8001ad0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ad2:	4a5c      	ldr	r2, [pc, #368]	@ (8001c44 <HAL_UART_MspInit+0x1c4>)
 8001ad4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8001ad8:	6613      	str	r3, [r2, #96]	@ 0x60
 8001ada:	4b5a      	ldr	r3, [pc, #360]	@ (8001c44 <HAL_UART_MspInit+0x1c4>)
 8001adc:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001ade:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8001ae2:	60fb      	str	r3, [r7, #12]
 8001ae4:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8001ae6:	4b57      	ldr	r3, [pc, #348]	@ (8001c44 <HAL_UART_MspInit+0x1c4>)
 8001ae8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001aea:	4a56      	ldr	r2, [pc, #344]	@ (8001c44 <HAL_UART_MspInit+0x1c4>)
 8001aec:	f043 0304 	orr.w	r3, r3, #4
 8001af0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001af2:	4b54      	ldr	r3, [pc, #336]	@ (8001c44 <HAL_UART_MspInit+0x1c4>)
 8001af4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001af6:	f003 0304 	and.w	r3, r3, #4
 8001afa:	60bb      	str	r3, [r7, #8]
 8001afc:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PC4     ------> USART1_TX
    PC5     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4|GPIO_PIN_5;
 8001afe:	2330      	movs	r3, #48	@ 0x30
 8001b00:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8001b02:	2302      	movs	r3, #2
 8001b04:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001b06:	2300      	movs	r3, #0
 8001b08:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001b0a:	2300      	movs	r3, #0
 8001b0c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 8001b0e:	2307      	movs	r3, #7
 8001b10:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001b12:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001b16:	4619      	mov	r1, r3
 8001b18:	484b      	ldr	r0, [pc, #300]	@ (8001c48 <HAL_UART_MspInit+0x1c8>)
 8001b1a:	f001 fafb 	bl	8003114 <HAL_GPIO_Init>

    /* USART1 DMA Init */
    /* USART1_RX Init */
    hdma_usart1_rx.Instance = DMA2_Channel5;
 8001b1e:	4b4b      	ldr	r3, [pc, #300]	@ (8001c4c <HAL_UART_MspInit+0x1cc>)
 8001b20:	4a4b      	ldr	r2, [pc, #300]	@ (8001c50 <HAL_UART_MspInit+0x1d0>)
 8001b22:	601a      	str	r2, [r3, #0]
    hdma_usart1_rx.Init.Request = DMA_REQUEST_USART1_RX;
 8001b24:	4b49      	ldr	r3, [pc, #292]	@ (8001c4c <HAL_UART_MspInit+0x1cc>)
 8001b26:	2218      	movs	r2, #24
 8001b28:	605a      	str	r2, [r3, #4]
    hdma_usart1_rx.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8001b2a:	4b48      	ldr	r3, [pc, #288]	@ (8001c4c <HAL_UART_MspInit+0x1cc>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	609a      	str	r2, [r3, #8]
    hdma_usart1_rx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001b30:	4b46      	ldr	r3, [pc, #280]	@ (8001c4c <HAL_UART_MspInit+0x1cc>)
 8001b32:	2200      	movs	r2, #0
 8001b34:	60da      	str	r2, [r3, #12]
    hdma_usart1_rx.Init.MemInc = DMA_MINC_ENABLE;
 8001b36:	4b45      	ldr	r3, [pc, #276]	@ (8001c4c <HAL_UART_MspInit+0x1cc>)
 8001b38:	2280      	movs	r2, #128	@ 0x80
 8001b3a:	611a      	str	r2, [r3, #16]
    hdma_usart1_rx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001b3c:	4b43      	ldr	r3, [pc, #268]	@ (8001c4c <HAL_UART_MspInit+0x1cc>)
 8001b3e:	2200      	movs	r2, #0
 8001b40:	615a      	str	r2, [r3, #20]
    hdma_usart1_rx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001b42:	4b42      	ldr	r3, [pc, #264]	@ (8001c4c <HAL_UART_MspInit+0x1cc>)
 8001b44:	2200      	movs	r2, #0
 8001b46:	619a      	str	r2, [r3, #24]
    hdma_usart1_rx.Init.Mode = DMA_NORMAL;
 8001b48:	4b40      	ldr	r3, [pc, #256]	@ (8001c4c <HAL_UART_MspInit+0x1cc>)
 8001b4a:	2200      	movs	r2, #0
 8001b4c:	61da      	str	r2, [r3, #28]
    hdma_usart1_rx.Init.Priority = DMA_PRIORITY_VERY_HIGH;
 8001b4e:	4b3f      	ldr	r3, [pc, #252]	@ (8001c4c <HAL_UART_MspInit+0x1cc>)
 8001b50:	f44f 5240 	mov.w	r2, #12288	@ 0x3000
 8001b54:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_rx) != HAL_OK)
 8001b56:	483d      	ldr	r0, [pc, #244]	@ (8001c4c <HAL_UART_MspInit+0x1cc>)
 8001b58:	f000 fe76 	bl	8002848 <HAL_DMA_Init>
 8001b5c:	4603      	mov	r3, r0
 8001b5e:	2b00      	cmp	r3, #0
 8001b60:	d001      	beq.n	8001b66 <HAL_UART_MspInit+0xe6>
    {
      Error_Handler();
 8001b62:	f7ff fc37 	bl	80013d4 <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 8001b66:	2300      	movs	r3, #0
 8001b68:	657b      	str	r3, [r7, #84]	@ 0x54
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_RISING;
 8001b6a:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001b6e:	65bb      	str	r3, [r7, #88]	@ 0x58
    pSyncConfig.SyncEnable = DISABLE;
 8001b70:	2300      	movs	r3, #0
 8001b72:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
    pSyncConfig.EventEnable = ENABLE;
 8001b76:	2301      	movs	r3, #1
 8001b78:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    pSyncConfig.RequestNumber = 1;
 8001b7c:	2301      	movs	r3, #1
 8001b7e:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_DMAEx_ConfigMuxSync(&hdma_usart1_rx, &pSyncConfig) != HAL_OK)
 8001b80:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001b84:	4619      	mov	r1, r3
 8001b86:	4831      	ldr	r0, [pc, #196]	@ (8001c4c <HAL_UART_MspInit+0x1cc>)
 8001b88:	f001 fa34 	bl	8002ff4 <HAL_DMAEx_ConfigMuxSync>
 8001b8c:	4603      	mov	r3, r0
 8001b8e:	2b00      	cmp	r3, #0
 8001b90:	d001      	beq.n	8001b96 <HAL_UART_MspInit+0x116>
    {
      Error_Handler();
 8001b92:	f7ff fc1f 	bl	80013d4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmarx,hdma_usart1_rx);
 8001b96:	687b      	ldr	r3, [r7, #4]
 8001b98:	4a2c      	ldr	r2, [pc, #176]	@ (8001c4c <HAL_UART_MspInit+0x1cc>)
 8001b9a:	f8c3 2080 	str.w	r2, [r3, #128]	@ 0x80
 8001b9e:	4a2b      	ldr	r2, [pc, #172]	@ (8001c4c <HAL_UART_MspInit+0x1cc>)
 8001ba0:	687b      	ldr	r3, [r7, #4]
 8001ba2:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1_TX Init */
    hdma_usart1_tx.Instance = DMA2_Channel6;
 8001ba4:	4b2b      	ldr	r3, [pc, #172]	@ (8001c54 <HAL_UART_MspInit+0x1d4>)
 8001ba6:	4a2c      	ldr	r2, [pc, #176]	@ (8001c58 <HAL_UART_MspInit+0x1d8>)
 8001ba8:	601a      	str	r2, [r3, #0]
    hdma_usart1_tx.Init.Request = DMA_REQUEST_USART1_TX;
 8001baa:	4b2a      	ldr	r3, [pc, #168]	@ (8001c54 <HAL_UART_MspInit+0x1d4>)
 8001bac:	2219      	movs	r2, #25
 8001bae:	605a      	str	r2, [r3, #4]
    hdma_usart1_tx.Init.Direction = DMA_MEMORY_TO_PERIPH;
 8001bb0:	4b28      	ldr	r3, [pc, #160]	@ (8001c54 <HAL_UART_MspInit+0x1d4>)
 8001bb2:	2210      	movs	r2, #16
 8001bb4:	609a      	str	r2, [r3, #8]
    hdma_usart1_tx.Init.PeriphInc = DMA_PINC_DISABLE;
 8001bb6:	4b27      	ldr	r3, [pc, #156]	@ (8001c54 <HAL_UART_MspInit+0x1d4>)
 8001bb8:	2200      	movs	r2, #0
 8001bba:	60da      	str	r2, [r3, #12]
    hdma_usart1_tx.Init.MemInc = DMA_MINC_ENABLE;
 8001bbc:	4b25      	ldr	r3, [pc, #148]	@ (8001c54 <HAL_UART_MspInit+0x1d4>)
 8001bbe:	2280      	movs	r2, #128	@ 0x80
 8001bc0:	611a      	str	r2, [r3, #16]
    hdma_usart1_tx.Init.PeriphDataAlignment = DMA_PDATAALIGN_BYTE;
 8001bc2:	4b24      	ldr	r3, [pc, #144]	@ (8001c54 <HAL_UART_MspInit+0x1d4>)
 8001bc4:	2200      	movs	r2, #0
 8001bc6:	615a      	str	r2, [r3, #20]
    hdma_usart1_tx.Init.MemDataAlignment = DMA_MDATAALIGN_BYTE;
 8001bc8:	4b22      	ldr	r3, [pc, #136]	@ (8001c54 <HAL_UART_MspInit+0x1d4>)
 8001bca:	2200      	movs	r2, #0
 8001bcc:	619a      	str	r2, [r3, #24]
    hdma_usart1_tx.Init.Mode = DMA_NORMAL;
 8001bce:	4b21      	ldr	r3, [pc, #132]	@ (8001c54 <HAL_UART_MspInit+0x1d4>)
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	61da      	str	r2, [r3, #28]
    hdma_usart1_tx.Init.Priority = DMA_PRIORITY_LOW;
 8001bd4:	4b1f      	ldr	r3, [pc, #124]	@ (8001c54 <HAL_UART_MspInit+0x1d4>)
 8001bd6:	2200      	movs	r2, #0
 8001bd8:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_usart1_tx) != HAL_OK)
 8001bda:	481e      	ldr	r0, [pc, #120]	@ (8001c54 <HAL_UART_MspInit+0x1d4>)
 8001bdc:	f000 fe34 	bl	8002848 <HAL_DMA_Init>
 8001be0:	4603      	mov	r3, r0
 8001be2:	2b00      	cmp	r3, #0
 8001be4:	d001      	beq.n	8001bea <HAL_UART_MspInit+0x16a>
    {
      Error_Handler();
 8001be6:	f7ff fbf5 	bl	80013d4 <Error_Handler>
    }

    pSyncConfig.SyncSignalID = HAL_DMAMUX1_SYNC_EXTI0;
 8001bea:	2300      	movs	r3, #0
 8001bec:	657b      	str	r3, [r7, #84]	@ 0x54
    pSyncConfig.SyncPolarity = HAL_DMAMUX_SYNC_RISING;
 8001bee:	f44f 3300 	mov.w	r3, #131072	@ 0x20000
 8001bf2:	65bb      	str	r3, [r7, #88]	@ 0x58
    pSyncConfig.SyncEnable = DISABLE;
 8001bf4:	2300      	movs	r3, #0
 8001bf6:	f887 305c 	strb.w	r3, [r7, #92]	@ 0x5c
    pSyncConfig.EventEnable = ENABLE;
 8001bfa:	2301      	movs	r3, #1
 8001bfc:	f887 305d 	strb.w	r3, [r7, #93]	@ 0x5d
    pSyncConfig.RequestNumber = 1;
 8001c00:	2301      	movs	r3, #1
 8001c02:	663b      	str	r3, [r7, #96]	@ 0x60
    if (HAL_DMAEx_ConfigMuxSync(&hdma_usart1_tx, &pSyncConfig) != HAL_OK)
 8001c04:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001c08:	4619      	mov	r1, r3
 8001c0a:	4812      	ldr	r0, [pc, #72]	@ (8001c54 <HAL_UART_MspInit+0x1d4>)
 8001c0c:	f001 f9f2 	bl	8002ff4 <HAL_DMAEx_ConfigMuxSync>
 8001c10:	4603      	mov	r3, r0
 8001c12:	2b00      	cmp	r3, #0
 8001c14:	d001      	beq.n	8001c1a <HAL_UART_MspInit+0x19a>
    {
      Error_Handler();
 8001c16:	f7ff fbdd 	bl	80013d4 <Error_Handler>
    }

    __HAL_LINKDMA(huart,hdmatx,hdma_usart1_tx);
 8001c1a:	687b      	ldr	r3, [r7, #4]
 8001c1c:	4a0d      	ldr	r2, [pc, #52]	@ (8001c54 <HAL_UART_MspInit+0x1d4>)
 8001c1e:	67da      	str	r2, [r3, #124]	@ 0x7c
 8001c20:	4a0c      	ldr	r2, [pc, #48]	@ (8001c54 <HAL_UART_MspInit+0x1d4>)
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	6293      	str	r3, [r2, #40]	@ 0x28

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 8001c26:	2200      	movs	r2, #0
 8001c28:	2100      	movs	r1, #0
 8001c2a:	2025      	movs	r0, #37	@ 0x25
 8001c2c:	f000 fbc1 	bl	80023b2 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 8001c30:	2025      	movs	r0, #37	@ 0x25
 8001c32:	f000 fbd8 	bl	80023e6 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 8001c36:	bf00      	nop
 8001c38:	3778      	adds	r7, #120	@ 0x78
 8001c3a:	46bd      	mov	sp, r7
 8001c3c:	bd80      	pop	{r7, pc}
 8001c3e:	bf00      	nop
 8001c40:	40013800 	.word	0x40013800
 8001c44:	40021000 	.word	0x40021000
 8001c48:	48000800 	.word	0x48000800
 8001c4c:	2000078c 	.word	0x2000078c
 8001c50:	40020458 	.word	0x40020458
 8001c54:	200007ec 	.word	0x200007ec
 8001c58:	4002046c 	.word	0x4002046c

08001c5c <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001c5c:	b480      	push	{r7}
 8001c5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001c60:	bf00      	nop
 8001c62:	e7fd      	b.n	8001c60 <NMI_Handler+0x4>

08001c64 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001c64:	b480      	push	{r7}
 8001c66:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001c68:	bf00      	nop
 8001c6a:	e7fd      	b.n	8001c68 <HardFault_Handler+0x4>

08001c6c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001c6c:	b480      	push	{r7}
 8001c6e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001c70:	bf00      	nop
 8001c72:	e7fd      	b.n	8001c70 <MemManage_Handler+0x4>

08001c74 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001c74:	b480      	push	{r7}
 8001c76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001c78:	bf00      	nop
 8001c7a:	e7fd      	b.n	8001c78 <BusFault_Handler+0x4>

08001c7c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001c7c:	b480      	push	{r7}
 8001c7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001c80:	bf00      	nop
 8001c82:	e7fd      	b.n	8001c80 <UsageFault_Handler+0x4>

08001c84 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001c84:	b480      	push	{r7}
 8001c86:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001c88:	bf00      	nop
 8001c8a:	46bd      	mov	sp, r7
 8001c8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c90:	4770      	bx	lr

08001c92 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001c92:	b480      	push	{r7}
 8001c94:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001c96:	bf00      	nop
 8001c98:	46bd      	mov	sp, r7
 8001c9a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c9e:	4770      	bx	lr

08001ca0 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001ca0:	b480      	push	{r7}
 8001ca2:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001ca4:	bf00      	nop
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001cac:	4770      	bx	lr

08001cae <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001cae:	b580      	push	{r7, lr}
 8001cb0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001cb2:	f000 fa3f 	bl	8002134 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001cb6:	bf00      	nop
 8001cb8:	bd80      	pop	{r7, pc}
	...

08001cbc <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8001cbc:	b580      	push	{r7, lr}
 8001cbe:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_tx);
 8001cc0:	4802      	ldr	r0, [pc, #8]	@ (8001ccc <DMA1_Channel1_IRQHandler+0x10>)
 8001cc2:	f001 f83a 	bl	8002d3a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 8001cc6:	bf00      	nop
 8001cc8:	bd80      	pop	{r7, pc}
 8001cca:	bf00      	nop
 8001ccc:	20000638 	.word	0x20000638

08001cd0 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_i2c3_rx);
 8001cd4:	4802      	ldr	r0, [pc, #8]	@ (8001ce0 <DMA1_Channel2_IRQHandler+0x10>)
 8001cd6:	f001 f830 	bl	8002d3a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8001cda:	bf00      	nop
 8001cdc:	bd80      	pop	{r7, pc}
 8001cde:	bf00      	nop
 8001ce0:	20000698 	.word	0x20000698

08001ce4 <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt / USART1 wake-up interrupt through EXTI line 25.
  */
void USART1_IRQHandler(void)
{
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8001ce8:	4802      	ldr	r0, [pc, #8]	@ (8001cf4 <USART1_IRQHandler+0x10>)
 8001cea:	f004 fdad 	bl	8006848 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */
  //HAL_UART_IDLECallback(&huart1);  	  	  //remove this
  /* USER CODE END USART1_IRQn 1 */
}
 8001cee:	bf00      	nop
 8001cf0:	bd80      	pop	{r7, pc}
 8001cf2:	bf00      	nop
 8001cf4:	200006f8 	.word	0x200006f8

08001cf8 <DMA2_Channel5_IRQHandler>:

/**
  * @brief This function handles DMA2 channel5 global interrupt.
  */
void DMA2_Channel5_IRQHandler(void)
{
 8001cf8:	b580      	push	{r7, lr}
 8001cfa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel5_IRQn 0 */

  /* USER CODE END DMA2_Channel5_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_rx);
 8001cfc:	4802      	ldr	r0, [pc, #8]	@ (8001d08 <DMA2_Channel5_IRQHandler+0x10>)
 8001cfe:	f001 f81c 	bl	8002d3a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel5_IRQn 1 */

  /* USER CODE END DMA2_Channel5_IRQn 1 */
}
 8001d02:	bf00      	nop
 8001d04:	bd80      	pop	{r7, pc}
 8001d06:	bf00      	nop
 8001d08:	2000078c 	.word	0x2000078c

08001d0c <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt / I2C3 wake-up interrupt through EXTI line 27.
  */
void I2C3_EV_IRQHandler(void)
{
 8001d0c:	b580      	push	{r7, lr}
 8001d0e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 8001d10:	4802      	ldr	r0, [pc, #8]	@ (8001d1c <I2C3_EV_IRQHandler+0x10>)
 8001d12:	f001 ff7b 	bl	8003c0c <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 8001d16:	bf00      	nop
 8001d18:	bd80      	pop	{r7, pc}
 8001d1a:	bf00      	nop
 8001d1c:	200005e4 	.word	0x200005e4

08001d20 <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 8001d20:	b580      	push	{r7, lr}
 8001d22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 8001d24:	4802      	ldr	r0, [pc, #8]	@ (8001d30 <I2C3_ER_IRQHandler+0x10>)
 8001d26:	f001 ff8b 	bl	8003c40 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 8001d2a:	bf00      	nop
 8001d2c:	bd80      	pop	{r7, pc}
 8001d2e:	bf00      	nop
 8001d30:	200005e4 	.word	0x200005e4

08001d34 <DMAMUX_OVR_IRQHandler>:

/**
  * @brief This function handles DMAMUX overrun interrupt.
  */
void DMAMUX_OVR_IRQHandler(void)
{
 8001d34:	b580      	push	{r7, lr}
 8001d36:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMAMUX_OVR_IRQn 0 */

  /* USER CODE END DMAMUX_OVR_IRQn 0 */
  // Handle DMA1_Channel2
  HAL_DMAEx_MUX_IRQHandler(&hdma_i2c3_rx);
 8001d38:	4805      	ldr	r0, [pc, #20]	@ (8001d50 <DMAMUX_OVR_IRQHandler+0x1c>)
 8001d3a:	f001 f999 	bl	8003070 <HAL_DMAEx_MUX_IRQHandler>
  // Handle DMA2_Channel5
  HAL_DMAEx_MUX_IRQHandler(&hdma_usart1_rx);
 8001d3e:	4805      	ldr	r0, [pc, #20]	@ (8001d54 <DMAMUX_OVR_IRQHandler+0x20>)
 8001d40:	f001 f996 	bl	8003070 <HAL_DMAEx_MUX_IRQHandler>
  // Handle DMA2_Channel6
  HAL_DMAEx_MUX_IRQHandler(&hdma_usart1_tx);
 8001d44:	4804      	ldr	r0, [pc, #16]	@ (8001d58 <DMAMUX_OVR_IRQHandler+0x24>)
 8001d46:	f001 f993 	bl	8003070 <HAL_DMAEx_MUX_IRQHandler>
  /* USER CODE BEGIN DMAMUX_OVR_IRQn 1 */

  /* USER CODE END DMAMUX_OVR_IRQn 1 */
}
 8001d4a:	bf00      	nop
 8001d4c:	bd80      	pop	{r7, pc}
 8001d4e:	bf00      	nop
 8001d50:	20000698 	.word	0x20000698
 8001d54:	2000078c 	.word	0x2000078c
 8001d58:	200007ec 	.word	0x200007ec

08001d5c <DMA2_Channel6_IRQHandler>:

/**
  * @brief This function handles DMA2 channel6 global interrupt.
  */
void DMA2_Channel6_IRQHandler(void)
{
 8001d5c:	b580      	push	{r7, lr}
 8001d5e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA2_Channel6_IRQn 0 */

  /* USER CODE END DMA2_Channel6_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_usart1_tx);
 8001d60:	4802      	ldr	r0, [pc, #8]	@ (8001d6c <DMA2_Channel6_IRQHandler+0x10>)
 8001d62:	f000 ffea 	bl	8002d3a <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA2_Channel6_IRQn 1 */

  /* USER CODE END DMA2_Channel6_IRQn 1 */
}
 8001d66:	bf00      	nop
 8001d68:	bd80      	pop	{r7, pc}
 8001d6a:	bf00      	nop
 8001d6c:	200007ec 	.word	0x200007ec

08001d70 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 8001d70:	b480      	push	{r7}
 8001d72:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8001d74:	4b06      	ldr	r3, [pc, #24]	@ (8001d90 <SystemInit+0x20>)
 8001d76:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8001d7a:	4a05      	ldr	r2, [pc, #20]	@ (8001d90 <SystemInit+0x20>)
 8001d7c:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8001d80:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001d84:	bf00      	nop
 8001d86:	46bd      	mov	sp, r7
 8001d88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001d8c:	4770      	bx	lr
 8001d8e:	bf00      	nop
 8001d90:	e000ed00 	.word	0xe000ed00

08001d94 <valve_set_openness>:
 *  Created on: Jun 6, 2025
 *      Author: Leon
 */
#include "valve.h"

void valve_set_openness(ValveController* valve, uint8_t openness) {
 8001d94:	b480      	push	{r7}
 8001d96:	b083      	sub	sp, #12
 8001d98:	af00      	add	r7, sp, #0
 8001d9a:	6078      	str	r0, [r7, #4]
 8001d9c:	460b      	mov	r3, r1
 8001d9e:	70fb      	strb	r3, [r7, #3]
    if (openness > 255) openness = 255;
    valve->target_openness = openness;
 8001da0:	687b      	ldr	r3, [r7, #4]
 8001da2:	78fa      	ldrb	r2, [r7, #3]
 8001da4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    // New logic will handle real-time change in valve_update
}
 8001da8:	bf00      	nop
 8001daa:	370c      	adds	r7, #12
 8001dac:	46bd      	mov	sp, r7
 8001dae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001db2:	4770      	bx	lr

08001db4 <valve_update>:

#define DIRECTION_CHANGE_DELAY    1000    // Delay before changing direction
#define MOVEMENT_COOLDOWN_DELAY   1000    // Delay after movement completes
#define POSITION_TOLERANCE         0     // Allowable position difference

void valve_update(ValveController* valve) {
 8001db4:	b580      	push	{r7, lr}
 8001db6:	b086      	sub	sp, #24
 8001db8:	af00      	add	r7, sp, #0
 8001dba:	6078      	str	r0, [r7, #4]
    uint32_t now = HAL_GetTick();
 8001dbc:	f000 f9cc 	bl	8002158 <HAL_GetTick>
 8001dc0:	6178      	str	r0, [r7, #20]
    int16_t delta;
    uint32_t elapsed;

    switch (valve->state) {
 8001dc2:	687b      	ldr	r3, [r7, #4]
 8001dc4:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001dc8:	2b04      	cmp	r3, #4
 8001dca:	f000 811f 	beq.w	800200c <valve_update+0x258>
 8001dce:	2b04      	cmp	r3, #4
 8001dd0:	f300 8126 	bgt.w	8002020 <valve_update+0x26c>
 8001dd4:	2b00      	cmp	r3, #0
 8001dd6:	d007      	beq.n	8001de8 <valve_update+0x34>
 8001dd8:	2b00      	cmp	r3, #0
 8001dda:	f2c0 8121 	blt.w	8002020 <valve_update+0x26c>
 8001dde:	3b01      	subs	r3, #1
 8001de0:	2b01      	cmp	r3, #1
 8001de2:	f200 811d 	bhi.w	8002020 <valve_update+0x26c>
 8001de6:	e05a      	b.n	8001e9e <valve_update+0xea>
        case VALVE_IDLE:
            // Check if we need to start new movement after cooldown
            if (now >= valve->cooldown_end_time) {
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8001dec:	697a      	ldr	r2, [r7, #20]
 8001dee:	429a      	cmp	r2, r3
 8001df0:	f0c0 811b 	bcc.w	800202a <valve_update+0x276>
                delta = valve->target_openness - valve->current_openness;
 8001df4:	687b      	ldr	r3, [r7, #4]
 8001df6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001dfa:	461a      	mov	r2, r3
 8001dfc:	687b      	ldr	r3, [r7, #4]
 8001dfe:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001e02:	1ad3      	subs	r3, r2, r3
 8001e04:	b29b      	uxth	r3, r3
 8001e06:	827b      	strh	r3, [r7, #18]

                // Only move if beyond tolerance threshold
                if (delta > POSITION_TOLERANCE || -delta > POSITION_TOLERANCE) {
 8001e08:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001e0c:	2b00      	cmp	r3, #0
 8001e0e:	dc04      	bgt.n	8001e1a <valve_update+0x66>
 8001e10:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001e14:	2b00      	cmp	r3, #0
 8001e16:	f280 8108 	bge.w	800202a <valve_update+0x276>
                    if (delta > 0) {
 8001e1a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001e1e:	2b00      	cmp	r3, #0
 8001e20:	dd1d      	ble.n	8001e5e <valve_update+0xaa>
                        valve->move_duration = ((uint32_t)delta * valve->timeO) / 255;
 8001e22:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001e26:	687a      	ldr	r2, [r7, #4]
 8001e28:	69d2      	ldr	r2, [r2, #28]
 8001e2a:	fb02 f303 	mul.w	r3, r2, r3
 8001e2e:	4a82      	ldr	r2, [pc, #520]	@ (8002038 <valve_update+0x284>)
 8001e30:	fba2 2303 	umull	r2, r3, r2, r3
 8001e34:	09da      	lsrs	r2, r3, #7
 8001e36:	687b      	ldr	r3, [r7, #4]
 8001e38:	62da      	str	r2, [r3, #44]	@ 0x2c
                        valve->start_time = now;
 8001e3a:	687b      	ldr	r3, [r7, #4]
 8001e3c:	697a      	ldr	r2, [r7, #20]
 8001e3e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_GPIO_WritePin(valve->busO, valve->pinO, GPIO_PIN_SET);
 8001e40:	687b      	ldr	r3, [r7, #4]
 8001e42:	685b      	ldr	r3, [r3, #4]
 8001e44:	4618      	mov	r0, r3
 8001e46:	687b      	ldr	r3, [r7, #4]
 8001e48:	681b      	ldr	r3, [r3, #0]
 8001e4a:	b29b      	uxth	r3, r3
 8001e4c:	2201      	movs	r2, #1
 8001e4e:	4619      	mov	r1, r3
 8001e50:	f001 fbdc 	bl	800360c <HAL_GPIO_WritePin>
                        valve->state = VALVE_OPENING;
 8001e54:	687b      	ldr	r3, [r7, #4]
 8001e56:	2201      	movs	r2, #1
 8001e58:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
                        HAL_GPIO_WritePin(valve->busC, valve->pinC, GPIO_PIN_SET);
                        valve->state = VALVE_CLOSING;
                    }
                }
            }
            break;
 8001e5c:	e0e5      	b.n	800202a <valve_update+0x276>
                        valve->move_duration = ((uint32_t)(-delta) * valve->timeC) / 255;
 8001e5e:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001e62:	425b      	negs	r3, r3
 8001e64:	461a      	mov	r2, r3
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	6a1b      	ldr	r3, [r3, #32]
 8001e6a:	fb02 f303 	mul.w	r3, r2, r3
 8001e6e:	4a72      	ldr	r2, [pc, #456]	@ (8002038 <valve_update+0x284>)
 8001e70:	fba2 2303 	umull	r2, r3, r2, r3
 8001e74:	09da      	lsrs	r2, r3, #7
 8001e76:	687b      	ldr	r3, [r7, #4]
 8001e78:	62da      	str	r2, [r3, #44]	@ 0x2c
                        valve->start_time = now;
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	697a      	ldr	r2, [r7, #20]
 8001e7e:	629a      	str	r2, [r3, #40]	@ 0x28
                        HAL_GPIO_WritePin(valve->busC, valve->pinC, GPIO_PIN_SET);
 8001e80:	687b      	ldr	r3, [r7, #4]
 8001e82:	68db      	ldr	r3, [r3, #12]
 8001e84:	4618      	mov	r0, r3
 8001e86:	687b      	ldr	r3, [r7, #4]
 8001e88:	689b      	ldr	r3, [r3, #8]
 8001e8a:	b29b      	uxth	r3, r3
 8001e8c:	2201      	movs	r2, #1
 8001e8e:	4619      	mov	r1, r3
 8001e90:	f001 fbbc 	bl	800360c <HAL_GPIO_WritePin>
                        valve->state = VALVE_CLOSING;
 8001e94:	687b      	ldr	r3, [r7, #4]
 8001e96:	2202      	movs	r2, #2
 8001e98:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
            break;
 8001e9c:	e0c5      	b.n	800202a <valve_update+0x276>

        case VALVE_OPENING:
        case VALVE_CLOSING:
            // Immediately stop movement if target changes
            delta = valve->target_openness - valve->current_openness;
 8001e9e:	687b      	ldr	r3, [r7, #4]
 8001ea0:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	687b      	ldr	r3, [r7, #4]
 8001ea8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8001eac:	1ad3      	subs	r3, r2, r3
 8001eae:	b29b      	uxth	r3, r3
 8001eb0:	827b      	strh	r3, [r7, #18]
            if ((valve->state == VALVE_OPENING && delta <= POSITION_TOLERANCE) ||
 8001eb2:	687b      	ldr	r3, [r7, #4]
 8001eb4:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001eb8:	2b01      	cmp	r3, #1
 8001eba:	d103      	bne.n	8001ec4 <valve_update+0x110>
 8001ebc:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001ec0:	2b00      	cmp	r3, #0
 8001ec2:	dd08      	ble.n	8001ed6 <valve_update+0x122>
                (valve->state == VALVE_CLOSING && -delta <= POSITION_TOLERANCE)) {
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
            if ((valve->state == VALVE_OPENING && delta <= POSITION_TOLERANCE) ||
 8001eca:	2b02      	cmp	r3, #2
 8001ecc:	d128      	bne.n	8001f20 <valve_update+0x16c>
                (valve->state == VALVE_CLOSING && -delta <= POSITION_TOLERANCE)) {
 8001ece:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 8001ed2:	2b00      	cmp	r3, #0
 8001ed4:	db24      	blt.n	8001f20 <valve_update+0x16c>
                // Stop movement and enter cooldown
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001ed6:	687b      	ldr	r3, [r7, #4]
 8001ed8:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001edc:	2b01      	cmp	r3, #1
 8001ede:	d102      	bne.n	8001ee6 <valve_update+0x132>
 8001ee0:	687b      	ldr	r3, [r7, #4]
 8001ee2:	685b      	ldr	r3, [r3, #4]
 8001ee4:	e001      	b.n	8001eea <valve_update+0x136>
 8001ee6:	687b      	ldr	r3, [r7, #4]
 8001ee8:	68db      	ldr	r3, [r3, #12]
 8001eea:	4618      	mov	r0, r3
                                 valve->state == VALVE_OPENING ? valve->pinO : valve->pinC,
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001ef2:	2b01      	cmp	r3, #1
 8001ef4:	d103      	bne.n	8001efe <valve_update+0x14a>
                                 valve->state == VALVE_OPENING ? valve->pinO : valve->pinC,
 8001ef6:	687b      	ldr	r3, [r7, #4]
 8001ef8:	681b      	ldr	r3, [r3, #0]
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001efa:	b29b      	uxth	r3, r3
 8001efc:	e002      	b.n	8001f04 <valve_update+0x150>
                                 valve->state == VALVE_OPENING ? valve->pinO : valve->pinC,
 8001efe:	687b      	ldr	r3, [r7, #4]
 8001f00:	689b      	ldr	r3, [r3, #8]
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001f02:	b29b      	uxth	r3, r3
 8001f04:	2200      	movs	r2, #0
 8001f06:	4619      	mov	r1, r3
 8001f08:	f001 fb80 	bl	800360c <HAL_GPIO_WritePin>
                                 GPIO_PIN_RESET);
                valve->cooldown_end_time = now + MOVEMENT_COOLDOWN_DELAY;
 8001f0c:	697b      	ldr	r3, [r7, #20]
 8001f0e:	f503 727a 	add.w	r2, r3, #1000	@ 0x3e8
 8001f12:	687b      	ldr	r3, [r7, #4]
 8001f14:	641a      	str	r2, [r3, #64]	@ 0x40
                valve->state = VALVE_COOLDOWN;
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	2204      	movs	r2, #4
 8001f1a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
                break;
 8001f1e:	e087      	b.n	8002030 <valve_update+0x27c>
            }

            // Continue normal movement
            elapsed = now - valve->start_time;
 8001f20:	687b      	ldr	r3, [r7, #4]
 8001f22:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001f24:	697a      	ldr	r2, [r7, #20]
 8001f26:	1ad3      	subs	r3, r2, r3
 8001f28:	60fb      	str	r3, [r7, #12]
            if (elapsed >= valve->move_duration) {
 8001f2a:	687b      	ldr	r3, [r7, #4]
 8001f2c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001f2e:	68fa      	ldr	r2, [r7, #12]
 8001f30:	429a      	cmp	r2, r3
 8001f32:	d32a      	bcc.n	8001f8a <valve_update+0x1d6>
                // Movement complete
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001f34:	687b      	ldr	r3, [r7, #4]
 8001f36:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001f3a:	2b01      	cmp	r3, #1
 8001f3c:	d102      	bne.n	8001f44 <valve_update+0x190>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	685b      	ldr	r3, [r3, #4]
 8001f42:	e001      	b.n	8001f48 <valve_update+0x194>
 8001f44:	687b      	ldr	r3, [r7, #4]
 8001f46:	68db      	ldr	r3, [r3, #12]
 8001f48:	4618      	mov	r0, r3
                                 valve->state == VALVE_OPENING ? valve->pinO : valve->pinC,
 8001f4a:	687b      	ldr	r3, [r7, #4]
 8001f4c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001f50:	2b01      	cmp	r3, #1
 8001f52:	d103      	bne.n	8001f5c <valve_update+0x1a8>
                                 valve->state == VALVE_OPENING ? valve->pinO : valve->pinC,
 8001f54:	687b      	ldr	r3, [r7, #4]
 8001f56:	681b      	ldr	r3, [r3, #0]
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001f58:	b29b      	uxth	r3, r3
 8001f5a:	e002      	b.n	8001f62 <valve_update+0x1ae>
                                 valve->state == VALVE_OPENING ? valve->pinO : valve->pinC,
 8001f5c:	687b      	ldr	r3, [r7, #4]
 8001f5e:	689b      	ldr	r3, [r3, #8]
                HAL_GPIO_WritePin(valve->state == VALVE_OPENING ? valve->busO : valve->busC,
 8001f60:	b29b      	uxth	r3, r3
 8001f62:	2200      	movs	r2, #0
 8001f64:	4619      	mov	r1, r3
 8001f66:	f001 fb51 	bl	800360c <HAL_GPIO_WritePin>
                                 GPIO_PIN_RESET);
                valve->current_openness = valve->target_openness;
 8001f6a:	687b      	ldr	r3, [r7, #4]
 8001f6c:	f893 2025 	ldrb.w	r2, [r3, #37]	@ 0x25
 8001f70:	687b      	ldr	r3, [r7, #4]
 8001f72:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
                valve->cooldown_end_time = now + MOVEMENT_COOLDOWN_DELAY;
 8001f76:	697b      	ldr	r3, [r7, #20]
 8001f78:	f503 727a 	add.w	r2, r3, #1000	@ 0x3e8
 8001f7c:	687b      	ldr	r3, [r7, #4]
 8001f7e:	641a      	str	r2, [r3, #64]	@ 0x40
                valve->state = VALVE_COOLDOWN;
 8001f80:	687b      	ldr	r3, [r7, #4]
 8001f82:	2204      	movs	r2, #4
 8001f84:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
                    valve->current_openness = valve->target_openness +
                                            ((valve->move_duration * 255) / valve->timeC) -
                                            ((elapsed * 255) / valve->timeC);
                }
            }
            break;
 8001f88:	e052      	b.n	8002030 <valve_update+0x27c>
                if (valve->state == VALVE_OPENING) {
 8001f8a:	687b      	ldr	r3, [r7, #4]
 8001f8c:	f893 3026 	ldrb.w	r3, [r3, #38]	@ 0x26
 8001f90:	2b01      	cmp	r3, #1
 8001f92:	d11d      	bne.n	8001fd0 <valve_update+0x21c>
                    valve->current_openness = ((elapsed * 255) / valve->timeO) +
 8001f94:	68fa      	ldr	r2, [r7, #12]
 8001f96:	4613      	mov	r3, r2
 8001f98:	021b      	lsls	r3, r3, #8
 8001f9a:	1a9a      	subs	r2, r3, r2
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	69db      	ldr	r3, [r3, #28]
 8001fa0:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fa4:	b2d9      	uxtb	r1, r3
                                            (valve->target_openness - ((valve->move_duration * 255) / valve->timeO));
 8001fa6:	687b      	ldr	r3, [r7, #4]
 8001fa8:	f893 0025 	ldrb.w	r0, [r3, #37]	@ 0x25
 8001fac:	687b      	ldr	r3, [r7, #4]
 8001fae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fb0:	4613      	mov	r3, r2
 8001fb2:	021b      	lsls	r3, r3, #8
 8001fb4:	1a9a      	subs	r2, r3, r2
 8001fb6:	687b      	ldr	r3, [r7, #4]
 8001fb8:	69db      	ldr	r3, [r3, #28]
 8001fba:	fbb2 f3f3 	udiv	r3, r2, r3
 8001fbe:	b2db      	uxtb	r3, r3
 8001fc0:	1ac3      	subs	r3, r0, r3
 8001fc2:	b2db      	uxtb	r3, r3
                    valve->current_openness = ((elapsed * 255) / valve->timeO) +
 8001fc4:	440b      	add	r3, r1
 8001fc6:	b2da      	uxtb	r2, r3
 8001fc8:	687b      	ldr	r3, [r7, #4]
 8001fca:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            break;
 8001fce:	e02f      	b.n	8002030 <valve_update+0x27c>
                    valve->current_openness = valve->target_openness +
 8001fd0:	687b      	ldr	r3, [r7, #4]
 8001fd2:	f893 1025 	ldrb.w	r1, [r3, #37]	@ 0x25
                                            ((valve->move_duration * 255) / valve->timeC) -
 8001fd6:	687b      	ldr	r3, [r7, #4]
 8001fd8:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8001fda:	4613      	mov	r3, r2
 8001fdc:	021b      	lsls	r3, r3, #8
 8001fde:	1a9a      	subs	r2, r3, r2
 8001fe0:	687b      	ldr	r3, [r7, #4]
 8001fe2:	6a1b      	ldr	r3, [r3, #32]
 8001fe4:	fbb2 f3f3 	udiv	r3, r2, r3
                    valve->current_openness = valve->target_openness +
 8001fe8:	b2db      	uxtb	r3, r3
 8001fea:	440b      	add	r3, r1
 8001fec:	b2d9      	uxtb	r1, r3
                                            ((elapsed * 255) / valve->timeC);
 8001fee:	68fa      	ldr	r2, [r7, #12]
 8001ff0:	4613      	mov	r3, r2
 8001ff2:	021b      	lsls	r3, r3, #8
 8001ff4:	1a9a      	subs	r2, r3, r2
 8001ff6:	687b      	ldr	r3, [r7, #4]
 8001ff8:	6a1b      	ldr	r3, [r3, #32]
 8001ffa:	fbb2 f3f3 	udiv	r3, r2, r3
                                            ((valve->move_duration * 255) / valve->timeC) -
 8001ffe:	b2db      	uxtb	r3, r3
 8002000:	1acb      	subs	r3, r1, r3
 8002002:	b2da      	uxtb	r2, r3
                    valve->current_openness = valve->target_openness +
 8002004:	687b      	ldr	r3, [r7, #4]
 8002006:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
            break;
 800200a:	e011      	b.n	8002030 <valve_update+0x27c>

        case VALVE_COOLDOWN:
            if (now >= valve->cooldown_end_time) {
 800200c:	687b      	ldr	r3, [r7, #4]
 800200e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002010:	697a      	ldr	r2, [r7, #20]
 8002012:	429a      	cmp	r2, r3
 8002014:	d30b      	bcc.n	800202e <valve_update+0x27a>
                valve->state = VALVE_IDLE;
 8002016:	687b      	ldr	r3, [r7, #4]
 8002018:	2200      	movs	r2, #0
 800201a:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
            }
            break;
 800201e:	e006      	b.n	800202e <valve_update+0x27a>

        default:
            valve->state = VALVE_IDLE;
 8002020:	687b      	ldr	r3, [r7, #4]
 8002022:	2200      	movs	r2, #0
 8002024:	f883 2026 	strb.w	r2, [r3, #38]	@ 0x26
            break;
 8002028:	e002      	b.n	8002030 <valve_update+0x27c>
            break;
 800202a:	bf00      	nop
 800202c:	e000      	b.n	8002030 <valve_update+0x27c>
            break;
 800202e:	bf00      	nop
    }
}
 8002030:	bf00      	nop
 8002032:	3718      	adds	r7, #24
 8002034:	46bd      	mov	sp, r7
 8002036:	bd80      	pop	{r7, pc}
 8002038:	80808081 	.word	0x80808081

0800203c <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 800203c:	480d      	ldr	r0, [pc, #52]	@ (8002074 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 800203e:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002040:	f7ff fe96 	bl	8001d70 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002044:	480c      	ldr	r0, [pc, #48]	@ (8002078 <LoopForever+0x6>)
  ldr r1, =_edata
 8002046:	490d      	ldr	r1, [pc, #52]	@ (800207c <LoopForever+0xa>)
  ldr r2, =_sidata
 8002048:	4a0d      	ldr	r2, [pc, #52]	@ (8002080 <LoopForever+0xe>)
  movs r3, #0
 800204a:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 800204c:	e002      	b.n	8002054 <LoopCopyDataInit>

0800204e <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800204e:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002050:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002052:	3304      	adds	r3, #4

08002054 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002054:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002056:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002058:	d3f9      	bcc.n	800204e <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800205a:	4a0a      	ldr	r2, [pc, #40]	@ (8002084 <LoopForever+0x12>)
  ldr r4, =_ebss
 800205c:	4c0a      	ldr	r4, [pc, #40]	@ (8002088 <LoopForever+0x16>)
  movs r3, #0
 800205e:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002060:	e001      	b.n	8002066 <LoopFillZerobss>

08002062 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002062:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002064:	3204      	adds	r2, #4

08002066 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002066:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002068:	d3fb      	bcc.n	8002062 <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 800206a:	f006 f82b 	bl	80080c4 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 800206e:	f7fe fe97 	bl	8000da0 <main>

08002072 <LoopForever>:

LoopForever:
    b LoopForever
 8002072:	e7fe      	b.n	8002072 <LoopForever>
  ldr   r0, =_estack
 8002074:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002078:	20000000 	.word	0x20000000
  ldr r1, =_edata
 800207c:	20000190 	.word	0x20000190
  ldr r2, =_sidata
 8002080:	080081ac 	.word	0x080081ac
  ldr r2, =_sbss
 8002084:	20000190 	.word	0x20000190
  ldr r4, =_ebss
 8002088:	20000b8c 	.word	0x20000b8c

0800208c <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 800208c:	e7fe      	b.n	800208c <ADC1_2_IRQHandler>

0800208e <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 800208e:	b580      	push	{r7, lr}
 8002090:	b082      	sub	sp, #8
 8002092:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8002094:	2300      	movs	r3, #0
 8002096:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002098:	2003      	movs	r0, #3
 800209a:	f000 f97f 	bl	800239c <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 800209e:	200f      	movs	r0, #15
 80020a0:	f000 f80e 	bl	80020c0 <HAL_InitTick>
 80020a4:	4603      	mov	r3, r0
 80020a6:	2b00      	cmp	r3, #0
 80020a8:	d002      	beq.n	80020b0 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80020aa:	2301      	movs	r3, #1
 80020ac:	71fb      	strb	r3, [r7, #7]
 80020ae:	e001      	b.n	80020b4 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80020b0:	f7ff fba6 	bl	8001800 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80020b4:	79fb      	ldrb	r3, [r7, #7]

}
 80020b6:	4618      	mov	r0, r3
 80020b8:	3708      	adds	r7, #8
 80020ba:	46bd      	mov	sp, r7
 80020bc:	bd80      	pop	{r7, pc}
	...

080020c0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80020c0:	b580      	push	{r7, lr}
 80020c2:	b084      	sub	sp, #16
 80020c4:	af00      	add	r7, sp, #0
 80020c6:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80020c8:	2300      	movs	r3, #0
 80020ca:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 80020cc:	4b16      	ldr	r3, [pc, #88]	@ (8002128 <HAL_InitTick+0x68>)
 80020ce:	681b      	ldr	r3, [r3, #0]
 80020d0:	2b00      	cmp	r3, #0
 80020d2:	d022      	beq.n	800211a <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 80020d4:	4b15      	ldr	r3, [pc, #84]	@ (800212c <HAL_InitTick+0x6c>)
 80020d6:	681a      	ldr	r2, [r3, #0]
 80020d8:	4b13      	ldr	r3, [pc, #76]	@ (8002128 <HAL_InitTick+0x68>)
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80020e0:	fbb1 f3f3 	udiv	r3, r1, r3
 80020e4:	fbb2 f3f3 	udiv	r3, r2, r3
 80020e8:	4618      	mov	r0, r3
 80020ea:	f000 f998 	bl	800241e <HAL_SYSTICK_Config>
 80020ee:	4603      	mov	r3, r0
 80020f0:	2b00      	cmp	r3, #0
 80020f2:	d10f      	bne.n	8002114 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020f4:	687b      	ldr	r3, [r7, #4]
 80020f6:	2b0f      	cmp	r3, #15
 80020f8:	d809      	bhi.n	800210e <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 80020fa:	2200      	movs	r2, #0
 80020fc:	6879      	ldr	r1, [r7, #4]
 80020fe:	f04f 30ff 	mov.w	r0, #4294967295
 8002102:	f000 f956 	bl	80023b2 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8002106:	4a0a      	ldr	r2, [pc, #40]	@ (8002130 <HAL_InitTick+0x70>)
 8002108:	687b      	ldr	r3, [r7, #4]
 800210a:	6013      	str	r3, [r2, #0]
 800210c:	e007      	b.n	800211e <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 800210e:	2301      	movs	r3, #1
 8002110:	73fb      	strb	r3, [r7, #15]
 8002112:	e004      	b.n	800211e <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8002114:	2301      	movs	r3, #1
 8002116:	73fb      	strb	r3, [r7, #15]
 8002118:	e001      	b.n	800211e <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800211a:	2301      	movs	r3, #1
 800211c:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 800211e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002120:	4618      	mov	r0, r3
 8002122:	3710      	adds	r7, #16
 8002124:	46bd      	mov	sp, r7
 8002126:	bd80      	pop	{r7, pc}
 8002128:	2000018c 	.word	0x2000018c
 800212c:	20000184 	.word	0x20000184
 8002130:	20000188 	.word	0x20000188

08002134 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002134:	b480      	push	{r7}
 8002136:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002138:	4b05      	ldr	r3, [pc, #20]	@ (8002150 <HAL_IncTick+0x1c>)
 800213a:	681a      	ldr	r2, [r3, #0]
 800213c:	4b05      	ldr	r3, [pc, #20]	@ (8002154 <HAL_IncTick+0x20>)
 800213e:	681b      	ldr	r3, [r3, #0]
 8002140:	4413      	add	r3, r2
 8002142:	4a03      	ldr	r2, [pc, #12]	@ (8002150 <HAL_IncTick+0x1c>)
 8002144:	6013      	str	r3, [r2, #0]
}
 8002146:	bf00      	nop
 8002148:	46bd      	mov	sp, r7
 800214a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800214e:	4770      	bx	lr
 8002150:	20000b88 	.word	0x20000b88
 8002154:	2000018c 	.word	0x2000018c

08002158 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002158:	b480      	push	{r7}
 800215a:	af00      	add	r7, sp, #0
  return uwTick;
 800215c:	4b03      	ldr	r3, [pc, #12]	@ (800216c <HAL_GetTick+0x14>)
 800215e:	681b      	ldr	r3, [r3, #0]
}
 8002160:	4618      	mov	r0, r3
 8002162:	46bd      	mov	sp, r7
 8002164:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002168:	4770      	bx	lr
 800216a:	bf00      	nop
 800216c:	20000b88 	.word	0x20000b88

08002170 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002170:	b580      	push	{r7, lr}
 8002172:	b084      	sub	sp, #16
 8002174:	af00      	add	r7, sp, #0
 8002176:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002178:	f7ff ffee 	bl	8002158 <HAL_GetTick>
 800217c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800217e:	687b      	ldr	r3, [r7, #4]
 8002180:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002182:	68fb      	ldr	r3, [r7, #12]
 8002184:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002188:	d004      	beq.n	8002194 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800218a:	4b09      	ldr	r3, [pc, #36]	@ (80021b0 <HAL_Delay+0x40>)
 800218c:	681b      	ldr	r3, [r3, #0]
 800218e:	68fa      	ldr	r2, [r7, #12]
 8002190:	4413      	add	r3, r2
 8002192:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8002194:	bf00      	nop
 8002196:	f7ff ffdf 	bl	8002158 <HAL_GetTick>
 800219a:	4602      	mov	r2, r0
 800219c:	68bb      	ldr	r3, [r7, #8]
 800219e:	1ad3      	subs	r3, r2, r3
 80021a0:	68fa      	ldr	r2, [r7, #12]
 80021a2:	429a      	cmp	r2, r3
 80021a4:	d8f7      	bhi.n	8002196 <HAL_Delay+0x26>
  {
  }
}
 80021a6:	bf00      	nop
 80021a8:	bf00      	nop
 80021aa:	3710      	adds	r7, #16
 80021ac:	46bd      	mov	sp, r7
 80021ae:	bd80      	pop	{r7, pc}
 80021b0:	2000018c 	.word	0x2000018c

080021b4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80021b4:	b480      	push	{r7}
 80021b6:	b085      	sub	sp, #20
 80021b8:	af00      	add	r7, sp, #0
 80021ba:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80021bc:	687b      	ldr	r3, [r7, #4]
 80021be:	f003 0307 	and.w	r3, r3, #7
 80021c2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80021c4:	4b0c      	ldr	r3, [pc, #48]	@ (80021f8 <__NVIC_SetPriorityGrouping+0x44>)
 80021c6:	68db      	ldr	r3, [r3, #12]
 80021c8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80021ca:	68ba      	ldr	r2, [r7, #8]
 80021cc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80021d0:	4013      	ands	r3, r2
 80021d2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80021d4:	68fb      	ldr	r3, [r7, #12]
 80021d6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80021d8:	68bb      	ldr	r3, [r7, #8]
 80021da:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80021dc:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80021e0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80021e4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80021e6:	4a04      	ldr	r2, [pc, #16]	@ (80021f8 <__NVIC_SetPriorityGrouping+0x44>)
 80021e8:	68bb      	ldr	r3, [r7, #8]
 80021ea:	60d3      	str	r3, [r2, #12]
}
 80021ec:	bf00      	nop
 80021ee:	3714      	adds	r7, #20
 80021f0:	46bd      	mov	sp, r7
 80021f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80021f6:	4770      	bx	lr
 80021f8:	e000ed00 	.word	0xe000ed00

080021fc <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80021fc:	b480      	push	{r7}
 80021fe:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002200:	4b04      	ldr	r3, [pc, #16]	@ (8002214 <__NVIC_GetPriorityGrouping+0x18>)
 8002202:	68db      	ldr	r3, [r3, #12]
 8002204:	0a1b      	lsrs	r3, r3, #8
 8002206:	f003 0307 	and.w	r3, r3, #7
}
 800220a:	4618      	mov	r0, r3
 800220c:	46bd      	mov	sp, r7
 800220e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002212:	4770      	bx	lr
 8002214:	e000ed00 	.word	0xe000ed00

08002218 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
 800221e:	4603      	mov	r3, r0
 8002220:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002222:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002226:	2b00      	cmp	r3, #0
 8002228:	db0b      	blt.n	8002242 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800222a:	79fb      	ldrb	r3, [r7, #7]
 800222c:	f003 021f 	and.w	r2, r3, #31
 8002230:	4907      	ldr	r1, [pc, #28]	@ (8002250 <__NVIC_EnableIRQ+0x38>)
 8002232:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002236:	095b      	lsrs	r3, r3, #5
 8002238:	2001      	movs	r0, #1
 800223a:	fa00 f202 	lsl.w	r2, r0, r2
 800223e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002242:	bf00      	nop
 8002244:	370c      	adds	r7, #12
 8002246:	46bd      	mov	sp, r7
 8002248:	f85d 7b04 	ldr.w	r7, [sp], #4
 800224c:	4770      	bx	lr
 800224e:	bf00      	nop
 8002250:	e000e100 	.word	0xe000e100

08002254 <__NVIC_DisableIRQ>:
  \details Disables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002254:	b480      	push	{r7}
 8002256:	b083      	sub	sp, #12
 8002258:	af00      	add	r7, sp, #0
 800225a:	4603      	mov	r3, r0
 800225c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800225e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002262:	2b00      	cmp	r3, #0
 8002264:	db12      	blt.n	800228c <__NVIC_DisableIRQ+0x38>
  {
    NVIC->ICER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8002266:	79fb      	ldrb	r3, [r7, #7]
 8002268:	f003 021f 	and.w	r2, r3, #31
 800226c:	490a      	ldr	r1, [pc, #40]	@ (8002298 <__NVIC_DisableIRQ+0x44>)
 800226e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002272:	095b      	lsrs	r3, r3, #5
 8002274:	2001      	movs	r0, #1
 8002276:	fa00 f202 	lsl.w	r2, r0, r2
 800227a:	3320      	adds	r3, #32
 800227c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  \details Acts as a special kind of Data Memory Barrier.
           It completes when all explicit memory accesses before this instruction complete.
 */
__STATIC_FORCEINLINE void __DSB(void)
{
  __ASM volatile ("dsb 0xF":::"memory");
 8002280:	f3bf 8f4f 	dsb	sy
}
 8002284:	bf00      	nop
  __ASM volatile ("isb 0xF":::"memory");
 8002286:	f3bf 8f6f 	isb	sy
}
 800228a:	bf00      	nop
    __DSB();
    __ISB();
  }
}
 800228c:	bf00      	nop
 800228e:	370c      	adds	r7, #12
 8002290:	46bd      	mov	sp, r7
 8002292:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002296:	4770      	bx	lr
 8002298:	e000e100 	.word	0xe000e100

0800229c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 800229c:	b480      	push	{r7}
 800229e:	b083      	sub	sp, #12
 80022a0:	af00      	add	r7, sp, #0
 80022a2:	4603      	mov	r3, r0
 80022a4:	6039      	str	r1, [r7, #0]
 80022a6:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80022a8:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ac:	2b00      	cmp	r3, #0
 80022ae:	db0a      	blt.n	80022c6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022b0:	683b      	ldr	r3, [r7, #0]
 80022b2:	b2da      	uxtb	r2, r3
 80022b4:	490c      	ldr	r1, [pc, #48]	@ (80022e8 <__NVIC_SetPriority+0x4c>)
 80022b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80022ba:	0112      	lsls	r2, r2, #4
 80022bc:	b2d2      	uxtb	r2, r2
 80022be:	440b      	add	r3, r1
 80022c0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80022c4:	e00a      	b.n	80022dc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80022c6:	683b      	ldr	r3, [r7, #0]
 80022c8:	b2da      	uxtb	r2, r3
 80022ca:	4908      	ldr	r1, [pc, #32]	@ (80022ec <__NVIC_SetPriority+0x50>)
 80022cc:	79fb      	ldrb	r3, [r7, #7]
 80022ce:	f003 030f 	and.w	r3, r3, #15
 80022d2:	3b04      	subs	r3, #4
 80022d4:	0112      	lsls	r2, r2, #4
 80022d6:	b2d2      	uxtb	r2, r2
 80022d8:	440b      	add	r3, r1
 80022da:	761a      	strb	r2, [r3, #24]
}
 80022dc:	bf00      	nop
 80022de:	370c      	adds	r7, #12
 80022e0:	46bd      	mov	sp, r7
 80022e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022e6:	4770      	bx	lr
 80022e8:	e000e100 	.word	0xe000e100
 80022ec:	e000ed00 	.word	0xe000ed00

080022f0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80022f0:	b480      	push	{r7}
 80022f2:	b089      	sub	sp, #36	@ 0x24
 80022f4:	af00      	add	r7, sp, #0
 80022f6:	60f8      	str	r0, [r7, #12]
 80022f8:	60b9      	str	r1, [r7, #8]
 80022fa:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80022fc:	68fb      	ldr	r3, [r7, #12]
 80022fe:	f003 0307 	and.w	r3, r3, #7
 8002302:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002304:	69fb      	ldr	r3, [r7, #28]
 8002306:	f1c3 0307 	rsb	r3, r3, #7
 800230a:	2b04      	cmp	r3, #4
 800230c:	bf28      	it	cs
 800230e:	2304      	movcs	r3, #4
 8002310:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002312:	69fb      	ldr	r3, [r7, #28]
 8002314:	3304      	adds	r3, #4
 8002316:	2b06      	cmp	r3, #6
 8002318:	d902      	bls.n	8002320 <NVIC_EncodePriority+0x30>
 800231a:	69fb      	ldr	r3, [r7, #28]
 800231c:	3b03      	subs	r3, #3
 800231e:	e000      	b.n	8002322 <NVIC_EncodePriority+0x32>
 8002320:	2300      	movs	r3, #0
 8002322:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002324:	f04f 32ff 	mov.w	r2, #4294967295
 8002328:	69bb      	ldr	r3, [r7, #24]
 800232a:	fa02 f303 	lsl.w	r3, r2, r3
 800232e:	43da      	mvns	r2, r3
 8002330:	68bb      	ldr	r3, [r7, #8]
 8002332:	401a      	ands	r2, r3
 8002334:	697b      	ldr	r3, [r7, #20]
 8002336:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002338:	f04f 31ff 	mov.w	r1, #4294967295
 800233c:	697b      	ldr	r3, [r7, #20]
 800233e:	fa01 f303 	lsl.w	r3, r1, r3
 8002342:	43d9      	mvns	r1, r3
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002348:	4313      	orrs	r3, r2
         );
}
 800234a:	4618      	mov	r0, r3
 800234c:	3724      	adds	r7, #36	@ 0x24
 800234e:	46bd      	mov	sp, r7
 8002350:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002354:	4770      	bx	lr
	...

08002358 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002358:	b580      	push	{r7, lr}
 800235a:	b082      	sub	sp, #8
 800235c:	af00      	add	r7, sp, #0
 800235e:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	3b01      	subs	r3, #1
 8002364:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8002368:	d301      	bcc.n	800236e <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 800236a:	2301      	movs	r3, #1
 800236c:	e00f      	b.n	800238e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800236e:	4a0a      	ldr	r2, [pc, #40]	@ (8002398 <SysTick_Config+0x40>)
 8002370:	687b      	ldr	r3, [r7, #4]
 8002372:	3b01      	subs	r3, #1
 8002374:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002376:	210f      	movs	r1, #15
 8002378:	f04f 30ff 	mov.w	r0, #4294967295
 800237c:	f7ff ff8e 	bl	800229c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002380:	4b05      	ldr	r3, [pc, #20]	@ (8002398 <SysTick_Config+0x40>)
 8002382:	2200      	movs	r2, #0
 8002384:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002386:	4b04      	ldr	r3, [pc, #16]	@ (8002398 <SysTick_Config+0x40>)
 8002388:	2207      	movs	r2, #7
 800238a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 800238c:	2300      	movs	r3, #0
}
 800238e:	4618      	mov	r0, r3
 8002390:	3708      	adds	r7, #8
 8002392:	46bd      	mov	sp, r7
 8002394:	bd80      	pop	{r7, pc}
 8002396:	bf00      	nop
 8002398:	e000e010 	.word	0xe000e010

0800239c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 800239c:	b580      	push	{r7, lr}
 800239e:	b082      	sub	sp, #8
 80023a0:	af00      	add	r7, sp, #0
 80023a2:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80023a4:	6878      	ldr	r0, [r7, #4]
 80023a6:	f7ff ff05 	bl	80021b4 <__NVIC_SetPriorityGrouping>
}
 80023aa:	bf00      	nop
 80023ac:	3708      	adds	r7, #8
 80023ae:	46bd      	mov	sp, r7
 80023b0:	bd80      	pop	{r7, pc}

080023b2 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80023b2:	b580      	push	{r7, lr}
 80023b4:	b086      	sub	sp, #24
 80023b6:	af00      	add	r7, sp, #0
 80023b8:	4603      	mov	r3, r0
 80023ba:	60b9      	str	r1, [r7, #8]
 80023bc:	607a      	str	r2, [r7, #4]
 80023be:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80023c0:	f7ff ff1c 	bl	80021fc <__NVIC_GetPriorityGrouping>
 80023c4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80023c6:	687a      	ldr	r2, [r7, #4]
 80023c8:	68b9      	ldr	r1, [r7, #8]
 80023ca:	6978      	ldr	r0, [r7, #20]
 80023cc:	f7ff ff90 	bl	80022f0 <NVIC_EncodePriority>
 80023d0:	4602      	mov	r2, r0
 80023d2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80023d6:	4611      	mov	r1, r2
 80023d8:	4618      	mov	r0, r3
 80023da:	f7ff ff5f 	bl	800229c <__NVIC_SetPriority>
}
 80023de:	bf00      	nop
 80023e0:	3718      	adds	r7, #24
 80023e2:	46bd      	mov	sp, r7
 80023e4:	bd80      	pop	{r7, pc}

080023e6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80023e6:	b580      	push	{r7, lr}
 80023e8:	b082      	sub	sp, #8
 80023ea:	af00      	add	r7, sp, #0
 80023ec:	4603      	mov	r3, r0
 80023ee:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80023f0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80023f4:	4618      	mov	r0, r3
 80023f6:	f7ff ff0f 	bl	8002218 <__NVIC_EnableIRQ>
}
 80023fa:	bf00      	nop
 80023fc:	3708      	adds	r7, #8
 80023fe:	46bd      	mov	sp, r7
 8002400:	bd80      	pop	{r7, pc}

08002402 <HAL_NVIC_DisableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_DisableIRQ(IRQn_Type IRQn)
{
 8002402:	b580      	push	{r7, lr}
 8002404:	b082      	sub	sp, #8
 8002406:	af00      	add	r7, sp, #0
 8002408:	4603      	mov	r3, r0
 800240a:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Disable interrupt */
  NVIC_DisableIRQ(IRQn);
 800240c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002410:	4618      	mov	r0, r3
 8002412:	f7ff ff1f 	bl	8002254 <__NVIC_DisableIRQ>
}
 8002416:	bf00      	nop
 8002418:	3708      	adds	r7, #8
 800241a:	46bd      	mov	sp, r7
 800241c:	bd80      	pop	{r7, pc}

0800241e <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 800241e:	b580      	push	{r7, lr}
 8002420:	b082      	sub	sp, #8
 8002422:	af00      	add	r7, sp, #0
 8002424:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002426:	6878      	ldr	r0, [r7, #4]
 8002428:	f7ff ff96 	bl	8002358 <SysTick_Config>
 800242c:	4603      	mov	r3, r0
}
 800242e:	4618      	mov	r0, r3
 8002430:	3708      	adds	r7, #8
 8002432:	46bd      	mov	sp, r7
 8002434:	bd80      	pop	{r7, pc}
	...

08002438 <HAL_CRC_Init>:
  *         parameters in the CRC_InitTypeDef and create the associated handle.
  * @param  hcrc CRC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRC_Init(CRC_HandleTypeDef *hcrc)
{
 8002438:	b580      	push	{r7, lr}
 800243a:	b082      	sub	sp, #8
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  /* Check the CRC handle allocation */
  if (hcrc == NULL)
 8002440:	687b      	ldr	r3, [r7, #4]
 8002442:	2b00      	cmp	r3, #0
 8002444:	d101      	bne.n	800244a <HAL_CRC_Init+0x12>
  {
    return HAL_ERROR;
 8002446:	2301      	movs	r3, #1
 8002448:	e054      	b.n	80024f4 <HAL_CRC_Init+0xbc>
  }

  /* Check the parameters */
  assert_param(IS_CRC_ALL_INSTANCE(hcrc->Instance));

  if (hcrc->State == HAL_CRC_STATE_RESET)
 800244a:	687b      	ldr	r3, [r7, #4]
 800244c:	7f5b      	ldrb	r3, [r3, #29]
 800244e:	b2db      	uxtb	r3, r3
 8002450:	2b00      	cmp	r3, #0
 8002452:	d105      	bne.n	8002460 <HAL_CRC_Init+0x28>
  {
    /* Allocate lock resource and initialize it */
    hcrc->Lock = HAL_UNLOCKED;
 8002454:	687b      	ldr	r3, [r7, #4]
 8002456:	2200      	movs	r2, #0
 8002458:	771a      	strb	r2, [r3, #28]
    /* Init the low level hardware */
    HAL_CRC_MspInit(hcrc);
 800245a:	6878      	ldr	r0, [r7, #4]
 800245c:	f7ff f9f4 	bl	8001848 <HAL_CRC_MspInit>
  }

  hcrc->State = HAL_CRC_STATE_BUSY;
 8002460:	687b      	ldr	r3, [r7, #4]
 8002462:	2202      	movs	r2, #2
 8002464:	775a      	strb	r2, [r3, #29]

  /* check whether or not non-default generating polynomial has been
   * picked up by user */
  assert_param(IS_DEFAULT_POLYNOMIAL(hcrc->Init.DefaultPolynomialUse));
  if (hcrc->Init.DefaultPolynomialUse == DEFAULT_POLYNOMIAL_ENABLE)
 8002466:	687b      	ldr	r3, [r7, #4]
 8002468:	791b      	ldrb	r3, [r3, #4]
 800246a:	2b00      	cmp	r3, #0
 800246c:	d10c      	bne.n	8002488 <HAL_CRC_Init+0x50>
  {
    /* initialize peripheral with default generating polynomial */
    WRITE_REG(hcrc->Instance->POL, DEFAULT_CRC32_POLY);
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	681b      	ldr	r3, [r3, #0]
 8002472:	4a22      	ldr	r2, [pc, #136]	@ (80024fc <HAL_CRC_Init+0xc4>)
 8002474:	615a      	str	r2, [r3, #20]
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, CRC_POLYLENGTH_32B);
 8002476:	687b      	ldr	r3, [r7, #4]
 8002478:	681b      	ldr	r3, [r3, #0]
 800247a:	689a      	ldr	r2, [r3, #8]
 800247c:	687b      	ldr	r3, [r7, #4]
 800247e:	681b      	ldr	r3, [r3, #0]
 8002480:	f022 0218 	bic.w	r2, r2, #24
 8002484:	609a      	str	r2, [r3, #8]
 8002486:	e00c      	b.n	80024a2 <HAL_CRC_Init+0x6a>
  }
  else
  {
    /* initialize CRC peripheral with generating polynomial defined by user */
    if (HAL_CRCEx_Polynomial_Set(hcrc, hcrc->Init.GeneratingPolynomial, hcrc->Init.CRCLength) != HAL_OK)
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	6899      	ldr	r1, [r3, #8]
 800248c:	687b      	ldr	r3, [r7, #4]
 800248e:	68db      	ldr	r3, [r3, #12]
 8002490:	461a      	mov	r2, r3
 8002492:	6878      	ldr	r0, [r7, #4]
 8002494:	f000 f94a 	bl	800272c <HAL_CRCEx_Polynomial_Set>
 8002498:	4603      	mov	r3, r0
 800249a:	2b00      	cmp	r3, #0
 800249c:	d001      	beq.n	80024a2 <HAL_CRC_Init+0x6a>
    {
      return HAL_ERROR;
 800249e:	2301      	movs	r3, #1
 80024a0:	e028      	b.n	80024f4 <HAL_CRC_Init+0xbc>
  }

  /* check whether or not non-default CRC initial value has been
   * picked up by user */
  assert_param(IS_DEFAULT_INIT_VALUE(hcrc->Init.DefaultInitValueUse));
  if (hcrc->Init.DefaultInitValueUse == DEFAULT_INIT_VALUE_ENABLE)
 80024a2:	687b      	ldr	r3, [r7, #4]
 80024a4:	795b      	ldrb	r3, [r3, #5]
 80024a6:	2b00      	cmp	r3, #0
 80024a8:	d105      	bne.n	80024b6 <HAL_CRC_Init+0x7e>
  {
    WRITE_REG(hcrc->Instance->INIT, DEFAULT_CRC_INITVALUE);
 80024aa:	687b      	ldr	r3, [r7, #4]
 80024ac:	681b      	ldr	r3, [r3, #0]
 80024ae:	f04f 32ff 	mov.w	r2, #4294967295
 80024b2:	611a      	str	r2, [r3, #16]
 80024b4:	e004      	b.n	80024c0 <HAL_CRC_Init+0x88>
  }
  else
  {
    WRITE_REG(hcrc->Instance->INIT, hcrc->Init.InitValue);
 80024b6:	687b      	ldr	r3, [r7, #4]
 80024b8:	681b      	ldr	r3, [r3, #0]
 80024ba:	687a      	ldr	r2, [r7, #4]
 80024bc:	6912      	ldr	r2, [r2, #16]
 80024be:	611a      	str	r2, [r3, #16]
  }


  /* set input data inversion mode */
  assert_param(IS_CRC_INPUTDATA_INVERSION_MODE(hcrc->Init.InputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_IN, hcrc->Init.InputDataInversionMode);
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	689b      	ldr	r3, [r3, #8]
 80024c6:	f023 0160 	bic.w	r1, r3, #96	@ 0x60
 80024ca:	687b      	ldr	r3, [r7, #4]
 80024cc:	695a      	ldr	r2, [r3, #20]
 80024ce:	687b      	ldr	r3, [r7, #4]
 80024d0:	681b      	ldr	r3, [r3, #0]
 80024d2:	430a      	orrs	r2, r1
 80024d4:	609a      	str	r2, [r3, #8]

  /* set output data inversion mode */
  assert_param(IS_CRC_OUTPUTDATA_INVERSION_MODE(hcrc->Init.OutputDataInversionMode));
  MODIFY_REG(hcrc->Instance->CR, CRC_CR_REV_OUT, hcrc->Init.OutputDataInversionMode);
 80024d6:	687b      	ldr	r3, [r7, #4]
 80024d8:	681b      	ldr	r3, [r3, #0]
 80024da:	689b      	ldr	r3, [r3, #8]
 80024dc:	f023 0180 	bic.w	r1, r3, #128	@ 0x80
 80024e0:	687b      	ldr	r3, [r7, #4]
 80024e2:	699a      	ldr	r2, [r3, #24]
 80024e4:	687b      	ldr	r3, [r7, #4]
 80024e6:	681b      	ldr	r3, [r3, #0]
 80024e8:	430a      	orrs	r2, r1
 80024ea:	609a      	str	r2, [r3, #8]
  /* makes sure the input data format (bytes, halfwords or words stream)
   * is properly specified by user */
  assert_param(IS_CRC_INPUTDATA_FORMAT(hcrc->InputDataFormat));

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 80024ec:	687b      	ldr	r3, [r7, #4]
 80024ee:	2201      	movs	r2, #1
 80024f0:	775a      	strb	r2, [r3, #29]

  /* Return function status */
  return HAL_OK;
 80024f2:	2300      	movs	r3, #0
}
 80024f4:	4618      	mov	r0, r3
 80024f6:	3708      	adds	r7, #8
 80024f8:	46bd      	mov	sp, r7
 80024fa:	bd80      	pop	{r7, pc}
 80024fc:	04c11db7 	.word	0x04c11db7

08002500 <HAL_CRC_Calculate>:
  *        and the API will internally adjust its input data processing based on the
  *        handle field hcrc->InputDataFormat.
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
uint32_t HAL_CRC_Calculate(CRC_HandleTypeDef *hcrc, uint32_t pBuffer[], uint32_t BufferLength)
{
 8002500:	b580      	push	{r7, lr}
 8002502:	b086      	sub	sp, #24
 8002504:	af00      	add	r7, sp, #0
 8002506:	60f8      	str	r0, [r7, #12]
 8002508:	60b9      	str	r1, [r7, #8]
 800250a:	607a      	str	r2, [r7, #4]
  uint32_t index;      /* CRC input data buffer index */
  uint32_t temp = 0U;  /* CRC output (read from hcrc->Instance->DR register) */
 800250c:	2300      	movs	r3, #0
 800250e:	613b      	str	r3, [r7, #16]

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_BUSY;
 8002510:	68fb      	ldr	r3, [r7, #12]
 8002512:	2202      	movs	r2, #2
 8002514:	775a      	strb	r2, [r3, #29]

  /* Reset CRC Calculation Unit (hcrc->Instance->INIT is
  *  written in hcrc->Instance->DR) */
  __HAL_CRC_DR_RESET(hcrc);
 8002516:	68fb      	ldr	r3, [r7, #12]
 8002518:	681b      	ldr	r3, [r3, #0]
 800251a:	689a      	ldr	r2, [r3, #8]
 800251c:	68fb      	ldr	r3, [r7, #12]
 800251e:	681b      	ldr	r3, [r3, #0]
 8002520:	f042 0201 	orr.w	r2, r2, #1
 8002524:	609a      	str	r2, [r3, #8]

  switch (hcrc->InputDataFormat)
 8002526:	68fb      	ldr	r3, [r7, #12]
 8002528:	6a1b      	ldr	r3, [r3, #32]
 800252a:	2b03      	cmp	r3, #3
 800252c:	d006      	beq.n	800253c <HAL_CRC_Calculate+0x3c>
 800252e:	2b03      	cmp	r3, #3
 8002530:	d829      	bhi.n	8002586 <HAL_CRC_Calculate+0x86>
 8002532:	2b01      	cmp	r3, #1
 8002534:	d019      	beq.n	800256a <HAL_CRC_Calculate+0x6a>
 8002536:	2b02      	cmp	r3, #2
 8002538:	d01e      	beq.n	8002578 <HAL_CRC_Calculate+0x78>
      /* Specific 16-bit input data handling  */
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
      break;

    default:
      break;
 800253a:	e024      	b.n	8002586 <HAL_CRC_Calculate+0x86>
      for (index = 0U; index < BufferLength; index++)
 800253c:	2300      	movs	r3, #0
 800253e:	617b      	str	r3, [r7, #20]
 8002540:	e00a      	b.n	8002558 <HAL_CRC_Calculate+0x58>
        hcrc->Instance->DR = pBuffer[index];
 8002542:	697b      	ldr	r3, [r7, #20]
 8002544:	009b      	lsls	r3, r3, #2
 8002546:	68ba      	ldr	r2, [r7, #8]
 8002548:	441a      	add	r2, r3
 800254a:	68fb      	ldr	r3, [r7, #12]
 800254c:	681b      	ldr	r3, [r3, #0]
 800254e:	6812      	ldr	r2, [r2, #0]
 8002550:	601a      	str	r2, [r3, #0]
      for (index = 0U; index < BufferLength; index++)
 8002552:	697b      	ldr	r3, [r7, #20]
 8002554:	3301      	adds	r3, #1
 8002556:	617b      	str	r3, [r7, #20]
 8002558:	697a      	ldr	r2, [r7, #20]
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	429a      	cmp	r2, r3
 800255e:	d3f0      	bcc.n	8002542 <HAL_CRC_Calculate+0x42>
      temp = hcrc->Instance->DR;
 8002560:	68fb      	ldr	r3, [r7, #12]
 8002562:	681b      	ldr	r3, [r3, #0]
 8002564:	681b      	ldr	r3, [r3, #0]
 8002566:	613b      	str	r3, [r7, #16]
      break;
 8002568:	e00e      	b.n	8002588 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_8(hcrc, (uint8_t *)pBuffer, BufferLength);
 800256a:	687a      	ldr	r2, [r7, #4]
 800256c:	68b9      	ldr	r1, [r7, #8]
 800256e:	68f8      	ldr	r0, [r7, #12]
 8002570:	f000 f812 	bl	8002598 <CRC_Handle_8>
 8002574:	6138      	str	r0, [r7, #16]
      break;
 8002576:	e007      	b.n	8002588 <HAL_CRC_Calculate+0x88>
      temp = CRC_Handle_16(hcrc, (uint16_t *)(void *)pBuffer, BufferLength);    /* Derogation MisraC2012 R.11.5 */
 8002578:	687a      	ldr	r2, [r7, #4]
 800257a:	68b9      	ldr	r1, [r7, #8]
 800257c:	68f8      	ldr	r0, [r7, #12]
 800257e:	f000 f89b 	bl	80026b8 <CRC_Handle_16>
 8002582:	6138      	str	r0, [r7, #16]
      break;
 8002584:	e000      	b.n	8002588 <HAL_CRC_Calculate+0x88>
      break;
 8002586:	bf00      	nop
  }

  /* Change CRC peripheral state */
  hcrc->State = HAL_CRC_STATE_READY;
 8002588:	68fb      	ldr	r3, [r7, #12]
 800258a:	2201      	movs	r2, #1
 800258c:	775a      	strb	r2, [r3, #29]

  /* Return the CRC computed value */
  return temp;
 800258e:	693b      	ldr	r3, [r7, #16]
}
 8002590:	4618      	mov	r0, r3
 8002592:	3718      	adds	r7, #24
 8002594:	46bd      	mov	sp, r7
 8002596:	bd80      	pop	{r7, pc}

08002598 <CRC_Handle_8>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_8(CRC_HandleTypeDef *hcrc, uint8_t pBuffer[], uint32_t BufferLength)
{
 8002598:	b480      	push	{r7}
 800259a:	b089      	sub	sp, #36	@ 0x24
 800259c:	af00      	add	r7, sp, #0
 800259e:	60f8      	str	r0, [r7, #12]
 80025a0:	60b9      	str	r1, [r7, #8]
 80025a2:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 4 bytes are entered in a row with a single word write,
   * last bytes must be carefully fed to the CRC calculator to ensure a correct type
   * handling by the peripheral */
  for (i = 0U; i < (BufferLength / 4U); i++)
 80025a4:	2300      	movs	r3, #0
 80025a6:	61fb      	str	r3, [r7, #28]
 80025a8:	e023      	b.n	80025f2 <CRC_Handle_8+0x5a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80025aa:	69fb      	ldr	r3, [r7, #28]
 80025ac:	009b      	lsls	r3, r3, #2
 80025ae:	68ba      	ldr	r2, [r7, #8]
 80025b0:	4413      	add	r3, r2
 80025b2:	781b      	ldrb	r3, [r3, #0]
 80025b4:	061a      	lsls	r2, r3, #24
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	009b      	lsls	r3, r3, #2
 80025ba:	3301      	adds	r3, #1
 80025bc:	68b9      	ldr	r1, [r7, #8]
 80025be:	440b      	add	r3, r1
 80025c0:	781b      	ldrb	r3, [r3, #0]
 80025c2:	041b      	lsls	r3, r3, #16
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80025c4:	431a      	orrs	r2, r3
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 80025c6:	69fb      	ldr	r3, [r7, #28]
 80025c8:	009b      	lsls	r3, r3, #2
 80025ca:	3302      	adds	r3, #2
 80025cc:	68b9      	ldr	r1, [r7, #8]
 80025ce:	440b      	add	r3, r1
 80025d0:	781b      	ldrb	r3, [r3, #0]
 80025d2:	021b      	lsls	r3, r3, #8
                         ((uint32_t)pBuffer[(4U * i) + 1U] << 16U) | \
 80025d4:	431a      	orrs	r2, r3
                         (uint32_t)pBuffer[(4U * i) + 3U];
 80025d6:	69fb      	ldr	r3, [r7, #28]
 80025d8:	009b      	lsls	r3, r3, #2
 80025da:	3303      	adds	r3, #3
 80025dc:	68b9      	ldr	r1, [r7, #8]
 80025de:	440b      	add	r3, r1
 80025e0:	781b      	ldrb	r3, [r3, #0]
 80025e2:	4619      	mov	r1, r3
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	681b      	ldr	r3, [r3, #0]
                         ((uint32_t)pBuffer[(4U * i) + 2U] << 8U)  | \
 80025e8:	430a      	orrs	r2, r1
    hcrc->Instance->DR = ((uint32_t)pBuffer[4U * i] << 24U) | \
 80025ea:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 4U); i++)
 80025ec:	69fb      	ldr	r3, [r7, #28]
 80025ee:	3301      	adds	r3, #1
 80025f0:	61fb      	str	r3, [r7, #28]
 80025f2:	687b      	ldr	r3, [r7, #4]
 80025f4:	089b      	lsrs	r3, r3, #2
 80025f6:	69fa      	ldr	r2, [r7, #28]
 80025f8:	429a      	cmp	r2, r3
 80025fa:	d3d6      	bcc.n	80025aa <CRC_Handle_8+0x12>
  }
  /* last bytes specific handling */
  if ((BufferLength % 4U) != 0U)
 80025fc:	687b      	ldr	r3, [r7, #4]
 80025fe:	f003 0303 	and.w	r3, r3, #3
 8002602:	2b00      	cmp	r3, #0
 8002604:	d04f      	beq.n	80026a6 <CRC_Handle_8+0x10e>
  {
    if ((BufferLength % 4U) == 1U)
 8002606:	687b      	ldr	r3, [r7, #4]
 8002608:	f003 0303 	and.w	r3, r3, #3
 800260c:	2b01      	cmp	r3, #1
 800260e:	d107      	bne.n	8002620 <CRC_Handle_8+0x88>
    {
      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[4U * i];         /* Derogation MisraC2012 R.11.5 */
 8002610:	69fb      	ldr	r3, [r7, #28]
 8002612:	009b      	lsls	r3, r3, #2
 8002614:	68ba      	ldr	r2, [r7, #8]
 8002616:	4413      	add	r3, r2
 8002618:	68fa      	ldr	r2, [r7, #12]
 800261a:	6812      	ldr	r2, [r2, #0]
 800261c:	781b      	ldrb	r3, [r3, #0]
 800261e:	7013      	strb	r3, [r2, #0]
    }
    if ((BufferLength % 4U) == 2U)
 8002620:	687b      	ldr	r3, [r7, #4]
 8002622:	f003 0303 	and.w	r3, r3, #3
 8002626:	2b02      	cmp	r3, #2
 8002628:	d117      	bne.n	800265a <CRC_Handle_8+0xc2>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 800262a:	69fb      	ldr	r3, [r7, #28]
 800262c:	009b      	lsls	r3, r3, #2
 800262e:	68ba      	ldr	r2, [r7, #8]
 8002630:	4413      	add	r3, r2
 8002632:	781b      	ldrb	r3, [r3, #0]
 8002634:	b21b      	sxth	r3, r3
 8002636:	021b      	lsls	r3, r3, #8
 8002638:	b21a      	sxth	r2, r3
 800263a:	69fb      	ldr	r3, [r7, #28]
 800263c:	009b      	lsls	r3, r3, #2
 800263e:	3301      	adds	r3, #1
 8002640:	68b9      	ldr	r1, [r7, #8]
 8002642:	440b      	add	r3, r1
 8002644:	781b      	ldrb	r3, [r3, #0]
 8002646:	b21b      	sxth	r3, r3
 8002648:	4313      	orrs	r3, r2
 800264a:	b21b      	sxth	r3, r3
 800264c:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 800264e:	68fb      	ldr	r3, [r7, #12]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	617b      	str	r3, [r7, #20]
      *pReg = data;
 8002654:	697b      	ldr	r3, [r7, #20]
 8002656:	8b7a      	ldrh	r2, [r7, #26]
 8002658:	801a      	strh	r2, [r3, #0]
    }
    if ((BufferLength % 4U) == 3U)
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	f003 0303 	and.w	r3, r3, #3
 8002660:	2b03      	cmp	r3, #3
 8002662:	d120      	bne.n	80026a6 <CRC_Handle_8+0x10e>
    {
      data = ((uint16_t)(pBuffer[4U * i]) << 8U) | (uint16_t)pBuffer[(4U * i) + 1U];
 8002664:	69fb      	ldr	r3, [r7, #28]
 8002666:	009b      	lsls	r3, r3, #2
 8002668:	68ba      	ldr	r2, [r7, #8]
 800266a:	4413      	add	r3, r2
 800266c:	781b      	ldrb	r3, [r3, #0]
 800266e:	b21b      	sxth	r3, r3
 8002670:	021b      	lsls	r3, r3, #8
 8002672:	b21a      	sxth	r2, r3
 8002674:	69fb      	ldr	r3, [r7, #28]
 8002676:	009b      	lsls	r3, r3, #2
 8002678:	3301      	adds	r3, #1
 800267a:	68b9      	ldr	r1, [r7, #8]
 800267c:	440b      	add	r3, r1
 800267e:	781b      	ldrb	r3, [r3, #0]
 8002680:	b21b      	sxth	r3, r3
 8002682:	4313      	orrs	r3, r2
 8002684:	b21b      	sxth	r3, r3
 8002686:	837b      	strh	r3, [r7, #26]
      pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                    /* Derogation MisraC2012 R.11.5 */
 8002688:	68fb      	ldr	r3, [r7, #12]
 800268a:	681b      	ldr	r3, [r3, #0]
 800268c:	617b      	str	r3, [r7, #20]
      *pReg = data;
 800268e:	697b      	ldr	r3, [r7, #20]
 8002690:	8b7a      	ldrh	r2, [r7, #26]
 8002692:	801a      	strh	r2, [r3, #0]

      *(__IO uint8_t *)(__IO void *)(&hcrc->Instance->DR) = pBuffer[(4U * i) + 2U];  /* Derogation MisraC2012 R.11.5 */
 8002694:	69fb      	ldr	r3, [r7, #28]
 8002696:	009b      	lsls	r3, r3, #2
 8002698:	3302      	adds	r3, #2
 800269a:	68ba      	ldr	r2, [r7, #8]
 800269c:	4413      	add	r3, r2
 800269e:	68fa      	ldr	r2, [r7, #12]
 80026a0:	6812      	ldr	r2, [r2, #0]
 80026a2:	781b      	ldrb	r3, [r3, #0]
 80026a4:	7013      	strb	r3, [r2, #0]
    }
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	681b      	ldr	r3, [r3, #0]
 80026aa:	681b      	ldr	r3, [r3, #0]
}
 80026ac:	4618      	mov	r0, r3
 80026ae:	3724      	adds	r7, #36	@ 0x24
 80026b0:	46bd      	mov	sp, r7
 80026b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026b6:	4770      	bx	lr

080026b8 <CRC_Handle_16>:
  * @param  pBuffer pointer to the input data buffer
  * @param  BufferLength input data buffer length
  * @retval uint32_t CRC (returned value LSBs for CRC shorter than 32 bits)
  */
static uint32_t CRC_Handle_16(CRC_HandleTypeDef *hcrc, uint16_t pBuffer[], uint32_t BufferLength)
{
 80026b8:	b480      	push	{r7}
 80026ba:	b087      	sub	sp, #28
 80026bc:	af00      	add	r7, sp, #0
 80026be:	60f8      	str	r0, [r7, #12]
 80026c0:	60b9      	str	r1, [r7, #8]
 80026c2:	607a      	str	r2, [r7, #4]
  __IO uint16_t *pReg;

  /* Processing time optimization: 2 HalfWords are entered in a row with a single word write,
   * in case of odd length, last HalfWord must be carefully fed to the CRC calculator to ensure
   * a correct type handling by the peripheral */
  for (i = 0U; i < (BufferLength / 2U); i++)
 80026c4:	2300      	movs	r3, #0
 80026c6:	617b      	str	r3, [r7, #20]
 80026c8:	e013      	b.n	80026f2 <CRC_Handle_16+0x3a>
  {
    hcrc->Instance->DR = ((uint32_t)pBuffer[2U * i] << 16U) | (uint32_t)pBuffer[(2U * i) + 1U];
 80026ca:	697b      	ldr	r3, [r7, #20]
 80026cc:	009b      	lsls	r3, r3, #2
 80026ce:	68ba      	ldr	r2, [r7, #8]
 80026d0:	4413      	add	r3, r2
 80026d2:	881b      	ldrh	r3, [r3, #0]
 80026d4:	041a      	lsls	r2, r3, #16
 80026d6:	697b      	ldr	r3, [r7, #20]
 80026d8:	009b      	lsls	r3, r3, #2
 80026da:	3302      	adds	r3, #2
 80026dc:	68b9      	ldr	r1, [r7, #8]
 80026de:	440b      	add	r3, r1
 80026e0:	881b      	ldrh	r3, [r3, #0]
 80026e2:	4619      	mov	r1, r3
 80026e4:	68fb      	ldr	r3, [r7, #12]
 80026e6:	681b      	ldr	r3, [r3, #0]
 80026e8:	430a      	orrs	r2, r1
 80026ea:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < (BufferLength / 2U); i++)
 80026ec:	697b      	ldr	r3, [r7, #20]
 80026ee:	3301      	adds	r3, #1
 80026f0:	617b      	str	r3, [r7, #20]
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	085b      	lsrs	r3, r3, #1
 80026f6:	697a      	ldr	r2, [r7, #20]
 80026f8:	429a      	cmp	r2, r3
 80026fa:	d3e6      	bcc.n	80026ca <CRC_Handle_16+0x12>
  }
  if ((BufferLength % 2U) != 0U)
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	f003 0301 	and.w	r3, r3, #1
 8002702:	2b00      	cmp	r3, #0
 8002704:	d009      	beq.n	800271a <CRC_Handle_16+0x62>
  {
    pReg = (__IO uint16_t *)(__IO void *)(&hcrc->Instance->DR);                 /* Derogation MisraC2012 R.11.5 */
 8002706:	68fb      	ldr	r3, [r7, #12]
 8002708:	681b      	ldr	r3, [r3, #0]
 800270a:	613b      	str	r3, [r7, #16]
    *pReg = pBuffer[2U * i];
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	009b      	lsls	r3, r3, #2
 8002710:	68ba      	ldr	r2, [r7, #8]
 8002712:	4413      	add	r3, r2
 8002714:	881a      	ldrh	r2, [r3, #0]
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	801a      	strh	r2, [r3, #0]
  }

  /* Return the CRC computed value */
  return hcrc->Instance->DR;
 800271a:	68fb      	ldr	r3, [r7, #12]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	681b      	ldr	r3, [r3, #0]
}
 8002720:	4618      	mov	r0, r3
 8002722:	371c      	adds	r7, #28
 8002724:	46bd      	mov	sp, r7
 8002726:	f85d 7b04 	ldr.w	r7, [sp], #4
 800272a:	4770      	bx	lr

0800272c <HAL_CRCEx_Polynomial_Set>:
  *          @arg @ref CRC_POLYLENGTH_16B 16-bit long CRC (generating polynomial of degree 16)
  *          @arg @ref CRC_POLYLENGTH_32B 32-bit long CRC (generating polynomial of degree 32)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_CRCEx_Polynomial_Set(CRC_HandleTypeDef *hcrc, uint32_t Pol, uint32_t PolyLength)
{
 800272c:	b480      	push	{r7}
 800272e:	b087      	sub	sp, #28
 8002730:	af00      	add	r7, sp, #0
 8002732:	60f8      	str	r0, [r7, #12]
 8002734:	60b9      	str	r1, [r7, #8]
 8002736:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002738:	2300      	movs	r3, #0
 800273a:	75fb      	strb	r3, [r7, #23]
  uint32_t msb = 31U; /* polynomial degree is 32 at most, so msb is initialized to max value */
 800273c:	231f      	movs	r3, #31
 800273e:	613b      	str	r3, [r7, #16]

  /* Check the parameters */
  assert_param(IS_CRC_POL_LENGTH(PolyLength));

  /* Ensure that the generating polynomial is odd */
  if ((Pol & (uint32_t)(0x1U)) ==  0U)
 8002740:	68bb      	ldr	r3, [r7, #8]
 8002742:	f003 0301 	and.w	r3, r3, #1
 8002746:	2b00      	cmp	r3, #0
 8002748:	d102      	bne.n	8002750 <HAL_CRCEx_Polynomial_Set+0x24>
  {
    status =  HAL_ERROR;
 800274a:	2301      	movs	r3, #1
 800274c:	75fb      	strb	r3, [r7, #23]
 800274e:	e063      	b.n	8002818 <HAL_CRCEx_Polynomial_Set+0xec>
     * definition. HAL_ERROR is reported if Pol degree is
     * larger than that indicated by PolyLength.
     * Look for MSB position: msb will contain the degree of
     *  the second to the largest polynomial member. E.g., for
     *  X^7 + X^6 + X^5 + X^2 + 1, msb = 6. */
    while ((msb-- > 0U) && ((Pol & ((uint32_t)(0x1U) << (msb & 0x1FU))) == 0U))
 8002750:	bf00      	nop
 8002752:	693b      	ldr	r3, [r7, #16]
 8002754:	1e5a      	subs	r2, r3, #1
 8002756:	613a      	str	r2, [r7, #16]
 8002758:	2b00      	cmp	r3, #0
 800275a:	d009      	beq.n	8002770 <HAL_CRCEx_Polynomial_Set+0x44>
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	f003 031f 	and.w	r3, r3, #31
 8002762:	68ba      	ldr	r2, [r7, #8]
 8002764:	fa22 f303 	lsr.w	r3, r2, r3
 8002768:	f003 0301 	and.w	r3, r3, #1
 800276c:	2b00      	cmp	r3, #0
 800276e:	d0f0      	beq.n	8002752 <HAL_CRCEx_Polynomial_Set+0x26>
    {
    }

    switch (PolyLength)
 8002770:	687b      	ldr	r3, [r7, #4]
 8002772:	2b18      	cmp	r3, #24
 8002774:	d846      	bhi.n	8002804 <HAL_CRCEx_Polynomial_Set+0xd8>
 8002776:	a201      	add	r2, pc, #4	@ (adr r2, 800277c <HAL_CRCEx_Polynomial_Set+0x50>)
 8002778:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800277c:	0800280b 	.word	0x0800280b
 8002780:	08002805 	.word	0x08002805
 8002784:	08002805 	.word	0x08002805
 8002788:	08002805 	.word	0x08002805
 800278c:	08002805 	.word	0x08002805
 8002790:	08002805 	.word	0x08002805
 8002794:	08002805 	.word	0x08002805
 8002798:	08002805 	.word	0x08002805
 800279c:	080027f9 	.word	0x080027f9
 80027a0:	08002805 	.word	0x08002805
 80027a4:	08002805 	.word	0x08002805
 80027a8:	08002805 	.word	0x08002805
 80027ac:	08002805 	.word	0x08002805
 80027b0:	08002805 	.word	0x08002805
 80027b4:	08002805 	.word	0x08002805
 80027b8:	08002805 	.word	0x08002805
 80027bc:	080027ed 	.word	0x080027ed
 80027c0:	08002805 	.word	0x08002805
 80027c4:	08002805 	.word	0x08002805
 80027c8:	08002805 	.word	0x08002805
 80027cc:	08002805 	.word	0x08002805
 80027d0:	08002805 	.word	0x08002805
 80027d4:	08002805 	.word	0x08002805
 80027d8:	08002805 	.word	0x08002805
 80027dc:	080027e1 	.word	0x080027e1
    {

      case CRC_POLYLENGTH_7B:
        if (msb >= HAL_CRC_LENGTH_7B)
 80027e0:	693b      	ldr	r3, [r7, #16]
 80027e2:	2b06      	cmp	r3, #6
 80027e4:	d913      	bls.n	800280e <HAL_CRCEx_Polynomial_Set+0xe2>
        {
          status =   HAL_ERROR;
 80027e6:	2301      	movs	r3, #1
 80027e8:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80027ea:	e010      	b.n	800280e <HAL_CRCEx_Polynomial_Set+0xe2>
      case CRC_POLYLENGTH_8B:
        if (msb >= HAL_CRC_LENGTH_8B)
 80027ec:	693b      	ldr	r3, [r7, #16]
 80027ee:	2b07      	cmp	r3, #7
 80027f0:	d90f      	bls.n	8002812 <HAL_CRCEx_Polynomial_Set+0xe6>
        {
          status =   HAL_ERROR;
 80027f2:	2301      	movs	r3, #1
 80027f4:	75fb      	strb	r3, [r7, #23]
        }
        break;
 80027f6:	e00c      	b.n	8002812 <HAL_CRCEx_Polynomial_Set+0xe6>
      case CRC_POLYLENGTH_16B:
        if (msb >= HAL_CRC_LENGTH_16B)
 80027f8:	693b      	ldr	r3, [r7, #16]
 80027fa:	2b0f      	cmp	r3, #15
 80027fc:	d90b      	bls.n	8002816 <HAL_CRCEx_Polynomial_Set+0xea>
        {
          status =   HAL_ERROR;
 80027fe:	2301      	movs	r3, #1
 8002800:	75fb      	strb	r3, [r7, #23]
        }
        break;
 8002802:	e008      	b.n	8002816 <HAL_CRCEx_Polynomial_Set+0xea>

      case CRC_POLYLENGTH_32B:
        /* no polynomial definition vs. polynomial length issue possible */
        break;
      default:
        status =  HAL_ERROR;
 8002804:	2301      	movs	r3, #1
 8002806:	75fb      	strb	r3, [r7, #23]
        break;
 8002808:	e006      	b.n	8002818 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800280a:	bf00      	nop
 800280c:	e004      	b.n	8002818 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 800280e:	bf00      	nop
 8002810:	e002      	b.n	8002818 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002812:	bf00      	nop
 8002814:	e000      	b.n	8002818 <HAL_CRCEx_Polynomial_Set+0xec>
        break;
 8002816:	bf00      	nop
    }
  }
  if (status == HAL_OK)
 8002818:	7dfb      	ldrb	r3, [r7, #23]
 800281a:	2b00      	cmp	r3, #0
 800281c:	d10d      	bne.n	800283a <HAL_CRCEx_Polynomial_Set+0x10e>
  {
    /* set generating polynomial */
    WRITE_REG(hcrc->Instance->POL, Pol);
 800281e:	68fb      	ldr	r3, [r7, #12]
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	68ba      	ldr	r2, [r7, #8]
 8002824:	615a      	str	r2, [r3, #20]

    /* set generating polynomial size */
    MODIFY_REG(hcrc->Instance->CR, CRC_CR_POLYSIZE, PolyLength);
 8002826:	68fb      	ldr	r3, [r7, #12]
 8002828:	681b      	ldr	r3, [r3, #0]
 800282a:	689b      	ldr	r3, [r3, #8]
 800282c:	f023 0118 	bic.w	r1, r3, #24
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	681b      	ldr	r3, [r3, #0]
 8002834:	687a      	ldr	r2, [r7, #4]
 8002836:	430a      	orrs	r2, r1
 8002838:	609a      	str	r2, [r3, #8]
  }
  /* Return function status */
  return status;
 800283a:	7dfb      	ldrb	r3, [r7, #23]
}
 800283c:	4618      	mov	r0, r3
 800283e:	371c      	adds	r7, #28
 8002840:	46bd      	mov	sp, r7
 8002842:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002846:	4770      	bx	lr

08002848 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8002848:	b580      	push	{r7, lr}
 800284a:	b084      	sub	sp, #16
 800284c:	af00      	add	r7, sp, #0
 800284e:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8002850:	687b      	ldr	r3, [r7, #4]
 8002852:	2b00      	cmp	r3, #0
 8002854:	d101      	bne.n	800285a <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8002856:	2301      	movs	r3, #1
 8002858:	e08d      	b.n	8002976 <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 800285a:	687b      	ldr	r3, [r7, #4]
 800285c:	681b      	ldr	r3, [r3, #0]
 800285e:	461a      	mov	r2, r3
 8002860:	4b47      	ldr	r3, [pc, #284]	@ (8002980 <HAL_DMA_Init+0x138>)
 8002862:	429a      	cmp	r2, r3
 8002864:	d80f      	bhi.n	8002886 <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8002866:	687b      	ldr	r3, [r7, #4]
 8002868:	681b      	ldr	r3, [r3, #0]
 800286a:	461a      	mov	r2, r3
 800286c:	4b45      	ldr	r3, [pc, #276]	@ (8002984 <HAL_DMA_Init+0x13c>)
 800286e:	4413      	add	r3, r2
 8002870:	4a45      	ldr	r2, [pc, #276]	@ (8002988 <HAL_DMA_Init+0x140>)
 8002872:	fba2 2303 	umull	r2, r3, r2, r3
 8002876:	091b      	lsrs	r3, r3, #4
 8002878:	009a      	lsls	r2, r3, #2
 800287a:	687b      	ldr	r3, [r7, #4]
 800287c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 800287e:	687b      	ldr	r3, [r7, #4]
 8002880:	4a42      	ldr	r2, [pc, #264]	@ (800298c <HAL_DMA_Init+0x144>)
 8002882:	641a      	str	r2, [r3, #64]	@ 0x40
 8002884:	e00e      	b.n	80028a4 <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8002886:	687b      	ldr	r3, [r7, #4]
 8002888:	681b      	ldr	r3, [r3, #0]
 800288a:	461a      	mov	r2, r3
 800288c:	4b40      	ldr	r3, [pc, #256]	@ (8002990 <HAL_DMA_Init+0x148>)
 800288e:	4413      	add	r3, r2
 8002890:	4a3d      	ldr	r2, [pc, #244]	@ (8002988 <HAL_DMA_Init+0x140>)
 8002892:	fba2 2303 	umull	r2, r3, r2, r3
 8002896:	091b      	lsrs	r3, r3, #4
 8002898:	009a      	lsls	r2, r3, #2
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 800289e:	687b      	ldr	r3, [r7, #4]
 80028a0:	4a3c      	ldr	r2, [pc, #240]	@ (8002994 <HAL_DMA_Init+0x14c>)
 80028a2:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 80028a4:	687b      	ldr	r3, [r7, #4]
 80028a6:	2202      	movs	r2, #2
 80028a8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 80028ac:	687b      	ldr	r3, [r7, #4]
 80028ae:	681b      	ldr	r3, [r3, #0]
 80028b0:	681b      	ldr	r3, [r3, #0]
 80028b2:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 80028b4:	68fb      	ldr	r3, [r7, #12]
 80028b6:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 80028ba:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80028be:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028c4:	687b      	ldr	r3, [r7, #4]
 80028c6:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 80028c8:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028ca:	687b      	ldr	r3, [r7, #4]
 80028cc:	691b      	ldr	r3, [r3, #16]
 80028ce:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028d0:	687b      	ldr	r3, [r7, #4]
 80028d2:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 80028d4:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028d6:	687b      	ldr	r3, [r7, #4]
 80028d8:	699b      	ldr	r3, [r3, #24]
 80028da:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028dc:	687b      	ldr	r3, [r7, #4]
 80028de:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 80028e0:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	6a1b      	ldr	r3, [r3, #32]
 80028e6:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 80028e8:	68fa      	ldr	r2, [r7, #12]
 80028ea:	4313      	orrs	r3, r2
 80028ec:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	681b      	ldr	r3, [r3, #0]
 80028f2:	68fa      	ldr	r2, [r7, #12]
 80028f4:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 80028f6:	6878      	ldr	r0, [r7, #4]
 80028f8:	f000 fb1a 	bl	8002f30 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 80028fc:	687b      	ldr	r3, [r7, #4]
 80028fe:	689b      	ldr	r3, [r3, #8]
 8002900:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8002904:	d102      	bne.n	800290c <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	2200      	movs	r2, #0
 800290a:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 800290c:	687b      	ldr	r3, [r7, #4]
 800290e:	685a      	ldr	r2, [r3, #4]
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002914:	b2d2      	uxtb	r2, r2
 8002916:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002918:	687b      	ldr	r3, [r7, #4]
 800291a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800291c:	687a      	ldr	r2, [r7, #4]
 800291e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002920:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	685b      	ldr	r3, [r3, #4]
 8002926:	2b00      	cmp	r3, #0
 8002928:	d010      	beq.n	800294c <HAL_DMA_Init+0x104>
 800292a:	687b      	ldr	r3, [r7, #4]
 800292c:	685b      	ldr	r3, [r3, #4]
 800292e:	2b04      	cmp	r3, #4
 8002930:	d80c      	bhi.n	800294c <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002932:	6878      	ldr	r0, [r7, #4]
 8002934:	f000 fb3a 	bl	8002fac <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002938:	687b      	ldr	r3, [r7, #4]
 800293a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800293c:	2200      	movs	r2, #0
 800293e:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002940:	687b      	ldr	r3, [r7, #4]
 8002942:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002944:	687a      	ldr	r2, [r7, #4]
 8002946:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002948:	605a      	str	r2, [r3, #4]
 800294a:	e008      	b.n	800295e <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 800294c:	687b      	ldr	r3, [r7, #4]
 800294e:	2200      	movs	r2, #0
 8002950:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8002952:	687b      	ldr	r3, [r7, #4]
 8002954:	2200      	movs	r2, #0
 8002956:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8002958:	687b      	ldr	r3, [r7, #4]
 800295a:	2200      	movs	r2, #0
 800295c:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 800295e:	687b      	ldr	r3, [r7, #4]
 8002960:	2200      	movs	r2, #0
 8002962:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8002964:	687b      	ldr	r3, [r7, #4]
 8002966:	2201      	movs	r2, #1
 8002968:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 800296c:	687b      	ldr	r3, [r7, #4]
 800296e:	2200      	movs	r2, #0
 8002970:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002974:	2300      	movs	r3, #0
}
 8002976:	4618      	mov	r0, r3
 8002978:	3710      	adds	r7, #16
 800297a:	46bd      	mov	sp, r7
 800297c:	bd80      	pop	{r7, pc}
 800297e:	bf00      	nop
 8002980:	40020407 	.word	0x40020407
 8002984:	bffdfff8 	.word	0xbffdfff8
 8002988:	cccccccd 	.word	0xcccccccd
 800298c:	40020000 	.word	0x40020000
 8002990:	bffdfbf8 	.word	0xbffdfbf8
 8002994:	40020400 	.word	0x40020400

08002998 <HAL_DMA_DeInit>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_DeInit(DMA_HandleTypeDef *hdma)
{
 8002998:	b580      	push	{r7, lr}
 800299a:	b082      	sub	sp, #8
 800299c:	af00      	add	r7, sp, #0
 800299e:	6078      	str	r0, [r7, #4]

  /* Check the DMA handle allocation */
  if (NULL == hdma)
 80029a0:	687b      	ldr	r3, [r7, #4]
 80029a2:	2b00      	cmp	r3, #0
 80029a4:	d101      	bne.n	80029aa <HAL_DMA_DeInit+0x12>
  {
    return HAL_ERROR;
 80029a6:	2301      	movs	r3, #1
 80029a8:	e07b      	b.n	8002aa2 <HAL_DMA_DeInit+0x10a>

  /* Check the parameters */
  assert_param(IS_DMA_ALL_INSTANCE(hdma->Instance));

  /* Disable the selected DMA Channelx */
  __HAL_DMA_DISABLE(hdma);
 80029aa:	687b      	ldr	r3, [r7, #4]
 80029ac:	681b      	ldr	r3, [r3, #0]
 80029ae:	681a      	ldr	r2, [r3, #0]
 80029b0:	687b      	ldr	r3, [r7, #4]
 80029b2:	681b      	ldr	r3, [r3, #0]
 80029b4:	f022 0201 	bic.w	r2, r2, #1
 80029b8:	601a      	str	r2, [r3, #0]

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 80029ba:	687b      	ldr	r3, [r7, #4]
 80029bc:	681b      	ldr	r3, [r3, #0]
 80029be:	461a      	mov	r2, r3
 80029c0:	4b3a      	ldr	r3, [pc, #232]	@ (8002aac <HAL_DMA_DeInit+0x114>)
 80029c2:	429a      	cmp	r2, r3
 80029c4:	d80f      	bhi.n	80029e6 <HAL_DMA_DeInit+0x4e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 80029c6:	687b      	ldr	r3, [r7, #4]
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	461a      	mov	r2, r3
 80029cc:	4b38      	ldr	r3, [pc, #224]	@ (8002ab0 <HAL_DMA_DeInit+0x118>)
 80029ce:	4413      	add	r3, r2
 80029d0:	4a38      	ldr	r2, [pc, #224]	@ (8002ab4 <HAL_DMA_DeInit+0x11c>)
 80029d2:	fba2 2303 	umull	r2, r3, r2, r3
 80029d6:	091b      	lsrs	r3, r3, #4
 80029d8:	009a      	lsls	r2, r3, #2
 80029da:	687b      	ldr	r3, [r7, #4]
 80029dc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 80029de:	687b      	ldr	r3, [r7, #4]
 80029e0:	4a35      	ldr	r2, [pc, #212]	@ (8002ab8 <HAL_DMA_DeInit+0x120>)
 80029e2:	641a      	str	r2, [r3, #64]	@ 0x40
 80029e4:	e00e      	b.n	8002a04 <HAL_DMA_DeInit+0x6c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 80029e6:	687b      	ldr	r3, [r7, #4]
 80029e8:	681b      	ldr	r3, [r3, #0]
 80029ea:	461a      	mov	r2, r3
 80029ec:	4b33      	ldr	r3, [pc, #204]	@ (8002abc <HAL_DMA_DeInit+0x124>)
 80029ee:	4413      	add	r3, r2
 80029f0:	4a30      	ldr	r2, [pc, #192]	@ (8002ab4 <HAL_DMA_DeInit+0x11c>)
 80029f2:	fba2 2303 	umull	r2, r3, r2, r3
 80029f6:	091b      	lsrs	r3, r3, #4
 80029f8:	009a      	lsls	r2, r3, #2
 80029fa:	687b      	ldr	r3, [r7, #4]
 80029fc:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 80029fe:	687b      	ldr	r3, [r7, #4]
 8002a00:	4a2f      	ldr	r2, [pc, #188]	@ (8002ac0 <HAL_DMA_DeInit+0x128>)
 8002a02:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Reset DMA Channel control register */
  hdma->Instance->CCR  = 0;
 8002a04:	687b      	ldr	r3, [r7, #4]
 8002a06:	681b      	ldr	r3, [r3, #0]
 8002a08:	2200      	movs	r2, #0
 8002a0a:	601a      	str	r2, [r3, #0]

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002a0c:	687b      	ldr	r3, [r7, #4]
 8002a0e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002a10:	f003 021f 	and.w	r2, r3, #31
 8002a14:	687b      	ldr	r3, [r7, #4]
 8002a16:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002a18:	2101      	movs	r1, #1
 8002a1a:	fa01 f202 	lsl.w	r2, r1, r2
 8002a1e:	605a      	str	r2, [r3, #4]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask */

  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8002a20:	6878      	ldr	r0, [r7, #4]
 8002a22:	f000 fa85 	bl	8002f30 <DMA_CalcDMAMUXChannelBaseAndMask>

  /* Reset the DMAMUX channel that corresponds to the DMA channel */
  hdma->DMAmuxChannel->CCR = 0;
 8002a26:	687b      	ldr	r3, [r7, #4]
 8002a28:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002a2a:	2200      	movs	r2, #0
 8002a2c:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002a32:	687a      	ldr	r2, [r7, #4]
 8002a34:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002a36:	605a      	str	r2, [r3, #4]

  /* Reset Request generator parameters if any */
  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8002a38:	687b      	ldr	r3, [r7, #4]
 8002a3a:	685b      	ldr	r3, [r3, #4]
 8002a3c:	2b00      	cmp	r3, #0
 8002a3e:	d00f      	beq.n	8002a60 <HAL_DMA_DeInit+0xc8>
 8002a40:	687b      	ldr	r3, [r7, #4]
 8002a42:	685b      	ldr	r3, [r3, #4]
 8002a44:	2b04      	cmp	r3, #4
 8002a46:	d80b      	bhi.n	8002a60 <HAL_DMA_DeInit+0xc8>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8002a48:	6878      	ldr	r0, [r7, #4]
 8002a4a:	f000 faaf 	bl	8002fac <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8002a4e:	687b      	ldr	r3, [r7, #4]
 8002a50:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002a52:	2200      	movs	r2, #0
 8002a54:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002a56:	687b      	ldr	r3, [r7, #4]
 8002a58:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a5a:	687a      	ldr	r2, [r7, #4]
 8002a5c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002a5e:	605a      	str	r2, [r3, #4]
  }

  hdma->DMAmuxRequestGen = 0U;
 8002a60:	687b      	ldr	r3, [r7, #4]
 8002a62:	2200      	movs	r2, #0
 8002a64:	655a      	str	r2, [r3, #84]	@ 0x54
  hdma->DMAmuxRequestGenStatus = 0U;
 8002a66:	687b      	ldr	r3, [r7, #4]
 8002a68:	2200      	movs	r2, #0
 8002a6a:	659a      	str	r2, [r3, #88]	@ 0x58
  hdma->DMAmuxRequestGenStatusMask = 0U;
 8002a6c:	687b      	ldr	r3, [r7, #4]
 8002a6e:	2200      	movs	r2, #0
 8002a70:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Clean callbacks */
  hdma->XferCpltCallback = NULL;
 8002a72:	687b      	ldr	r3, [r7, #4]
 8002a74:	2200      	movs	r2, #0
 8002a76:	62da      	str	r2, [r3, #44]	@ 0x2c
  hdma->XferHalfCpltCallback = NULL;
 8002a78:	687b      	ldr	r3, [r7, #4]
 8002a7a:	2200      	movs	r2, #0
 8002a7c:	631a      	str	r2, [r3, #48]	@ 0x30
  hdma->XferErrorCallback = NULL;
 8002a7e:	687b      	ldr	r3, [r7, #4]
 8002a80:	2200      	movs	r2, #0
 8002a82:	635a      	str	r2, [r3, #52]	@ 0x34
  hdma->XferAbortCallback = NULL;
 8002a84:	687b      	ldr	r3, [r7, #4]
 8002a86:	2200      	movs	r2, #0
 8002a88:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002a8a:	687b      	ldr	r3, [r7, #4]
 8002a8c:	2200      	movs	r2, #0
 8002a8e:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state */
  hdma->State = HAL_DMA_STATE_RESET;
 8002a90:	687b      	ldr	r3, [r7, #4]
 8002a92:	2200      	movs	r2, #0
 8002a94:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Release Lock */
  __HAL_UNLOCK(hdma);
 8002a98:	687b      	ldr	r3, [r7, #4]
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8002aa0:	2300      	movs	r3, #0
}
 8002aa2:	4618      	mov	r0, r3
 8002aa4:	3708      	adds	r7, #8
 8002aa6:	46bd      	mov	sp, r7
 8002aa8:	bd80      	pop	{r7, pc}
 8002aaa:	bf00      	nop
 8002aac:	40020407 	.word	0x40020407
 8002ab0:	bffdfff8 	.word	0xbffdfff8
 8002ab4:	cccccccd 	.word	0xcccccccd
 8002ab8:	40020000 	.word	0x40020000
 8002abc:	bffdfbf8 	.word	0xbffdfbf8
 8002ac0:	40020400 	.word	0x40020400

08002ac4 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b086      	sub	sp, #24
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	60f8      	str	r0, [r7, #12]
 8002acc:	60b9      	str	r1, [r7, #8]
 8002ace:	607a      	str	r2, [r7, #4]
 8002ad0:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002ad2:	2300      	movs	r3, #0
 8002ad4:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8002ad6:	68fb      	ldr	r3, [r7, #12]
 8002ad8:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8002adc:	2b01      	cmp	r3, #1
 8002ade:	d101      	bne.n	8002ae4 <HAL_DMA_Start_IT+0x20>
 8002ae0:	2302      	movs	r3, #2
 8002ae2:	e066      	b.n	8002bb2 <HAL_DMA_Start_IT+0xee>
 8002ae4:	68fb      	ldr	r3, [r7, #12]
 8002ae6:	2201      	movs	r2, #1
 8002ae8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8002aec:	68fb      	ldr	r3, [r7, #12]
 8002aee:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002af2:	b2db      	uxtb	r3, r3
 8002af4:	2b01      	cmp	r3, #1
 8002af6:	d155      	bne.n	8002ba4 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8002af8:	68fb      	ldr	r3, [r7, #12]
 8002afa:	2202      	movs	r2, #2
 8002afc:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	2200      	movs	r2, #0
 8002b04:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8002b06:	68fb      	ldr	r3, [r7, #12]
 8002b08:	681b      	ldr	r3, [r3, #0]
 8002b0a:	681a      	ldr	r2, [r3, #0]
 8002b0c:	68fb      	ldr	r3, [r7, #12]
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	f022 0201 	bic.w	r2, r2, #1
 8002b14:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8002b16:	683b      	ldr	r3, [r7, #0]
 8002b18:	687a      	ldr	r2, [r7, #4]
 8002b1a:	68b9      	ldr	r1, [r7, #8]
 8002b1c:	68f8      	ldr	r0, [r7, #12]
 8002b1e:	f000 f9c9 	bl	8002eb4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002b26:	2b00      	cmp	r3, #0
 8002b28:	d008      	beq.n	8002b3c <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002b2a:	68fb      	ldr	r3, [r7, #12]
 8002b2c:	681b      	ldr	r3, [r3, #0]
 8002b2e:	681a      	ldr	r2, [r3, #0]
 8002b30:	68fb      	ldr	r3, [r7, #12]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	f042 020e 	orr.w	r2, r2, #14
 8002b38:	601a      	str	r2, [r3, #0]
 8002b3a:	e00f      	b.n	8002b5c <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002b3c:	68fb      	ldr	r3, [r7, #12]
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	681a      	ldr	r2, [r3, #0]
 8002b42:	68fb      	ldr	r3, [r7, #12]
 8002b44:	681b      	ldr	r3, [r3, #0]
 8002b46:	f022 0204 	bic.w	r2, r2, #4
 8002b4a:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8002b4c:	68fb      	ldr	r3, [r7, #12]
 8002b4e:	681b      	ldr	r3, [r3, #0]
 8002b50:	681a      	ldr	r2, [r3, #0]
 8002b52:	68fb      	ldr	r3, [r7, #12]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	f042 020a 	orr.w	r2, r2, #10
 8002b5a:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8002b5c:	68fb      	ldr	r3, [r7, #12]
 8002b5e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b60:	681b      	ldr	r3, [r3, #0]
 8002b62:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002b66:	2b00      	cmp	r3, #0
 8002b68:	d007      	beq.n	8002b7a <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8002b6a:	68fb      	ldr	r3, [r7, #12]
 8002b6c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b6e:	681a      	ldr	r2, [r3, #0]
 8002b70:	68fb      	ldr	r3, [r7, #12]
 8002b72:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002b74:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b78:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8002b7a:	68fb      	ldr	r3, [r7, #12]
 8002b7c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d007      	beq.n	8002b92 <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b86:	681a      	ldr	r2, [r3, #0]
 8002b88:	68fb      	ldr	r3, [r7, #12]
 8002b8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002b8c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8002b90:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8002b92:	68fb      	ldr	r3, [r7, #12]
 8002b94:	681b      	ldr	r3, [r3, #0]
 8002b96:	681a      	ldr	r2, [r3, #0]
 8002b98:	68fb      	ldr	r3, [r7, #12]
 8002b9a:	681b      	ldr	r3, [r3, #0]
 8002b9c:	f042 0201 	orr.w	r2, r2, #1
 8002ba0:	601a      	str	r2, [r3, #0]
 8002ba2:	e005      	b.n	8002bb0 <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	2200      	movs	r2, #0
 8002ba8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8002bac:	2302      	movs	r3, #2
 8002bae:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8002bb0:	7dfb      	ldrb	r3, [r7, #23]
}
 8002bb2:	4618      	mov	r0, r3
 8002bb4:	3718      	adds	r7, #24
 8002bb6:	46bd      	mov	sp, r7
 8002bb8:	bd80      	pop	{r7, pc}

08002bba <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8002bba:	b480      	push	{r7}
 8002bbc:	b085      	sub	sp, #20
 8002bbe:	af00      	add	r7, sp, #0
 8002bc0:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002bc2:	2300      	movs	r3, #0
 8002bc4:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8002bc6:	687b      	ldr	r3, [r7, #4]
 8002bc8:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002bcc:	b2db      	uxtb	r3, r3
 8002bce:	2b02      	cmp	r3, #2
 8002bd0:	d005      	beq.n	8002bde <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002bd2:	687b      	ldr	r3, [r7, #4]
 8002bd4:	2204      	movs	r2, #4
 8002bd6:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8002bd8:	2301      	movs	r3, #1
 8002bda:	73fb      	strb	r3, [r7, #15]
 8002bdc:	e037      	b.n	8002c4e <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002bde:	687b      	ldr	r3, [r7, #4]
 8002be0:	681b      	ldr	r3, [r3, #0]
 8002be2:	681a      	ldr	r2, [r3, #0]
 8002be4:	687b      	ldr	r3, [r7, #4]
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	f022 020e 	bic.w	r2, r2, #14
 8002bec:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002bee:	687b      	ldr	r3, [r7, #4]
 8002bf0:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bf2:	681a      	ldr	r2, [r3, #0]
 8002bf4:	687b      	ldr	r3, [r7, #4]
 8002bf6:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002bf8:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002bfc:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8002bfe:	687b      	ldr	r3, [r7, #4]
 8002c00:	681b      	ldr	r3, [r3, #0]
 8002c02:	681a      	ldr	r2, [r3, #0]
 8002c04:	687b      	ldr	r3, [r7, #4]
 8002c06:	681b      	ldr	r3, [r3, #0]
 8002c08:	f022 0201 	bic.w	r2, r2, #1
 8002c0c:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002c0e:	687b      	ldr	r3, [r7, #4]
 8002c10:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002c12:	f003 021f 	and.w	r2, r3, #31
 8002c16:	687b      	ldr	r3, [r7, #4]
 8002c18:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002c1a:	2101      	movs	r1, #1
 8002c1c:	fa01 f202 	lsl.w	r2, r1, r2
 8002c20:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002c22:	687b      	ldr	r3, [r7, #4]
 8002c24:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002c26:	687a      	ldr	r2, [r7, #4]
 8002c28:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002c2a:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8002c2c:	687b      	ldr	r3, [r7, #4]
 8002c2e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c30:	2b00      	cmp	r3, #0
 8002c32:	d00c      	beq.n	8002c4e <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002c34:	687b      	ldr	r3, [r7, #4]
 8002c36:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c38:	681a      	ldr	r2, [r3, #0]
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002c3e:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002c42:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002c44:	687b      	ldr	r3, [r7, #4]
 8002c46:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002c48:	687a      	ldr	r2, [r7, #4]
 8002c4a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002c4c:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8002c4e:	687b      	ldr	r3, [r7, #4]
 8002c50:	2201      	movs	r2, #1
 8002c52:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8002c56:	687b      	ldr	r3, [r7, #4]
 8002c58:	2200      	movs	r2, #0
 8002c5a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8002c5e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002c60:	4618      	mov	r0, r3
 8002c62:	3714      	adds	r7, #20
 8002c64:	46bd      	mov	sp, r7
 8002c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c6a:	4770      	bx	lr

08002c6c <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8002c6c:	b580      	push	{r7, lr}
 8002c6e:	b084      	sub	sp, #16
 8002c70:	af00      	add	r7, sp, #0
 8002c72:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002c74:	2300      	movs	r3, #0
 8002c76:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8002c78:	687b      	ldr	r3, [r7, #4]
 8002c7a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002c7e:	b2db      	uxtb	r3, r3
 8002c80:	2b02      	cmp	r3, #2
 8002c82:	d00d      	beq.n	8002ca0 <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8002c84:	687b      	ldr	r3, [r7, #4]
 8002c86:	2204      	movs	r2, #4
 8002c88:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002c8a:	687b      	ldr	r3, [r7, #4]
 8002c8c:	2201      	movs	r2, #1
 8002c8e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002c92:	687b      	ldr	r3, [r7, #4]
 8002c94:	2200      	movs	r2, #0
 8002c96:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	73fb      	strb	r3, [r7, #15]
 8002c9e:	e047      	b.n	8002d30 <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002ca0:	687b      	ldr	r3, [r7, #4]
 8002ca2:	681b      	ldr	r3, [r3, #0]
 8002ca4:	681a      	ldr	r2, [r3, #0]
 8002ca6:	687b      	ldr	r3, [r7, #4]
 8002ca8:	681b      	ldr	r3, [r3, #0]
 8002caa:	f022 020e 	bic.w	r2, r2, #14
 8002cae:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8002cb0:	687b      	ldr	r3, [r7, #4]
 8002cb2:	681b      	ldr	r3, [r3, #0]
 8002cb4:	681a      	ldr	r2, [r3, #0]
 8002cb6:	687b      	ldr	r3, [r7, #4]
 8002cb8:	681b      	ldr	r3, [r3, #0]
 8002cba:	f022 0201 	bic.w	r2, r2, #1
 8002cbe:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8002cc0:	687b      	ldr	r3, [r7, #4]
 8002cc2:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cc4:	681a      	ldr	r2, [r3, #0]
 8002cc6:	687b      	ldr	r3, [r7, #4]
 8002cc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002cca:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002cce:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002cd0:	687b      	ldr	r3, [r7, #4]
 8002cd2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cd4:	f003 021f 	and.w	r2, r3, #31
 8002cd8:	687b      	ldr	r3, [r7, #4]
 8002cda:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002cdc:	2101      	movs	r1, #1
 8002cde:	fa01 f202 	lsl.w	r2, r1, r2
 8002ce2:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ce4:	687b      	ldr	r3, [r7, #4]
 8002ce6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ce8:	687a      	ldr	r2, [r7, #4]
 8002cea:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002cec:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8002cee:	687b      	ldr	r3, [r7, #4]
 8002cf0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cf2:	2b00      	cmp	r3, #0
 8002cf4:	d00c      	beq.n	8002d10 <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8002cf6:	687b      	ldr	r3, [r7, #4]
 8002cf8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002cfa:	681a      	ldr	r2, [r3, #0]
 8002cfc:	687b      	ldr	r3, [r7, #4]
 8002cfe:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002d00:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8002d04:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002d06:	687b      	ldr	r3, [r7, #4]
 8002d08:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002d0a:	687a      	ldr	r2, [r7, #4]
 8002d0c:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002d0e:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	2201      	movs	r2, #1
 8002d14:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002d18:	687b      	ldr	r3, [r7, #4]
 8002d1a:	2200      	movs	r2, #0
 8002d1c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8002d20:	687b      	ldr	r3, [r7, #4]
 8002d22:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d24:	2b00      	cmp	r3, #0
 8002d26:	d003      	beq.n	8002d30 <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8002d28:	687b      	ldr	r3, [r7, #4]
 8002d2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002d2c:	6878      	ldr	r0, [r7, #4]
 8002d2e:	4798      	blx	r3
    }
  }
  return status;
 8002d30:	7bfb      	ldrb	r3, [r7, #15]
}
 8002d32:	4618      	mov	r0, r3
 8002d34:	3710      	adds	r7, #16
 8002d36:	46bd      	mov	sp, r7
 8002d38:	bd80      	pop	{r7, pc}

08002d3a <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8002d3a:	b580      	push	{r7, lr}
 8002d3c:	b084      	sub	sp, #16
 8002d3e:	af00      	add	r7, sp, #0
 8002d40:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8002d42:	687b      	ldr	r3, [r7, #4]
 8002d44:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d46:	681b      	ldr	r3, [r3, #0]
 8002d48:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8002d4a:	687b      	ldr	r3, [r7, #4]
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8002d52:	687b      	ldr	r3, [r7, #4]
 8002d54:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d56:	f003 031f 	and.w	r3, r3, #31
 8002d5a:	2204      	movs	r2, #4
 8002d5c:	409a      	lsls	r2, r3
 8002d5e:	68fb      	ldr	r3, [r7, #12]
 8002d60:	4013      	ands	r3, r2
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d026      	beq.n	8002db4 <HAL_DMA_IRQHandler+0x7a>
 8002d66:	68bb      	ldr	r3, [r7, #8]
 8002d68:	f003 0304 	and.w	r3, r3, #4
 8002d6c:	2b00      	cmp	r3, #0
 8002d6e:	d021      	beq.n	8002db4 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	f003 0320 	and.w	r3, r3, #32
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d107      	bne.n	8002d8e <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8002d7e:	687b      	ldr	r3, [r7, #4]
 8002d80:	681b      	ldr	r3, [r3, #0]
 8002d82:	681a      	ldr	r2, [r3, #0]
 8002d84:	687b      	ldr	r3, [r7, #4]
 8002d86:	681b      	ldr	r3, [r3, #0]
 8002d88:	f022 0204 	bic.w	r2, r2, #4
 8002d8c:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8002d8e:	687b      	ldr	r3, [r7, #4]
 8002d90:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002d92:	f003 021f 	and.w	r2, r3, #31
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002d9a:	2104      	movs	r1, #4
 8002d9c:	fa01 f202 	lsl.w	r2, r1, r2
 8002da0:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8002da2:	687b      	ldr	r3, [r7, #4]
 8002da4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002da6:	2b00      	cmp	r3, #0
 8002da8:	d071      	beq.n	8002e8e <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8002daa:	687b      	ldr	r3, [r7, #4]
 8002dac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8002db2:	e06c      	b.n	8002e8e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8002db4:	687b      	ldr	r3, [r7, #4]
 8002db6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002db8:	f003 031f 	and.w	r3, r3, #31
 8002dbc:	2202      	movs	r2, #2
 8002dbe:	409a      	lsls	r2, r3
 8002dc0:	68fb      	ldr	r3, [r7, #12]
 8002dc2:	4013      	ands	r3, r2
 8002dc4:	2b00      	cmp	r3, #0
 8002dc6:	d02e      	beq.n	8002e26 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8002dc8:	68bb      	ldr	r3, [r7, #8]
 8002dca:	f003 0302 	and.w	r3, r3, #2
 8002dce:	2b00      	cmp	r3, #0
 8002dd0:	d029      	beq.n	8002e26 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8002dd2:	687b      	ldr	r3, [r7, #4]
 8002dd4:	681b      	ldr	r3, [r3, #0]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f003 0320 	and.w	r3, r3, #32
 8002ddc:	2b00      	cmp	r3, #0
 8002dde:	d10b      	bne.n	8002df8 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8002de0:	687b      	ldr	r3, [r7, #4]
 8002de2:	681b      	ldr	r3, [r3, #0]
 8002de4:	681a      	ldr	r2, [r3, #0]
 8002de6:	687b      	ldr	r3, [r7, #4]
 8002de8:	681b      	ldr	r3, [r3, #0]
 8002dea:	f022 020a 	bic.w	r2, r2, #10
 8002dee:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8002df0:	687b      	ldr	r3, [r7, #4]
 8002df2:	2201      	movs	r2, #1
 8002df4:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002dfc:	f003 021f 	and.w	r2, r3, #31
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e04:	2102      	movs	r1, #2
 8002e06:	fa01 f202 	lsl.w	r2, r1, r2
 8002e0a:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e0c:	687b      	ldr	r3, [r7, #4]
 8002e0e:	2200      	movs	r2, #0
 8002e10:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8002e14:	687b      	ldr	r3, [r7, #4]
 8002e16:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d038      	beq.n	8002e8e <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002e20:	6878      	ldr	r0, [r7, #4]
 8002e22:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8002e24:	e033      	b.n	8002e8e <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8002e26:	687b      	ldr	r3, [r7, #4]
 8002e28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e2a:	f003 031f 	and.w	r3, r3, #31
 8002e2e:	2208      	movs	r2, #8
 8002e30:	409a      	lsls	r2, r3
 8002e32:	68fb      	ldr	r3, [r7, #12]
 8002e34:	4013      	ands	r3, r2
 8002e36:	2b00      	cmp	r3, #0
 8002e38:	d02a      	beq.n	8002e90 <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8002e3a:	68bb      	ldr	r3, [r7, #8]
 8002e3c:	f003 0308 	and.w	r3, r3, #8
 8002e40:	2b00      	cmp	r3, #0
 8002e42:	d025      	beq.n	8002e90 <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	681b      	ldr	r3, [r3, #0]
 8002e48:	681a      	ldr	r2, [r3, #0]
 8002e4a:	687b      	ldr	r3, [r7, #4]
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	f022 020e 	bic.w	r2, r2, #14
 8002e52:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002e54:	687b      	ldr	r3, [r7, #4]
 8002e56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002e58:	f003 021f 	and.w	r2, r3, #31
 8002e5c:	687b      	ldr	r3, [r7, #4]
 8002e5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002e60:	2101      	movs	r1, #1
 8002e62:	fa01 f202 	lsl.w	r2, r1, r2
 8002e66:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8002e68:	687b      	ldr	r3, [r7, #4]
 8002e6a:	2201      	movs	r2, #1
 8002e6c:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	2201      	movs	r2, #1
 8002e72:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002e76:	687b      	ldr	r3, [r7, #4]
 8002e78:	2200      	movs	r2, #0
 8002e7a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8002e7e:	687b      	ldr	r3, [r7, #4]
 8002e80:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e82:	2b00      	cmp	r3, #0
 8002e84:	d004      	beq.n	8002e90 <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8002e86:	687b      	ldr	r3, [r7, #4]
 8002e88:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8002e8a:	6878      	ldr	r0, [r7, #4]
 8002e8c:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8002e8e:	bf00      	nop
 8002e90:	bf00      	nop
}
 8002e92:	3710      	adds	r7, #16
 8002e94:	46bd      	mov	sp, r7
 8002e96:	bd80      	pop	{r7, pc}

08002e98 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8002e98:	b480      	push	{r7}
 8002e9a:	b083      	sub	sp, #12
 8002e9c:	af00      	add	r7, sp, #0
 8002e9e:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 8002ea0:	687b      	ldr	r3, [r7, #4]
 8002ea2:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8002ea6:	b2db      	uxtb	r3, r3
}
 8002ea8:	4618      	mov	r0, r3
 8002eaa:	370c      	adds	r7, #12
 8002eac:	46bd      	mov	sp, r7
 8002eae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002eb2:	4770      	bx	lr

08002eb4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8002eb4:	b480      	push	{r7}
 8002eb6:	b085      	sub	sp, #20
 8002eb8:	af00      	add	r7, sp, #0
 8002eba:	60f8      	str	r0, [r7, #12]
 8002ebc:	60b9      	str	r1, [r7, #8]
 8002ebe:	607a      	str	r2, [r7, #4]
 8002ec0:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8002ec2:	68fb      	ldr	r3, [r7, #12]
 8002ec4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ec6:	68fa      	ldr	r2, [r7, #12]
 8002ec8:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8002eca:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 8002ecc:	68fb      	ldr	r3, [r7, #12]
 8002ece:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8002ed0:	2b00      	cmp	r3, #0
 8002ed2:	d004      	beq.n	8002ede <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8002ed4:	68fb      	ldr	r3, [r7, #12]
 8002ed6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ed8:	68fa      	ldr	r2, [r7, #12]
 8002eda:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8002edc:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8002ede:	68fb      	ldr	r3, [r7, #12]
 8002ee0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002ee2:	f003 021f 	and.w	r2, r3, #31
 8002ee6:	68fb      	ldr	r3, [r7, #12]
 8002ee8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002eea:	2101      	movs	r1, #1
 8002eec:	fa01 f202 	lsl.w	r2, r1, r2
 8002ef0:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8002ef2:	68fb      	ldr	r3, [r7, #12]
 8002ef4:	681b      	ldr	r3, [r3, #0]
 8002ef6:	683a      	ldr	r2, [r7, #0]
 8002ef8:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 8002efa:	68fb      	ldr	r3, [r7, #12]
 8002efc:	689b      	ldr	r3, [r3, #8]
 8002efe:	2b10      	cmp	r3, #16
 8002f00:	d108      	bne.n	8002f14 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8002f02:	68fb      	ldr	r3, [r7, #12]
 8002f04:	681b      	ldr	r3, [r3, #0]
 8002f06:	687a      	ldr	r2, [r7, #4]
 8002f08:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 8002f0a:	68fb      	ldr	r3, [r7, #12]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	68ba      	ldr	r2, [r7, #8]
 8002f10:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8002f12:	e007      	b.n	8002f24 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8002f14:	68fb      	ldr	r3, [r7, #12]
 8002f16:	681b      	ldr	r3, [r3, #0]
 8002f18:	68ba      	ldr	r2, [r7, #8]
 8002f1a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 8002f1c:	68fb      	ldr	r3, [r7, #12]
 8002f1e:	681b      	ldr	r3, [r3, #0]
 8002f20:	687a      	ldr	r2, [r7, #4]
 8002f22:	60da      	str	r2, [r3, #12]
}
 8002f24:	bf00      	nop
 8002f26:	3714      	adds	r7, #20
 8002f28:	46bd      	mov	sp, r7
 8002f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f2e:	4770      	bx	lr

08002f30 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002f30:	b480      	push	{r7}
 8002f32:	b087      	sub	sp, #28
 8002f34:	af00      	add	r7, sp, #0
 8002f36:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8002f38:	687b      	ldr	r3, [r7, #4]
 8002f3a:	681b      	ldr	r3, [r3, #0]
 8002f3c:	461a      	mov	r2, r3
 8002f3e:	4b16      	ldr	r3, [pc, #88]	@ (8002f98 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8002f40:	429a      	cmp	r2, r3
 8002f42:	d802      	bhi.n	8002f4a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8002f44:	4b15      	ldr	r3, [pc, #84]	@ (8002f9c <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8002f46:	617b      	str	r3, [r7, #20]
 8002f48:	e001      	b.n	8002f4e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
#elif defined (STM32G411xB) || defined (STM32G431xx) || defined (STM32G441xx) || defined (STM32GBK1CB)
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
 8002f4a:	4b15      	ldr	r3, [pc, #84]	@ (8002fa0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 8002f4c:	617b      	str	r3, [r7, #20]
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 8002f4e:	697b      	ldr	r3, [r7, #20]
 8002f50:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	681b      	ldr	r3, [r3, #0]
 8002f56:	b2db      	uxtb	r3, r3
 8002f58:	3b08      	subs	r3, #8
 8002f5a:	4a12      	ldr	r2, [pc, #72]	@ (8002fa4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 8002f5c:	fba2 2303 	umull	r2, r3, r2, r3
 8002f60:	091b      	lsrs	r3, r3, #4
 8002f62:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002f68:	089b      	lsrs	r3, r3, #2
 8002f6a:	009a      	lsls	r2, r3, #2
 8002f6c:	693b      	ldr	r3, [r7, #16]
 8002f6e:	4413      	add	r3, r2
 8002f70:	461a      	mov	r2, r3
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a0b      	ldr	r2, [pc, #44]	@ (8002fa8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 8002f7a:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	f003 031f 	and.w	r3, r3, #31
 8002f82:	2201      	movs	r2, #1
 8002f84:	409a      	lsls	r2, r3
 8002f86:	687b      	ldr	r3, [r7, #4]
 8002f88:	651a      	str	r2, [r3, #80]	@ 0x50
}
 8002f8a:	bf00      	nop
 8002f8c:	371c      	adds	r7, #28
 8002f8e:	46bd      	mov	sp, r7
 8002f90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f94:	4770      	bx	lr
 8002f96:	bf00      	nop
 8002f98:	40020407 	.word	0x40020407
 8002f9c:	40020800 	.word	0x40020800
 8002fa0:	40020820 	.word	0x40020820
 8002fa4:	cccccccd 	.word	0xcccccccd
 8002fa8:	40020880 	.word	0x40020880

08002fac <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8002fac:	b480      	push	{r7}
 8002fae:	b085      	sub	sp, #20
 8002fb0:	af00      	add	r7, sp, #0
 8002fb2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 8002fb4:	687b      	ldr	r3, [r7, #4]
 8002fb6:	685b      	ldr	r3, [r3, #4]
 8002fb8:	b2db      	uxtb	r3, r3
 8002fba:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 8002fbc:	68fa      	ldr	r2, [r7, #12]
 8002fbe:	4b0b      	ldr	r3, [pc, #44]	@ (8002fec <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8002fc0:	4413      	add	r3, r2
 8002fc2:	009b      	lsls	r3, r3, #2
 8002fc4:	461a      	mov	r2, r3
 8002fc6:	687b      	ldr	r3, [r7, #4]
 8002fc8:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 8002fca:	687b      	ldr	r3, [r7, #4]
 8002fcc:	4a08      	ldr	r2, [pc, #32]	@ (8002ff0 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 8002fce:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8002fd0:	68fb      	ldr	r3, [r7, #12]
 8002fd2:	3b01      	subs	r3, #1
 8002fd4:	f003 031f 	and.w	r3, r3, #31
 8002fd8:	2201      	movs	r2, #1
 8002fda:	409a      	lsls	r2, r3
 8002fdc:	687b      	ldr	r3, [r7, #4]
 8002fde:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8002fe0:	bf00      	nop
 8002fe2:	3714      	adds	r7, #20
 8002fe4:	46bd      	mov	sp, r7
 8002fe6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fea:	4770      	bx	lr
 8002fec:	1000823f 	.word	0x1000823f
 8002ff0:	40020940 	.word	0x40020940

08002ff4 <HAL_DMAEx_ConfigMuxSync>:
  *                     the configuration information for the specified DMA channel.
  * @param  pSyncConfig : pointer to HAL_DMA_MuxSyncConfigTypeDef : contains the DMAMUX synchronization parameters
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMAEx_ConfigMuxSync(DMA_HandleTypeDef *hdma, HAL_DMA_MuxSyncConfigTypeDef *pSyncConfig)
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
 8002ffc:	6039      	str	r1, [r7, #0]
  assert_param(IS_DMAMUX_SYNC_STATE(pSyncConfig->SyncEnable));
  assert_param(IS_DMAMUX_SYNC_EVENT(pSyncConfig->EventEnable));
  assert_param(IS_DMAMUX_SYNC_REQUEST_NUMBER(pSyncConfig->RequestNumber));

  /*Check if the DMA state is ready */
  if (hdma->State == HAL_DMA_STATE_READY)
 8002ffe:	687b      	ldr	r3, [r7, #4]
 8003000:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003004:	b2db      	uxtb	r3, r3
 8003006:	2b01      	cmp	r3, #1
 8003008:	d12b      	bne.n	8003062 <HAL_DMAEx_ConfigMuxSync+0x6e>
  {
    /* Process Locked */
    __HAL_LOCK(hdma);
 800300a:	687b      	ldr	r3, [r7, #4]
 800300c:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8003010:	2b01      	cmp	r3, #1
 8003012:	d101      	bne.n	8003018 <HAL_DMAEx_ConfigMuxSync+0x24>
 8003014:	2302      	movs	r3, #2
 8003016:	e025      	b.n	8003064 <HAL_DMAEx_ConfigMuxSync+0x70>
 8003018:	687b      	ldr	r3, [r7, #4]
 800301a:	2201      	movs	r2, #1
 800301c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Set the new synchronization parameters (and keep the request ID filled during the Init)*/
    MODIFY_REG(hdma->DMAmuxChannel->CCR, \
 8003020:	687b      	ldr	r3, [r7, #4]
 8003022:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003024:	681b      	ldr	r3, [r3, #0]
 8003026:	b2d9      	uxtb	r1, r3
 8003028:	683b      	ldr	r3, [r7, #0]
 800302a:	681b      	ldr	r3, [r3, #0]
 800302c:	061a      	lsls	r2, r3, #24
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	68db      	ldr	r3, [r3, #12]
 8003032:	3b01      	subs	r3, #1
 8003034:	04db      	lsls	r3, r3, #19
 8003036:	431a      	orrs	r2, r3
 8003038:	683b      	ldr	r3, [r7, #0]
 800303a:	685b      	ldr	r3, [r3, #4]
 800303c:	431a      	orrs	r2, r3
 800303e:	683b      	ldr	r3, [r7, #0]
 8003040:	7a1b      	ldrb	r3, [r3, #8]
 8003042:	041b      	lsls	r3, r3, #16
 8003044:	431a      	orrs	r2, r3
 8003046:	683b      	ldr	r3, [r7, #0]
 8003048:	7a5b      	ldrb	r3, [r3, #9]
 800304a:	025b      	lsls	r3, r3, #9
 800304c:	431a      	orrs	r2, r3
 800304e:	687b      	ldr	r3, [r7, #4]
 8003050:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003052:	430a      	orrs	r2, r1
 8003054:	601a      	str	r2, [r3, #0]
               ((pSyncConfig->SyncSignalID) << DMAMUX_CxCR_SYNC_ID_Pos) | ((pSyncConfig->RequestNumber - 1U) << DMAMUX_CxCR_NBREQ_Pos) | \
               pSyncConfig->SyncPolarity | ((uint32_t)pSyncConfig->SyncEnable << DMAMUX_CxCR_SE_Pos) | \
               ((uint32_t)pSyncConfig->EventEnable << DMAMUX_CxCR_EGE_Pos));

    /* Process UnLocked */
    __HAL_UNLOCK(hdma);
 8003056:	687b      	ldr	r3, [r7, #4]
 8003058:	2200      	movs	r2, #0
 800305a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    return HAL_OK;
 800305e:	2300      	movs	r3, #0
 8003060:	e000      	b.n	8003064 <HAL_DMAEx_ConfigMuxSync+0x70>
  }
  else
  {
    /*DMA State not Ready*/
    return HAL_ERROR;
 8003062:	2301      	movs	r3, #1
  }
}
 8003064:	4618      	mov	r0, r3
 8003066:	370c      	adds	r7, #12
 8003068:	46bd      	mov	sp, r7
 800306a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800306e:	4770      	bx	lr

08003070 <HAL_DMAEx_MUX_IRQHandler>:
  * @param  hdma: pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA channel.
  * @retval None
  */
void HAL_DMAEx_MUX_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8003070:	b580      	push	{r7, lr}
 8003072:	b082      	sub	sp, #8
 8003074:	af00      	add	r7, sp, #0
 8003076:	6078      	str	r0, [r7, #4]
  /* Check for DMAMUX Synchronization overrun */
  if ((hdma->DMAmuxChannelStatus->CSR & hdma->DMAmuxChannelStatusMask) != 0U)
 8003078:	687b      	ldr	r3, [r7, #4]
 800307a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800307c:	681a      	ldr	r2, [r3, #0]
 800307e:	687b      	ldr	r3, [r7, #4]
 8003080:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8003082:	4013      	ands	r3, r2
 8003084:	2b00      	cmp	r3, #0
 8003086:	d01a      	beq.n	80030be <HAL_DMAEx_MUX_IRQHandler+0x4e>
  {
    /* Disable the synchro overrun interrupt */
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003088:	687b      	ldr	r3, [r7, #4]
 800308a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800308c:	681a      	ldr	r2, [r3, #0]
 800308e:	687b      	ldr	r3, [r7, #4]
 8003090:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003092:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003096:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8003098:	687b      	ldr	r3, [r7, #4]
 800309a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800309c:	687a      	ldr	r2, [r7, #4]
 800309e:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80030a0:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode |= HAL_DMA_ERROR_SYNC;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030a6:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 80030aa:	687b      	ldr	r3, [r7, #4]
 80030ac:	63da      	str	r2, [r3, #60]	@ 0x3c

    if (hdma->XferErrorCallback != NULL)
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030b2:	2b00      	cmp	r3, #0
 80030b4:	d003      	beq.n	80030be <HAL_DMAEx_MUX_IRQHandler+0x4e>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 80030b6:	687b      	ldr	r3, [r7, #4]
 80030b8:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80030ba:	6878      	ldr	r0, [r7, #4]
 80030bc:	4798      	blx	r3
    }
  }

  if (hdma->DMAmuxRequestGen != 0)
 80030be:	687b      	ldr	r3, [r7, #4]
 80030c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030c2:	2b00      	cmp	r3, #0
 80030c4:	d022      	beq.n	800310c <HAL_DMAEx_MUX_IRQHandler+0x9c>
  {
    /* if using a DMAMUX request generator block Check for DMAMUX request generator overrun */
    if ((hdma->DMAmuxRequestGenStatus->RGSR & hdma->DMAmuxRequestGenStatusMask) != 0U)
 80030c6:	687b      	ldr	r3, [r7, #4]
 80030c8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ca:	681a      	ldr	r2, [r3, #0]
 80030cc:	687b      	ldr	r3, [r7, #4]
 80030ce:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80030d0:	4013      	ands	r3, r2
 80030d2:	2b00      	cmp	r3, #0
 80030d4:	d01a      	beq.n	800310c <HAL_DMAEx_MUX_IRQHandler+0x9c>
    {
      /* Disable the request gen overrun interrupt */
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 80030d6:	687b      	ldr	r3, [r7, #4]
 80030d8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030da:	681a      	ldr	r2, [r3, #0]
 80030dc:	687b      	ldr	r3, [r7, #4]
 80030de:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80030e0:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80030e4:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 80030e6:	687b      	ldr	r3, [r7, #4]
 80030e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80030ea:	687a      	ldr	r2, [r7, #4]
 80030ec:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80030ee:	605a      	str	r2, [r3, #4]

      /* Update error code */
      hdma->ErrorCode |= HAL_DMA_ERROR_REQGEN;
 80030f0:	687b      	ldr	r3, [r7, #4]
 80030f2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80030f4:	f443 6280 	orr.w	r2, r3, #1024	@ 0x400
 80030f8:	687b      	ldr	r3, [r7, #4]
 80030fa:	63da      	str	r2, [r3, #60]	@ 0x3c

      if (hdma->XferErrorCallback != NULL)
 80030fc:	687b      	ldr	r3, [r7, #4]
 80030fe:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003100:	2b00      	cmp	r3, #0
 8003102:	d003      	beq.n	800310c <HAL_DMAEx_MUX_IRQHandler+0x9c>
      {
        /* Transfer error callback */
        hdma->XferErrorCallback(hdma);
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003108:	6878      	ldr	r0, [r7, #4]
 800310a:	4798      	blx	r3
      }
    }
  }
}
 800310c:	bf00      	nop
 800310e:	3708      	adds	r7, #8
 8003110:	46bd      	mov	sp, r7
 8003112:	bd80      	pop	{r7, pc}

08003114 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003114:	b480      	push	{r7}
 8003116:	b087      	sub	sp, #28
 8003118:	af00      	add	r7, sp, #0
 800311a:	6078      	str	r0, [r7, #4]
 800311c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800311e:	2300      	movs	r3, #0
 8003120:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003122:	e15a      	b.n	80033da <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003124:	683b      	ldr	r3, [r7, #0]
 8003126:	681a      	ldr	r2, [r3, #0]
 8003128:	2101      	movs	r1, #1
 800312a:	697b      	ldr	r3, [r7, #20]
 800312c:	fa01 f303 	lsl.w	r3, r1, r3
 8003130:	4013      	ands	r3, r2
 8003132:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	2b00      	cmp	r3, #0
 8003138:	f000 814c 	beq.w	80033d4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800313c:	683b      	ldr	r3, [r7, #0]
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	f003 0303 	and.w	r3, r3, #3
 8003144:	2b01      	cmp	r3, #1
 8003146:	d005      	beq.n	8003154 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003148:	683b      	ldr	r3, [r7, #0]
 800314a:	685b      	ldr	r3, [r3, #4]
 800314c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003150:	2b02      	cmp	r3, #2
 8003152:	d130      	bne.n	80031b6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003154:	687b      	ldr	r3, [r7, #4]
 8003156:	689b      	ldr	r3, [r3, #8]
 8003158:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800315a:	697b      	ldr	r3, [r7, #20]
 800315c:	005b      	lsls	r3, r3, #1
 800315e:	2203      	movs	r2, #3
 8003160:	fa02 f303 	lsl.w	r3, r2, r3
 8003164:	43db      	mvns	r3, r3
 8003166:	693a      	ldr	r2, [r7, #16]
 8003168:	4013      	ands	r3, r2
 800316a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800316c:	683b      	ldr	r3, [r7, #0]
 800316e:	68da      	ldr	r2, [r3, #12]
 8003170:	697b      	ldr	r3, [r7, #20]
 8003172:	005b      	lsls	r3, r3, #1
 8003174:	fa02 f303 	lsl.w	r3, r2, r3
 8003178:	693a      	ldr	r2, [r7, #16]
 800317a:	4313      	orrs	r3, r2
 800317c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	693a      	ldr	r2, [r7, #16]
 8003182:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 800318a:	2201      	movs	r2, #1
 800318c:	697b      	ldr	r3, [r7, #20]
 800318e:	fa02 f303 	lsl.w	r3, r2, r3
 8003192:	43db      	mvns	r3, r3
 8003194:	693a      	ldr	r2, [r7, #16]
 8003196:	4013      	ands	r3, r2
 8003198:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 800319a:	683b      	ldr	r3, [r7, #0]
 800319c:	685b      	ldr	r3, [r3, #4]
 800319e:	091b      	lsrs	r3, r3, #4
 80031a0:	f003 0201 	and.w	r2, r3, #1
 80031a4:	697b      	ldr	r3, [r7, #20]
 80031a6:	fa02 f303 	lsl.w	r3, r2, r3
 80031aa:	693a      	ldr	r2, [r7, #16]
 80031ac:	4313      	orrs	r3, r2
 80031ae:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	693a      	ldr	r2, [r7, #16]
 80031b4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80031b6:	683b      	ldr	r3, [r7, #0]
 80031b8:	685b      	ldr	r3, [r3, #4]
 80031ba:	f003 0303 	and.w	r3, r3, #3
 80031be:	2b03      	cmp	r3, #3
 80031c0:	d017      	beq.n	80031f2 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80031c2:	687b      	ldr	r3, [r7, #4]
 80031c4:	68db      	ldr	r3, [r3, #12]
 80031c6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80031c8:	697b      	ldr	r3, [r7, #20]
 80031ca:	005b      	lsls	r3, r3, #1
 80031cc:	2203      	movs	r2, #3
 80031ce:	fa02 f303 	lsl.w	r3, r2, r3
 80031d2:	43db      	mvns	r3, r3
 80031d4:	693a      	ldr	r2, [r7, #16]
 80031d6:	4013      	ands	r3, r2
 80031d8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80031da:	683b      	ldr	r3, [r7, #0]
 80031dc:	689a      	ldr	r2, [r3, #8]
 80031de:	697b      	ldr	r3, [r7, #20]
 80031e0:	005b      	lsls	r3, r3, #1
 80031e2:	fa02 f303 	lsl.w	r3, r2, r3
 80031e6:	693a      	ldr	r2, [r7, #16]
 80031e8:	4313      	orrs	r3, r2
 80031ea:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	693a      	ldr	r2, [r7, #16]
 80031f0:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80031f2:	683b      	ldr	r3, [r7, #0]
 80031f4:	685b      	ldr	r3, [r3, #4]
 80031f6:	f003 0303 	and.w	r3, r3, #3
 80031fa:	2b02      	cmp	r3, #2
 80031fc:	d123      	bne.n	8003246 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 80031fe:	697b      	ldr	r3, [r7, #20]
 8003200:	08da      	lsrs	r2, r3, #3
 8003202:	687b      	ldr	r3, [r7, #4]
 8003204:	3208      	adds	r2, #8
 8003206:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800320a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800320c:	697b      	ldr	r3, [r7, #20]
 800320e:	f003 0307 	and.w	r3, r3, #7
 8003212:	009b      	lsls	r3, r3, #2
 8003214:	220f      	movs	r2, #15
 8003216:	fa02 f303 	lsl.w	r3, r2, r3
 800321a:	43db      	mvns	r3, r3
 800321c:	693a      	ldr	r2, [r7, #16]
 800321e:	4013      	ands	r3, r2
 8003220:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003222:	683b      	ldr	r3, [r7, #0]
 8003224:	691a      	ldr	r2, [r3, #16]
 8003226:	697b      	ldr	r3, [r7, #20]
 8003228:	f003 0307 	and.w	r3, r3, #7
 800322c:	009b      	lsls	r3, r3, #2
 800322e:	fa02 f303 	lsl.w	r3, r2, r3
 8003232:	693a      	ldr	r2, [r7, #16]
 8003234:	4313      	orrs	r3, r2
 8003236:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003238:	697b      	ldr	r3, [r7, #20]
 800323a:	08da      	lsrs	r2, r3, #3
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	3208      	adds	r2, #8
 8003240:	6939      	ldr	r1, [r7, #16]
 8003242:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	681b      	ldr	r3, [r3, #0]
 800324a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800324c:	697b      	ldr	r3, [r7, #20]
 800324e:	005b      	lsls	r3, r3, #1
 8003250:	2203      	movs	r2, #3
 8003252:	fa02 f303 	lsl.w	r3, r2, r3
 8003256:	43db      	mvns	r3, r3
 8003258:	693a      	ldr	r2, [r7, #16]
 800325a:	4013      	ands	r3, r2
 800325c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	f003 0203 	and.w	r2, r3, #3
 8003266:	697b      	ldr	r3, [r7, #20]
 8003268:	005b      	lsls	r3, r3, #1
 800326a:	fa02 f303 	lsl.w	r3, r2, r3
 800326e:	693a      	ldr	r2, [r7, #16]
 8003270:	4313      	orrs	r3, r2
 8003272:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	693a      	ldr	r2, [r7, #16]
 8003278:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800327a:	683b      	ldr	r3, [r7, #0]
 800327c:	685b      	ldr	r3, [r3, #4]
 800327e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003282:	2b00      	cmp	r3, #0
 8003284:	f000 80a6 	beq.w	80033d4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003288:	4b5b      	ldr	r3, [pc, #364]	@ (80033f8 <HAL_GPIO_Init+0x2e4>)
 800328a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800328c:	4a5a      	ldr	r2, [pc, #360]	@ (80033f8 <HAL_GPIO_Init+0x2e4>)
 800328e:	f043 0301 	orr.w	r3, r3, #1
 8003292:	6613      	str	r3, [r2, #96]	@ 0x60
 8003294:	4b58      	ldr	r3, [pc, #352]	@ (80033f8 <HAL_GPIO_Init+0x2e4>)
 8003296:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003298:	f003 0301 	and.w	r3, r3, #1
 800329c:	60bb      	str	r3, [r7, #8]
 800329e:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80032a0:	4a56      	ldr	r2, [pc, #344]	@ (80033fc <HAL_GPIO_Init+0x2e8>)
 80032a2:	697b      	ldr	r3, [r7, #20]
 80032a4:	089b      	lsrs	r3, r3, #2
 80032a6:	3302      	adds	r3, #2
 80032a8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80032ac:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80032ae:	697b      	ldr	r3, [r7, #20]
 80032b0:	f003 0303 	and.w	r3, r3, #3
 80032b4:	009b      	lsls	r3, r3, #2
 80032b6:	220f      	movs	r2, #15
 80032b8:	fa02 f303 	lsl.w	r3, r2, r3
 80032bc:	43db      	mvns	r3, r3
 80032be:	693a      	ldr	r2, [r7, #16]
 80032c0:	4013      	ands	r3, r2
 80032c2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80032c4:	687b      	ldr	r3, [r7, #4]
 80032c6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80032ca:	d01f      	beq.n	800330c <HAL_GPIO_Init+0x1f8>
 80032cc:	687b      	ldr	r3, [r7, #4]
 80032ce:	4a4c      	ldr	r2, [pc, #304]	@ (8003400 <HAL_GPIO_Init+0x2ec>)
 80032d0:	4293      	cmp	r3, r2
 80032d2:	d019      	beq.n	8003308 <HAL_GPIO_Init+0x1f4>
 80032d4:	687b      	ldr	r3, [r7, #4]
 80032d6:	4a4b      	ldr	r2, [pc, #300]	@ (8003404 <HAL_GPIO_Init+0x2f0>)
 80032d8:	4293      	cmp	r3, r2
 80032da:	d013      	beq.n	8003304 <HAL_GPIO_Init+0x1f0>
 80032dc:	687b      	ldr	r3, [r7, #4]
 80032de:	4a4a      	ldr	r2, [pc, #296]	@ (8003408 <HAL_GPIO_Init+0x2f4>)
 80032e0:	4293      	cmp	r3, r2
 80032e2:	d00d      	beq.n	8003300 <HAL_GPIO_Init+0x1ec>
 80032e4:	687b      	ldr	r3, [r7, #4]
 80032e6:	4a49      	ldr	r2, [pc, #292]	@ (800340c <HAL_GPIO_Init+0x2f8>)
 80032e8:	4293      	cmp	r3, r2
 80032ea:	d007      	beq.n	80032fc <HAL_GPIO_Init+0x1e8>
 80032ec:	687b      	ldr	r3, [r7, #4]
 80032ee:	4a48      	ldr	r2, [pc, #288]	@ (8003410 <HAL_GPIO_Init+0x2fc>)
 80032f0:	4293      	cmp	r3, r2
 80032f2:	d101      	bne.n	80032f8 <HAL_GPIO_Init+0x1e4>
 80032f4:	2305      	movs	r3, #5
 80032f6:	e00a      	b.n	800330e <HAL_GPIO_Init+0x1fa>
 80032f8:	2306      	movs	r3, #6
 80032fa:	e008      	b.n	800330e <HAL_GPIO_Init+0x1fa>
 80032fc:	2304      	movs	r3, #4
 80032fe:	e006      	b.n	800330e <HAL_GPIO_Init+0x1fa>
 8003300:	2303      	movs	r3, #3
 8003302:	e004      	b.n	800330e <HAL_GPIO_Init+0x1fa>
 8003304:	2302      	movs	r3, #2
 8003306:	e002      	b.n	800330e <HAL_GPIO_Init+0x1fa>
 8003308:	2301      	movs	r3, #1
 800330a:	e000      	b.n	800330e <HAL_GPIO_Init+0x1fa>
 800330c:	2300      	movs	r3, #0
 800330e:	697a      	ldr	r2, [r7, #20]
 8003310:	f002 0203 	and.w	r2, r2, #3
 8003314:	0092      	lsls	r2, r2, #2
 8003316:	4093      	lsls	r3, r2
 8003318:	693a      	ldr	r2, [r7, #16]
 800331a:	4313      	orrs	r3, r2
 800331c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800331e:	4937      	ldr	r1, [pc, #220]	@ (80033fc <HAL_GPIO_Init+0x2e8>)
 8003320:	697b      	ldr	r3, [r7, #20]
 8003322:	089b      	lsrs	r3, r3, #2
 8003324:	3302      	adds	r3, #2
 8003326:	693a      	ldr	r2, [r7, #16]
 8003328:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800332c:	4b39      	ldr	r3, [pc, #228]	@ (8003414 <HAL_GPIO_Init+0x300>)
 800332e:	689b      	ldr	r3, [r3, #8]
 8003330:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003332:	68fb      	ldr	r3, [r7, #12]
 8003334:	43db      	mvns	r3, r3
 8003336:	693a      	ldr	r2, [r7, #16]
 8003338:	4013      	ands	r3, r2
 800333a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800333c:	683b      	ldr	r3, [r7, #0]
 800333e:	685b      	ldr	r3, [r3, #4]
 8003340:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003344:	2b00      	cmp	r3, #0
 8003346:	d003      	beq.n	8003350 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003348:	693a      	ldr	r2, [r7, #16]
 800334a:	68fb      	ldr	r3, [r7, #12]
 800334c:	4313      	orrs	r3, r2
 800334e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003350:	4a30      	ldr	r2, [pc, #192]	@ (8003414 <HAL_GPIO_Init+0x300>)
 8003352:	693b      	ldr	r3, [r7, #16]
 8003354:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003356:	4b2f      	ldr	r3, [pc, #188]	@ (8003414 <HAL_GPIO_Init+0x300>)
 8003358:	68db      	ldr	r3, [r3, #12]
 800335a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	43db      	mvns	r3, r3
 8003360:	693a      	ldr	r2, [r7, #16]
 8003362:	4013      	ands	r3, r2
 8003364:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003366:	683b      	ldr	r3, [r7, #0]
 8003368:	685b      	ldr	r3, [r3, #4]
 800336a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800336e:	2b00      	cmp	r3, #0
 8003370:	d003      	beq.n	800337a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003372:	693a      	ldr	r2, [r7, #16]
 8003374:	68fb      	ldr	r3, [r7, #12]
 8003376:	4313      	orrs	r3, r2
 8003378:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800337a:	4a26      	ldr	r2, [pc, #152]	@ (8003414 <HAL_GPIO_Init+0x300>)
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003380:	4b24      	ldr	r3, [pc, #144]	@ (8003414 <HAL_GPIO_Init+0x300>)
 8003382:	685b      	ldr	r3, [r3, #4]
 8003384:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003386:	68fb      	ldr	r3, [r7, #12]
 8003388:	43db      	mvns	r3, r3
 800338a:	693a      	ldr	r2, [r7, #16]
 800338c:	4013      	ands	r3, r2
 800338e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003390:	683b      	ldr	r3, [r7, #0]
 8003392:	685b      	ldr	r3, [r3, #4]
 8003394:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003398:	2b00      	cmp	r3, #0
 800339a:	d003      	beq.n	80033a4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 800339c:	693a      	ldr	r2, [r7, #16]
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	4313      	orrs	r3, r2
 80033a2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80033a4:	4a1b      	ldr	r2, [pc, #108]	@ (8003414 <HAL_GPIO_Init+0x300>)
 80033a6:	693b      	ldr	r3, [r7, #16]
 80033a8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80033aa:	4b1a      	ldr	r3, [pc, #104]	@ (8003414 <HAL_GPIO_Init+0x300>)
 80033ac:	681b      	ldr	r3, [r3, #0]
 80033ae:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80033b0:	68fb      	ldr	r3, [r7, #12]
 80033b2:	43db      	mvns	r3, r3
 80033b4:	693a      	ldr	r2, [r7, #16]
 80033b6:	4013      	ands	r3, r2
 80033b8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80033ba:	683b      	ldr	r3, [r7, #0]
 80033bc:	685b      	ldr	r3, [r3, #4]
 80033be:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80033c2:	2b00      	cmp	r3, #0
 80033c4:	d003      	beq.n	80033ce <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80033c6:	693a      	ldr	r2, [r7, #16]
 80033c8:	68fb      	ldr	r3, [r7, #12]
 80033ca:	4313      	orrs	r3, r2
 80033cc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80033ce:	4a11      	ldr	r2, [pc, #68]	@ (8003414 <HAL_GPIO_Init+0x300>)
 80033d0:	693b      	ldr	r3, [r7, #16]
 80033d2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80033d4:	697b      	ldr	r3, [r7, #20]
 80033d6:	3301      	adds	r3, #1
 80033d8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80033da:	683b      	ldr	r3, [r7, #0]
 80033dc:	681a      	ldr	r2, [r3, #0]
 80033de:	697b      	ldr	r3, [r7, #20]
 80033e0:	fa22 f303 	lsr.w	r3, r2, r3
 80033e4:	2b00      	cmp	r3, #0
 80033e6:	f47f ae9d 	bne.w	8003124 <HAL_GPIO_Init+0x10>
  }
}
 80033ea:	bf00      	nop
 80033ec:	bf00      	nop
 80033ee:	371c      	adds	r7, #28
 80033f0:	46bd      	mov	sp, r7
 80033f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f6:	4770      	bx	lr
 80033f8:	40021000 	.word	0x40021000
 80033fc:	40010000 	.word	0x40010000
 8003400:	48000400 	.word	0x48000400
 8003404:	48000800 	.word	0x48000800
 8003408:	48000c00 	.word	0x48000c00
 800340c:	48001000 	.word	0x48001000
 8003410:	48001400 	.word	0x48001400
 8003414:	40010400 	.word	0x40010400

08003418 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8003418:	b480      	push	{r7}
 800341a:	b087      	sub	sp, #28
 800341c:	af00      	add	r7, sp, #0
 800341e:	6078      	str	r0, [r7, #4]
 8003420:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003422:	2300      	movs	r3, #0
 8003424:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0U)
 8003426:	e0bd      	b.n	80035a4 <HAL_GPIO_DeInit+0x18c>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1UL << position);
 8003428:	2201      	movs	r2, #1
 800342a:	697b      	ldr	r3, [r7, #20]
 800342c:	fa02 f303 	lsl.w	r3, r2, r3
 8003430:	683a      	ldr	r2, [r7, #0]
 8003432:	4013      	ands	r3, r2
 8003434:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 8003436:	693b      	ldr	r3, [r7, #16]
 8003438:	2b00      	cmp	r3, #0
 800343a:	f000 80b0 	beq.w	800359e <HAL_GPIO_DeInit+0x186>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2U];
 800343e:	4a60      	ldr	r2, [pc, #384]	@ (80035c0 <HAL_GPIO_DeInit+0x1a8>)
 8003440:	697b      	ldr	r3, [r7, #20]
 8003442:	089b      	lsrs	r3, r3, #2
 8003444:	3302      	adds	r3, #2
 8003446:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800344a:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FUL << (4U * (position & 0x03U)));
 800344c:	697b      	ldr	r3, [r7, #20]
 800344e:	f003 0303 	and.w	r3, r3, #3
 8003452:	009b      	lsls	r3, r3, #2
 8003454:	220f      	movs	r2, #15
 8003456:	fa02 f303 	lsl.w	r3, r2, r3
 800345a:	68fa      	ldr	r2, [r7, #12]
 800345c:	4013      	ands	r3, r2
 800345e:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U))))
 8003460:	687b      	ldr	r3, [r7, #4]
 8003462:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003466:	d01f      	beq.n	80034a8 <HAL_GPIO_DeInit+0x90>
 8003468:	687b      	ldr	r3, [r7, #4]
 800346a:	4a56      	ldr	r2, [pc, #344]	@ (80035c4 <HAL_GPIO_DeInit+0x1ac>)
 800346c:	4293      	cmp	r3, r2
 800346e:	d019      	beq.n	80034a4 <HAL_GPIO_DeInit+0x8c>
 8003470:	687b      	ldr	r3, [r7, #4]
 8003472:	4a55      	ldr	r2, [pc, #340]	@ (80035c8 <HAL_GPIO_DeInit+0x1b0>)
 8003474:	4293      	cmp	r3, r2
 8003476:	d013      	beq.n	80034a0 <HAL_GPIO_DeInit+0x88>
 8003478:	687b      	ldr	r3, [r7, #4]
 800347a:	4a54      	ldr	r2, [pc, #336]	@ (80035cc <HAL_GPIO_DeInit+0x1b4>)
 800347c:	4293      	cmp	r3, r2
 800347e:	d00d      	beq.n	800349c <HAL_GPIO_DeInit+0x84>
 8003480:	687b      	ldr	r3, [r7, #4]
 8003482:	4a53      	ldr	r2, [pc, #332]	@ (80035d0 <HAL_GPIO_DeInit+0x1b8>)
 8003484:	4293      	cmp	r3, r2
 8003486:	d007      	beq.n	8003498 <HAL_GPIO_DeInit+0x80>
 8003488:	687b      	ldr	r3, [r7, #4]
 800348a:	4a52      	ldr	r2, [pc, #328]	@ (80035d4 <HAL_GPIO_DeInit+0x1bc>)
 800348c:	4293      	cmp	r3, r2
 800348e:	d101      	bne.n	8003494 <HAL_GPIO_DeInit+0x7c>
 8003490:	2305      	movs	r3, #5
 8003492:	e00a      	b.n	80034aa <HAL_GPIO_DeInit+0x92>
 8003494:	2306      	movs	r3, #6
 8003496:	e008      	b.n	80034aa <HAL_GPIO_DeInit+0x92>
 8003498:	2304      	movs	r3, #4
 800349a:	e006      	b.n	80034aa <HAL_GPIO_DeInit+0x92>
 800349c:	2303      	movs	r3, #3
 800349e:	e004      	b.n	80034aa <HAL_GPIO_DeInit+0x92>
 80034a0:	2302      	movs	r3, #2
 80034a2:	e002      	b.n	80034aa <HAL_GPIO_DeInit+0x92>
 80034a4:	2301      	movs	r3, #1
 80034a6:	e000      	b.n	80034aa <HAL_GPIO_DeInit+0x92>
 80034a8:	2300      	movs	r3, #0
 80034aa:	697a      	ldr	r2, [r7, #20]
 80034ac:	f002 0203 	and.w	r2, r2, #3
 80034b0:	0092      	lsls	r2, r2, #2
 80034b2:	4093      	lsls	r3, r2
 80034b4:	68fa      	ldr	r2, [r7, #12]
 80034b6:	429a      	cmp	r2, r3
 80034b8:	d132      	bne.n	8003520 <HAL_GPIO_DeInit+0x108>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80034ba:	4b47      	ldr	r3, [pc, #284]	@ (80035d8 <HAL_GPIO_DeInit+0x1c0>)
 80034bc:	681a      	ldr	r2, [r3, #0]
 80034be:	693b      	ldr	r3, [r7, #16]
 80034c0:	43db      	mvns	r3, r3
 80034c2:	4945      	ldr	r1, [pc, #276]	@ (80035d8 <HAL_GPIO_DeInit+0x1c0>)
 80034c4:	4013      	ands	r3, r2
 80034c6:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80034c8:	4b43      	ldr	r3, [pc, #268]	@ (80035d8 <HAL_GPIO_DeInit+0x1c0>)
 80034ca:	685a      	ldr	r2, [r3, #4]
 80034cc:	693b      	ldr	r3, [r7, #16]
 80034ce:	43db      	mvns	r3, r3
 80034d0:	4941      	ldr	r1, [pc, #260]	@ (80035d8 <HAL_GPIO_DeInit+0x1c0>)
 80034d2:	4013      	ands	r3, r2
 80034d4:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 80034d6:	4b40      	ldr	r3, [pc, #256]	@ (80035d8 <HAL_GPIO_DeInit+0x1c0>)
 80034d8:	68da      	ldr	r2, [r3, #12]
 80034da:	693b      	ldr	r3, [r7, #16]
 80034dc:	43db      	mvns	r3, r3
 80034de:	493e      	ldr	r1, [pc, #248]	@ (80035d8 <HAL_GPIO_DeInit+0x1c0>)
 80034e0:	4013      	ands	r3, r2
 80034e2:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 80034e4:	4b3c      	ldr	r3, [pc, #240]	@ (80035d8 <HAL_GPIO_DeInit+0x1c0>)
 80034e6:	689a      	ldr	r2, [r3, #8]
 80034e8:	693b      	ldr	r3, [r7, #16]
 80034ea:	43db      	mvns	r3, r3
 80034ec:	493a      	ldr	r1, [pc, #232]	@ (80035d8 <HAL_GPIO_DeInit+0x1c0>)
 80034ee:	4013      	ands	r3, r2
 80034f0:	608b      	str	r3, [r1, #8]

        tmp = 0x0FUL << (4U * (position & 0x03U));
 80034f2:	697b      	ldr	r3, [r7, #20]
 80034f4:	f003 0303 	and.w	r3, r3, #3
 80034f8:	009b      	lsls	r3, r3, #2
 80034fa:	220f      	movs	r2, #15
 80034fc:	fa02 f303 	lsl.w	r3, r2, r3
 8003500:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2U] &= ~tmp;
 8003502:	4a2f      	ldr	r2, [pc, #188]	@ (80035c0 <HAL_GPIO_DeInit+0x1a8>)
 8003504:	697b      	ldr	r3, [r7, #20]
 8003506:	089b      	lsrs	r3, r3, #2
 8003508:	3302      	adds	r3, #2
 800350a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800350e:	68fb      	ldr	r3, [r7, #12]
 8003510:	43da      	mvns	r2, r3
 8003512:	482b      	ldr	r0, [pc, #172]	@ (80035c0 <HAL_GPIO_DeInit+0x1a8>)
 8003514:	697b      	ldr	r3, [r7, #20]
 8003516:	089b      	lsrs	r3, r3, #2
 8003518:	400a      	ands	r2, r1
 800351a:	3302      	adds	r3, #2
 800351c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	681a      	ldr	r2, [r3, #0]
 8003524:	697b      	ldr	r3, [r7, #20]
 8003526:	005b      	lsls	r3, r3, #1
 8003528:	2103      	movs	r1, #3
 800352a:	fa01 f303 	lsl.w	r3, r1, r3
 800352e:	431a      	orrs	r2, r3
 8003530:	687b      	ldr	r3, [r7, #4]
 8003532:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u));
 8003534:	697b      	ldr	r3, [r7, #20]
 8003536:	08da      	lsrs	r2, r3, #3
 8003538:	687b      	ldr	r3, [r7, #4]
 800353a:	3208      	adds	r2, #8
 800353c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8003540:	697b      	ldr	r3, [r7, #20]
 8003542:	f003 0307 	and.w	r3, r3, #7
 8003546:	009b      	lsls	r3, r3, #2
 8003548:	220f      	movs	r2, #15
 800354a:	fa02 f303 	lsl.w	r3, r2, r3
 800354e:	43db      	mvns	r3, r3
 8003550:	697a      	ldr	r2, [r7, #20]
 8003552:	08d2      	lsrs	r2, r2, #3
 8003554:	4019      	ands	r1, r3
 8003556:	687b      	ldr	r3, [r7, #4]
 8003558:	3208      	adds	r2, #8
 800355a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 800355e:	687b      	ldr	r3, [r7, #4]
 8003560:	68da      	ldr	r2, [r3, #12]
 8003562:	697b      	ldr	r3, [r7, #20]
 8003564:	005b      	lsls	r3, r3, #1
 8003566:	2103      	movs	r1, #3
 8003568:	fa01 f303 	lsl.w	r3, r1, r3
 800356c:	43db      	mvns	r3, r3
 800356e:	401a      	ands	r2, r3
 8003570:	687b      	ldr	r3, [r7, #4]
 8003572:	60da      	str	r2, [r3, #12]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position);
 8003574:	687b      	ldr	r3, [r7, #4]
 8003576:	685a      	ldr	r2, [r3, #4]
 8003578:	2101      	movs	r1, #1
 800357a:	697b      	ldr	r3, [r7, #20]
 800357c:	fa01 f303 	lsl.w	r3, r1, r3
 8003580:	43db      	mvns	r3, r3
 8003582:	401a      	ands	r2, r3
 8003584:	687b      	ldr	r3, [r7, #4]
 8003586:	605a      	str	r2, [r3, #4]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8003588:	687b      	ldr	r3, [r7, #4]
 800358a:	689a      	ldr	r2, [r3, #8]
 800358c:	697b      	ldr	r3, [r7, #20]
 800358e:	005b      	lsls	r3, r3, #1
 8003590:	2103      	movs	r1, #3
 8003592:	fa01 f303 	lsl.w	r3, r1, r3
 8003596:	43db      	mvns	r3, r3
 8003598:	401a      	ands	r2, r3
 800359a:	687b      	ldr	r3, [r7, #4]
 800359c:	609a      	str	r2, [r3, #8]
    }

    position++;
 800359e:	697b      	ldr	r3, [r7, #20]
 80035a0:	3301      	adds	r3, #1
 80035a2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0U)
 80035a4:	683a      	ldr	r2, [r7, #0]
 80035a6:	697b      	ldr	r3, [r7, #20]
 80035a8:	fa22 f303 	lsr.w	r3, r2, r3
 80035ac:	2b00      	cmp	r3, #0
 80035ae:	f47f af3b 	bne.w	8003428 <HAL_GPIO_DeInit+0x10>
  }
}
 80035b2:	bf00      	nop
 80035b4:	bf00      	nop
 80035b6:	371c      	adds	r7, #28
 80035b8:	46bd      	mov	sp, r7
 80035ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035be:	4770      	bx	lr
 80035c0:	40010000 	.word	0x40010000
 80035c4:	48000400 	.word	0x48000400
 80035c8:	48000800 	.word	0x48000800
 80035cc:	48000c00 	.word	0x48000c00
 80035d0:	48001000 	.word	0x48001000
 80035d4:	48001400 	.word	0x48001400
 80035d8:	40010400 	.word	0x40010400

080035dc <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80035dc:	b480      	push	{r7}
 80035de:	b085      	sub	sp, #20
 80035e0:	af00      	add	r7, sp, #0
 80035e2:	6078      	str	r0, [r7, #4]
 80035e4:	460b      	mov	r3, r1
 80035e6:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 80035e8:	687b      	ldr	r3, [r7, #4]
 80035ea:	691a      	ldr	r2, [r3, #16]
 80035ec:	887b      	ldrh	r3, [r7, #2]
 80035ee:	4013      	ands	r3, r2
 80035f0:	2b00      	cmp	r3, #0
 80035f2:	d002      	beq.n	80035fa <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 80035f4:	2301      	movs	r3, #1
 80035f6:	73fb      	strb	r3, [r7, #15]
 80035f8:	e001      	b.n	80035fe <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 80035fa:	2300      	movs	r3, #0
 80035fc:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 80035fe:	7bfb      	ldrb	r3, [r7, #15]
}
 8003600:	4618      	mov	r0, r3
 8003602:	3714      	adds	r7, #20
 8003604:	46bd      	mov	sp, r7
 8003606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800360a:	4770      	bx	lr

0800360c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800360c:	b480      	push	{r7}
 800360e:	b083      	sub	sp, #12
 8003610:	af00      	add	r7, sp, #0
 8003612:	6078      	str	r0, [r7, #4]
 8003614:	460b      	mov	r3, r1
 8003616:	807b      	strh	r3, [r7, #2]
 8003618:	4613      	mov	r3, r2
 800361a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 800361c:	787b      	ldrb	r3, [r7, #1]
 800361e:	2b00      	cmp	r3, #0
 8003620:	d003      	beq.n	800362a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003622:	887a      	ldrh	r2, [r7, #2]
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003628:	e002      	b.n	8003630 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 800362a:	887a      	ldrh	r2, [r7, #2]
 800362c:	687b      	ldr	r3, [r7, #4]
 800362e:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003630:	bf00      	nop
 8003632:	370c      	adds	r7, #12
 8003634:	46bd      	mov	sp, r7
 8003636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800363a:	4770      	bx	lr

0800363c <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 800363c:	b480      	push	{r7}
 800363e:	b085      	sub	sp, #20
 8003640:	af00      	add	r7, sp, #0
 8003642:	6078      	str	r0, [r7, #4]
 8003644:	460b      	mov	r3, r1
 8003646:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003648:	687b      	ldr	r3, [r7, #4]
 800364a:	695b      	ldr	r3, [r3, #20]
 800364c:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 800364e:	887a      	ldrh	r2, [r7, #2]
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	4013      	ands	r3, r2
 8003654:	041a      	lsls	r2, r3, #16
 8003656:	68fb      	ldr	r3, [r7, #12]
 8003658:	43d9      	mvns	r1, r3
 800365a:	887b      	ldrh	r3, [r7, #2]
 800365c:	400b      	ands	r3, r1
 800365e:	431a      	orrs	r2, r3
 8003660:	687b      	ldr	r3, [r7, #4]
 8003662:	619a      	str	r2, [r3, #24]
}
 8003664:	bf00      	nop
 8003666:	3714      	adds	r7, #20
 8003668:	46bd      	mov	sp, r7
 800366a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800366e:	4770      	bx	lr

08003670 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003670:	b580      	push	{r7, lr}
 8003672:	b082      	sub	sp, #8
 8003674:	af00      	add	r7, sp, #0
 8003676:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003678:	687b      	ldr	r3, [r7, #4]
 800367a:	2b00      	cmp	r3, #0
 800367c:	d101      	bne.n	8003682 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 800367e:	2301      	movs	r3, #1
 8003680:	e08d      	b.n	800379e <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003682:	687b      	ldr	r3, [r7, #4]
 8003684:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003688:	b2db      	uxtb	r3, r3
 800368a:	2b00      	cmp	r3, #0
 800368c:	d106      	bne.n	800369c <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 800368e:	687b      	ldr	r3, [r7, #4]
 8003690:	2200      	movs	r2, #0
 8003692:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 8003696:	6878      	ldr	r0, [r7, #4]
 8003698:	f7fe f8f6 	bl	8001888 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 800369c:	687b      	ldr	r3, [r7, #4]
 800369e:	2224      	movs	r2, #36	@ 0x24
 80036a0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	681b      	ldr	r3, [r3, #0]
 80036a8:	681a      	ldr	r2, [r3, #0]
 80036aa:	687b      	ldr	r3, [r7, #4]
 80036ac:	681b      	ldr	r3, [r3, #0]
 80036ae:	f022 0201 	bic.w	r2, r2, #1
 80036b2:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80036b4:	687b      	ldr	r3, [r7, #4]
 80036b6:	685a      	ldr	r2, [r3, #4]
 80036b8:	687b      	ldr	r3, [r7, #4]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80036c0:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	689a      	ldr	r2, [r3, #8]
 80036c8:	687b      	ldr	r3, [r7, #4]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80036d0:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	68db      	ldr	r3, [r3, #12]
 80036d6:	2b01      	cmp	r3, #1
 80036d8:	d107      	bne.n	80036ea <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	689a      	ldr	r2, [r3, #8]
 80036de:	687b      	ldr	r3, [r7, #4]
 80036e0:	681b      	ldr	r3, [r3, #0]
 80036e2:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80036e6:	609a      	str	r2, [r3, #8]
 80036e8:	e006      	b.n	80036f8 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	689a      	ldr	r2, [r3, #8]
 80036ee:	687b      	ldr	r3, [r7, #4]
 80036f0:	681b      	ldr	r3, [r3, #0]
 80036f2:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 80036f6:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80036f8:	687b      	ldr	r3, [r7, #4]
 80036fa:	68db      	ldr	r3, [r3, #12]
 80036fc:	2b02      	cmp	r3, #2
 80036fe:	d108      	bne.n	8003712 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003700:	687b      	ldr	r3, [r7, #4]
 8003702:	681b      	ldr	r3, [r3, #0]
 8003704:	685a      	ldr	r2, [r3, #4]
 8003706:	687b      	ldr	r3, [r7, #4]
 8003708:	681b      	ldr	r3, [r3, #0]
 800370a:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800370e:	605a      	str	r2, [r3, #4]
 8003710:	e007      	b.n	8003722 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	681b      	ldr	r3, [r3, #0]
 8003716:	685a      	ldr	r2, [r3, #4]
 8003718:	687b      	ldr	r3, [r7, #4]
 800371a:	681b      	ldr	r3, [r3, #0]
 800371c:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8003720:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8003722:	687b      	ldr	r3, [r7, #4]
 8003724:	681b      	ldr	r3, [r3, #0]
 8003726:	685b      	ldr	r3, [r3, #4]
 8003728:	687a      	ldr	r2, [r7, #4]
 800372a:	6812      	ldr	r2, [r2, #0]
 800372c:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8003730:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 8003734:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 8003736:	687b      	ldr	r3, [r7, #4]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	68da      	ldr	r2, [r3, #12]
 800373c:	687b      	ldr	r3, [r7, #4]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8003744:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003746:	687b      	ldr	r3, [r7, #4]
 8003748:	691a      	ldr	r2, [r3, #16]
 800374a:	687b      	ldr	r3, [r7, #4]
 800374c:	695b      	ldr	r3, [r3, #20]
 800374e:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 8003752:	687b      	ldr	r3, [r7, #4]
 8003754:	699b      	ldr	r3, [r3, #24]
 8003756:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8003758:	687b      	ldr	r3, [r7, #4]
 800375a:	681b      	ldr	r3, [r3, #0]
 800375c:	430a      	orrs	r2, r1
 800375e:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8003760:	687b      	ldr	r3, [r7, #4]
 8003762:	69d9      	ldr	r1, [r3, #28]
 8003764:	687b      	ldr	r3, [r7, #4]
 8003766:	6a1a      	ldr	r2, [r3, #32]
 8003768:	687b      	ldr	r3, [r7, #4]
 800376a:	681b      	ldr	r3, [r3, #0]
 800376c:	430a      	orrs	r2, r1
 800376e:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8003770:	687b      	ldr	r3, [r7, #4]
 8003772:	681b      	ldr	r3, [r3, #0]
 8003774:	681a      	ldr	r2, [r3, #0]
 8003776:	687b      	ldr	r3, [r7, #4]
 8003778:	681b      	ldr	r3, [r3, #0]
 800377a:	f042 0201 	orr.w	r2, r2, #1
 800377e:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8003780:	687b      	ldr	r3, [r7, #4]
 8003782:	2200      	movs	r2, #0
 8003784:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 8003786:	687b      	ldr	r3, [r7, #4]
 8003788:	2220      	movs	r2, #32
 800378a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 800378e:	687b      	ldr	r3, [r7, #4]
 8003790:	2200      	movs	r2, #0
 8003792:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003794:	687b      	ldr	r3, [r7, #4]
 8003796:	2200      	movs	r2, #0
 8003798:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 800379c:	2300      	movs	r3, #0
}
 800379e:	4618      	mov	r0, r3
 80037a0:	3708      	adds	r7, #8
 80037a2:	46bd      	mov	sp, r7
 80037a4:	bd80      	pop	{r7, pc}

080037a6 <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 80037a6:	b580      	push	{r7, lr}
 80037a8:	b082      	sub	sp, #8
 80037aa:	af00      	add	r7, sp, #0
 80037ac:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80037ae:	687b      	ldr	r3, [r7, #4]
 80037b0:	2b00      	cmp	r3, #0
 80037b2:	d101      	bne.n	80037b8 <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 80037b4:	2301      	movs	r3, #1
 80037b6:	e021      	b.n	80037fc <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2224      	movs	r2, #36	@ 0x24
 80037bc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	681b      	ldr	r3, [r3, #0]
 80037c4:	681a      	ldr	r2, [r3, #0]
 80037c6:	687b      	ldr	r3, [r7, #4]
 80037c8:	681b      	ldr	r3, [r3, #0]
 80037ca:	f022 0201 	bic.w	r2, r2, #1
 80037ce:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 80037d0:	6878      	ldr	r0, [r7, #4]
 80037d2:	f7fe f921 	bl	8001a18 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80037d6:	687b      	ldr	r3, [r7, #4]
 80037d8:	2200      	movs	r2, #0
 80037da:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 80037dc:	687b      	ldr	r3, [r7, #4]
 80037de:	2200      	movs	r2, #0
 80037e0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80037e4:	687b      	ldr	r3, [r7, #4]
 80037e6:	2200      	movs	r2, #0
 80037e8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	2200      	movs	r2, #0
 80037ee:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	2200      	movs	r2, #0
 80037f6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80037fa:	2300      	movs	r3, #0
}
 80037fc:	4618      	mov	r0, r3
 80037fe:	3708      	adds	r7, #8
 8003800:	46bd      	mov	sp, r7
 8003802:	bd80      	pop	{r7, pc}

08003804 <HAL_I2C_Master_Transmit_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                              uint16_t Size)
{
 8003804:	b580      	push	{r7, lr}
 8003806:	b08a      	sub	sp, #40	@ 0x28
 8003808:	af02      	add	r7, sp, #8
 800380a:	60f8      	str	r0, [r7, #12]
 800380c:	607a      	str	r2, [r7, #4]
 800380e:	461a      	mov	r2, r3
 8003810:	460b      	mov	r3, r1
 8003812:	817b      	strh	r3, [r7, #10]
 8003814:	4613      	mov	r3, r2
 8003816:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;
  uint32_t sizetoxfer = 0U;
 8003818:	2300      	movs	r3, #0
 800381a:	61bb      	str	r3, [r7, #24]

  if (hi2c->State == HAL_I2C_STATE_READY)
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003822:	b2db      	uxtb	r3, r3
 8003824:	2b20      	cmp	r3, #32
 8003826:	f040 80ef 	bne.w	8003a08 <HAL_I2C_Master_Transmit_DMA+0x204>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 800382a:	68fb      	ldr	r3, [r7, #12]
 800382c:	681b      	ldr	r3, [r3, #0]
 800382e:	699b      	ldr	r3, [r3, #24]
 8003830:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003834:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003838:	d101      	bne.n	800383e <HAL_I2C_Master_Transmit_DMA+0x3a>
    {
      return HAL_BUSY;
 800383a:	2302      	movs	r3, #2
 800383c:	e0e5      	b.n	8003a0a <HAL_I2C_Master_Transmit_DMA+0x206>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800383e:	68fb      	ldr	r3, [r7, #12]
 8003840:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003844:	2b01      	cmp	r3, #1
 8003846:	d101      	bne.n	800384c <HAL_I2C_Master_Transmit_DMA+0x48>
 8003848:	2302      	movs	r3, #2
 800384a:	e0de      	b.n	8003a0a <HAL_I2C_Master_Transmit_DMA+0x206>
 800384c:	68fb      	ldr	r3, [r7, #12]
 800384e:	2201      	movs	r2, #1
 8003850:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_TX;
 8003854:	68fb      	ldr	r3, [r7, #12]
 8003856:	2221      	movs	r2, #33	@ 0x21
 8003858:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 800385c:	68fb      	ldr	r3, [r7, #12]
 800385e:	2210      	movs	r2, #16
 8003860:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003864:	68fb      	ldr	r3, [r7, #12]
 8003866:	2200      	movs	r2, #0
 8003868:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 800386a:	68fb      	ldr	r3, [r7, #12]
 800386c:	687a      	ldr	r2, [r7, #4]
 800386e:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003870:	68fb      	ldr	r3, [r7, #12]
 8003872:	893a      	ldrh	r2, [r7, #8]
 8003874:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003876:	68fb      	ldr	r3, [r7, #12]
 8003878:	4a66      	ldr	r2, [pc, #408]	@ (8003a14 <HAL_I2C_Master_Transmit_DMA+0x210>)
 800387a:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	4a66      	ldr	r2, [pc, #408]	@ (8003a18 <HAL_I2C_Master_Transmit_DMA+0x214>)
 8003880:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003886:	b29b      	uxth	r3, r3
 8003888:	2bff      	cmp	r3, #255	@ 0xff
 800388a:	d906      	bls.n	800389a <HAL_I2C_Master_Transmit_DMA+0x96>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800388c:	68fb      	ldr	r3, [r7, #12]
 800388e:	22ff      	movs	r2, #255	@ 0xff
 8003890:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003892:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003896:	61fb      	str	r3, [r7, #28]
 8003898:	e007      	b.n	80038aa <HAL_I2C_Master_Transmit_DMA+0xa6>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800389e:	b29a      	uxth	r2, r3
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 80038a4:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80038a8:	61fb      	str	r3, [r7, #28]
    }

    if (hi2c->XferSize > 0U)
 80038aa:	68fb      	ldr	r3, [r7, #12]
 80038ac:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038ae:	2b00      	cmp	r3, #0
 80038b0:	d01a      	beq.n	80038e8 <HAL_I2C_Master_Transmit_DMA+0xe4>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80038b2:	68fb      	ldr	r3, [r7, #12]
 80038b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038b6:	781a      	ldrb	r2, [r3, #0]
 80038b8:	68fb      	ldr	r3, [r7, #12]
 80038ba:	681b      	ldr	r3, [r3, #0]
 80038bc:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80038be:	68fb      	ldr	r3, [r7, #12]
 80038c0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80038c2:	1c5a      	adds	r2, r3, #1
 80038c4:	68fb      	ldr	r3, [r7, #12]
 80038c6:	625a      	str	r2, [r3, #36]	@ 0x24

      sizetoxfer = hi2c->XferSize;
 80038c8:	68fb      	ldr	r3, [r7, #12]
 80038ca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038cc:	61bb      	str	r3, [r7, #24]
      hi2c->XferCount--;
 80038ce:	68fb      	ldr	r3, [r7, #12]
 80038d0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80038d2:	b29b      	uxth	r3, r3
 80038d4:	3b01      	subs	r3, #1
 80038d6:	b29a      	uxth	r2, r3
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80038dc:	68fb      	ldr	r3, [r7, #12]
 80038de:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038e0:	3b01      	subs	r3, #1
 80038e2:	b29a      	uxth	r2, r3
 80038e4:	68fb      	ldr	r3, [r7, #12]
 80038e6:	851a      	strh	r2, [r3, #40]	@ 0x28
    }

    if (hi2c->XferSize > 0U)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80038ec:	2b00      	cmp	r3, #0
 80038ee:	d074      	beq.n	80039da <HAL_I2C_Master_Transmit_DMA+0x1d6>
    {
      if (hi2c->hdmatx != NULL)
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038f4:	2b00      	cmp	r3, #0
 80038f6:	d022      	beq.n	800393e <HAL_I2C_Master_Transmit_DMA+0x13a>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmatx->XferCpltCallback = I2C_DMAMasterTransmitCplt;
 80038f8:	68fb      	ldr	r3, [r7, #12]
 80038fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80038fc:	4a47      	ldr	r2, [pc, #284]	@ (8003a1c <HAL_I2C_Master_Transmit_DMA+0x218>)
 80038fe:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmatx->XferErrorCallback = I2C_DMAError;
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003904:	4a46      	ldr	r2, [pc, #280]	@ (8003a20 <HAL_I2C_Master_Transmit_DMA+0x21c>)
 8003906:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmatx->XferHalfCpltCallback = NULL;
 8003908:	68fb      	ldr	r3, [r7, #12]
 800390a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800390c:	2200      	movs	r2, #0
 800390e:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmatx->XferAbortCallback = NULL;
 8003910:	68fb      	ldr	r3, [r7, #12]
 8003912:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003914:	2200      	movs	r2, #0
 8003916:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8003918:	68fb      	ldr	r3, [r7, #12]
 800391a:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 800391c:	68fb      	ldr	r3, [r7, #12]
 800391e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003920:	4619      	mov	r1, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 8003922:	68fb      	ldr	r3, [r7, #12]
 8003924:	681b      	ldr	r3, [r3, #0]
 8003926:	3328      	adds	r3, #40	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 8003928:	461a      	mov	r2, r3
                                         (uint32_t)&hi2c->Instance->TXDR, hi2c->XferSize);
 800392a:	68fb      	ldr	r3, [r7, #12]
 800392c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr,
 800392e:	f7ff f8c9 	bl	8002ac4 <HAL_DMA_Start_IT>
 8003932:	4603      	mov	r3, r0
 8003934:	75fb      	strb	r3, [r7, #23]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8003936:	7dfb      	ldrb	r3, [r7, #23]
 8003938:	2b00      	cmp	r3, #0
 800393a:	d13a      	bne.n	80039b2 <HAL_I2C_Master_Transmit_DMA+0x1ae>
 800393c:	e013      	b.n	8003966 <HAL_I2C_Master_Transmit_DMA+0x162>
        hi2c->State     = HAL_I2C_STATE_READY;
 800393e:	68fb      	ldr	r3, [r7, #12]
 8003940:	2220      	movs	r2, #32
 8003942:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003946:	68fb      	ldr	r3, [r7, #12]
 8003948:	2200      	movs	r2, #0
 800394a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 800394e:	68fb      	ldr	r3, [r7, #12]
 8003950:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003952:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003956:	68fb      	ldr	r3, [r7, #12]
 8003958:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 800395a:	68fb      	ldr	r3, [r7, #12]
 800395c:	2200      	movs	r2, #0
 800395e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8003962:	2301      	movs	r3, #1
 8003964:	e051      	b.n	8003a0a <HAL_I2C_Master_Transmit_DMA+0x206>
      {
        /* Send Slave Address */
        /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U),
 8003966:	68fb      	ldr	r3, [r7, #12]
 8003968:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800396a:	b2db      	uxtb	r3, r3
 800396c:	3301      	adds	r3, #1
 800396e:	b2da      	uxtb	r2, r3
 8003970:	8979      	ldrh	r1, [r7, #10]
 8003972:	4b2c      	ldr	r3, [pc, #176]	@ (8003a24 <HAL_I2C_Master_Transmit_DMA+0x220>)
 8003974:	9300      	str	r3, [sp, #0]
 8003976:	69fb      	ldr	r3, [r7, #28]
 8003978:	68f8      	ldr	r0, [r7, #12]
 800397a:	f001 fcf7 	bl	800536c <I2C_TransferConfig>
                           xfermode, I2C_GENERATE_START_WRITE);

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 800397e:	68fb      	ldr	r3, [r7, #12]
 8003980:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003982:	b29a      	uxth	r2, r3
 8003984:	68fb      	ldr	r3, [r7, #12]
 8003986:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003988:	1ad3      	subs	r3, r2, r3
 800398a:	b29a      	uxth	r2, r3
 800398c:	68fb      	ldr	r3, [r7, #12]
 800398e:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003990:	68fb      	ldr	r3, [r7, #12]
 8003992:	2200      	movs	r2, #0
 8003994:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003998:	2110      	movs	r1, #16
 800399a:	68f8      	ldr	r0, [r7, #12]
 800399c:	f001 fd18 	bl	80053d0 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 80039a0:	68fb      	ldr	r3, [r7, #12]
 80039a2:	681b      	ldr	r3, [r3, #0]
 80039a4:	681a      	ldr	r2, [r3, #0]
 80039a6:	68fb      	ldr	r3, [r7, #12]
 80039a8:	681b      	ldr	r3, [r3, #0]
 80039aa:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80039ae:	601a      	str	r2, [r3, #0]
 80039b0:	e028      	b.n	8003a04 <HAL_I2C_Master_Transmit_DMA+0x200>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 80039b2:	68fb      	ldr	r3, [r7, #12]
 80039b4:	2220      	movs	r2, #32
 80039b6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 80039ba:	68fb      	ldr	r3, [r7, #12]
 80039bc:	2200      	movs	r2, #0
 80039be:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 80039c2:	68fb      	ldr	r3, [r7, #12]
 80039c4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80039c6:	f043 0210 	orr.w	r2, r3, #16
 80039ca:	68fb      	ldr	r3, [r7, #12]
 80039cc:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2200      	movs	r2, #0
 80039d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 80039d6:	2301      	movs	r3, #1
 80039d8:	e017      	b.n	8003a0a <HAL_I2C_Master_Transmit_DMA+0x206>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 80039da:	68fb      	ldr	r3, [r7, #12]
 80039dc:	4a12      	ldr	r2, [pc, #72]	@ (8003a28 <HAL_I2C_Master_Transmit_DMA+0x224>)
 80039de:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to write and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)sizetoxfer, I2C_AUTOEND_MODE,
 80039e0:	69bb      	ldr	r3, [r7, #24]
 80039e2:	b2da      	uxtb	r2, r3
 80039e4:	8979      	ldrh	r1, [r7, #10]
 80039e6:	4b0f      	ldr	r3, [pc, #60]	@ (8003a24 <HAL_I2C_Master_Transmit_DMA+0x220>)
 80039e8:	9300      	str	r3, [sp, #0]
 80039ea:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80039ee:	68f8      	ldr	r0, [r7, #12]
 80039f0:	f001 fcbc 	bl	800536c <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80039f4:	68fb      	ldr	r3, [r7, #12]
 80039f6:	2200      	movs	r2, #0
 80039f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, TXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_TX_IT);
 80039fc:	2101      	movs	r1, #1
 80039fe:	68f8      	ldr	r0, [r7, #12]
 8003a00:	f001 fce6 	bl	80053d0 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8003a04:	2300      	movs	r3, #0
 8003a06:	e000      	b.n	8003a0a <HAL_I2C_Master_Transmit_DMA+0x206>
  }
  else
  {
    return HAL_BUSY;
 8003a08:	2302      	movs	r3, #2
  }
}
 8003a0a:	4618      	mov	r0, r3
 8003a0c:	3720      	adds	r7, #32
 8003a0e:	46bd      	mov	sp, r7
 8003a10:	bd80      	pop	{r7, pc}
 8003a12:	bf00      	nop
 8003a14:	ffff0000 	.word	0xffff0000
 8003a18:	08004207 	.word	0x08004207
 8003a1c:	080051d7 	.word	0x080051d7
 8003a20:	08005303 	.word	0x08005303
 8003a24:	80002000 	.word	0x80002000
 8003a28:	08003d97 	.word	0x08003d97

08003a2c <HAL_I2C_Master_Receive_DMA>:
  * @param  Size Amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive_DMA(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                             uint16_t Size)
{
 8003a2c:	b580      	push	{r7, lr}
 8003a2e:	b088      	sub	sp, #32
 8003a30:	af02      	add	r7, sp, #8
 8003a32:	60f8      	str	r0, [r7, #12]
 8003a34:	607a      	str	r2, [r7, #4]
 8003a36:	461a      	mov	r2, r3
 8003a38:	460b      	mov	r3, r1
 8003a3a:	817b      	strh	r3, [r7, #10]
 8003a3c:	4613      	mov	r3, r2
 8003a3e:	813b      	strh	r3, [r7, #8]
  uint32_t xfermode;
  HAL_StatusTypeDef dmaxferstatus;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003a40:	68fb      	ldr	r3, [r7, #12]
 8003a42:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003a46:	b2db      	uxtb	r3, r3
 8003a48:	2b20      	cmp	r3, #32
 8003a4a:	f040 80cd 	bne.w	8003be8 <HAL_I2C_Master_Receive_DMA+0x1bc>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) == SET)
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	699b      	ldr	r3, [r3, #24]
 8003a54:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8003a58:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8003a5c:	d101      	bne.n	8003a62 <HAL_I2C_Master_Receive_DMA+0x36>
    {
      return HAL_BUSY;
 8003a5e:	2302      	movs	r3, #2
 8003a60:	e0c3      	b.n	8003bea <HAL_I2C_Master_Receive_DMA+0x1be>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003a62:	68fb      	ldr	r3, [r7, #12]
 8003a64:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003a68:	2b01      	cmp	r3, #1
 8003a6a:	d101      	bne.n	8003a70 <HAL_I2C_Master_Receive_DMA+0x44>
 8003a6c:	2302      	movs	r3, #2
 8003a6e:	e0bc      	b.n	8003bea <HAL_I2C_Master_Receive_DMA+0x1be>
 8003a70:	68fb      	ldr	r3, [r7, #12]
 8003a72:	2201      	movs	r2, #1
 8003a74:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State       = HAL_I2C_STATE_BUSY_RX;
 8003a78:	68fb      	ldr	r3, [r7, #12]
 8003a7a:	2222      	movs	r2, #34	@ 0x22
 8003a7c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode        = HAL_I2C_MODE_MASTER;
 8003a80:	68fb      	ldr	r3, [r7, #12]
 8003a82:	2210      	movs	r2, #16
 8003a84:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode   = HAL_I2C_ERROR_NONE;
 8003a88:	68fb      	ldr	r3, [r7, #12]
 8003a8a:	2200      	movs	r2, #0
 8003a8c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 8003a8e:	68fb      	ldr	r3, [r7, #12]
 8003a90:	687a      	ldr	r2, [r7, #4]
 8003a92:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount   = Size;
 8003a94:	68fb      	ldr	r3, [r7, #12]
 8003a96:	893a      	ldrh	r2, [r7, #8]
 8003a98:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	4a55      	ldr	r2, [pc, #340]	@ (8003bf4 <HAL_I2C_Master_Receive_DMA+0x1c8>)
 8003a9e:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->XferISR     = I2C_Master_ISR_DMA;
 8003aa0:	68fb      	ldr	r3, [r7, #12]
 8003aa2:	4a55      	ldr	r2, [pc, #340]	@ (8003bf8 <HAL_I2C_Master_Receive_DMA+0x1cc>)
 8003aa4:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003aaa:	b29b      	uxth	r3, r3
 8003aac:	2bff      	cmp	r3, #255	@ 0xff
 8003aae:	d906      	bls.n	8003abe <HAL_I2C_Master_Receive_DMA+0x92>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ab0:	68fb      	ldr	r3, [r7, #12]
 8003ab2:	22ff      	movs	r2, #255	@ 0xff
 8003ab4:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8003ab6:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003aba:	617b      	str	r3, [r7, #20]
 8003abc:	e007      	b.n	8003ace <HAL_I2C_Master_Receive_DMA+0xa2>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8003abe:	68fb      	ldr	r3, [r7, #12]
 8003ac0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ac2:	b29a      	uxth	r2, r3
 8003ac4:	68fb      	ldr	r3, [r7, #12]
 8003ac6:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8003ac8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003acc:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 8003ace:	68fb      	ldr	r3, [r7, #12]
 8003ad0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d070      	beq.n	8003bb8 <HAL_I2C_Master_Receive_DMA+0x18c>
    {
      if (hi2c->hdmarx != NULL)
 8003ad6:	68fb      	ldr	r3, [r7, #12]
 8003ad8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ada:	2b00      	cmp	r3, #0
 8003adc:	d020      	beq.n	8003b20 <HAL_I2C_Master_Receive_DMA+0xf4>
      {
        /* Set the I2C DMA transfer complete callback */
        hi2c->hdmarx->XferCpltCallback = I2C_DMAMasterReceiveCplt;
 8003ade:	68fb      	ldr	r3, [r7, #12]
 8003ae0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003ae2:	4a46      	ldr	r2, [pc, #280]	@ (8003bfc <HAL_I2C_Master_Receive_DMA+0x1d0>)
 8003ae4:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA error callback */
        hi2c->hdmarx->XferErrorCallback = I2C_DMAError;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003aea:	4a45      	ldr	r2, [pc, #276]	@ (8003c00 <HAL_I2C_Master_Receive_DMA+0x1d4>)
 8003aec:	635a      	str	r2, [r3, #52]	@ 0x34

        /* Set the unused DMA callbacks to NULL */
        hi2c->hdmarx->XferHalfCpltCallback = NULL;
 8003aee:	68fb      	ldr	r3, [r7, #12]
 8003af0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003af2:	2200      	movs	r2, #0
 8003af4:	631a      	str	r2, [r3, #48]	@ 0x30
        hi2c->hdmarx->XferAbortCallback = NULL;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8003afa:	2200      	movs	r2, #0
 8003afc:	639a      	str	r2, [r3, #56]	@ 0x38

        /* Enable the DMA channel */
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8003afe:	68fb      	ldr	r3, [r7, #12]
 8003b00:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 8003b02:	68fb      	ldr	r3, [r7, #12]
 8003b04:	681b      	ldr	r3, [r3, #0]
 8003b06:	3324      	adds	r3, #36	@ 0x24
 8003b08:	4619      	mov	r1, r3
 8003b0a:	687a      	ldr	r2, [r7, #4]
                                         hi2c->XferSize);
 8003b0c:	68fb      	ldr	r3, [r7, #12]
 8003b0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
        dmaxferstatus = HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)pData,
 8003b10:	f7fe ffd8 	bl	8002ac4 <HAL_DMA_Start_IT>
 8003b14:	4603      	mov	r3, r0
 8003b16:	74fb      	strb	r3, [r7, #19]
        __HAL_UNLOCK(hi2c);

        return HAL_ERROR;
      }

      if (dmaxferstatus == HAL_OK)
 8003b18:	7cfb      	ldrb	r3, [r7, #19]
 8003b1a:	2b00      	cmp	r3, #0
 8003b1c:	d138      	bne.n	8003b90 <HAL_I2C_Master_Receive_DMA+0x164>
 8003b1e:	e013      	b.n	8003b48 <HAL_I2C_Master_Receive_DMA+0x11c>
        hi2c->State     = HAL_I2C_STATE_READY;
 8003b20:	68fb      	ldr	r3, [r7, #12]
 8003b22:	2220      	movs	r2, #32
 8003b24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	2200      	movs	r2, #0
 8003b2c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA_PARAM;
 8003b30:	68fb      	ldr	r3, [r7, #12]
 8003b32:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003b34:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 8003b38:	68fb      	ldr	r3, [r7, #12]
 8003b3a:	645a      	str	r2, [r3, #68]	@ 0x44
        __HAL_UNLOCK(hi2c);
 8003b3c:	68fb      	ldr	r3, [r7, #12]
 8003b3e:	2200      	movs	r2, #0
 8003b40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        return HAL_ERROR;
 8003b44:	2301      	movs	r3, #1
 8003b46:	e050      	b.n	8003bea <HAL_I2C_Master_Receive_DMA+0x1be>
      {
        /* Send Slave Address */
        /* Set NBYTES to read and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
        I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode, I2C_GENERATE_START_READ);
 8003b48:	68fb      	ldr	r3, [r7, #12]
 8003b4a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b4c:	b2da      	uxtb	r2, r3
 8003b4e:	8979      	ldrh	r1, [r7, #10]
 8003b50:	4b2c      	ldr	r3, [pc, #176]	@ (8003c04 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8003b52:	9300      	str	r3, [sp, #0]
 8003b54:	697b      	ldr	r3, [r7, #20]
 8003b56:	68f8      	ldr	r0, [r7, #12]
 8003b58:	f001 fc08 	bl	800536c <I2C_TransferConfig>

        /* Update XferCount value */
        hi2c->XferCount -= hi2c->XferSize;
 8003b5c:	68fb      	ldr	r3, [r7, #12]
 8003b5e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003b60:	b29a      	uxth	r2, r3
 8003b62:	68fb      	ldr	r3, [r7, #12]
 8003b64:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003b66:	1ad3      	subs	r3, r2, r3
 8003b68:	b29a      	uxth	r2, r3
 8003b6a:	68fb      	ldr	r3, [r7, #12]
 8003b6c:	855a      	strh	r2, [r3, #42]	@ 0x2a

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003b6e:	68fb      	ldr	r3, [r7, #12]
 8003b70:	2200      	movs	r2, #0
 8003b72:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        /* Note : The I2C interrupts must be enabled after unlocking current process
                  to avoid the risk of I2C interrupt handle execution before current
                  process unlock */
        /* Enable ERR and NACK interrupts */
        I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8003b76:	2110      	movs	r1, #16
 8003b78:	68f8      	ldr	r0, [r7, #12]
 8003b7a:	f001 fc29 	bl	80053d0 <I2C_Enable_IRQ>

        /* Enable DMA Request */
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8003b7e:	68fb      	ldr	r3, [r7, #12]
 8003b80:	681b      	ldr	r3, [r3, #0]
 8003b82:	681a      	ldr	r2, [r3, #0]
 8003b84:	68fb      	ldr	r3, [r7, #12]
 8003b86:	681b      	ldr	r3, [r3, #0]
 8003b88:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8003b8c:	601a      	str	r2, [r3, #0]
 8003b8e:	e029      	b.n	8003be4 <HAL_I2C_Master_Receive_DMA+0x1b8>
      }
      else
      {
        /* Update I2C state */
        hi2c->State     = HAL_I2C_STATE_READY;
 8003b90:	68fb      	ldr	r3, [r7, #12]
 8003b92:	2220      	movs	r2, #32
 8003b94:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode      = HAL_I2C_MODE_NONE;
 8003b98:	68fb      	ldr	r3, [r7, #12]
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Update I2C error code */
        hi2c->ErrorCode |= HAL_I2C_ERROR_DMA;
 8003ba0:	68fb      	ldr	r3, [r7, #12]
 8003ba2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ba4:	f043 0210 	orr.w	r2, r3, #16
 8003ba8:	68fb      	ldr	r3, [r7, #12]
 8003baa:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	2200      	movs	r2, #0
 8003bb0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8003bb4:	2301      	movs	r3, #1
 8003bb6:	e018      	b.n	8003bea <HAL_I2C_Master_Receive_DMA+0x1be>
      }
    }
    else
    {
      /* Update Transfer ISR function pointer */
      hi2c->XferISR = I2C_Master_ISR_IT;
 8003bb8:	68fb      	ldr	r3, [r7, #12]
 8003bba:	4a13      	ldr	r2, [pc, #76]	@ (8003c08 <HAL_I2C_Master_Receive_DMA+0x1dc>)
 8003bbc:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Send Slave Address */
      /* Set NBYTES to read and generate START condition */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8003bbe:	68fb      	ldr	r3, [r7, #12]
 8003bc0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003bc2:	b2da      	uxtb	r2, r3
 8003bc4:	8979      	ldrh	r1, [r7, #10]
 8003bc6:	4b0f      	ldr	r3, [pc, #60]	@ (8003c04 <HAL_I2C_Master_Receive_DMA+0x1d8>)
 8003bc8:	9300      	str	r3, [sp, #0]
 8003bca:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003bce:	68f8      	ldr	r0, [r7, #12]
 8003bd0:	f001 fbcc 	bl	800536c <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003bd4:	68fb      	ldr	r3, [r7, #12]
 8003bd6:	2200      	movs	r2, #0
 8003bd8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
                process unlock */
      /* Enable ERR, TC, STOP, NACK, RXI interrupt */
      /* possible to enable all of these */
      /* I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI |
        I2C_IT_ADDRI | I2C_IT_RXI | I2C_IT_TXI */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RX_IT);
 8003bdc:	2102      	movs	r1, #2
 8003bde:	68f8      	ldr	r0, [r7, #12]
 8003be0:	f001 fbf6 	bl	80053d0 <I2C_Enable_IRQ>
    }

    return HAL_OK;
 8003be4:	2300      	movs	r3, #0
 8003be6:	e000      	b.n	8003bea <HAL_I2C_Master_Receive_DMA+0x1be>
  }
  else
  {
    return HAL_BUSY;
 8003be8:	2302      	movs	r3, #2
  }
}
 8003bea:	4618      	mov	r0, r3
 8003bec:	3718      	adds	r7, #24
 8003bee:	46bd      	mov	sp, r7
 8003bf0:	bd80      	pop	{r7, pc}
 8003bf2:	bf00      	nop
 8003bf4:	ffff0000 	.word	0xffff0000
 8003bf8:	08004207 	.word	0x08004207
 8003bfc:	0800526d 	.word	0x0800526d
 8003c00:	08005303 	.word	0x08005303
 8003c04:	80002400 	.word	0x80002400
 8003c08:	08003d97 	.word	0x08003d97

08003c0c <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8003c0c:	b580      	push	{r7, lr}
 8003c0e:	b084      	sub	sp, #16
 8003c10:	af00      	add	r7, sp, #0
 8003c12:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003c14:	687b      	ldr	r3, [r7, #4]
 8003c16:	681b      	ldr	r3, [r3, #0]
 8003c18:	699b      	ldr	r3, [r3, #24]
 8003c1a:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	681b      	ldr	r3, [r3, #0]
 8003c22:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 8003c24:	687b      	ldr	r3, [r7, #4]
 8003c26:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d005      	beq.n	8003c38 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8003c2c:	687b      	ldr	r3, [r7, #4]
 8003c2e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8003c30:	68ba      	ldr	r2, [r7, #8]
 8003c32:	68f9      	ldr	r1, [r7, #12]
 8003c34:	6878      	ldr	r0, [r7, #4]
 8003c36:	4798      	blx	r3
  }
}
 8003c38:	bf00      	nop
 8003c3a:	3710      	adds	r7, #16
 8003c3c:	46bd      	mov	sp, r7
 8003c3e:	bd80      	pop	{r7, pc}

08003c40 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8003c40:	b580      	push	{r7, lr}
 8003c42:	b086      	sub	sp, #24
 8003c44:	af00      	add	r7, sp, #0
 8003c46:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8003c48:	687b      	ldr	r3, [r7, #4]
 8003c4a:	681b      	ldr	r3, [r3, #0]
 8003c4c:	699b      	ldr	r3, [r3, #24]
 8003c4e:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8003c50:	687b      	ldr	r3, [r7, #4]
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	681b      	ldr	r3, [r3, #0]
 8003c56:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003c58:	697b      	ldr	r3, [r7, #20]
 8003c5a:	0a1b      	lsrs	r3, r3, #8
 8003c5c:	f003 0301 	and.w	r3, r3, #1
 8003c60:	2b00      	cmp	r3, #0
 8003c62:	d010      	beq.n	8003c86 <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003c64:	693b      	ldr	r3, [r7, #16]
 8003c66:	09db      	lsrs	r3, r3, #7
 8003c68:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8003c6c:	2b00      	cmp	r3, #0
 8003c6e:	d00a      	beq.n	8003c86 <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 8003c70:	687b      	ldr	r3, [r7, #4]
 8003c72:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003c74:	f043 0201 	orr.w	r2, r3, #1
 8003c78:	687b      	ldr	r3, [r7, #4]
 8003c7a:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003c7c:	687b      	ldr	r3, [r7, #4]
 8003c7e:	681b      	ldr	r3, [r3, #0]
 8003c80:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8003c84:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003c86:	697b      	ldr	r3, [r7, #20]
 8003c88:	0a9b      	lsrs	r3, r3, #10
 8003c8a:	f003 0301 	and.w	r3, r3, #1
 8003c8e:	2b00      	cmp	r3, #0
 8003c90:	d010      	beq.n	8003cb4 <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003c92:	693b      	ldr	r3, [r7, #16]
 8003c94:	09db      	lsrs	r3, r3, #7
 8003c96:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 8003c9a:	2b00      	cmp	r3, #0
 8003c9c:	d00a      	beq.n	8003cb4 <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 8003c9e:	687b      	ldr	r3, [r7, #4]
 8003ca0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ca2:	f043 0208 	orr.w	r2, r3, #8
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8003caa:	687b      	ldr	r3, [r7, #4]
 8003cac:	681b      	ldr	r3, [r3, #0]
 8003cae:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003cb2:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003cb4:	697b      	ldr	r3, [r7, #20]
 8003cb6:	0a5b      	lsrs	r3, r3, #9
 8003cb8:	f003 0301 	and.w	r3, r3, #1
 8003cbc:	2b00      	cmp	r3, #0
 8003cbe:	d010      	beq.n	8003ce2 <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 8003cc0:	693b      	ldr	r3, [r7, #16]
 8003cc2:	09db      	lsrs	r3, r3, #7
 8003cc4:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8003cc8:	2b00      	cmp	r3, #0
 8003cca:	d00a      	beq.n	8003ce2 <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8003ccc:	687b      	ldr	r3, [r7, #4]
 8003cce:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003cd0:	f043 0202 	orr.w	r2, r3, #2
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8003cd8:	687b      	ldr	r3, [r7, #4]
 8003cda:	681b      	ldr	r3, [r3, #0]
 8003cdc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8003ce0:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003ce6:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8003ce8:	68fb      	ldr	r3, [r7, #12]
 8003cea:	f003 030b 	and.w	r3, r3, #11
 8003cee:	2b00      	cmp	r3, #0
 8003cf0:	d003      	beq.n	8003cfa <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 8003cf2:	68f9      	ldr	r1, [r7, #12]
 8003cf4:	6878      	ldr	r0, [r7, #4]
 8003cf6:	f001 f933 	bl	8004f60 <I2C_ITError>
  }
}
 8003cfa:	bf00      	nop
 8003cfc:	3718      	adds	r7, #24
 8003cfe:	46bd      	mov	sp, r7
 8003d00:	bd80      	pop	{r7, pc}

08003d02 <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d02:	b480      	push	{r7}
 8003d04:	b083      	sub	sp, #12
 8003d06:	af00      	add	r7, sp, #0
 8003d08:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8003d0a:	bf00      	nop
 8003d0c:	370c      	adds	r7, #12
 8003d0e:	46bd      	mov	sp, r7
 8003d10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d14:	4770      	bx	lr

08003d16 <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d16:	b480      	push	{r7}
 8003d18:	b083      	sub	sp, #12
 8003d1a:	af00      	add	r7, sp, #0
 8003d1c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8003d1e:	bf00      	nop
 8003d20:	370c      	adds	r7, #12
 8003d22:	46bd      	mov	sp, r7
 8003d24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d28:	4770      	bx	lr

08003d2a <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8003d2a:	b480      	push	{r7}
 8003d2c:	b083      	sub	sp, #12
 8003d2e:	af00      	add	r7, sp, #0
 8003d30:	6078      	str	r0, [r7, #4]
 8003d32:	460b      	mov	r3, r1
 8003d34:	70fb      	strb	r3, [r7, #3]
 8003d36:	4613      	mov	r3, r2
 8003d38:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8003d3a:	bf00      	nop
 8003d3c:	370c      	adds	r7, #12
 8003d3e:	46bd      	mov	sp, r7
 8003d40:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d44:	4770      	bx	lr

08003d46 <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d46:	b480      	push	{r7}
 8003d48:	b083      	sub	sp, #12
 8003d4a:	af00      	add	r7, sp, #0
 8003d4c:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8003d4e:	bf00      	nop
 8003d50:	370c      	adds	r7, #12
 8003d52:	46bd      	mov	sp, r7
 8003d54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d58:	4770      	bx	lr

08003d5a <HAL_I2C_MemTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d5a:	b480      	push	{r7}
 8003d5c:	b083      	sub	sp, #12
 8003d5e:	af00      	add	r7, sp, #0
 8003d60:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemTxCpltCallback could be implemented in the user file
   */
}
 8003d62:	bf00      	nop
 8003d64:	370c      	adds	r7, #12
 8003d66:	46bd      	mov	sp, r7
 8003d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d6c:	4770      	bx	lr

08003d6e <HAL_I2C_MemRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_MemRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d6e:	b480      	push	{r7}
 8003d70:	b083      	sub	sp, #12
 8003d72:	af00      	add	r7, sp, #0
 8003d74:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_MemRxCpltCallback could be implemented in the user file
   */
}
 8003d76:	bf00      	nop
 8003d78:	370c      	adds	r7, #12
 8003d7a:	46bd      	mov	sp, r7
 8003d7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d80:	4770      	bx	lr

08003d82 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 8003d82:	b480      	push	{r7}
 8003d84:	b083      	sub	sp, #12
 8003d86:	af00      	add	r7, sp, #0
 8003d88:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 8003d8a:	bf00      	nop
 8003d8c:	370c      	adds	r7, #12
 8003d8e:	46bd      	mov	sp, r7
 8003d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d94:	4770      	bx	lr

08003d96 <I2C_Master_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 8003d96:	b580      	push	{r7, lr}
 8003d98:	b088      	sub	sp, #32
 8003d9a:	af02      	add	r7, sp, #8
 8003d9c:	60f8      	str	r0, [r7, #12]
 8003d9e:	60b9      	str	r1, [r7, #8]
 8003da0:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t tmpITFlags = ITFlags;
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8003da6:	68fb      	ldr	r3, [r7, #12]
 8003da8:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8003dac:	2b01      	cmp	r3, #1
 8003dae:	d101      	bne.n	8003db4 <I2C_Master_ISR_IT+0x1e>
 8003db0:	2302      	movs	r3, #2
 8003db2:	e120      	b.n	8003ff6 <I2C_Master_ISR_IT+0x260>
 8003db4:	68fb      	ldr	r3, [r7, #12]
 8003db6:	2201      	movs	r2, #1
 8003db8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003dbc:	697b      	ldr	r3, [r7, #20]
 8003dbe:	091b      	lsrs	r3, r3, #4
 8003dc0:	f003 0301 	and.w	r3, r3, #1
 8003dc4:	2b00      	cmp	r3, #0
 8003dc6:	d013      	beq.n	8003df0 <I2C_Master_ISR_IT+0x5a>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	091b      	lsrs	r3, r3, #4
 8003dcc:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8003dd0:	2b00      	cmp	r3, #0
 8003dd2:	d00d      	beq.n	8003df0 <I2C_Master_ISR_IT+0x5a>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003dd4:	68fb      	ldr	r3, [r7, #12]
 8003dd6:	681b      	ldr	r3, [r3, #0]
 8003dd8:	2210      	movs	r2, #16
 8003dda:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    /* No need to generate STOP, it is automatically done */
    /* Error callback will be send during stop flag treatment */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8003ddc:	68fb      	ldr	r3, [r7, #12]
 8003dde:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003de0:	f043 0204 	orr.w	r2, r3, #4
 8003de4:	68fb      	ldr	r3, [r7, #12]
 8003de6:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8003de8:	68f8      	ldr	r0, [r7, #12]
 8003dea:	f001 f9d0 	bl	800518e <I2C_Flush_TXDR>
 8003dee:	e0ed      	b.n	8003fcc <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003df0:	697b      	ldr	r3, [r7, #20]
 8003df2:	089b      	lsrs	r3, r3, #2
 8003df4:	f003 0301 	and.w	r3, r3, #1
 8003df8:	2b00      	cmp	r3, #0
 8003dfa:	d023      	beq.n	8003e44 <I2C_Master_ISR_IT+0xae>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	089b      	lsrs	r3, r3, #2
 8003e00:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8003e04:	2b00      	cmp	r3, #0
 8003e06:	d01d      	beq.n	8003e44 <I2C_Master_ISR_IT+0xae>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8003e08:	697b      	ldr	r3, [r7, #20]
 8003e0a:	f023 0304 	bic.w	r3, r3, #4
 8003e0e:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	681b      	ldr	r3, [r3, #0]
 8003e14:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8003e16:	68fb      	ldr	r3, [r7, #12]
 8003e18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e1a:	b2d2      	uxtb	r2, r2
 8003e1c:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8003e1e:	68fb      	ldr	r3, [r7, #12]
 8003e20:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e22:	1c5a      	adds	r2, r3, #1
 8003e24:	68fb      	ldr	r3, [r7, #12]
 8003e26:	625a      	str	r2, [r3, #36]	@ 0x24

    hi2c->XferSize--;
 8003e28:	68fb      	ldr	r3, [r7, #12]
 8003e2a:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e2c:	3b01      	subs	r3, #1
 8003e2e:	b29a      	uxth	r2, r3
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	851a      	strh	r2, [r3, #40]	@ 0x28
    hi2c->XferCount--;
 8003e34:	68fb      	ldr	r3, [r7, #12]
 8003e36:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e38:	b29b      	uxth	r3, r3
 8003e3a:	3b01      	subs	r3, #1
 8003e3c:	b29a      	uxth	r2, r3
 8003e3e:	68fb      	ldr	r3, [r7, #12]
 8003e40:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8003e42:	e0c3      	b.n	8003fcc <I2C_Master_ISR_IT+0x236>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8003e44:	697b      	ldr	r3, [r7, #20]
 8003e46:	099b      	lsrs	r3, r3, #6
 8003e48:	f003 0301 	and.w	r3, r3, #1
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d12a      	bne.n	8003ea6 <I2C_Master_ISR_IT+0x110>
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003e50:	697b      	ldr	r3, [r7, #20]
 8003e52:	085b      	lsrs	r3, r3, #1
 8003e54:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) == RESET) && \
 8003e58:	2b00      	cmp	r3, #0
 8003e5a:	d024      	beq.n	8003ea6 <I2C_Master_ISR_IT+0x110>
            (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET)))
 8003e5c:	687b      	ldr	r3, [r7, #4]
 8003e5e:	085b      	lsrs	r3, r3, #1
 8003e60:	f003 0301 	and.w	r3, r3, #1
           ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8003e64:	2b00      	cmp	r3, #0
 8003e66:	d01e      	beq.n	8003ea6 <I2C_Master_ISR_IT+0x110>
  {
    /* Write data to TXDR */
    if (hi2c->XferCount != 0U)
 8003e68:	68fb      	ldr	r3, [r7, #12]
 8003e6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e6c:	b29b      	uxth	r3, r3
 8003e6e:	2b00      	cmp	r3, #0
 8003e70:	f000 80ac 	beq.w	8003fcc <I2C_Master_ISR_IT+0x236>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8003e74:	68fb      	ldr	r3, [r7, #12]
 8003e76:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e78:	781a      	ldrb	r2, [r3, #0]
 8003e7a:	68fb      	ldr	r3, [r7, #12]
 8003e7c:	681b      	ldr	r3, [r3, #0]
 8003e7e:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8003e80:	68fb      	ldr	r3, [r7, #12]
 8003e82:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003e84:	1c5a      	adds	r2, r3, #1
 8003e86:	68fb      	ldr	r3, [r7, #12]
 8003e88:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 8003e8a:	68fb      	ldr	r3, [r7, #12]
 8003e8c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003e8e:	3b01      	subs	r3, #1
 8003e90:	b29a      	uxth	r2, r3
 8003e92:	68fb      	ldr	r3, [r7, #12]
 8003e94:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003e9a:	b29b      	uxth	r3, r3
 8003e9c:	3b01      	subs	r3, #1
 8003e9e:	b29a      	uxth	r2, r3
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	855a      	strh	r2, [r3, #42]	@ 0x2a
    if (hi2c->XferCount != 0U)
 8003ea4:	e092      	b.n	8003fcc <I2C_Master_ISR_IT+0x236>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8003ea6:	697b      	ldr	r3, [r7, #20]
 8003ea8:	09db      	lsrs	r3, r3, #7
 8003eaa:	f003 0301 	and.w	r3, r3, #1
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d05d      	beq.n	8003f6e <I2C_Master_ISR_IT+0x1d8>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003eb2:	687b      	ldr	r3, [r7, #4]
 8003eb4:	099b      	lsrs	r3, r3, #6
 8003eb6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TCR) != RESET) && \
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d057      	beq.n	8003f6e <I2C_Master_ISR_IT+0x1d8>
  {
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ec2:	b29b      	uxth	r3, r3
 8003ec4:	2b00      	cmp	r3, #0
 8003ec6:	d040      	beq.n	8003f4a <I2C_Master_ISR_IT+0x1b4>
 8003ec8:	68fb      	ldr	r3, [r7, #12]
 8003eca:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ecc:	2b00      	cmp	r3, #0
 8003ece:	d13c      	bne.n	8003f4a <I2C_Master_ISR_IT+0x1b4>
    {
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8003ed0:	68fb      	ldr	r3, [r7, #12]
 8003ed2:	681b      	ldr	r3, [r3, #0]
 8003ed4:	685b      	ldr	r3, [r3, #4]
 8003ed6:	b29b      	uxth	r3, r3
 8003ed8:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8003edc:	827b      	strh	r3, [r7, #18]

      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003ede:	68fb      	ldr	r3, [r7, #12]
 8003ee0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003ee2:	b29b      	uxth	r3, r3
 8003ee4:	2bff      	cmp	r3, #255	@ 0xff
 8003ee6:	d90e      	bls.n	8003f06 <I2C_Master_ISR_IT+0x170>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	22ff      	movs	r2, #255	@ 0xff
 8003eec:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8003eee:	68fb      	ldr	r3, [r7, #12]
 8003ef0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003ef2:	b2da      	uxtb	r2, r3
 8003ef4:	8a79      	ldrh	r1, [r7, #18]
 8003ef6:	2300      	movs	r3, #0
 8003ef8:	9300      	str	r3, [sp, #0]
 8003efa:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8003efe:	68f8      	ldr	r0, [r7, #12]
 8003f00:	f001 fa34 	bl	800536c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f04:	e032      	b.n	8003f6c <I2C_Master_ISR_IT+0x1d6>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 8003f06:	68fb      	ldr	r3, [r7, #12]
 8003f08:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f0a:	b29a      	uxth	r2, r3
 8003f0c:	68fb      	ldr	r3, [r7, #12]
 8003f0e:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8003f10:	68fb      	ldr	r3, [r7, #12]
 8003f12:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003f14:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003f18:	d00b      	beq.n	8003f32 <I2C_Master_ISR_IT+0x19c>
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8003f1a:	68fb      	ldr	r3, [r7, #12]
 8003f1c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f1e:	b2da      	uxtb	r2, r3
                             hi2c->XferOptions, I2C_NO_STARTSTOP);
 8003f20:	68fb      	ldr	r3, [r7, #12]
 8003f22:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8003f24:	8a79      	ldrh	r1, [r7, #18]
 8003f26:	2000      	movs	r0, #0
 8003f28:	9000      	str	r0, [sp, #0]
 8003f2a:	68f8      	ldr	r0, [r7, #12]
 8003f2c:	f001 fa1e 	bl	800536c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f30:	e01c      	b.n	8003f6c <I2C_Master_ISR_IT+0x1d6>
        }
        else
        {
          I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize,
 8003f32:	68fb      	ldr	r3, [r7, #12]
 8003f34:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8003f36:	b2da      	uxtb	r2, r3
 8003f38:	8a79      	ldrh	r1, [r7, #18]
 8003f3a:	2300      	movs	r3, #0
 8003f3c:	9300      	str	r3, [sp, #0]
 8003f3e:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8003f42:	68f8      	ldr	r0, [r7, #12]
 8003f44:	f001 fa12 	bl	800536c <I2C_TransferConfig>
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8003f48:	e010      	b.n	8003f6c <I2C_Master_ISR_IT+0x1d6>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003f4a:	68fb      	ldr	r3, [r7, #12]
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	685b      	ldr	r3, [r3, #4]
 8003f50:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f54:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003f58:	d003      	beq.n	8003f62 <I2C_Master_ISR_IT+0x1cc>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8003f5a:	68f8      	ldr	r0, [r7, #12]
 8003f5c:	f000 fcdb 	bl	8004916 <I2C_ITMasterSeqCplt>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f60:	e034      	b.n	8003fcc <I2C_Master_ISR_IT+0x236>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003f62:	2140      	movs	r1, #64	@ 0x40
 8003f64:	68f8      	ldr	r0, [r7, #12]
 8003f66:	f000 fffb 	bl	8004f60 <I2C_ITError>
    if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8003f6a:	e02f      	b.n	8003fcc <I2C_Master_ISR_IT+0x236>
 8003f6c:	e02e      	b.n	8003fcc <I2C_Master_ISR_IT+0x236>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8003f6e:	697b      	ldr	r3, [r7, #20]
 8003f70:	099b      	lsrs	r3, r3, #6
 8003f72:	f003 0301 	and.w	r3, r3, #1
 8003f76:	2b00      	cmp	r3, #0
 8003f78:	d028      	beq.n	8003fcc <I2C_Master_ISR_IT+0x236>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8003f7a:	687b      	ldr	r3, [r7, #4]
 8003f7c:	099b      	lsrs	r3, r3, #6
 8003f7e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TC) != RESET) && \
 8003f82:	2b00      	cmp	r3, #0
 8003f84:	d022      	beq.n	8003fcc <I2C_Master_ISR_IT+0x236>
  {
    if (hi2c->XferCount == 0U)
 8003f86:	68fb      	ldr	r3, [r7, #12]
 8003f88:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8003f8a:	b29b      	uxth	r3, r3
 8003f8c:	2b00      	cmp	r3, #0
 8003f8e:	d119      	bne.n	8003fc4 <I2C_Master_ISR_IT+0x22e>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8003f90:	68fb      	ldr	r3, [r7, #12]
 8003f92:	681b      	ldr	r3, [r3, #0]
 8003f94:	685b      	ldr	r3, [r3, #4]
 8003f96:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8003f9a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8003f9e:	d015      	beq.n	8003fcc <I2C_Master_ISR_IT+0x236>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8003fa0:	68fb      	ldr	r3, [r7, #12]
 8003fa2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003fa4:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8003fa8:	d108      	bne.n	8003fbc <I2C_Master_ISR_IT+0x226>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8003faa:	68fb      	ldr	r3, [r7, #12]
 8003fac:	681b      	ldr	r3, [r3, #0]
 8003fae:	685a      	ldr	r2, [r3, #4]
 8003fb0:	68fb      	ldr	r3, [r7, #12]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8003fb8:	605a      	str	r2, [r3, #4]
 8003fba:	e007      	b.n	8003fcc <I2C_Master_ISR_IT+0x236>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 8003fbc:	68f8      	ldr	r0, [r7, #12]
 8003fbe:	f000 fcaa 	bl	8004916 <I2C_ITMasterSeqCplt>
 8003fc2:	e003      	b.n	8003fcc <I2C_Master_ISR_IT+0x236>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 8003fc4:	2140      	movs	r1, #64	@ 0x40
 8003fc6:	68f8      	ldr	r0, [r7, #12]
 8003fc8:	f000 ffca 	bl	8004f60 <I2C_ITError>
  else
  {
    /* Nothing to do */
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003fcc:	697b      	ldr	r3, [r7, #20]
 8003fce:	095b      	lsrs	r3, r3, #5
 8003fd0:	f003 0301 	and.w	r3, r3, #1
 8003fd4:	2b00      	cmp	r3, #0
 8003fd6:	d009      	beq.n	8003fec <I2C_Master_ISR_IT+0x256>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8003fd8:	687b      	ldr	r3, [r7, #4]
 8003fda:	095b      	lsrs	r3, r3, #5
 8003fdc:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 8003fe0:	2b00      	cmp	r3, #0
 8003fe2:	d003      	beq.n	8003fec <I2C_Master_ISR_IT+0x256>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, tmpITFlags);
 8003fe4:	6979      	ldr	r1, [r7, #20]
 8003fe6:	68f8      	ldr	r0, [r7, #12]
 8003fe8:	f000 fd30 	bl	8004a4c <I2C_ITMasterCplt>
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8003fec:	68fb      	ldr	r3, [r7, #12]
 8003fee:	2200      	movs	r2, #0
 8003ff0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8003ff4:	2300      	movs	r3, #0
}
 8003ff6:	4618      	mov	r0, r3
 8003ff8:	3718      	adds	r7, #24
 8003ffa:	46bd      	mov	sp, r7
 8003ffc:	bd80      	pop	{r7, pc}

08003ffe <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 8003ffe:	b580      	push	{r7, lr}
 8004000:	b086      	sub	sp, #24
 8004002:	af00      	add	r7, sp, #0
 8004004:	60f8      	str	r0, [r7, #12]
 8004006:	60b9      	str	r1, [r7, #8]
 8004008:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 800400a:	68fb      	ldr	r3, [r7, #12]
 800400c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800400e:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 8004010:	68bb      	ldr	r3, [r7, #8]
 8004012:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004014:	68fb      	ldr	r3, [r7, #12]
 8004016:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800401a:	2b01      	cmp	r3, #1
 800401c:	d101      	bne.n	8004022 <I2C_Slave_ISR_IT+0x24>
 800401e:	2302      	movs	r3, #2
 8004020:	e0ed      	b.n	80041fe <I2C_Slave_ISR_IT+0x200>
 8004022:	68fb      	ldr	r3, [r7, #12]
 8004024:	2201      	movs	r2, #1
 8004026:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800402a:	693b      	ldr	r3, [r7, #16]
 800402c:	095b      	lsrs	r3, r3, #5
 800402e:	f003 0301 	and.w	r3, r3, #1
 8004032:	2b00      	cmp	r3, #0
 8004034:	d00a      	beq.n	800404c <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	095b      	lsrs	r3, r3, #5
 800403a:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 800403e:	2b00      	cmp	r3, #0
 8004040:	d004      	beq.n	800404c <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 8004042:	6939      	ldr	r1, [r7, #16]
 8004044:	68f8      	ldr	r0, [r7, #12]
 8004046:	f000 fdcb 	bl	8004be0 <I2C_ITSlaveCplt>
 800404a:	e0d3      	b.n	80041f4 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800404c:	693b      	ldr	r3, [r7, #16]
 800404e:	091b      	lsrs	r3, r3, #4
 8004050:	f003 0301 	and.w	r3, r3, #1
 8004054:	2b00      	cmp	r3, #0
 8004056:	d04d      	beq.n	80040f4 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004058:	687b      	ldr	r3, [r7, #4]
 800405a:	091b      	lsrs	r3, r3, #4
 800405c:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004060:	2b00      	cmp	r3, #0
 8004062:	d047      	beq.n	80040f4 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004064:	68fb      	ldr	r3, [r7, #12]
 8004066:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004068:	b29b      	uxth	r3, r3
 800406a:	2b00      	cmp	r3, #0
 800406c:	d128      	bne.n	80040c0 <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800406e:	68fb      	ldr	r3, [r7, #12]
 8004070:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004074:	b2db      	uxtb	r3, r3
 8004076:	2b28      	cmp	r3, #40	@ 0x28
 8004078:	d108      	bne.n	800408c <I2C_Slave_ISR_IT+0x8e>
 800407a:	697b      	ldr	r3, [r7, #20]
 800407c:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004080:	d104      	bne.n	800408c <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004082:	6939      	ldr	r1, [r7, #16]
 8004084:	68f8      	ldr	r0, [r7, #12]
 8004086:	f000 ff15 	bl	8004eb4 <I2C_ITListenCplt>
 800408a:	e032      	b.n	80040f2 <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800408c:	68fb      	ldr	r3, [r7, #12]
 800408e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004092:	b2db      	uxtb	r3, r3
 8004094:	2b29      	cmp	r3, #41	@ 0x29
 8004096:	d10e      	bne.n	80040b6 <I2C_Slave_ISR_IT+0xb8>
 8004098:	697b      	ldr	r3, [r7, #20]
 800409a:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800409e:	d00a      	beq.n	80040b6 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040a0:	68fb      	ldr	r3, [r7, #12]
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	2210      	movs	r2, #16
 80040a6:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 80040a8:	68f8      	ldr	r0, [r7, #12]
 80040aa:	f001 f870 	bl	800518e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80040ae:	68f8      	ldr	r0, [r7, #12]
 80040b0:	f000 fc6e 	bl	8004990 <I2C_ITSlaveSeqCplt>
 80040b4:	e01d      	b.n	80040f2 <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040b6:	68fb      	ldr	r3, [r7, #12]
 80040b8:	681b      	ldr	r3, [r3, #0]
 80040ba:	2210      	movs	r2, #16
 80040bc:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 80040be:	e096      	b.n	80041ee <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80040c0:	68fb      	ldr	r3, [r7, #12]
 80040c2:	681b      	ldr	r3, [r3, #0]
 80040c4:	2210      	movs	r2, #16
 80040c6:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 80040c8:	68fb      	ldr	r3, [r7, #12]
 80040ca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040cc:	f043 0204 	orr.w	r2, r3, #4
 80040d0:	68fb      	ldr	r3, [r7, #12]
 80040d2:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 80040d4:	697b      	ldr	r3, [r7, #20]
 80040d6:	2b00      	cmp	r3, #0
 80040d8:	d004      	beq.n	80040e4 <I2C_Slave_ISR_IT+0xe6>
 80040da:	697b      	ldr	r3, [r7, #20]
 80040dc:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80040e0:	f040 8085 	bne.w	80041ee <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80040e8:	4619      	mov	r1, r3
 80040ea:	68f8      	ldr	r0, [r7, #12]
 80040ec:	f000 ff38 	bl	8004f60 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80040f0:	e07d      	b.n	80041ee <I2C_Slave_ISR_IT+0x1f0>
 80040f2:	e07c      	b.n	80041ee <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80040f4:	693b      	ldr	r3, [r7, #16]
 80040f6:	089b      	lsrs	r3, r3, #2
 80040f8:	f003 0301 	and.w	r3, r3, #1
 80040fc:	2b00      	cmp	r3, #0
 80040fe:	d030      	beq.n	8004162 <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 8004100:	687b      	ldr	r3, [r7, #4]
 8004102:	089b      	lsrs	r3, r3, #2
 8004104:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 8004108:	2b00      	cmp	r3, #0
 800410a:	d02a      	beq.n	8004162 <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 800410c:	68fb      	ldr	r3, [r7, #12]
 800410e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004110:	b29b      	uxth	r3, r3
 8004112:	2b00      	cmp	r3, #0
 8004114:	d018      	beq.n	8004148 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004116:	68fb      	ldr	r3, [r7, #12]
 8004118:	681b      	ldr	r3, [r3, #0]
 800411a:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800411c:	68fb      	ldr	r3, [r7, #12]
 800411e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004120:	b2d2      	uxtb	r2, r2
 8004122:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8004124:	68fb      	ldr	r3, [r7, #12]
 8004126:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004128:	1c5a      	adds	r2, r3, #1
 800412a:	68fb      	ldr	r3, [r7, #12]
 800412c:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 800412e:	68fb      	ldr	r3, [r7, #12]
 8004130:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004132:	3b01      	subs	r3, #1
 8004134:	b29a      	uxth	r2, r3
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 800413a:	68fb      	ldr	r3, [r7, #12]
 800413c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800413e:	b29b      	uxth	r3, r3
 8004140:	3b01      	subs	r3, #1
 8004142:	b29a      	uxth	r2, r3
 8004144:	68fb      	ldr	r3, [r7, #12]
 8004146:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004148:	68fb      	ldr	r3, [r7, #12]
 800414a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800414c:	b29b      	uxth	r3, r3
 800414e:	2b00      	cmp	r3, #0
 8004150:	d14f      	bne.n	80041f2 <I2C_Slave_ISR_IT+0x1f4>
 8004152:	697b      	ldr	r3, [r7, #20]
 8004154:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004158:	d04b      	beq.n	80041f2 <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 800415a:	68f8      	ldr	r0, [r7, #12]
 800415c:	f000 fc18 	bl	8004990 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 8004160:	e047      	b.n	80041f2 <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004162:	693b      	ldr	r3, [r7, #16]
 8004164:	08db      	lsrs	r3, r3, #3
 8004166:	f003 0301 	and.w	r3, r3, #1
 800416a:	2b00      	cmp	r3, #0
 800416c:	d00a      	beq.n	8004184 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800416e:	687b      	ldr	r3, [r7, #4]
 8004170:	08db      	lsrs	r3, r3, #3
 8004172:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004176:	2b00      	cmp	r3, #0
 8004178:	d004      	beq.n	8004184 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 800417a:	6939      	ldr	r1, [r7, #16]
 800417c:	68f8      	ldr	r0, [r7, #12]
 800417e:	f000 fb46 	bl	800480e <I2C_ITAddrCplt>
 8004182:	e037      	b.n	80041f4 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004184:	693b      	ldr	r3, [r7, #16]
 8004186:	085b      	lsrs	r3, r3, #1
 8004188:	f003 0301 	and.w	r3, r3, #1
 800418c:	2b00      	cmp	r3, #0
 800418e:	d031      	beq.n	80041f4 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 8004190:	687b      	ldr	r3, [r7, #4]
 8004192:	085b      	lsrs	r3, r3, #1
 8004194:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004198:	2b00      	cmp	r3, #0
 800419a:	d02b      	beq.n	80041f4 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041a0:	b29b      	uxth	r3, r3
 80041a2:	2b00      	cmp	r3, #0
 80041a4:	d018      	beq.n	80041d8 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80041a6:	68fb      	ldr	r3, [r7, #12]
 80041a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041aa:	781a      	ldrb	r2, [r3, #0]
 80041ac:	68fb      	ldr	r3, [r7, #12]
 80041ae:	681b      	ldr	r3, [r3, #0]
 80041b0:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80041b2:	68fb      	ldr	r3, [r7, #12]
 80041b4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80041b6:	1c5a      	adds	r2, r3, #1
 80041b8:	68fb      	ldr	r3, [r7, #12]
 80041ba:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 80041bc:	68fb      	ldr	r3, [r7, #12]
 80041be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041c0:	b29b      	uxth	r3, r3
 80041c2:	3b01      	subs	r3, #1
 80041c4:	b29a      	uxth	r2, r3
 80041c6:	68fb      	ldr	r3, [r7, #12]
 80041c8:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80041ca:	68fb      	ldr	r3, [r7, #12]
 80041cc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041ce:	3b01      	subs	r3, #1
 80041d0:	b29a      	uxth	r2, r3
 80041d2:	68fb      	ldr	r3, [r7, #12]
 80041d4:	851a      	strh	r2, [r3, #40]	@ 0x28
 80041d6:	e00d      	b.n	80041f4 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 80041d8:	697b      	ldr	r3, [r7, #20]
 80041da:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80041de:	d002      	beq.n	80041e6 <I2C_Slave_ISR_IT+0x1e8>
 80041e0:	697b      	ldr	r3, [r7, #20]
 80041e2:	2b00      	cmp	r3, #0
 80041e4:	d106      	bne.n	80041f4 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80041e6:	68f8      	ldr	r0, [r7, #12]
 80041e8:	f000 fbd2 	bl	8004990 <I2C_ITSlaveSeqCplt>
 80041ec:	e002      	b.n	80041f4 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 80041ee:	bf00      	nop
 80041f0:	e000      	b.n	80041f4 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 80041f2:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	2200      	movs	r2, #0
 80041f8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80041fc:	2300      	movs	r3, #0
}
 80041fe:	4618      	mov	r0, r3
 8004200:	3718      	adds	r7, #24
 8004202:	46bd      	mov	sp, r7
 8004204:	bd80      	pop	{r7, pc}

08004206 <I2C_Master_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Master_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                            uint32_t ITSources)
{
 8004206:	b580      	push	{r7, lr}
 8004208:	b088      	sub	sp, #32
 800420a:	af02      	add	r7, sp, #8
 800420c:	60f8      	str	r0, [r7, #12]
 800420e:	60b9      	str	r1, [r7, #8]
 8004210:	607a      	str	r2, [r7, #4]
  uint16_t devaddress;
  uint32_t xfermode;

  /* Process Locked */
  __HAL_LOCK(hi2c);
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004218:	2b01      	cmp	r3, #1
 800421a:	d101      	bne.n	8004220 <I2C_Master_ISR_DMA+0x1a>
 800421c:	2302      	movs	r3, #2
 800421e:	e0e1      	b.n	80043e4 <I2C_Master_ISR_DMA+0x1de>
 8004220:	68fb      	ldr	r3, [r7, #12]
 8004222:	2201      	movs	r2, #1
 8004224:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004228:	68bb      	ldr	r3, [r7, #8]
 800422a:	091b      	lsrs	r3, r3, #4
 800422c:	f003 0301 	and.w	r3, r3, #1
 8004230:	2b00      	cmp	r3, #0
 8004232:	d017      	beq.n	8004264 <I2C_Master_ISR_DMA+0x5e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	091b      	lsrs	r3, r3, #4
 8004238:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800423c:	2b00      	cmp	r3, #0
 800423e:	d011      	beq.n	8004264 <I2C_Master_ISR_DMA+0x5e>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	681b      	ldr	r3, [r3, #0]
 8004244:	2210      	movs	r2, #16
 8004246:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004248:	68fb      	ldr	r3, [r7, #12]
 800424a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800424c:	f043 0204 	orr.w	r2, r3, #4
 8004250:	68fb      	ldr	r3, [r7, #12]
 8004252:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8004254:	2120      	movs	r1, #32
 8004256:	68f8      	ldr	r0, [r7, #12]
 8004258:	f001 f8ba 	bl	80053d0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800425c:	68f8      	ldr	r0, [r7, #12]
 800425e:	f000 ff96 	bl	800518e <I2C_Flush_TXDR>
 8004262:	e0ba      	b.n	80043da <I2C_Master_ISR_DMA+0x1d4>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004264:	68bb      	ldr	r3, [r7, #8]
 8004266:	09db      	lsrs	r3, r3, #7
 8004268:	f003 0301 	and.w	r3, r3, #1
 800426c:	2b00      	cmp	r3, #0
 800426e:	d072      	beq.n	8004356 <I2C_Master_ISR_DMA+0x150>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004270:	687b      	ldr	r3, [r7, #4]
 8004272:	099b      	lsrs	r3, r3, #6
 8004274:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 8004278:	2b00      	cmp	r3, #0
 800427a:	d06c      	beq.n	8004356 <I2C_Master_ISR_DMA+0x150>
  {
    /* Disable TC interrupt */
    __HAL_I2C_DISABLE_IT(hi2c, I2C_IT_TCI);
 800427c:	68fb      	ldr	r3, [r7, #12]
 800427e:	681b      	ldr	r3, [r3, #0]
 8004280:	681a      	ldr	r2, [r3, #0]
 8004282:	68fb      	ldr	r3, [r7, #12]
 8004284:	681b      	ldr	r3, [r3, #0]
 8004286:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800428a:	601a      	str	r2, [r3, #0]

    if (hi2c->XferCount != 0U)
 800428c:	68fb      	ldr	r3, [r7, #12]
 800428e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004290:	b29b      	uxth	r3, r3
 8004292:	2b00      	cmp	r3, #0
 8004294:	d04e      	beq.n	8004334 <I2C_Master_ISR_DMA+0x12e>
    {
      /* Recover Slave address */
      devaddress = (uint16_t)(hi2c->Instance->CR2 & I2C_CR2_SADD);
 8004296:	68fb      	ldr	r3, [r7, #12]
 8004298:	681b      	ldr	r3, [r3, #0]
 800429a:	685b      	ldr	r3, [r3, #4]
 800429c:	b29b      	uxth	r3, r3
 800429e:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80042a2:	827b      	strh	r3, [r7, #18]

      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80042a4:	68fb      	ldr	r3, [r7, #12]
 80042a6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042a8:	b29b      	uxth	r3, r3
 80042aa:	2bff      	cmp	r3, #255	@ 0xff
 80042ac:	d906      	bls.n	80042bc <I2C_Master_ISR_DMA+0xb6>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80042ae:	68fb      	ldr	r3, [r7, #12]
 80042b0:	22ff      	movs	r2, #255	@ 0xff
 80042b2:	851a      	strh	r2, [r3, #40]	@ 0x28
        xfermode = I2C_RELOAD_MODE;
 80042b4:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80042b8:	617b      	str	r3, [r7, #20]
 80042ba:	e010      	b.n	80042de <I2C_Master_ISR_DMA+0xd8>
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80042bc:	68fb      	ldr	r3, [r7, #12]
 80042be:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042c0:	b29a      	uxth	r2, r3
 80042c2:	68fb      	ldr	r3, [r7, #12]
 80042c4:	851a      	strh	r2, [r3, #40]	@ 0x28
        if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 80042c6:	68fb      	ldr	r3, [r7, #12]
 80042c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042ca:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 80042ce:	d003      	beq.n	80042d8 <I2C_Master_ISR_DMA+0xd2>
        {
          xfermode = hi2c->XferOptions;
 80042d0:	68fb      	ldr	r3, [r7, #12]
 80042d2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80042d4:	617b      	str	r3, [r7, #20]
 80042d6:	e002      	b.n	80042de <I2C_Master_ISR_DMA+0xd8>
        }
        else
        {
          xfermode = I2C_AUTOEND_MODE;
 80042d8:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80042dc:	617b      	str	r3, [r7, #20]
        }
      }

      /* Set the new XferSize in Nbytes register */
      I2C_TransferConfig(hi2c, devaddress, (uint8_t)hi2c->XferSize, xfermode, I2C_NO_STARTSTOP);
 80042de:	68fb      	ldr	r3, [r7, #12]
 80042e0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042e2:	b2da      	uxtb	r2, r3
 80042e4:	8a79      	ldrh	r1, [r7, #18]
 80042e6:	2300      	movs	r3, #0
 80042e8:	9300      	str	r3, [sp, #0]
 80042ea:	697b      	ldr	r3, [r7, #20]
 80042ec:	68f8      	ldr	r0, [r7, #12]
 80042ee:	f001 f83d 	bl	800536c <I2C_TransferConfig>

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80042f2:	68fb      	ldr	r3, [r7, #12]
 80042f4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042f6:	b29a      	uxth	r2, r3
 80042f8:	68fb      	ldr	r3, [r7, #12]
 80042fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042fc:	1ad3      	subs	r3, r2, r3
 80042fe:	b29a      	uxth	r2, r3
 8004300:	68fb      	ldr	r3, [r7, #12]
 8004302:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004304:	68fb      	ldr	r3, [r7, #12]
 8004306:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800430a:	b2db      	uxtb	r3, r3
 800430c:	2b22      	cmp	r3, #34	@ 0x22
 800430e:	d108      	bne.n	8004322 <I2C_Master_ISR_DMA+0x11c>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681b      	ldr	r3, [r3, #0]
 8004314:	681a      	ldr	r2, [r3, #0]
 8004316:	68fb      	ldr	r3, [r7, #12]
 8004318:	681b      	ldr	r3, [r3, #0]
 800431a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800431e:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004320:	e05b      	b.n	80043da <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	681b      	ldr	r3, [r3, #0]
 8004326:	681a      	ldr	r2, [r3, #0]
 8004328:	68fb      	ldr	r3, [r7, #12]
 800432a:	681b      	ldr	r3, [r3, #0]
 800432c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8004330:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 8004332:	e052      	b.n	80043da <I2C_Master_ISR_DMA+0x1d4>
      }
    }
    else
    {
      /* Call TxCpltCallback() if no stop mode is set */
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	681b      	ldr	r3, [r3, #0]
 8004338:	685b      	ldr	r3, [r3, #4]
 800433a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800433e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004342:	d003      	beq.n	800434c <I2C_Master_ISR_DMA+0x146>
      {
        /* Call I2C Master Sequential complete process */
        I2C_ITMasterSeqCplt(hi2c);
 8004344:	68f8      	ldr	r0, [r7, #12]
 8004346:	f000 fae6 	bl	8004916 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount != 0U)
 800434a:	e046      	b.n	80043da <I2C_Master_ISR_DMA+0x1d4>
      }
      else
      {
        /* Wrong size Status regarding TCR flag event */
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800434c:	2140      	movs	r1, #64	@ 0x40
 800434e:	68f8      	ldr	r0, [r7, #12]
 8004350:	f000 fe06 	bl	8004f60 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8004354:	e041      	b.n	80043da <I2C_Master_ISR_DMA+0x1d4>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004356:	68bb      	ldr	r3, [r7, #8]
 8004358:	099b      	lsrs	r3, r3, #6
 800435a:	f003 0301 	and.w	r3, r3, #1
 800435e:	2b00      	cmp	r3, #0
 8004360:	d029      	beq.n	80043b6 <I2C_Master_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	099b      	lsrs	r3, r3, #6
 8004366:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800436a:	2b00      	cmp	r3, #0
 800436c:	d023      	beq.n	80043b6 <I2C_Master_ISR_DMA+0x1b0>
  {
    if (hi2c->XferCount == 0U)
 800436e:	68fb      	ldr	r3, [r7, #12]
 8004370:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004372:	b29b      	uxth	r3, r3
 8004374:	2b00      	cmp	r3, #0
 8004376:	d119      	bne.n	80043ac <I2C_Master_ISR_DMA+0x1a6>
    {
      if (I2C_GET_STOP_MODE(hi2c) != I2C_AUTOEND_MODE)
 8004378:	68fb      	ldr	r3, [r7, #12]
 800437a:	681b      	ldr	r3, [r3, #0]
 800437c:	685b      	ldr	r3, [r3, #4]
 800437e:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8004382:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004386:	d027      	beq.n	80043d8 <I2C_Master_ISR_DMA+0x1d2>
      {
        /* Generate a stop condition in case of no transfer option */
        if (hi2c->XferOptions == I2C_NO_OPTION_FRAME)
 8004388:	68fb      	ldr	r3, [r7, #12]
 800438a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800438c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004390:	d108      	bne.n	80043a4 <I2C_Master_ISR_DMA+0x19e>
        {
          /* Generate Stop */
          hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8004392:	68fb      	ldr	r3, [r7, #12]
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	685a      	ldr	r2, [r3, #4]
 8004398:	68fb      	ldr	r3, [r7, #12]
 800439a:	681b      	ldr	r3, [r3, #0]
 800439c:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80043a0:	605a      	str	r2, [r3, #4]
    if (hi2c->XferCount == 0U)
 80043a2:	e019      	b.n	80043d8 <I2C_Master_ISR_DMA+0x1d2>
        }
        else
        {
          /* Call I2C Master Sequential complete process */
          I2C_ITMasterSeqCplt(hi2c);
 80043a4:	68f8      	ldr	r0, [r7, #12]
 80043a6:	f000 fab6 	bl	8004916 <I2C_ITMasterSeqCplt>
    if (hi2c->XferCount == 0U)
 80043aa:	e015      	b.n	80043d8 <I2C_Master_ISR_DMA+0x1d2>
    }
    else
    {
      /* Wrong size Status regarding TC flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 80043ac:	2140      	movs	r1, #64	@ 0x40
 80043ae:	68f8      	ldr	r0, [r7, #12]
 80043b0:	f000 fdd6 	bl	8004f60 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80043b4:	e010      	b.n	80043d8 <I2C_Master_ISR_DMA+0x1d2>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80043b6:	68bb      	ldr	r3, [r7, #8]
 80043b8:	095b      	lsrs	r3, r3, #5
 80043ba:	f003 0301 	and.w	r3, r3, #1
 80043be:	2b00      	cmp	r3, #0
 80043c0:	d00b      	beq.n	80043da <I2C_Master_ISR_DMA+0x1d4>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	095b      	lsrs	r3, r3, #5
 80043c6:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 80043ca:	2b00      	cmp	r3, #0
 80043cc:	d005      	beq.n	80043da <I2C_Master_ISR_DMA+0x1d4>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 80043ce:	68b9      	ldr	r1, [r7, #8]
 80043d0:	68f8      	ldr	r0, [r7, #12]
 80043d2:	f000 fb3b 	bl	8004a4c <I2C_ITMasterCplt>
 80043d6:	e000      	b.n	80043da <I2C_Master_ISR_DMA+0x1d4>
    if (hi2c->XferCount == 0U)
 80043d8:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80043da:	68fb      	ldr	r3, [r7, #12]
 80043dc:	2200      	movs	r2, #0
 80043de:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80043e2:	2300      	movs	r3, #0
}
 80043e4:	4618      	mov	r0, r3
 80043e6:	3718      	adds	r7, #24
 80043e8:	46bd      	mov	sp, r7
 80043ea:	bd80      	pop	{r7, pc}

080043ec <I2C_Mem_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Mem_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                         uint32_t ITSources)
{
 80043ec:	b580      	push	{r7, lr}
 80043ee:	b088      	sub	sp, #32
 80043f0:	af02      	add	r7, sp, #8
 80043f2:	60f8      	str	r0, [r7, #12]
 80043f4:	60b9      	str	r1, [r7, #8]
 80043f6:	607a      	str	r2, [r7, #4]
  uint32_t direction = I2C_GENERATE_START_WRITE;
 80043f8:	4b92      	ldr	r3, [pc, #584]	@ (8004644 <I2C_Mem_ISR_DMA+0x258>)
 80043fa:	617b      	str	r3, [r7, #20]

  /* Process Locked */
  __HAL_LOCK(hi2c);
 80043fc:	68fb      	ldr	r3, [r7, #12]
 80043fe:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004402:	2b01      	cmp	r3, #1
 8004404:	d101      	bne.n	800440a <I2C_Mem_ISR_DMA+0x1e>
 8004406:	2302      	movs	r3, #2
 8004408:	e118      	b.n	800463c <I2C_Mem_ISR_DMA+0x250>
 800440a:	68fb      	ldr	r3, [r7, #12]
 800440c:	2201      	movs	r2, #1
 800440e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004412:	68bb      	ldr	r3, [r7, #8]
 8004414:	091b      	lsrs	r3, r3, #4
 8004416:	f003 0301 	and.w	r3, r3, #1
 800441a:	2b00      	cmp	r3, #0
 800441c:	d017      	beq.n	800444e <I2C_Mem_ISR_DMA+0x62>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 800441e:	687b      	ldr	r3, [r7, #4]
 8004420:	091b      	lsrs	r3, r3, #4
 8004422:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 8004426:	2b00      	cmp	r3, #0
 8004428:	d011      	beq.n	800444e <I2C_Mem_ISR_DMA+0x62>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800442a:	68fb      	ldr	r3, [r7, #12]
 800442c:	681b      	ldr	r3, [r3, #0]
 800442e:	2210      	movs	r2, #16
 8004430:	61da      	str	r2, [r3, #28]

    /* Set corresponding Error Code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004432:	68fb      	ldr	r3, [r7, #12]
 8004434:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004436:	f043 0204 	orr.w	r2, r3, #4
 800443a:	68fb      	ldr	r3, [r7, #12]
 800443c:	645a      	str	r2, [r3, #68]	@ 0x44

    /* No need to generate STOP, it is automatically done */
    /* But enable STOP interrupt, to treat it */
    /* Error callback will be send during stop flag treatment */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 800443e:	2120      	movs	r1, #32
 8004440:	68f8      	ldr	r0, [r7, #12]
 8004442:	f000 ffc5 	bl	80053d0 <I2C_Enable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004446:	68f8      	ldr	r0, [r7, #12]
 8004448:	f000 fea1 	bl	800518e <I2C_Flush_TXDR>
 800444c:	e0f1      	b.n	8004632 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 800444e:	68bb      	ldr	r3, [r7, #8]
 8004450:	085b      	lsrs	r3, r3, #1
 8004452:	f003 0301 	and.w	r3, r3, #1
 8004456:	2b00      	cmp	r3, #0
 8004458:	d00f      	beq.n	800447a <I2C_Mem_ISR_DMA+0x8e>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800445a:	687b      	ldr	r3, [r7, #4]
 800445c:	085b      	lsrs	r3, r3, #1
 800445e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004462:	2b00      	cmp	r3, #0
 8004464:	d009      	beq.n	800447a <I2C_Mem_ISR_DMA+0x8e>
  {
    /* Write LSB part of Memory Address */
    hi2c->Instance->TXDR = hi2c->Memaddress;
 8004466:	68fb      	ldr	r3, [r7, #12]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	68fa      	ldr	r2, [r7, #12]
 800446c:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800446e:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Reset Memaddress content */
    hi2c->Memaddress = 0xFFFFFFFFU;
 8004470:	68fb      	ldr	r3, [r7, #12]
 8004472:	f04f 32ff 	mov.w	r2, #4294967295
 8004476:	651a      	str	r2, [r3, #80]	@ 0x50
 8004478:	e0db      	b.n	8004632 <I2C_Mem_ISR_DMA+0x246>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800447a:	68bb      	ldr	r3, [r7, #8]
 800447c:	09db      	lsrs	r3, r3, #7
 800447e:	f003 0301 	and.w	r3, r3, #1
 8004482:	2b00      	cmp	r3, #0
 8004484:	d060      	beq.n	8004548 <I2C_Mem_ISR_DMA+0x15c>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004486:	687b      	ldr	r3, [r7, #4]
 8004488:	099b      	lsrs	r3, r3, #6
 800448a:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TCR) != RESET) && \
 800448e:	2b00      	cmp	r3, #0
 8004490:	d05a      	beq.n	8004548 <I2C_Mem_ISR_DMA+0x15c>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004492:	2101      	movs	r1, #1
 8004494:	68f8      	ldr	r0, [r7, #12]
 8004496:	f001 f81f 	bl	80054d8 <I2C_Disable_IRQ>

    /* Enable only Error interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 800449a:	2110      	movs	r1, #16
 800449c:	68f8      	ldr	r0, [r7, #12]
 800449e:	f000 ff97 	bl	80053d0 <I2C_Enable_IRQ>

    if (hi2c->XferCount != 0U)
 80044a2:	68fb      	ldr	r3, [r7, #12]
 80044a4:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044a6:	b29b      	uxth	r3, r3
 80044a8:	2b00      	cmp	r3, #0
 80044aa:	d048      	beq.n	800453e <I2C_Mem_ISR_DMA+0x152>
    {
      /* Prepare the new XferSize to transfer */
      if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80044ac:	68fb      	ldr	r3, [r7, #12]
 80044ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044b0:	b29b      	uxth	r3, r3
 80044b2:	2bff      	cmp	r3, #255	@ 0xff
 80044b4:	d910      	bls.n	80044d8 <I2C_Mem_ISR_DMA+0xec>
      {
        hi2c->XferSize = MAX_NBYTE_SIZE;
 80044b6:	68fb      	ldr	r3, [r7, #12]
 80044b8:	22ff      	movs	r2, #255	@ 0xff
 80044ba:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044c0:	b299      	uxth	r1, r3
 80044c2:	68fb      	ldr	r3, [r7, #12]
 80044c4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044c6:	b2da      	uxtb	r2, r3
 80044c8:	2300      	movs	r3, #0
 80044ca:	9300      	str	r3, [sp, #0]
 80044cc:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80044d0:	68f8      	ldr	r0, [r7, #12]
 80044d2:	f000 ff4b 	bl	800536c <I2C_TransferConfig>
 80044d6:	e011      	b.n	80044fc <I2C_Mem_ISR_DMA+0x110>
                           I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
      }
      else
      {
        hi2c->XferSize = hi2c->XferCount;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80044dc:	b29a      	uxth	r2, r3
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	851a      	strh	r2, [r3, #40]	@ 0x28
        I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80044e2:	68fb      	ldr	r3, [r7, #12]
 80044e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80044e6:	b299      	uxth	r1, r3
 80044e8:	68fb      	ldr	r3, [r7, #12]
 80044ea:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80044ec:	b2da      	uxtb	r2, r3
 80044ee:	2300      	movs	r3, #0
 80044f0:	9300      	str	r3, [sp, #0]
 80044f2:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80044f6:	68f8      	ldr	r0, [r7, #12]
 80044f8:	f000 ff38 	bl	800536c <I2C_TransferConfig>
                           I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
      }

      /* Update XferCount value */
      hi2c->XferCount -= hi2c->XferSize;
 80044fc:	68fb      	ldr	r3, [r7, #12]
 80044fe:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004500:	b29a      	uxth	r2, r3
 8004502:	68fb      	ldr	r3, [r7, #12]
 8004504:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004506:	1ad3      	subs	r3, r2, r3
 8004508:	b29a      	uxth	r2, r3
 800450a:	68fb      	ldr	r3, [r7, #12]
 800450c:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Enable DMA Request */
      if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 800450e:	68fb      	ldr	r3, [r7, #12]
 8004510:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004514:	b2db      	uxtb	r3, r3
 8004516:	2b22      	cmp	r3, #34	@ 0x22
 8004518:	d108      	bne.n	800452c <I2C_Mem_ISR_DMA+0x140>
      {
        hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 800451a:	68fb      	ldr	r3, [r7, #12]
 800451c:	681b      	ldr	r3, [r3, #0]
 800451e:	681a      	ldr	r2, [r3, #0]
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004528:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800452a:	e082      	b.n	8004632 <I2C_Mem_ISR_DMA+0x246>
      }
      else
      {
        hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 800452c:	68fb      	ldr	r3, [r7, #12]
 800452e:	681b      	ldr	r3, [r3, #0]
 8004530:	681a      	ldr	r2, [r3, #0]
 8004532:	68fb      	ldr	r3, [r7, #12]
 8004534:	681b      	ldr	r3, [r3, #0]
 8004536:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800453a:	601a      	str	r2, [r3, #0]
    if (hi2c->XferCount != 0U)
 800453c:	e079      	b.n	8004632 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      /* Wrong size Status regarding TCR flag event */
      /* Call the corresponding callback to inform upper layer of End of Transfer */
      I2C_ITError(hi2c, HAL_I2C_ERROR_SIZE);
 800453e:	2140      	movs	r1, #64	@ 0x40
 8004540:	68f8      	ldr	r0, [r7, #12]
 8004542:	f000 fd0d 	bl	8004f60 <I2C_ITError>
    if (hi2c->XferCount != 0U)
 8004546:	e074      	b.n	8004632 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 8004548:	68bb      	ldr	r3, [r7, #8]
 800454a:	099b      	lsrs	r3, r3, #6
 800454c:	f003 0301 	and.w	r3, r3, #1
 8004550:	2b00      	cmp	r3, #0
 8004552:	d05e      	beq.n	8004612 <I2C_Mem_ISR_DMA+0x226>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TCI) != RESET))
 8004554:	687b      	ldr	r3, [r7, #4]
 8004556:	099b      	lsrs	r3, r3, #6
 8004558:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_TC) != RESET) && \
 800455c:	2b00      	cmp	r3, #0
 800455e:	d058      	beq.n	8004612 <I2C_Mem_ISR_DMA+0x226>
  {
    /* Disable Interrupt related to address step */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004560:	2101      	movs	r1, #1
 8004562:	68f8      	ldr	r0, [r7, #12]
 8004564:	f000 ffb8 	bl	80054d8 <I2C_Disable_IRQ>

    /* Enable only Error and NACK interrupt for data transfer */
    I2C_Enable_IRQ(hi2c, I2C_XFER_ERROR_IT);
 8004568:	2110      	movs	r1, #16
 800456a:	68f8      	ldr	r0, [r7, #12]
 800456c:	f000 ff30 	bl	80053d0 <I2C_Enable_IRQ>

    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004570:	68fb      	ldr	r3, [r7, #12]
 8004572:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004576:	b2db      	uxtb	r3, r3
 8004578:	2b22      	cmp	r3, #34	@ 0x22
 800457a:	d101      	bne.n	8004580 <I2C_Mem_ISR_DMA+0x194>
    {
      direction = I2C_GENERATE_START_READ;
 800457c:	4b32      	ldr	r3, [pc, #200]	@ (8004648 <I2C_Mem_ISR_DMA+0x25c>)
 800457e:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8004580:	68fb      	ldr	r3, [r7, #12]
 8004582:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004584:	b29b      	uxth	r3, r3
 8004586:	2bff      	cmp	r3, #255	@ 0xff
 8004588:	d910      	bls.n	80045ac <I2C_Mem_ISR_DMA+0x1c0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800458a:	68fb      	ldr	r3, [r7, #12]
 800458c:	22ff      	movs	r2, #255	@ 0xff
 800458e:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 8004590:	68fb      	ldr	r3, [r7, #12]
 8004592:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004594:	b299      	uxth	r1, r3
 8004596:	68fb      	ldr	r3, [r7, #12]
 8004598:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800459a:	b2da      	uxtb	r2, r3
 800459c:	697b      	ldr	r3, [r7, #20]
 800459e:	9300      	str	r3, [sp, #0]
 80045a0:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80045a4:	68f8      	ldr	r0, [r7, #12]
 80045a6:	f000 fee1 	bl	800536c <I2C_TransferConfig>
 80045aa:	e011      	b.n	80045d0 <I2C_Mem_ISR_DMA+0x1e4>
                         I2C_RELOAD_MODE, direction);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80045ac:	68fb      	ldr	r3, [r7, #12]
 80045ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045b0:	b29a      	uxth	r2, r3
 80045b2:	68fb      	ldr	r3, [r7, #12]
 80045b4:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Set NBYTES to write and generate RESTART */
      I2C_TransferConfig(hi2c, (uint16_t)hi2c->Devaddress, (uint8_t)hi2c->XferSize,
 80045b6:	68fb      	ldr	r3, [r7, #12]
 80045b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80045ba:	b299      	uxth	r1, r3
 80045bc:	68fb      	ldr	r3, [r7, #12]
 80045be:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045c0:	b2da      	uxtb	r2, r3
 80045c2:	697b      	ldr	r3, [r7, #20]
 80045c4:	9300      	str	r3, [sp, #0]
 80045c6:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80045ca:	68f8      	ldr	r0, [r7, #12]
 80045cc:	f000 fece 	bl	800536c <I2C_TransferConfig>
                         I2C_AUTOEND_MODE, direction);
    }

    /* Update XferCount value */
    hi2c->XferCount -= hi2c->XferSize;
 80045d0:	68fb      	ldr	r3, [r7, #12]
 80045d2:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045d4:	b29a      	uxth	r2, r3
 80045d6:	68fb      	ldr	r3, [r7, #12]
 80045d8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045da:	1ad3      	subs	r3, r2, r3
 80045dc:	b29a      	uxth	r2, r3
 80045de:	68fb      	ldr	r3, [r7, #12]
 80045e0:	855a      	strh	r2, [r3, #42]	@ 0x2a

    /* Enable DMA Request */
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80045e2:	68fb      	ldr	r3, [r7, #12]
 80045e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80045e8:	b2db      	uxtb	r3, r3
 80045ea:	2b22      	cmp	r3, #34	@ 0x22
 80045ec:	d108      	bne.n	8004600 <I2C_Mem_ISR_DMA+0x214>
    {
      hi2c->Instance->CR1 |= I2C_CR1_RXDMAEN;
 80045ee:	68fb      	ldr	r3, [r7, #12]
 80045f0:	681b      	ldr	r3, [r3, #0]
 80045f2:	681a      	ldr	r2, [r3, #0]
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80045fc:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 80045fe:	e018      	b.n	8004632 <I2C_Mem_ISR_DMA+0x246>
    }
    else
    {
      hi2c->Instance->CR1 |= I2C_CR1_TXDMAEN;
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	681b      	ldr	r3, [r3, #0]
 8004604:	681a      	ldr	r2, [r3, #0]
 8004606:	68fb      	ldr	r3, [r7, #12]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800460e:	601a      	str	r2, [r3, #0]
    if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004610:	e00f      	b.n	8004632 <I2C_Mem_ISR_DMA+0x246>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004612:	68bb      	ldr	r3, [r7, #8]
 8004614:	095b      	lsrs	r3, r3, #5
 8004616:	f003 0301 	and.w	r3, r3, #1
 800461a:	2b00      	cmp	r3, #0
 800461c:	d009      	beq.n	8004632 <I2C_Mem_ISR_DMA+0x246>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 800461e:	687b      	ldr	r3, [r7, #4]
 8004620:	095b      	lsrs	r3, r3, #5
 8004622:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004626:	2b00      	cmp	r3, #0
 8004628:	d003      	beq.n	8004632 <I2C_Mem_ISR_DMA+0x246>
  {
    /* Call I2C Master complete process */
    I2C_ITMasterCplt(hi2c, ITFlags);
 800462a:	68b9      	ldr	r1, [r7, #8]
 800462c:	68f8      	ldr	r0, [r7, #12]
 800462e:	f000 fa0d 	bl	8004a4c <I2C_ITMasterCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004632:	68fb      	ldr	r3, [r7, #12]
 8004634:	2200      	movs	r2, #0
 8004636:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 800463a:	2300      	movs	r3, #0
}
 800463c:	4618      	mov	r0, r3
 800463e:	3718      	adds	r7, #24
 8004640:	46bd      	mov	sp, r7
 8004642:	bd80      	pop	{r7, pc}
 8004644:	80002000 	.word	0x80002000
 8004648:	80002400 	.word	0x80002400

0800464c <I2C_Slave_ISR_DMA>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_DMA(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                           uint32_t ITSources)
{
 800464c:	b580      	push	{r7, lr}
 800464e:	b088      	sub	sp, #32
 8004650:	af00      	add	r7, sp, #0
 8004652:	60f8      	str	r0, [r7, #12]
 8004654:	60b9      	str	r1, [r7, #8]
 8004656:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800465c:	61bb      	str	r3, [r7, #24]
  uint32_t treatdmanack = 0U;
 800465e:	2300      	movs	r3, #0
 8004660:	61fb      	str	r3, [r7, #28]
  HAL_I2C_StateTypeDef tmpstate;

  /* Process locked */
  __HAL_LOCK(hi2c);
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004668:	2b01      	cmp	r3, #1
 800466a:	d101      	bne.n	8004670 <I2C_Slave_ISR_DMA+0x24>
 800466c:	2302      	movs	r3, #2
 800466e:	e0ca      	b.n	8004806 <I2C_Slave_ISR_DMA+0x1ba>
 8004670:	68fb      	ldr	r3, [r7, #12]
 8004672:	2201      	movs	r2, #1
 8004674:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 8004678:	68bb      	ldr	r3, [r7, #8]
 800467a:	095b      	lsrs	r3, r3, #5
 800467c:	f003 0301 	and.w	r3, r3, #1
 8004680:	2b00      	cmp	r3, #0
 8004682:	d00a      	beq.n	800469a <I2C_Slave_ISR_DMA+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	095b      	lsrs	r3, r3, #5
 8004688:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_STOPF) != RESET) && \
 800468c:	2b00      	cmp	r3, #0
 800468e:	d004      	beq.n	800469a <I2C_Slave_ISR_DMA+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, ITFlags);
 8004690:	68b9      	ldr	r1, [r7, #8]
 8004692:	68f8      	ldr	r0, [r7, #12]
 8004694:	f000 faa4 	bl	8004be0 <I2C_ITSlaveCplt>
 8004698:	e0b0      	b.n	80047fc <I2C_Slave_ISR_DMA+0x1b0>
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 800469a:	68bb      	ldr	r3, [r7, #8]
 800469c:	091b      	lsrs	r3, r3, #4
 800469e:	f003 0301 	and.w	r3, r3, #1
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	f000 809a 	beq.w	80047dc <I2C_Slave_ISR_DMA+0x190>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 80046a8:	687b      	ldr	r3, [r7, #4]
 80046aa:	091b      	lsrs	r3, r3, #4
 80046ac:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_AF) != RESET) && \
 80046b0:	2b00      	cmp	r3, #0
 80046b2:	f000 8093 	beq.w	80047dc <I2C_Slave_ISR_DMA+0x190>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0 */
    /* So clear Flag NACKF only */
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80046b6:	687b      	ldr	r3, [r7, #4]
 80046b8:	0b9b      	lsrs	r3, r3, #14
 80046ba:	f003 0301 	and.w	r3, r3, #1
 80046be:	2b00      	cmp	r3, #0
 80046c0:	d105      	bne.n	80046ce <I2C_Slave_ISR_DMA+0x82>
        (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET))
 80046c2:	687b      	ldr	r3, [r7, #4]
 80046c4:	0bdb      	lsrs	r3, r3, #15
 80046c6:	f003 0301 	and.w	r3, r3, #1
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	d07f      	beq.n	80047ce <I2C_Slave_ISR_DMA+0x182>
    {
      /* Split check of hdmarx, for MISRA compliance */
      if (hi2c->hdmarx != NULL)
 80046ce:	68fb      	ldr	r3, [r7, #12]
 80046d0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046d2:	2b00      	cmp	r3, #0
 80046d4:	d00d      	beq.n	80046f2 <I2C_Slave_ISR_DMA+0xa6>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_RXDMAEN) != RESET)
 80046d6:	687b      	ldr	r3, [r7, #4]
 80046d8:	0bdb      	lsrs	r3, r3, #15
 80046da:	f003 0301 	and.w	r3, r3, #1
 80046de:	2b00      	cmp	r3, #0
 80046e0:	d007      	beq.n	80046f2 <I2C_Slave_ISR_DMA+0xa6>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx) == 0U)
 80046e2:	68fb      	ldr	r3, [r7, #12]
 80046e4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80046e6:	681b      	ldr	r3, [r3, #0]
 80046e8:	685b      	ldr	r3, [r3, #4]
 80046ea:	2b00      	cmp	r3, #0
 80046ec:	d101      	bne.n	80046f2 <I2C_Slave_ISR_DMA+0xa6>
          {
            treatdmanack = 1U;
 80046ee:	2301      	movs	r3, #1
 80046f0:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      /* Split check of hdmatx, for MISRA compliance  */
      if (hi2c->hdmatx != NULL)
 80046f2:	68fb      	ldr	r3, [r7, #12]
 80046f4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80046f6:	2b00      	cmp	r3, #0
 80046f8:	d00d      	beq.n	8004716 <I2C_Slave_ISR_DMA+0xca>
      {
        if (I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET)
 80046fa:	687b      	ldr	r3, [r7, #4]
 80046fc:	0b9b      	lsrs	r3, r3, #14
 80046fe:	f003 0301 	and.w	r3, r3, #1
 8004702:	2b00      	cmp	r3, #0
 8004704:	d007      	beq.n	8004716 <I2C_Slave_ISR_DMA+0xca>
        {
          if (I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx) == 0U)
 8004706:	68fb      	ldr	r3, [r7, #12]
 8004708:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800470a:	681b      	ldr	r3, [r3, #0]
 800470c:	685b      	ldr	r3, [r3, #4]
 800470e:	2b00      	cmp	r3, #0
 8004710:	d101      	bne.n	8004716 <I2C_Slave_ISR_DMA+0xca>
          {
            treatdmanack = 1U;
 8004712:	2301      	movs	r3, #1
 8004714:	61fb      	str	r3, [r7, #28]
          }
        }
      }

      if (treatdmanack == 1U)
 8004716:	69fb      	ldr	r3, [r7, #28]
 8004718:	2b01      	cmp	r3, #1
 800471a:	d128      	bne.n	800476e <I2C_Slave_ISR_DMA+0x122>
      {
        if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800471c:	68fb      	ldr	r3, [r7, #12]
 800471e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004722:	b2db      	uxtb	r3, r3
 8004724:	2b28      	cmp	r3, #40	@ 0x28
 8004726:	d108      	bne.n	800473a <I2C_Slave_ISR_DMA+0xee>
 8004728:	69bb      	ldr	r3, [r7, #24]
 800472a:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800472e:	d104      	bne.n	800473a <I2C_Slave_ISR_DMA+0xee>
          /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
             Warning[Pa134]: left and right operands are identical */
        {
          /* Call I2C Listen complete process */
          I2C_ITListenCplt(hi2c, ITFlags);
 8004730:	68b9      	ldr	r1, [r7, #8]
 8004732:	68f8      	ldr	r0, [r7, #12]
 8004734:	f000 fbbe 	bl	8004eb4 <I2C_ITListenCplt>
 8004738:	e048      	b.n	80047cc <I2C_Slave_ISR_DMA+0x180>
        }
        else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004740:	b2db      	uxtb	r3, r3
 8004742:	2b29      	cmp	r3, #41	@ 0x29
 8004744:	d10e      	bne.n	8004764 <I2C_Slave_ISR_DMA+0x118>
 8004746:	69bb      	ldr	r3, [r7, #24]
 8004748:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800474c:	d00a      	beq.n	8004764 <I2C_Slave_ISR_DMA+0x118>
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800474e:	68fb      	ldr	r3, [r7, #12]
 8004750:	681b      	ldr	r3, [r3, #0]
 8004752:	2210      	movs	r2, #16
 8004754:	61da      	str	r2, [r3, #28]

          /* Flush TX register */
          I2C_Flush_TXDR(hi2c);
 8004756:	68f8      	ldr	r0, [r7, #12]
 8004758:	f000 fd19 	bl	800518e <I2C_Flush_TXDR>

          /* Last Byte is Transmitted */
          /* Call I2C Slave Sequential complete process */
          I2C_ITSlaveSeqCplt(hi2c);
 800475c:	68f8      	ldr	r0, [r7, #12]
 800475e:	f000 f917 	bl	8004990 <I2C_ITSlaveSeqCplt>
 8004762:	e033      	b.n	80047cc <I2C_Slave_ISR_DMA+0x180>
        }
        else
        {
          /* Clear NACK Flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004764:	68fb      	ldr	r3, [r7, #12]
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	2210      	movs	r2, #16
 800476a:	61da      	str	r2, [r3, #28]
      if (treatdmanack == 1U)
 800476c:	e034      	b.n	80047d8 <I2C_Slave_ISR_DMA+0x18c>
      }
      else
      {
        /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800476e:	68fb      	ldr	r3, [r7, #12]
 8004770:	681b      	ldr	r3, [r3, #0]
 8004772:	2210      	movs	r2, #16
 8004774:	61da      	str	r2, [r3, #28]

        /* Set ErrorCode corresponding to a Non-Acknowledge */
        hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004776:	68fb      	ldr	r3, [r7, #12]
 8004778:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800477a:	f043 0204 	orr.w	r2, r3, #4
 800477e:	68fb      	ldr	r3, [r7, #12]
 8004780:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Store current hi2c->State, solve MISRA2012-Rule-13.5 */
        tmpstate = hi2c->State;
 8004782:	68fb      	ldr	r3, [r7, #12]
 8004784:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004788:	75fb      	strb	r3, [r7, #23]

        if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 800478a:	69bb      	ldr	r3, [r7, #24]
 800478c:	2b00      	cmp	r3, #0
 800478e:	d003      	beq.n	8004798 <I2C_Slave_ISR_DMA+0x14c>
 8004790:	69bb      	ldr	r3, [r7, #24]
 8004792:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004796:	d11f      	bne.n	80047d8 <I2C_Slave_ISR_DMA+0x18c>
        {
          if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004798:	7dfb      	ldrb	r3, [r7, #23]
 800479a:	2b21      	cmp	r3, #33	@ 0x21
 800479c:	d002      	beq.n	80047a4 <I2C_Slave_ISR_DMA+0x158>
 800479e:	7dfb      	ldrb	r3, [r7, #23]
 80047a0:	2b29      	cmp	r3, #41	@ 0x29
 80047a2:	d103      	bne.n	80047ac <I2C_Slave_ISR_DMA+0x160>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80047a4:	68fb      	ldr	r3, [r7, #12]
 80047a6:	2221      	movs	r2, #33	@ 0x21
 80047a8:	631a      	str	r2, [r3, #48]	@ 0x30
 80047aa:	e008      	b.n	80047be <I2C_Slave_ISR_DMA+0x172>
          }
          else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 80047ac:	7dfb      	ldrb	r3, [r7, #23]
 80047ae:	2b22      	cmp	r3, #34	@ 0x22
 80047b0:	d002      	beq.n	80047b8 <I2C_Slave_ISR_DMA+0x16c>
 80047b2:	7dfb      	ldrb	r3, [r7, #23]
 80047b4:	2b2a      	cmp	r3, #42	@ 0x2a
 80047b6:	d102      	bne.n	80047be <I2C_Slave_ISR_DMA+0x172>
          {
            hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 80047b8:	68fb      	ldr	r3, [r7, #12]
 80047ba:	2222      	movs	r2, #34	@ 0x22
 80047bc:	631a      	str	r2, [r3, #48]	@ 0x30
          {
            /* Do nothing */
          }

          /* Call the corresponding callback to inform upper layer of End of Transfer */
          I2C_ITError(hi2c, hi2c->ErrorCode);
 80047be:	68fb      	ldr	r3, [r7, #12]
 80047c0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80047c2:	4619      	mov	r1, r3
 80047c4:	68f8      	ldr	r0, [r7, #12]
 80047c6:	f000 fbcb 	bl	8004f60 <I2C_ITError>
      if (treatdmanack == 1U)
 80047ca:	e005      	b.n	80047d8 <I2C_Slave_ISR_DMA+0x18c>
 80047cc:	e004      	b.n	80047d8 <I2C_Slave_ISR_DMA+0x18c>
      }
    }
    else
    {
      /* Only Clear NACK Flag, no DMA treatment is pending */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 80047ce:	68fb      	ldr	r3, [r7, #12]
 80047d0:	681b      	ldr	r3, [r3, #0]
 80047d2:	2210      	movs	r2, #16
 80047d4:	61da      	str	r2, [r3, #28]
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80047d6:	e011      	b.n	80047fc <I2C_Slave_ISR_DMA+0x1b0>
      if (treatdmanack == 1U)
 80047d8:	bf00      	nop
    if ((I2C_CHECK_IT_SOURCE(ITSources, I2C_CR1_TXDMAEN) != RESET) ||
 80047da:	e00f      	b.n	80047fc <I2C_Slave_ISR_DMA+0x1b0>
    }
  }
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80047dc:	68bb      	ldr	r3, [r7, #8]
 80047de:	08db      	lsrs	r3, r3, #3
 80047e0:	f003 0301 	and.w	r3, r3, #1
 80047e4:	2b00      	cmp	r3, #0
 80047e6:	d009      	beq.n	80047fc <I2C_Slave_ISR_DMA+0x1b0>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	08db      	lsrs	r3, r3, #3
 80047ec:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(ITFlags, I2C_FLAG_ADDR) != RESET) && \
 80047f0:	2b00      	cmp	r3, #0
 80047f2:	d003      	beq.n	80047fc <I2C_Slave_ISR_DMA+0x1b0>
  {
    I2C_ITAddrCplt(hi2c, ITFlags);
 80047f4:	68b9      	ldr	r1, [r7, #8]
 80047f6:	68f8      	ldr	r0, [r7, #12]
 80047f8:	f000 f809 	bl	800480e <I2C_ITAddrCplt>
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80047fc:	68fb      	ldr	r3, [r7, #12]
 80047fe:	2200      	movs	r2, #0
 8004800:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 8004804:	2300      	movs	r3, #0
}
 8004806:	4618      	mov	r0, r3
 8004808:	3720      	adds	r7, #32
 800480a:	46bd      	mov	sp, r7
 800480c:	bd80      	pop	{r7, pc}

0800480e <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800480e:	b580      	push	{r7, lr}
 8004810:	b084      	sub	sp, #16
 8004812:	af00      	add	r7, sp, #0
 8004814:	6078      	str	r0, [r7, #4]
 8004816:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004818:	687b      	ldr	r3, [r7, #4]
 800481a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800481e:	b2db      	uxtb	r3, r3
 8004820:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004824:	2b28      	cmp	r3, #40	@ 0x28
 8004826:	d16a      	bne.n	80048fe <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004828:	687b      	ldr	r3, [r7, #4]
 800482a:	681b      	ldr	r3, [r3, #0]
 800482c:	699b      	ldr	r3, [r3, #24]
 800482e:	0c1b      	lsrs	r3, r3, #16
 8004830:	b2db      	uxtb	r3, r3
 8004832:	f003 0301 	and.w	r3, r3, #1
 8004836:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004838:	687b      	ldr	r3, [r7, #4]
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	699b      	ldr	r3, [r3, #24]
 800483e:	0c1b      	lsrs	r3, r3, #16
 8004840:	b29b      	uxth	r3, r3
 8004842:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004846:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 8004848:	687b      	ldr	r3, [r7, #4]
 800484a:	681b      	ldr	r3, [r3, #0]
 800484c:	689b      	ldr	r3, [r3, #8]
 800484e:	b29b      	uxth	r3, r3
 8004850:	f3c3 0309 	ubfx	r3, r3, #0, #10
 8004854:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 8004856:	687b      	ldr	r3, [r7, #4]
 8004858:	681b      	ldr	r3, [r3, #0]
 800485a:	68db      	ldr	r3, [r3, #12]
 800485c:	b29b      	uxth	r3, r3
 800485e:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 8004862:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	68db      	ldr	r3, [r3, #12]
 8004868:	2b02      	cmp	r3, #2
 800486a:	d138      	bne.n	80048de <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 800486c:	897b      	ldrh	r3, [r7, #10]
 800486e:	09db      	lsrs	r3, r3, #7
 8004870:	b29a      	uxth	r2, r3
 8004872:	89bb      	ldrh	r3, [r7, #12]
 8004874:	4053      	eors	r3, r2
 8004876:	b29b      	uxth	r3, r3
 8004878:	f003 0306 	and.w	r3, r3, #6
 800487c:	2b00      	cmp	r3, #0
 800487e:	d11c      	bne.n	80048ba <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 8004880:	897b      	ldrh	r3, [r7, #10]
 8004882:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004888:	1c5a      	adds	r2, r3, #1
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 800488e:	687b      	ldr	r3, [r7, #4]
 8004890:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8004892:	2b02      	cmp	r3, #2
 8004894:	d13b      	bne.n	800490e <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 8004896:	687b      	ldr	r3, [r7, #4]
 8004898:	2200      	movs	r2, #0
 800489a:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800489c:	687b      	ldr	r3, [r7, #4]
 800489e:	681b      	ldr	r3, [r3, #0]
 80048a0:	2208      	movs	r2, #8
 80048a2:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 80048a4:	687b      	ldr	r3, [r7, #4]
 80048a6:	2200      	movs	r2, #0
 80048a8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80048ac:	89ba      	ldrh	r2, [r7, #12]
 80048ae:	7bfb      	ldrb	r3, [r7, #15]
 80048b0:	4619      	mov	r1, r3
 80048b2:	6878      	ldr	r0, [r7, #4]
 80048b4:	f7ff fa39 	bl	8003d2a <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 80048b8:	e029      	b.n	800490e <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 80048ba:	893b      	ldrh	r3, [r7, #8]
 80048bc:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80048be:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80048c2:	6878      	ldr	r0, [r7, #4]
 80048c4:	f000 fe08 	bl	80054d8 <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	2200      	movs	r2, #0
 80048cc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80048d0:	89ba      	ldrh	r2, [r7, #12]
 80048d2:	7bfb      	ldrb	r3, [r7, #15]
 80048d4:	4619      	mov	r1, r3
 80048d6:	6878      	ldr	r0, [r7, #4]
 80048d8:	f7ff fa27 	bl	8003d2a <HAL_I2C_AddrCallback>
}
 80048dc:	e017      	b.n	800490e <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 80048de:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f000 fdf8 	bl	80054d8 <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2200      	movs	r2, #0
 80048ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 80048f0:	89ba      	ldrh	r2, [r7, #12]
 80048f2:	7bfb      	ldrb	r3, [r7, #15]
 80048f4:	4619      	mov	r1, r3
 80048f6:	6878      	ldr	r0, [r7, #4]
 80048f8:	f7ff fa17 	bl	8003d2a <HAL_I2C_AddrCallback>
}
 80048fc:	e007      	b.n	800490e <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80048fe:	687b      	ldr	r3, [r7, #4]
 8004900:	681b      	ldr	r3, [r3, #0]
 8004902:	2208      	movs	r2, #8
 8004904:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004906:	687b      	ldr	r3, [r7, #4]
 8004908:	2200      	movs	r2, #0
 800490a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800490e:	bf00      	nop
 8004910:	3710      	adds	r7, #16
 8004912:	46bd      	mov	sp, r7
 8004914:	bd80      	pop	{r7, pc}

08004916 <I2C_ITMasterSeqCplt>:
  * @brief  I2C Master sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITMasterSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004916:	b580      	push	{r7, lr}
 8004918:	b082      	sub	sp, #8
 800491a:	af00      	add	r7, sp, #0
 800491c:	6078      	str	r0, [r7, #4]
  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800491e:	687b      	ldr	r3, [r7, #4]
 8004920:	2200      	movs	r2, #0
 8004922:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* No Generate Stop, to permit restart mode */
  /* The stop will be done at the end of transfer, when I2C_AUTOEND_MODE enable */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004926:	687b      	ldr	r3, [r7, #4]
 8004928:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800492c:	b2db      	uxtb	r3, r3
 800492e:	2b21      	cmp	r3, #33	@ 0x21
 8004930:	d115      	bne.n	800495e <I2C_ITMasterSeqCplt+0x48>
  {
    hi2c->State         = HAL_I2C_STATE_READY;
 8004932:	687b      	ldr	r3, [r7, #4]
 8004934:	2220      	movs	r2, #32
 8004936:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	2211      	movs	r2, #17
 800493e:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 8004940:	687b      	ldr	r3, [r7, #4]
 8004942:	2200      	movs	r2, #0
 8004944:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004946:	2101      	movs	r1, #1
 8004948:	6878      	ldr	r0, [r7, #4]
 800494a:	f000 fdc5 	bl	80054d8 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800494e:	687b      	ldr	r3, [r7, #4]
 8004950:	2200      	movs	r2, #0
 8004952:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->MasterTxCpltCallback(hi2c);
#else
    HAL_I2C_MasterTxCpltCallback(hi2c);
 8004956:	6878      	ldr	r0, [r7, #4]
 8004958:	f7fb fe80 	bl	800065c <HAL_I2C_MasterTxCpltCallback>
    hi2c->MasterRxCpltCallback(hi2c);
#else
    HAL_I2C_MasterRxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 800495c:	e014      	b.n	8004988 <I2C_ITMasterSeqCplt+0x72>
    hi2c->State         = HAL_I2C_STATE_READY;
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	2220      	movs	r2, #32
 8004962:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004966:	687b      	ldr	r3, [r7, #4]
 8004968:	2212      	movs	r2, #18
 800496a:	631a      	str	r2, [r3, #48]	@ 0x30
    hi2c->XferISR       = NULL;
 800496c:	687b      	ldr	r3, [r7, #4]
 800496e:	2200      	movs	r2, #0
 8004970:	635a      	str	r2, [r3, #52]	@ 0x34
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004972:	2102      	movs	r1, #2
 8004974:	6878      	ldr	r0, [r7, #4]
 8004976:	f000 fdaf 	bl	80054d8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800497a:	687b      	ldr	r3, [r7, #4]
 800497c:	2200      	movs	r2, #0
 800497e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_MasterRxCpltCallback(hi2c);
 8004982:	6878      	ldr	r0, [r7, #4]
 8004984:	f7fb fec2 	bl	800070c <HAL_I2C_MasterRxCpltCallback>
}
 8004988:	bf00      	nop
 800498a:	3708      	adds	r7, #8
 800498c:	46bd      	mov	sp, r7
 800498e:	bd80      	pop	{r7, pc}

08004990 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004990:	b580      	push	{r7, lr}
 8004992:	b084      	sub	sp, #16
 8004994:	af00      	add	r7, sp, #0
 8004996:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004998:	687b      	ldr	r3, [r7, #4]
 800499a:	681b      	ldr	r3, [r3, #0]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80049a0:	687b      	ldr	r3, [r7, #4]
 80049a2:	2200      	movs	r2, #0
 80049a4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80049a8:	68fb      	ldr	r3, [r7, #12]
 80049aa:	0b9b      	lsrs	r3, r3, #14
 80049ac:	f003 0301 	and.w	r3, r3, #1
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d008      	beq.n	80049c6 <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	681a      	ldr	r2, [r3, #0]
 80049ba:	687b      	ldr	r3, [r7, #4]
 80049bc:	681b      	ldr	r3, [r3, #0]
 80049be:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80049c2:	601a      	str	r2, [r3, #0]
 80049c4:	e00d      	b.n	80049e2 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80049c6:	68fb      	ldr	r3, [r7, #12]
 80049c8:	0bdb      	lsrs	r3, r3, #15
 80049ca:	f003 0301 	and.w	r3, r3, #1
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d007      	beq.n	80049e2 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	681b      	ldr	r3, [r3, #0]
 80049d6:	681a      	ldr	r2, [r3, #0]
 80049d8:	687b      	ldr	r3, [r7, #4]
 80049da:	681b      	ldr	r3, [r3, #0]
 80049dc:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80049e0:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80049e2:	687b      	ldr	r3, [r7, #4]
 80049e4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80049e8:	b2db      	uxtb	r3, r3
 80049ea:	2b29      	cmp	r3, #41	@ 0x29
 80049ec:	d112      	bne.n	8004a14 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80049ee:	687b      	ldr	r3, [r7, #4]
 80049f0:	2228      	movs	r2, #40	@ 0x28
 80049f2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2221      	movs	r2, #33	@ 0x21
 80049fa:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80049fc:	2101      	movs	r1, #1
 80049fe:	6878      	ldr	r0, [r7, #4]
 8004a00:	f000 fd6a 	bl	80054d8 <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004a04:	687b      	ldr	r3, [r7, #4]
 8004a06:	2200      	movs	r2, #0
 8004a08:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004a0c:	6878      	ldr	r0, [r7, #4]
 8004a0e:	f7ff f978 	bl	8003d02 <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004a12:	e017      	b.n	8004a44 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a1a:	b2db      	uxtb	r3, r3
 8004a1c:	2b2a      	cmp	r3, #42	@ 0x2a
 8004a1e:	d111      	bne.n	8004a44 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004a20:	687b      	ldr	r3, [r7, #4]
 8004a22:	2228      	movs	r2, #40	@ 0x28
 8004a24:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	2222      	movs	r2, #34	@ 0x22
 8004a2c:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004a2e:	2102      	movs	r1, #2
 8004a30:	6878      	ldr	r0, [r7, #4]
 8004a32:	f000 fd51 	bl	80054d8 <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	2200      	movs	r2, #0
 8004a3a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004a3e:	6878      	ldr	r0, [r7, #4]
 8004a40:	f7ff f969 	bl	8003d16 <HAL_I2C_SlaveRxCpltCallback>
}
 8004a44:	bf00      	nop
 8004a46:	3710      	adds	r7, #16
 8004a48:	46bd      	mov	sp, r7
 8004a4a:	bd80      	pop	{r7, pc}

08004a4c <I2C_ITMasterCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITMasterCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004a4c:	b580      	push	{r7, lr}
 8004a4e:	b086      	sub	sp, #24
 8004a50:	af00      	add	r7, sp, #0
 8004a52:	6078      	str	r0, [r7, #4]
 8004a54:	6039      	str	r1, [r7, #0]
  uint32_t tmperror;
  uint32_t tmpITFlags = ITFlags;
 8004a56:	683b      	ldr	r3, [r7, #0]
 8004a58:	617b      	str	r3, [r7, #20]
  __IO uint32_t tmpreg;

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004a5a:	687b      	ldr	r3, [r7, #4]
 8004a5c:	681b      	ldr	r3, [r3, #0]
 8004a5e:	2220      	movs	r2, #32
 8004a60:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a68:	b2db      	uxtb	r3, r3
 8004a6a:	2b21      	cmp	r3, #33	@ 0x21
 8004a6c:	d107      	bne.n	8004a7e <I2C_ITMasterCplt+0x32>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 8004a6e:	2101      	movs	r1, #1
 8004a70:	6878      	ldr	r0, [r7, #4]
 8004a72:	f000 fd31 	bl	80054d8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_TX;
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	2211      	movs	r2, #17
 8004a7a:	631a      	str	r2, [r3, #48]	@ 0x30
 8004a7c:	e00c      	b.n	8004a98 <I2C_ITMasterCplt+0x4c>
  }
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004a84:	b2db      	uxtb	r3, r3
 8004a86:	2b22      	cmp	r3, #34	@ 0x22
 8004a88:	d106      	bne.n	8004a98 <I2C_ITMasterCplt+0x4c>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004a8a:	2102      	movs	r1, #2
 8004a8c:	6878      	ldr	r0, [r7, #4]
 8004a8e:	f000 fd23 	bl	80054d8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_MASTER_BUSY_RX;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	2212      	movs	r2, #18
 8004a96:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004a98:	687b      	ldr	r3, [r7, #4]
 8004a9a:	681b      	ldr	r3, [r3, #0]
 8004a9c:	6859      	ldr	r1, [r3, #4]
 8004a9e:	687b      	ldr	r3, [r7, #4]
 8004aa0:	681a      	ldr	r2, [r3, #0]
 8004aa2:	4b4d      	ldr	r3, [pc, #308]	@ (8004bd8 <I2C_ITMasterCplt+0x18c>)
 8004aa4:	400b      	ands	r3, r1
 8004aa6:	6053      	str	r3, [r2, #4]

  /* Reset handle parameters */
  hi2c->XferISR       = NULL;
 8004aa8:	687b      	ldr	r3, [r7, #4]
 8004aaa:	2200      	movs	r2, #0
 8004aac:	635a      	str	r2, [r3, #52]	@ 0x34
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004aae:	687b      	ldr	r3, [r7, #4]
 8004ab0:	4a4a      	ldr	r2, [pc, #296]	@ (8004bdc <I2C_ITMasterCplt+0x190>)
 8004ab2:	62da      	str	r2, [r3, #44]	@ 0x2c

  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET)
 8004ab4:	697b      	ldr	r3, [r7, #20]
 8004ab6:	091b      	lsrs	r3, r3, #4
 8004ab8:	f003 0301 	and.w	r3, r3, #1
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d009      	beq.n	8004ad4 <I2C_ITMasterCplt+0x88>
  {
    /* Clear NACK Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	681b      	ldr	r3, [r3, #0]
 8004ac4:	2210      	movs	r2, #16
 8004ac6:	61da      	str	r2, [r3, #28]

    /* Set acknowledge error code */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004ac8:	687b      	ldr	r3, [r7, #4]
 8004aca:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004acc:	f043 0204 	orr.w	r2, r3, #4
 8004ad0:	687b      	ldr	r3, [r7, #4]
 8004ad2:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Fetch Last receive data if any */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) && (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET))
 8004ad4:	687b      	ldr	r3, [r7, #4]
 8004ad6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ada:	b2db      	uxtb	r3, r3
 8004adc:	2b60      	cmp	r3, #96	@ 0x60
 8004ade:	d10b      	bne.n	8004af8 <I2C_ITMasterCplt+0xac>
 8004ae0:	697b      	ldr	r3, [r7, #20]
 8004ae2:	089b      	lsrs	r3, r3, #2
 8004ae4:	f003 0301 	and.w	r3, r3, #1
 8004ae8:	2b00      	cmp	r3, #0
 8004aea:	d005      	beq.n	8004af8 <I2C_ITMasterCplt+0xac>
  {
    /* Read data from RXDR */
    tmpreg = (uint8_t)hi2c->Instance->RXDR;
 8004aec:	687b      	ldr	r3, [r7, #4]
 8004aee:	681b      	ldr	r3, [r3, #0]
 8004af0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004af2:	b2db      	uxtb	r3, r3
 8004af4:	60fb      	str	r3, [r7, #12]
    UNUSED(tmpreg);
 8004af6:	68fb      	ldr	r3, [r7, #12]
  }

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004af8:	6878      	ldr	r0, [r7, #4]
 8004afa:	f000 fb48 	bl	800518e <I2C_Flush_TXDR>

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 8004afe:	687b      	ldr	r3, [r7, #4]
 8004b00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b02:	613b      	str	r3, [r7, #16]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  if ((hi2c->State == HAL_I2C_STATE_ABORT) || (tmperror != HAL_I2C_ERROR_NONE))
 8004b04:	687b      	ldr	r3, [r7, #4]
 8004b06:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b0a:	b2db      	uxtb	r3, r3
 8004b0c:	2b60      	cmp	r3, #96	@ 0x60
 8004b0e:	d002      	beq.n	8004b16 <I2C_ITMasterCplt+0xca>
 8004b10:	693b      	ldr	r3, [r7, #16]
 8004b12:	2b00      	cmp	r3, #0
 8004b14:	d006      	beq.n	8004b24 <I2C_ITMasterCplt+0xd8>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004b16:	687b      	ldr	r3, [r7, #4]
 8004b18:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b1a:	4619      	mov	r1, r3
 8004b1c:	6878      	ldr	r0, [r7, #4]
 8004b1e:	f000 fa1f 	bl	8004f60 <I2C_ITError>
  }
  else
  {
    /* Nothing to do */
  }
}
 8004b22:	e054      	b.n	8004bce <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_TX)
 8004b24:	687b      	ldr	r3, [r7, #4]
 8004b26:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b2a:	b2db      	uxtb	r3, r3
 8004b2c:	2b21      	cmp	r3, #33	@ 0x21
 8004b2e:	d124      	bne.n	8004b7a <I2C_ITMasterCplt+0x12e>
    hi2c->State = HAL_I2C_STATE_READY;
 8004b30:	687b      	ldr	r3, [r7, #4]
 8004b32:	2220      	movs	r2, #32
 8004b34:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004b38:	687b      	ldr	r3, [r7, #4]
 8004b3a:	2200      	movs	r2, #0
 8004b3c:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004b3e:	687b      	ldr	r3, [r7, #4]
 8004b40:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004b44:	b2db      	uxtb	r3, r3
 8004b46:	2b40      	cmp	r3, #64	@ 0x40
 8004b48:	d10b      	bne.n	8004b62 <I2C_ITMasterCplt+0x116>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b4a:	687b      	ldr	r3, [r7, #4]
 8004b4c:	2200      	movs	r2, #0
 8004b4e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004b52:	687b      	ldr	r3, [r7, #4]
 8004b54:	2200      	movs	r2, #0
 8004b56:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemTxCpltCallback(hi2c);
 8004b5a:	6878      	ldr	r0, [r7, #4]
 8004b5c:	f7ff f8fd 	bl	8003d5a <HAL_I2C_MemTxCpltCallback>
}
 8004b60:	e035      	b.n	8004bce <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	2200      	movs	r2, #0
 8004b66:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004b6a:	687b      	ldr	r3, [r7, #4]
 8004b6c:	2200      	movs	r2, #0
 8004b6e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterTxCpltCallback(hi2c);
 8004b72:	6878      	ldr	r0, [r7, #4]
 8004b74:	f7fb fd72 	bl	800065c <HAL_I2C_MasterTxCpltCallback>
}
 8004b78:	e029      	b.n	8004bce <I2C_ITMasterCplt+0x182>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004b7a:	687b      	ldr	r3, [r7, #4]
 8004b7c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b80:	b2db      	uxtb	r3, r3
 8004b82:	2b22      	cmp	r3, #34	@ 0x22
 8004b84:	d123      	bne.n	8004bce <I2C_ITMasterCplt+0x182>
    hi2c->State = HAL_I2C_STATE_READY;
 8004b86:	687b      	ldr	r3, [r7, #4]
 8004b88:	2220      	movs	r2, #32
 8004b8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2200      	movs	r2, #0
 8004b92:	631a      	str	r2, [r3, #48]	@ 0x30
    if (hi2c->Mode == HAL_I2C_MODE_MEM)
 8004b94:	687b      	ldr	r3, [r7, #4]
 8004b96:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8004b9a:	b2db      	uxtb	r3, r3
 8004b9c:	2b40      	cmp	r3, #64	@ 0x40
 8004b9e:	d10b      	bne.n	8004bb8 <I2C_ITMasterCplt+0x16c>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ba0:	687b      	ldr	r3, [r7, #4]
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004ba8:	687b      	ldr	r3, [r7, #4]
 8004baa:	2200      	movs	r2, #0
 8004bac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MemRxCpltCallback(hi2c);
 8004bb0:	6878      	ldr	r0, [r7, #4]
 8004bb2:	f7ff f8dc 	bl	8003d6e <HAL_I2C_MemRxCpltCallback>
}
 8004bb6:	e00a      	b.n	8004bce <I2C_ITMasterCplt+0x182>
      hi2c->Mode = HAL_I2C_MODE_NONE;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2200      	movs	r2, #0
 8004bbc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
      __HAL_UNLOCK(hi2c);
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_MasterRxCpltCallback(hi2c);
 8004bc8:	6878      	ldr	r0, [r7, #4]
 8004bca:	f7fb fd9f 	bl	800070c <HAL_I2C_MasterRxCpltCallback>
}
 8004bce:	bf00      	nop
 8004bd0:	3718      	adds	r7, #24
 8004bd2:	46bd      	mov	sp, r7
 8004bd4:	bd80      	pop	{r7, pc}
 8004bd6:	bf00      	nop
 8004bd8:	fe00e800 	.word	0xfe00e800
 8004bdc:	ffff0000 	.word	0xffff0000

08004be0 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004be0:	b580      	push	{r7, lr}
 8004be2:	b086      	sub	sp, #24
 8004be4:	af00      	add	r7, sp, #0
 8004be6:	6078      	str	r0, [r7, #4]
 8004be8:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	681b      	ldr	r3, [r3, #0]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8004bf2:	683b      	ldr	r3, [r7, #0]
 8004bf4:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004bf6:	687b      	ldr	r3, [r7, #4]
 8004bf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004bfa:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004bfc:	687b      	ldr	r3, [r7, #4]
 8004bfe:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004c02:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004c04:	687b      	ldr	r3, [r7, #4]
 8004c06:	681b      	ldr	r3, [r3, #0]
 8004c08:	2220      	movs	r2, #32
 8004c0a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 8004c0c:	7afb      	ldrb	r3, [r7, #11]
 8004c0e:	2b21      	cmp	r3, #33	@ 0x21
 8004c10:	d002      	beq.n	8004c18 <I2C_ITSlaveCplt+0x38>
 8004c12:	7afb      	ldrb	r3, [r7, #11]
 8004c14:	2b29      	cmp	r3, #41	@ 0x29
 8004c16:	d108      	bne.n	8004c2a <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004c18:	f248 0101 	movw	r1, #32769	@ 0x8001
 8004c1c:	6878      	ldr	r0, [r7, #4]
 8004c1e:	f000 fc5b 	bl	80054d8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2221      	movs	r2, #33	@ 0x21
 8004c26:	631a      	str	r2, [r3, #48]	@ 0x30
 8004c28:	e019      	b.n	8004c5e <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 8004c2a:	7afb      	ldrb	r3, [r7, #11]
 8004c2c:	2b22      	cmp	r3, #34	@ 0x22
 8004c2e:	d002      	beq.n	8004c36 <I2C_ITSlaveCplt+0x56>
 8004c30:	7afb      	ldrb	r3, [r7, #11]
 8004c32:	2b2a      	cmp	r3, #42	@ 0x2a
 8004c34:	d108      	bne.n	8004c48 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004c36:	f248 0102 	movw	r1, #32770	@ 0x8002
 8004c3a:	6878      	ldr	r0, [r7, #4]
 8004c3c:	f000 fc4c 	bl	80054d8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004c40:	687b      	ldr	r3, [r7, #4]
 8004c42:	2222      	movs	r2, #34	@ 0x22
 8004c44:	631a      	str	r2, [r3, #48]	@ 0x30
 8004c46:	e00a      	b.n	8004c5e <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8004c48:	7afb      	ldrb	r3, [r7, #11]
 8004c4a:	2b28      	cmp	r3, #40	@ 0x28
 8004c4c:	d107      	bne.n	8004c5e <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 8004c4e:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004c52:	6878      	ldr	r0, [r7, #4]
 8004c54:	f000 fc40 	bl	80054d8 <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004c58:	687b      	ldr	r3, [r7, #4]
 8004c5a:	2200      	movs	r2, #0
 8004c5c:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	685a      	ldr	r2, [r3, #4]
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	681b      	ldr	r3, [r3, #0]
 8004c68:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8004c6c:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 8004c6e:	687b      	ldr	r3, [r7, #4]
 8004c70:	681b      	ldr	r3, [r3, #0]
 8004c72:	6859      	ldr	r1, [r3, #4]
 8004c74:	687b      	ldr	r3, [r7, #4]
 8004c76:	681a      	ldr	r2, [r3, #0]
 8004c78:	4b8c      	ldr	r3, [pc, #560]	@ (8004eac <I2C_ITSlaveCplt+0x2cc>)
 8004c7a:	400b      	ands	r3, r1
 8004c7c:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 8004c7e:	6878      	ldr	r0, [r7, #4]
 8004c80:	f000 fa85 	bl	800518e <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 8004c84:	693b      	ldr	r3, [r7, #16]
 8004c86:	0b9b      	lsrs	r3, r3, #14
 8004c88:	f003 0301 	and.w	r3, r3, #1
 8004c8c:	2b00      	cmp	r3, #0
 8004c8e:	d013      	beq.n	8004cb8 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004c90:	687b      	ldr	r3, [r7, #4]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	681a      	ldr	r2, [r3, #0]
 8004c96:	687b      	ldr	r3, [r7, #4]
 8004c98:	681b      	ldr	r3, [r3, #0]
 8004c9a:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004c9e:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 8004ca0:	687b      	ldr	r3, [r7, #4]
 8004ca2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ca4:	2b00      	cmp	r3, #0
 8004ca6:	d020      	beq.n	8004cea <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 8004ca8:	687b      	ldr	r3, [r7, #4]
 8004caa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004cac:	681b      	ldr	r3, [r3, #0]
 8004cae:	685b      	ldr	r3, [r3, #4]
 8004cb0:	b29a      	uxth	r2, r3
 8004cb2:	687b      	ldr	r3, [r7, #4]
 8004cb4:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004cb6:	e018      	b.n	8004cea <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004cb8:	693b      	ldr	r3, [r7, #16]
 8004cba:	0bdb      	lsrs	r3, r3, #15
 8004cbc:	f003 0301 	and.w	r3, r3, #1
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d012      	beq.n	8004cea <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004cc4:	687b      	ldr	r3, [r7, #4]
 8004cc6:	681b      	ldr	r3, [r3, #0]
 8004cc8:	681a      	ldr	r2, [r3, #0]
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	681b      	ldr	r3, [r3, #0]
 8004cce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004cd2:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004cd4:	687b      	ldr	r3, [r7, #4]
 8004cd6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d006      	beq.n	8004cea <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8004cdc:	687b      	ldr	r3, [r7, #4]
 8004cde:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004ce0:	681b      	ldr	r3, [r3, #0]
 8004ce2:	685b      	ldr	r3, [r3, #4]
 8004ce4:	b29a      	uxth	r2, r3
 8004ce6:	687b      	ldr	r3, [r7, #4]
 8004ce8:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004cea:	697b      	ldr	r3, [r7, #20]
 8004cec:	089b      	lsrs	r3, r3, #2
 8004cee:	f003 0301 	and.w	r3, r3, #1
 8004cf2:	2b00      	cmp	r3, #0
 8004cf4:	d020      	beq.n	8004d38 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004cf6:	697b      	ldr	r3, [r7, #20]
 8004cf8:	f023 0304 	bic.w	r3, r3, #4
 8004cfc:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004cfe:	687b      	ldr	r3, [r7, #4]
 8004d00:	681b      	ldr	r3, [r3, #0]
 8004d02:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d08:	b2d2      	uxtb	r2, r2
 8004d0a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004d0c:	687b      	ldr	r3, [r7, #4]
 8004d0e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004d10:	1c5a      	adds	r2, r3, #1
 8004d12:	687b      	ldr	r3, [r7, #4]
 8004d14:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004d16:	687b      	ldr	r3, [r7, #4]
 8004d18:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d1a:	2b00      	cmp	r3, #0
 8004d1c:	d00c      	beq.n	8004d38 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 8004d1e:	687b      	ldr	r3, [r7, #4]
 8004d20:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004d22:	3b01      	subs	r3, #1
 8004d24:	b29a      	uxth	r2, r3
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004d2a:	687b      	ldr	r3, [r7, #4]
 8004d2c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d2e:	b29b      	uxth	r3, r3
 8004d30:	3b01      	subs	r3, #1
 8004d32:	b29a      	uxth	r2, r3
 8004d34:	687b      	ldr	r3, [r7, #4]
 8004d36:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004d38:	687b      	ldr	r3, [r7, #4]
 8004d3a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d3c:	b29b      	uxth	r3, r3
 8004d3e:	2b00      	cmp	r3, #0
 8004d40:	d005      	beq.n	8004d4e <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004d42:	687b      	ldr	r3, [r7, #4]
 8004d44:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d46:	f043 0204 	orr.w	r2, r3, #4
 8004d4a:	687b      	ldr	r3, [r7, #4]
 8004d4c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004d4e:	697b      	ldr	r3, [r7, #20]
 8004d50:	091b      	lsrs	r3, r3, #4
 8004d52:	f003 0301 	and.w	r3, r3, #1
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d04a      	beq.n	8004df0 <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8004d5a:	693b      	ldr	r3, [r7, #16]
 8004d5c:	091b      	lsrs	r3, r3, #4
 8004d5e:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004d62:	2b00      	cmp	r3, #0
 8004d64:	d044      	beq.n	8004df0 <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004d66:	687b      	ldr	r3, [r7, #4]
 8004d68:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004d6a:	b29b      	uxth	r3, r3
 8004d6c:	2b00      	cmp	r3, #0
 8004d6e:	d128      	bne.n	8004dc2 <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004d70:	687b      	ldr	r3, [r7, #4]
 8004d72:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d76:	b2db      	uxtb	r3, r3
 8004d78:	2b28      	cmp	r3, #40	@ 0x28
 8004d7a:	d108      	bne.n	8004d8e <I2C_ITSlaveCplt+0x1ae>
 8004d7c:	68fb      	ldr	r3, [r7, #12]
 8004d7e:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004d82:	d104      	bne.n	8004d8e <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004d84:	6979      	ldr	r1, [r7, #20]
 8004d86:	6878      	ldr	r0, [r7, #4]
 8004d88:	f000 f894 	bl	8004eb4 <I2C_ITListenCplt>
 8004d8c:	e030      	b.n	8004df0 <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004d8e:	687b      	ldr	r3, [r7, #4]
 8004d90:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d94:	b2db      	uxtb	r3, r3
 8004d96:	2b29      	cmp	r3, #41	@ 0x29
 8004d98:	d10e      	bne.n	8004db8 <I2C_ITSlaveCplt+0x1d8>
 8004d9a:	68fb      	ldr	r3, [r7, #12]
 8004d9c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004da0:	d00a      	beq.n	8004db8 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	681b      	ldr	r3, [r3, #0]
 8004da6:	2210      	movs	r2, #16
 8004da8:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004daa:	6878      	ldr	r0, [r7, #4]
 8004dac:	f000 f9ef 	bl	800518e <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004db0:	6878      	ldr	r0, [r7, #4]
 8004db2:	f7ff fded 	bl	8004990 <I2C_ITSlaveSeqCplt>
 8004db6:	e01b      	b.n	8004df0 <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	681b      	ldr	r3, [r3, #0]
 8004dbc:	2210      	movs	r2, #16
 8004dbe:	61da      	str	r2, [r3, #28]
 8004dc0:	e016      	b.n	8004df0 <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004dc2:	687b      	ldr	r3, [r7, #4]
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	2210      	movs	r2, #16
 8004dc8:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004dce:	f043 0204 	orr.w	r2, r3, #4
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004dd6:	68fb      	ldr	r3, [r7, #12]
 8004dd8:	2b00      	cmp	r3, #0
 8004dda:	d003      	beq.n	8004de4 <I2C_ITSlaveCplt+0x204>
 8004ddc:	68fb      	ldr	r3, [r7, #12]
 8004dde:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004de2:	d105      	bne.n	8004df0 <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004de4:	687b      	ldr	r3, [r7, #4]
 8004de6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004de8:	4619      	mov	r1, r3
 8004dea:	6878      	ldr	r0, [r7, #4]
 8004dec:	f000 f8b8 	bl	8004f60 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	2200      	movs	r2, #0
 8004df4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	2200      	movs	r2, #0
 8004dfc:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e02:	2b00      	cmp	r3, #0
 8004e04:	d010      	beq.n	8004e28 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004e06:	687b      	ldr	r3, [r7, #4]
 8004e08:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004e0a:	4619      	mov	r1, r3
 8004e0c:	6878      	ldr	r0, [r7, #4]
 8004e0e:	f000 f8a7 	bl	8004f60 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e18:	b2db      	uxtb	r3, r3
 8004e1a:	2b28      	cmp	r3, #40	@ 0x28
 8004e1c:	d141      	bne.n	8004ea2 <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004e1e:	6979      	ldr	r1, [r7, #20]
 8004e20:	6878      	ldr	r0, [r7, #4]
 8004e22:	f000 f847 	bl	8004eb4 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004e26:	e03c      	b.n	8004ea2 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004e28:	687b      	ldr	r3, [r7, #4]
 8004e2a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004e2c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004e30:	d014      	beq.n	8004e5c <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 8004e32:	6878      	ldr	r0, [r7, #4]
 8004e34:	f7ff fdac 	bl	8004990 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004e38:	687b      	ldr	r3, [r7, #4]
 8004e3a:	4a1d      	ldr	r2, [pc, #116]	@ (8004eb0 <I2C_ITSlaveCplt+0x2d0>)
 8004e3c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004e3e:	687b      	ldr	r3, [r7, #4]
 8004e40:	2220      	movs	r2, #32
 8004e42:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	2200      	movs	r2, #0
 8004e4a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	2200      	movs	r2, #0
 8004e50:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8004e54:	6878      	ldr	r0, [r7, #4]
 8004e56:	f7fe ff76 	bl	8003d46 <HAL_I2C_ListenCpltCallback>
}
 8004e5a:	e022      	b.n	8004ea2 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e62:	b2db      	uxtb	r3, r3
 8004e64:	2b22      	cmp	r3, #34	@ 0x22
 8004e66:	d10e      	bne.n	8004e86 <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8004e68:	687b      	ldr	r3, [r7, #4]
 8004e6a:	2220      	movs	r2, #32
 8004e6c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004e70:	687b      	ldr	r3, [r7, #4]
 8004e72:	2200      	movs	r2, #0
 8004e74:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004e76:	687b      	ldr	r3, [r7, #4]
 8004e78:	2200      	movs	r2, #0
 8004e7a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004e7e:	6878      	ldr	r0, [r7, #4]
 8004e80:	f7fe ff49 	bl	8003d16 <HAL_I2C_SlaveRxCpltCallback>
}
 8004e84:	e00d      	b.n	8004ea2 <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	2220      	movs	r2, #32
 8004e8a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004e8e:	687b      	ldr	r3, [r7, #4]
 8004e90:	2200      	movs	r2, #0
 8004e92:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004e94:	687b      	ldr	r3, [r7, #4]
 8004e96:	2200      	movs	r2, #0
 8004e98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004e9c:	6878      	ldr	r0, [r7, #4]
 8004e9e:	f7fe ff30 	bl	8003d02 <HAL_I2C_SlaveTxCpltCallback>
}
 8004ea2:	bf00      	nop
 8004ea4:	3718      	adds	r7, #24
 8004ea6:	46bd      	mov	sp, r7
 8004ea8:	bd80      	pop	{r7, pc}
 8004eaa:	bf00      	nop
 8004eac:	fe00e800 	.word	0xfe00e800
 8004eb0:	ffff0000 	.word	0xffff0000

08004eb4 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004eb4:	b580      	push	{r7, lr}
 8004eb6:	b082      	sub	sp, #8
 8004eb8:	af00      	add	r7, sp, #0
 8004eba:	6078      	str	r0, [r7, #4]
 8004ebc:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	4a26      	ldr	r2, [pc, #152]	@ (8004f5c <I2C_ITListenCplt+0xa8>)
 8004ec2:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	2200      	movs	r2, #0
 8004ec8:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004eca:	687b      	ldr	r3, [r7, #4]
 8004ecc:	2220      	movs	r2, #32
 8004ece:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004ed2:	687b      	ldr	r3, [r7, #4]
 8004ed4:	2200      	movs	r2, #0
 8004ed6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	2200      	movs	r2, #0
 8004ede:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004ee0:	683b      	ldr	r3, [r7, #0]
 8004ee2:	089b      	lsrs	r3, r3, #2
 8004ee4:	f003 0301 	and.w	r3, r3, #1
 8004ee8:	2b00      	cmp	r3, #0
 8004eea:	d022      	beq.n	8004f32 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	681b      	ldr	r3, [r3, #0]
 8004ef0:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004ef6:	b2d2      	uxtb	r2, r2
 8004ef8:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004efa:	687b      	ldr	r3, [r7, #4]
 8004efc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004efe:	1c5a      	adds	r2, r3, #1
 8004f00:	687b      	ldr	r3, [r7, #4]
 8004f02:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004f04:	687b      	ldr	r3, [r7, #4]
 8004f06:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f08:	2b00      	cmp	r3, #0
 8004f0a:	d012      	beq.n	8004f32 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004f10:	3b01      	subs	r3, #1
 8004f12:	b29a      	uxth	r2, r3
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004f18:	687b      	ldr	r3, [r7, #4]
 8004f1a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004f1c:	b29b      	uxth	r3, r3
 8004f1e:	3b01      	subs	r3, #1
 8004f20:	b29a      	uxth	r2, r3
 8004f22:	687b      	ldr	r3, [r7, #4]
 8004f24:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004f26:	687b      	ldr	r3, [r7, #4]
 8004f28:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004f2a:	f043 0204 	orr.w	r2, r3, #4
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004f32:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004f36:	6878      	ldr	r0, [r7, #4]
 8004f38:	f000 face 	bl	80054d8 <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	681b      	ldr	r3, [r3, #0]
 8004f40:	2210      	movs	r2, #16
 8004f42:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004f44:	687b      	ldr	r3, [r7, #4]
 8004f46:	2200      	movs	r2, #0
 8004f48:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004f4c:	6878      	ldr	r0, [r7, #4]
 8004f4e:	f7fe fefa 	bl	8003d46 <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004f52:	bf00      	nop
 8004f54:	3708      	adds	r7, #8
 8004f56:	46bd      	mov	sp, r7
 8004f58:	bd80      	pop	{r7, pc}
 8004f5a:	bf00      	nop
 8004f5c:	ffff0000 	.word	0xffff0000

08004f60 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004f60:	b580      	push	{r7, lr}
 8004f62:	b084      	sub	sp, #16
 8004f64:	af00      	add	r7, sp, #0
 8004f66:	6078      	str	r0, [r7, #4]
 8004f68:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004f70:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004f72:	687b      	ldr	r3, [r7, #4]
 8004f74:	2200      	movs	r2, #0
 8004f76:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	4a6d      	ldr	r2, [pc, #436]	@ (8005134 <I2C_ITError+0x1d4>)
 8004f7e:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	2200      	movs	r2, #0
 8004f84:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004f86:	687b      	ldr	r3, [r7, #4]
 8004f88:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004f8a:	683b      	ldr	r3, [r7, #0]
 8004f8c:	431a      	orrs	r2, r3
 8004f8e:	687b      	ldr	r3, [r7, #4]
 8004f90:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004f92:	7bfb      	ldrb	r3, [r7, #15]
 8004f94:	2b28      	cmp	r3, #40	@ 0x28
 8004f96:	d005      	beq.n	8004fa4 <I2C_ITError+0x44>
 8004f98:	7bfb      	ldrb	r3, [r7, #15]
 8004f9a:	2b29      	cmp	r3, #41	@ 0x29
 8004f9c:	d002      	beq.n	8004fa4 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004f9e:	7bfb      	ldrb	r3, [r7, #15]
 8004fa0:	2b2a      	cmp	r3, #42	@ 0x2a
 8004fa2:	d10b      	bne.n	8004fbc <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004fa4:	2103      	movs	r1, #3
 8004fa6:	6878      	ldr	r0, [r7, #4]
 8004fa8:	f000 fa96 	bl	80054d8 <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004fac:	687b      	ldr	r3, [r7, #4]
 8004fae:	2228      	movs	r2, #40	@ 0x28
 8004fb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004fb4:	687b      	ldr	r3, [r7, #4]
 8004fb6:	4a60      	ldr	r2, [pc, #384]	@ (8005138 <I2C_ITError+0x1d8>)
 8004fb8:	635a      	str	r2, [r3, #52]	@ 0x34
 8004fba:	e030      	b.n	800501e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004fbc:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004fc0:	6878      	ldr	r0, [r7, #4]
 8004fc2:	f000 fa89 	bl	80054d8 <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004fc6:	6878      	ldr	r0, [r7, #4]
 8004fc8:	f000 f8e1 	bl	800518e <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004fd2:	b2db      	uxtb	r3, r3
 8004fd4:	2b60      	cmp	r3, #96	@ 0x60
 8004fd6:	d01f      	beq.n	8005018 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004fd8:	687b      	ldr	r3, [r7, #4]
 8004fda:	2220      	movs	r2, #32
 8004fdc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004fe0:	687b      	ldr	r3, [r7, #4]
 8004fe2:	681b      	ldr	r3, [r3, #0]
 8004fe4:	699b      	ldr	r3, [r3, #24]
 8004fe6:	f003 0320 	and.w	r3, r3, #32
 8004fea:	2b20      	cmp	r3, #32
 8004fec:	d114      	bne.n	8005018 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	699b      	ldr	r3, [r3, #24]
 8004ff4:	f003 0310 	and.w	r3, r3, #16
 8004ff8:	2b10      	cmp	r3, #16
 8004ffa:	d109      	bne.n	8005010 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004ffc:	687b      	ldr	r3, [r7, #4]
 8004ffe:	681b      	ldr	r3, [r3, #0]
 8005000:	2210      	movs	r2, #16
 8005002:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005008:	f043 0204 	orr.w	r2, r3, #4
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005010:	687b      	ldr	r3, [r7, #4]
 8005012:	681b      	ldr	r3, [r3, #0]
 8005014:	2220      	movs	r2, #32
 8005016:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	2200      	movs	r2, #0
 800501c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 800501e:	687b      	ldr	r3, [r7, #4]
 8005020:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005022:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8005024:	687b      	ldr	r3, [r7, #4]
 8005026:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005028:	2b00      	cmp	r3, #0
 800502a:	d039      	beq.n	80050a0 <I2C_ITError+0x140>
 800502c:	68bb      	ldr	r3, [r7, #8]
 800502e:	2b11      	cmp	r3, #17
 8005030:	d002      	beq.n	8005038 <I2C_ITError+0xd8>
 8005032:	68bb      	ldr	r3, [r7, #8]
 8005034:	2b21      	cmp	r3, #33	@ 0x21
 8005036:	d133      	bne.n	80050a0 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8005038:	687b      	ldr	r3, [r7, #4]
 800503a:	681b      	ldr	r3, [r3, #0]
 800503c:	681b      	ldr	r3, [r3, #0]
 800503e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005042:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8005046:	d107      	bne.n	8005058 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8005048:	687b      	ldr	r3, [r7, #4]
 800504a:	681b      	ldr	r3, [r3, #0]
 800504c:	681a      	ldr	r2, [r3, #0]
 800504e:	687b      	ldr	r3, [r7, #4]
 8005050:	681b      	ldr	r3, [r3, #0]
 8005052:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8005056:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005058:	687b      	ldr	r3, [r7, #4]
 800505a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800505c:	4618      	mov	r0, r3
 800505e:	f7fd ff1b 	bl	8002e98 <HAL_DMA_GetState>
 8005062:	4603      	mov	r3, r0
 8005064:	2b01      	cmp	r3, #1
 8005066:	d017      	beq.n	8005098 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8005068:	687b      	ldr	r3, [r7, #4]
 800506a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800506c:	4a33      	ldr	r2, [pc, #204]	@ (800513c <I2C_ITError+0x1dc>)
 800506e:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8005070:	687b      	ldr	r3, [r7, #4]
 8005072:	2200      	movs	r2, #0
 8005074:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8005078:	687b      	ldr	r3, [r7, #4]
 800507a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800507c:	4618      	mov	r0, r3
 800507e:	f7fd fdf5 	bl	8002c6c <HAL_DMA_Abort_IT>
 8005082:	4603      	mov	r3, r0
 8005084:	2b00      	cmp	r3, #0
 8005086:	d04d      	beq.n	8005124 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8005088:	687b      	ldr	r3, [r7, #4]
 800508a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800508c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800508e:	687a      	ldr	r2, [r7, #4]
 8005090:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8005092:	4610      	mov	r0, r2
 8005094:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005096:	e045      	b.n	8005124 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005098:	6878      	ldr	r0, [r7, #4]
 800509a:	f000 f851 	bl	8005140 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 800509e:	e041      	b.n	8005124 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 80050a0:	687b      	ldr	r3, [r7, #4]
 80050a2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050a4:	2b00      	cmp	r3, #0
 80050a6:	d039      	beq.n	800511c <I2C_ITError+0x1bc>
 80050a8:	68bb      	ldr	r3, [r7, #8]
 80050aa:	2b12      	cmp	r3, #18
 80050ac:	d002      	beq.n	80050b4 <I2C_ITError+0x154>
 80050ae:	68bb      	ldr	r3, [r7, #8]
 80050b0:	2b22      	cmp	r3, #34	@ 0x22
 80050b2:	d133      	bne.n	800511c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 80050b4:	687b      	ldr	r3, [r7, #4]
 80050b6:	681b      	ldr	r3, [r3, #0]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80050be:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80050c2:	d107      	bne.n	80050d4 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80050c4:	687b      	ldr	r3, [r7, #4]
 80050c6:	681b      	ldr	r3, [r3, #0]
 80050c8:	681a      	ldr	r2, [r3, #0]
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	681b      	ldr	r3, [r3, #0]
 80050ce:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80050d2:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050d8:	4618      	mov	r0, r3
 80050da:	f7fd fedd 	bl	8002e98 <HAL_DMA_GetState>
 80050de:	4603      	mov	r3, r0
 80050e0:	2b01      	cmp	r3, #1
 80050e2:	d017      	beq.n	8005114 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 80050e4:	687b      	ldr	r3, [r7, #4]
 80050e6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050e8:	4a14      	ldr	r2, [pc, #80]	@ (800513c <I2C_ITError+0x1dc>)
 80050ea:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80050ec:	687b      	ldr	r3, [r7, #4]
 80050ee:	2200      	movs	r2, #0
 80050f0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 80050f4:	687b      	ldr	r3, [r7, #4]
 80050f6:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80050f8:	4618      	mov	r0, r3
 80050fa:	f7fd fdb7 	bl	8002c6c <HAL_DMA_Abort_IT>
 80050fe:	4603      	mov	r3, r0
 8005100:	2b00      	cmp	r3, #0
 8005102:	d011      	beq.n	8005128 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8005104:	687b      	ldr	r3, [r7, #4]
 8005106:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005108:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800510a:	687a      	ldr	r2, [r7, #4]
 800510c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 800510e:	4610      	mov	r0, r2
 8005110:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005112:	e009      	b.n	8005128 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8005114:	6878      	ldr	r0, [r7, #4]
 8005116:	f000 f813 	bl	8005140 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 800511a:	e005      	b.n	8005128 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 800511c:	6878      	ldr	r0, [r7, #4]
 800511e:	f000 f80f 	bl	8005140 <I2C_TreatErrorCallback>
  }
}
 8005122:	e002      	b.n	800512a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8005124:	bf00      	nop
 8005126:	e000      	b.n	800512a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8005128:	bf00      	nop
}
 800512a:	bf00      	nop
 800512c:	3710      	adds	r7, #16
 800512e:	46bd      	mov	sp, r7
 8005130:	bd80      	pop	{r7, pc}
 8005132:	bf00      	nop
 8005134:	ffff0000 	.word	0xffff0000
 8005138:	08003fff 	.word	0x08003fff
 800513c:	08005331 	.word	0x08005331

08005140 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8005140:	b580      	push	{r7, lr}
 8005142:	b082      	sub	sp, #8
 8005144:	af00      	add	r7, sp, #0
 8005146:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8005148:	687b      	ldr	r3, [r7, #4]
 800514a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800514e:	b2db      	uxtb	r3, r3
 8005150:	2b60      	cmp	r3, #96	@ 0x60
 8005152:	d10e      	bne.n	8005172 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8005154:	687b      	ldr	r3, [r7, #4]
 8005156:	2220      	movs	r2, #32
 8005158:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 800515c:	687b      	ldr	r3, [r7, #4]
 800515e:	2200      	movs	r2, #0
 8005160:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005162:	687b      	ldr	r3, [r7, #4]
 8005164:	2200      	movs	r2, #0
 8005166:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 800516a:	6878      	ldr	r0, [r7, #4]
 800516c:	f7fe fe09 	bl	8003d82 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8005170:	e009      	b.n	8005186 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8005172:	687b      	ldr	r3, [r7, #4]
 8005174:	2200      	movs	r2, #0
 8005176:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8005178:	687b      	ldr	r3, [r7, #4]
 800517a:	2200      	movs	r2, #0
 800517c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8005180:	6878      	ldr	r0, [r7, #4]
 8005182:	f7fb fb3d 	bl	8000800 <HAL_I2C_ErrorCallback>
}
 8005186:	bf00      	nop
 8005188:	3708      	adds	r7, #8
 800518a:	46bd      	mov	sp, r7
 800518c:	bd80      	pop	{r7, pc}

0800518e <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 800518e:	b480      	push	{r7}
 8005190:	b083      	sub	sp, #12
 8005192:	af00      	add	r7, sp, #0
 8005194:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
 800519a:	699b      	ldr	r3, [r3, #24]
 800519c:	f003 0302 	and.w	r3, r3, #2
 80051a0:	2b02      	cmp	r3, #2
 80051a2:	d103      	bne.n	80051ac <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	2200      	movs	r2, #0
 80051aa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 80051ac:	687b      	ldr	r3, [r7, #4]
 80051ae:	681b      	ldr	r3, [r3, #0]
 80051b0:	699b      	ldr	r3, [r3, #24]
 80051b2:	f003 0301 	and.w	r3, r3, #1
 80051b6:	2b01      	cmp	r3, #1
 80051b8:	d007      	beq.n	80051ca <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 80051ba:	687b      	ldr	r3, [r7, #4]
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	699a      	ldr	r2, [r3, #24]
 80051c0:	687b      	ldr	r3, [r7, #4]
 80051c2:	681b      	ldr	r3, [r3, #0]
 80051c4:	f042 0201 	orr.w	r2, r2, #1
 80051c8:	619a      	str	r2, [r3, #24]
  }
}
 80051ca:	bf00      	nop
 80051cc:	370c      	adds	r7, #12
 80051ce:	46bd      	mov	sp, r7
 80051d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80051d4:	4770      	bx	lr

080051d6 <I2C_DMAMasterTransmitCplt>:
  * @brief  DMA I2C master transmit process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterTransmitCplt(DMA_HandleTypeDef *hdma)
{
 80051d6:	b580      	push	{r7, lr}
 80051d8:	b084      	sub	sp, #16
 80051da:	af00      	add	r7, sp, #0
 80051dc:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 80051de:	687b      	ldr	r3, [r7, #4]
 80051e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80051e2:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	681a      	ldr	r2, [r3, #0]
 80051ea:	68fb      	ldr	r3, [r7, #12]
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80051f2:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 80051f4:	68fb      	ldr	r3, [r7, #12]
 80051f6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80051f8:	b29b      	uxth	r3, r3
 80051fa:	2b00      	cmp	r3, #0
 80051fc:	d104      	bne.n	8005208 <I2C_DMAMasterTransmitCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 80051fe:	2120      	movs	r1, #32
 8005200:	68f8      	ldr	r0, [r7, #12]
 8005202:	f000 f8e5 	bl	80053d0 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 8005206:	e02d      	b.n	8005264 <I2C_DMAMasterTransmitCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 8005208:	68fb      	ldr	r3, [r7, #12]
 800520a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800520c:	68fa      	ldr	r2, [r7, #12]
 800520e:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 8005210:	441a      	add	r2, r3
 8005212:	68fb      	ldr	r3, [r7, #12]
 8005214:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8005216:	68fb      	ldr	r3, [r7, #12]
 8005218:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800521a:	b29b      	uxth	r3, r3
 800521c:	2bff      	cmp	r3, #255	@ 0xff
 800521e:	d903      	bls.n	8005228 <I2C_DMAMasterTransmitCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8005220:	68fb      	ldr	r3, [r7, #12]
 8005222:	22ff      	movs	r2, #255	@ 0xff
 8005224:	851a      	strh	r2, [r3, #40]	@ 0x28
 8005226:	e004      	b.n	8005232 <I2C_DMAMasterTransmitCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 8005228:	68fb      	ldr	r3, [r7, #12]
 800522a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800522c:	b29a      	uxth	r2, r3
 800522e:	68fb      	ldr	r3, [r7, #12]
 8005230:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8005232:	68fb      	ldr	r3, [r7, #12]
 8005234:	6b98      	ldr	r0, [r3, #56]	@ 0x38
 8005236:	68fb      	ldr	r3, [r7, #12]
 8005238:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800523a:	4619      	mov	r1, r3
 800523c:	68fb      	ldr	r3, [r7, #12]
 800523e:	681b      	ldr	r3, [r3, #0]
 8005240:	3328      	adds	r3, #40	@ 0x28
 8005242:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 8005244:	68fb      	ldr	r3, [r7, #12]
 8005246:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmatx, (uint32_t)hi2c->pBuffPtr, (uint32_t)&hi2c->Instance->TXDR,
 8005248:	f7fd fc3c 	bl	8002ac4 <HAL_DMA_Start_IT>
 800524c:	4603      	mov	r3, r0
 800524e:	2b00      	cmp	r3, #0
 8005250:	d004      	beq.n	800525c <I2C_DMAMasterTransmitCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005252:	2110      	movs	r1, #16
 8005254:	68f8      	ldr	r0, [r7, #12]
 8005256:	f7ff fe83 	bl	8004f60 <I2C_ITError>
}
 800525a:	e003      	b.n	8005264 <I2C_DMAMasterTransmitCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 800525c:	2140      	movs	r1, #64	@ 0x40
 800525e:	68f8      	ldr	r0, [r7, #12]
 8005260:	f000 f8b6 	bl	80053d0 <I2C_Enable_IRQ>
}
 8005264:	bf00      	nop
 8005266:	3710      	adds	r7, #16
 8005268:	46bd      	mov	sp, r7
 800526a:	bd80      	pop	{r7, pc}

0800526c <I2C_DMAMasterReceiveCplt>:
  * @brief DMA I2C master receive process complete callback.
  * @param  hdma DMA handle
  * @retval None
  */
static void I2C_DMAMasterReceiveCplt(DMA_HandleTypeDef *hdma)
{
 800526c:	b580      	push	{r7, lr}
 800526e:	b084      	sub	sp, #16
 8005270:	af00      	add	r7, sp, #0
 8005272:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005274:	687b      	ldr	r3, [r7, #4]
 8005276:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005278:	60fb      	str	r3, [r7, #12]

  /* Disable DMA Request */
  hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 800527a:	68fb      	ldr	r3, [r7, #12]
 800527c:	681b      	ldr	r3, [r3, #0]
 800527e:	681a      	ldr	r2, [r3, #0]
 8005280:	68fb      	ldr	r3, [r7, #12]
 8005282:	681b      	ldr	r3, [r3, #0]
 8005284:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8005288:	601a      	str	r2, [r3, #0]

  /* If last transfer, enable STOP interrupt */
  if (hi2c->XferCount == 0U)
 800528a:	68fb      	ldr	r3, [r7, #12]
 800528c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800528e:	b29b      	uxth	r3, r3
 8005290:	2b00      	cmp	r3, #0
 8005292:	d104      	bne.n	800529e <I2C_DMAMasterReceiveCplt+0x32>
  {
    /* Enable STOP interrupt */
    I2C_Enable_IRQ(hi2c, I2C_XFER_CPLT_IT);
 8005294:	2120      	movs	r1, #32
 8005296:	68f8      	ldr	r0, [r7, #12]
 8005298:	f000 f89a 	bl	80053d0 <I2C_Enable_IRQ>
    {
      /* Enable TC interrupts */
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
    }
  }
}
 800529c:	e02d      	b.n	80052fa <I2C_DMAMasterReceiveCplt+0x8e>
    hi2c->pBuffPtr += hi2c->XferSize;
 800529e:	68fb      	ldr	r3, [r7, #12]
 80052a0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052a2:	68fa      	ldr	r2, [r7, #12]
 80052a4:	8d12      	ldrh	r2, [r2, #40]	@ 0x28
 80052a6:	441a      	add	r2, r3
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	625a      	str	r2, [r3, #36]	@ 0x24
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80052ac:	68fb      	ldr	r3, [r7, #12]
 80052ae:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052b0:	b29b      	uxth	r3, r3
 80052b2:	2bff      	cmp	r3, #255	@ 0xff
 80052b4:	d903      	bls.n	80052be <I2C_DMAMasterReceiveCplt+0x52>
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80052b6:	68fb      	ldr	r3, [r7, #12]
 80052b8:	22ff      	movs	r2, #255	@ 0xff
 80052ba:	851a      	strh	r2, [r3, #40]	@ 0x28
 80052bc:	e004      	b.n	80052c8 <I2C_DMAMasterReceiveCplt+0x5c>
      hi2c->XferSize = hi2c->XferCount;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80052c2:	b29a      	uxth	r2, r3
 80052c4:	68fb      	ldr	r3, [r7, #12]
 80052c6:	851a      	strh	r2, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80052c8:	68fb      	ldr	r3, [r7, #12]
 80052ca:	6bd8      	ldr	r0, [r3, #60]	@ 0x3c
 80052cc:	68fb      	ldr	r3, [r7, #12]
 80052ce:	681b      	ldr	r3, [r3, #0]
 80052d0:	3324      	adds	r3, #36	@ 0x24
 80052d2:	4619      	mov	r1, r3
 80052d4:	68fb      	ldr	r3, [r7, #12]
 80052d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80052d8:	461a      	mov	r2, r3
                         hi2c->XferSize) != HAL_OK)
 80052da:	68fb      	ldr	r3, [r7, #12]
 80052dc:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
    if (HAL_DMA_Start_IT(hi2c->hdmarx, (uint32_t)&hi2c->Instance->RXDR, (uint32_t)hi2c->pBuffPtr,
 80052de:	f7fd fbf1 	bl	8002ac4 <HAL_DMA_Start_IT>
 80052e2:	4603      	mov	r3, r0
 80052e4:	2b00      	cmp	r3, #0
 80052e6:	d004      	beq.n	80052f2 <I2C_DMAMasterReceiveCplt+0x86>
      I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 80052e8:	2110      	movs	r1, #16
 80052ea:	68f8      	ldr	r0, [r7, #12]
 80052ec:	f7ff fe38 	bl	8004f60 <I2C_ITError>
}
 80052f0:	e003      	b.n	80052fa <I2C_DMAMasterReceiveCplt+0x8e>
      I2C_Enable_IRQ(hi2c, I2C_XFER_RELOAD_IT);
 80052f2:	2140      	movs	r1, #64	@ 0x40
 80052f4:	68f8      	ldr	r0, [r7, #12]
 80052f6:	f000 f86b 	bl	80053d0 <I2C_Enable_IRQ>
}
 80052fa:	bf00      	nop
 80052fc:	3710      	adds	r7, #16
 80052fe:	46bd      	mov	sp, r7
 8005300:	bd80      	pop	{r7, pc}

08005302 <I2C_DMAError>:
  * @brief  DMA I2C communication error callback.
  * @param hdma DMA handle
  * @retval None
  */
static void I2C_DMAError(DMA_HandleTypeDef *hdma)
{
 8005302:	b580      	push	{r7, lr}
 8005304:	b084      	sub	sp, #16
 8005306:	af00      	add	r7, sp, #0
 8005308:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800530e:	60fb      	str	r3, [r7, #12]

  /* Disable Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 8005310:	68fb      	ldr	r3, [r7, #12]
 8005312:	681b      	ldr	r3, [r3, #0]
 8005314:	685a      	ldr	r2, [r3, #4]
 8005316:	68fb      	ldr	r3, [r7, #12]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800531e:	605a      	str	r2, [r3, #4]

  /* Call the corresponding callback to inform upper layer of End of Transfer */
  I2C_ITError(hi2c, HAL_I2C_ERROR_DMA);
 8005320:	2110      	movs	r1, #16
 8005322:	68f8      	ldr	r0, [r7, #12]
 8005324:	f7ff fe1c 	bl	8004f60 <I2C_ITError>
}
 8005328:	bf00      	nop
 800532a:	3710      	adds	r7, #16
 800532c:	46bd      	mov	sp, r7
 800532e:	bd80      	pop	{r7, pc}

08005330 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8005330:	b580      	push	{r7, lr}
 8005332:	b084      	sub	sp, #16
 8005334:	af00      	add	r7, sp, #0
 8005336:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8005338:	687b      	ldr	r3, [r7, #4]
 800533a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800533c:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005342:	2b00      	cmp	r3, #0
 8005344:	d003      	beq.n	800534e <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8005346:	68fb      	ldr	r3, [r7, #12]
 8005348:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800534a:	2200      	movs	r2, #0
 800534c:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 800534e:	68fb      	ldr	r3, [r7, #12]
 8005350:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8005352:	2b00      	cmp	r3, #0
 8005354:	d003      	beq.n	800535e <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8005356:	68fb      	ldr	r3, [r7, #12]
 8005358:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800535a:	2200      	movs	r2, #0
 800535c:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 800535e:	68f8      	ldr	r0, [r7, #12]
 8005360:	f7ff feee 	bl	8005140 <I2C_TreatErrorCallback>
}
 8005364:	bf00      	nop
 8005366:	3710      	adds	r7, #16
 8005368:	46bd      	mov	sp, r7
 800536a:	bd80      	pop	{r7, pc}

0800536c <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 800536c:	b480      	push	{r7}
 800536e:	b087      	sub	sp, #28
 8005370:	af00      	add	r7, sp, #0
 8005372:	60f8      	str	r0, [r7, #12]
 8005374:	607b      	str	r3, [r7, #4]
 8005376:	460b      	mov	r3, r1
 8005378:	817b      	strh	r3, [r7, #10]
 800537a:	4613      	mov	r3, r2
 800537c:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800537e:	897b      	ldrh	r3, [r7, #10]
 8005380:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005384:	7a7b      	ldrb	r3, [r7, #9]
 8005386:	041b      	lsls	r3, r3, #16
 8005388:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800538c:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800538e:	687b      	ldr	r3, [r7, #4]
 8005390:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005392:	6a3b      	ldr	r3, [r7, #32]
 8005394:	4313      	orrs	r3, r2
 8005396:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800539a:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 800539c:	68fb      	ldr	r3, [r7, #12]
 800539e:	681b      	ldr	r3, [r3, #0]
 80053a0:	685a      	ldr	r2, [r3, #4]
 80053a2:	6a3b      	ldr	r3, [r7, #32]
 80053a4:	0d5b      	lsrs	r3, r3, #21
 80053a6:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 80053aa:	4b08      	ldr	r3, [pc, #32]	@ (80053cc <I2C_TransferConfig+0x60>)
 80053ac:	430b      	orrs	r3, r1
 80053ae:	43db      	mvns	r3, r3
 80053b0:	ea02 0103 	and.w	r1, r2, r3
 80053b4:	68fb      	ldr	r3, [r7, #12]
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	697a      	ldr	r2, [r7, #20]
 80053ba:	430a      	orrs	r2, r1
 80053bc:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 80053be:	bf00      	nop
 80053c0:	371c      	adds	r7, #28
 80053c2:	46bd      	mov	sp, r7
 80053c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053c8:	4770      	bx	lr
 80053ca:	bf00      	nop
 80053cc:	03ff63ff 	.word	0x03ff63ff

080053d0 <I2C_Enable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Enable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80053d0:	b480      	push	{r7}
 80053d2:	b085      	sub	sp, #20
 80053d4:	af00      	add	r7, sp, #0
 80053d6:	6078      	str	r0, [r7, #4]
 80053d8:	460b      	mov	r3, r1
 80053da:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80053dc:	2300      	movs	r3, #0
 80053de:	60fb      	str	r3, [r7, #12]

  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80053e0:	687b      	ldr	r3, [r7, #4]
 80053e2:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80053e4:	4a39      	ldr	r2, [pc, #228]	@ (80054cc <I2C_Enable_IRQ+0xfc>)
 80053e6:	4293      	cmp	r3, r2
 80053e8:	d032      	beq.n	8005450 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
  if ((hi2c->XferISR != I2C_Master_ISR_DMA) && \
 80053ee:	4a38      	ldr	r2, [pc, #224]	@ (80054d0 <I2C_Enable_IRQ+0x100>)
 80053f0:	4293      	cmp	r3, r2
 80053f2:	d02d      	beq.n	8005450 <I2C_Enable_IRQ+0x80>
      (hi2c->XferISR != I2C_Mem_ISR_DMA))
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
      (hi2c->XferISR != I2C_Slave_ISR_DMA) && \
 80053f8:	4a36      	ldr	r2, [pc, #216]	@ (80054d4 <I2C_Enable_IRQ+0x104>)
 80053fa:	4293      	cmp	r3, r2
 80053fc:	d028      	beq.n	8005450 <I2C_Enable_IRQ+0x80>
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80053fe:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005402:	2b00      	cmp	r3, #0
 8005404:	da03      	bge.n	800540e <I2C_Enable_IRQ+0x3e>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005406:	68fb      	ldr	r3, [r7, #12]
 8005408:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800540c:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800540e:	887b      	ldrh	r3, [r7, #2]
 8005410:	f003 0301 	and.w	r3, r3, #1
 8005414:	2b00      	cmp	r3, #0
 8005416:	d003      	beq.n	8005420 <I2C_Enable_IRQ+0x50>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 8005418:	68fb      	ldr	r3, [r7, #12]
 800541a:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 800541e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005420:	887b      	ldrh	r3, [r7, #2]
 8005422:	f003 0302 	and.w	r3, r3, #2
 8005426:	2b00      	cmp	r3, #0
 8005428:	d003      	beq.n	8005432 <I2C_Enable_IRQ+0x62>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800542a:	68fb      	ldr	r3, [r7, #12]
 800542c:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8005430:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005432:	887b      	ldrh	r3, [r7, #2]
 8005434:	2b10      	cmp	r3, #16
 8005436:	d103      	bne.n	8005440 <I2C_Enable_IRQ+0x70>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005438:	68fb      	ldr	r3, [r7, #12]
 800543a:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 800543e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005440:	887b      	ldrh	r3, [r7, #2]
 8005442:	2b20      	cmp	r3, #32
 8005444:	d133      	bne.n	80054ae <I2C_Enable_IRQ+0xde>
    {
      /* Enable STOP interrupts */
      tmpisr |= I2C_IT_STOPI;
 8005446:	68fb      	ldr	r3, [r7, #12]
 8005448:	f043 0320 	orr.w	r3, r3, #32
 800544c:	60fb      	str	r3, [r7, #12]
    if (InterruptRequest == I2C_XFER_CPLT_IT)
 800544e:	e02e      	b.n	80054ae <I2C_Enable_IRQ+0xde>
    }
  }

  else
  {
    if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 8005450:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005454:	2b00      	cmp	r3, #0
 8005456:	da03      	bge.n	8005460 <I2C_Enable_IRQ+0x90>
    {
      /* Enable ERR, STOP, NACK and ADDR interrupts */
      tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005458:	68fb      	ldr	r3, [r7, #12]
 800545a:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800545e:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 8005460:	887b      	ldrh	r3, [r7, #2]
 8005462:	f003 0301 	and.w	r3, r3, #1
 8005466:	2b00      	cmp	r3, #0
 8005468:	d003      	beq.n	8005472 <I2C_Enable_IRQ+0xa2>
    {
      /* Enable ERR, TC, STOP, NACK and TXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_TXI;
 800546a:	68fb      	ldr	r3, [r7, #12]
 800546c:	f043 03f2 	orr.w	r3, r3, #242	@ 0xf2
 8005470:	60fb      	str	r3, [r7, #12]
    }

    if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005472:	887b      	ldrh	r3, [r7, #2]
 8005474:	f003 0302 	and.w	r3, r3, #2
 8005478:	2b00      	cmp	r3, #0
 800547a:	d003      	beq.n	8005484 <I2C_Enable_IRQ+0xb4>
    {
      /* Enable ERR, TC, STOP, NACK and RXI interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_TCI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_RXI;
 800547c:	68fb      	ldr	r3, [r7, #12]
 800547e:	f043 03f4 	orr.w	r3, r3, #244	@ 0xf4
 8005482:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_ERROR_IT)
 8005484:	887b      	ldrh	r3, [r7, #2]
 8005486:	2b10      	cmp	r3, #16
 8005488:	d103      	bne.n	8005492 <I2C_Enable_IRQ+0xc2>
    {
      /* Enable ERR and NACK interrupts */
      tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 800548a:	68fb      	ldr	r3, [r7, #12]
 800548c:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8005490:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_CPLT_IT)
 8005492:	887b      	ldrh	r3, [r7, #2]
 8005494:	2b20      	cmp	r3, #32
 8005496:	d103      	bne.n	80054a0 <I2C_Enable_IRQ+0xd0>
    {
      /* Enable STOP interrupts */
      tmpisr |= (I2C_IT_STOPI | I2C_IT_TCI);
 8005498:	68fb      	ldr	r3, [r7, #12]
 800549a:	f043 0360 	orr.w	r3, r3, #96	@ 0x60
 800549e:	60fb      	str	r3, [r7, #12]
    }

    if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80054a0:	887b      	ldrh	r3, [r7, #2]
 80054a2:	2b40      	cmp	r3, #64	@ 0x40
 80054a4:	d103      	bne.n	80054ae <I2C_Enable_IRQ+0xde>
    {
      /* Enable TC interrupts */
      tmpisr |= I2C_IT_TCI;
 80054a6:	68fb      	ldr	r3, [r7, #12]
 80054a8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80054ac:	60fb      	str	r3, [r7, #12]
  }

  /* Enable interrupts only at the end */
  /* to avoid the risk of I2C interrupt handle execution before */
  /* all interrupts requested done */
  __HAL_I2C_ENABLE_IT(hi2c, tmpisr);
 80054ae:	687b      	ldr	r3, [r7, #4]
 80054b0:	681b      	ldr	r3, [r3, #0]
 80054b2:	6819      	ldr	r1, [r3, #0]
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	681b      	ldr	r3, [r3, #0]
 80054b8:	68fa      	ldr	r2, [r7, #12]
 80054ba:	430a      	orrs	r2, r1
 80054bc:	601a      	str	r2, [r3, #0]
}
 80054be:	bf00      	nop
 80054c0:	3714      	adds	r7, #20
 80054c2:	46bd      	mov	sp, r7
 80054c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c8:	4770      	bx	lr
 80054ca:	bf00      	nop
 80054cc:	08004207 	.word	0x08004207
 80054d0:	0800464d 	.word	0x0800464d
 80054d4:	080043ed 	.word	0x080043ed

080054d8 <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 80054d8:	b480      	push	{r7}
 80054da:	b085      	sub	sp, #20
 80054dc:	af00      	add	r7, sp, #0
 80054de:	6078      	str	r0, [r7, #4]
 80054e0:	460b      	mov	r3, r1
 80054e2:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 80054e4:	2300      	movs	r3, #0
 80054e6:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 80054e8:	887b      	ldrh	r3, [r7, #2]
 80054ea:	f003 0301 	and.w	r3, r3, #1
 80054ee:	2b00      	cmp	r3, #0
 80054f0:	d00f      	beq.n	8005512 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 80054f2:	68fb      	ldr	r3, [r7, #12]
 80054f4:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 80054f8:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 80054fa:	687b      	ldr	r3, [r7, #4]
 80054fc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005500:	b2db      	uxtb	r3, r3
 8005502:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005506:	2b28      	cmp	r3, #40	@ 0x28
 8005508:	d003      	beq.n	8005512 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800550a:	68fb      	ldr	r3, [r7, #12]
 800550c:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8005510:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005512:	887b      	ldrh	r3, [r7, #2]
 8005514:	f003 0302 	and.w	r3, r3, #2
 8005518:	2b00      	cmp	r3, #0
 800551a:	d00f      	beq.n	800553c <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 800551c:	68fb      	ldr	r3, [r7, #12]
 800551e:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8005522:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005524:	687b      	ldr	r3, [r7, #4]
 8005526:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800552a:	b2db      	uxtb	r3, r3
 800552c:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005530:	2b28      	cmp	r3, #40	@ 0x28
 8005532:	d003      	beq.n	800553c <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005534:	68fb      	ldr	r3, [r7, #12]
 8005536:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 800553a:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 800553c:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 8005540:	2b00      	cmp	r3, #0
 8005542:	da03      	bge.n	800554c <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 8005544:	68fb      	ldr	r3, [r7, #12]
 8005546:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 800554a:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 800554c:	887b      	ldrh	r3, [r7, #2]
 800554e:	2b10      	cmp	r3, #16
 8005550:	d103      	bne.n	800555a <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 8005552:	68fb      	ldr	r3, [r7, #12]
 8005554:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 8005558:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 800555a:	887b      	ldrh	r3, [r7, #2]
 800555c:	2b20      	cmp	r3, #32
 800555e:	d103      	bne.n	8005568 <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 8005560:	68fb      	ldr	r3, [r7, #12]
 8005562:	f043 0320 	orr.w	r3, r3, #32
 8005566:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 8005568:	887b      	ldrh	r3, [r7, #2]
 800556a:	2b40      	cmp	r3, #64	@ 0x40
 800556c:	d103      	bne.n	8005576 <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 800556e:	68fb      	ldr	r3, [r7, #12]
 8005570:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8005574:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 8005576:	687b      	ldr	r3, [r7, #4]
 8005578:	681b      	ldr	r3, [r3, #0]
 800557a:	6819      	ldr	r1, [r3, #0]
 800557c:	68fb      	ldr	r3, [r7, #12]
 800557e:	43da      	mvns	r2, r3
 8005580:	687b      	ldr	r3, [r7, #4]
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	400a      	ands	r2, r1
 8005586:	601a      	str	r2, [r3, #0]
}
 8005588:	bf00      	nop
 800558a:	3714      	adds	r7, #20
 800558c:	46bd      	mov	sp, r7
 800558e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005592:	4770      	bx	lr

08005594 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005594:	b480      	push	{r7}
 8005596:	b083      	sub	sp, #12
 8005598:	af00      	add	r7, sp, #0
 800559a:	6078      	str	r0, [r7, #4]
 800559c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800559e:	687b      	ldr	r3, [r7, #4]
 80055a0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80055a4:	b2db      	uxtb	r3, r3
 80055a6:	2b20      	cmp	r3, #32
 80055a8:	d138      	bne.n	800561c <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80055aa:	687b      	ldr	r3, [r7, #4]
 80055ac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80055b0:	2b01      	cmp	r3, #1
 80055b2:	d101      	bne.n	80055b8 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 80055b4:	2302      	movs	r3, #2
 80055b6:	e032      	b.n	800561e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 80055b8:	687b      	ldr	r3, [r7, #4]
 80055ba:	2201      	movs	r2, #1
 80055bc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80055c0:	687b      	ldr	r3, [r7, #4]
 80055c2:	2224      	movs	r2, #36	@ 0x24
 80055c4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80055c8:	687b      	ldr	r3, [r7, #4]
 80055ca:	681b      	ldr	r3, [r3, #0]
 80055cc:	681a      	ldr	r2, [r3, #0]
 80055ce:	687b      	ldr	r3, [r7, #4]
 80055d0:	681b      	ldr	r3, [r3, #0]
 80055d2:	f022 0201 	bic.w	r2, r2, #1
 80055d6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80055d8:	687b      	ldr	r3, [r7, #4]
 80055da:	681b      	ldr	r3, [r3, #0]
 80055dc:	681a      	ldr	r2, [r3, #0]
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 80055e6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80055e8:	687b      	ldr	r3, [r7, #4]
 80055ea:	681b      	ldr	r3, [r3, #0]
 80055ec:	6819      	ldr	r1, [r3, #0]
 80055ee:	687b      	ldr	r3, [r7, #4]
 80055f0:	681b      	ldr	r3, [r3, #0]
 80055f2:	683a      	ldr	r2, [r7, #0]
 80055f4:	430a      	orrs	r2, r1
 80055f6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80055f8:	687b      	ldr	r3, [r7, #4]
 80055fa:	681b      	ldr	r3, [r3, #0]
 80055fc:	681a      	ldr	r2, [r3, #0]
 80055fe:	687b      	ldr	r3, [r7, #4]
 8005600:	681b      	ldr	r3, [r3, #0]
 8005602:	f042 0201 	orr.w	r2, r2, #1
 8005606:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005608:	687b      	ldr	r3, [r7, #4]
 800560a:	2220      	movs	r2, #32
 800560c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005610:	687b      	ldr	r3, [r7, #4]
 8005612:	2200      	movs	r2, #0
 8005614:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005618:	2300      	movs	r3, #0
 800561a:	e000      	b.n	800561e <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800561c:	2302      	movs	r3, #2
  }
}
 800561e:	4618      	mov	r0, r3
 8005620:	370c      	adds	r7, #12
 8005622:	46bd      	mov	sp, r7
 8005624:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005628:	4770      	bx	lr

0800562a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800562a:	b480      	push	{r7}
 800562c:	b085      	sub	sp, #20
 800562e:	af00      	add	r7, sp, #0
 8005630:	6078      	str	r0, [r7, #4]
 8005632:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800563a:	b2db      	uxtb	r3, r3
 800563c:	2b20      	cmp	r3, #32
 800563e:	d139      	bne.n	80056b4 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8005640:	687b      	ldr	r3, [r7, #4]
 8005642:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005646:	2b01      	cmp	r3, #1
 8005648:	d101      	bne.n	800564e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800564a:	2302      	movs	r3, #2
 800564c:	e033      	b.n	80056b6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800564e:	687b      	ldr	r3, [r7, #4]
 8005650:	2201      	movs	r2, #1
 8005652:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005656:	687b      	ldr	r3, [r7, #4]
 8005658:	2224      	movs	r2, #36	@ 0x24
 800565a:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800565e:	687b      	ldr	r3, [r7, #4]
 8005660:	681b      	ldr	r3, [r3, #0]
 8005662:	681a      	ldr	r2, [r3, #0]
 8005664:	687b      	ldr	r3, [r7, #4]
 8005666:	681b      	ldr	r3, [r3, #0]
 8005668:	f022 0201 	bic.w	r2, r2, #1
 800566c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800566e:	687b      	ldr	r3, [r7, #4]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8005676:	68fb      	ldr	r3, [r7, #12]
 8005678:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 800567c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800567e:	683b      	ldr	r3, [r7, #0]
 8005680:	021b      	lsls	r3, r3, #8
 8005682:	68fa      	ldr	r2, [r7, #12]
 8005684:	4313      	orrs	r3, r2
 8005686:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8005688:	687b      	ldr	r3, [r7, #4]
 800568a:	681b      	ldr	r3, [r3, #0]
 800568c:	68fa      	ldr	r2, [r7, #12]
 800568e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005690:	687b      	ldr	r3, [r7, #4]
 8005692:	681b      	ldr	r3, [r3, #0]
 8005694:	681a      	ldr	r2, [r3, #0]
 8005696:	687b      	ldr	r3, [r7, #4]
 8005698:	681b      	ldr	r3, [r3, #0]
 800569a:	f042 0201 	orr.w	r2, r2, #1
 800569e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80056a0:	687b      	ldr	r3, [r7, #4]
 80056a2:	2220      	movs	r2, #32
 80056a4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80056a8:	687b      	ldr	r3, [r7, #4]
 80056aa:	2200      	movs	r2, #0
 80056ac:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80056b0:	2300      	movs	r3, #0
 80056b2:	e000      	b.n	80056b6 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 80056b4:	2302      	movs	r3, #2
  }
}
 80056b6:	4618      	mov	r0, r3
 80056b8:	3714      	adds	r7, #20
 80056ba:	46bd      	mov	sp, r7
 80056bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056c0:	4770      	bx	lr
	...

080056c4 <HAL_I2CEx_EnableFastModePlus>:
  * @note  For all I2C4 pins fast mode plus driving capability can be enabled
  *        only by using I2C_FASTMODEPLUS_I2C4 parameter.
  * @retval None
  */
void HAL_I2CEx_EnableFastModePlus(uint32_t ConfigFastModePlus)
{
 80056c4:	b480      	push	{r7}
 80056c6:	b085      	sub	sp, #20
 80056c8:	af00      	add	r7, sp, #0
 80056ca:	6078      	str	r0, [r7, #4]
  /* Check the parameter */
  assert_param(IS_I2C_FASTMODEPLUS(ConfigFastModePlus));

  /* Enable SYSCFG clock */
  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80056cc:	4b0b      	ldr	r3, [pc, #44]	@ (80056fc <HAL_I2CEx_EnableFastModePlus+0x38>)
 80056ce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056d0:	4a0a      	ldr	r2, [pc, #40]	@ (80056fc <HAL_I2CEx_EnableFastModePlus+0x38>)
 80056d2:	f043 0301 	orr.w	r3, r3, #1
 80056d6:	6613      	str	r3, [r2, #96]	@ 0x60
 80056d8:	4b08      	ldr	r3, [pc, #32]	@ (80056fc <HAL_I2CEx_EnableFastModePlus+0x38>)
 80056da:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056dc:	f003 0301 	and.w	r3, r3, #1
 80056e0:	60fb      	str	r3, [r7, #12]
 80056e2:	68fb      	ldr	r3, [r7, #12]

  /* Enable fast mode plus driving capability for selected pin */
  SET_BIT(SYSCFG->CFGR1, (uint32_t)ConfigFastModePlus);
 80056e4:	4b06      	ldr	r3, [pc, #24]	@ (8005700 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 80056e6:	685a      	ldr	r2, [r3, #4]
 80056e8:	4905      	ldr	r1, [pc, #20]	@ (8005700 <HAL_I2CEx_EnableFastModePlus+0x3c>)
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	4313      	orrs	r3, r2
 80056ee:	604b      	str	r3, [r1, #4]
}
 80056f0:	bf00      	nop
 80056f2:	3714      	adds	r7, #20
 80056f4:	46bd      	mov	sp, r7
 80056f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056fa:	4770      	bx	lr
 80056fc:	40021000 	.word	0x40021000
 8005700:	40010000 	.word	0x40010000

08005704 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005704:	b480      	push	{r7}
 8005706:	b085      	sub	sp, #20
 8005708:	af00      	add	r7, sp, #0
 800570a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800570c:	687b      	ldr	r3, [r7, #4]
 800570e:	2b00      	cmp	r3, #0
 8005710:	d141      	bne.n	8005796 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005712:	4b4b      	ldr	r3, [pc, #300]	@ (8005840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005714:	681b      	ldr	r3, [r3, #0]
 8005716:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800571a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800571e:	d131      	bne.n	8005784 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005720:	4b47      	ldr	r3, [pc, #284]	@ (8005840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005722:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005726:	4a46      	ldr	r2, [pc, #280]	@ (8005840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005728:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800572c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005730:	4b43      	ldr	r3, [pc, #268]	@ (8005840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005732:	681b      	ldr	r3, [r3, #0]
 8005734:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005738:	4a41      	ldr	r2, [pc, #260]	@ (8005840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800573a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800573e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005740:	4b40      	ldr	r3, [pc, #256]	@ (8005844 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005742:	681b      	ldr	r3, [r3, #0]
 8005744:	2232      	movs	r2, #50	@ 0x32
 8005746:	fb02 f303 	mul.w	r3, r2, r3
 800574a:	4a3f      	ldr	r2, [pc, #252]	@ (8005848 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800574c:	fba2 2303 	umull	r2, r3, r2, r3
 8005750:	0c9b      	lsrs	r3, r3, #18
 8005752:	3301      	adds	r3, #1
 8005754:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005756:	e002      	b.n	800575e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005758:	68fb      	ldr	r3, [r7, #12]
 800575a:	3b01      	subs	r3, #1
 800575c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800575e:	4b38      	ldr	r3, [pc, #224]	@ (8005840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005760:	695b      	ldr	r3, [r3, #20]
 8005762:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005766:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800576a:	d102      	bne.n	8005772 <HAL_PWREx_ControlVoltageScaling+0x6e>
 800576c:	68fb      	ldr	r3, [r7, #12]
 800576e:	2b00      	cmp	r3, #0
 8005770:	d1f2      	bne.n	8005758 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8005772:	4b33      	ldr	r3, [pc, #204]	@ (8005840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005774:	695b      	ldr	r3, [r3, #20]
 8005776:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800577a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800577e:	d158      	bne.n	8005832 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8005780:	2303      	movs	r3, #3
 8005782:	e057      	b.n	8005834 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005784:	4b2e      	ldr	r3, [pc, #184]	@ (8005840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005786:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800578a:	4a2d      	ldr	r2, [pc, #180]	@ (8005840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800578c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005790:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005794:	e04d      	b.n	8005832 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8005796:	687b      	ldr	r3, [r7, #4]
 8005798:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800579c:	d141      	bne.n	8005822 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 800579e:	4b28      	ldr	r3, [pc, #160]	@ (8005840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80057a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057aa:	d131      	bne.n	8005810 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80057ac:	4b24      	ldr	r3, [pc, #144]	@ (8005840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057ae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80057b2:	4a23      	ldr	r2, [pc, #140]	@ (8005840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057b4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80057b8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80057bc:	4b20      	ldr	r3, [pc, #128]	@ (8005840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057be:	681b      	ldr	r3, [r3, #0]
 80057c0:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80057c4:	4a1e      	ldr	r2, [pc, #120]	@ (8005840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057c6:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80057ca:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80057cc:	4b1d      	ldr	r3, [pc, #116]	@ (8005844 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80057ce:	681b      	ldr	r3, [r3, #0]
 80057d0:	2232      	movs	r2, #50	@ 0x32
 80057d2:	fb02 f303 	mul.w	r3, r2, r3
 80057d6:	4a1c      	ldr	r2, [pc, #112]	@ (8005848 <HAL_PWREx_ControlVoltageScaling+0x144>)
 80057d8:	fba2 2303 	umull	r2, r3, r2, r3
 80057dc:	0c9b      	lsrs	r3, r3, #18
 80057de:	3301      	adds	r3, #1
 80057e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80057e2:	e002      	b.n	80057ea <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 80057e4:	68fb      	ldr	r3, [r7, #12]
 80057e6:	3b01      	subs	r3, #1
 80057e8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80057ea:	4b15      	ldr	r3, [pc, #84]	@ (8005840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80057ec:	695b      	ldr	r3, [r3, #20]
 80057ee:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80057f2:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80057f6:	d102      	bne.n	80057fe <HAL_PWREx_ControlVoltageScaling+0xfa>
 80057f8:	68fb      	ldr	r3, [r7, #12]
 80057fa:	2b00      	cmp	r3, #0
 80057fc:	d1f2      	bne.n	80057e4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80057fe:	4b10      	ldr	r3, [pc, #64]	@ (8005840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005800:	695b      	ldr	r3, [r3, #20]
 8005802:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005806:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800580a:	d112      	bne.n	8005832 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800580c:	2303      	movs	r3, #3
 800580e:	e011      	b.n	8005834 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005810:	4b0b      	ldr	r3, [pc, #44]	@ (8005840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005812:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005816:	4a0a      	ldr	r2, [pc, #40]	@ (8005840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005818:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800581c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005820:	e007      	b.n	8005832 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005822:	4b07      	ldr	r3, [pc, #28]	@ (8005840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800582a:	4a05      	ldr	r2, [pc, #20]	@ (8005840 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800582c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005830:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005832:	2300      	movs	r3, #0
}
 8005834:	4618      	mov	r0, r3
 8005836:	3714      	adds	r7, #20
 8005838:	46bd      	mov	sp, r7
 800583a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800583e:	4770      	bx	lr
 8005840:	40007000 	.word	0x40007000
 8005844:	20000184 	.word	0x20000184
 8005848:	431bde83 	.word	0x431bde83

0800584c <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 800584c:	b480      	push	{r7}
 800584e:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005850:	4b05      	ldr	r3, [pc, #20]	@ (8005868 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005852:	689b      	ldr	r3, [r3, #8]
 8005854:	4a04      	ldr	r2, [pc, #16]	@ (8005868 <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005856:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800585a:	6093      	str	r3, [r2, #8]
}
 800585c:	bf00      	nop
 800585e:	46bd      	mov	sp, r7
 8005860:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005864:	4770      	bx	lr
 8005866:	bf00      	nop
 8005868:	40007000 	.word	0x40007000

0800586c <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800586c:	b580      	push	{r7, lr}
 800586e:	b088      	sub	sp, #32
 8005870:	af00      	add	r7, sp, #0
 8005872:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	2b00      	cmp	r3, #0
 8005878:	d101      	bne.n	800587e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800587a:	2301      	movs	r3, #1
 800587c:	e2fe      	b.n	8005e7c <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800587e:	687b      	ldr	r3, [r7, #4]
 8005880:	681b      	ldr	r3, [r3, #0]
 8005882:	f003 0301 	and.w	r3, r3, #1
 8005886:	2b00      	cmp	r3, #0
 8005888:	d075      	beq.n	8005976 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800588a:	4b97      	ldr	r3, [pc, #604]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 800588c:	689b      	ldr	r3, [r3, #8]
 800588e:	f003 030c 	and.w	r3, r3, #12
 8005892:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005894:	4b94      	ldr	r3, [pc, #592]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 8005896:	68db      	ldr	r3, [r3, #12]
 8005898:	f003 0303 	and.w	r3, r3, #3
 800589c:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 800589e:	69bb      	ldr	r3, [r7, #24]
 80058a0:	2b0c      	cmp	r3, #12
 80058a2:	d102      	bne.n	80058aa <HAL_RCC_OscConfig+0x3e>
 80058a4:	697b      	ldr	r3, [r7, #20]
 80058a6:	2b03      	cmp	r3, #3
 80058a8:	d002      	beq.n	80058b0 <HAL_RCC_OscConfig+0x44>
 80058aa:	69bb      	ldr	r3, [r7, #24]
 80058ac:	2b08      	cmp	r3, #8
 80058ae:	d10b      	bne.n	80058c8 <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80058b0:	4b8d      	ldr	r3, [pc, #564]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 80058b2:	681b      	ldr	r3, [r3, #0]
 80058b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d05b      	beq.n	8005974 <HAL_RCC_OscConfig+0x108>
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	685b      	ldr	r3, [r3, #4]
 80058c0:	2b00      	cmp	r3, #0
 80058c2:	d157      	bne.n	8005974 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80058c4:	2301      	movs	r3, #1
 80058c6:	e2d9      	b.n	8005e7c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80058c8:	687b      	ldr	r3, [r7, #4]
 80058ca:	685b      	ldr	r3, [r3, #4]
 80058cc:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80058d0:	d106      	bne.n	80058e0 <HAL_RCC_OscConfig+0x74>
 80058d2:	4b85      	ldr	r3, [pc, #532]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 80058d4:	681b      	ldr	r3, [r3, #0]
 80058d6:	4a84      	ldr	r2, [pc, #528]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 80058d8:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80058dc:	6013      	str	r3, [r2, #0]
 80058de:	e01d      	b.n	800591c <HAL_RCC_OscConfig+0xb0>
 80058e0:	687b      	ldr	r3, [r7, #4]
 80058e2:	685b      	ldr	r3, [r3, #4]
 80058e4:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80058e8:	d10c      	bne.n	8005904 <HAL_RCC_OscConfig+0x98>
 80058ea:	4b7f      	ldr	r3, [pc, #508]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 80058ec:	681b      	ldr	r3, [r3, #0]
 80058ee:	4a7e      	ldr	r2, [pc, #504]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 80058f0:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80058f4:	6013      	str	r3, [r2, #0]
 80058f6:	4b7c      	ldr	r3, [pc, #496]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 80058f8:	681b      	ldr	r3, [r3, #0]
 80058fa:	4a7b      	ldr	r2, [pc, #492]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 80058fc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8005900:	6013      	str	r3, [r2, #0]
 8005902:	e00b      	b.n	800591c <HAL_RCC_OscConfig+0xb0>
 8005904:	4b78      	ldr	r3, [pc, #480]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	4a77      	ldr	r2, [pc, #476]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 800590a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800590e:	6013      	str	r3, [r2, #0]
 8005910:	4b75      	ldr	r3, [pc, #468]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 8005912:	681b      	ldr	r3, [r3, #0]
 8005914:	4a74      	ldr	r2, [pc, #464]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 8005916:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800591a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 800591c:	687b      	ldr	r3, [r7, #4]
 800591e:	685b      	ldr	r3, [r3, #4]
 8005920:	2b00      	cmp	r3, #0
 8005922:	d013      	beq.n	800594c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005924:	f7fc fc18 	bl	8002158 <HAL_GetTick>
 8005928:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800592a:	e008      	b.n	800593e <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800592c:	f7fc fc14 	bl	8002158 <HAL_GetTick>
 8005930:	4602      	mov	r2, r0
 8005932:	693b      	ldr	r3, [r7, #16]
 8005934:	1ad3      	subs	r3, r2, r3
 8005936:	2b64      	cmp	r3, #100	@ 0x64
 8005938:	d901      	bls.n	800593e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800593a:	2303      	movs	r3, #3
 800593c:	e29e      	b.n	8005e7c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800593e:	4b6a      	ldr	r3, [pc, #424]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005946:	2b00      	cmp	r3, #0
 8005948:	d0f0      	beq.n	800592c <HAL_RCC_OscConfig+0xc0>
 800594a:	e014      	b.n	8005976 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800594c:	f7fc fc04 	bl	8002158 <HAL_GetTick>
 8005950:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005952:	e008      	b.n	8005966 <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005954:	f7fc fc00 	bl	8002158 <HAL_GetTick>
 8005958:	4602      	mov	r2, r0
 800595a:	693b      	ldr	r3, [r7, #16]
 800595c:	1ad3      	subs	r3, r2, r3
 800595e:	2b64      	cmp	r3, #100	@ 0x64
 8005960:	d901      	bls.n	8005966 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005962:	2303      	movs	r3, #3
 8005964:	e28a      	b.n	8005e7c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005966:	4b60      	ldr	r3, [pc, #384]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800596e:	2b00      	cmp	r3, #0
 8005970:	d1f0      	bne.n	8005954 <HAL_RCC_OscConfig+0xe8>
 8005972:	e000      	b.n	8005976 <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005974:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8005976:	687b      	ldr	r3, [r7, #4]
 8005978:	681b      	ldr	r3, [r3, #0]
 800597a:	f003 0302 	and.w	r3, r3, #2
 800597e:	2b00      	cmp	r3, #0
 8005980:	d075      	beq.n	8005a6e <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005982:	4b59      	ldr	r3, [pc, #356]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 8005984:	689b      	ldr	r3, [r3, #8]
 8005986:	f003 030c 	and.w	r3, r3, #12
 800598a:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 800598c:	4b56      	ldr	r3, [pc, #344]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 800598e:	68db      	ldr	r3, [r3, #12]
 8005990:	f003 0303 	and.w	r3, r3, #3
 8005994:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 8005996:	69bb      	ldr	r3, [r7, #24]
 8005998:	2b0c      	cmp	r3, #12
 800599a:	d102      	bne.n	80059a2 <HAL_RCC_OscConfig+0x136>
 800599c:	697b      	ldr	r3, [r7, #20]
 800599e:	2b02      	cmp	r3, #2
 80059a0:	d002      	beq.n	80059a8 <HAL_RCC_OscConfig+0x13c>
 80059a2:	69bb      	ldr	r3, [r7, #24]
 80059a4:	2b04      	cmp	r3, #4
 80059a6:	d11f      	bne.n	80059e8 <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80059a8:	4b4f      	ldr	r3, [pc, #316]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d005      	beq.n	80059c0 <HAL_RCC_OscConfig+0x154>
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	2b00      	cmp	r3, #0
 80059ba:	d101      	bne.n	80059c0 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80059bc:	2301      	movs	r3, #1
 80059be:	e25d      	b.n	8005e7c <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80059c0:	4b49      	ldr	r3, [pc, #292]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 80059c2:	685b      	ldr	r3, [r3, #4]
 80059c4:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80059c8:	687b      	ldr	r3, [r7, #4]
 80059ca:	691b      	ldr	r3, [r3, #16]
 80059cc:	061b      	lsls	r3, r3, #24
 80059ce:	4946      	ldr	r1, [pc, #280]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 80059d0:	4313      	orrs	r3, r2
 80059d2:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80059d4:	4b45      	ldr	r3, [pc, #276]	@ (8005aec <HAL_RCC_OscConfig+0x280>)
 80059d6:	681b      	ldr	r3, [r3, #0]
 80059d8:	4618      	mov	r0, r3
 80059da:	f7fc fb71 	bl	80020c0 <HAL_InitTick>
 80059de:	4603      	mov	r3, r0
 80059e0:	2b00      	cmp	r3, #0
 80059e2:	d043      	beq.n	8005a6c <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80059e4:	2301      	movs	r3, #1
 80059e6:	e249      	b.n	8005e7c <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80059e8:	687b      	ldr	r3, [r7, #4]
 80059ea:	68db      	ldr	r3, [r3, #12]
 80059ec:	2b00      	cmp	r3, #0
 80059ee:	d023      	beq.n	8005a38 <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80059f0:	4b3d      	ldr	r3, [pc, #244]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 80059f2:	681b      	ldr	r3, [r3, #0]
 80059f4:	4a3c      	ldr	r2, [pc, #240]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 80059f6:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80059fa:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80059fc:	f7fc fbac 	bl	8002158 <HAL_GetTick>
 8005a00:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a02:	e008      	b.n	8005a16 <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a04:	f7fc fba8 	bl	8002158 <HAL_GetTick>
 8005a08:	4602      	mov	r2, r0
 8005a0a:	693b      	ldr	r3, [r7, #16]
 8005a0c:	1ad3      	subs	r3, r2, r3
 8005a0e:	2b02      	cmp	r3, #2
 8005a10:	d901      	bls.n	8005a16 <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005a12:	2303      	movs	r3, #3
 8005a14:	e232      	b.n	8005e7c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005a16:	4b34      	ldr	r3, [pc, #208]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 8005a18:	681b      	ldr	r3, [r3, #0]
 8005a1a:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a1e:	2b00      	cmp	r3, #0
 8005a20:	d0f0      	beq.n	8005a04 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005a22:	4b31      	ldr	r3, [pc, #196]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 8005a24:	685b      	ldr	r3, [r3, #4]
 8005a26:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 8005a2a:	687b      	ldr	r3, [r7, #4]
 8005a2c:	691b      	ldr	r3, [r3, #16]
 8005a2e:	061b      	lsls	r3, r3, #24
 8005a30:	492d      	ldr	r1, [pc, #180]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 8005a32:	4313      	orrs	r3, r2
 8005a34:	604b      	str	r3, [r1, #4]
 8005a36:	e01a      	b.n	8005a6e <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8005a38:	4b2b      	ldr	r3, [pc, #172]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 8005a3a:	681b      	ldr	r3, [r3, #0]
 8005a3c:	4a2a      	ldr	r2, [pc, #168]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 8005a3e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005a42:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005a44:	f7fc fb88 	bl	8002158 <HAL_GetTick>
 8005a48:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005a4a:	e008      	b.n	8005a5e <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005a4c:	f7fc fb84 	bl	8002158 <HAL_GetTick>
 8005a50:	4602      	mov	r2, r0
 8005a52:	693b      	ldr	r3, [r7, #16]
 8005a54:	1ad3      	subs	r3, r2, r3
 8005a56:	2b02      	cmp	r3, #2
 8005a58:	d901      	bls.n	8005a5e <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 8005a5a:	2303      	movs	r3, #3
 8005a5c:	e20e      	b.n	8005e7c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005a5e:	4b22      	ldr	r3, [pc, #136]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 8005a60:	681b      	ldr	r3, [r3, #0]
 8005a62:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005a66:	2b00      	cmp	r3, #0
 8005a68:	d1f0      	bne.n	8005a4c <HAL_RCC_OscConfig+0x1e0>
 8005a6a:	e000      	b.n	8005a6e <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005a6c:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005a6e:	687b      	ldr	r3, [r7, #4]
 8005a70:	681b      	ldr	r3, [r3, #0]
 8005a72:	f003 0308 	and.w	r3, r3, #8
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d041      	beq.n	8005afe <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8005a7a:	687b      	ldr	r3, [r7, #4]
 8005a7c:	695b      	ldr	r3, [r3, #20]
 8005a7e:	2b00      	cmp	r3, #0
 8005a80:	d01c      	beq.n	8005abc <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005a82:	4b19      	ldr	r3, [pc, #100]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 8005a84:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005a88:	4a17      	ldr	r2, [pc, #92]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 8005a8a:	f043 0301 	orr.w	r3, r3, #1
 8005a8e:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005a92:	f7fc fb61 	bl	8002158 <HAL_GetTick>
 8005a96:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005a98:	e008      	b.n	8005aac <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005a9a:	f7fc fb5d 	bl	8002158 <HAL_GetTick>
 8005a9e:	4602      	mov	r2, r0
 8005aa0:	693b      	ldr	r3, [r7, #16]
 8005aa2:	1ad3      	subs	r3, r2, r3
 8005aa4:	2b02      	cmp	r3, #2
 8005aa6:	d901      	bls.n	8005aac <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 8005aa8:	2303      	movs	r3, #3
 8005aaa:	e1e7      	b.n	8005e7c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8005aac:	4b0e      	ldr	r3, [pc, #56]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 8005aae:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ab2:	f003 0302 	and.w	r3, r3, #2
 8005ab6:	2b00      	cmp	r3, #0
 8005ab8:	d0ef      	beq.n	8005a9a <HAL_RCC_OscConfig+0x22e>
 8005aba:	e020      	b.n	8005afe <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8005abc:	4b0a      	ldr	r3, [pc, #40]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 8005abe:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005ac2:	4a09      	ldr	r2, [pc, #36]	@ (8005ae8 <HAL_RCC_OscConfig+0x27c>)
 8005ac4:	f023 0301 	bic.w	r3, r3, #1
 8005ac8:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005acc:	f7fc fb44 	bl	8002158 <HAL_GetTick>
 8005ad0:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005ad2:	e00d      	b.n	8005af0 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8005ad4:	f7fc fb40 	bl	8002158 <HAL_GetTick>
 8005ad8:	4602      	mov	r2, r0
 8005ada:	693b      	ldr	r3, [r7, #16]
 8005adc:	1ad3      	subs	r3, r2, r3
 8005ade:	2b02      	cmp	r3, #2
 8005ae0:	d906      	bls.n	8005af0 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8005ae2:	2303      	movs	r3, #3
 8005ae4:	e1ca      	b.n	8005e7c <HAL_RCC_OscConfig+0x610>
 8005ae6:	bf00      	nop
 8005ae8:	40021000 	.word	0x40021000
 8005aec:	20000188 	.word	0x20000188
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8005af0:	4b8c      	ldr	r3, [pc, #560]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005af2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8005af6:	f003 0302 	and.w	r3, r3, #2
 8005afa:	2b00      	cmp	r3, #0
 8005afc:	d1ea      	bne.n	8005ad4 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8005afe:	687b      	ldr	r3, [r7, #4]
 8005b00:	681b      	ldr	r3, [r3, #0]
 8005b02:	f003 0304 	and.w	r3, r3, #4
 8005b06:	2b00      	cmp	r3, #0
 8005b08:	f000 80a6 	beq.w	8005c58 <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005b0c:	2300      	movs	r3, #0
 8005b0e:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005b10:	4b84      	ldr	r3, [pc, #528]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005b12:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b14:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b18:	2b00      	cmp	r3, #0
 8005b1a:	d101      	bne.n	8005b20 <HAL_RCC_OscConfig+0x2b4>
 8005b1c:	2301      	movs	r3, #1
 8005b1e:	e000      	b.n	8005b22 <HAL_RCC_OscConfig+0x2b6>
 8005b20:	2300      	movs	r3, #0
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	d00d      	beq.n	8005b42 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005b26:	4b7f      	ldr	r3, [pc, #508]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005b28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b2a:	4a7e      	ldr	r2, [pc, #504]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005b2c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005b30:	6593      	str	r3, [r2, #88]	@ 0x58
 8005b32:	4b7c      	ldr	r3, [pc, #496]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005b34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b36:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005b3a:	60fb      	str	r3, [r7, #12]
 8005b3c:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005b3e:	2301      	movs	r3, #1
 8005b40:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b42:	4b79      	ldr	r3, [pc, #484]	@ (8005d28 <HAL_RCC_OscConfig+0x4bc>)
 8005b44:	681b      	ldr	r3, [r3, #0]
 8005b46:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b4a:	2b00      	cmp	r3, #0
 8005b4c:	d118      	bne.n	8005b80 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005b4e:	4b76      	ldr	r3, [pc, #472]	@ (8005d28 <HAL_RCC_OscConfig+0x4bc>)
 8005b50:	681b      	ldr	r3, [r3, #0]
 8005b52:	4a75      	ldr	r2, [pc, #468]	@ (8005d28 <HAL_RCC_OscConfig+0x4bc>)
 8005b54:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005b58:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005b5a:	f7fc fafd 	bl	8002158 <HAL_GetTick>
 8005b5e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b60:	e008      	b.n	8005b74 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005b62:	f7fc faf9 	bl	8002158 <HAL_GetTick>
 8005b66:	4602      	mov	r2, r0
 8005b68:	693b      	ldr	r3, [r7, #16]
 8005b6a:	1ad3      	subs	r3, r2, r3
 8005b6c:	2b02      	cmp	r3, #2
 8005b6e:	d901      	bls.n	8005b74 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005b70:	2303      	movs	r3, #3
 8005b72:	e183      	b.n	8005e7c <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005b74:	4b6c      	ldr	r3, [pc, #432]	@ (8005d28 <HAL_RCC_OscConfig+0x4bc>)
 8005b76:	681b      	ldr	r3, [r3, #0]
 8005b78:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005b7c:	2b00      	cmp	r3, #0
 8005b7e:	d0f0      	beq.n	8005b62 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005b80:	687b      	ldr	r3, [r7, #4]
 8005b82:	689b      	ldr	r3, [r3, #8]
 8005b84:	2b01      	cmp	r3, #1
 8005b86:	d108      	bne.n	8005b9a <HAL_RCC_OscConfig+0x32e>
 8005b88:	4b66      	ldr	r3, [pc, #408]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005b8a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b8e:	4a65      	ldr	r2, [pc, #404]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005b90:	f043 0301 	orr.w	r3, r3, #1
 8005b94:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005b98:	e024      	b.n	8005be4 <HAL_RCC_OscConfig+0x378>
 8005b9a:	687b      	ldr	r3, [r7, #4]
 8005b9c:	689b      	ldr	r3, [r3, #8]
 8005b9e:	2b05      	cmp	r3, #5
 8005ba0:	d110      	bne.n	8005bc4 <HAL_RCC_OscConfig+0x358>
 8005ba2:	4b60      	ldr	r3, [pc, #384]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005ba4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ba8:	4a5e      	ldr	r2, [pc, #376]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005baa:	f043 0304 	orr.w	r3, r3, #4
 8005bae:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005bb2:	4b5c      	ldr	r3, [pc, #368]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005bb4:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bb8:	4a5a      	ldr	r2, [pc, #360]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005bba:	f043 0301 	orr.w	r3, r3, #1
 8005bbe:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005bc2:	e00f      	b.n	8005be4 <HAL_RCC_OscConfig+0x378>
 8005bc4:	4b57      	ldr	r3, [pc, #348]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005bc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bca:	4a56      	ldr	r2, [pc, #344]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005bcc:	f023 0301 	bic.w	r3, r3, #1
 8005bd0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005bd4:	4b53      	ldr	r3, [pc, #332]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005bd6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005bda:	4a52      	ldr	r2, [pc, #328]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005bdc:	f023 0304 	bic.w	r3, r3, #4
 8005be0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005be4:	687b      	ldr	r3, [r7, #4]
 8005be6:	689b      	ldr	r3, [r3, #8]
 8005be8:	2b00      	cmp	r3, #0
 8005bea:	d016      	beq.n	8005c1a <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005bec:	f7fc fab4 	bl	8002158 <HAL_GetTick>
 8005bf0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005bf2:	e00a      	b.n	8005c0a <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005bf4:	f7fc fab0 	bl	8002158 <HAL_GetTick>
 8005bf8:	4602      	mov	r2, r0
 8005bfa:	693b      	ldr	r3, [r7, #16]
 8005bfc:	1ad3      	subs	r3, r2, r3
 8005bfe:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c02:	4293      	cmp	r3, r2
 8005c04:	d901      	bls.n	8005c0a <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005c06:	2303      	movs	r3, #3
 8005c08:	e138      	b.n	8005e7c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005c0a:	4b46      	ldr	r3, [pc, #280]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005c0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c10:	f003 0302 	and.w	r3, r3, #2
 8005c14:	2b00      	cmp	r3, #0
 8005c16:	d0ed      	beq.n	8005bf4 <HAL_RCC_OscConfig+0x388>
 8005c18:	e015      	b.n	8005c46 <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c1a:	f7fc fa9d 	bl	8002158 <HAL_GetTick>
 8005c1e:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005c20:	e00a      	b.n	8005c38 <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005c22:	f7fc fa99 	bl	8002158 <HAL_GetTick>
 8005c26:	4602      	mov	r2, r0
 8005c28:	693b      	ldr	r3, [r7, #16]
 8005c2a:	1ad3      	subs	r3, r2, r3
 8005c2c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005c30:	4293      	cmp	r3, r2
 8005c32:	d901      	bls.n	8005c38 <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005c34:	2303      	movs	r3, #3
 8005c36:	e121      	b.n	8005e7c <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005c38:	4b3a      	ldr	r3, [pc, #232]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005c3a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005c3e:	f003 0302 	and.w	r3, r3, #2
 8005c42:	2b00      	cmp	r3, #0
 8005c44:	d1ed      	bne.n	8005c22 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005c46:	7ffb      	ldrb	r3, [r7, #31]
 8005c48:	2b01      	cmp	r3, #1
 8005c4a:	d105      	bne.n	8005c58 <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005c4c:	4b35      	ldr	r3, [pc, #212]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005c4e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005c50:	4a34      	ldr	r2, [pc, #208]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005c52:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005c56:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	681b      	ldr	r3, [r3, #0]
 8005c5c:	f003 0320 	and.w	r3, r3, #32
 8005c60:	2b00      	cmp	r3, #0
 8005c62:	d03c      	beq.n	8005cde <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	699b      	ldr	r3, [r3, #24]
 8005c68:	2b00      	cmp	r3, #0
 8005c6a:	d01c      	beq.n	8005ca6 <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005c6c:	4b2d      	ldr	r3, [pc, #180]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005c6e:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c72:	4a2c      	ldr	r2, [pc, #176]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005c74:	f043 0301 	orr.w	r3, r3, #1
 8005c78:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005c7c:	f7fc fa6c 	bl	8002158 <HAL_GetTick>
 8005c80:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005c82:	e008      	b.n	8005c96 <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005c84:	f7fc fa68 	bl	8002158 <HAL_GetTick>
 8005c88:	4602      	mov	r2, r0
 8005c8a:	693b      	ldr	r3, [r7, #16]
 8005c8c:	1ad3      	subs	r3, r2, r3
 8005c8e:	2b02      	cmp	r3, #2
 8005c90:	d901      	bls.n	8005c96 <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005c92:	2303      	movs	r3, #3
 8005c94:	e0f2      	b.n	8005e7c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005c96:	4b23      	ldr	r3, [pc, #140]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005c98:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005c9c:	f003 0302 	and.w	r3, r3, #2
 8005ca0:	2b00      	cmp	r3, #0
 8005ca2:	d0ef      	beq.n	8005c84 <HAL_RCC_OscConfig+0x418>
 8005ca4:	e01b      	b.n	8005cde <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005ca6:	4b1f      	ldr	r3, [pc, #124]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005ca8:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005cac:	4a1d      	ldr	r2, [pc, #116]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005cae:	f023 0301 	bic.w	r3, r3, #1
 8005cb2:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005cb6:	f7fc fa4f 	bl	8002158 <HAL_GetTick>
 8005cba:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005cbc:	e008      	b.n	8005cd0 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005cbe:	f7fc fa4b 	bl	8002158 <HAL_GetTick>
 8005cc2:	4602      	mov	r2, r0
 8005cc4:	693b      	ldr	r3, [r7, #16]
 8005cc6:	1ad3      	subs	r3, r2, r3
 8005cc8:	2b02      	cmp	r3, #2
 8005cca:	d901      	bls.n	8005cd0 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005ccc:	2303      	movs	r3, #3
 8005cce:	e0d5      	b.n	8005e7c <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005cd0:	4b14      	ldr	r3, [pc, #80]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005cd2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005cd6:	f003 0302 	and.w	r3, r3, #2
 8005cda:	2b00      	cmp	r3, #0
 8005cdc:	d1ef      	bne.n	8005cbe <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	69db      	ldr	r3, [r3, #28]
 8005ce2:	2b00      	cmp	r3, #0
 8005ce4:	f000 80c9 	beq.w	8005e7a <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005ce8:	4b0e      	ldr	r3, [pc, #56]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005cea:	689b      	ldr	r3, [r3, #8]
 8005cec:	f003 030c 	and.w	r3, r3, #12
 8005cf0:	2b0c      	cmp	r3, #12
 8005cf2:	f000 8083 	beq.w	8005dfc <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	69db      	ldr	r3, [r3, #28]
 8005cfa:	2b02      	cmp	r3, #2
 8005cfc:	d15e      	bne.n	8005dbc <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cfe:	4b09      	ldr	r3, [pc, #36]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005d00:	681b      	ldr	r3, [r3, #0]
 8005d02:	4a08      	ldr	r2, [pc, #32]	@ (8005d24 <HAL_RCC_OscConfig+0x4b8>)
 8005d04:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005d08:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d0a:	f7fc fa25 	bl	8002158 <HAL_GetTick>
 8005d0e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d10:	e00c      	b.n	8005d2c <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d12:	f7fc fa21 	bl	8002158 <HAL_GetTick>
 8005d16:	4602      	mov	r2, r0
 8005d18:	693b      	ldr	r3, [r7, #16]
 8005d1a:	1ad3      	subs	r3, r2, r3
 8005d1c:	2b02      	cmp	r3, #2
 8005d1e:	d905      	bls.n	8005d2c <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005d20:	2303      	movs	r3, #3
 8005d22:	e0ab      	b.n	8005e7c <HAL_RCC_OscConfig+0x610>
 8005d24:	40021000 	.word	0x40021000
 8005d28:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005d2c:	4b55      	ldr	r3, [pc, #340]	@ (8005e84 <HAL_RCC_OscConfig+0x618>)
 8005d2e:	681b      	ldr	r3, [r3, #0]
 8005d30:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005d34:	2b00      	cmp	r3, #0
 8005d36:	d1ec      	bne.n	8005d12 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005d38:	4b52      	ldr	r3, [pc, #328]	@ (8005e84 <HAL_RCC_OscConfig+0x618>)
 8005d3a:	68da      	ldr	r2, [r3, #12]
 8005d3c:	4b52      	ldr	r3, [pc, #328]	@ (8005e88 <HAL_RCC_OscConfig+0x61c>)
 8005d3e:	4013      	ands	r3, r2
 8005d40:	687a      	ldr	r2, [r7, #4]
 8005d42:	6a11      	ldr	r1, [r2, #32]
 8005d44:	687a      	ldr	r2, [r7, #4]
 8005d46:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005d48:	3a01      	subs	r2, #1
 8005d4a:	0112      	lsls	r2, r2, #4
 8005d4c:	4311      	orrs	r1, r2
 8005d4e:	687a      	ldr	r2, [r7, #4]
 8005d50:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005d52:	0212      	lsls	r2, r2, #8
 8005d54:	4311      	orrs	r1, r2
 8005d56:	687a      	ldr	r2, [r7, #4]
 8005d58:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005d5a:	0852      	lsrs	r2, r2, #1
 8005d5c:	3a01      	subs	r2, #1
 8005d5e:	0552      	lsls	r2, r2, #21
 8005d60:	4311      	orrs	r1, r2
 8005d62:	687a      	ldr	r2, [r7, #4]
 8005d64:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005d66:	0852      	lsrs	r2, r2, #1
 8005d68:	3a01      	subs	r2, #1
 8005d6a:	0652      	lsls	r2, r2, #25
 8005d6c:	4311      	orrs	r1, r2
 8005d6e:	687a      	ldr	r2, [r7, #4]
 8005d70:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005d72:	06d2      	lsls	r2, r2, #27
 8005d74:	430a      	orrs	r2, r1
 8005d76:	4943      	ldr	r1, [pc, #268]	@ (8005e84 <HAL_RCC_OscConfig+0x618>)
 8005d78:	4313      	orrs	r3, r2
 8005d7a:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005d7c:	4b41      	ldr	r3, [pc, #260]	@ (8005e84 <HAL_RCC_OscConfig+0x618>)
 8005d7e:	681b      	ldr	r3, [r3, #0]
 8005d80:	4a40      	ldr	r2, [pc, #256]	@ (8005e84 <HAL_RCC_OscConfig+0x618>)
 8005d82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005d86:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005d88:	4b3e      	ldr	r3, [pc, #248]	@ (8005e84 <HAL_RCC_OscConfig+0x618>)
 8005d8a:	68db      	ldr	r3, [r3, #12]
 8005d8c:	4a3d      	ldr	r2, [pc, #244]	@ (8005e84 <HAL_RCC_OscConfig+0x618>)
 8005d8e:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005d92:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005d94:	f7fc f9e0 	bl	8002158 <HAL_GetTick>
 8005d98:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005d9a:	e008      	b.n	8005dae <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005d9c:	f7fc f9dc 	bl	8002158 <HAL_GetTick>
 8005da0:	4602      	mov	r2, r0
 8005da2:	693b      	ldr	r3, [r7, #16]
 8005da4:	1ad3      	subs	r3, r2, r3
 8005da6:	2b02      	cmp	r3, #2
 8005da8:	d901      	bls.n	8005dae <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005daa:	2303      	movs	r3, #3
 8005dac:	e066      	b.n	8005e7c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005dae:	4b35      	ldr	r3, [pc, #212]	@ (8005e84 <HAL_RCC_OscConfig+0x618>)
 8005db0:	681b      	ldr	r3, [r3, #0]
 8005db2:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005db6:	2b00      	cmp	r3, #0
 8005db8:	d0f0      	beq.n	8005d9c <HAL_RCC_OscConfig+0x530>
 8005dba:	e05e      	b.n	8005e7a <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005dbc:	4b31      	ldr	r3, [pc, #196]	@ (8005e84 <HAL_RCC_OscConfig+0x618>)
 8005dbe:	681b      	ldr	r3, [r3, #0]
 8005dc0:	4a30      	ldr	r2, [pc, #192]	@ (8005e84 <HAL_RCC_OscConfig+0x618>)
 8005dc2:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005dc6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005dc8:	f7fc f9c6 	bl	8002158 <HAL_GetTick>
 8005dcc:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005dce:	e008      	b.n	8005de2 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005dd0:	f7fc f9c2 	bl	8002158 <HAL_GetTick>
 8005dd4:	4602      	mov	r2, r0
 8005dd6:	693b      	ldr	r3, [r7, #16]
 8005dd8:	1ad3      	subs	r3, r2, r3
 8005dda:	2b02      	cmp	r3, #2
 8005ddc:	d901      	bls.n	8005de2 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8005dde:	2303      	movs	r3, #3
 8005de0:	e04c      	b.n	8005e7c <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005de2:	4b28      	ldr	r3, [pc, #160]	@ (8005e84 <HAL_RCC_OscConfig+0x618>)
 8005de4:	681b      	ldr	r3, [r3, #0]
 8005de6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005dea:	2b00      	cmp	r3, #0
 8005dec:	d1f0      	bne.n	8005dd0 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005dee:	4b25      	ldr	r3, [pc, #148]	@ (8005e84 <HAL_RCC_OscConfig+0x618>)
 8005df0:	68da      	ldr	r2, [r3, #12]
 8005df2:	4924      	ldr	r1, [pc, #144]	@ (8005e84 <HAL_RCC_OscConfig+0x618>)
 8005df4:	4b25      	ldr	r3, [pc, #148]	@ (8005e8c <HAL_RCC_OscConfig+0x620>)
 8005df6:	4013      	ands	r3, r2
 8005df8:	60cb      	str	r3, [r1, #12]
 8005dfa:	e03e      	b.n	8005e7a <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005dfc:	687b      	ldr	r3, [r7, #4]
 8005dfe:	69db      	ldr	r3, [r3, #28]
 8005e00:	2b01      	cmp	r3, #1
 8005e02:	d101      	bne.n	8005e08 <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005e04:	2301      	movs	r3, #1
 8005e06:	e039      	b.n	8005e7c <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005e08:	4b1e      	ldr	r3, [pc, #120]	@ (8005e84 <HAL_RCC_OscConfig+0x618>)
 8005e0a:	68db      	ldr	r3, [r3, #12]
 8005e0c:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e0e:	697b      	ldr	r3, [r7, #20]
 8005e10:	f003 0203 	and.w	r2, r3, #3
 8005e14:	687b      	ldr	r3, [r7, #4]
 8005e16:	6a1b      	ldr	r3, [r3, #32]
 8005e18:	429a      	cmp	r2, r3
 8005e1a:	d12c      	bne.n	8005e76 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005e1c:	697b      	ldr	r3, [r7, #20]
 8005e1e:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005e22:	687b      	ldr	r3, [r7, #4]
 8005e24:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005e26:	3b01      	subs	r3, #1
 8005e28:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005e2a:	429a      	cmp	r2, r3
 8005e2c:	d123      	bne.n	8005e76 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e2e:	697b      	ldr	r3, [r7, #20]
 8005e30:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005e38:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005e3a:	429a      	cmp	r2, r3
 8005e3c:	d11b      	bne.n	8005e76 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005e3e:	697b      	ldr	r3, [r7, #20]
 8005e40:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005e44:	687b      	ldr	r3, [r7, #4]
 8005e46:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005e48:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005e4a:	429a      	cmp	r2, r3
 8005e4c:	d113      	bne.n	8005e76 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e4e:	697b      	ldr	r3, [r7, #20]
 8005e50:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005e58:	085b      	lsrs	r3, r3, #1
 8005e5a:	3b01      	subs	r3, #1
 8005e5c:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005e5e:	429a      	cmp	r2, r3
 8005e60:	d109      	bne.n	8005e76 <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005e62:	697b      	ldr	r3, [r7, #20]
 8005e64:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005e6c:	085b      	lsrs	r3, r3, #1
 8005e6e:	3b01      	subs	r3, #1
 8005e70:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005e72:	429a      	cmp	r2, r3
 8005e74:	d001      	beq.n	8005e7a <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005e76:	2301      	movs	r3, #1
 8005e78:	e000      	b.n	8005e7c <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005e7a:	2300      	movs	r3, #0
}
 8005e7c:	4618      	mov	r0, r3
 8005e7e:	3720      	adds	r7, #32
 8005e80:	46bd      	mov	sp, r7
 8005e82:	bd80      	pop	{r7, pc}
 8005e84:	40021000 	.word	0x40021000
 8005e88:	019f800c 	.word	0x019f800c
 8005e8c:	feeefffc 	.word	0xfeeefffc

08005e90 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005e90:	b580      	push	{r7, lr}
 8005e92:	b086      	sub	sp, #24
 8005e94:	af00      	add	r7, sp, #0
 8005e96:	6078      	str	r0, [r7, #4]
 8005e98:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005e9a:	2300      	movs	r3, #0
 8005e9c:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005e9e:	687b      	ldr	r3, [r7, #4]
 8005ea0:	2b00      	cmp	r3, #0
 8005ea2:	d101      	bne.n	8005ea8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005ea4:	2301      	movs	r3, #1
 8005ea6:	e11e      	b.n	80060e6 <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005ea8:	4b91      	ldr	r3, [pc, #580]	@ (80060f0 <HAL_RCC_ClockConfig+0x260>)
 8005eaa:	681b      	ldr	r3, [r3, #0]
 8005eac:	f003 030f 	and.w	r3, r3, #15
 8005eb0:	683a      	ldr	r2, [r7, #0]
 8005eb2:	429a      	cmp	r2, r3
 8005eb4:	d910      	bls.n	8005ed8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005eb6:	4b8e      	ldr	r3, [pc, #568]	@ (80060f0 <HAL_RCC_ClockConfig+0x260>)
 8005eb8:	681b      	ldr	r3, [r3, #0]
 8005eba:	f023 020f 	bic.w	r2, r3, #15
 8005ebe:	498c      	ldr	r1, [pc, #560]	@ (80060f0 <HAL_RCC_ClockConfig+0x260>)
 8005ec0:	683b      	ldr	r3, [r7, #0]
 8005ec2:	4313      	orrs	r3, r2
 8005ec4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005ec6:	4b8a      	ldr	r3, [pc, #552]	@ (80060f0 <HAL_RCC_ClockConfig+0x260>)
 8005ec8:	681b      	ldr	r3, [r3, #0]
 8005eca:	f003 030f 	and.w	r3, r3, #15
 8005ece:	683a      	ldr	r2, [r7, #0]
 8005ed0:	429a      	cmp	r2, r3
 8005ed2:	d001      	beq.n	8005ed8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005ed4:	2301      	movs	r3, #1
 8005ed6:	e106      	b.n	80060e6 <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005ed8:	687b      	ldr	r3, [r7, #4]
 8005eda:	681b      	ldr	r3, [r3, #0]
 8005edc:	f003 0301 	and.w	r3, r3, #1
 8005ee0:	2b00      	cmp	r3, #0
 8005ee2:	d073      	beq.n	8005fcc <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	685b      	ldr	r3, [r3, #4]
 8005ee8:	2b03      	cmp	r3, #3
 8005eea:	d129      	bne.n	8005f40 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005eec:	4b81      	ldr	r3, [pc, #516]	@ (80060f4 <HAL_RCC_ClockConfig+0x264>)
 8005eee:	681b      	ldr	r3, [r3, #0]
 8005ef0:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005ef4:	2b00      	cmp	r3, #0
 8005ef6:	d101      	bne.n	8005efc <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005ef8:	2301      	movs	r3, #1
 8005efa:	e0f4      	b.n	80060e6 <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005efc:	f000 f99e 	bl	800623c <RCC_GetSysClockFreqFromPLLSource>
 8005f00:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005f02:	693b      	ldr	r3, [r7, #16]
 8005f04:	4a7c      	ldr	r2, [pc, #496]	@ (80060f8 <HAL_RCC_ClockConfig+0x268>)
 8005f06:	4293      	cmp	r3, r2
 8005f08:	d93f      	bls.n	8005f8a <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005f0a:	4b7a      	ldr	r3, [pc, #488]	@ (80060f4 <HAL_RCC_ClockConfig+0x264>)
 8005f0c:	689b      	ldr	r3, [r3, #8]
 8005f0e:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005f12:	2b00      	cmp	r3, #0
 8005f14:	d009      	beq.n	8005f2a <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005f16:	687b      	ldr	r3, [r7, #4]
 8005f18:	681b      	ldr	r3, [r3, #0]
 8005f1a:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d033      	beq.n	8005f8a <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005f22:	687b      	ldr	r3, [r7, #4]
 8005f24:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005f26:	2b00      	cmp	r3, #0
 8005f28:	d12f      	bne.n	8005f8a <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005f2a:	4b72      	ldr	r3, [pc, #456]	@ (80060f4 <HAL_RCC_ClockConfig+0x264>)
 8005f2c:	689b      	ldr	r3, [r3, #8]
 8005f2e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f32:	4a70      	ldr	r2, [pc, #448]	@ (80060f4 <HAL_RCC_ClockConfig+0x264>)
 8005f34:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f38:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005f3a:	2380      	movs	r3, #128	@ 0x80
 8005f3c:	617b      	str	r3, [r7, #20]
 8005f3e:	e024      	b.n	8005f8a <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005f40:	687b      	ldr	r3, [r7, #4]
 8005f42:	685b      	ldr	r3, [r3, #4]
 8005f44:	2b02      	cmp	r3, #2
 8005f46:	d107      	bne.n	8005f58 <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005f48:	4b6a      	ldr	r3, [pc, #424]	@ (80060f4 <HAL_RCC_ClockConfig+0x264>)
 8005f4a:	681b      	ldr	r3, [r3, #0]
 8005f4c:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005f50:	2b00      	cmp	r3, #0
 8005f52:	d109      	bne.n	8005f68 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005f54:	2301      	movs	r3, #1
 8005f56:	e0c6      	b.n	80060e6 <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005f58:	4b66      	ldr	r3, [pc, #408]	@ (80060f4 <HAL_RCC_ClockConfig+0x264>)
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005f60:	2b00      	cmp	r3, #0
 8005f62:	d101      	bne.n	8005f68 <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005f64:	2301      	movs	r3, #1
 8005f66:	e0be      	b.n	80060e6 <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005f68:	f000 f8ce 	bl	8006108 <HAL_RCC_GetSysClockFreq>
 8005f6c:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005f6e:	693b      	ldr	r3, [r7, #16]
 8005f70:	4a61      	ldr	r2, [pc, #388]	@ (80060f8 <HAL_RCC_ClockConfig+0x268>)
 8005f72:	4293      	cmp	r3, r2
 8005f74:	d909      	bls.n	8005f8a <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005f76:	4b5f      	ldr	r3, [pc, #380]	@ (80060f4 <HAL_RCC_ClockConfig+0x264>)
 8005f78:	689b      	ldr	r3, [r3, #8]
 8005f7a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f7e:	4a5d      	ldr	r2, [pc, #372]	@ (80060f4 <HAL_RCC_ClockConfig+0x264>)
 8005f80:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005f84:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005f86:	2380      	movs	r3, #128	@ 0x80
 8005f88:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005f8a:	4b5a      	ldr	r3, [pc, #360]	@ (80060f4 <HAL_RCC_ClockConfig+0x264>)
 8005f8c:	689b      	ldr	r3, [r3, #8]
 8005f8e:	f023 0203 	bic.w	r2, r3, #3
 8005f92:	687b      	ldr	r3, [r7, #4]
 8005f94:	685b      	ldr	r3, [r3, #4]
 8005f96:	4957      	ldr	r1, [pc, #348]	@ (80060f4 <HAL_RCC_ClockConfig+0x264>)
 8005f98:	4313      	orrs	r3, r2
 8005f9a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005f9c:	f7fc f8dc 	bl	8002158 <HAL_GetTick>
 8005fa0:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fa2:	e00a      	b.n	8005fba <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005fa4:	f7fc f8d8 	bl	8002158 <HAL_GetTick>
 8005fa8:	4602      	mov	r2, r0
 8005faa:	68fb      	ldr	r3, [r7, #12]
 8005fac:	1ad3      	subs	r3, r2, r3
 8005fae:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005fb2:	4293      	cmp	r3, r2
 8005fb4:	d901      	bls.n	8005fba <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005fb6:	2303      	movs	r3, #3
 8005fb8:	e095      	b.n	80060e6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005fba:	4b4e      	ldr	r3, [pc, #312]	@ (80060f4 <HAL_RCC_ClockConfig+0x264>)
 8005fbc:	689b      	ldr	r3, [r3, #8]
 8005fbe:	f003 020c 	and.w	r2, r3, #12
 8005fc2:	687b      	ldr	r3, [r7, #4]
 8005fc4:	685b      	ldr	r3, [r3, #4]
 8005fc6:	009b      	lsls	r3, r3, #2
 8005fc8:	429a      	cmp	r2, r3
 8005fca:	d1eb      	bne.n	8005fa4 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005fcc:	687b      	ldr	r3, [r7, #4]
 8005fce:	681b      	ldr	r3, [r3, #0]
 8005fd0:	f003 0302 	and.w	r3, r3, #2
 8005fd4:	2b00      	cmp	r3, #0
 8005fd6:	d023      	beq.n	8006020 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	681b      	ldr	r3, [r3, #0]
 8005fdc:	f003 0304 	and.w	r3, r3, #4
 8005fe0:	2b00      	cmp	r3, #0
 8005fe2:	d005      	beq.n	8005ff0 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005fe4:	4b43      	ldr	r3, [pc, #268]	@ (80060f4 <HAL_RCC_ClockConfig+0x264>)
 8005fe6:	689b      	ldr	r3, [r3, #8]
 8005fe8:	4a42      	ldr	r2, [pc, #264]	@ (80060f4 <HAL_RCC_ClockConfig+0x264>)
 8005fea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005fee:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ff0:	687b      	ldr	r3, [r7, #4]
 8005ff2:	681b      	ldr	r3, [r3, #0]
 8005ff4:	f003 0308 	and.w	r3, r3, #8
 8005ff8:	2b00      	cmp	r3, #0
 8005ffa:	d007      	beq.n	800600c <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005ffc:	4b3d      	ldr	r3, [pc, #244]	@ (80060f4 <HAL_RCC_ClockConfig+0x264>)
 8005ffe:	689b      	ldr	r3, [r3, #8]
 8006000:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8006004:	4a3b      	ldr	r2, [pc, #236]	@ (80060f4 <HAL_RCC_ClockConfig+0x264>)
 8006006:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800600a:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 800600c:	4b39      	ldr	r3, [pc, #228]	@ (80060f4 <HAL_RCC_ClockConfig+0x264>)
 800600e:	689b      	ldr	r3, [r3, #8]
 8006010:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8006014:	687b      	ldr	r3, [r7, #4]
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	4936      	ldr	r1, [pc, #216]	@ (80060f4 <HAL_RCC_ClockConfig+0x264>)
 800601a:	4313      	orrs	r3, r2
 800601c:	608b      	str	r3, [r1, #8]
 800601e:	e008      	b.n	8006032 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8006020:	697b      	ldr	r3, [r7, #20]
 8006022:	2b80      	cmp	r3, #128	@ 0x80
 8006024:	d105      	bne.n	8006032 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8006026:	4b33      	ldr	r3, [pc, #204]	@ (80060f4 <HAL_RCC_ClockConfig+0x264>)
 8006028:	689b      	ldr	r3, [r3, #8]
 800602a:	4a32      	ldr	r2, [pc, #200]	@ (80060f4 <HAL_RCC_ClockConfig+0x264>)
 800602c:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8006030:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006032:	4b2f      	ldr	r3, [pc, #188]	@ (80060f0 <HAL_RCC_ClockConfig+0x260>)
 8006034:	681b      	ldr	r3, [r3, #0]
 8006036:	f003 030f 	and.w	r3, r3, #15
 800603a:	683a      	ldr	r2, [r7, #0]
 800603c:	429a      	cmp	r2, r3
 800603e:	d21d      	bcs.n	800607c <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006040:	4b2b      	ldr	r3, [pc, #172]	@ (80060f0 <HAL_RCC_ClockConfig+0x260>)
 8006042:	681b      	ldr	r3, [r3, #0]
 8006044:	f023 020f 	bic.w	r2, r3, #15
 8006048:	4929      	ldr	r1, [pc, #164]	@ (80060f0 <HAL_RCC_ClockConfig+0x260>)
 800604a:	683b      	ldr	r3, [r7, #0]
 800604c:	4313      	orrs	r3, r2
 800604e:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8006050:	f7fc f882 	bl	8002158 <HAL_GetTick>
 8006054:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006056:	e00a      	b.n	800606e <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006058:	f7fc f87e 	bl	8002158 <HAL_GetTick>
 800605c:	4602      	mov	r2, r0
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	1ad3      	subs	r3, r2, r3
 8006062:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006066:	4293      	cmp	r3, r2
 8006068:	d901      	bls.n	800606e <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 800606a:	2303      	movs	r3, #3
 800606c:	e03b      	b.n	80060e6 <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 800606e:	4b20      	ldr	r3, [pc, #128]	@ (80060f0 <HAL_RCC_ClockConfig+0x260>)
 8006070:	681b      	ldr	r3, [r3, #0]
 8006072:	f003 030f 	and.w	r3, r3, #15
 8006076:	683a      	ldr	r2, [r7, #0]
 8006078:	429a      	cmp	r2, r3
 800607a:	d1ed      	bne.n	8006058 <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800607c:	687b      	ldr	r3, [r7, #4]
 800607e:	681b      	ldr	r3, [r3, #0]
 8006080:	f003 0304 	and.w	r3, r3, #4
 8006084:	2b00      	cmp	r3, #0
 8006086:	d008      	beq.n	800609a <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8006088:	4b1a      	ldr	r3, [pc, #104]	@ (80060f4 <HAL_RCC_ClockConfig+0x264>)
 800608a:	689b      	ldr	r3, [r3, #8]
 800608c:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	68db      	ldr	r3, [r3, #12]
 8006094:	4917      	ldr	r1, [pc, #92]	@ (80060f4 <HAL_RCC_ClockConfig+0x264>)
 8006096:	4313      	orrs	r3, r2
 8006098:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 800609a:	687b      	ldr	r3, [r7, #4]
 800609c:	681b      	ldr	r3, [r3, #0]
 800609e:	f003 0308 	and.w	r3, r3, #8
 80060a2:	2b00      	cmp	r3, #0
 80060a4:	d009      	beq.n	80060ba <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80060a6:	4b13      	ldr	r3, [pc, #76]	@ (80060f4 <HAL_RCC_ClockConfig+0x264>)
 80060a8:	689b      	ldr	r3, [r3, #8]
 80060aa:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	691b      	ldr	r3, [r3, #16]
 80060b2:	00db      	lsls	r3, r3, #3
 80060b4:	490f      	ldr	r1, [pc, #60]	@ (80060f4 <HAL_RCC_ClockConfig+0x264>)
 80060b6:	4313      	orrs	r3, r2
 80060b8:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80060ba:	f000 f825 	bl	8006108 <HAL_RCC_GetSysClockFreq>
 80060be:	4602      	mov	r2, r0
 80060c0:	4b0c      	ldr	r3, [pc, #48]	@ (80060f4 <HAL_RCC_ClockConfig+0x264>)
 80060c2:	689b      	ldr	r3, [r3, #8]
 80060c4:	091b      	lsrs	r3, r3, #4
 80060c6:	f003 030f 	and.w	r3, r3, #15
 80060ca:	490c      	ldr	r1, [pc, #48]	@ (80060fc <HAL_RCC_ClockConfig+0x26c>)
 80060cc:	5ccb      	ldrb	r3, [r1, r3]
 80060ce:	f003 031f 	and.w	r3, r3, #31
 80060d2:	fa22 f303 	lsr.w	r3, r2, r3
 80060d6:	4a0a      	ldr	r2, [pc, #40]	@ (8006100 <HAL_RCC_ClockConfig+0x270>)
 80060d8:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 80060da:	4b0a      	ldr	r3, [pc, #40]	@ (8006104 <HAL_RCC_ClockConfig+0x274>)
 80060dc:	681b      	ldr	r3, [r3, #0]
 80060de:	4618      	mov	r0, r3
 80060e0:	f7fb ffee 	bl	80020c0 <HAL_InitTick>
 80060e4:	4603      	mov	r3, r0
}
 80060e6:	4618      	mov	r0, r3
 80060e8:	3718      	adds	r7, #24
 80060ea:	46bd      	mov	sp, r7
 80060ec:	bd80      	pop	{r7, pc}
 80060ee:	bf00      	nop
 80060f0:	40022000 	.word	0x40022000
 80060f4:	40021000 	.word	0x40021000
 80060f8:	04c4b400 	.word	0x04c4b400
 80060fc:	0800815c 	.word	0x0800815c
 8006100:	20000184 	.word	0x20000184
 8006104:	20000188 	.word	0x20000188

08006108 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8006108:	b480      	push	{r7}
 800610a:	b087      	sub	sp, #28
 800610c:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 800610e:	4b2c      	ldr	r3, [pc, #176]	@ (80061c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006110:	689b      	ldr	r3, [r3, #8]
 8006112:	f003 030c 	and.w	r3, r3, #12
 8006116:	2b04      	cmp	r3, #4
 8006118:	d102      	bne.n	8006120 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800611a:	4b2a      	ldr	r3, [pc, #168]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 800611c:	613b      	str	r3, [r7, #16]
 800611e:	e047      	b.n	80061b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006120:	4b27      	ldr	r3, [pc, #156]	@ (80061c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006122:	689b      	ldr	r3, [r3, #8]
 8006124:	f003 030c 	and.w	r3, r3, #12
 8006128:	2b08      	cmp	r3, #8
 800612a:	d102      	bne.n	8006132 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 800612c:	4b26      	ldr	r3, [pc, #152]	@ (80061c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800612e:	613b      	str	r3, [r7, #16]
 8006130:	e03e      	b.n	80061b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006132:	4b23      	ldr	r3, [pc, #140]	@ (80061c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006134:	689b      	ldr	r3, [r3, #8]
 8006136:	f003 030c 	and.w	r3, r3, #12
 800613a:	2b0c      	cmp	r3, #12
 800613c:	d136      	bne.n	80061ac <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 800613e:	4b20      	ldr	r3, [pc, #128]	@ (80061c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006140:	68db      	ldr	r3, [r3, #12]
 8006142:	f003 0303 	and.w	r3, r3, #3
 8006146:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8006148:	4b1d      	ldr	r3, [pc, #116]	@ (80061c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 800614a:	68db      	ldr	r3, [r3, #12]
 800614c:	091b      	lsrs	r3, r3, #4
 800614e:	f003 030f 	and.w	r3, r3, #15
 8006152:	3301      	adds	r3, #1
 8006154:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8006156:	68fb      	ldr	r3, [r7, #12]
 8006158:	2b03      	cmp	r3, #3
 800615a:	d10c      	bne.n	8006176 <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800615c:	4a1a      	ldr	r2, [pc, #104]	@ (80061c8 <HAL_RCC_GetSysClockFreq+0xc0>)
 800615e:	68bb      	ldr	r3, [r7, #8]
 8006160:	fbb2 f3f3 	udiv	r3, r2, r3
 8006164:	4a16      	ldr	r2, [pc, #88]	@ (80061c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006166:	68d2      	ldr	r2, [r2, #12]
 8006168:	0a12      	lsrs	r2, r2, #8
 800616a:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800616e:	fb02 f303 	mul.w	r3, r2, r3
 8006172:	617b      	str	r3, [r7, #20]
      break;
 8006174:	e00c      	b.n	8006190 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006176:	4a13      	ldr	r2, [pc, #76]	@ (80061c4 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006178:	68bb      	ldr	r3, [r7, #8]
 800617a:	fbb2 f3f3 	udiv	r3, r2, r3
 800617e:	4a10      	ldr	r2, [pc, #64]	@ (80061c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006180:	68d2      	ldr	r2, [r2, #12]
 8006182:	0a12      	lsrs	r2, r2, #8
 8006184:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006188:	fb02 f303 	mul.w	r3, r2, r3
 800618c:	617b      	str	r3, [r7, #20]
      break;
 800618e:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006190:	4b0b      	ldr	r3, [pc, #44]	@ (80061c0 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006192:	68db      	ldr	r3, [r3, #12]
 8006194:	0e5b      	lsrs	r3, r3, #25
 8006196:	f003 0303 	and.w	r3, r3, #3
 800619a:	3301      	adds	r3, #1
 800619c:	005b      	lsls	r3, r3, #1
 800619e:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 80061a0:	697a      	ldr	r2, [r7, #20]
 80061a2:	687b      	ldr	r3, [r7, #4]
 80061a4:	fbb2 f3f3 	udiv	r3, r2, r3
 80061a8:	613b      	str	r3, [r7, #16]
 80061aa:	e001      	b.n	80061b0 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80061ac:	2300      	movs	r3, #0
 80061ae:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80061b0:	693b      	ldr	r3, [r7, #16]
}
 80061b2:	4618      	mov	r0, r3
 80061b4:	371c      	adds	r7, #28
 80061b6:	46bd      	mov	sp, r7
 80061b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061bc:	4770      	bx	lr
 80061be:	bf00      	nop
 80061c0:	40021000 	.word	0x40021000
 80061c4:	00f42400 	.word	0x00f42400
 80061c8:	007a1200 	.word	0x007a1200

080061cc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80061cc:	b480      	push	{r7}
 80061ce:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80061d0:	4b03      	ldr	r3, [pc, #12]	@ (80061e0 <HAL_RCC_GetHCLKFreq+0x14>)
 80061d2:	681b      	ldr	r3, [r3, #0]
}
 80061d4:	4618      	mov	r0, r3
 80061d6:	46bd      	mov	sp, r7
 80061d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80061dc:	4770      	bx	lr
 80061de:	bf00      	nop
 80061e0:	20000184 	.word	0x20000184

080061e4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80061e4:	b580      	push	{r7, lr}
 80061e6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80061e8:	f7ff fff0 	bl	80061cc <HAL_RCC_GetHCLKFreq>
 80061ec:	4602      	mov	r2, r0
 80061ee:	4b06      	ldr	r3, [pc, #24]	@ (8006208 <HAL_RCC_GetPCLK1Freq+0x24>)
 80061f0:	689b      	ldr	r3, [r3, #8]
 80061f2:	0a1b      	lsrs	r3, r3, #8
 80061f4:	f003 0307 	and.w	r3, r3, #7
 80061f8:	4904      	ldr	r1, [pc, #16]	@ (800620c <HAL_RCC_GetPCLK1Freq+0x28>)
 80061fa:	5ccb      	ldrb	r3, [r1, r3]
 80061fc:	f003 031f 	and.w	r3, r3, #31
 8006200:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006204:	4618      	mov	r0, r3
 8006206:	bd80      	pop	{r7, pc}
 8006208:	40021000 	.word	0x40021000
 800620c:	0800816c 	.word	0x0800816c

08006210 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006210:	b580      	push	{r7, lr}
 8006212:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006214:	f7ff ffda 	bl	80061cc <HAL_RCC_GetHCLKFreq>
 8006218:	4602      	mov	r2, r0
 800621a:	4b06      	ldr	r3, [pc, #24]	@ (8006234 <HAL_RCC_GetPCLK2Freq+0x24>)
 800621c:	689b      	ldr	r3, [r3, #8]
 800621e:	0adb      	lsrs	r3, r3, #11
 8006220:	f003 0307 	and.w	r3, r3, #7
 8006224:	4904      	ldr	r1, [pc, #16]	@ (8006238 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006226:	5ccb      	ldrb	r3, [r1, r3]
 8006228:	f003 031f 	and.w	r3, r3, #31
 800622c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006230:	4618      	mov	r0, r3
 8006232:	bd80      	pop	{r7, pc}
 8006234:	40021000 	.word	0x40021000
 8006238:	0800816c 	.word	0x0800816c

0800623c <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 800623c:	b480      	push	{r7}
 800623e:	b087      	sub	sp, #28
 8006240:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006242:	4b1e      	ldr	r3, [pc, #120]	@ (80062bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006244:	68db      	ldr	r3, [r3, #12]
 8006246:	f003 0303 	and.w	r3, r3, #3
 800624a:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800624c:	4b1b      	ldr	r3, [pc, #108]	@ (80062bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800624e:	68db      	ldr	r3, [r3, #12]
 8006250:	091b      	lsrs	r3, r3, #4
 8006252:	f003 030f 	and.w	r3, r3, #15
 8006256:	3301      	adds	r3, #1
 8006258:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 800625a:	693b      	ldr	r3, [r7, #16]
 800625c:	2b03      	cmp	r3, #3
 800625e:	d10c      	bne.n	800627a <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006260:	4a17      	ldr	r2, [pc, #92]	@ (80062c0 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8006262:	68fb      	ldr	r3, [r7, #12]
 8006264:	fbb2 f3f3 	udiv	r3, r2, r3
 8006268:	4a14      	ldr	r2, [pc, #80]	@ (80062bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 800626a:	68d2      	ldr	r2, [r2, #12]
 800626c:	0a12      	lsrs	r2, r2, #8
 800626e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006272:	fb02 f303 	mul.w	r3, r2, r3
 8006276:	617b      	str	r3, [r7, #20]
    break;
 8006278:	e00c      	b.n	8006294 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800627a:	4a12      	ldr	r2, [pc, #72]	@ (80062c4 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006282:	4a0e      	ldr	r2, [pc, #56]	@ (80062bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006284:	68d2      	ldr	r2, [r2, #12]
 8006286:	0a12      	lsrs	r2, r2, #8
 8006288:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800628c:	fb02 f303 	mul.w	r3, r2, r3
 8006290:	617b      	str	r3, [r7, #20]
    break;
 8006292:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006294:	4b09      	ldr	r3, [pc, #36]	@ (80062bc <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006296:	68db      	ldr	r3, [r3, #12]
 8006298:	0e5b      	lsrs	r3, r3, #25
 800629a:	f003 0303 	and.w	r3, r3, #3
 800629e:	3301      	adds	r3, #1
 80062a0:	005b      	lsls	r3, r3, #1
 80062a2:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80062a4:	697a      	ldr	r2, [r7, #20]
 80062a6:	68bb      	ldr	r3, [r7, #8]
 80062a8:	fbb2 f3f3 	udiv	r3, r2, r3
 80062ac:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 80062ae:	687b      	ldr	r3, [r7, #4]
}
 80062b0:	4618      	mov	r0, r3
 80062b2:	371c      	adds	r7, #28
 80062b4:	46bd      	mov	sp, r7
 80062b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80062ba:	4770      	bx	lr
 80062bc:	40021000 	.word	0x40021000
 80062c0:	007a1200 	.word	0x007a1200
 80062c4:	00f42400 	.word	0x00f42400

080062c8 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 80062c8:	b580      	push	{r7, lr}
 80062ca:	b086      	sub	sp, #24
 80062cc:	af00      	add	r7, sp, #0
 80062ce:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 80062d0:	2300      	movs	r3, #0
 80062d2:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 80062d4:	2300      	movs	r3, #0
 80062d6:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 80062d8:	687b      	ldr	r3, [r7, #4]
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80062e0:	2b00      	cmp	r3, #0
 80062e2:	f000 8098 	beq.w	8006416 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 80062e6:	2300      	movs	r3, #0
 80062e8:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80062ea:	4b43      	ldr	r3, [pc, #268]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80062ec:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062ee:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d10d      	bne.n	8006312 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80062f6:	4b40      	ldr	r3, [pc, #256]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80062f8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80062fa:	4a3f      	ldr	r2, [pc, #252]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80062fc:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006300:	6593      	str	r3, [r2, #88]	@ 0x58
 8006302:	4b3d      	ldr	r3, [pc, #244]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006304:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006306:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800630a:	60bb      	str	r3, [r7, #8]
 800630c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800630e:	2301      	movs	r3, #1
 8006310:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006312:	4b3a      	ldr	r3, [pc, #232]	@ (80063fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006314:	681b      	ldr	r3, [r3, #0]
 8006316:	4a39      	ldr	r2, [pc, #228]	@ (80063fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006318:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800631c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800631e:	f7fb ff1b 	bl	8002158 <HAL_GetTick>
 8006322:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006324:	e009      	b.n	800633a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006326:	f7fb ff17 	bl	8002158 <HAL_GetTick>
 800632a:	4602      	mov	r2, r0
 800632c:	68fb      	ldr	r3, [r7, #12]
 800632e:	1ad3      	subs	r3, r2, r3
 8006330:	2b02      	cmp	r3, #2
 8006332:	d902      	bls.n	800633a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006334:	2303      	movs	r3, #3
 8006336:	74fb      	strb	r3, [r7, #19]
        break;
 8006338:	e005      	b.n	8006346 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800633a:	4b30      	ldr	r3, [pc, #192]	@ (80063fc <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800633c:	681b      	ldr	r3, [r3, #0]
 800633e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006342:	2b00      	cmp	r3, #0
 8006344:	d0ef      	beq.n	8006326 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006346:	7cfb      	ldrb	r3, [r7, #19]
 8006348:	2b00      	cmp	r3, #0
 800634a:	d159      	bne.n	8006400 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800634c:	4b2a      	ldr	r3, [pc, #168]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800634e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006352:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006356:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8006358:	697b      	ldr	r3, [r7, #20]
 800635a:	2b00      	cmp	r3, #0
 800635c:	d01e      	beq.n	800639c <HAL_RCCEx_PeriphCLKConfig+0xd4>
 800635e:	687b      	ldr	r3, [r7, #4]
 8006360:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006362:	697a      	ldr	r2, [r7, #20]
 8006364:	429a      	cmp	r2, r3
 8006366:	d019      	beq.n	800639c <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8006368:	4b23      	ldr	r3, [pc, #140]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800636a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800636e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006372:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8006374:	4b20      	ldr	r3, [pc, #128]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006376:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800637a:	4a1f      	ldr	r2, [pc, #124]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800637c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006380:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8006384:	4b1c      	ldr	r3, [pc, #112]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006386:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800638a:	4a1b      	ldr	r2, [pc, #108]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800638c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006390:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8006394:	4a18      	ldr	r2, [pc, #96]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006396:	697b      	ldr	r3, [r7, #20]
 8006398:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 800639c:	697b      	ldr	r3, [r7, #20]
 800639e:	f003 0301 	and.w	r3, r3, #1
 80063a2:	2b00      	cmp	r3, #0
 80063a4:	d016      	beq.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063a6:	f7fb fed7 	bl	8002158 <HAL_GetTick>
 80063aa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80063ac:	e00b      	b.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80063ae:	f7fb fed3 	bl	8002158 <HAL_GetTick>
 80063b2:	4602      	mov	r2, r0
 80063b4:	68fb      	ldr	r3, [r7, #12]
 80063b6:	1ad3      	subs	r3, r2, r3
 80063b8:	f241 3288 	movw	r2, #5000	@ 0x1388
 80063bc:	4293      	cmp	r3, r2
 80063be:	d902      	bls.n	80063c6 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 80063c0:	2303      	movs	r3, #3
 80063c2:	74fb      	strb	r3, [r7, #19]
            break;
 80063c4:	e006      	b.n	80063d4 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80063c6:	4b0c      	ldr	r3, [pc, #48]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80063c8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063cc:	f003 0302 	and.w	r3, r3, #2
 80063d0:	2b00      	cmp	r3, #0
 80063d2:	d0ec      	beq.n	80063ae <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 80063d4:	7cfb      	ldrb	r3, [r7, #19]
 80063d6:	2b00      	cmp	r3, #0
 80063d8:	d10b      	bne.n	80063f2 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 80063da:	4b07      	ldr	r3, [pc, #28]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80063dc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80063e0:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80063e4:	687b      	ldr	r3, [r7, #4]
 80063e6:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80063e8:	4903      	ldr	r1, [pc, #12]	@ (80063f8 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80063ea:	4313      	orrs	r3, r2
 80063ec:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 80063f0:	e008      	b.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 80063f2:	7cfb      	ldrb	r3, [r7, #19]
 80063f4:	74bb      	strb	r3, [r7, #18]
 80063f6:	e005      	b.n	8006404 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 80063f8:	40021000 	.word	0x40021000
 80063fc:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006400:	7cfb      	ldrb	r3, [r7, #19]
 8006402:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006404:	7c7b      	ldrb	r3, [r7, #17]
 8006406:	2b01      	cmp	r3, #1
 8006408:	d105      	bne.n	8006416 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800640a:	4ba6      	ldr	r3, [pc, #664]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800640c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800640e:	4aa5      	ldr	r2, [pc, #660]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006410:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006414:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006416:	687b      	ldr	r3, [r7, #4]
 8006418:	681b      	ldr	r3, [r3, #0]
 800641a:	f003 0301 	and.w	r3, r3, #1
 800641e:	2b00      	cmp	r3, #0
 8006420:	d00a      	beq.n	8006438 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006422:	4ba0      	ldr	r3, [pc, #640]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006424:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006428:	f023 0203 	bic.w	r2, r3, #3
 800642c:	687b      	ldr	r3, [r7, #4]
 800642e:	685b      	ldr	r3, [r3, #4]
 8006430:	499c      	ldr	r1, [pc, #624]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006432:	4313      	orrs	r3, r2
 8006434:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006438:	687b      	ldr	r3, [r7, #4]
 800643a:	681b      	ldr	r3, [r3, #0]
 800643c:	f003 0302 	and.w	r3, r3, #2
 8006440:	2b00      	cmp	r3, #0
 8006442:	d00a      	beq.n	800645a <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006444:	4b97      	ldr	r3, [pc, #604]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006446:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800644a:	f023 020c 	bic.w	r2, r3, #12
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	689b      	ldr	r3, [r3, #8]
 8006452:	4994      	ldr	r1, [pc, #592]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006454:	4313      	orrs	r3, r2
 8006456:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	f003 0304 	and.w	r3, r3, #4
 8006462:	2b00      	cmp	r3, #0
 8006464:	d00a      	beq.n	800647c <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8006466:	4b8f      	ldr	r3, [pc, #572]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006468:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800646c:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8006470:	687b      	ldr	r3, [r7, #4]
 8006472:	68db      	ldr	r3, [r3, #12]
 8006474:	498b      	ldr	r1, [pc, #556]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006476:	4313      	orrs	r3, r2
 8006478:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 800647c:	687b      	ldr	r3, [r7, #4]
 800647e:	681b      	ldr	r3, [r3, #0]
 8006480:	f003 0308 	and.w	r3, r3, #8
 8006484:	2b00      	cmp	r3, #0
 8006486:	d00a      	beq.n	800649e <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8006488:	4b86      	ldr	r3, [pc, #536]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800648a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800648e:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8006492:	687b      	ldr	r3, [r7, #4]
 8006494:	691b      	ldr	r3, [r3, #16]
 8006496:	4983      	ldr	r1, [pc, #524]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006498:	4313      	orrs	r3, r2
 800649a:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 800649e:	687b      	ldr	r3, [r7, #4]
 80064a0:	681b      	ldr	r3, [r3, #0]
 80064a2:	f003 0320 	and.w	r3, r3, #32
 80064a6:	2b00      	cmp	r3, #0
 80064a8:	d00a      	beq.n	80064c0 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80064aa:	4b7e      	ldr	r3, [pc, #504]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064ac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064b0:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 80064b4:	687b      	ldr	r3, [r7, #4]
 80064b6:	695b      	ldr	r3, [r3, #20]
 80064b8:	497a      	ldr	r1, [pc, #488]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064ba:	4313      	orrs	r3, r2
 80064bc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 80064c0:	687b      	ldr	r3, [r7, #4]
 80064c2:	681b      	ldr	r3, [r3, #0]
 80064c4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80064c8:	2b00      	cmp	r3, #0
 80064ca:	d00a      	beq.n	80064e2 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 80064cc:	4b75      	ldr	r3, [pc, #468]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064ce:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064d2:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 80064d6:	687b      	ldr	r3, [r7, #4]
 80064d8:	699b      	ldr	r3, [r3, #24]
 80064da:	4972      	ldr	r1, [pc, #456]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064dc:	4313      	orrs	r3, r2
 80064de:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 80064e2:	687b      	ldr	r3, [r7, #4]
 80064e4:	681b      	ldr	r3, [r3, #0]
 80064e6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80064ea:	2b00      	cmp	r3, #0
 80064ec:	d00a      	beq.n	8006504 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 80064ee:	4b6d      	ldr	r3, [pc, #436]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064f0:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064f4:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 80064f8:	687b      	ldr	r3, [r7, #4]
 80064fa:	69db      	ldr	r3, [r3, #28]
 80064fc:	4969      	ldr	r1, [pc, #420]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064fe:	4313      	orrs	r3, r2
 8006500:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006504:	687b      	ldr	r3, [r7, #4]
 8006506:	681b      	ldr	r3, [r3, #0]
 8006508:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800650c:	2b00      	cmp	r3, #0
 800650e:	d00a      	beq.n	8006526 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006510:	4b64      	ldr	r3, [pc, #400]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006512:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006516:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800651a:	687b      	ldr	r3, [r7, #4]
 800651c:	6a1b      	ldr	r3, [r3, #32]
 800651e:	4961      	ldr	r1, [pc, #388]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006520:	4313      	orrs	r3, r2
 8006522:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006526:	687b      	ldr	r3, [r7, #4]
 8006528:	681b      	ldr	r3, [r3, #0]
 800652a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800652e:	2b00      	cmp	r3, #0
 8006530:	d00a      	beq.n	8006548 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006532:	4b5c      	ldr	r3, [pc, #368]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006534:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006538:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800653c:	687b      	ldr	r3, [r7, #4]
 800653e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006540:	4958      	ldr	r1, [pc, #352]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006542:	4313      	orrs	r3, r2
 8006544:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006548:	687b      	ldr	r3, [r7, #4]
 800654a:	681b      	ldr	r3, [r3, #0]
 800654c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8006550:	2b00      	cmp	r3, #0
 8006552:	d015      	beq.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8006554:	4b53      	ldr	r3, [pc, #332]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006556:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800655a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800655e:	687b      	ldr	r3, [r7, #4]
 8006560:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006562:	4950      	ldr	r1, [pc, #320]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006564:	4313      	orrs	r3, r2
 8006566:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 800656a:	687b      	ldr	r3, [r7, #4]
 800656c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800656e:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8006572:	d105      	bne.n	8006580 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006574:	4b4b      	ldr	r3, [pc, #300]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006576:	68db      	ldr	r3, [r3, #12]
 8006578:	4a4a      	ldr	r2, [pc, #296]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800657a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800657e:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8006580:	687b      	ldr	r3, [r7, #4]
 8006582:	681b      	ldr	r3, [r3, #0]
 8006584:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006588:	2b00      	cmp	r3, #0
 800658a:	d015      	beq.n	80065b8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 800658c:	4b45      	ldr	r3, [pc, #276]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800658e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006592:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8006596:	687b      	ldr	r3, [r7, #4]
 8006598:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800659a:	4942      	ldr	r1, [pc, #264]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800659c:	4313      	orrs	r3, r2
 800659e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80065a2:	687b      	ldr	r3, [r7, #4]
 80065a4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80065a6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80065aa:	d105      	bne.n	80065b8 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80065ac:	4b3d      	ldr	r3, [pc, #244]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065ae:	68db      	ldr	r3, [r3, #12]
 80065b0:	4a3c      	ldr	r2, [pc, #240]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065b2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80065b6:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 80065b8:	687b      	ldr	r3, [r7, #4]
 80065ba:	681b      	ldr	r3, [r3, #0]
 80065bc:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80065c0:	2b00      	cmp	r3, #0
 80065c2:	d015      	beq.n	80065f0 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 80065c4:	4b37      	ldr	r3, [pc, #220]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065c6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065ca:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 80065ce:	687b      	ldr	r3, [r7, #4]
 80065d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065d2:	4934      	ldr	r1, [pc, #208]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065d4:	4313      	orrs	r3, r2
 80065d6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 80065da:	687b      	ldr	r3, [r7, #4]
 80065dc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80065de:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 80065e2:	d105      	bne.n	80065f0 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80065e4:	4b2f      	ldr	r3, [pc, #188]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065e6:	68db      	ldr	r3, [r3, #12]
 80065e8:	4a2e      	ldr	r2, [pc, #184]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065ea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80065ee:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 80065f0:	687b      	ldr	r3, [r7, #4]
 80065f2:	681b      	ldr	r3, [r3, #0]
 80065f4:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80065f8:	2b00      	cmp	r3, #0
 80065fa:	d015      	beq.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 80065fc:	4b29      	ldr	r3, [pc, #164]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065fe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006602:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006606:	687b      	ldr	r3, [r7, #4]
 8006608:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800660a:	4926      	ldr	r1, [pc, #152]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800660c:	4313      	orrs	r3, r2
 800660e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006612:	687b      	ldr	r3, [r7, #4]
 8006614:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006616:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800661a:	d105      	bne.n	8006628 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800661c:	4b21      	ldr	r3, [pc, #132]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800661e:	68db      	ldr	r3, [r3, #12]
 8006620:	4a20      	ldr	r2, [pc, #128]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006622:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006626:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	681b      	ldr	r3, [r3, #0]
 800662c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006630:	2b00      	cmp	r3, #0
 8006632:	d015      	beq.n	8006660 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006634:	4b1b      	ldr	r3, [pc, #108]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006636:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800663a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800663e:	687b      	ldr	r3, [r7, #4]
 8006640:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006642:	4918      	ldr	r1, [pc, #96]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006644:	4313      	orrs	r3, r2
 8006646:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800664a:	687b      	ldr	r3, [r7, #4]
 800664c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800664e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8006652:	d105      	bne.n	8006660 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006654:	4b13      	ldr	r3, [pc, #76]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006656:	68db      	ldr	r3, [r3, #12]
 8006658:	4a12      	ldr	r2, [pc, #72]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800665a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800665e:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	681b      	ldr	r3, [r3, #0]
 8006664:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006668:	2b00      	cmp	r3, #0
 800666a:	d015      	beq.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800666c:	4b0d      	ldr	r3, [pc, #52]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800666e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006672:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8006676:	687b      	ldr	r3, [r7, #4]
 8006678:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800667a:	490a      	ldr	r1, [pc, #40]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800667c:	4313      	orrs	r3, r2
 800667e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8006686:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800668a:	d105      	bne.n	8006698 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800668c:	4b05      	ldr	r3, [pc, #20]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800668e:	68db      	ldr	r3, [r3, #12]
 8006690:	4a04      	ldr	r2, [pc, #16]	@ (80066a4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006692:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006696:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 8006698:	7cbb      	ldrb	r3, [r7, #18]
}
 800669a:	4618      	mov	r0, r3
 800669c:	3718      	adds	r7, #24
 800669e:	46bd      	mov	sp, r7
 80066a0:	bd80      	pop	{r7, pc}
 80066a2:	bf00      	nop
 80066a4:	40021000 	.word	0x40021000

080066a8 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80066a8:	b580      	push	{r7, lr}
 80066aa:	b082      	sub	sp, #8
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	2b00      	cmp	r3, #0
 80066b4:	d101      	bne.n	80066ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80066b6:	2301      	movs	r3, #1
 80066b8:	e042      	b.n	8006740 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 80066ba:	687b      	ldr	r3, [r7, #4]
 80066bc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80066c0:	2b00      	cmp	r3, #0
 80066c2:	d106      	bne.n	80066d2 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80066c4:	687b      	ldr	r3, [r7, #4]
 80066c6:	2200      	movs	r2, #0
 80066c8:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80066cc:	6878      	ldr	r0, [r7, #4]
 80066ce:	f7fb f9d7 	bl	8001a80 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80066d2:	687b      	ldr	r3, [r7, #4]
 80066d4:	2224      	movs	r2, #36	@ 0x24
 80066d6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 80066da:	687b      	ldr	r3, [r7, #4]
 80066dc:	681b      	ldr	r3, [r3, #0]
 80066de:	681a      	ldr	r2, [r3, #0]
 80066e0:	687b      	ldr	r3, [r7, #4]
 80066e2:	681b      	ldr	r3, [r3, #0]
 80066e4:	f022 0201 	bic.w	r2, r2, #1
 80066e8:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 80066ea:	687b      	ldr	r3, [r7, #4]
 80066ec:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	d002      	beq.n	80066f8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80066f2:	6878      	ldr	r0, [r7, #4]
 80066f4:	f000 fed4 	bl	80074a0 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80066f8:	6878      	ldr	r0, [r7, #4]
 80066fa:	f000 fc05 	bl	8006f08 <UART_SetConfig>
 80066fe:	4603      	mov	r3, r0
 8006700:	2b01      	cmp	r3, #1
 8006702:	d101      	bne.n	8006708 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8006704:	2301      	movs	r3, #1
 8006706:	e01b      	b.n	8006740 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8006708:	687b      	ldr	r3, [r7, #4]
 800670a:	681b      	ldr	r3, [r3, #0]
 800670c:	685a      	ldr	r2, [r3, #4]
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	681b      	ldr	r3, [r3, #0]
 8006712:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8006716:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8006718:	687b      	ldr	r3, [r7, #4]
 800671a:	681b      	ldr	r3, [r3, #0]
 800671c:	689a      	ldr	r2, [r3, #8]
 800671e:	687b      	ldr	r3, [r7, #4]
 8006720:	681b      	ldr	r3, [r3, #0]
 8006722:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8006726:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 8006728:	687b      	ldr	r3, [r7, #4]
 800672a:	681b      	ldr	r3, [r3, #0]
 800672c:	681a      	ldr	r2, [r3, #0]
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	f042 0201 	orr.w	r2, r2, #1
 8006736:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 8006738:	6878      	ldr	r0, [r7, #4]
 800673a:	f000 ff53 	bl	80075e4 <UART_CheckIdleState>
 800673e:	4603      	mov	r3, r0
}
 8006740:	4618      	mov	r0, r3
 8006742:	3708      	adds	r7, #8
 8006744:	46bd      	mov	sp, r7
 8006746:	bd80      	pop	{r7, pc}

08006748 <HAL_UART_Transmit_DMA>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be sent.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_DMA(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 8006748:	b580      	push	{r7, lr}
 800674a:	b08a      	sub	sp, #40	@ 0x28
 800674c:	af00      	add	r7, sp, #0
 800674e:	60f8      	str	r0, [r7, #12]
 8006750:	60b9      	str	r1, [r7, #8]
 8006752:	4613      	mov	r3, r2
 8006754:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8006756:	68fb      	ldr	r3, [r7, #12]
 8006758:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800675c:	2b20      	cmp	r3, #32
 800675e:	d167      	bne.n	8006830 <HAL_UART_Transmit_DMA+0xe8>
  {
    if ((pData == NULL) || (Size == 0U))
 8006760:	68bb      	ldr	r3, [r7, #8]
 8006762:	2b00      	cmp	r3, #0
 8006764:	d002      	beq.n	800676c <HAL_UART_Transmit_DMA+0x24>
 8006766:	88fb      	ldrh	r3, [r7, #6]
 8006768:	2b00      	cmp	r3, #0
 800676a:	d101      	bne.n	8006770 <HAL_UART_Transmit_DMA+0x28>
    {
      return HAL_ERROR;
 800676c:	2301      	movs	r3, #1
 800676e:	e060      	b.n	8006832 <HAL_UART_Transmit_DMA+0xea>
    }

    huart->pTxBuffPtr  = pData;
 8006770:	68fb      	ldr	r3, [r7, #12]
 8006772:	68ba      	ldr	r2, [r7, #8]
 8006774:	651a      	str	r2, [r3, #80]	@ 0x50
    huart->TxXferSize  = Size;
 8006776:	68fb      	ldr	r3, [r7, #12]
 8006778:	88fa      	ldrh	r2, [r7, #6]
 800677a:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800677e:	68fb      	ldr	r3, [r7, #12]
 8006780:	88fa      	ldrh	r2, [r7, #6]
 8006782:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006786:	68fb      	ldr	r3, [r7, #12]
 8006788:	2200      	movs	r2, #0
 800678a:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800678e:	68fb      	ldr	r3, [r7, #12]
 8006790:	2221      	movs	r2, #33	@ 0x21
 8006792:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    if (huart->hdmatx != NULL)
 8006796:	68fb      	ldr	r3, [r7, #12]
 8006798:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 800679a:	2b00      	cmp	r3, #0
 800679c:	d028      	beq.n	80067f0 <HAL_UART_Transmit_DMA+0xa8>
    {
      /* Set the UART DMA transfer complete callback */
      huart->hdmatx->XferCpltCallback = UART_DMATransmitCplt;
 800679e:	68fb      	ldr	r3, [r7, #12]
 80067a0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80067a2:	4a26      	ldr	r2, [pc, #152]	@ (800683c <HAL_UART_Transmit_DMA+0xf4>)
 80067a4:	62da      	str	r2, [r3, #44]	@ 0x2c

      /* Set the UART DMA Half transfer complete callback */
      huart->hdmatx->XferHalfCpltCallback = UART_DMATxHalfCplt;
 80067a6:	68fb      	ldr	r3, [r7, #12]
 80067a8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80067aa:	4a25      	ldr	r2, [pc, #148]	@ (8006840 <HAL_UART_Transmit_DMA+0xf8>)
 80067ac:	631a      	str	r2, [r3, #48]	@ 0x30

      /* Set the DMA error callback */
      huart->hdmatx->XferErrorCallback = UART_DMAError;
 80067ae:	68fb      	ldr	r3, [r7, #12]
 80067b0:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80067b2:	4a24      	ldr	r2, [pc, #144]	@ (8006844 <HAL_UART_Transmit_DMA+0xfc>)
 80067b4:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Set the DMA abort callback */
      huart->hdmatx->XferAbortCallback = NULL;
 80067b6:	68fb      	ldr	r3, [r7, #12]
 80067b8:	6fdb      	ldr	r3, [r3, #124]	@ 0x7c
 80067ba:	2200      	movs	r2, #0
 80067bc:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Enable the UART transmit DMA channel */
      if (HAL_DMA_Start_IT(huart->hdmatx, (uint32_t)huart->pTxBuffPtr, (uint32_t)&huart->Instance->TDR, Size) != HAL_OK)
 80067be:	68fb      	ldr	r3, [r7, #12]
 80067c0:	6fd8      	ldr	r0, [r3, #124]	@ 0x7c
 80067c2:	68fb      	ldr	r3, [r7, #12]
 80067c4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80067c6:	4619      	mov	r1, r3
 80067c8:	68fb      	ldr	r3, [r7, #12]
 80067ca:	681b      	ldr	r3, [r3, #0]
 80067cc:	3328      	adds	r3, #40	@ 0x28
 80067ce:	461a      	mov	r2, r3
 80067d0:	88fb      	ldrh	r3, [r7, #6]
 80067d2:	f7fc f977 	bl	8002ac4 <HAL_DMA_Start_IT>
 80067d6:	4603      	mov	r3, r0
 80067d8:	2b00      	cmp	r3, #0
 80067da:	d009      	beq.n	80067f0 <HAL_UART_Transmit_DMA+0xa8>
      {
        /* Set error code to DMA */
        huart->ErrorCode = HAL_UART_ERROR_DMA;
 80067dc:	68fb      	ldr	r3, [r7, #12]
 80067de:	2210      	movs	r2, #16
 80067e0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

        /* Restore huart->gState to ready */
        huart->gState = HAL_UART_STATE_READY;
 80067e4:	68fb      	ldr	r3, [r7, #12]
 80067e6:	2220      	movs	r2, #32
 80067e8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_ERROR;
 80067ec:	2301      	movs	r3, #1
 80067ee:	e020      	b.n	8006832 <HAL_UART_Transmit_DMA+0xea>
      }
    }
    /* Clear the TC flag in the ICR register */
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_TCF);
 80067f0:	68fb      	ldr	r3, [r7, #12]
 80067f2:	681b      	ldr	r3, [r3, #0]
 80067f4:	2240      	movs	r2, #64	@ 0x40
 80067f6:	621a      	str	r2, [r3, #32]

    /* Enable the DMA transfer for transmit request by setting the DMAT bit
    in the UART CR3 register */
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 80067f8:	68fb      	ldr	r3, [r7, #12]
 80067fa:	681b      	ldr	r3, [r3, #0]
 80067fc:	3308      	adds	r3, #8
 80067fe:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006800:	697b      	ldr	r3, [r7, #20]
 8006802:	e853 3f00 	ldrex	r3, [r3]
 8006806:	613b      	str	r3, [r7, #16]
   return(result);
 8006808:	693b      	ldr	r3, [r7, #16]
 800680a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800680e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006810:	68fb      	ldr	r3, [r7, #12]
 8006812:	681b      	ldr	r3, [r3, #0]
 8006814:	3308      	adds	r3, #8
 8006816:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8006818:	623a      	str	r2, [r7, #32]
 800681a:	61fb      	str	r3, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800681c:	69f9      	ldr	r1, [r7, #28]
 800681e:	6a3a      	ldr	r2, [r7, #32]
 8006820:	e841 2300 	strex	r3, r2, [r1]
 8006824:	61bb      	str	r3, [r7, #24]
   return(result);
 8006826:	69bb      	ldr	r3, [r7, #24]
 8006828:	2b00      	cmp	r3, #0
 800682a:	d1e5      	bne.n	80067f8 <HAL_UART_Transmit_DMA+0xb0>

    return HAL_OK;
 800682c:	2300      	movs	r3, #0
 800682e:	e000      	b.n	8006832 <HAL_UART_Transmit_DMA+0xea>
  }
  else
  {
    return HAL_BUSY;
 8006830:	2302      	movs	r3, #2
  }
}
 8006832:	4618      	mov	r0, r3
 8006834:	3728      	adds	r7, #40	@ 0x28
 8006836:	46bd      	mov	sp, r7
 8006838:	bd80      	pop	{r7, pc}
 800683a:	bf00      	nop
 800683c:	08007aaf 	.word	0x08007aaf
 8006840:	08007b49 	.word	0x08007b49
 8006844:	08007ccf 	.word	0x08007ccf

08006848 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8006848:	b580      	push	{r7, lr}
 800684a:	b0ba      	sub	sp, #232	@ 0xe8
 800684c:	af00      	add	r7, sp, #0
 800684e:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8006850:	687b      	ldr	r3, [r7, #4]
 8006852:	681b      	ldr	r3, [r3, #0]
 8006854:	69db      	ldr	r3, [r3, #28]
 8006856:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800685a:	687b      	ldr	r3, [r7, #4]
 800685c:	681b      	ldr	r3, [r3, #0]
 800685e:	681b      	ldr	r3, [r3, #0]
 8006860:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8006864:	687b      	ldr	r3, [r7, #4]
 8006866:	681b      	ldr	r3, [r3, #0]
 8006868:	689b      	ldr	r3, [r3, #8]
 800686a:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800686e:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8006872:	f640 030f 	movw	r3, #2063	@ 0x80f
 8006876:	4013      	ands	r3, r2
 8006878:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800687c:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8006880:	2b00      	cmp	r3, #0
 8006882:	d11b      	bne.n	80068bc <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8006884:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006888:	f003 0320 	and.w	r3, r3, #32
 800688c:	2b00      	cmp	r3, #0
 800688e:	d015      	beq.n	80068bc <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8006890:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006894:	f003 0320 	and.w	r3, r3, #32
 8006898:	2b00      	cmp	r3, #0
 800689a:	d105      	bne.n	80068a8 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800689c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80068a0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80068a4:	2b00      	cmp	r3, #0
 80068a6:	d009      	beq.n	80068bc <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068ac:	2b00      	cmp	r3, #0
 80068ae:	f000 8300 	beq.w	8006eb2 <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 80068b2:	687b      	ldr	r3, [r7, #4]
 80068b4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80068b6:	6878      	ldr	r0, [r7, #4]
 80068b8:	4798      	blx	r3
      }
      return;
 80068ba:	e2fa      	b.n	8006eb2 <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 80068bc:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 80068c0:	2b00      	cmp	r3, #0
 80068c2:	f000 8123 	beq.w	8006b0c <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 80068c6:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 80068ca:	4b8d      	ldr	r3, [pc, #564]	@ (8006b00 <HAL_UART_IRQHandler+0x2b8>)
 80068cc:	4013      	ands	r3, r2
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d106      	bne.n	80068e0 <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 80068d2:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 80068d6:	4b8b      	ldr	r3, [pc, #556]	@ (8006b04 <HAL_UART_IRQHandler+0x2bc>)
 80068d8:	4013      	ands	r3, r2
 80068da:	2b00      	cmp	r3, #0
 80068dc:	f000 8116 	beq.w	8006b0c <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 80068e0:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80068e4:	f003 0301 	and.w	r3, r3, #1
 80068e8:	2b00      	cmp	r3, #0
 80068ea:	d011      	beq.n	8006910 <HAL_UART_IRQHandler+0xc8>
 80068ec:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80068f0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80068f4:	2b00      	cmp	r3, #0
 80068f6:	d00b      	beq.n	8006910 <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 80068f8:	687b      	ldr	r3, [r7, #4]
 80068fa:	681b      	ldr	r3, [r3, #0]
 80068fc:	2201      	movs	r2, #1
 80068fe:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8006900:	687b      	ldr	r3, [r7, #4]
 8006902:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006906:	f043 0201 	orr.w	r2, r3, #1
 800690a:	687b      	ldr	r3, [r7, #4]
 800690c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006910:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006914:	f003 0302 	and.w	r3, r3, #2
 8006918:	2b00      	cmp	r3, #0
 800691a:	d011      	beq.n	8006940 <HAL_UART_IRQHandler+0xf8>
 800691c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006920:	f003 0301 	and.w	r3, r3, #1
 8006924:	2b00      	cmp	r3, #0
 8006926:	d00b      	beq.n	8006940 <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8006928:	687b      	ldr	r3, [r7, #4]
 800692a:	681b      	ldr	r3, [r3, #0]
 800692c:	2202      	movs	r2, #2
 800692e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8006930:	687b      	ldr	r3, [r7, #4]
 8006932:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006936:	f043 0204 	orr.w	r2, r3, #4
 800693a:	687b      	ldr	r3, [r7, #4]
 800693c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8006940:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006944:	f003 0304 	and.w	r3, r3, #4
 8006948:	2b00      	cmp	r3, #0
 800694a:	d011      	beq.n	8006970 <HAL_UART_IRQHandler+0x128>
 800694c:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006950:	f003 0301 	and.w	r3, r3, #1
 8006954:	2b00      	cmp	r3, #0
 8006956:	d00b      	beq.n	8006970 <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8006958:	687b      	ldr	r3, [r7, #4]
 800695a:	681b      	ldr	r3, [r3, #0]
 800695c:	2204      	movs	r2, #4
 800695e:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8006960:	687b      	ldr	r3, [r7, #4]
 8006962:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006966:	f043 0202 	orr.w	r2, r3, #2
 800696a:	687b      	ldr	r3, [r7, #4]
 800696c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8006970:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006974:	f003 0308 	and.w	r3, r3, #8
 8006978:	2b00      	cmp	r3, #0
 800697a:	d017      	beq.n	80069ac <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800697c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006980:	f003 0320 	and.w	r3, r3, #32
 8006984:	2b00      	cmp	r3, #0
 8006986:	d105      	bne.n	8006994 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8006988:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800698c:	4b5c      	ldr	r3, [pc, #368]	@ (8006b00 <HAL_UART_IRQHandler+0x2b8>)
 800698e:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8006990:	2b00      	cmp	r3, #0
 8006992:	d00b      	beq.n	80069ac <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8006994:	687b      	ldr	r3, [r7, #4]
 8006996:	681b      	ldr	r3, [r3, #0]
 8006998:	2208      	movs	r2, #8
 800699a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800699c:	687b      	ldr	r3, [r7, #4]
 800699e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069a2:	f043 0208 	orr.w	r2, r3, #8
 80069a6:	687b      	ldr	r3, [r7, #4]
 80069a8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 80069ac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069b0:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80069b4:	2b00      	cmp	r3, #0
 80069b6:	d012      	beq.n	80069de <HAL_UART_IRQHandler+0x196>
 80069b8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069bc:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 80069c0:	2b00      	cmp	r3, #0
 80069c2:	d00c      	beq.n	80069de <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80069c4:	687b      	ldr	r3, [r7, #4]
 80069c6:	681b      	ldr	r3, [r3, #0]
 80069c8:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80069cc:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 80069ce:	687b      	ldr	r3, [r7, #4]
 80069d0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069d4:	f043 0220 	orr.w	r2, r3, #32
 80069d8:	687b      	ldr	r3, [r7, #4]
 80069da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80069de:	687b      	ldr	r3, [r7, #4]
 80069e0:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80069e4:	2b00      	cmp	r3, #0
 80069e6:	f000 8266 	beq.w	8006eb6 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 80069ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80069ee:	f003 0320 	and.w	r3, r3, #32
 80069f2:	2b00      	cmp	r3, #0
 80069f4:	d013      	beq.n	8006a1e <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 80069f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80069fa:	f003 0320 	and.w	r3, r3, #32
 80069fe:	2b00      	cmp	r3, #0
 8006a00:	d105      	bne.n	8006a0e <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8006a02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006a06:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006a0a:	2b00      	cmp	r3, #0
 8006a0c:	d007      	beq.n	8006a1e <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8006a0e:	687b      	ldr	r3, [r7, #4]
 8006a10:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a12:	2b00      	cmp	r3, #0
 8006a14:	d003      	beq.n	8006a1e <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8006a16:	687b      	ldr	r3, [r7, #4]
 8006a18:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006a1a:	6878      	ldr	r0, [r7, #4]
 8006a1c:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8006a1e:	687b      	ldr	r3, [r7, #4]
 8006a20:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006a24:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006a28:	687b      	ldr	r3, [r7, #4]
 8006a2a:	681b      	ldr	r3, [r3, #0]
 8006a2c:	689b      	ldr	r3, [r3, #8]
 8006a2e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a32:	2b40      	cmp	r3, #64	@ 0x40
 8006a34:	d005      	beq.n	8006a42 <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8006a36:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8006a3a:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8006a3e:	2b00      	cmp	r3, #0
 8006a40:	d054      	beq.n	8006aec <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8006a42:	6878      	ldr	r0, [r7, #4]
 8006a44:	f000 ffcd 	bl	80079e2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006a48:	687b      	ldr	r3, [r7, #4]
 8006a4a:	681b      	ldr	r3, [r3, #0]
 8006a4c:	689b      	ldr	r3, [r3, #8]
 8006a4e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006a52:	2b40      	cmp	r3, #64	@ 0x40
 8006a54:	d146      	bne.n	8006ae4 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006a56:	687b      	ldr	r3, [r7, #4]
 8006a58:	681b      	ldr	r3, [r3, #0]
 8006a5a:	3308      	adds	r3, #8
 8006a5c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006a60:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8006a64:	e853 3f00 	ldrex	r3, [r3]
 8006a68:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8006a6c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8006a70:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006a74:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8006a78:	687b      	ldr	r3, [r7, #4]
 8006a7a:	681b      	ldr	r3, [r3, #0]
 8006a7c:	3308      	adds	r3, #8
 8006a7e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8006a82:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8006a86:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006a8a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8006a8e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8006a92:	e841 2300 	strex	r3, r2, [r1]
 8006a96:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8006a9a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8006a9e:	2b00      	cmp	r3, #0
 8006aa0:	d1d9      	bne.n	8006a56 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8006aa2:	687b      	ldr	r3, [r7, #4]
 8006aa4:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006aa8:	2b00      	cmp	r3, #0
 8006aaa:	d017      	beq.n	8006adc <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8006aac:	687b      	ldr	r3, [r7, #4]
 8006aae:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ab2:	4a15      	ldr	r2, [pc, #84]	@ (8006b08 <HAL_UART_IRQHandler+0x2c0>)
 8006ab4:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8006ab6:	687b      	ldr	r3, [r7, #4]
 8006ab8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006abc:	4618      	mov	r0, r3
 8006abe:	f7fc f8d5 	bl	8002c6c <HAL_DMA_Abort_IT>
 8006ac2:	4603      	mov	r3, r0
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d019      	beq.n	8006afc <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8006ac8:	687b      	ldr	r3, [r7, #4]
 8006aca:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006ace:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006ad0:	687a      	ldr	r2, [r7, #4]
 8006ad2:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8006ad6:	4610      	mov	r0, r2
 8006ad8:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ada:	e00f      	b.n	8006afc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8006adc:	6878      	ldr	r0, [r7, #4]
 8006ade:	f7fa fe5b 	bl	8001798 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006ae2:	e00b      	b.n	8006afc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8006ae4:	6878      	ldr	r0, [r7, #4]
 8006ae6:	f7fa fe57 	bl	8001798 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006aea:	e007      	b.n	8006afc <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8006aec:	6878      	ldr	r0, [r7, #4]
 8006aee:	f7fa fe53 	bl	8001798 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8006af2:	687b      	ldr	r3, [r7, #4]
 8006af4:	2200      	movs	r2, #0
 8006af6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8006afa:	e1dc      	b.n	8006eb6 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006afc:	bf00      	nop
    return;
 8006afe:	e1da      	b.n	8006eb6 <HAL_UART_IRQHandler+0x66e>
 8006b00:	10000001 	.word	0x10000001
 8006b04:	04000120 	.word	0x04000120
 8006b08:	08007d4f 	.word	0x08007d4f

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8006b0c:	687b      	ldr	r3, [r7, #4]
 8006b0e:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8006b10:	2b01      	cmp	r3, #1
 8006b12:	f040 8170 	bne.w	8006df6 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8006b16:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006b1a:	f003 0310 	and.w	r3, r3, #16
 8006b1e:	2b00      	cmp	r3, #0
 8006b20:	f000 8169 	beq.w	8006df6 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8006b24:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006b28:	f003 0310 	and.w	r3, r3, #16
 8006b2c:	2b00      	cmp	r3, #0
 8006b2e:	f000 8162 	beq.w	8006df6 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8006b32:	687b      	ldr	r3, [r7, #4]
 8006b34:	681b      	ldr	r3, [r3, #0]
 8006b36:	2210      	movs	r2, #16
 8006b38:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8006b3a:	687b      	ldr	r3, [r7, #4]
 8006b3c:	681b      	ldr	r3, [r3, #0]
 8006b3e:	689b      	ldr	r3, [r3, #8]
 8006b40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b44:	2b40      	cmp	r3, #64	@ 0x40
 8006b46:	f040 80d8 	bne.w	8006cfa <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8006b4a:	687b      	ldr	r3, [r7, #4]
 8006b4c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b50:	681b      	ldr	r3, [r3, #0]
 8006b52:	685b      	ldr	r3, [r3, #4]
 8006b54:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8006b58:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8006b5c:	2b00      	cmp	r3, #0
 8006b5e:	f000 80af 	beq.w	8006cc0 <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8006b62:	687b      	ldr	r3, [r7, #4]
 8006b64:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006b68:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b6c:	429a      	cmp	r2, r3
 8006b6e:	f080 80a7 	bcs.w	8006cc0 <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8006b72:	687b      	ldr	r3, [r7, #4]
 8006b74:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006b78:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006b7c:	687b      	ldr	r3, [r7, #4]
 8006b7e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006b82:	681b      	ldr	r3, [r3, #0]
 8006b84:	681b      	ldr	r3, [r3, #0]
 8006b86:	f003 0320 	and.w	r3, r3, #32
 8006b8a:	2b00      	cmp	r3, #0
 8006b8c:	f040 8087 	bne.w	8006c9e <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006b98:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8006b9c:	e853 3f00 	ldrex	r3, [r3]
 8006ba0:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8006ba4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8006ba8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8006bac:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8006bb0:	687b      	ldr	r3, [r7, #4]
 8006bb2:	681b      	ldr	r3, [r3, #0]
 8006bb4:	461a      	mov	r2, r3
 8006bb6:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8006bba:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8006bbe:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006bc2:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8006bc6:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8006bca:	e841 2300 	strex	r3, r2, [r1]
 8006bce:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8006bd2:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8006bd6:	2b00      	cmp	r3, #0
 8006bd8:	d1da      	bne.n	8006b90 <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	681b      	ldr	r3, [r3, #0]
 8006bde:	3308      	adds	r3, #8
 8006be0:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006be2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006be4:	e853 3f00 	ldrex	r3, [r3]
 8006be8:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8006bea:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8006bec:	f023 0301 	bic.w	r3, r3, #1
 8006bf0:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	681b      	ldr	r3, [r3, #0]
 8006bf8:	3308      	adds	r3, #8
 8006bfa:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8006bfe:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8006c02:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c04:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8006c06:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8006c0a:	e841 2300 	strex	r3, r2, [r1]
 8006c0e:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8006c10:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8006c12:	2b00      	cmp	r3, #0
 8006c14:	d1e1      	bne.n	8006bda <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8006c16:	687b      	ldr	r3, [r7, #4]
 8006c18:	681b      	ldr	r3, [r3, #0]
 8006c1a:	3308      	adds	r3, #8
 8006c1c:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c1e:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006c20:	e853 3f00 	ldrex	r3, [r3]
 8006c24:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8006c26:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006c28:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8006c2c:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8006c30:	687b      	ldr	r3, [r7, #4]
 8006c32:	681b      	ldr	r3, [r3, #0]
 8006c34:	3308      	adds	r3, #8
 8006c36:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8006c3a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8006c3c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c3e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8006c40:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8006c42:	e841 2300 	strex	r3, r2, [r1]
 8006c46:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8006c48:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8006c4a:	2b00      	cmp	r3, #0
 8006c4c:	d1e3      	bne.n	8006c16 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8006c4e:	687b      	ldr	r3, [r7, #4]
 8006c50:	2220      	movs	r2, #32
 8006c52:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006c56:	687b      	ldr	r3, [r7, #4]
 8006c58:	2200      	movs	r2, #0
 8006c5a:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006c5c:	687b      	ldr	r3, [r7, #4]
 8006c5e:	681b      	ldr	r3, [r3, #0]
 8006c60:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006c62:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006c64:	e853 3f00 	ldrex	r3, [r3]
 8006c68:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8006c6a:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8006c6c:	f023 0310 	bic.w	r3, r3, #16
 8006c70:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8006c74:	687b      	ldr	r3, [r7, #4]
 8006c76:	681b      	ldr	r3, [r3, #0]
 8006c78:	461a      	mov	r2, r3
 8006c7a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8006c7e:	65bb      	str	r3, [r7, #88]	@ 0x58
 8006c80:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006c82:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8006c84:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8006c86:	e841 2300 	strex	r3, r2, [r1]
 8006c8a:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8006c8c:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8006c8e:	2b00      	cmp	r3, #0
 8006c90:	d1e4      	bne.n	8006c5c <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8006c92:	687b      	ldr	r3, [r7, #4]
 8006c94:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006c98:	4618      	mov	r0, r3
 8006c9a:	f7fb ff8e 	bl	8002bba <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006c9e:	687b      	ldr	r3, [r7, #4]
 8006ca0:	2202      	movs	r2, #2
 8006ca2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8006ca4:	687b      	ldr	r3, [r7, #4]
 8006ca6:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006caa:	687b      	ldr	r3, [r7, #4]
 8006cac:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006cb0:	b29b      	uxth	r3, r3
 8006cb2:	1ad3      	subs	r3, r2, r3
 8006cb4:	b29b      	uxth	r3, r3
 8006cb6:	4619      	mov	r1, r3
 8006cb8:	6878      	ldr	r0, [r7, #4]
 8006cba:	f7fa fca5 	bl	8001608 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8006cbe:	e0fc      	b.n	8006eba <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8006cc0:	687b      	ldr	r3, [r7, #4]
 8006cc2:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006cc6:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8006cca:	429a      	cmp	r2, r3
 8006ccc:	f040 80f5 	bne.w	8006eba <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8006cd0:	687b      	ldr	r3, [r7, #4]
 8006cd2:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8006cd6:	681b      	ldr	r3, [r3, #0]
 8006cd8:	681b      	ldr	r3, [r3, #0]
 8006cda:	f003 0320 	and.w	r3, r3, #32
 8006cde:	2b20      	cmp	r3, #32
 8006ce0:	f040 80eb 	bne.w	8006eba <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006ce4:	687b      	ldr	r3, [r7, #4]
 8006ce6:	2202      	movs	r2, #2
 8006ce8:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8006cea:	687b      	ldr	r3, [r7, #4]
 8006cec:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8006cf0:	4619      	mov	r1, r3
 8006cf2:	6878      	ldr	r0, [r7, #4]
 8006cf4:	f7fa fc88 	bl	8001608 <HAL_UARTEx_RxEventCallback>
      return;
 8006cf8:	e0df      	b.n	8006eba <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8006cfa:	687b      	ldr	r3, [r7, #4]
 8006cfc:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8006d00:	687b      	ldr	r3, [r7, #4]
 8006d02:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006d06:	b29b      	uxth	r3, r3
 8006d08:	1ad3      	subs	r3, r2, r3
 8006d0a:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8006d0e:	687b      	ldr	r3, [r7, #4]
 8006d10:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8006d14:	b29b      	uxth	r3, r3
 8006d16:	2b00      	cmp	r3, #0
 8006d18:	f000 80d1 	beq.w	8006ebe <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8006d1c:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006d20:	2b00      	cmp	r3, #0
 8006d22:	f000 80cc 	beq.w	8006ebe <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8006d26:	687b      	ldr	r3, [r7, #4]
 8006d28:	681b      	ldr	r3, [r3, #0]
 8006d2a:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d2c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006d2e:	e853 3f00 	ldrex	r3, [r3]
 8006d32:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8006d34:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006d36:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8006d3a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8006d3e:	687b      	ldr	r3, [r7, #4]
 8006d40:	681b      	ldr	r3, [r3, #0]
 8006d42:	461a      	mov	r2, r3
 8006d44:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8006d48:	647b      	str	r3, [r7, #68]	@ 0x44
 8006d4a:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d4c:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8006d4e:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8006d50:	e841 2300 	strex	r3, r2, [r1]
 8006d54:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8006d56:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006d58:	2b00      	cmp	r3, #0
 8006d5a:	d1e4      	bne.n	8006d26 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8006d5c:	687b      	ldr	r3, [r7, #4]
 8006d5e:	681b      	ldr	r3, [r3, #0]
 8006d60:	3308      	adds	r3, #8
 8006d62:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006d64:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8006d66:	e853 3f00 	ldrex	r3, [r3]
 8006d6a:	623b      	str	r3, [r7, #32]
   return(result);
 8006d6c:	6a3b      	ldr	r3, [r7, #32]
 8006d6e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006d72:	f023 0301 	bic.w	r3, r3, #1
 8006d76:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8006d7a:	687b      	ldr	r3, [r7, #4]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	3308      	adds	r3, #8
 8006d80:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8006d84:	633a      	str	r2, [r7, #48]	@ 0x30
 8006d86:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006d88:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006d8a:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8006d8c:	e841 2300 	strex	r3, r2, [r1]
 8006d90:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8006d92:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006d94:	2b00      	cmp	r3, #0
 8006d96:	d1e1      	bne.n	8006d5c <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8006d98:	687b      	ldr	r3, [r7, #4]
 8006d9a:	2220      	movs	r2, #32
 8006d9c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	2200      	movs	r2, #0
 8006da4:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8006da6:	687b      	ldr	r3, [r7, #4]
 8006da8:	2200      	movs	r2, #0
 8006daa:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8006dac:	687b      	ldr	r3, [r7, #4]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8006db2:	693b      	ldr	r3, [r7, #16]
 8006db4:	e853 3f00 	ldrex	r3, [r3]
 8006db8:	60fb      	str	r3, [r7, #12]
   return(result);
 8006dba:	68fb      	ldr	r3, [r7, #12]
 8006dbc:	f023 0310 	bic.w	r3, r3, #16
 8006dc0:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8006dc4:	687b      	ldr	r3, [r7, #4]
 8006dc6:	681b      	ldr	r3, [r3, #0]
 8006dc8:	461a      	mov	r2, r3
 8006dca:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8006dce:	61fb      	str	r3, [r7, #28]
 8006dd0:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8006dd2:	69b9      	ldr	r1, [r7, #24]
 8006dd4:	69fa      	ldr	r2, [r7, #28]
 8006dd6:	e841 2300 	strex	r3, r2, [r1]
 8006dda:	617b      	str	r3, [r7, #20]
   return(result);
 8006ddc:	697b      	ldr	r3, [r7, #20]
 8006dde:	2b00      	cmp	r3, #0
 8006de0:	d1e4      	bne.n	8006dac <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8006de2:	687b      	ldr	r3, [r7, #4]
 8006de4:	2202      	movs	r2, #2
 8006de6:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8006de8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8006dec:	4619      	mov	r1, r3
 8006dee:	6878      	ldr	r0, [r7, #4]
 8006df0:	f7fa fc0a 	bl	8001608 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8006df4:	e063      	b.n	8006ebe <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8006df6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006dfa:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006dfe:	2b00      	cmp	r3, #0
 8006e00:	d00e      	beq.n	8006e20 <HAL_UART_IRQHandler+0x5d8>
 8006e02:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e06:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006e0a:	2b00      	cmp	r3, #0
 8006e0c:	d008      	beq.n	8006e20 <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8006e0e:	687b      	ldr	r3, [r7, #4]
 8006e10:	681b      	ldr	r3, [r3, #0]
 8006e12:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8006e16:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8006e18:	6878      	ldr	r0, [r7, #4]
 8006e1a:	f000 ffd5 	bl	8007dc8 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006e1e:	e051      	b.n	8006ec4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8006e20:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e24:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e28:	2b00      	cmp	r3, #0
 8006e2a:	d014      	beq.n	8006e56 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8006e2c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e30:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006e34:	2b00      	cmp	r3, #0
 8006e36:	d105      	bne.n	8006e44 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8006e38:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8006e3c:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e40:	2b00      	cmp	r3, #0
 8006e42:	d008      	beq.n	8006e56 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8006e44:	687b      	ldr	r3, [r7, #4]
 8006e46:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006e48:	2b00      	cmp	r3, #0
 8006e4a:	d03a      	beq.n	8006ec2 <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8006e4c:	687b      	ldr	r3, [r7, #4]
 8006e4e:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8006e50:	6878      	ldr	r0, [r7, #4]
 8006e52:	4798      	blx	r3
    }
    return;
 8006e54:	e035      	b.n	8006ec2 <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8006e56:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e5a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e5e:	2b00      	cmp	r3, #0
 8006e60:	d009      	beq.n	8006e76 <HAL_UART_IRQHandler+0x62e>
 8006e62:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e66:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006e6a:	2b00      	cmp	r3, #0
 8006e6c:	d003      	beq.n	8006e76 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 8006e6e:	6878      	ldr	r0, [r7, #4]
 8006e70:	f000 ff7f 	bl	8007d72 <UART_EndTransmit_IT>
    return;
 8006e74:	e026      	b.n	8006ec4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8006e76:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e7a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006e7e:	2b00      	cmp	r3, #0
 8006e80:	d009      	beq.n	8006e96 <HAL_UART_IRQHandler+0x64e>
 8006e82:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006e86:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	d003      	beq.n	8006e96 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 8006e8e:	6878      	ldr	r0, [r7, #4]
 8006e90:	f000 ffae 	bl	8007df0 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006e94:	e016      	b.n	8006ec4 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8006e96:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8006e9a:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006e9e:	2b00      	cmp	r3, #0
 8006ea0:	d010      	beq.n	8006ec4 <HAL_UART_IRQHandler+0x67c>
 8006ea2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8006ea6:	2b00      	cmp	r3, #0
 8006ea8:	da0c      	bge.n	8006ec4 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8006eaa:	6878      	ldr	r0, [r7, #4]
 8006eac:	f000 ff96 	bl	8007ddc <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8006eb0:	e008      	b.n	8006ec4 <HAL_UART_IRQHandler+0x67c>
      return;
 8006eb2:	bf00      	nop
 8006eb4:	e006      	b.n	8006ec4 <HAL_UART_IRQHandler+0x67c>
    return;
 8006eb6:	bf00      	nop
 8006eb8:	e004      	b.n	8006ec4 <HAL_UART_IRQHandler+0x67c>
      return;
 8006eba:	bf00      	nop
 8006ebc:	e002      	b.n	8006ec4 <HAL_UART_IRQHandler+0x67c>
      return;
 8006ebe:	bf00      	nop
 8006ec0:	e000      	b.n	8006ec4 <HAL_UART_IRQHandler+0x67c>
    return;
 8006ec2:	bf00      	nop
  }
}
 8006ec4:	37e8      	adds	r7, #232	@ 0xe8
 8006ec6:	46bd      	mov	sp, r7
 8006ec8:	bd80      	pop	{r7, pc}
 8006eca:	bf00      	nop

08006ecc <HAL_UART_TxHalfCpltCallback>:
  * @brief  Tx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006ecc:	b480      	push	{r7}
 8006ece:	b083      	sub	sp, #12
 8006ed0:	af00      	add	r7, sp, #0
 8006ed2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxHalfCpltCallback can be implemented in the user file.
   */
}
 8006ed4:	bf00      	nop
 8006ed6:	370c      	adds	r7, #12
 8006ed8:	46bd      	mov	sp, r7
 8006eda:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ede:	4770      	bx	lr

08006ee0 <HAL_UART_RxCpltCallback>:
  * @brief  Rx Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8006ee0:	b480      	push	{r7}
 8006ee2:	b083      	sub	sp, #12
 8006ee4:	af00      	add	r7, sp, #0
 8006ee6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_RxCpltCallback can be implemented in the user file.
   */
}
 8006ee8:	bf00      	nop
 8006eea:	370c      	adds	r7, #12
 8006eec:	46bd      	mov	sp, r7
 8006eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006ef2:	4770      	bx	lr

08006ef4 <HAL_UART_RxHalfCpltCallback>:
  * @brief  Rx Half Transfer completed callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_RxHalfCpltCallback(UART_HandleTypeDef *huart)
{
 8006ef4:	b480      	push	{r7}
 8006ef6:	b083      	sub	sp, #12
 8006ef8:	af00      	add	r7, sp, #0
 8006efa:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_RxHalfCpltCallback can be implemented in the user file.
   */
}
 8006efc:	bf00      	nop
 8006efe:	370c      	adds	r7, #12
 8006f00:	46bd      	mov	sp, r7
 8006f02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006f06:	4770      	bx	lr

08006f08 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 8006f08:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006f0c:	b08c      	sub	sp, #48	@ 0x30
 8006f0e:	af00      	add	r7, sp, #0
 8006f10:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 8006f12:	2300      	movs	r3, #0
 8006f14:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 8006f18:	697b      	ldr	r3, [r7, #20]
 8006f1a:	689a      	ldr	r2, [r3, #8]
 8006f1c:	697b      	ldr	r3, [r7, #20]
 8006f1e:	691b      	ldr	r3, [r3, #16]
 8006f20:	431a      	orrs	r2, r3
 8006f22:	697b      	ldr	r3, [r7, #20]
 8006f24:	695b      	ldr	r3, [r3, #20]
 8006f26:	431a      	orrs	r2, r3
 8006f28:	697b      	ldr	r3, [r7, #20]
 8006f2a:	69db      	ldr	r3, [r3, #28]
 8006f2c:	4313      	orrs	r3, r2
 8006f2e:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8006f30:	697b      	ldr	r3, [r7, #20]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	681a      	ldr	r2, [r3, #0]
 8006f36:	4bab      	ldr	r3, [pc, #684]	@ (80071e4 <UART_SetConfig+0x2dc>)
 8006f38:	4013      	ands	r3, r2
 8006f3a:	697a      	ldr	r2, [r7, #20]
 8006f3c:	6812      	ldr	r2, [r2, #0]
 8006f3e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f40:	430b      	orrs	r3, r1
 8006f42:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8006f44:	697b      	ldr	r3, [r7, #20]
 8006f46:	681b      	ldr	r3, [r3, #0]
 8006f48:	685b      	ldr	r3, [r3, #4]
 8006f4a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 8006f4e:	697b      	ldr	r3, [r7, #20]
 8006f50:	68da      	ldr	r2, [r3, #12]
 8006f52:	697b      	ldr	r3, [r7, #20]
 8006f54:	681b      	ldr	r3, [r3, #0]
 8006f56:	430a      	orrs	r2, r1
 8006f58:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 8006f5a:	697b      	ldr	r3, [r7, #20]
 8006f5c:	699b      	ldr	r3, [r3, #24]
 8006f5e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8006f60:	697b      	ldr	r3, [r7, #20]
 8006f62:	681b      	ldr	r3, [r3, #0]
 8006f64:	4aa0      	ldr	r2, [pc, #640]	@ (80071e8 <UART_SetConfig+0x2e0>)
 8006f66:	4293      	cmp	r3, r2
 8006f68:	d004      	beq.n	8006f74 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 8006f6a:	697b      	ldr	r3, [r7, #20]
 8006f6c:	6a1b      	ldr	r3, [r3, #32]
 8006f6e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8006f70:	4313      	orrs	r3, r2
 8006f72:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8006f74:	697b      	ldr	r3, [r7, #20]
 8006f76:	681b      	ldr	r3, [r3, #0]
 8006f78:	689b      	ldr	r3, [r3, #8]
 8006f7a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 8006f7e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8006f82:	697a      	ldr	r2, [r7, #20]
 8006f84:	6812      	ldr	r2, [r2, #0]
 8006f86:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8006f88:	430b      	orrs	r3, r1
 8006f8a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8006f8c:	697b      	ldr	r3, [r7, #20]
 8006f8e:	681b      	ldr	r3, [r3, #0]
 8006f90:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f92:	f023 010f 	bic.w	r1, r3, #15
 8006f96:	697b      	ldr	r3, [r7, #20]
 8006f98:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8006f9a:	697b      	ldr	r3, [r7, #20]
 8006f9c:	681b      	ldr	r3, [r3, #0]
 8006f9e:	430a      	orrs	r2, r1
 8006fa0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8006fa2:	697b      	ldr	r3, [r7, #20]
 8006fa4:	681b      	ldr	r3, [r3, #0]
 8006fa6:	4a91      	ldr	r2, [pc, #580]	@ (80071ec <UART_SetConfig+0x2e4>)
 8006fa8:	4293      	cmp	r3, r2
 8006faa:	d125      	bne.n	8006ff8 <UART_SetConfig+0xf0>
 8006fac:	4b90      	ldr	r3, [pc, #576]	@ (80071f0 <UART_SetConfig+0x2e8>)
 8006fae:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006fb2:	f003 0303 	and.w	r3, r3, #3
 8006fb6:	2b03      	cmp	r3, #3
 8006fb8:	d81a      	bhi.n	8006ff0 <UART_SetConfig+0xe8>
 8006fba:	a201      	add	r2, pc, #4	@ (adr r2, 8006fc0 <UART_SetConfig+0xb8>)
 8006fbc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006fc0:	08006fd1 	.word	0x08006fd1
 8006fc4:	08006fe1 	.word	0x08006fe1
 8006fc8:	08006fd9 	.word	0x08006fd9
 8006fcc:	08006fe9 	.word	0x08006fe9
 8006fd0:	2301      	movs	r3, #1
 8006fd2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fd6:	e0d6      	b.n	8007186 <UART_SetConfig+0x27e>
 8006fd8:	2302      	movs	r3, #2
 8006fda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fde:	e0d2      	b.n	8007186 <UART_SetConfig+0x27e>
 8006fe0:	2304      	movs	r3, #4
 8006fe2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fe6:	e0ce      	b.n	8007186 <UART_SetConfig+0x27e>
 8006fe8:	2308      	movs	r3, #8
 8006fea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006fee:	e0ca      	b.n	8007186 <UART_SetConfig+0x27e>
 8006ff0:	2310      	movs	r3, #16
 8006ff2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8006ff6:	e0c6      	b.n	8007186 <UART_SetConfig+0x27e>
 8006ff8:	697b      	ldr	r3, [r7, #20]
 8006ffa:	681b      	ldr	r3, [r3, #0]
 8006ffc:	4a7d      	ldr	r2, [pc, #500]	@ (80071f4 <UART_SetConfig+0x2ec>)
 8006ffe:	4293      	cmp	r3, r2
 8007000:	d138      	bne.n	8007074 <UART_SetConfig+0x16c>
 8007002:	4b7b      	ldr	r3, [pc, #492]	@ (80071f0 <UART_SetConfig+0x2e8>)
 8007004:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007008:	f003 030c 	and.w	r3, r3, #12
 800700c:	2b0c      	cmp	r3, #12
 800700e:	d82d      	bhi.n	800706c <UART_SetConfig+0x164>
 8007010:	a201      	add	r2, pc, #4	@ (adr r2, 8007018 <UART_SetConfig+0x110>)
 8007012:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8007016:	bf00      	nop
 8007018:	0800704d 	.word	0x0800704d
 800701c:	0800706d 	.word	0x0800706d
 8007020:	0800706d 	.word	0x0800706d
 8007024:	0800706d 	.word	0x0800706d
 8007028:	0800705d 	.word	0x0800705d
 800702c:	0800706d 	.word	0x0800706d
 8007030:	0800706d 	.word	0x0800706d
 8007034:	0800706d 	.word	0x0800706d
 8007038:	08007055 	.word	0x08007055
 800703c:	0800706d 	.word	0x0800706d
 8007040:	0800706d 	.word	0x0800706d
 8007044:	0800706d 	.word	0x0800706d
 8007048:	08007065 	.word	0x08007065
 800704c:	2300      	movs	r3, #0
 800704e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007052:	e098      	b.n	8007186 <UART_SetConfig+0x27e>
 8007054:	2302      	movs	r3, #2
 8007056:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800705a:	e094      	b.n	8007186 <UART_SetConfig+0x27e>
 800705c:	2304      	movs	r3, #4
 800705e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007062:	e090      	b.n	8007186 <UART_SetConfig+0x27e>
 8007064:	2308      	movs	r3, #8
 8007066:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800706a:	e08c      	b.n	8007186 <UART_SetConfig+0x27e>
 800706c:	2310      	movs	r3, #16
 800706e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007072:	e088      	b.n	8007186 <UART_SetConfig+0x27e>
 8007074:	697b      	ldr	r3, [r7, #20]
 8007076:	681b      	ldr	r3, [r3, #0]
 8007078:	4a5f      	ldr	r2, [pc, #380]	@ (80071f8 <UART_SetConfig+0x2f0>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d125      	bne.n	80070ca <UART_SetConfig+0x1c2>
 800707e:	4b5c      	ldr	r3, [pc, #368]	@ (80071f0 <UART_SetConfig+0x2e8>)
 8007080:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007084:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8007088:	2b30      	cmp	r3, #48	@ 0x30
 800708a:	d016      	beq.n	80070ba <UART_SetConfig+0x1b2>
 800708c:	2b30      	cmp	r3, #48	@ 0x30
 800708e:	d818      	bhi.n	80070c2 <UART_SetConfig+0x1ba>
 8007090:	2b20      	cmp	r3, #32
 8007092:	d00a      	beq.n	80070aa <UART_SetConfig+0x1a2>
 8007094:	2b20      	cmp	r3, #32
 8007096:	d814      	bhi.n	80070c2 <UART_SetConfig+0x1ba>
 8007098:	2b00      	cmp	r3, #0
 800709a:	d002      	beq.n	80070a2 <UART_SetConfig+0x19a>
 800709c:	2b10      	cmp	r3, #16
 800709e:	d008      	beq.n	80070b2 <UART_SetConfig+0x1aa>
 80070a0:	e00f      	b.n	80070c2 <UART_SetConfig+0x1ba>
 80070a2:	2300      	movs	r3, #0
 80070a4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070a8:	e06d      	b.n	8007186 <UART_SetConfig+0x27e>
 80070aa:	2302      	movs	r3, #2
 80070ac:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070b0:	e069      	b.n	8007186 <UART_SetConfig+0x27e>
 80070b2:	2304      	movs	r3, #4
 80070b4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070b8:	e065      	b.n	8007186 <UART_SetConfig+0x27e>
 80070ba:	2308      	movs	r3, #8
 80070bc:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070c0:	e061      	b.n	8007186 <UART_SetConfig+0x27e>
 80070c2:	2310      	movs	r3, #16
 80070c4:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070c8:	e05d      	b.n	8007186 <UART_SetConfig+0x27e>
 80070ca:	697b      	ldr	r3, [r7, #20]
 80070cc:	681b      	ldr	r3, [r3, #0]
 80070ce:	4a4b      	ldr	r2, [pc, #300]	@ (80071fc <UART_SetConfig+0x2f4>)
 80070d0:	4293      	cmp	r3, r2
 80070d2:	d125      	bne.n	8007120 <UART_SetConfig+0x218>
 80070d4:	4b46      	ldr	r3, [pc, #280]	@ (80071f0 <UART_SetConfig+0x2e8>)
 80070d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80070da:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80070de:	2bc0      	cmp	r3, #192	@ 0xc0
 80070e0:	d016      	beq.n	8007110 <UART_SetConfig+0x208>
 80070e2:	2bc0      	cmp	r3, #192	@ 0xc0
 80070e4:	d818      	bhi.n	8007118 <UART_SetConfig+0x210>
 80070e6:	2b80      	cmp	r3, #128	@ 0x80
 80070e8:	d00a      	beq.n	8007100 <UART_SetConfig+0x1f8>
 80070ea:	2b80      	cmp	r3, #128	@ 0x80
 80070ec:	d814      	bhi.n	8007118 <UART_SetConfig+0x210>
 80070ee:	2b00      	cmp	r3, #0
 80070f0:	d002      	beq.n	80070f8 <UART_SetConfig+0x1f0>
 80070f2:	2b40      	cmp	r3, #64	@ 0x40
 80070f4:	d008      	beq.n	8007108 <UART_SetConfig+0x200>
 80070f6:	e00f      	b.n	8007118 <UART_SetConfig+0x210>
 80070f8:	2300      	movs	r3, #0
 80070fa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80070fe:	e042      	b.n	8007186 <UART_SetConfig+0x27e>
 8007100:	2302      	movs	r3, #2
 8007102:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007106:	e03e      	b.n	8007186 <UART_SetConfig+0x27e>
 8007108:	2304      	movs	r3, #4
 800710a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800710e:	e03a      	b.n	8007186 <UART_SetConfig+0x27e>
 8007110:	2308      	movs	r3, #8
 8007112:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007116:	e036      	b.n	8007186 <UART_SetConfig+0x27e>
 8007118:	2310      	movs	r3, #16
 800711a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800711e:	e032      	b.n	8007186 <UART_SetConfig+0x27e>
 8007120:	697b      	ldr	r3, [r7, #20]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	4a30      	ldr	r2, [pc, #192]	@ (80071e8 <UART_SetConfig+0x2e0>)
 8007126:	4293      	cmp	r3, r2
 8007128:	d12a      	bne.n	8007180 <UART_SetConfig+0x278>
 800712a:	4b31      	ldr	r3, [pc, #196]	@ (80071f0 <UART_SetConfig+0x2e8>)
 800712c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007130:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8007134:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8007138:	d01a      	beq.n	8007170 <UART_SetConfig+0x268>
 800713a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800713e:	d81b      	bhi.n	8007178 <UART_SetConfig+0x270>
 8007140:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007144:	d00c      	beq.n	8007160 <UART_SetConfig+0x258>
 8007146:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800714a:	d815      	bhi.n	8007178 <UART_SetConfig+0x270>
 800714c:	2b00      	cmp	r3, #0
 800714e:	d003      	beq.n	8007158 <UART_SetConfig+0x250>
 8007150:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8007154:	d008      	beq.n	8007168 <UART_SetConfig+0x260>
 8007156:	e00f      	b.n	8007178 <UART_SetConfig+0x270>
 8007158:	2300      	movs	r3, #0
 800715a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800715e:	e012      	b.n	8007186 <UART_SetConfig+0x27e>
 8007160:	2302      	movs	r3, #2
 8007162:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007166:	e00e      	b.n	8007186 <UART_SetConfig+0x27e>
 8007168:	2304      	movs	r3, #4
 800716a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800716e:	e00a      	b.n	8007186 <UART_SetConfig+0x27e>
 8007170:	2308      	movs	r3, #8
 8007172:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8007176:	e006      	b.n	8007186 <UART_SetConfig+0x27e>
 8007178:	2310      	movs	r3, #16
 800717a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800717e:	e002      	b.n	8007186 <UART_SetConfig+0x27e>
 8007180:	2310      	movs	r3, #16
 8007182:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8007186:	697b      	ldr	r3, [r7, #20]
 8007188:	681b      	ldr	r3, [r3, #0]
 800718a:	4a17      	ldr	r2, [pc, #92]	@ (80071e8 <UART_SetConfig+0x2e0>)
 800718c:	4293      	cmp	r3, r2
 800718e:	f040 80a8 	bne.w	80072e2 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8007192:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8007196:	2b08      	cmp	r3, #8
 8007198:	d834      	bhi.n	8007204 <UART_SetConfig+0x2fc>
 800719a:	a201      	add	r2, pc, #4	@ (adr r2, 80071a0 <UART_SetConfig+0x298>)
 800719c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80071a0:	080071c5 	.word	0x080071c5
 80071a4:	08007205 	.word	0x08007205
 80071a8:	080071cd 	.word	0x080071cd
 80071ac:	08007205 	.word	0x08007205
 80071b0:	080071d3 	.word	0x080071d3
 80071b4:	08007205 	.word	0x08007205
 80071b8:	08007205 	.word	0x08007205
 80071bc:	08007205 	.word	0x08007205
 80071c0:	080071db 	.word	0x080071db
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80071c4:	f7ff f80e 	bl	80061e4 <HAL_RCC_GetPCLK1Freq>
 80071c8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80071ca:	e021      	b.n	8007210 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80071cc:	4b0c      	ldr	r3, [pc, #48]	@ (8007200 <UART_SetConfig+0x2f8>)
 80071ce:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80071d0:	e01e      	b.n	8007210 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80071d2:	f7fe ff99 	bl	8006108 <HAL_RCC_GetSysClockFreq>
 80071d6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80071d8:	e01a      	b.n	8007210 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80071da:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80071de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80071e0:	e016      	b.n	8007210 <UART_SetConfig+0x308>
 80071e2:	bf00      	nop
 80071e4:	cfff69f3 	.word	0xcfff69f3
 80071e8:	40008000 	.word	0x40008000
 80071ec:	40013800 	.word	0x40013800
 80071f0:	40021000 	.word	0x40021000
 80071f4:	40004400 	.word	0x40004400
 80071f8:	40004800 	.word	0x40004800
 80071fc:	40004c00 	.word	0x40004c00
 8007200:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 8007204:	2300      	movs	r3, #0
 8007206:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 8007208:	2301      	movs	r3, #1
 800720a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800720e:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8007210:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007212:	2b00      	cmp	r3, #0
 8007214:	f000 812a 	beq.w	800746c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 8007218:	697b      	ldr	r3, [r7, #20]
 800721a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800721c:	4a9e      	ldr	r2, [pc, #632]	@ (8007498 <UART_SetConfig+0x590>)
 800721e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007222:	461a      	mov	r2, r3
 8007224:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007226:	fbb3 f3f2 	udiv	r3, r3, r2
 800722a:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800722c:	697b      	ldr	r3, [r7, #20]
 800722e:	685a      	ldr	r2, [r3, #4]
 8007230:	4613      	mov	r3, r2
 8007232:	005b      	lsls	r3, r3, #1
 8007234:	4413      	add	r3, r2
 8007236:	69ba      	ldr	r2, [r7, #24]
 8007238:	429a      	cmp	r2, r3
 800723a:	d305      	bcc.n	8007248 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800723c:	697b      	ldr	r3, [r7, #20]
 800723e:	685b      	ldr	r3, [r3, #4]
 8007240:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8007242:	69ba      	ldr	r2, [r7, #24]
 8007244:	429a      	cmp	r2, r3
 8007246:	d903      	bls.n	8007250 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8007248:	2301      	movs	r3, #1
 800724a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800724e:	e10d      	b.n	800746c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007250:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007252:	2200      	movs	r2, #0
 8007254:	60bb      	str	r3, [r7, #8]
 8007256:	60fa      	str	r2, [r7, #12]
 8007258:	697b      	ldr	r3, [r7, #20]
 800725a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800725c:	4a8e      	ldr	r2, [pc, #568]	@ (8007498 <UART_SetConfig+0x590>)
 800725e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007262:	b29b      	uxth	r3, r3
 8007264:	2200      	movs	r2, #0
 8007266:	603b      	str	r3, [r7, #0]
 8007268:	607a      	str	r2, [r7, #4]
 800726a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800726e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8007272:	f7f8 ffd1 	bl	8000218 <__aeabi_uldivmod>
 8007276:	4602      	mov	r2, r0
 8007278:	460b      	mov	r3, r1
 800727a:	4610      	mov	r0, r2
 800727c:	4619      	mov	r1, r3
 800727e:	f04f 0200 	mov.w	r2, #0
 8007282:	f04f 0300 	mov.w	r3, #0
 8007286:	020b      	lsls	r3, r1, #8
 8007288:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800728c:	0202      	lsls	r2, r0, #8
 800728e:	6979      	ldr	r1, [r7, #20]
 8007290:	6849      	ldr	r1, [r1, #4]
 8007292:	0849      	lsrs	r1, r1, #1
 8007294:	2000      	movs	r0, #0
 8007296:	460c      	mov	r4, r1
 8007298:	4605      	mov	r5, r0
 800729a:	eb12 0804 	adds.w	r8, r2, r4
 800729e:	eb43 0905 	adc.w	r9, r3, r5
 80072a2:	697b      	ldr	r3, [r7, #20]
 80072a4:	685b      	ldr	r3, [r3, #4]
 80072a6:	2200      	movs	r2, #0
 80072a8:	469a      	mov	sl, r3
 80072aa:	4693      	mov	fp, r2
 80072ac:	4652      	mov	r2, sl
 80072ae:	465b      	mov	r3, fp
 80072b0:	4640      	mov	r0, r8
 80072b2:	4649      	mov	r1, r9
 80072b4:	f7f8 ffb0 	bl	8000218 <__aeabi_uldivmod>
 80072b8:	4602      	mov	r2, r0
 80072ba:	460b      	mov	r3, r1
 80072bc:	4613      	mov	r3, r2
 80072be:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80072c0:	6a3b      	ldr	r3, [r7, #32]
 80072c2:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 80072c6:	d308      	bcc.n	80072da <UART_SetConfig+0x3d2>
 80072c8:	6a3b      	ldr	r3, [r7, #32]
 80072ca:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80072ce:	d204      	bcs.n	80072da <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80072d0:	697b      	ldr	r3, [r7, #20]
 80072d2:	681b      	ldr	r3, [r3, #0]
 80072d4:	6a3a      	ldr	r2, [r7, #32]
 80072d6:	60da      	str	r2, [r3, #12]
 80072d8:	e0c8      	b.n	800746c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80072da:	2301      	movs	r3, #1
 80072dc:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80072e0:	e0c4      	b.n	800746c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80072e2:	697b      	ldr	r3, [r7, #20]
 80072e4:	69db      	ldr	r3, [r3, #28]
 80072e6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80072ea:	d167      	bne.n	80073bc <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80072ec:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80072f0:	2b08      	cmp	r3, #8
 80072f2:	d828      	bhi.n	8007346 <UART_SetConfig+0x43e>
 80072f4:	a201      	add	r2, pc, #4	@ (adr r2, 80072fc <UART_SetConfig+0x3f4>)
 80072f6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80072fa:	bf00      	nop
 80072fc:	08007321 	.word	0x08007321
 8007300:	08007329 	.word	0x08007329
 8007304:	08007331 	.word	0x08007331
 8007308:	08007347 	.word	0x08007347
 800730c:	08007337 	.word	0x08007337
 8007310:	08007347 	.word	0x08007347
 8007314:	08007347 	.word	0x08007347
 8007318:	08007347 	.word	0x08007347
 800731c:	0800733f 	.word	0x0800733f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8007320:	f7fe ff60 	bl	80061e4 <HAL_RCC_GetPCLK1Freq>
 8007324:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 8007326:	e014      	b.n	8007352 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8007328:	f7fe ff72 	bl	8006210 <HAL_RCC_GetPCLK2Freq>
 800732c:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800732e:	e010      	b.n	8007352 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007330:	4b5a      	ldr	r3, [pc, #360]	@ (800749c <UART_SetConfig+0x594>)
 8007332:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007334:	e00d      	b.n	8007352 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007336:	f7fe fee7 	bl	8006108 <HAL_RCC_GetSysClockFreq>
 800733a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800733c:	e009      	b.n	8007352 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800733e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007342:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007344:	e005      	b.n	8007352 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8007346:	2300      	movs	r3, #0
 8007348:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800734a:	2301      	movs	r3, #1
 800734c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007350:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8007352:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007354:	2b00      	cmp	r3, #0
 8007356:	f000 8089 	beq.w	800746c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800735a:	697b      	ldr	r3, [r7, #20]
 800735c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800735e:	4a4e      	ldr	r2, [pc, #312]	@ (8007498 <UART_SetConfig+0x590>)
 8007360:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007364:	461a      	mov	r2, r3
 8007366:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007368:	fbb3 f3f2 	udiv	r3, r3, r2
 800736c:	005a      	lsls	r2, r3, #1
 800736e:	697b      	ldr	r3, [r7, #20]
 8007370:	685b      	ldr	r3, [r3, #4]
 8007372:	085b      	lsrs	r3, r3, #1
 8007374:	441a      	add	r2, r3
 8007376:	697b      	ldr	r3, [r7, #20]
 8007378:	685b      	ldr	r3, [r3, #4]
 800737a:	fbb2 f3f3 	udiv	r3, r2, r3
 800737e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8007380:	6a3b      	ldr	r3, [r7, #32]
 8007382:	2b0f      	cmp	r3, #15
 8007384:	d916      	bls.n	80073b4 <UART_SetConfig+0x4ac>
 8007386:	6a3b      	ldr	r3, [r7, #32]
 8007388:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800738c:	d212      	bcs.n	80073b4 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800738e:	6a3b      	ldr	r3, [r7, #32]
 8007390:	b29b      	uxth	r3, r3
 8007392:	f023 030f 	bic.w	r3, r3, #15
 8007396:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8007398:	6a3b      	ldr	r3, [r7, #32]
 800739a:	085b      	lsrs	r3, r3, #1
 800739c:	b29b      	uxth	r3, r3
 800739e:	f003 0307 	and.w	r3, r3, #7
 80073a2:	b29a      	uxth	r2, r3
 80073a4:	8bfb      	ldrh	r3, [r7, #30]
 80073a6:	4313      	orrs	r3, r2
 80073a8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 80073aa:	697b      	ldr	r3, [r7, #20]
 80073ac:	681b      	ldr	r3, [r3, #0]
 80073ae:	8bfa      	ldrh	r2, [r7, #30]
 80073b0:	60da      	str	r2, [r3, #12]
 80073b2:	e05b      	b.n	800746c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 80073b4:	2301      	movs	r3, #1
 80073b6:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80073ba:	e057      	b.n	800746c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 80073bc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80073c0:	2b08      	cmp	r3, #8
 80073c2:	d828      	bhi.n	8007416 <UART_SetConfig+0x50e>
 80073c4:	a201      	add	r2, pc, #4	@ (adr r2, 80073cc <UART_SetConfig+0x4c4>)
 80073c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80073ca:	bf00      	nop
 80073cc:	080073f1 	.word	0x080073f1
 80073d0:	080073f9 	.word	0x080073f9
 80073d4:	08007401 	.word	0x08007401
 80073d8:	08007417 	.word	0x08007417
 80073dc:	08007407 	.word	0x08007407
 80073e0:	08007417 	.word	0x08007417
 80073e4:	08007417 	.word	0x08007417
 80073e8:	08007417 	.word	0x08007417
 80073ec:	0800740f 	.word	0x0800740f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80073f0:	f7fe fef8 	bl	80061e4 <HAL_RCC_GetPCLK1Freq>
 80073f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80073f6:	e014      	b.n	8007422 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80073f8:	f7fe ff0a 	bl	8006210 <HAL_RCC_GetPCLK2Freq>
 80073fc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80073fe:	e010      	b.n	8007422 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8007400:	4b26      	ldr	r3, [pc, #152]	@ (800749c <UART_SetConfig+0x594>)
 8007402:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007404:	e00d      	b.n	8007422 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8007406:	f7fe fe7f 	bl	8006108 <HAL_RCC_GetSysClockFreq>
 800740a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800740c:	e009      	b.n	8007422 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800740e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8007412:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8007414:	e005      	b.n	8007422 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 8007416:	2300      	movs	r3, #0
 8007418:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800741a:	2301      	movs	r3, #1
 800741c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8007420:	bf00      	nop
    }

    if (pclk != 0U)
 8007422:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007424:	2b00      	cmp	r3, #0
 8007426:	d021      	beq.n	800746c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8007428:	697b      	ldr	r3, [r7, #20]
 800742a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800742c:	4a1a      	ldr	r2, [pc, #104]	@ (8007498 <UART_SetConfig+0x590>)
 800742e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8007432:	461a      	mov	r2, r3
 8007434:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007436:	fbb3 f2f2 	udiv	r2, r3, r2
 800743a:	697b      	ldr	r3, [r7, #20]
 800743c:	685b      	ldr	r3, [r3, #4]
 800743e:	085b      	lsrs	r3, r3, #1
 8007440:	441a      	add	r2, r3
 8007442:	697b      	ldr	r3, [r7, #20]
 8007444:	685b      	ldr	r3, [r3, #4]
 8007446:	fbb2 f3f3 	udiv	r3, r2, r3
 800744a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800744c:	6a3b      	ldr	r3, [r7, #32]
 800744e:	2b0f      	cmp	r3, #15
 8007450:	d909      	bls.n	8007466 <UART_SetConfig+0x55e>
 8007452:	6a3b      	ldr	r3, [r7, #32]
 8007454:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8007458:	d205      	bcs.n	8007466 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800745a:	6a3b      	ldr	r3, [r7, #32]
 800745c:	b29a      	uxth	r2, r3
 800745e:	697b      	ldr	r3, [r7, #20]
 8007460:	681b      	ldr	r3, [r3, #0]
 8007462:	60da      	str	r2, [r3, #12]
 8007464:	e002      	b.n	800746c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8007466:	2301      	movs	r3, #1
 8007468:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800746c:	697b      	ldr	r3, [r7, #20]
 800746e:	2201      	movs	r2, #1
 8007470:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8007474:	697b      	ldr	r3, [r7, #20]
 8007476:	2201      	movs	r2, #1
 8007478:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800747c:	697b      	ldr	r3, [r7, #20]
 800747e:	2200      	movs	r2, #0
 8007480:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8007482:	697b      	ldr	r3, [r7, #20]
 8007484:	2200      	movs	r2, #0
 8007486:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8007488:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800748c:	4618      	mov	r0, r3
 800748e:	3730      	adds	r7, #48	@ 0x30
 8007490:	46bd      	mov	sp, r7
 8007492:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8007496:	bf00      	nop
 8007498:	08008174 	.word	0x08008174
 800749c:	00f42400 	.word	0x00f42400

080074a0 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 80074a0:	b480      	push	{r7}
 80074a2:	b083      	sub	sp, #12
 80074a4:	af00      	add	r7, sp, #0
 80074a6:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 80074a8:	687b      	ldr	r3, [r7, #4]
 80074aa:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074ac:	f003 0308 	and.w	r3, r3, #8
 80074b0:	2b00      	cmp	r3, #0
 80074b2:	d00a      	beq.n	80074ca <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 80074b4:	687b      	ldr	r3, [r7, #4]
 80074b6:	681b      	ldr	r3, [r3, #0]
 80074b8:	685b      	ldr	r3, [r3, #4]
 80074ba:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80074c2:	687b      	ldr	r3, [r7, #4]
 80074c4:	681b      	ldr	r3, [r3, #0]
 80074c6:	430a      	orrs	r2, r1
 80074c8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 80074ca:	687b      	ldr	r3, [r7, #4]
 80074cc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074ce:	f003 0301 	and.w	r3, r3, #1
 80074d2:	2b00      	cmp	r3, #0
 80074d4:	d00a      	beq.n	80074ec <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80074d6:	687b      	ldr	r3, [r7, #4]
 80074d8:	681b      	ldr	r3, [r3, #0]
 80074da:	685b      	ldr	r3, [r3, #4]
 80074dc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80074e4:	687b      	ldr	r3, [r7, #4]
 80074e6:	681b      	ldr	r3, [r3, #0]
 80074e8:	430a      	orrs	r2, r1
 80074ea:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80074ec:	687b      	ldr	r3, [r7, #4]
 80074ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80074f0:	f003 0302 	and.w	r3, r3, #2
 80074f4:	2b00      	cmp	r3, #0
 80074f6:	d00a      	beq.n	800750e <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80074f8:	687b      	ldr	r3, [r7, #4]
 80074fa:	681b      	ldr	r3, [r3, #0]
 80074fc:	685b      	ldr	r3, [r3, #4]
 80074fe:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	430a      	orrs	r2, r1
 800750c:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800750e:	687b      	ldr	r3, [r7, #4]
 8007510:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007512:	f003 0304 	and.w	r3, r3, #4
 8007516:	2b00      	cmp	r3, #0
 8007518:	d00a      	beq.n	8007530 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800751a:	687b      	ldr	r3, [r7, #4]
 800751c:	681b      	ldr	r3, [r3, #0]
 800751e:	685b      	ldr	r3, [r3, #4]
 8007520:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 8007524:	687b      	ldr	r3, [r7, #4]
 8007526:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	430a      	orrs	r2, r1
 800752e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007534:	f003 0310 	and.w	r3, r3, #16
 8007538:	2b00      	cmp	r3, #0
 800753a:	d00a      	beq.n	8007552 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800753c:	687b      	ldr	r3, [r7, #4]
 800753e:	681b      	ldr	r3, [r3, #0]
 8007540:	689b      	ldr	r3, [r3, #8]
 8007542:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8007546:	687b      	ldr	r3, [r7, #4]
 8007548:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	430a      	orrs	r2, r1
 8007550:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8007552:	687b      	ldr	r3, [r7, #4]
 8007554:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007556:	f003 0320 	and.w	r3, r3, #32
 800755a:	2b00      	cmp	r3, #0
 800755c:	d00a      	beq.n	8007574 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	689b      	ldr	r3, [r3, #8]
 8007564:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8007568:	687b      	ldr	r3, [r7, #4]
 800756a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800756c:	687b      	ldr	r3, [r7, #4]
 800756e:	681b      	ldr	r3, [r3, #0]
 8007570:	430a      	orrs	r2, r1
 8007572:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007578:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800757c:	2b00      	cmp	r3, #0
 800757e:	d01a      	beq.n	80075b6 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	685b      	ldr	r3, [r3, #4]
 8007586:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800758a:	687b      	ldr	r3, [r7, #4]
 800758c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800758e:	687b      	ldr	r3, [r7, #4]
 8007590:	681b      	ldr	r3, [r3, #0]
 8007592:	430a      	orrs	r2, r1
 8007594:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8007596:	687b      	ldr	r3, [r7, #4]
 8007598:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800759a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800759e:	d10a      	bne.n	80075b6 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 80075a0:	687b      	ldr	r3, [r7, #4]
 80075a2:	681b      	ldr	r3, [r3, #0]
 80075a4:	685b      	ldr	r3, [r3, #4]
 80075a6:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 80075aa:	687b      	ldr	r3, [r7, #4]
 80075ac:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	681b      	ldr	r3, [r3, #0]
 80075b2:	430a      	orrs	r2, r1
 80075b4:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80075ba:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80075be:	2b00      	cmp	r3, #0
 80075c0:	d00a      	beq.n	80075d8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 80075c2:	687b      	ldr	r3, [r7, #4]
 80075c4:	681b      	ldr	r3, [r3, #0]
 80075c6:	685b      	ldr	r3, [r3, #4]
 80075c8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 80075cc:	687b      	ldr	r3, [r7, #4]
 80075ce:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	430a      	orrs	r2, r1
 80075d6:	605a      	str	r2, [r3, #4]
  }
}
 80075d8:	bf00      	nop
 80075da:	370c      	adds	r7, #12
 80075dc:	46bd      	mov	sp, r7
 80075de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80075e2:	4770      	bx	lr

080075e4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80075e4:	b580      	push	{r7, lr}
 80075e6:	b098      	sub	sp, #96	@ 0x60
 80075e8:	af02      	add	r7, sp, #8
 80075ea:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80075ec:	687b      	ldr	r3, [r7, #4]
 80075ee:	2200      	movs	r2, #0
 80075f0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80075f4:	f7fa fdb0 	bl	8002158 <HAL_GetTick>
 80075f8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80075fa:	687b      	ldr	r3, [r7, #4]
 80075fc:	681b      	ldr	r3, [r3, #0]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f003 0308 	and.w	r3, r3, #8
 8007604:	2b08      	cmp	r3, #8
 8007606:	d12f      	bne.n	8007668 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007608:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800760c:	9300      	str	r3, [sp, #0]
 800760e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8007610:	2200      	movs	r2, #0
 8007612:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 8007616:	6878      	ldr	r0, [r7, #4]
 8007618:	f000 f88e 	bl	8007738 <UART_WaitOnFlagUntilTimeout>
 800761c:	4603      	mov	r3, r0
 800761e:	2b00      	cmp	r3, #0
 8007620:	d022      	beq.n	8007668 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8007622:	687b      	ldr	r3, [r7, #4]
 8007624:	681b      	ldr	r3, [r3, #0]
 8007626:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007628:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800762a:	e853 3f00 	ldrex	r3, [r3]
 800762e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007630:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007632:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007636:	653b      	str	r3, [r7, #80]	@ 0x50
 8007638:	687b      	ldr	r3, [r7, #4]
 800763a:	681b      	ldr	r3, [r3, #0]
 800763c:	461a      	mov	r2, r3
 800763e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007640:	647b      	str	r3, [r7, #68]	@ 0x44
 8007642:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007644:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007646:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007648:	e841 2300 	strex	r3, r2, [r1]
 800764c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800764e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007650:	2b00      	cmp	r3, #0
 8007652:	d1e6      	bne.n	8007622 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	2220      	movs	r2, #32
 8007658:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800765c:	687b      	ldr	r3, [r7, #4]
 800765e:	2200      	movs	r2, #0
 8007660:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007664:	2303      	movs	r3, #3
 8007666:	e063      	b.n	8007730 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8007668:	687b      	ldr	r3, [r7, #4]
 800766a:	681b      	ldr	r3, [r3, #0]
 800766c:	681b      	ldr	r3, [r3, #0]
 800766e:	f003 0304 	and.w	r3, r3, #4
 8007672:	2b04      	cmp	r3, #4
 8007674:	d149      	bne.n	800770a <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8007676:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800767a:	9300      	str	r3, [sp, #0]
 800767c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800767e:	2200      	movs	r2, #0
 8007680:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8007684:	6878      	ldr	r0, [r7, #4]
 8007686:	f000 f857 	bl	8007738 <UART_WaitOnFlagUntilTimeout>
 800768a:	4603      	mov	r3, r0
 800768c:	2b00      	cmp	r3, #0
 800768e:	d03c      	beq.n	800770a <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007690:	687b      	ldr	r3, [r7, #4]
 8007692:	681b      	ldr	r3, [r3, #0]
 8007694:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007696:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007698:	e853 3f00 	ldrex	r3, [r3]
 800769c:	623b      	str	r3, [r7, #32]
   return(result);
 800769e:	6a3b      	ldr	r3, [r7, #32]
 80076a0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80076a4:	64fb      	str	r3, [r7, #76]	@ 0x4c
 80076a6:	687b      	ldr	r3, [r7, #4]
 80076a8:	681b      	ldr	r3, [r3, #0]
 80076aa:	461a      	mov	r2, r3
 80076ac:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 80076ae:	633b      	str	r3, [r7, #48]	@ 0x30
 80076b0:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076b2:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 80076b4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80076b6:	e841 2300 	strex	r3, r2, [r1]
 80076ba:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 80076bc:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80076be:	2b00      	cmp	r3, #0
 80076c0:	d1e6      	bne.n	8007690 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	681b      	ldr	r3, [r3, #0]
 80076c6:	3308      	adds	r3, #8
 80076c8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80076ca:	693b      	ldr	r3, [r7, #16]
 80076cc:	e853 3f00 	ldrex	r3, [r3]
 80076d0:	60fb      	str	r3, [r7, #12]
   return(result);
 80076d2:	68fb      	ldr	r3, [r7, #12]
 80076d4:	f023 0301 	bic.w	r3, r3, #1
 80076d8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80076da:	687b      	ldr	r3, [r7, #4]
 80076dc:	681b      	ldr	r3, [r3, #0]
 80076de:	3308      	adds	r3, #8
 80076e0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80076e2:	61fa      	str	r2, [r7, #28]
 80076e4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80076e6:	69b9      	ldr	r1, [r7, #24]
 80076e8:	69fa      	ldr	r2, [r7, #28]
 80076ea:	e841 2300 	strex	r3, r2, [r1]
 80076ee:	617b      	str	r3, [r7, #20]
   return(result);
 80076f0:	697b      	ldr	r3, [r7, #20]
 80076f2:	2b00      	cmp	r3, #0
 80076f4:	d1e5      	bne.n	80076c2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80076f6:	687b      	ldr	r3, [r7, #4]
 80076f8:	2220      	movs	r2, #32
 80076fa:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80076fe:	687b      	ldr	r3, [r7, #4]
 8007700:	2200      	movs	r2, #0
 8007702:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8007706:	2303      	movs	r3, #3
 8007708:	e012      	b.n	8007730 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800770a:	687b      	ldr	r3, [r7, #4]
 800770c:	2220      	movs	r2, #32
 800770e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2220      	movs	r2, #32
 8007716:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800771a:	687b      	ldr	r3, [r7, #4]
 800771c:	2200      	movs	r2, #0
 800771e:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007720:	687b      	ldr	r3, [r7, #4]
 8007722:	2200      	movs	r2, #0
 8007724:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 8007726:	687b      	ldr	r3, [r7, #4]
 8007728:	2200      	movs	r2, #0
 800772a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800772e:	2300      	movs	r3, #0
}
 8007730:	4618      	mov	r0, r3
 8007732:	3758      	adds	r7, #88	@ 0x58
 8007734:	46bd      	mov	sp, r7
 8007736:	bd80      	pop	{r7, pc}

08007738 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8007738:	b580      	push	{r7, lr}
 800773a:	b084      	sub	sp, #16
 800773c:	af00      	add	r7, sp, #0
 800773e:	60f8      	str	r0, [r7, #12]
 8007740:	60b9      	str	r1, [r7, #8]
 8007742:	603b      	str	r3, [r7, #0]
 8007744:	4613      	mov	r3, r2
 8007746:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8007748:	e04f      	b.n	80077ea <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800774a:	69bb      	ldr	r3, [r7, #24]
 800774c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007750:	d04b      	beq.n	80077ea <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007752:	f7fa fd01 	bl	8002158 <HAL_GetTick>
 8007756:	4602      	mov	r2, r0
 8007758:	683b      	ldr	r3, [r7, #0]
 800775a:	1ad3      	subs	r3, r2, r3
 800775c:	69ba      	ldr	r2, [r7, #24]
 800775e:	429a      	cmp	r2, r3
 8007760:	d302      	bcc.n	8007768 <UART_WaitOnFlagUntilTimeout+0x30>
 8007762:	69bb      	ldr	r3, [r7, #24]
 8007764:	2b00      	cmp	r3, #0
 8007766:	d101      	bne.n	800776c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8007768:	2303      	movs	r3, #3
 800776a:	e04e      	b.n	800780a <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	681b      	ldr	r3, [r3, #0]
 8007770:	681b      	ldr	r3, [r3, #0]
 8007772:	f003 0304 	and.w	r3, r3, #4
 8007776:	2b00      	cmp	r3, #0
 8007778:	d037      	beq.n	80077ea <UART_WaitOnFlagUntilTimeout+0xb2>
 800777a:	68bb      	ldr	r3, [r7, #8]
 800777c:	2b80      	cmp	r3, #128	@ 0x80
 800777e:	d034      	beq.n	80077ea <UART_WaitOnFlagUntilTimeout+0xb2>
 8007780:	68bb      	ldr	r3, [r7, #8]
 8007782:	2b40      	cmp	r3, #64	@ 0x40
 8007784:	d031      	beq.n	80077ea <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8007786:	68fb      	ldr	r3, [r7, #12]
 8007788:	681b      	ldr	r3, [r3, #0]
 800778a:	69db      	ldr	r3, [r3, #28]
 800778c:	f003 0308 	and.w	r3, r3, #8
 8007790:	2b08      	cmp	r3, #8
 8007792:	d110      	bne.n	80077b6 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007794:	68fb      	ldr	r3, [r7, #12]
 8007796:	681b      	ldr	r3, [r3, #0]
 8007798:	2208      	movs	r2, #8
 800779a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800779c:	68f8      	ldr	r0, [r7, #12]
 800779e:	f000 f920 	bl	80079e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80077a2:	68fb      	ldr	r3, [r7, #12]
 80077a4:	2208      	movs	r2, #8
 80077a6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80077aa:	68fb      	ldr	r3, [r7, #12]
 80077ac:	2200      	movs	r2, #0
 80077ae:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 80077b2:	2301      	movs	r3, #1
 80077b4:	e029      	b.n	800780a <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 80077b6:	68fb      	ldr	r3, [r7, #12]
 80077b8:	681b      	ldr	r3, [r3, #0]
 80077ba:	69db      	ldr	r3, [r3, #28]
 80077bc:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80077c0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 80077c4:	d111      	bne.n	80077ea <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681b      	ldr	r3, [r3, #0]
 80077ca:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 80077ce:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80077d0:	68f8      	ldr	r0, [r7, #12]
 80077d2:	f000 f906 	bl	80079e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80077d6:	68fb      	ldr	r3, [r7, #12]
 80077d8:	2220      	movs	r2, #32
 80077da:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	2200      	movs	r2, #0
 80077e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80077e6:	2303      	movs	r3, #3
 80077e8:	e00f      	b.n	800780a <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80077ea:	68fb      	ldr	r3, [r7, #12]
 80077ec:	681b      	ldr	r3, [r3, #0]
 80077ee:	69da      	ldr	r2, [r3, #28]
 80077f0:	68bb      	ldr	r3, [r7, #8]
 80077f2:	4013      	ands	r3, r2
 80077f4:	68ba      	ldr	r2, [r7, #8]
 80077f6:	429a      	cmp	r2, r3
 80077f8:	bf0c      	ite	eq
 80077fa:	2301      	moveq	r3, #1
 80077fc:	2300      	movne	r3, #0
 80077fe:	b2db      	uxtb	r3, r3
 8007800:	461a      	mov	r2, r3
 8007802:	79fb      	ldrb	r3, [r7, #7]
 8007804:	429a      	cmp	r2, r3
 8007806:	d0a0      	beq.n	800774a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007808:	2300      	movs	r3, #0
}
 800780a:	4618      	mov	r0, r3
 800780c:	3710      	adds	r7, #16
 800780e:	46bd      	mov	sp, r7
 8007810:	bd80      	pop	{r7, pc}
	...

08007814 <UART_Start_Receive_DMA>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007814:	b580      	push	{r7, lr}
 8007816:	b096      	sub	sp, #88	@ 0x58
 8007818:	af00      	add	r7, sp, #0
 800781a:	60f8      	str	r0, [r7, #12]
 800781c:	60b9      	str	r1, [r7, #8]
 800781e:	4613      	mov	r3, r2
 8007820:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	68ba      	ldr	r2, [r7, #8]
 8007826:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize = Size;
 8007828:	68fb      	ldr	r3, [r7, #12]
 800782a:	88fa      	ldrh	r2, [r7, #6]
 800782c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2200      	movs	r2, #0
 8007834:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8007838:	68fb      	ldr	r3, [r7, #12]
 800783a:	2222      	movs	r2, #34	@ 0x22
 800783c:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  if (huart->hdmarx != NULL)
 8007840:	68fb      	ldr	r3, [r7, #12]
 8007842:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007846:	2b00      	cmp	r3, #0
 8007848:	d02d      	beq.n	80078a6 <UART_Start_Receive_DMA+0x92>
  {
    /* Set the UART DMA transfer complete callback */
    huart->hdmarx->XferCpltCallback = UART_DMAReceiveCplt;
 800784a:	68fb      	ldr	r3, [r7, #12]
 800784c:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007850:	4a40      	ldr	r2, [pc, #256]	@ (8007954 <UART_Start_Receive_DMA+0x140>)
 8007852:	62da      	str	r2, [r3, #44]	@ 0x2c

    /* Set the UART DMA Half transfer complete callback */
    huart->hdmarx->XferHalfCpltCallback = UART_DMARxHalfCplt;
 8007854:	68fb      	ldr	r3, [r7, #12]
 8007856:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800785a:	4a3f      	ldr	r2, [pc, #252]	@ (8007958 <UART_Start_Receive_DMA+0x144>)
 800785c:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Set the DMA error callback */
    huart->hdmarx->XferErrorCallback = UART_DMAError;
 800785e:	68fb      	ldr	r3, [r7, #12]
 8007860:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007864:	4a3d      	ldr	r2, [pc, #244]	@ (800795c <UART_Start_Receive_DMA+0x148>)
 8007866:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Set the DMA abort callback */
    huart->hdmarx->XferAbortCallback = NULL;
 8007868:	68fb      	ldr	r3, [r7, #12]
 800786a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800786e:	2200      	movs	r2, #0
 8007870:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Enable the DMA channel */
    if (HAL_DMA_Start_IT(huart->hdmarx, (uint32_t)&huart->Instance->RDR, (uint32_t)huart->pRxBuffPtr, Size) != HAL_OK)
 8007872:	68fb      	ldr	r3, [r7, #12]
 8007874:	f8d3 0080 	ldr.w	r0, [r3, #128]	@ 0x80
 8007878:	68fb      	ldr	r3, [r7, #12]
 800787a:	681b      	ldr	r3, [r3, #0]
 800787c:	3324      	adds	r3, #36	@ 0x24
 800787e:	4619      	mov	r1, r3
 8007880:	68fb      	ldr	r3, [r7, #12]
 8007882:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007884:	461a      	mov	r2, r3
 8007886:	88fb      	ldrh	r3, [r7, #6]
 8007888:	f7fb f91c 	bl	8002ac4 <HAL_DMA_Start_IT>
 800788c:	4603      	mov	r3, r0
 800788e:	2b00      	cmp	r3, #0
 8007890:	d009      	beq.n	80078a6 <UART_Start_Receive_DMA+0x92>
    {
      /* Set error code to DMA */
      huart->ErrorCode = HAL_UART_ERROR_DMA;
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	2210      	movs	r2, #16
 8007896:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

      /* Restore huart->RxState to ready */
      huart->RxState = HAL_UART_STATE_READY;
 800789a:	68fb      	ldr	r3, [r7, #12]
 800789c:	2220      	movs	r2, #32
 800789e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      return HAL_ERROR;
 80078a2:	2301      	movs	r3, #1
 80078a4:	e051      	b.n	800794a <UART_Start_Receive_DMA+0x136>
    }
  }

  /* Enable the UART Parity Error Interrupt */
  if (huart->Init.Parity != UART_PARITY_NONE)
 80078a6:	68fb      	ldr	r3, [r7, #12]
 80078a8:	691b      	ldr	r3, [r3, #16]
 80078aa:	2b00      	cmp	r3, #0
 80078ac:	d018      	beq.n	80078e0 <UART_Start_Receive_DMA+0xcc>
  {
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 80078ae:	68fb      	ldr	r3, [r7, #12]
 80078b0:	681b      	ldr	r3, [r3, #0]
 80078b2:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 80078b6:	e853 3f00 	ldrex	r3, [r3]
 80078ba:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80078bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80078be:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80078c2:	657b      	str	r3, [r7, #84]	@ 0x54
 80078c4:	68fb      	ldr	r3, [r7, #12]
 80078c6:	681b      	ldr	r3, [r3, #0]
 80078c8:	461a      	mov	r2, r3
 80078ca:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80078cc:	64bb      	str	r3, [r7, #72]	@ 0x48
 80078ce:	647a      	str	r2, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80078d0:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 80078d2:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80078d4:	e841 2300 	strex	r3, r2, [r1]
 80078d8:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 80078da:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80078dc:	2b00      	cmp	r3, #0
 80078de:	d1e6      	bne.n	80078ae <UART_Start_Receive_DMA+0x9a>
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	3308      	adds	r3, #8
 80078e6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80078e8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80078ea:	e853 3f00 	ldrex	r3, [r3]
 80078ee:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80078f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80078f2:	f043 0301 	orr.w	r3, r3, #1
 80078f6:	653b      	str	r3, [r7, #80]	@ 0x50
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	681b      	ldr	r3, [r3, #0]
 80078fc:	3308      	adds	r3, #8
 80078fe:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 8007900:	637a      	str	r2, [r7, #52]	@ 0x34
 8007902:	633b      	str	r3, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007904:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8007906:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8007908:	e841 2300 	strex	r3, r2, [r1]
 800790c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800790e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8007910:	2b00      	cmp	r3, #0
 8007912:	d1e5      	bne.n	80078e0 <UART_Start_Receive_DMA+0xcc>

  /* Enable the DMA transfer for the receiver request by setting the DMAR bit
  in the UART CR3 register */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007914:	68fb      	ldr	r3, [r7, #12]
 8007916:	681b      	ldr	r3, [r3, #0]
 8007918:	3308      	adds	r3, #8
 800791a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800791c:	697b      	ldr	r3, [r7, #20]
 800791e:	e853 3f00 	ldrex	r3, [r3]
 8007922:	613b      	str	r3, [r7, #16]
   return(result);
 8007924:	693b      	ldr	r3, [r7, #16]
 8007926:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800792a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800792c:	68fb      	ldr	r3, [r7, #12]
 800792e:	681b      	ldr	r3, [r3, #0]
 8007930:	3308      	adds	r3, #8
 8007932:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8007934:	623a      	str	r2, [r7, #32]
 8007936:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007938:	69f9      	ldr	r1, [r7, #28]
 800793a:	6a3a      	ldr	r2, [r7, #32]
 800793c:	e841 2300 	strex	r3, r2, [r1]
 8007940:	61bb      	str	r3, [r7, #24]
   return(result);
 8007942:	69bb      	ldr	r3, [r7, #24]
 8007944:	2b00      	cmp	r3, #0
 8007946:	d1e5      	bne.n	8007914 <UART_Start_Receive_DMA+0x100>

  return HAL_OK;
 8007948:	2300      	movs	r3, #0
}
 800794a:	4618      	mov	r0, r3
 800794c:	3758      	adds	r7, #88	@ 0x58
 800794e:	46bd      	mov	sp, r7
 8007950:	bd80      	pop	{r7, pc}
 8007952:	bf00      	nop
 8007954:	08007b65 	.word	0x08007b65
 8007958:	08007c91 	.word	0x08007c91
 800795c:	08007ccf 	.word	0x08007ccf

08007960 <UART_EndTxTransfer>:
  * @brief  End ongoing Tx transfer on UART peripheral (following error detection or Transmit completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndTxTransfer(UART_HandleTypeDef *huart)
{
 8007960:	b480      	push	{r7}
 8007962:	b08f      	sub	sp, #60	@ 0x3c
 8007964:	af00      	add	r7, sp, #0
 8007966:	6078      	str	r0, [r7, #4]
  /* Disable TXEIE, TCIE, TXFT interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE | USART_CR1_TCIE));
 8007968:	687b      	ldr	r3, [r7, #4]
 800796a:	681b      	ldr	r3, [r3, #0]
 800796c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800796e:	6a3b      	ldr	r3, [r7, #32]
 8007970:	e853 3f00 	ldrex	r3, [r3]
 8007974:	61fb      	str	r3, [r7, #28]
   return(result);
 8007976:	69fb      	ldr	r3, [r7, #28]
 8007978:	f023 03c0 	bic.w	r3, r3, #192	@ 0xc0
 800797c:	637b      	str	r3, [r7, #52]	@ 0x34
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681b      	ldr	r3, [r3, #0]
 8007982:	461a      	mov	r2, r3
 8007984:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007986:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8007988:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800798a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800798c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800798e:	e841 2300 	strex	r3, r2, [r1]
 8007992:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007994:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007996:	2b00      	cmp	r3, #0
 8007998:	d1e6      	bne.n	8007968 <UART_EndTxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_TXFTIE));
 800799a:	687b      	ldr	r3, [r7, #4]
 800799c:	681b      	ldr	r3, [r3, #0]
 800799e:	3308      	adds	r3, #8
 80079a0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079a2:	68fb      	ldr	r3, [r7, #12]
 80079a4:	e853 3f00 	ldrex	r3, [r3]
 80079a8:	60bb      	str	r3, [r7, #8]
   return(result);
 80079aa:	68bb      	ldr	r3, [r7, #8]
 80079ac:	f423 0300 	bic.w	r3, r3, #8388608	@ 0x800000
 80079b0:	633b      	str	r3, [r7, #48]	@ 0x30
 80079b2:	687b      	ldr	r3, [r7, #4]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	3308      	adds	r3, #8
 80079b8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80079ba:	61ba      	str	r2, [r7, #24]
 80079bc:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80079be:	6979      	ldr	r1, [r7, #20]
 80079c0:	69ba      	ldr	r2, [r7, #24]
 80079c2:	e841 2300 	strex	r3, r2, [r1]
 80079c6:	613b      	str	r3, [r7, #16]
   return(result);
 80079c8:	693b      	ldr	r3, [r7, #16]
 80079ca:	2b00      	cmp	r3, #0
 80079cc:	d1e5      	bne.n	800799a <UART_EndTxTransfer+0x3a>

  /* At end of Tx process, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 80079ce:	687b      	ldr	r3, [r7, #4]
 80079d0:	2220      	movs	r2, #32
 80079d2:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
}
 80079d6:	bf00      	nop
 80079d8:	373c      	adds	r7, #60	@ 0x3c
 80079da:	46bd      	mov	sp, r7
 80079dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079e0:	4770      	bx	lr

080079e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80079e2:	b480      	push	{r7}
 80079e4:	b095      	sub	sp, #84	@ 0x54
 80079e6:	af00      	add	r7, sp, #0
 80079e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80079ea:	687b      	ldr	r3, [r7, #4]
 80079ec:	681b      	ldr	r3, [r3, #0]
 80079ee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80079f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80079f2:	e853 3f00 	ldrex	r3, [r3]
 80079f6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80079f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80079fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80079fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8007a00:	687b      	ldr	r3, [r7, #4]
 8007a02:	681b      	ldr	r3, [r3, #0]
 8007a04:	461a      	mov	r2, r3
 8007a06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007a08:	643b      	str	r3, [r7, #64]	@ 0x40
 8007a0a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a0c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8007a0e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8007a10:	e841 2300 	strex	r3, r2, [r1]
 8007a14:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8007a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007a18:	2b00      	cmp	r3, #0
 8007a1a:	d1e6      	bne.n	80079ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	3308      	adds	r3, #8
 8007a22:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a24:	6a3b      	ldr	r3, [r7, #32]
 8007a26:	e853 3f00 	ldrex	r3, [r3]
 8007a2a:	61fb      	str	r3, [r7, #28]
   return(result);
 8007a2c:	69fb      	ldr	r3, [r7, #28]
 8007a2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007a32:	f023 0301 	bic.w	r3, r3, #1
 8007a36:	64bb      	str	r3, [r7, #72]	@ 0x48
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	681b      	ldr	r3, [r3, #0]
 8007a3c:	3308      	adds	r3, #8
 8007a3e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8007a40:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8007a42:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8007a46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8007a48:	e841 2300 	strex	r3, r2, [r1]
 8007a4c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8007a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007a50:	2b00      	cmp	r3, #0
 8007a52:	d1e3      	bne.n	8007a1c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007a54:	687b      	ldr	r3, [r7, #4]
 8007a56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007a58:	2b01      	cmp	r3, #1
 8007a5a:	d118      	bne.n	8007a8e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007a5c:	687b      	ldr	r3, [r7, #4]
 8007a5e:	681b      	ldr	r3, [r3, #0]
 8007a60:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007a62:	68fb      	ldr	r3, [r7, #12]
 8007a64:	e853 3f00 	ldrex	r3, [r3]
 8007a68:	60bb      	str	r3, [r7, #8]
   return(result);
 8007a6a:	68bb      	ldr	r3, [r7, #8]
 8007a6c:	f023 0310 	bic.w	r3, r3, #16
 8007a70:	647b      	str	r3, [r7, #68]	@ 0x44
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	681b      	ldr	r3, [r3, #0]
 8007a76:	461a      	mov	r2, r3
 8007a78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8007a7a:	61bb      	str	r3, [r7, #24]
 8007a7c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007a7e:	6979      	ldr	r1, [r7, #20]
 8007a80:	69ba      	ldr	r2, [r7, #24]
 8007a82:	e841 2300 	strex	r3, r2, [r1]
 8007a86:	613b      	str	r3, [r7, #16]
   return(result);
 8007a88:	693b      	ldr	r3, [r7, #16]
 8007a8a:	2b00      	cmp	r3, #0
 8007a8c:	d1e6      	bne.n	8007a5c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8007a8e:	687b      	ldr	r3, [r7, #4]
 8007a90:	2220      	movs	r2, #32
 8007a92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007a96:	687b      	ldr	r3, [r7, #4]
 8007a98:	2200      	movs	r2, #0
 8007a9a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8007a9c:	687b      	ldr	r3, [r7, #4]
 8007a9e:	2200      	movs	r2, #0
 8007aa0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8007aa2:	bf00      	nop
 8007aa4:	3754      	adds	r7, #84	@ 0x54
 8007aa6:	46bd      	mov	sp, r7
 8007aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007aac:	4770      	bx	lr

08007aae <UART_DMATransmitCplt>:
  * @brief DMA UART transmit process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATransmitCplt(DMA_HandleTypeDef *hdma)
{
 8007aae:	b580      	push	{r7, lr}
 8007ab0:	b090      	sub	sp, #64	@ 0x40
 8007ab2:	af00      	add	r7, sp, #0
 8007ab4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007ab6:	687b      	ldr	r3, [r7, #4]
 8007ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007aba:	63fb      	str	r3, [r7, #60]	@ 0x3c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007abc:	687b      	ldr	r3, [r7, #4]
 8007abe:	681b      	ldr	r3, [r3, #0]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	f003 0320 	and.w	r3, r3, #32
 8007ac6:	2b00      	cmp	r3, #0
 8007ac8:	d137      	bne.n	8007b3a <UART_DMATransmitCplt+0x8c>
  {
    huart->TxXferCount = 0U;
 8007aca:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007acc:	2200      	movs	r2, #0
 8007ace:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* Disable the DMA transfer for transmit request by resetting the DMAT bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAT);
 8007ad2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007ad4:	681b      	ldr	r3, [r3, #0]
 8007ad6:	3308      	adds	r3, #8
 8007ad8:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ada:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007adc:	e853 3f00 	ldrex	r3, [r3]
 8007ae0:	623b      	str	r3, [r7, #32]
   return(result);
 8007ae2:	6a3b      	ldr	r3, [r7, #32]
 8007ae4:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007ae8:	63bb      	str	r3, [r7, #56]	@ 0x38
 8007aea:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007aec:	681b      	ldr	r3, [r3, #0]
 8007aee:	3308      	adds	r3, #8
 8007af0:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8007af2:	633a      	str	r2, [r7, #48]	@ 0x30
 8007af4:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007af6:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007af8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007afa:	e841 2300 	strex	r3, r2, [r1]
 8007afe:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007b00:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007b02:	2b00      	cmp	r3, #0
 8007b04:	d1e5      	bne.n	8007ad2 <UART_DMATransmitCplt+0x24>

    /* Enable the UART Transmit Complete Interrupt */
    ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007b06:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b08:	681b      	ldr	r3, [r3, #0]
 8007b0a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b0c:	693b      	ldr	r3, [r7, #16]
 8007b0e:	e853 3f00 	ldrex	r3, [r3]
 8007b12:	60fb      	str	r3, [r7, #12]
   return(result);
 8007b14:	68fb      	ldr	r3, [r7, #12]
 8007b16:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8007b1a:	637b      	str	r3, [r7, #52]	@ 0x34
 8007b1c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007b1e:	681b      	ldr	r3, [r3, #0]
 8007b20:	461a      	mov	r2, r3
 8007b22:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007b24:	61fb      	str	r3, [r7, #28]
 8007b26:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007b28:	69b9      	ldr	r1, [r7, #24]
 8007b2a:	69fa      	ldr	r2, [r7, #28]
 8007b2c:	e841 2300 	strex	r3, r2, [r1]
 8007b30:	617b      	str	r3, [r7, #20]
   return(result);
 8007b32:	697b      	ldr	r3, [r7, #20]
 8007b34:	2b00      	cmp	r3, #0
 8007b36:	d1e6      	bne.n	8007b06 <UART_DMATransmitCplt+0x58>
#else
    /*Call legacy weak Tx complete callback*/
    HAL_UART_TxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007b38:	e002      	b.n	8007b40 <UART_DMATransmitCplt+0x92>
    HAL_UART_TxCpltCallback(huart);
 8007b3a:	6bf8      	ldr	r0, [r7, #60]	@ 0x3c
 8007b3c:	f7f9 fd36 	bl	80015ac <HAL_UART_TxCpltCallback>
}
 8007b40:	bf00      	nop
 8007b42:	3740      	adds	r7, #64	@ 0x40
 8007b44:	46bd      	mov	sp, r7
 8007b46:	bd80      	pop	{r7, pc}

08007b48 <UART_DMATxHalfCplt>:
  * @brief DMA UART transmit process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMATxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007b48:	b580      	push	{r7, lr}
 8007b4a:	b084      	sub	sp, #16
 8007b4c:	af00      	add	r7, sp, #0
 8007b4e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007b50:	687b      	ldr	r3, [r7, #4]
 8007b52:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b54:	60fb      	str	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx Half complete callback*/
  huart->TxHalfCpltCallback(huart);
#else
  /*Call legacy weak Tx Half complete callback*/
  HAL_UART_TxHalfCpltCallback(huart);
 8007b56:	68f8      	ldr	r0, [r7, #12]
 8007b58:	f7ff f9b8 	bl	8006ecc <HAL_UART_TxHalfCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007b5c:	bf00      	nop
 8007b5e:	3710      	adds	r7, #16
 8007b60:	46bd      	mov	sp, r7
 8007b62:	bd80      	pop	{r7, pc}

08007b64 <UART_DMAReceiveCplt>:
  * @brief DMA UART receive process complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAReceiveCplt(DMA_HandleTypeDef *hdma)
{
 8007b64:	b580      	push	{r7, lr}
 8007b66:	b09c      	sub	sp, #112	@ 0x70
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007b6c:	687b      	ldr	r3, [r7, #4]
 8007b6e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007b70:	66fb      	str	r3, [r7, #108]	@ 0x6c

  /* DMA Normal mode */
  if (HAL_IS_BIT_CLR(hdma->Instance->CCR, DMA_CCR_CIRC))
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	681b      	ldr	r3, [r3, #0]
 8007b76:	681b      	ldr	r3, [r3, #0]
 8007b78:	f003 0320 	and.w	r3, r3, #32
 8007b7c:	2b00      	cmp	r3, #0
 8007b7e:	d171      	bne.n	8007c64 <UART_DMAReceiveCplt+0x100>
  {
    huart->RxXferCount = 0U;
 8007b80:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b82:	2200      	movs	r2, #0
 8007b84:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007b88:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007b8a:	681b      	ldr	r3, [r3, #0]
 8007b8c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007b8e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007b90:	e853 3f00 	ldrex	r3, [r3]
 8007b94:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007b96:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007b98:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007b9c:	66bb      	str	r3, [r7, #104]	@ 0x68
 8007b9e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007ba0:	681b      	ldr	r3, [r3, #0]
 8007ba2:	461a      	mov	r2, r3
 8007ba4:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8007ba6:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007ba8:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007baa:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007bac:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007bae:	e841 2300 	strex	r3, r2, [r1]
 8007bb2:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007bb4:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007bb6:	2b00      	cmp	r3, #0
 8007bb8:	d1e6      	bne.n	8007b88 <UART_DMAReceiveCplt+0x24>
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007bba:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007bbc:	681b      	ldr	r3, [r3, #0]
 8007bbe:	3308      	adds	r3, #8
 8007bc0:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bc2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007bc4:	e853 3f00 	ldrex	r3, [r3]
 8007bc8:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007bca:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007bcc:	f023 0301 	bic.w	r3, r3, #1
 8007bd0:	667b      	str	r3, [r7, #100]	@ 0x64
 8007bd2:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007bd4:	681b      	ldr	r3, [r3, #0]
 8007bd6:	3308      	adds	r3, #8
 8007bd8:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 8007bda:	647a      	str	r2, [r7, #68]	@ 0x44
 8007bdc:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007bde:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007be0:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007be2:	e841 2300 	strex	r3, r2, [r1]
 8007be6:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007be8:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007bea:	2b00      	cmp	r3, #0
 8007bec:	d1e5      	bne.n	8007bba <UART_DMAReceiveCplt+0x56>

    /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
       in the UART CR3 register */
    ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007bee:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007bf0:	681b      	ldr	r3, [r3, #0]
 8007bf2:	3308      	adds	r3, #8
 8007bf4:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007bf6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007bf8:	e853 3f00 	ldrex	r3, [r3]
 8007bfc:	623b      	str	r3, [r7, #32]
   return(result);
 8007bfe:	6a3b      	ldr	r3, [r7, #32]
 8007c00:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c04:	663b      	str	r3, [r7, #96]	@ 0x60
 8007c06:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c08:	681b      	ldr	r3, [r3, #0]
 8007c0a:	3308      	adds	r3, #8
 8007c0c:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 8007c0e:	633a      	str	r2, [r7, #48]	@ 0x30
 8007c10:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c12:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007c14:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007c16:	e841 2300 	strex	r3, r2, [r1]
 8007c1a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007c1c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007c1e:	2b00      	cmp	r3, #0
 8007c20:	d1e5      	bne.n	8007bee <UART_DMAReceiveCplt+0x8a>

    /* At end of Rx process, restore huart->RxState to Ready */
    huart->RxState = HAL_UART_STATE_READY;
 8007c22:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c24:	2220      	movs	r2, #32
 8007c26:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

    /* If Reception till IDLE event has been selected, Disable IDLE Interrupt */
    if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c2a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c2c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c2e:	2b01      	cmp	r3, #1
 8007c30:	d118      	bne.n	8007c64 <UART_DMAReceiveCplt+0x100>
    {
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007c32:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c34:	681b      	ldr	r3, [r3, #0]
 8007c36:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c38:	693b      	ldr	r3, [r7, #16]
 8007c3a:	e853 3f00 	ldrex	r3, [r3]
 8007c3e:	60fb      	str	r3, [r7, #12]
   return(result);
 8007c40:	68fb      	ldr	r3, [r7, #12]
 8007c42:	f023 0310 	bic.w	r3, r3, #16
 8007c46:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8007c48:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c4a:	681b      	ldr	r3, [r3, #0]
 8007c4c:	461a      	mov	r2, r3
 8007c4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007c50:	61fb      	str	r3, [r7, #28]
 8007c52:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c54:	69b9      	ldr	r1, [r7, #24]
 8007c56:	69fa      	ldr	r2, [r7, #28]
 8007c58:	e841 2300 	strex	r3, r2, [r1]
 8007c5c:	617b      	str	r3, [r7, #20]
   return(result);
 8007c5e:	697b      	ldr	r3, [r7, #20]
 8007c60:	2b00      	cmp	r3, #0
 8007c62:	d1e6      	bne.n	8007c32 <UART_DMAReceiveCplt+0xce>
    }
  }

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Transfer Complete */
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007c64:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c66:	2200      	movs	r2, #0
 8007c68:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007c6a:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c6c:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007c6e:	2b01      	cmp	r3, #1
 8007c70:	d107      	bne.n	8007c82 <UART_DMAReceiveCplt+0x11e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007c72:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8007c74:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007c78:	4619      	mov	r1, r3
 8007c7a:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007c7c:	f7f9 fcc4 	bl	8001608 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx complete callback*/
    HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007c80:	e002      	b.n	8007c88 <UART_DMAReceiveCplt+0x124>
    HAL_UART_RxCpltCallback(huart);
 8007c82:	6ef8      	ldr	r0, [r7, #108]	@ 0x6c
 8007c84:	f7ff f92c 	bl	8006ee0 <HAL_UART_RxCpltCallback>
}
 8007c88:	bf00      	nop
 8007c8a:	3770      	adds	r7, #112	@ 0x70
 8007c8c:	46bd      	mov	sp, r7
 8007c8e:	bd80      	pop	{r7, pc}

08007c90 <UART_DMARxHalfCplt>:
  * @brief DMA UART receive process half complete callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMARxHalfCplt(DMA_HandleTypeDef *hdma)
{
 8007c90:	b580      	push	{r7, lr}
 8007c92:	b084      	sub	sp, #16
 8007c94:	af00      	add	r7, sp, #0
 8007c96:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007c98:	687b      	ldr	r3, [r7, #4]
 8007c9a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007c9c:	60fb      	str	r3, [r7, #12]

  /* Initialize type of RxEvent that correspond to RxEvent callback execution;
     In this case, Rx Event type is Half Transfer */
  huart->RxEventType = HAL_UART_RXEVENT_HT;
 8007c9e:	68fb      	ldr	r3, [r7, #12]
 8007ca0:	2201      	movs	r2, #1
 8007ca2:	671a      	str	r2, [r3, #112]	@ 0x70

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : use Rx Event callback */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007ca4:	68fb      	ldr	r3, [r7, #12]
 8007ca6:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	d109      	bne.n	8007cc0 <UART_DMARxHalfCplt+0x30>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /*Call registered Rx Event callback*/
    huart->RxEventCallback(huart, huart->RxXferSize / 2U);
#else
    /*Call legacy weak Rx Event callback*/
    HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize / 2U);
 8007cac:	68fb      	ldr	r3, [r7, #12]
 8007cae:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007cb2:	085b      	lsrs	r3, r3, #1
 8007cb4:	b29b      	uxth	r3, r3
 8007cb6:	4619      	mov	r1, r3
 8007cb8:	68f8      	ldr	r0, [r7, #12]
 8007cba:	f7f9 fca5 	bl	8001608 <HAL_UARTEx_RxEventCallback>
#else
    /*Call legacy weak Rx Half complete callback*/
    HAL_UART_RxHalfCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
  }
}
 8007cbe:	e002      	b.n	8007cc6 <UART_DMARxHalfCplt+0x36>
    HAL_UART_RxHalfCpltCallback(huart);
 8007cc0:	68f8      	ldr	r0, [r7, #12]
 8007cc2:	f7ff f917 	bl	8006ef4 <HAL_UART_RxHalfCpltCallback>
}
 8007cc6:	bf00      	nop
 8007cc8:	3710      	adds	r7, #16
 8007cca:	46bd      	mov	sp, r7
 8007ccc:	bd80      	pop	{r7, pc}

08007cce <UART_DMAError>:
  * @brief DMA UART communication error callback.
  * @param hdma DMA handle.
  * @retval None
  */
static void UART_DMAError(DMA_HandleTypeDef *hdma)
{
 8007cce:	b580      	push	{r7, lr}
 8007cd0:	b086      	sub	sp, #24
 8007cd2:	af00      	add	r7, sp, #0
 8007cd4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007cd6:	687b      	ldr	r3, [r7, #4]
 8007cd8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007cda:	617b      	str	r3, [r7, #20]

  const HAL_UART_StateTypeDef gstate = huart->gState;
 8007cdc:	697b      	ldr	r3, [r7, #20]
 8007cde:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007ce2:	613b      	str	r3, [r7, #16]
  const HAL_UART_StateTypeDef rxstate = huart->RxState;
 8007ce4:	697b      	ldr	r3, [r7, #20]
 8007ce6:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007cea:	60fb      	str	r3, [r7, #12]

  /* Stop UART DMA Tx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAT)) &&
 8007cec:	697b      	ldr	r3, [r7, #20]
 8007cee:	681b      	ldr	r3, [r3, #0]
 8007cf0:	689b      	ldr	r3, [r3, #8]
 8007cf2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007cf6:	2b80      	cmp	r3, #128	@ 0x80
 8007cf8:	d109      	bne.n	8007d0e <UART_DMAError+0x40>
 8007cfa:	693b      	ldr	r3, [r7, #16]
 8007cfc:	2b21      	cmp	r3, #33	@ 0x21
 8007cfe:	d106      	bne.n	8007d0e <UART_DMAError+0x40>
      (gstate == HAL_UART_STATE_BUSY_TX))
  {
    huart->TxXferCount = 0U;
 8007d00:	697b      	ldr	r3, [r7, #20]
 8007d02:	2200      	movs	r2, #0
 8007d04:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    UART_EndTxTransfer(huart);
 8007d08:	6978      	ldr	r0, [r7, #20]
 8007d0a:	f7ff fe29 	bl	8007960 <UART_EndTxTransfer>
  }

  /* Stop UART DMA Rx request if ongoing */
  if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) &&
 8007d0e:	697b      	ldr	r3, [r7, #20]
 8007d10:	681b      	ldr	r3, [r3, #0]
 8007d12:	689b      	ldr	r3, [r3, #8]
 8007d14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d18:	2b40      	cmp	r3, #64	@ 0x40
 8007d1a:	d109      	bne.n	8007d30 <UART_DMAError+0x62>
 8007d1c:	68fb      	ldr	r3, [r7, #12]
 8007d1e:	2b22      	cmp	r3, #34	@ 0x22
 8007d20:	d106      	bne.n	8007d30 <UART_DMAError+0x62>
      (rxstate == HAL_UART_STATE_BUSY_RX))
  {
    huart->RxXferCount = 0U;
 8007d22:	697b      	ldr	r3, [r7, #20]
 8007d24:	2200      	movs	r2, #0
 8007d26:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
    UART_EndRxTransfer(huart);
 8007d2a:	6978      	ldr	r0, [r7, #20]
 8007d2c:	f7ff fe59 	bl	80079e2 <UART_EndRxTransfer>
  }

  huart->ErrorCode |= HAL_UART_ERROR_DMA;
 8007d30:	697b      	ldr	r3, [r7, #20]
 8007d32:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007d36:	f043 0210 	orr.w	r2, r3, #16
 8007d3a:	697b      	ldr	r3, [r7, #20]
 8007d3c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007d40:	6978      	ldr	r0, [r7, #20]
 8007d42:	f7f9 fd29 	bl	8001798 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d46:	bf00      	nop
 8007d48:	3718      	adds	r7, #24
 8007d4a:	46bd      	mov	sp, r7
 8007d4c:	bd80      	pop	{r7, pc}

08007d4e <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8007d4e:	b580      	push	{r7, lr}
 8007d50:	b084      	sub	sp, #16
 8007d52:	af00      	add	r7, sp, #0
 8007d54:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8007d56:	687b      	ldr	r3, [r7, #4]
 8007d58:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007d5a:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8007d5c:	68fb      	ldr	r3, [r7, #12]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8007d64:	68f8      	ldr	r0, [r7, #12]
 8007d66:	f7f9 fd17 	bl	8001798 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007d6a:	bf00      	nop
 8007d6c:	3710      	adds	r7, #16
 8007d6e:	46bd      	mov	sp, r7
 8007d70:	bd80      	pop	{r7, pc}

08007d72 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8007d72:	b580      	push	{r7, lr}
 8007d74:	b088      	sub	sp, #32
 8007d76:	af00      	add	r7, sp, #0
 8007d78:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8007d7a:	687b      	ldr	r3, [r7, #4]
 8007d7c:	681b      	ldr	r3, [r3, #0]
 8007d7e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d80:	68fb      	ldr	r3, [r7, #12]
 8007d82:	e853 3f00 	ldrex	r3, [r3]
 8007d86:	60bb      	str	r3, [r7, #8]
   return(result);
 8007d88:	68bb      	ldr	r3, [r7, #8]
 8007d8a:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007d8e:	61fb      	str	r3, [r7, #28]
 8007d90:	687b      	ldr	r3, [r7, #4]
 8007d92:	681b      	ldr	r3, [r3, #0]
 8007d94:	461a      	mov	r2, r3
 8007d96:	69fb      	ldr	r3, [r7, #28]
 8007d98:	61bb      	str	r3, [r7, #24]
 8007d9a:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d9c:	6979      	ldr	r1, [r7, #20]
 8007d9e:	69ba      	ldr	r2, [r7, #24]
 8007da0:	e841 2300 	strex	r3, r2, [r1]
 8007da4:	613b      	str	r3, [r7, #16]
   return(result);
 8007da6:	693b      	ldr	r3, [r7, #16]
 8007da8:	2b00      	cmp	r3, #0
 8007daa:	d1e6      	bne.n	8007d7a <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8007dac:	687b      	ldr	r3, [r7, #4]
 8007dae:	2220      	movs	r2, #32
 8007db0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8007db4:	687b      	ldr	r3, [r7, #4]
 8007db6:	2200      	movs	r2, #0
 8007db8:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8007dba:	6878      	ldr	r0, [r7, #4]
 8007dbc:	f7f9 fbf6 	bl	80015ac <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8007dc0:	bf00      	nop
 8007dc2:	3720      	adds	r7, #32
 8007dc4:	46bd      	mov	sp, r7
 8007dc6:	bd80      	pop	{r7, pc}

08007dc8 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8007dc8:	b480      	push	{r7}
 8007dca:	b083      	sub	sp, #12
 8007dcc:	af00      	add	r7, sp, #0
 8007dce:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8007dd0:	bf00      	nop
 8007dd2:	370c      	adds	r7, #12
 8007dd4:	46bd      	mov	sp, r7
 8007dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dda:	4770      	bx	lr

08007ddc <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8007ddc:	b480      	push	{r7}
 8007dde:	b083      	sub	sp, #12
 8007de0:	af00      	add	r7, sp, #0
 8007de2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8007de4:	bf00      	nop
 8007de6:	370c      	adds	r7, #12
 8007de8:	46bd      	mov	sp, r7
 8007dea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007dee:	4770      	bx	lr

08007df0 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8007df0:	b480      	push	{r7}
 8007df2:	b083      	sub	sp, #12
 8007df4:	af00      	add	r7, sp, #0
 8007df6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8007df8:	bf00      	nop
 8007dfa:	370c      	adds	r7, #12
 8007dfc:	46bd      	mov	sp, r7
 8007dfe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e02:	4770      	bx	lr

08007e04 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8007e04:	b480      	push	{r7}
 8007e06:	b085      	sub	sp, #20
 8007e08:	af00      	add	r7, sp, #0
 8007e0a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007e0c:	687b      	ldr	r3, [r7, #4]
 8007e0e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007e12:	2b01      	cmp	r3, #1
 8007e14:	d101      	bne.n	8007e1a <HAL_UARTEx_DisableFifoMode+0x16>
 8007e16:	2302      	movs	r3, #2
 8007e18:	e027      	b.n	8007e6a <HAL_UARTEx_DisableFifoMode+0x66>
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2201      	movs	r2, #1
 8007e1e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2224      	movs	r2, #36	@ 0x24
 8007e26:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007e2a:	687b      	ldr	r3, [r7, #4]
 8007e2c:	681b      	ldr	r3, [r3, #0]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	681b      	ldr	r3, [r3, #0]
 8007e36:	681a      	ldr	r2, [r3, #0]
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	681b      	ldr	r3, [r3, #0]
 8007e3c:	f022 0201 	bic.w	r2, r2, #1
 8007e40:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8007e42:	68fb      	ldr	r3, [r7, #12]
 8007e44:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8007e48:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8007e4a:	687b      	ldr	r3, [r7, #4]
 8007e4c:	2200      	movs	r2, #0
 8007e4e:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007e50:	687b      	ldr	r3, [r7, #4]
 8007e52:	681b      	ldr	r3, [r3, #0]
 8007e54:	68fa      	ldr	r2, [r7, #12]
 8007e56:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007e58:	687b      	ldr	r3, [r7, #4]
 8007e5a:	2220      	movs	r2, #32
 8007e5c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007e60:	687b      	ldr	r3, [r7, #4]
 8007e62:	2200      	movs	r2, #0
 8007e64:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007e68:	2300      	movs	r3, #0
}
 8007e6a:	4618      	mov	r0, r3
 8007e6c:	3714      	adds	r7, #20
 8007e6e:	46bd      	mov	sp, r7
 8007e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007e74:	4770      	bx	lr

08007e76 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007e76:	b580      	push	{r7, lr}
 8007e78:	b084      	sub	sp, #16
 8007e7a:	af00      	add	r7, sp, #0
 8007e7c:	6078      	str	r0, [r7, #4]
 8007e7e:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007e80:	687b      	ldr	r3, [r7, #4]
 8007e82:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007e86:	2b01      	cmp	r3, #1
 8007e88:	d101      	bne.n	8007e8e <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8007e8a:	2302      	movs	r3, #2
 8007e8c:	e02d      	b.n	8007eea <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8007e8e:	687b      	ldr	r3, [r7, #4]
 8007e90:	2201      	movs	r2, #1
 8007e92:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007e96:	687b      	ldr	r3, [r7, #4]
 8007e98:	2224      	movs	r2, #36	@ 0x24
 8007e9a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007e9e:	687b      	ldr	r3, [r7, #4]
 8007ea0:	681b      	ldr	r3, [r3, #0]
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007ea6:	687b      	ldr	r3, [r7, #4]
 8007ea8:	681b      	ldr	r3, [r3, #0]
 8007eaa:	681a      	ldr	r2, [r3, #0]
 8007eac:	687b      	ldr	r3, [r7, #4]
 8007eae:	681b      	ldr	r3, [r3, #0]
 8007eb0:	f022 0201 	bic.w	r2, r2, #1
 8007eb4:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	681b      	ldr	r3, [r3, #0]
 8007eba:	689b      	ldr	r3, [r3, #8]
 8007ebc:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8007ec0:	687b      	ldr	r3, [r7, #4]
 8007ec2:	681b      	ldr	r3, [r3, #0]
 8007ec4:	683a      	ldr	r2, [r7, #0]
 8007ec6:	430a      	orrs	r2, r1
 8007ec8:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007eca:	6878      	ldr	r0, [r7, #4]
 8007ecc:	f000 f8a4 	bl	8008018 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007ed0:	687b      	ldr	r3, [r7, #4]
 8007ed2:	681b      	ldr	r3, [r3, #0]
 8007ed4:	68fa      	ldr	r2, [r7, #12]
 8007ed6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007ed8:	687b      	ldr	r3, [r7, #4]
 8007eda:	2220      	movs	r2, #32
 8007edc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007ee0:	687b      	ldr	r3, [r7, #4]
 8007ee2:	2200      	movs	r2, #0
 8007ee4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007ee8:	2300      	movs	r3, #0
}
 8007eea:	4618      	mov	r0, r3
 8007eec:	3710      	adds	r7, #16
 8007eee:	46bd      	mov	sp, r7
 8007ef0:	bd80      	pop	{r7, pc}

08007ef2 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8007ef2:	b580      	push	{r7, lr}
 8007ef4:	b084      	sub	sp, #16
 8007ef6:	af00      	add	r7, sp, #0
 8007ef8:	6078      	str	r0, [r7, #4]
 8007efa:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8007efc:	687b      	ldr	r3, [r7, #4]
 8007efe:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8007f02:	2b01      	cmp	r3, #1
 8007f04:	d101      	bne.n	8007f0a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8007f06:	2302      	movs	r3, #2
 8007f08:	e02d      	b.n	8007f66 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	2201      	movs	r2, #1
 8007f0e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8007f12:	687b      	ldr	r3, [r7, #4]
 8007f14:	2224      	movs	r2, #36	@ 0x24
 8007f16:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8007f1a:	687b      	ldr	r3, [r7, #4]
 8007f1c:	681b      	ldr	r3, [r3, #0]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8007f22:	687b      	ldr	r3, [r7, #4]
 8007f24:	681b      	ldr	r3, [r3, #0]
 8007f26:	681a      	ldr	r2, [r3, #0]
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	f022 0201 	bic.w	r2, r2, #1
 8007f30:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8007f32:	687b      	ldr	r3, [r7, #4]
 8007f34:	681b      	ldr	r3, [r3, #0]
 8007f36:	689b      	ldr	r3, [r3, #8]
 8007f38:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8007f3c:	687b      	ldr	r3, [r7, #4]
 8007f3e:	681b      	ldr	r3, [r3, #0]
 8007f40:	683a      	ldr	r2, [r7, #0]
 8007f42:	430a      	orrs	r2, r1
 8007f44:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8007f46:	6878      	ldr	r0, [r7, #4]
 8007f48:	f000 f866 	bl	8008018 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8007f4c:	687b      	ldr	r3, [r7, #4]
 8007f4e:	681b      	ldr	r3, [r3, #0]
 8007f50:	68fa      	ldr	r2, [r7, #12]
 8007f52:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8007f54:	687b      	ldr	r3, [r7, #4]
 8007f56:	2220      	movs	r2, #32
 8007f58:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2200      	movs	r2, #0
 8007f60:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8007f64:	2300      	movs	r3, #0
}
 8007f66:	4618      	mov	r0, r3
 8007f68:	3710      	adds	r7, #16
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	bd80      	pop	{r7, pc}

08007f6e <HAL_UARTEx_ReceiveToIdle_DMA>:
  * @param pData Pointer to data buffer (uint8_t or uint16_t data elements).
  * @param Size  Amount of data elements (uint8_t or uint16_t) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_ReceiveToIdle_DMA(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f6e:	b580      	push	{r7, lr}
 8007f70:	b08c      	sub	sp, #48	@ 0x30
 8007f72:	af00      	add	r7, sp, #0
 8007f74:	60f8      	str	r0, [r7, #12]
 8007f76:	60b9      	str	r1, [r7, #8]
 8007f78:	4613      	mov	r3, r2
 8007f7a:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status;

  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 8007f82:	2b20      	cmp	r3, #32
 8007f84:	d142      	bne.n	800800c <HAL_UARTEx_ReceiveToIdle_DMA+0x9e>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f86:	68bb      	ldr	r3, [r7, #8]
 8007f88:	2b00      	cmp	r3, #0
 8007f8a:	d002      	beq.n	8007f92 <HAL_UARTEx_ReceiveToIdle_DMA+0x24>
 8007f8c:	88fb      	ldrh	r3, [r7, #6]
 8007f8e:	2b00      	cmp	r3, #0
 8007f90:	d101      	bne.n	8007f96 <HAL_UARTEx_ReceiveToIdle_DMA+0x28>
    {
      return HAL_ERROR;
 8007f92:	2301      	movs	r3, #1
 8007f94:	e03b      	b.n	800800e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
    }

    /* Set Reception type to reception till IDLE Event*/
    huart->ReceptionType = HAL_UART_RECEPTION_TOIDLE;
 8007f96:	68fb      	ldr	r3, [r7, #12]
 8007f98:	2201      	movs	r2, #1
 8007f9a:	66da      	str	r2, [r3, #108]	@ 0x6c
    huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007f9c:	68fb      	ldr	r3, [r7, #12]
 8007f9e:	2200      	movs	r2, #0
 8007fa0:	671a      	str	r2, [r3, #112]	@ 0x70

    status =  UART_Start_Receive_DMA(huart, pData, Size);
 8007fa2:	88fb      	ldrh	r3, [r7, #6]
 8007fa4:	461a      	mov	r2, r3
 8007fa6:	68b9      	ldr	r1, [r7, #8]
 8007fa8:	68f8      	ldr	r0, [r7, #12]
 8007faa:	f7ff fc33 	bl	8007814 <UART_Start_Receive_DMA>
 8007fae:	4603      	mov	r3, r0
 8007fb0:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

    /* Check Rx process has been successfully started */
    if (status == HAL_OK)
 8007fb4:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8007fb8:	2b00      	cmp	r3, #0
 8007fba:	d124      	bne.n	8008006 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
    {
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007fbc:	68fb      	ldr	r3, [r7, #12]
 8007fbe:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007fc0:	2b01      	cmp	r3, #1
 8007fc2:	d11d      	bne.n	8008000 <HAL_UARTEx_ReceiveToIdle_DMA+0x92>
      {
        __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007fc4:	68fb      	ldr	r3, [r7, #12]
 8007fc6:	681b      	ldr	r3, [r3, #0]
 8007fc8:	2210      	movs	r2, #16
 8007fca:	621a      	str	r2, [r3, #32]
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007fcc:	68fb      	ldr	r3, [r7, #12]
 8007fce:	681b      	ldr	r3, [r3, #0]
 8007fd0:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007fd2:	69bb      	ldr	r3, [r7, #24]
 8007fd4:	e853 3f00 	ldrex	r3, [r3]
 8007fd8:	617b      	str	r3, [r7, #20]
   return(result);
 8007fda:	697b      	ldr	r3, [r7, #20]
 8007fdc:	f043 0310 	orr.w	r3, r3, #16
 8007fe0:	62bb      	str	r3, [r7, #40]	@ 0x28
 8007fe2:	68fb      	ldr	r3, [r7, #12]
 8007fe4:	681b      	ldr	r3, [r3, #0]
 8007fe6:	461a      	mov	r2, r3
 8007fe8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007fea:	627b      	str	r3, [r7, #36]	@ 0x24
 8007fec:	623a      	str	r2, [r7, #32]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007fee:	6a39      	ldr	r1, [r7, #32]
 8007ff0:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8007ff2:	e841 2300 	strex	r3, r2, [r1]
 8007ff6:	61fb      	str	r3, [r7, #28]
   return(result);
 8007ff8:	69fb      	ldr	r3, [r7, #28]
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d1e6      	bne.n	8007fcc <HAL_UARTEx_ReceiveToIdle_DMA+0x5e>
 8007ffe:	e002      	b.n	8008006 <HAL_UARTEx_ReceiveToIdle_DMA+0x98>
      {
        /* In case of errors already pending when reception is started,
           Interrupts may have already been raised and lead to reception abortion.
           (Overrun error for instance).
           In such case Reception Type has been reset to HAL_UART_RECEPTION_STANDARD. */
        status = HAL_ERROR;
 8008000:	2301      	movs	r3, #1
 8008002:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }

    return status;
 8008006:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800800a:	e000      	b.n	800800e <HAL_UARTEx_ReceiveToIdle_DMA+0xa0>
  }
  else
  {
    return HAL_BUSY;
 800800c:	2302      	movs	r3, #2
  }
}
 800800e:	4618      	mov	r0, r3
 8008010:	3730      	adds	r7, #48	@ 0x30
 8008012:	46bd      	mov	sp, r7
 8008014:	bd80      	pop	{r7, pc}
	...

08008018 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008018:	b480      	push	{r7}
 800801a:	b085      	sub	sp, #20
 800801c:	af00      	add	r7, sp, #0
 800801e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008020:	687b      	ldr	r3, [r7, #4]
 8008022:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008024:	2b00      	cmp	r3, #0
 8008026:	d108      	bne.n	800803a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008028:	687b      	ldr	r3, [r7, #4]
 800802a:	2201      	movs	r2, #1
 800802c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008030:	687b      	ldr	r3, [r7, #4]
 8008032:	2201      	movs	r2, #1
 8008034:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008038:	e031      	b.n	800809e <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800803a:	2308      	movs	r3, #8
 800803c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800803e:	2308      	movs	r3, #8
 8008040:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008042:	687b      	ldr	r3, [r7, #4]
 8008044:	681b      	ldr	r3, [r3, #0]
 8008046:	689b      	ldr	r3, [r3, #8]
 8008048:	0e5b      	lsrs	r3, r3, #25
 800804a:	b2db      	uxtb	r3, r3
 800804c:	f003 0307 	and.w	r3, r3, #7
 8008050:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008052:	687b      	ldr	r3, [r7, #4]
 8008054:	681b      	ldr	r3, [r3, #0]
 8008056:	689b      	ldr	r3, [r3, #8]
 8008058:	0f5b      	lsrs	r3, r3, #29
 800805a:	b2db      	uxtb	r3, r3
 800805c:	f003 0307 	and.w	r3, r3, #7
 8008060:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008062:	7bbb      	ldrb	r3, [r7, #14]
 8008064:	7b3a      	ldrb	r2, [r7, #12]
 8008066:	4911      	ldr	r1, [pc, #68]	@ (80080ac <UARTEx_SetNbDataToProcess+0x94>)
 8008068:	5c8a      	ldrb	r2, [r1, r2]
 800806a:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800806e:	7b3a      	ldrb	r2, [r7, #12]
 8008070:	490f      	ldr	r1, [pc, #60]	@ (80080b0 <UARTEx_SetNbDataToProcess+0x98>)
 8008072:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008074:	fb93 f3f2 	sdiv	r3, r3, r2
 8008078:	b29a      	uxth	r2, r3
 800807a:	687b      	ldr	r3, [r7, #4]
 800807c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008080:	7bfb      	ldrb	r3, [r7, #15]
 8008082:	7b7a      	ldrb	r2, [r7, #13]
 8008084:	4909      	ldr	r1, [pc, #36]	@ (80080ac <UARTEx_SetNbDataToProcess+0x94>)
 8008086:	5c8a      	ldrb	r2, [r1, r2]
 8008088:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800808c:	7b7a      	ldrb	r2, [r7, #13]
 800808e:	4908      	ldr	r1, [pc, #32]	@ (80080b0 <UARTEx_SetNbDataToProcess+0x98>)
 8008090:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008092:	fb93 f3f2 	sdiv	r3, r3, r2
 8008096:	b29a      	uxth	r2, r3
 8008098:	687b      	ldr	r3, [r7, #4]
 800809a:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800809e:	bf00      	nop
 80080a0:	3714      	adds	r7, #20
 80080a2:	46bd      	mov	sp, r7
 80080a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080a8:	4770      	bx	lr
 80080aa:	bf00      	nop
 80080ac:	0800818c 	.word	0x0800818c
 80080b0:	08008194 	.word	0x08008194

080080b4 <memset>:
 80080b4:	4402      	add	r2, r0
 80080b6:	4603      	mov	r3, r0
 80080b8:	4293      	cmp	r3, r2
 80080ba:	d100      	bne.n	80080be <memset+0xa>
 80080bc:	4770      	bx	lr
 80080be:	f803 1b01 	strb.w	r1, [r3], #1
 80080c2:	e7f9      	b.n	80080b8 <memset+0x4>

080080c4 <__libc_init_array>:
 80080c4:	b570      	push	{r4, r5, r6, lr}
 80080c6:	4d0d      	ldr	r5, [pc, #52]	@ (80080fc <__libc_init_array+0x38>)
 80080c8:	4c0d      	ldr	r4, [pc, #52]	@ (8008100 <__libc_init_array+0x3c>)
 80080ca:	1b64      	subs	r4, r4, r5
 80080cc:	10a4      	asrs	r4, r4, #2
 80080ce:	2600      	movs	r6, #0
 80080d0:	42a6      	cmp	r6, r4
 80080d2:	d109      	bne.n	80080e8 <__libc_init_array+0x24>
 80080d4:	4d0b      	ldr	r5, [pc, #44]	@ (8008104 <__libc_init_array+0x40>)
 80080d6:	4c0c      	ldr	r4, [pc, #48]	@ (8008108 <__libc_init_array+0x44>)
 80080d8:	f000 f826 	bl	8008128 <_init>
 80080dc:	1b64      	subs	r4, r4, r5
 80080de:	10a4      	asrs	r4, r4, #2
 80080e0:	2600      	movs	r6, #0
 80080e2:	42a6      	cmp	r6, r4
 80080e4:	d105      	bne.n	80080f2 <__libc_init_array+0x2e>
 80080e6:	bd70      	pop	{r4, r5, r6, pc}
 80080e8:	f855 3b04 	ldr.w	r3, [r5], #4
 80080ec:	4798      	blx	r3
 80080ee:	3601      	adds	r6, #1
 80080f0:	e7ee      	b.n	80080d0 <__libc_init_array+0xc>
 80080f2:	f855 3b04 	ldr.w	r3, [r5], #4
 80080f6:	4798      	blx	r3
 80080f8:	3601      	adds	r6, #1
 80080fa:	e7f2      	b.n	80080e2 <__libc_init_array+0x1e>
 80080fc:	080081a4 	.word	0x080081a4
 8008100:	080081a4 	.word	0x080081a4
 8008104:	080081a4 	.word	0x080081a4
 8008108:	080081a8 	.word	0x080081a8

0800810c <memcpy>:
 800810c:	440a      	add	r2, r1
 800810e:	4291      	cmp	r1, r2
 8008110:	f100 33ff 	add.w	r3, r0, #4294967295
 8008114:	d100      	bne.n	8008118 <memcpy+0xc>
 8008116:	4770      	bx	lr
 8008118:	b510      	push	{r4, lr}
 800811a:	f811 4b01 	ldrb.w	r4, [r1], #1
 800811e:	f803 4f01 	strb.w	r4, [r3, #1]!
 8008122:	4291      	cmp	r1, r2
 8008124:	d1f9      	bne.n	800811a <memcpy+0xe>
 8008126:	bd10      	pop	{r4, pc}

08008128 <_init>:
 8008128:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800812a:	bf00      	nop
 800812c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800812e:	bc08      	pop	{r3}
 8008130:	469e      	mov	lr, r3
 8008132:	4770      	bx	lr

08008134 <_fini>:
 8008134:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008136:	bf00      	nop
 8008138:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800813a:	bc08      	pop	{r3}
 800813c:	469e      	mov	lr, r3
 800813e:	4770      	bx	lr
