{"Source Block": ["serv/rtl/serv_state.v@110:120@HdlIdDef", "   assign o_bufreg_en = (o_cnt_en & (o_init | o_ctrl_trap | i_branch_op)) | (i_shift_op & !stage_two_req & (i_sh_right | i_alu_sh_done_r));\n\n   assign o_ibus_cyc = ibus_cyc & !i_rst;\n\n   assign o_init = two_stage_op & !o_pending_irq & !init_done;\n   reg \tinit_done;\n\n   always @(posedge i_clk) begin\n      //ibus_cyc changes on three conditions.\n      //1. i_rst is asserted. Together with the async gating above, o_ibus_cyc\n      //   will be asserted as soon as the reset is released. This is how the\n"], "Clone Blocks": [["serv/rtl/serv_state.v@109:119", "    */\n   assign o_bufreg_en = (o_cnt_en & (o_init | o_ctrl_trap | i_branch_op)) | (i_shift_op & !stage_two_req & (i_sh_right | i_alu_sh_done_r));\n\n   assign o_ibus_cyc = ibus_cyc & !i_rst;\n\n   assign o_init = two_stage_op & !o_pending_irq & !init_done;\n   reg \tinit_done;\n\n   always @(posedge i_clk) begin\n      //ibus_cyc changes on three conditions.\n      //1. i_rst is asserted. Together with the async gating above, o_ibus_cyc\n"]], "Diff Content": {"Delete": [[115, "   reg \tinit_done;\n"]], "Add": []}}