<!DOCTYPE html>
<html lang="en">

  <head>
  <meta charset="utf-8">
  <meta http-equiv="X-UA-Compatible" content="IE=edge">
  <meta name="viewport" content="width=device-width, initial-scale=1">

  
  
  
  <title>Fun with vectors in the Raspberry Pi 1 - Part 6</title>
  <meta name="description" content="There is an issue we have mentioned several times in earlier installments: the value of the vector length at function boundaries. This is, when entering or leaving a function. We will address this question today.">
  

  <link rel="stylesheet" href="/assets/main.css">
  <link rel="canonical" href="https://thinkingeek.com/2021/07/11/raspberry-vectors-part-6/">
  
  
  <link rel="alternate" type="application/rss+xml" title="Think In Geek" href="https://thinkingeek.com/feed.xml">

  

  
  <meta property="og:title" content="Fun with vectors in the Raspberry Pi 1 - Part 6">
  <meta property="og:site_name" content="Think In Geek">
  <meta property="og:url" content="https://thinkingeek.com/2021/07/11/raspberry-vectors-part-6/">
  <meta property="og:description" content="There is an issue we have mentioned several times in earlier installments: the value of the vector length at function boundaries. This is, when entering or leaving a function. We will address this question today.">
  
  
  <meta name="twitter:card" content="summary">
  
  <meta name="twitter:title" content="Fun with vectors in the Raspberry Pi 1 - Part 6">
  <meta name="twitter:description" content="There is an issue we have mentioned several times in earlier installments: the value of the vector length at function boundaries. This is, when entering or leaving a function. We will address this ...">
  
  

  <link rel="stylesheet" href="/assets/fonts/fonts.css">

  

</head>


  <body>

    <header class="site-header">

  <div class="wrapper">

      <span class="site-title"><a href="/">Think In Geek</a> | </span>
      <span class="site-slogan">In geek we trust</span>

    <nav class="site-nav"><a class="page-link" href="/series/">Series</a><a class="page-link" href="/author/brafales/">Posts by Bernat Ràfales</a><a class="page-link" href="/archives/">Archives</a></nav>

  </div>

</header>


    <main class="page-content" aria-label="Content">
      <div class="wrapper">
        <article class="post" itemscope itemtype="http://schema.org/BlogPosting">

  <header class="post-header">
    
      <h1 class="post-title" itemprop="name headline">Fun with vectors in the Raspberry Pi 1 - Part 6</h1>
    
    <p class="post-meta"><time datetime="2021-07-11T20:10:00+00:00" itemprop="datePublished">Jul 11, 2021</time> • <span itemprop="author" itemscope itemtype="http://schema.org/Person"><span itemprop="name">Roger Ferrer Ibáñez</span></span> • <a href="/categories/vectors/">vectors</a>, <a href="/categories/raspberry-pi-1/">raspberry pi 1</a>, <a href="/categories/llvm/">llvm</a>, <a href="/categories/compilers/">compilers</a>, <a href="/categories/arm/">arm</a></p>
  </header>

  <div class="post-content" itemprop="articleBody">
    <p>There is an issue we have mentioned several times in earlier installments: the
value of the vector length at function boundaries. This is, when entering or
leaving a function. We will address this question today.</p>

<!--more-->

<h1>Calling convention</h1>

<p><a href="https://developer.arm.com/documentation/ihi0042/j">Arm Procedure Call
Standard</a> specifies how
parameters are passed in function calls. Also the convention specifies
other details, like the state registers upon entering a function. One of the
details it specifies is the value of <code class="language-plaintext highlighter-rouge">len</code>.</p>

<blockquote>
  <p>The length bits (16-18) must be 0b100 when using M-profile Vector Extension,
0b000 when using VFP vector mode and otherwise preserved across a public
interface.</p>
</blockquote>

<p>So, in order to interface correctly with other functions we need to make sure
the <code class="language-plaintext highlighter-rouge">len</code> field is set to <code class="language-plaintext highlighter-rouge">0</code> when calling a function. We will achieve this
using the following approach</p>

<ul>
  <li>a <code class="language-plaintext highlighter-rouge">VFPSETLEN</code> that sets <code class="language-plaintext highlighter-rouge">len</code> to 0 will be emitted prior a function call</li>
  <li>a <code class="language-plaintext highlighter-rouge">VFPSETLEN</code> that sets <code class="language-plaintext highlighter-rouge">len</code> to 0 will be emitted before returning from a function</li>
</ul>

<p>We will do this in SelectionDAG. The optimisation we implemented in the last
chapter should be able to remove all the redundant cases.</p>

<h1>Changes in SelectionDAG</h1>

<p>In order to implement this in SelectionDAG, the easiest approach is to create
a new target-specific SelectionDAG node.</p>

<p>We do that by first declaring a new enumerator of <code class="language-plaintext highlighter-rouge">NodeType</code> enum, in
<code class="language-plaintext highlighter-rouge">ARMISelLowering.h</code>. We will call it <code class="language-plaintext highlighter-rouge">VFPSETLENZERO</code> and its purpose
will be exclusively setting <code class="language-plaintext highlighter-rouge">len</code> to 0.</p>

<figure class="highlight"><figcaption>llvm/lib/Target/ARM/ARMISelLowering.h</figcaption><pre><code class="language-diff" data-lang="diff"><span class="p">@@ -312,6 +312,9 @@</span>
     CSNEG, // Conditional select negate.
     CSINC, // Conditional select increment.
 
<span class="gi">+    // VFP2
+    VFPSETLENZERO,
+
</span>     // Vector load N-element structure to all lanes:
     VLD1DUP = ISD::FIRST_TARGET_MEMORY_OPCODE,
     VLD2DUP,</code></pre></figure>

<p>Now we can define the tablegen node itself. This is done in <code class="language-plaintext highlighter-rouge">ARMInstrVFP.td</code>.</p>

<figure class="highlight"><figcaption>llvm/lib/Target/ARM/ARMInstrVFP.td</figcaption><pre><code class="language-diff" data-lang="diff"><span class="p">@@ -32,6 +32,9 @@</span>
 def arm_vmovhr : SDNode&lt;"ARMISD::VMOVhr", SDT_VMOVhr&gt;;
 def arm_vmovrh : SDNode&lt;"ARMISD::VMOVrh", SDT_VMOVrh&gt;;
 
<span class="gi">+def arm_vfpsetlenzero : SDNode&lt;"ARMISD::VFPSETLENZERO", SDTNone,
+                               [SDNPHasChain]&gt;;
+
</span> //===----------------------------------------------------------------------===//
 // Pseudos VFP database.
 //</code></pre></figure>

<p>This definition in tablegen defines a new record named <code class="language-plaintext highlighter-rouge">arm_vfpsetlenzero</code> of
type <code class="language-plaintext highlighter-rouge">SDNode</code>. This class needs a few parameters: the enumerator we declared
above in <code class="language-plaintext highlighter-rouge">ARMISelLowering.h</code>, a prototype of the node and a list of attributes. The
prototype of the node allows specifying what operands and what values returns a
node. In our case <code class="language-plaintext highlighter-rouge">arm_vfpsetlenzero</code> will not receive any parameter not return
anything so we can use the predefined prototype for this case, called
<code class="language-plaintext highlighter-rouge">SDTNone</code>. The only attribute we have is <code class="language-plaintext highlighter-rouge">SDNPHasChain</code> which means the node
has a chain.</p>

<p>A chain is one of the three dependence kinds that SelectionDAG nodes can
represent: data flow (called <em>normal values</em>, this is operands and results of a
node modelling some operation), control flow (chain, used for things like
memory accesses or other dependences that are unrelated to data but to
operation ordering), and scheduling-dependences (called <em>glue</em>, used for things
like CPU flags).  Dependences are important when the output SelectionDAG is
linearised into <code class="language-plaintext highlighter-rouge">MachineInstr</code>s because they determine a valid order. When a
SelectionDAG node has chain, it has an input and an output chain.</p>

<p>We still need to make one final change in <code class="language-plaintext highlighter-rouge">ARMISelLowering.cpp</code> so we can print
the name of the node (used for debugging).</p>

<figure class="highlight"><figcaption>llvm/lib/Target/ARM/ARMISelLowering.cpp</figcaption><pre><code class="language-diff" data-lang="diff"><span class="p">@@ -1840,6 +1840,7 @@</span> const char *ARMTargetLowering::getTargetNodeName(unsigned Opcode) const {
     MAKE_CASE(ARMISD::CSINC)
     MAKE_CASE(ARMISD::MEMCPYLOOP)
     MAKE_CASE(ARMISD::MEMSETLOOP)
<span class="gi">+    MAKE_CASE(ARMISD::VFPSETLENZERO)
</span> #undef MAKE_CASE
   }
   return nullptr;</code></pre></figure>

<h1>Lowering</h1>

<p>We have to change two locations in <code class="language-plaintext highlighter-rouge">ARMISelLowering.cpp</code></p>

<ul>
  <li><code class="language-plaintext highlighter-rouge">ARMTargetLowering::LowerCall</code> which deals with calls functions. We will
add a <code class="language-plaintext highlighter-rouge">VFPSETLENZERO</code> right before the lowering of a function call.</li>
  <li><code class="language-plaintext highlighter-rouge">ARMTargetLowering::LowerReturn</code> which deals with lowering a function. We will
add a <code class="language-plaintext highlighter-rouge">VFPSETLENZERO</code> very early in the return node.</li>
</ul>

<p>In both places the code is the same.</p>

<figure class="highlight"><figcaption>llvm/lib/Target/ARM/ARMISelLowering.cpp</figcaption><pre><code class="language-diff" data-lang="diff"><span class="p">@@ -2386,6 +2387,10 @@</span> ARMTargetLowering::LowerCall(TargetLowering::CallLoweringInfo &amp;CLI,
       AFI-&gt;setArgRegsSaveSize(-SPDiff);
   }
 
<span class="gi">+  if (Subtarget-&gt;hasVFP2Base()) {
+    Chain = DAG.getNode(ARMISD::VFPSETLENZERO, dl, MVT::Other, Chain);
+  }
+
</span>   if (isSibCall) {
     // For sibling tail calls, memory operands are available in our caller's stack.
     NumBytes = 0;
<span class="p">@@ -3116,6 +3121,10 @@</span> ARMTargetLowering::LowerReturn(SDValue Chain, CallingConv::ID CallConv,
     DAG.getContext()-&gt;diagnose(Diag);
   }
 
<span class="gi">+  if (Subtarget-&gt;hasVFP2Base()) {
+    Chain = DAG.getNode(ARMISD::VFPSETLENZERO, dl, MVT::Other, Chain);
+  }
+
</span>   // Copy the result values into the output registers.
   for (unsigned i = 0, realRVLocIdx = 0;
        i != RVLocs.size();</code></pre></figure>

<p>We create an <code class="language-plaintext highlighter-rouge">arm_vfpsetlenzero</code> in C++ using its enumerator
<code class="language-plaintext highlighter-rouge">ARMISD::VFPSETLENZERO</code>. It only returns a chain which has type <code class="language-plaintext highlighter-rouge">MVT::Other</code>
and receives an input <code class="language-plaintext highlighter-rouge">Chain</code>. The new node is the previous chain that will
be used in later nodes.</p>

<h2>Initial DAG</h2>

<p>Now we can do a first experiment and see how the SelectionDAG looks like. Let’s
consider the following LLVM IR.</p>

<figure class="highlight"><figcaption>test.ll</figcaption><pre><code class="language-llvm" data-lang="llvm"><span class="k">declare</span> <span class="kt">void</span> <span class="vg">@foo</span><span class="p">(</span><span class="kt">i32</span> <span class="nv">%a</span><span class="p">,</span> <span class="kt">i32</span> <span class="nv">%b</span><span class="p">)</span>

<span class="k">define</span> <span class="kt">void</span> <span class="vg">@test_vec</span><span class="p">(&lt;</span><span class="m">2</span> <span class="p">x</span> <span class="kt">double</span><span class="p">&gt;</span> <span class="p">*</span><span class="nv">%pa</span><span class="p">,</span> <span class="p">&lt;</span><span class="m">2</span> <span class="p">x</span> <span class="kt">double</span><span class="p">&gt;</span> <span class="p">*</span><span class="nv">%pb</span><span class="p">,</span> <span class="p">&lt;</span><span class="m">2</span> <span class="p">x</span> <span class="kt">double</span><span class="p">&gt;</span> <span class="p">*</span><span class="nv">%pc</span><span class="p">)</span> <span class="p">{</span>
  <span class="k">call</span> <span class="kt">void</span> <span class="vg">@foo</span><span class="p">(</span><span class="kt">i32</span> <span class="m">1</span><span class="p">,</span> <span class="kt">i32</span> <span class="m">3</span><span class="p">)</span>
  <span class="nv">%a</span> <span class="p">=</span> <span class="k">load</span> <span class="p">&lt;</span><span class="m">2</span> <span class="p">x</span> <span class="kt">double</span><span class="p">&gt;,</span> <span class="p">&lt;</span><span class="m">2</span> <span class="p">x</span> <span class="kt">double</span><span class="p">&gt;*</span> <span class="nv">%pa</span>
  <span class="nv">%b</span> <span class="p">=</span> <span class="k">load</span> <span class="p">&lt;</span><span class="m">2</span> <span class="p">x</span> <span class="kt">double</span><span class="p">&gt;,</span> <span class="p">&lt;</span><span class="m">2</span> <span class="p">x</span> <span class="kt">double</span><span class="p">&gt;*</span> <span class="nv">%pb</span>
  <span class="nv">%c</span> <span class="p">=</span> <span class="k">fadd</span> <span class="p">&lt;</span><span class="m">2</span> <span class="p">x</span> <span class="kt">double</span><span class="p">&gt;</span> <span class="nv">%a</span><span class="p">,</span> <span class="nv">%b</span>
  <span class="k">store</span> <span class="p">&lt;</span><span class="m">2</span> <span class="p">x</span> <span class="kt">double</span><span class="p">&gt;</span> <span class="nv">%c</span><span class="p">,</span> <span class="p">&lt;</span><span class="m">2</span> <span class="p">x</span> <span class="kt">double</span><span class="p">&gt;</span> <span class="p">*</span><span class="nv">%pc</span>
  <span class="k">ret</span> <span class="kt">void</span>
<span class="p">}</span></code></pre></figure>

<figure class="highlight"><pre><code class="language-bash" data-lang="bash"><span class="nv">$ </span>llc <span class="nt">-mtriple</span> armv6kz-unknown-linux-gnu <span class="nt">-mattr</span><span class="o">=</span>+vfp2 <span class="nt">-o</span> - test.ll <span class="se">\</span>
      <span class="nt">-debug-only</span><span class="o">=</span>isel</code></pre></figure>

<p>This will crash because we are still missing a few bits, but we can look
at the initial SelectionDAG.</p>

<figure class="highlight"><pre><code class="language-plaintext" data-lang="plaintext"><table class="rouge-table"><tbody><tr><td class="gutter gl"><pre class="lineno">1
2
3
4
5
6
7
8
9
10
11
12
13
14
15
16
17
18
19
20
21
22
</pre></td><td class="code"><pre>Initial selection DAG: %bb.0 'test_vec:'
SelectionDAG has 33 nodes:
  t0: ch = EntryToken
  t7: i32 = GlobalAddress&lt;void (i32, i32)* @foo&gt; 0
    t10: ch = ARMISD::VFPSETLENZERO t0
  t12: ch,glue = callseq_start t10, TargetConstant:i32&lt;0&gt;, TargetConstant:i32&lt;0&gt;
  t14: i32,ch = CopyFromReg t12, Register:i32 $sp
  t16: ch,glue = CopyToReg t12, Register:i32 $r0, Constant:i32&lt;1&gt;
  t18: ch,glue = CopyToReg t16, Register:i32 $r1, Constant:i32&lt;3&gt;, t16:1
  t21: ch,glue = ARMISD::CALL t18, TargetGlobalAddress:i32&lt;void (i32, i32)* @foo&gt; 0, Register:i32 $r0, Register:i32 $r1, RegisterMask:Untyped, t18:1
  t23: ch,glue = callseq_end t21, TargetConstant:i32&lt;0&gt;, TargetConstant:i32&lt;-1&gt;, t21:1
  t24: i32 = Constant&lt;0&gt;
    t2: i32,ch = CopyFromReg t0, Register:i32 %0
  t26: v2f64,ch = load&lt;(load 16 from %ir.pa, align 8)&gt; t23, t2, undef:i32
    t4: i32,ch = CopyFromReg t0, Register:i32 %1
  t27: v2f64,ch = load&lt;(load 16 from %ir.pb, align 8)&gt; t23, t4, undef:i32
        t29: ch = TokenFactor t26:1, t27:1
        t28: v2f64 = fadd t26, t27
        t6: i32,ch = CopyFromReg t0, Register:i32 %2
      t30: ch = store&lt;(store 16 into %ir.pc, align 8)&gt; t29, t28, t6, undef:i32
    t31: ch = ARMISD::VFPSETLENZERO t30
  t32: ch = ARMISD::RET_FLAG t31
</pre></td></tr></tbody></table></code></pre></figure>

<p>If you check lines 5 and 21 you will see the new node. You will see each one
receives a chain <code class="language-plaintext highlighter-rouge">t0</code> and <code class="language-plaintext highlighter-rouge">t30</code>.</p>

<p><code class="language-plaintext highlighter-rouge">t0</code> is the initial chain of the basic block
and <code class="language-plaintext highlighter-rouge">ARMISD::VFPSETLENZERO</code> has an output chain called <code class="language-plaintext highlighter-rouge">t10</code> which is the inptu
chain of <code class="language-plaintext highlighter-rouge">callseq_start</code>, a node used to signal the beginning of a function
call. We basically set <code class="language-plaintext highlighter-rouge">len</code> to zero right before starting the function call
sequence.</p>

<p>Similarly, <code class="language-plaintext highlighter-rouge">t30</code> is the input chain for the <code class="language-plaintext highlighter-rouge">ARMISDF::VFPSETLENZERO</code> that we
emit right before returning. The return in ARM is represented using the node
<code class="language-plaintext highlighter-rouge">ARMISD::RET_FLAG</code>. The input chain of that node is exactly <code class="language-plaintext highlighter-rouge">t31</code> which is the
output chain of this second <code class="language-plaintext highlighter-rouge">ARMISD::VFPSETLENZERO</code>.</p>

<h2>Selection</h2>

<p>As I mentioned, the initial test above crashes. At this stage, LLVM does not
know how to select this input SelectionDAG node <code class="language-plaintext highlighter-rouge">ARMISD::VFPSETLENZERO</code> into an
output SelectionDAG node. So we have to tell LLVM how to do that.</p>

<p>The easiest way is to add a pattern. A suitable place is <code class="language-plaintext highlighter-rouge">ARMInstrVFP.td</code>.</p>

<figure class="highlight"><pre><code class="language-plaintext" data-lang="plaintext">def : Pat&lt;(arm_vfpsetlenzero), (VFPSETLEN 0)&gt;;</code></pre></figure>

<p>However, there is a minor issue. When the output SelectionDAG has been
scheduled, the creation of machine instructions (done by InstrEmitter) will set
the implicit <code class="language-plaintext highlighter-rouge">Defs</code> to <em>dead</em> (meaning that nobody uses the value set there).
This means that this pattern will generate a <code class="language-plaintext highlighter-rouge">MachineInstr</code> like this</p>

<figure class="highlight"><pre><code class="language-plaintext" data-lang="plaintext">  %20:gpr, %21:gprnopc = VFPSETLEN 0, implicit-def dead $fpscr</code></pre></figure>

<p>This confuses later passes in the LLVM pipeline and causes wrong code
generation. There are reasons why SelectionDAG does this. In fact, there is a
number of situations in which InstrEmitter will not mark implicit definitions
as dead, but this is not one of them. Luckily we can do a final fixup of an
instruction after it has been emitted.</p>

<p>To do that we first need to change the definition of <code class="language-plaintext highlighter-rouge">VFPSETLEN</code>.</p>

<figure class="highlight"><figcaption>llvm/lib/Target/ARM/ARMInstrVFP.td</figcaption><pre><code class="language-diff" data-lang="diff"><span class="p">@@ -2928,7 +2927,8 @@</span> let Defs = [FPSCR],
     hasNoSchedulingInfo = 1,
     mayLoad = 0,
     mayStore = 0,
<span class="gd">-    hasSideEffects = 0 in
</span><span class="gi">+    hasSideEffects = 0,
+    hasPostISelHook = 1 in
</span> def VFPSETLEN : PseudoInst&lt;(outs GPR:$scratch1, GPRnopc:$scratch2),
                            (ins imm0_7:$len),
                            IIC_fpSTAT, []&gt;,</code></pre></figure>

<p>Now InstrEmitter will call a function called <code class="language-plaintext highlighter-rouge">AdjustInstrPostInstrSelection</code>
after it has created the machine instruction. Let’s handle the
instruction there and make sure the implicit operand is never dead.</p>

<figure class="highlight"><figcaption>llvm/lib/Target/ARM/ARMISelLowering.cpp</figcaption><pre><code class="language-diff" data-lang="diff"><span class="p">@@ -12030,6 +12029,14 @@</span> void ARMTargetLowering::AdjustInstrPostInstrSelection(MachineInstr &amp;MI,
     return;
   }
 
<span class="gi">+  if (MI.getOpcode() == ARM::VFPSETLEN) {
+      // fpscr is never dead.
+      MachineOperand &amp;MO = MI.getOperand(3);
+      assert(MO.isImplicit() &amp;&amp; "This is not an implicit operand");
+      MO.setIsDead(false);
+      return;
+  }
+
</span>   const MCInstrDesc *MCID = &amp;MI.getDesc();
   // Adjust potentially 's' setting instructions after isel, i.e. ADC, SBC, RSB,
   // RSC. Coming out of isel, they have an implicit CPSR def, but the optional</code></pre></figure>

<p>This will make the above machine instruction look like this.</p>

<figure class="highlight"><pre><code class="language-plaintext" data-lang="plaintext">  %20:gpr, %21:gprnopc = VFPSETLEN 0, implicit-def $fpscr</code></pre></figure>

<h1>Results</h1>

<p>Now we can see what is the output of our <code class="language-plaintext highlighter-rouge">test.ll</code> above with and without
optimisation. The first <code class="language-plaintext highlighter-rouge">VFPSETLEN</code> can be removed.</p>

<figure class="highlight"><pre><code class="language-bash" data-lang="bash"><span class="nv">$ </span>diff <span class="nt">-U1000</span> <span class="nt">-u</span> &lt;<span class="o">(</span>llc <span class="nt">-mtriple</span> armv6kz-unknown-linux-gnu <span class="nt">-mattr</span><span class="o">=</span>+vfp2 <span class="se">\</span>
                       <span class="nt">-arm-optimize-vfp2-disable</span> <span class="nt">-o</span> - test.ll<span class="o">)</span>        <span class="se">\</span>
                 &lt;<span class="o">(</span>llc <span class="nt">-mtriple</span> armv6kz-unknown-linux-gnu <span class="nt">-mattr</span><span class="o">=</span>+vfp2 <span class="se">\</span>
                       <span class="nt">-o</span> - test.ll<span class="o">)</span></code></pre></figure>

<figure class="highlight"><pre><code class="language-diff" data-lang="diff"> @ %bb.0:
 	push	{r4, r5, r6, lr}
 	mov	r5, r1
<span class="gd">-	vmrs	r1, fpscr
</span> 	mov	r6, r0
 	mov	r0, #1
<span class="gd">-	mov	r4, r2
-	bic	r1, r1, #458752
-	vmsr	fpscr, r1
</span> 	mov	r1, #3
<span class="gi">+	mov	r4, r2
</span> 	bl	foo
 	vldmia	r5, {d4, d5}
 	mov	r0, #65536
 	vldmia	r6, {d6, d7}
 	vmrs	r1, fpscr
 	bic	r1, r1, #458752
 	orr	r1, r1, r0
 	vmsr	fpscr, r1
 	vadd.f64	d4, d6, d4
 	vstmia	r4, {d4, d5}
 	vmrs	r1, fpscr
 	bic	r1, r1, #458752
 	vmsr	fpscr, r1
 	pop	{r4, r5, r6, pc}</code></pre></figure>

<p>If we move the call right before the return, this time the final <code class="language-plaintext highlighter-rouge">VFPSETLEN</code>
can be removed.</p>

<figure class="highlight"><figcaption>test-2.ll</figcaption><pre><code class="language-llvm" data-lang="llvm"><span class="k">declare</span> <span class="kt">void</span> <span class="vg">@foo</span><span class="p">(</span><span class="kt">i32</span> <span class="nv">%a</span><span class="p">,</span> <span class="kt">i32</span> <span class="nv">%b</span><span class="p">)</span>

<span class="k">define</span> <span class="kt">void</span> <span class="vg">@test_vec</span><span class="p">(&lt;</span><span class="m">2</span> <span class="p">x</span> <span class="kt">double</span><span class="p">&gt;</span> <span class="p">*</span><span class="nv">%pa</span><span class="p">,</span> <span class="p">&lt;</span><span class="m">2</span> <span class="p">x</span> <span class="kt">double</span><span class="p">&gt;</span> <span class="p">*</span><span class="nv">%pb</span><span class="p">,</span> <span class="p">&lt;</span><span class="m">2</span> <span class="p">x</span> <span class="kt">double</span><span class="p">&gt;</span> <span class="p">*</span><span class="nv">%pc</span><span class="p">)</span> <span class="p">{</span>
  <span class="nv">%a</span> <span class="p">=</span> <span class="k">load</span> <span class="p">&lt;</span><span class="m">2</span> <span class="p">x</span> <span class="kt">double</span><span class="p">&gt;,</span> <span class="p">&lt;</span><span class="m">2</span> <span class="p">x</span> <span class="kt">double</span><span class="p">&gt;*</span> <span class="nv">%pa</span>
  <span class="nv">%b</span> <span class="p">=</span> <span class="k">load</span> <span class="p">&lt;</span><span class="m">2</span> <span class="p">x</span> <span class="kt">double</span><span class="p">&gt;,</span> <span class="p">&lt;</span><span class="m">2</span> <span class="p">x</span> <span class="kt">double</span><span class="p">&gt;*</span> <span class="nv">%pb</span>
  <span class="nv">%c</span> <span class="p">=</span> <span class="k">fadd</span> <span class="p">&lt;</span><span class="m">2</span> <span class="p">x</span> <span class="kt">double</span><span class="p">&gt;</span> <span class="nv">%a</span><span class="p">,</span> <span class="nv">%b</span>
  <span class="k">store</span> <span class="p">&lt;</span><span class="m">2</span> <span class="p">x</span> <span class="kt">double</span><span class="p">&gt;</span> <span class="nv">%c</span><span class="p">,</span> <span class="p">&lt;</span><span class="m">2</span> <span class="p">x</span> <span class="kt">double</span><span class="p">&gt;</span> <span class="p">*</span><span class="nv">%pc</span>
  <span class="k">call</span> <span class="kt">void</span> <span class="vg">@foo</span><span class="p">(</span><span class="kt">i32</span> <span class="m">1</span><span class="p">,</span> <span class="kt">i32</span> <span class="m">3</span><span class="p">)</span>
  <span class="k">ret</span> <span class="kt">void</span>
<span class="p">}</span></code></pre></figure>

<figure class="highlight"><pre><code class="language-bash" data-lang="bash"><span class="nv">$ </span>diff <span class="nt">-U1000</span> <span class="nt">-u</span> &lt;<span class="o">(</span>llc <span class="nt">-mtriple</span> armv6kz-unknown-linux-gnu <span class="nt">-mattr</span><span class="o">=</span>+vfp2 <span class="se">\</span>
                       <span class="nt">-arm-optimize-vfp2-disable</span> <span class="nt">-o</span> - test-2.ll<span class="o">)</span>        <span class="se">\</span>
                 &lt;<span class="o">(</span>llc <span class="nt">-mtriple</span> armv6kz-unknown-linux-gnu <span class="nt">-mattr</span><span class="o">=</span>+vfp2 <span class="se">\</span>
                       <span class="nt">-o</span> - test-2.ll<span class="o">)</span></code></pre></figure>

<figure class="highlight"><pre><code class="language-asm" data-lang="asm"> test_vec:
 	.fnstart
 @ %bb.0:
 	push	{r11, lr}
 	vldmia	r0, {d6, d7}
 	mov	r0, #65536
 	vldmia	r1, {d4, d5}
 	vmrs	r1, fpscr
 	bic	r1, r1, #458752
 	orr	r1, r1, r0
 	mov	r0, #1
 	vmsr	fpscr, r1
 	vadd.f64	d4, d6, d4
 	vstmia	r2, {d4, d5}
 	vmrs	r1, fpscr
 	bic	r1, r1, #458752
 	vmsr	fpscr, r1
 	mov	r1, #3
 	bl	foo
-	vmrs	r1, fpscr
-	bic	r1, r1, #458752
-	vmsr	fpscr, r1
 	pop	{r11, pc}</code></pre></figure>

<p>However, if we move the call to some other position the backend crashes. The
reason is that the compiler wants to preserve the value of the vector registers
that are live across the call. To do this it needs to store the vector register
onto the stack, but it does not know how to do that.</p>

<p>In the next installment we will teach the compiler to <em>spill</em>, <em>reload</em> and
<em>copy</em> vector registers.</p>

  </div>

</article>

<div class="pagination">

  <a class="previous" href="/2021/07/10/raspberry-vectors-part-5/">&laquo; Fun with vectors in the Raspberry Pi 1 - Part 5</a>


  <a class="next" href="/2021/07/31/raspberry-vectors-part-7/">Fun with vectors in the Raspberry Pi 1 - Part 7 &raquo;</a>

</div>



      </div>
    </main>

    <footer class="site-footer">

  <div class="wrapper">

    <p>
      

Powered by <a href="https://jekyllrb.com">Jekyll</a>. Theme based on <a href="https://github.com/yous/whiteglass">whiteglass</a>
<br>
Subscribe via <a href="https://thinkingeek.com/feed.xml">RSS</a>

    </p>

  </div>

</footer>


  </body>

</html>
