<!-- Compiled by morty-0.9.0 / 2025-06-12 15:37:52.397675820 +00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_burst_splitter_ax_chan</a></h1>
<div class="docblock">
<p>Internal module of <a href="module.axi_burst_splitter"><code>axi_burst_splitter</code></a> to control Ax channels.</p>
<p>Store burst lengths in counters, which are associated to AXI IDs through ID queues (to allow</p>
<p>reordering of responses w.r.t. requests).</p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.chan_t" class="impl"><code class="in-band"><a href="#parameter.chan_t">chan_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.IdWidth" class="impl"><code class="in-band"><a href="#parameter.IdWidth">IdWidth</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.MaxTxns" class="impl"><code class="in-band"><a href="#parameter.MaxTxns">MaxTxns</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
</div><h3 id="parameter.FullBW" class="impl"><code class="in-band"><a href="#parameter.FullBW">FullBW</a><span class="type-annotation">: bit</span></code></h3><div class="docblock">
</div><h3 id="parameter.id_t" class="impl"><code class="in-band"><a href="#parameter.id_t">id_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band"><a href="#port.clk_i">clk_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.rst_ni" class="impl"><code class="in-band"><a href="#port.rst_ni">rst_ni</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.ax_i" class="impl"><code class="in-band"><a href="#port.ax_i">ax_i</a><span class="type-annotation">: input  chan_t</span></code></h3><div class="docblock">
</div><h3 id="port.ax_valid_i" class="impl"><code class="in-band"><a href="#port.ax_valid_i">ax_valid_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.ax_ready_o" class="impl"><code class="in-band"><a href="#port.ax_ready_o">ax_ready_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
</div><h3 id="port.ax_o" class="impl"><code class="in-band"><a href="#port.ax_o">ax_o</a><span class="type-annotation">: output chan_t</span></code></h3><div class="docblock">
</div><h3 id="port.ax_valid_o" class="impl"><code class="in-band"><a href="#port.ax_valid_o">ax_valid_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
</div><h3 id="port.ax_ready_i" class="impl"><code class="in-band"><a href="#port.ax_ready_i">ax_ready_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.cnt_id_i" class="impl"><code class="in-band"><a href="#port.cnt_id_i">cnt_id_i</a><span class="type-annotation">: input  id_t</span></code></h3><div class="docblock">
</div><h3 id="port.cnt_len_o" class="impl"><code class="in-band"><a href="#port.cnt_len_o">cnt_len_o</a><span class="type-annotation">: output axi_pkg::len_t</span></code></h3><div class="docblock">
</div><h3 id="port.cnt_set_err_i" class="impl"><code class="in-band"><a href="#port.cnt_set_err_i">cnt_set_err_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.cnt_err_o" class="impl"><code class="in-band"><a href="#port.cnt_err_o">cnt_err_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
</div><h3 id="port.cnt_dec_i" class="impl"><code class="in-band"><a href="#port.cnt_dec_i">cnt_dec_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.cnt_req_i" class="impl"><code class="in-band"><a href="#port.cnt_req_i">cnt_req_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
</div><h3 id="port.cnt_gnt_o" class="impl"><code class="in-band"><a href="#port.cnt_gnt_o">cnt_gnt_o</a><span class="type-annotation">: output logic</span></code></h3><div class="docblock">
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.cnt_id_t.html">cnt_id_t</a></td><td></td></tr></table>
<h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.ax_d" class="impl"><code class="in-band"><a href="#signal.ax_d">ax_d</a><span class="type-annotation">: chan_t</span></code></h3><div class="docblock">
</div><h3 id="signal.ax_q" class="impl"><code class="in-band"><a href="#signal.ax_q">ax_q</a><span class="type-annotation">: chan_t</span></code></h3><div class="docblock">
</div></section>
</body>
</html>
