
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003278                       # Number of seconds simulated
sim_ticks                                  3277555365                       # Number of ticks simulated
final_tick                               574780478484                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  65281                       # Simulator instruction rate (inst/s)
host_op_rate                                    85621                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 101534                       # Simulator tick rate (ticks/s)
host_mem_usage                               16920936                       # Number of bytes of host memory used
host_seconds                                 32280.48                       # Real time elapsed on the host
sim_insts                                  2107303181                       # Number of instructions simulated
sim_ops                                    2763901681                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        84864                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         1920                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        18688                       # Number of bytes read from this memory
system.physmem.bytes_read::total               107264                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         1920                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            3712                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        94080                       # Number of bytes written to this memory
system.physmem.bytes_written::total             94080                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          663                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           15                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          146                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                   838                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             735                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  735                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst       546749                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     25892469                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst       585802                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data      5701811                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                32726831                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst       546749                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst       585802                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            1132551                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          28704321                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               28704321                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          28704321                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst       546749                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     25892469                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst       585802                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data      5701811                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               61431151                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                 7859846                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2873117                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2509419                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       185706                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1415327                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1373089                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          207447                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5811                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3384400                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15982355                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2873117                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1580536                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3290188                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         908341                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        349634                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           18                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1668252                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        74015                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7745833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.376773                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.176943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4455645     57.52%     57.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          164727      2.13%     59.65% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          298105      3.85%     63.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          281010      3.63%     67.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          455596      5.88%     73.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          476197      6.15%     79.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          113995      1.47%     80.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           85680      1.11%     81.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1414878     18.27%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7745833                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.365544                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.033418                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3491544                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       338708                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3181799                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        12889                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        720883                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       313972                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          724                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17880045                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1315                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        720883                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3639510                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         102055                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41410                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3044674                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       197292                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17395735                       # Number of instructions processed by rename
system.switch_cpus0.rename.IQFullEvents         69369                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        76465                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     23114826                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     79193764                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     79193764                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14913019                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         8201776                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2037                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1002                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           535827                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2665500                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       581520                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         9887                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       195567                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16444807                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2001                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13838749                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18762                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      5025524                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     13765413                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            1                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7745833                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.786606                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.841897                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2688339     34.71%     34.71% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1443126     18.63%     53.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1252480     16.17%     69.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       774886     10.00%     79.51% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       807906     10.43%     89.94% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       473583      6.11%     96.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       210709      2.72%     98.78% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        56220      0.73%     99.50% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        38584      0.50%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7745833                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          54767     66.49%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     66.49% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         17511     21.26%     87.75% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        10090     12.25%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10858723     78.47%     78.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109554      0.79%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1000      0.01%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.26% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2374762     17.16%     96.43% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       494710      3.57%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13838749                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.760690                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              82368                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005952                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35524460                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     21472383                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13375539                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13921117                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        34093                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       780546                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           88                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           51                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       142579                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        720883                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          51909                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4883                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16446811                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        19967                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2665500                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       581520                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1001                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3091                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           28                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           51                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        98015                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       110058                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       208073                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13572811                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2279271                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       265937                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2761877                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2047881                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            482606                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.726855                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13391181                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13375539                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          8218064                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         20099445                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.701756                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.408870                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000002                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11371778                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      5075104                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2000                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       185998                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7024950                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.618770                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.312682                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3228208     45.95%     45.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1494493     21.27%     67.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       834503     11.88%     79.11% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       283739      4.04%     83.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       272037      3.87%     87.02% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       113779      1.62%     88.64% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       298202      4.24%     92.88% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        89105      1.27%     94.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       410884      5.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7024950                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000002                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11371778                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2323892                       # Number of memory references committed
system.switch_cpus0.commit.loads              1884951                       # Number of loads committed
system.switch_cpus0.commit.membars               1000                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779029                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9931216                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154874                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       410884                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23060948                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           33615278                       # The number of ROB writes
system.switch_cpus0.timesIdled                   2295                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 114013                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000002                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11371778                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000002                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.785984                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.785984                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.272290                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.272290                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62759323                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17544669                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18406713                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2000                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                 7859846                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2972937                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2427647                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       200002                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1241461                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1168646                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          306017                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8792                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3074279                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16138250                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2972937                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1474663                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3496474                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1040075                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        424357                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           14                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1496582                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        77221                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7833562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.546820                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.341255                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4337088     55.37%     55.37% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          284810      3.64%     59.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          430525      5.50%     64.50% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          297105      3.79%     68.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          210113      2.68%     70.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          203406      2.60%     73.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          122686      1.57%     75.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          262736      3.35%     78.49% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1685093     21.51%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7833562                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.378244                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.053253                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3163066                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       446008                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3337593                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        48647                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        838235                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       498466                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19315003                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1195                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        838235                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3341390                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          46134                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       144923                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3204371                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       258498                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18732794                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents        106980                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        88777                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     26285042                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     87181981                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     87181981                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16115123                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10169848                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3365                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1607                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           773414                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1716530                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       875253                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10377                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       204811                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17447116                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3207                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13919456                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27903                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5852690                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17881018                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            7                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7833562                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.776900                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.921926                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2799841     35.74%     35.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1588079     20.27%     56.01% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1100484     14.05%     70.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       748496      9.55%     79.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       770666      9.84%     89.46% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       363518      4.64%     94.10% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       326388      4.17%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        62381      0.80%     99.06% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        73709      0.94%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7833562                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          75446     70.55%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14969     14.00%     84.55% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16524     15.45%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11640950     83.63%     83.63% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       175469      1.26%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.89% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1601      0.01%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1367893      9.83%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       733543      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13919456                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.770958                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             106939                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007683                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35807312                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23303050                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13530135                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14026395                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        43475                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       669336                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          569                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           37                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       209231                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        838235                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          23799                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         4664                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17450325                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        63482                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1716530                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       875253                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1607                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          3980                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           37                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       120478                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       110004                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       230482                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13660651                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1278326                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       258801                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1993441                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1941070                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            715115                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.738030                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13536308                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13530135                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8756154                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24876254                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.721425                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351988                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9369542                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11549424                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5900877                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3200                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       201408                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      6995327                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.651020                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.176499                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2669768     38.17%     38.17% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2008653     28.71%     66.88% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       760363     10.87%     77.75% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       425301      6.08%     83.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       354547      5.07%     88.90% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       159548      2.28%     91.18% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       151988      2.17%     93.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7       104986      1.50%     94.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       360173      5.15%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      6995327                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9369542                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11549424                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1713207                       # Number of memory references committed
system.switch_cpus1.commit.loads              1047186                       # Number of loads committed
system.switch_cpus1.commit.membars               1600                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1675634                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10397546                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       238896                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       360173                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            24085455                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35739447                       # The number of ROB writes
system.switch_cpus1.timesIdled                   1590                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                  26284                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9369542                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11549424                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9369542                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.838872                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.838872                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.192077                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.192077                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61353527                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18818953                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17762081                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3200                       # number of misc regfile writes
system.l20.replacements                           677                       # number of replacements
system.l20.tagsinuse                            65536                       # Cycle average of tags in use
system.l20.total_refs                          330680                       # Total number of references to valid blocks.
system.l20.sampled_refs                         66213                       # Sample count of references to valid blocks.
system.l20.avg_refs                          4.994185                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks        35542.460621                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    13.917098                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   355.988432                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst                  157                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         29466.633848                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.542335                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.000212                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.005432                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.002396                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.449625                       # Average percentage of cache occupancy
system.l20.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         4380                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   4381                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1939                       # number of Writeback hits
system.l20.Writeback_hits::total                 1939                       # number of Writeback hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         4380                       # number of demand (read+write) hits
system.l20.demand_hits::total                    4381                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         4380                       # number of overall hits
system.l20.overall_hits::total                   4381                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          663                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  677                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          663                       # number of demand (read+write) misses
system.l20.demand_misses::total                   677                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          663                       # number of overall misses
system.l20.overall_misses::total                  677                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      1200867                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     66713114                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       67913981                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      1200867                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     66713114                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        67913981                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      1200867                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     66713114                       # number of overall miss cycles
system.l20.overall_miss_latency::total       67913981                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           15                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5043                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5058                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1939                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1939                       # number of Writeback accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           15                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5043                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5058                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           15                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5043                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5058                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.131469                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.133847                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.131469                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.133847                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.131469                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.133847                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 85776.214286                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 100623.098039                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 100316.072378                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 85776.214286                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 100623.098039                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 100316.072378                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 85776.214286                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 100623.098039                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 100316.072378                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 574                       # number of writebacks
system.l20.writebacks::total                      574                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          663                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             677                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          663                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              677                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          663                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             677                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      1096214                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     61734351                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     62830565                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      1096214                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     61734351                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     62830565                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      1096214                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     61734351                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     62830565                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.131469                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.133847                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.131469                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.133847                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.131469                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.133847                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        78301                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 93113.651584                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92807.333826                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst        78301                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 93113.651584                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92807.333826                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst        78301                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 93113.651584                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92807.333826                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           161                       # number of replacements
system.l21.tagsinuse                            65536                       # Cycle average of tags in use
system.l21.total_refs                          402706                       # Total number of references to valid blocks.
system.l21.sampled_refs                         65697                       # Sample count of references to valid blocks.
system.l21.avg_refs                          6.129747                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks        44646.826237                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.728101                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data    69.445663                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.inst                  191                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data                20614                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.681257                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.000225                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.001060                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.inst            0.002914                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.314545                       # Average percentage of cache occupancy
system.l21.occ_percent::total                       1                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         2962                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   2963                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            1061                       # number of Writeback hits
system.l21.Writeback_hits::total                 1061                       # number of Writeback hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         2962                       # number of demand (read+write) hits
system.l21.demand_hits::total                    2963                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         2962                       # number of overall hits
system.l21.overall_hits::total                   2963                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           15                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          146                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  161                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           15                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          146                       # number of demand (read+write) misses
system.l21.demand_misses::total                   161                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           15                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          146                       # number of overall misses
system.l21.overall_misses::total                  161                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      1284730                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     16372719                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       17657449                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      1284730                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     16372719                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        17657449                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      1284730                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     16372719                       # number of overall miss cycles
system.l21.overall_miss_latency::total       17657449                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         3108                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               3124                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         1061                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             1061                       # number of Writeback accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         3108                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                3124                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         3108                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               3124                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.046976                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.051536                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.046976                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.051536                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.937500                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.046976                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.051536                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 85648.666667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 112141.910959                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 109673.596273                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 85648.666667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 112141.910959                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 109673.596273                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 85648.666667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 112141.910959                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 109673.596273                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 161                       # number of writebacks
system.l21.writebacks::total                      161                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           15                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          146                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             161                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           15                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          146                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              161                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           15                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          146                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             161                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      1167699                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     15255390                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     16423089                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      1167699                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     15255390                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     16423089                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      1167699                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     15255390                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     16423089                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.046976                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.051536                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.046976                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.051536                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.937500                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.046976                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.051536                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 77846.600000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 104488.972603                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 102006.763975                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 77846.600000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 104488.972603                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 102006.763975                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 77846.600000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 104488.972603                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 102006.763975                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               541.913561                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001700350                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   542                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1848155.627306                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.913561                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          527                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023900                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.868451                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1668236                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1668236                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1668236                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1668236                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1668236                       # number of overall hits
system.cpu0.icache.overall_hits::total        1668236                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      1384530                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      1384530                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      1384530                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      1384530                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      1384530                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      1384530                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1668252                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1668252                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1668252                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1668252                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1668252                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1668252                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000010                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000010                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000010                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000010                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 86533.125000                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 86533.125000                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 86533.125000                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 86533.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 86533.125000                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 86533.125000                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            1                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            1                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            1                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            1                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            1                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           15                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           15                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           15                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           15                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           15                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      1221144                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      1221144                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      1221144                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      1221144                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      1221144                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      1221144                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000009                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000009                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000009                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 81409.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 81409.600000                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 81409.600000                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 81409.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 81409.600000                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 81409.600000                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5043                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223938718                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5299                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              42260.561993                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   198.821672                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    57.178328                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.776647                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.223353                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2070361                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2070361                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       436940                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        436940                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1001                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1000                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1000                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2507301                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2507301                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2507301                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2507301                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        12923                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        12923                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        12923                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         12923                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        12923                       # number of overall misses
system.cpu0.dcache.overall_misses::total        12923                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    555096392                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    555096392                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    555096392                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    555096392                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    555096392                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    555096392                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2083284                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2083284                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       436940                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1001                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1000                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2520224                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2520224                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2520224                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2520224                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006203                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006203                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005128                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005128                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005128                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005128                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 42954.143156                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 42954.143156                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 42954.143156                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 42954.143156                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 42954.143156                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 42954.143156                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1939                       # number of writebacks
system.cpu0.dcache.writebacks::total             1939                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         7880                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         7880                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         7880                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         7880                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         7880                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         7880                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5043                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5043                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5043                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5043                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5043                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5043                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     96666885                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     96666885                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     96666885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     96666885                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     96666885                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     96666885                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002421                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002421                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002001                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002001                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002001                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002001                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 19168.527662                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 19168.527662                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 19168.527662                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 19168.527662                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 19168.527662                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 19168.527662                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.723091                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1089437850                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2358090.584416                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.723091                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025197                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.739941                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1496563                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1496563                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1496563                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1496563                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1496563                       # number of overall hits
system.cpu1.icache.overall_hits::total        1496563                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           19                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           19                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           19                       # number of overall misses
system.cpu1.icache.overall_misses::total           19                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      1656043                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      1656043                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      1656043                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      1656043                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      1656043                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      1656043                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1496582                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1496582                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1496582                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1496582                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1496582                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1496582                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000013                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000013                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000013                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000013                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 87160.157895                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 87160.157895                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 87160.157895                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 87160.157895                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 87160.157895                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 87160.157895                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            3                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            3                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            3                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            3                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            3                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      1304245                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      1304245                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      1304245                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      1304245                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      1304245                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      1304245                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000011                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000011                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000011                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000011                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 81515.312500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 81515.312500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 81515.312500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 81515.312500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 81515.312500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 81515.312500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  3108                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               161225392                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  3364                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              47926.692033                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   212.644799                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    43.355201                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.830644                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.169356                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       973700                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         973700                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       662818                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        662818                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1605                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1605                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1600                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1600                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1636518                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1636518                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1636518                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1636518                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         6264                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         6264                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         6264                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          6264                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         6264                       # number of overall misses
system.cpu1.dcache.overall_misses::total         6264                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    155137233                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    155137233                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    155137233                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    155137233                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    155137233                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    155137233                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       979964                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       979964                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       662818                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       662818                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1605                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1600                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1600                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1642782                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1642782                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1642782                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1642782                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006392                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006392                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003813                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003813                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003813                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003813                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 24766.480364                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 24766.480364                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 24766.480364                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 24766.480364                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 24766.480364                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 24766.480364                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         1061                       # number of writebacks
system.cpu1.dcache.writebacks::total             1061                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         3156                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         3156                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         3156                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         3156                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         3156                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         3156                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         3108                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         3108                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         3108                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         3108                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         3108                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         3108                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     40642520                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     40642520                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     40642520                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     40642520                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     40642520                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     40642520                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003172                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003172                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001892                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001892                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001892                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001892                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 13076.743887                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 13076.743887                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 13076.743887                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 13076.743887                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 13076.743887                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 13076.743887                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
