<pre>
<h3>
<a href="https://www.veripool.org/wiki/verilator" target="_blank">verilator</a>
</h3>
description: &amp;&amp; operator test
should_fail: 0
tags: 11.4.7
incdirs: 
top_module: 
files: <a href="../../../../tests/generated/binary_op/11.4.7--binary_op_log_and.sv.html" target="file-frame">tests/generated/binary_op/11.4.7--binary_op_log_and.sv</a>


%Warning-WIDTH: <a href="../../../../tests/generated/binary_op/11.4.7--binary_op_log_and.sv.html#l-12" target="file-frame">tests/generated/binary_op/11.4.7--binary_op_log_and.sv:12</a>: Logical Operator LOGAND expects 1 bit on the LHS, but LHS&#39;s VARREF &#39;a&#39; generates 32 bits.
%Warning-WIDTH: Use &#34;/* verilator lint_off WIDTH */&#34; and lint_on around source to disable this message.
%Warning-WIDTH: <a href="../../../../tests/generated/binary_op/11.4.7--binary_op_log_and.sv.html#l-12" target="file-frame">tests/generated/binary_op/11.4.7--binary_op_log_and.sv:12</a>: Logical Operator LOGAND expects 1 bit on the RHS, but RHS&#39;s VARREF &#39;b&#39; generates 32 bits.
%Warning-WIDTH: <a href="../../../../tests/generated/binary_op/11.4.7--binary_op_log_and.sv.html#l-12" target="file-frame">tests/generated/binary_op/11.4.7--binary_op_log_and.sv:12</a>: Operator ASSIGN expects 32 bits on the Assign RHS, but Assign RHS&#39;s LOGAND generates 1 bits.


</pre>