// -------------------------------------------------------------
//
// Generated Architecture Declaration for rtl of inst_t_e
//
// Generated
//  by:  wig
//  on:  Fri Dec 19 16:07:22 2003
//  cmd: H:\work\mix_new\mix\mix_0.pl -strip -nodelta ../../bitsplice.xls
//
// !!! Do not edit this file! Autogenerated by MIX !!!
// $Author: wig $
// $Id: inst_t_e.v,v 1.1 2003/12/22 08:36:28 wig Exp $
// $Date: 2003/12/22 08:36:28 $
// $Log: inst_t_e.v,v $
// Revision 1.1  2003/12/22 08:36:28  wig
// Added testcase bitsplice.
//
//
// Based on Mix Verilog Architecture Template built into RCSfile: MixWriter.pm,v 
// Id: MixWriter.pm,v 1.36 2003/12/05 14:59:29 abauer Exp 
//
// Generator: mix_0.pl Revision: 1.25 , wilfried.gaensheimer@micronas.com
// (C) 2003 Micronas GmbH
//
// --------------------------------------------------------------


`timescale 1ns / 1ps

//
//
// Start of Generated Module rtl of inst_t_e
//

	// No `defines in this module

module inst_t_e
	//
	// Generated module inst_t
	//
		(
		);
		// End of generated module header


    // Internal signals

		//
		// Generated Signal List
		//
			wire		test1; 
			wire	[3:0]	video_i; 
			wire	[31:0]	widesig; 
		//
		// End of Generated Signal List
		//


    // %COMPILER_OPTS%

	// Generated Signal Assignments


    //
    // Generated Instances
    // wiring ...

	// Generated Instances and Port Mappings
		// Generated Instance Port Map for inst_a
		inst_a_e inst_a(
			.p_mix_test1_go(test1), // Use internally test1
			.widesig_o(widesig)
		);
		// End of Generated Instance Port Map for inst_a

		// Generated Instance Port Map for inst_b
		inst_b_e inst_b(
			.port_b_1(test1) // Use internally test1
		);
		// End of Generated Instance Port Map for inst_b

		// Generated Instance Port Map for inst_c
		inst_c_e inst_c(

		);
		// End of Generated Instance Port Map for inst_c

		// Generated Instance Port Map for inst_d
		inst_d_e inst_d(

		);
		// End of Generated Instance Port Map for inst_d

		// Generated Instance Port Map for inst_e
		inst_e_e inst_e(
			.video_i(video_i),
			.widesig_i(widesig)
		);
		// End of Generated Instance Port Map for inst_e



endmodule
//
// End of Generated Module rtl of inst_t_e
//
//
//!End of Module/s
// --------------------------------------------------------------
