/********************************************************************************
 * Broadcom Proprietary and Confidential. (c)2017 Broadcom. All rights reserved.
 *
 * This program is the proprietary software of Broadcom and/or its
 * licensors, and may only be used, duplicated, modified or distributed pursuant
 * to the terms and conditions of a separate, written license agreement executed
 * between you and Broadcom (an "Authorized License").  Except as set forth in
 * an Authorized License, Broadcom grants no license (express or implied), right
 * to use, or waiver of any kind with respect to the Software, and Broadcom
 * expressly reserves all rights in and to the Software and all intellectual
 * property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 * HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 * NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 * Except as expressly set forth in the Authorized License,
 *
 * 1. This program, including its structure, sequence and organization,
 *    constitutes the valuable trade secrets of Broadcom, and you shall use all
 *    reasonable efforts to protect the confidentiality thereof, and to use
 *    this information only in connection with your use of Broadcom integrated
 *    circuit products.
 *
 * 2. TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *    AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *    WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT
 *    TO THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED
 *    WARRANTIES OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A
 *    PARTICULAR PURPOSE, LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET
 *    ENJOYMENT, QUIET POSSESSION OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME
 *    THE ENTIRE RISK ARISING OUT OF USE OR PERFORMANCE OF THE SOFTWARE.
 *
 * 3. TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *    LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT,
 *    OR EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO
 *    YOUR USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN
 *    ADVISED OF THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS
 *    OF THE AMOUNT ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER
 *    IS GREATER. THESE LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF
 *    ESSENTIAL PURPOSE OF ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Wed Jan  4 10:49:53 2017
 *                 Full Compile MD5 Checksum  7d7ecd2f231e57c2cad54acc68aba7d0
 *                     (minus title and desc)
 *                 MD5 Checksum               abfa74885d525b3b66c0de72b0e964ec
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1139
 *                 unknown                    unknown
 *                 Perl Interpreter           5.008008
 *                 Operating System           linux
 *                 Script Source              /home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   n/a
 *
 *
********************************************************************************/

#ifndef BCHP_DS_TOPM_0_H__
#define BCHP_DS_TOPM_0_H__

/***************************************************************************
 *DS_TOPM_0 - DS Top Micro clock domain Registers
 ***************************************************************************/
#define BCHP_DS_TOPM_0_README                    0x04202000 /* [RW][32] DS Top SPARE1 Register */
#define BCHP_DS_TOPM_0_REVID                     0x04202004 /* [RO][32] Revision ID Register */
#define BCHP_DS_TOPM_0_RST_MASK                  0x04202008 /* [RW][32] DS Top Reset Mask Register */
#define BCHP_DS_TOPM_0_GBL                       0x04202010 /* [RW][32] DS Top control Register */
#define BCHP_DS_TOPM_0_L2_IRQSTS                 0x04202014 /* [RO][32] Interrupt Status Register */
#define BCHP_DS_TOPM_0_L2_IRQSET                 0x04202018 /* [WO][32] Set Interrupt Status Register */
#define BCHP_DS_TOPM_0_L2_IRQCLR                 0x0420201c /* [WO][32] Clear Interrupt Status Register */
#define BCHP_DS_TOPM_0_L2_IRQMSK                 0x04202020 /* [RW][32] Interrupt Mask Register */
#define BCHP_DS_TOPM_0_L2_IRQMSET                0x04202024 /* [WO][32] Set Interrupt Mask Register */
#define BCHP_DS_TOPM_0_L2_IRQMCLR                0x04202028 /* [WO][32] Clear Interrupt Mask Register */
#define BCHP_DS_TOPM_0_TP_CTL                    0x0420202c /* [RW][32] DS Top testport out control */
#define BCHP_DS_TOPM_0_TPOUT_CTL                 0x04202030 /* [RW][32] DS Top testport out control */
#define BCHP_DS_TOPM_0_TPOUT                     0x04202034 /* [RO][32] DS Top testport out control */
#define BCHP_DS_TOPM_0_TP_TEST_MISC0             0x04202038 /* [RW][32] TP Test Register 0 */
#define BCHP_DS_TOPM_0_TP_TEST_MISC1             0x0420203c /* [RW][32] TP Test Register 1 */
#define BCHP_DS_TOPM_0_TP_TEST_MISC2             0x04202040 /* [RW][32] TP Test Register 2 */
#define BCHP_DS_TOPM_0_TP_TEST_MODE              0x04202044 /* [RW][32] TP Test Register 3 */
#define BCHP_DS_TOPM_0_STATUS                    0x04202048 /* [RO][32] DS Top status */
#define BCHP_DS_TOPM_0_SW_SPARE1                 0x04202050 /* [RW][32] DS Top Software SPARE1 Register */
#define BCHP_DS_TOPM_0_SW_SPARE2                 0x04202054 /* [RW][32] DS Top Software SPARE2 Register */
#define BCHP_DS_TOPM_0_SW_SPARE3                 0x04202058 /* [RW][32] DS Top Software SPARE3 Register */
#define BCHP_DS_TOPM_0_SW_SPARE4                 0x0420205c /* [RW][32] DS Top Software SPARE4 Register */
#define BCHP_DS_TOPM_0_SPARE1                    0x04202060 /* [RW][32] DS Top SPARE1 Register */
#define BCHP_DS_TOPM_0_FE_CTL                    0x04202064 /* [RW][32] DS Top FE control Register */
#define BCHP_DS_TOPM_0_PD                        0x04202068 /* [RW][32] DS Top Power down control Register */

/***************************************************************************
 *README - DS Top SPARE1 Register
 ***************************************************************************/
/* DS_TOPM_0 :: README :: reserved_for_eco0 [31:00] */
#define BCHP_DS_TOPM_0_README_reserved_for_eco0_MASK               0xffffffff
#define BCHP_DS_TOPM_0_README_reserved_for_eco0_SHIFT              0
#define BCHP_DS_TOPM_0_README_reserved_for_eco0_DEFAULT            0x00000000

/***************************************************************************
 *REVID - Revision ID Register
 ***************************************************************************/
/* DS_TOPM_0 :: REVID :: reserved0 [31:12] */
#define BCHP_DS_TOPM_0_REVID_reserved0_MASK                        0xfffff000
#define BCHP_DS_TOPM_0_REVID_reserved0_SHIFT                       12

/* DS_TOPM_0 :: REVID :: REVID [11:00] */
#define BCHP_DS_TOPM_0_REVID_REVID_MASK                            0x00000fff
#define BCHP_DS_TOPM_0_REVID_REVID_SHIFT                           0
#define BCHP_DS_TOPM_0_REVID_REVID_DEFAULT                         0x00000a20

/***************************************************************************
 *RST_MASK - DS Top Reset Mask Register
 ***************************************************************************/
/* DS_TOPM_0 :: RST_MASK :: reserved0 [31:29] */
#define BCHP_DS_TOPM_0_RST_MASK_reserved0_MASK                     0xe0000000
#define BCHP_DS_TOPM_0_RST_MASK_reserved0_SHIFT                    29

/* DS_TOPM_0 :: RST_MASK :: DSTOP_RSTEN [28:28] */
#define BCHP_DS_TOPM_0_RST_MASK_DSTOP_RSTEN_MASK                   0x10000000
#define BCHP_DS_TOPM_0_RST_MASK_DSTOP_RSTEN_SHIFT                  28
#define BCHP_DS_TOPM_0_RST_MASK_DSTOP_RSTEN_DEFAULT                0x00000001

/* DS_TOPM_0 :: RST_MASK :: reserved1 [27:25] */
#define BCHP_DS_TOPM_0_RST_MASK_reserved1_MASK                     0x0e000000
#define BCHP_DS_TOPM_0_RST_MASK_reserved1_SHIFT                    25

/* DS_TOPM_0 :: RST_MASK :: OB_RSTEN [24:24] */
#define BCHP_DS_TOPM_0_RST_MASK_OB_RSTEN_MASK                      0x01000000
#define BCHP_DS_TOPM_0_RST_MASK_OB_RSTEN_SHIFT                     24
#define BCHP_DS_TOPM_0_RST_MASK_OB_RSTEN_DEFAULT                   0x00000001

/* DS_TOPM_0 :: RST_MASK :: reserved2 [23:16] */
#define BCHP_DS_TOPM_0_RST_MASK_reserved2_MASK                     0x00ff0000
#define BCHP_DS_TOPM_0_RST_MASK_reserved2_SHIFT                    16

/* DS_TOPM_0 :: RST_MASK :: DS_RSTEN [15:00] */
#define BCHP_DS_TOPM_0_RST_MASK_DS_RSTEN_MASK                      0x0000ffff
#define BCHP_DS_TOPM_0_RST_MASK_DS_RSTEN_SHIFT                     0
#define BCHP_DS_TOPM_0_RST_MASK_DS_RSTEN_DEFAULT                   0x0000ffff

/***************************************************************************
 *GBL - DS Top control Register
 ***************************************************************************/
/* DS_TOPM_0 :: GBL :: reserved_for_eco0 [31:05] */
#define BCHP_DS_TOPM_0_GBL_reserved_for_eco0_MASK                  0xffffffe0
#define BCHP_DS_TOPM_0_GBL_reserved_for_eco0_SHIFT                 5
#define BCHP_DS_TOPM_0_GBL_reserved_for_eco0_DEFAULT               0x00000000

/* DS_TOPM_0 :: GBL :: 540_CLK_DISABLE [04:04] */
#define BCHP_DS_TOPM_0_GBL_540_CLK_DISABLE_MASK                    0x00000010
#define BCHP_DS_TOPM_0_GBL_540_CLK_DISABLE_SHIFT                   4
#define BCHP_DS_TOPM_0_GBL_540_CLK_DISABLE_DEFAULT                 0x00000000

/* DS_TOPM_0 :: GBL :: DETECT_FIFO_RESET [03:03] */
#define BCHP_DS_TOPM_0_GBL_DETECT_FIFO_RESET_MASK                  0x00000008
#define BCHP_DS_TOPM_0_GBL_DETECT_FIFO_RESET_SHIFT                 3
#define BCHP_DS_TOPM_0_GBL_DETECT_FIFO_RESET_DEFAULT               0x00000001

/* DS_TOPM_0 :: GBL :: BCMODE [02:02] */
#define BCHP_DS_TOPM_0_GBL_BCMODE_MASK                             0x00000004
#define BCHP_DS_TOPM_0_GBL_BCMODE_SHIFT                            2
#define BCHP_DS_TOPM_0_GBL_BCMODE_DEFAULT                          0x00000000

/* DS_TOPM_0 :: GBL :: LEGACY_NCO [01:01] */
#define BCHP_DS_TOPM_0_GBL_LEGACY_NCO_MASK                         0x00000002
#define BCHP_DS_TOPM_0_GBL_LEGACY_NCO_SHIFT                        1
#define BCHP_DS_TOPM_0_GBL_LEGACY_NCO_DEFAULT                      0x00000000

/* DS_TOPM_0 :: GBL :: RESET [00:00] */
#define BCHP_DS_TOPM_0_GBL_RESET_MASK                              0x00000001
#define BCHP_DS_TOPM_0_GBL_RESET_SHIFT                             0
#define BCHP_DS_TOPM_0_GBL_RESET_DEFAULT                           0x00000001

/***************************************************************************
 *L2_IRQSTS - Interrupt Status Register
 ***************************************************************************/
/* DS_TOPM_0 :: L2_IRQSTS :: FSCNT2_IS [31:31] */
#define BCHP_DS_TOPM_0_L2_IRQSTS_FSCNT2_IS_MASK                    0x80000000
#define BCHP_DS_TOPM_0_L2_IRQSTS_FSCNT2_IS_SHIFT                   31
#define BCHP_DS_TOPM_0_L2_IRQSTS_FSCNT2_IS_DEFAULT                 0x00000000

/* DS_TOPM_0 :: L2_IRQSTS :: FSCNT1_IS [30:30] */
#define BCHP_DS_TOPM_0_L2_IRQSTS_FSCNT1_IS_MASK                    0x40000000
#define BCHP_DS_TOPM_0_L2_IRQSTS_FSCNT1_IS_SHIFT                   30
#define BCHP_DS_TOPM_0_L2_IRQSTS_FSCNT1_IS_DEFAULT                 0x00000000

/* DS_TOPM_0 :: L2_IRQSTS :: reserved0 [29:16] */
#define BCHP_DS_TOPM_0_L2_IRQSTS_reserved0_MASK                    0x3fff0000
#define BCHP_DS_TOPM_0_L2_IRQSTS_reserved0_SHIFT                   16

/* DS_TOPM_0 :: L2_IRQSTS :: DS7_2_IS [15:15] */
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS7_2_IS_MASK                     0x00008000
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS7_2_IS_SHIFT                    15
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS7_2_IS_DEFAULT                  0x00000000

/* DS_TOPM_0 :: L2_IRQSTS :: DS7_1_IS [14:14] */
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS7_1_IS_MASK                     0x00004000
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS7_1_IS_SHIFT                    14
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS7_1_IS_DEFAULT                  0x00000000

/* DS_TOPM_0 :: L2_IRQSTS :: DS6_2_IS [13:13] */
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS6_2_IS_MASK                     0x00002000
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS6_2_IS_SHIFT                    13
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS6_2_IS_DEFAULT                  0x00000000

/* DS_TOPM_0 :: L2_IRQSTS :: DS6_1_IS [12:12] */
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS6_1_IS_MASK                     0x00001000
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS6_1_IS_SHIFT                    12
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS6_1_IS_DEFAULT                  0x00000000

/* DS_TOPM_0 :: L2_IRQSTS :: DS5_2_IS [11:11] */
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS5_2_IS_MASK                     0x00000800
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS5_2_IS_SHIFT                    11
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS5_2_IS_DEFAULT                  0x00000000

/* DS_TOPM_0 :: L2_IRQSTS :: DS5_1_IS [10:10] */
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS5_1_IS_MASK                     0x00000400
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS5_1_IS_SHIFT                    10
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS5_1_IS_DEFAULT                  0x00000000

/* DS_TOPM_0 :: L2_IRQSTS :: DS4_2_IS [09:09] */
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS4_2_IS_MASK                     0x00000200
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS4_2_IS_SHIFT                    9
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS4_2_IS_DEFAULT                  0x00000000

/* DS_TOPM_0 :: L2_IRQSTS :: DS4_1_IS [08:08] */
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS4_1_IS_MASK                     0x00000100
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS4_1_IS_SHIFT                    8
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS4_1_IS_DEFAULT                  0x00000000

/* DS_TOPM_0 :: L2_IRQSTS :: DS3_2_IS [07:07] */
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS3_2_IS_MASK                     0x00000080
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS3_2_IS_SHIFT                    7
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS3_2_IS_DEFAULT                  0x00000000

/* DS_TOPM_0 :: L2_IRQSTS :: DS3_1_IS [06:06] */
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS3_1_IS_MASK                     0x00000040
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS3_1_IS_SHIFT                    6
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS3_1_IS_DEFAULT                  0x00000000

/* DS_TOPM_0 :: L2_IRQSTS :: DS2_2_IS [05:05] */
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS2_2_IS_MASK                     0x00000020
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS2_2_IS_SHIFT                    5
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS2_2_IS_DEFAULT                  0x00000000

/* DS_TOPM_0 :: L2_IRQSTS :: DS2_1_IS [04:04] */
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS2_1_IS_MASK                     0x00000010
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS2_1_IS_SHIFT                    4
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS2_1_IS_DEFAULT                  0x00000000

/* DS_TOPM_0 :: L2_IRQSTS :: DS1_2_IS [03:03] */
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS1_2_IS_MASK                     0x00000008
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS1_2_IS_SHIFT                    3
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS1_2_IS_DEFAULT                  0x00000000

/* DS_TOPM_0 :: L2_IRQSTS :: DS1_1_IS [02:02] */
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS1_1_IS_MASK                     0x00000004
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS1_1_IS_SHIFT                    2
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS1_1_IS_DEFAULT                  0x00000000

/* DS_TOPM_0 :: L2_IRQSTS :: DS0_2_IS [01:01] */
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS0_2_IS_MASK                     0x00000002
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS0_2_IS_SHIFT                    1
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS0_2_IS_DEFAULT                  0x00000000

/* DS_TOPM_0 :: L2_IRQSTS :: DS0_1_IS [00:00] */
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS0_1_IS_MASK                     0x00000001
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS0_1_IS_SHIFT                    0
#define BCHP_DS_TOPM_0_L2_IRQSTS_DS0_1_IS_DEFAULT                  0x00000000

/***************************************************************************
 *L2_IRQSET - Set Interrupt Status Register
 ***************************************************************************/
/* DS_TOPM_0 :: L2_IRQSET :: FSCNT2_ISET [31:31] */
#define BCHP_DS_TOPM_0_L2_IRQSET_FSCNT2_ISET_MASK                  0x80000000
#define BCHP_DS_TOPM_0_L2_IRQSET_FSCNT2_ISET_SHIFT                 31
#define BCHP_DS_TOPM_0_L2_IRQSET_FSCNT2_ISET_DEFAULT               0x00000000

/* DS_TOPM_0 :: L2_IRQSET :: FSCNT1_ISET [30:30] */
#define BCHP_DS_TOPM_0_L2_IRQSET_FSCNT1_ISET_MASK                  0x40000000
#define BCHP_DS_TOPM_0_L2_IRQSET_FSCNT1_ISET_SHIFT                 30
#define BCHP_DS_TOPM_0_L2_IRQSET_FSCNT1_ISET_DEFAULT               0x00000000

/* DS_TOPM_0 :: L2_IRQSET :: reserved0 [29:16] */
#define BCHP_DS_TOPM_0_L2_IRQSET_reserved0_MASK                    0x3fff0000
#define BCHP_DS_TOPM_0_L2_IRQSET_reserved0_SHIFT                   16

/* DS_TOPM_0 :: L2_IRQSET :: DS7_2_ISET [15:15] */
#define BCHP_DS_TOPM_0_L2_IRQSET_DS7_2_ISET_MASK                   0x00008000
#define BCHP_DS_TOPM_0_L2_IRQSET_DS7_2_ISET_SHIFT                  15
#define BCHP_DS_TOPM_0_L2_IRQSET_DS7_2_ISET_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQSET :: DS7_1_ISET [14:14] */
#define BCHP_DS_TOPM_0_L2_IRQSET_DS7_1_ISET_MASK                   0x00004000
#define BCHP_DS_TOPM_0_L2_IRQSET_DS7_1_ISET_SHIFT                  14
#define BCHP_DS_TOPM_0_L2_IRQSET_DS7_1_ISET_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQSET :: DS6_2_ISET [13:13] */
#define BCHP_DS_TOPM_0_L2_IRQSET_DS6_2_ISET_MASK                   0x00002000
#define BCHP_DS_TOPM_0_L2_IRQSET_DS6_2_ISET_SHIFT                  13
#define BCHP_DS_TOPM_0_L2_IRQSET_DS6_2_ISET_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQSET :: DS6_1_ISET [12:12] */
#define BCHP_DS_TOPM_0_L2_IRQSET_DS6_1_ISET_MASK                   0x00001000
#define BCHP_DS_TOPM_0_L2_IRQSET_DS6_1_ISET_SHIFT                  12
#define BCHP_DS_TOPM_0_L2_IRQSET_DS6_1_ISET_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQSET :: DS5_2_ISET [11:11] */
#define BCHP_DS_TOPM_0_L2_IRQSET_DS5_2_ISET_MASK                   0x00000800
#define BCHP_DS_TOPM_0_L2_IRQSET_DS5_2_ISET_SHIFT                  11
#define BCHP_DS_TOPM_0_L2_IRQSET_DS5_2_ISET_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQSET :: DS5_1_ISET [10:10] */
#define BCHP_DS_TOPM_0_L2_IRQSET_DS5_1_ISET_MASK                   0x00000400
#define BCHP_DS_TOPM_0_L2_IRQSET_DS5_1_ISET_SHIFT                  10
#define BCHP_DS_TOPM_0_L2_IRQSET_DS5_1_ISET_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQSET :: DS4_2_ISET [09:09] */
#define BCHP_DS_TOPM_0_L2_IRQSET_DS4_2_ISET_MASK                   0x00000200
#define BCHP_DS_TOPM_0_L2_IRQSET_DS4_2_ISET_SHIFT                  9
#define BCHP_DS_TOPM_0_L2_IRQSET_DS4_2_ISET_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQSET :: DS4_1_ISET [08:08] */
#define BCHP_DS_TOPM_0_L2_IRQSET_DS4_1_ISET_MASK                   0x00000100
#define BCHP_DS_TOPM_0_L2_IRQSET_DS4_1_ISET_SHIFT                  8
#define BCHP_DS_TOPM_0_L2_IRQSET_DS4_1_ISET_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQSET :: DS3_2_ISET [07:07] */
#define BCHP_DS_TOPM_0_L2_IRQSET_DS3_2_ISET_MASK                   0x00000080
#define BCHP_DS_TOPM_0_L2_IRQSET_DS3_2_ISET_SHIFT                  7
#define BCHP_DS_TOPM_0_L2_IRQSET_DS3_2_ISET_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQSET :: DS3_1_ISET [06:06] */
#define BCHP_DS_TOPM_0_L2_IRQSET_DS3_1_ISET_MASK                   0x00000040
#define BCHP_DS_TOPM_0_L2_IRQSET_DS3_1_ISET_SHIFT                  6
#define BCHP_DS_TOPM_0_L2_IRQSET_DS3_1_ISET_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQSET :: DS2_2_ISET [05:05] */
#define BCHP_DS_TOPM_0_L2_IRQSET_DS2_2_ISET_MASK                   0x00000020
#define BCHP_DS_TOPM_0_L2_IRQSET_DS2_2_ISET_SHIFT                  5
#define BCHP_DS_TOPM_0_L2_IRQSET_DS2_2_ISET_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQSET :: DS2_1_ISET [04:04] */
#define BCHP_DS_TOPM_0_L2_IRQSET_DS2_1_ISET_MASK                   0x00000010
#define BCHP_DS_TOPM_0_L2_IRQSET_DS2_1_ISET_SHIFT                  4
#define BCHP_DS_TOPM_0_L2_IRQSET_DS2_1_ISET_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQSET :: DS1_2_ISET [03:03] */
#define BCHP_DS_TOPM_0_L2_IRQSET_DS1_2_ISET_MASK                   0x00000008
#define BCHP_DS_TOPM_0_L2_IRQSET_DS1_2_ISET_SHIFT                  3
#define BCHP_DS_TOPM_0_L2_IRQSET_DS1_2_ISET_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQSET :: DS1_1_ISET [02:02] */
#define BCHP_DS_TOPM_0_L2_IRQSET_DS1_1_ISET_MASK                   0x00000004
#define BCHP_DS_TOPM_0_L2_IRQSET_DS1_1_ISET_SHIFT                  2
#define BCHP_DS_TOPM_0_L2_IRQSET_DS1_1_ISET_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQSET :: DS0_2_ISET [01:01] */
#define BCHP_DS_TOPM_0_L2_IRQSET_DS0_2_ISET_MASK                   0x00000002
#define BCHP_DS_TOPM_0_L2_IRQSET_DS0_2_ISET_SHIFT                  1
#define BCHP_DS_TOPM_0_L2_IRQSET_DS0_2_ISET_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQSET :: DS0_1_ISET [00:00] */
#define BCHP_DS_TOPM_0_L2_IRQSET_DS0_1_ISET_MASK                   0x00000001
#define BCHP_DS_TOPM_0_L2_IRQSET_DS0_1_ISET_SHIFT                  0
#define BCHP_DS_TOPM_0_L2_IRQSET_DS0_1_ISET_DEFAULT                0x00000000

/***************************************************************************
 *L2_IRQCLR - Clear Interrupt Status Register
 ***************************************************************************/
/* DS_TOPM_0 :: L2_IRQCLR :: FSCNT2_ICLR [31:31] */
#define BCHP_DS_TOPM_0_L2_IRQCLR_FSCNT2_ICLR_MASK                  0x80000000
#define BCHP_DS_TOPM_0_L2_IRQCLR_FSCNT2_ICLR_SHIFT                 31
#define BCHP_DS_TOPM_0_L2_IRQCLR_FSCNT2_ICLR_DEFAULT               0x00000000

/* DS_TOPM_0 :: L2_IRQCLR :: FSCNT1_ICLR [30:30] */
#define BCHP_DS_TOPM_0_L2_IRQCLR_FSCNT1_ICLR_MASK                  0x40000000
#define BCHP_DS_TOPM_0_L2_IRQCLR_FSCNT1_ICLR_SHIFT                 30
#define BCHP_DS_TOPM_0_L2_IRQCLR_FSCNT1_ICLR_DEFAULT               0x00000000

/* DS_TOPM_0 :: L2_IRQCLR :: reserved0 [29:16] */
#define BCHP_DS_TOPM_0_L2_IRQCLR_reserved0_MASK                    0x3fff0000
#define BCHP_DS_TOPM_0_L2_IRQCLR_reserved0_SHIFT                   16

/* DS_TOPM_0 :: L2_IRQCLR :: DS7_2_ICLR [15:15] */
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS7_2_ICLR_MASK                   0x00008000
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS7_2_ICLR_SHIFT                  15
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS7_2_ICLR_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQCLR :: DS7_1_ICLR [14:14] */
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS7_1_ICLR_MASK                   0x00004000
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS7_1_ICLR_SHIFT                  14
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS7_1_ICLR_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQCLR :: DS6_2_ICLR [13:13] */
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS6_2_ICLR_MASK                   0x00002000
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS6_2_ICLR_SHIFT                  13
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS6_2_ICLR_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQCLR :: DS6_1_ICLR [12:12] */
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS6_1_ICLR_MASK                   0x00001000
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS6_1_ICLR_SHIFT                  12
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS6_1_ICLR_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQCLR :: DS5_2_ICLR [11:11] */
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS5_2_ICLR_MASK                   0x00000800
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS5_2_ICLR_SHIFT                  11
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS5_2_ICLR_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQCLR :: DS5_1_ICLR [10:10] */
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS5_1_ICLR_MASK                   0x00000400
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS5_1_ICLR_SHIFT                  10
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS5_1_ICLR_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQCLR :: DS4_2_ICLR [09:09] */
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS4_2_ICLR_MASK                   0x00000200
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS4_2_ICLR_SHIFT                  9
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS4_2_ICLR_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQCLR :: DS4_1_ICLR [08:08] */
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS4_1_ICLR_MASK                   0x00000100
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS4_1_ICLR_SHIFT                  8
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS4_1_ICLR_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQCLR :: DS3_2_ICLR [07:07] */
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS3_2_ICLR_MASK                   0x00000080
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS3_2_ICLR_SHIFT                  7
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS3_2_ICLR_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQCLR :: DS3_1_ICLR [06:06] */
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS3_1_ICLR_MASK                   0x00000040
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS3_1_ICLR_SHIFT                  6
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS3_1_ICLR_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQCLR :: DS2_2_ICLR [05:05] */
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS2_2_ICLR_MASK                   0x00000020
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS2_2_ICLR_SHIFT                  5
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS2_2_ICLR_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQCLR :: DS2_1_ICLR [04:04] */
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS2_1_ICLR_MASK                   0x00000010
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS2_1_ICLR_SHIFT                  4
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS2_1_ICLR_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQCLR :: DS1_2_ICLR [03:03] */
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS1_2_ICLR_MASK                   0x00000008
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS1_2_ICLR_SHIFT                  3
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS1_2_ICLR_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQCLR :: DS1_1_ICLR [02:02] */
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS1_1_ICLR_MASK                   0x00000004
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS1_1_ICLR_SHIFT                  2
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS1_1_ICLR_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQCLR :: DS0_2_ICLR [01:01] */
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS0_2_ICLR_MASK                   0x00000002
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS0_2_ICLR_SHIFT                  1
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS0_2_ICLR_DEFAULT                0x00000000

/* DS_TOPM_0 :: L2_IRQCLR :: DS0_1_ICLR [00:00] */
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS0_1_ICLR_MASK                   0x00000001
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS0_1_ICLR_SHIFT                  0
#define BCHP_DS_TOPM_0_L2_IRQCLR_DS0_1_ICLR_DEFAULT                0x00000000

/***************************************************************************
 *L2_IRQMSK - Interrupt Mask Register
 ***************************************************************************/
/* DS_TOPM_0 :: L2_IRQMSK :: FSCNT2_IMSK [31:31] */
#define BCHP_DS_TOPM_0_L2_IRQMSK_FSCNT2_IMSK_MASK                  0x80000000
#define BCHP_DS_TOPM_0_L2_IRQMSK_FSCNT2_IMSK_SHIFT                 31
#define BCHP_DS_TOPM_0_L2_IRQMSK_FSCNT2_IMSK_DEFAULT               0x00000001

/* DS_TOPM_0 :: L2_IRQMSK :: FSCNT1_IMSK [30:30] */
#define BCHP_DS_TOPM_0_L2_IRQMSK_FSCNT1_IMSK_MASK                  0x40000000
#define BCHP_DS_TOPM_0_L2_IRQMSK_FSCNT1_IMSK_SHIFT                 30
#define BCHP_DS_TOPM_0_L2_IRQMSK_FSCNT1_IMSK_DEFAULT               0x00000001

/* DS_TOPM_0 :: L2_IRQMSK :: reserved0 [29:16] */
#define BCHP_DS_TOPM_0_L2_IRQMSK_reserved0_MASK                    0x3fff0000
#define BCHP_DS_TOPM_0_L2_IRQMSK_reserved0_SHIFT                   16

/* DS_TOPM_0 :: L2_IRQMSK :: DS7_2_IMSK [15:15] */
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS7_2_IMSK_MASK                   0x00008000
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS7_2_IMSK_SHIFT                  15
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS7_2_IMSK_DEFAULT                0x00000001

/* DS_TOPM_0 :: L2_IRQMSK :: DS7_1_IMSK [14:14] */
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS7_1_IMSK_MASK                   0x00004000
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS7_1_IMSK_SHIFT                  14
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS7_1_IMSK_DEFAULT                0x00000001

/* DS_TOPM_0 :: L2_IRQMSK :: DS6_2_IMSK [13:13] */
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS6_2_IMSK_MASK                   0x00002000
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS6_2_IMSK_SHIFT                  13
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS6_2_IMSK_DEFAULT                0x00000001

/* DS_TOPM_0 :: L2_IRQMSK :: DS6_1_IMSK [12:12] */
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS6_1_IMSK_MASK                   0x00001000
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS6_1_IMSK_SHIFT                  12
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS6_1_IMSK_DEFAULT                0x00000001

/* DS_TOPM_0 :: L2_IRQMSK :: DS5_2_IMSK [11:11] */
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS5_2_IMSK_MASK                   0x00000800
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS5_2_IMSK_SHIFT                  11
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS5_2_IMSK_DEFAULT                0x00000001

/* DS_TOPM_0 :: L2_IRQMSK :: DS5_1_IMSK [10:10] */
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS5_1_IMSK_MASK                   0x00000400
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS5_1_IMSK_SHIFT                  10
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS5_1_IMSK_DEFAULT                0x00000001

/* DS_TOPM_0 :: L2_IRQMSK :: DS4_2_IMSK [09:09] */
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS4_2_IMSK_MASK                   0x00000200
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS4_2_IMSK_SHIFT                  9
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS4_2_IMSK_DEFAULT                0x00000001

/* DS_TOPM_0 :: L2_IRQMSK :: DS4_1_IMSK [08:08] */
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS4_1_IMSK_MASK                   0x00000100
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS4_1_IMSK_SHIFT                  8
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS4_1_IMSK_DEFAULT                0x00000001

/* DS_TOPM_0 :: L2_IRQMSK :: DS3_2_IMSK [07:07] */
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS3_2_IMSK_MASK                   0x00000080
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS3_2_IMSK_SHIFT                  7
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS3_2_IMSK_DEFAULT                0x00000001

/* DS_TOPM_0 :: L2_IRQMSK :: DS3_1_IMSK [06:06] */
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS3_1_IMSK_MASK                   0x00000040
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS3_1_IMSK_SHIFT                  6
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS3_1_IMSK_DEFAULT                0x00000001

/* DS_TOPM_0 :: L2_IRQMSK :: DS2_2_IMSK [05:05] */
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS2_2_IMSK_MASK                   0x00000020
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS2_2_IMSK_SHIFT                  5
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS2_2_IMSK_DEFAULT                0x00000001

/* DS_TOPM_0 :: L2_IRQMSK :: DS2_1_IMSK [04:04] */
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS2_1_IMSK_MASK                   0x00000010
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS2_1_IMSK_SHIFT                  4
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS2_1_IMSK_DEFAULT                0x00000001

/* DS_TOPM_0 :: L2_IRQMSK :: DS1_2_IMSK [03:03] */
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS1_2_IMSK_MASK                   0x00000008
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS1_2_IMSK_SHIFT                  3
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS1_2_IMSK_DEFAULT                0x00000001

/* DS_TOPM_0 :: L2_IRQMSK :: DS1_1_IMSK [02:02] */
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS1_1_IMSK_MASK                   0x00000004
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS1_1_IMSK_SHIFT                  2
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS1_1_IMSK_DEFAULT                0x00000001

/* DS_TOPM_0 :: L2_IRQMSK :: DS0_2_IMSK [01:01] */
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS0_2_IMSK_MASK                   0x00000002
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS0_2_IMSK_SHIFT                  1
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS0_2_IMSK_DEFAULT                0x00000001

/* DS_TOPM_0 :: L2_IRQMSK :: DS0_1_IMSK [00:00] */
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS0_1_IMSK_MASK                   0x00000001
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS0_1_IMSK_SHIFT                  0
#define BCHP_DS_TOPM_0_L2_IRQMSK_DS0_1_IMSK_DEFAULT                0x00000001

/***************************************************************************
 *L2_IRQMSET - Set Interrupt Mask Register
 ***************************************************************************/
/* DS_TOPM_0 :: L2_IRQMSET :: FSCNT2_IMSET [31:31] */
#define BCHP_DS_TOPM_0_L2_IRQMSET_FSCNT2_IMSET_MASK                0x80000000
#define BCHP_DS_TOPM_0_L2_IRQMSET_FSCNT2_IMSET_SHIFT               31
#define BCHP_DS_TOPM_0_L2_IRQMSET_FSCNT2_IMSET_DEFAULT             0x00000000

/* DS_TOPM_0 :: L2_IRQMSET :: FSCNT1_IMSET [30:30] */
#define BCHP_DS_TOPM_0_L2_IRQMSET_FSCNT1_IMSET_MASK                0x40000000
#define BCHP_DS_TOPM_0_L2_IRQMSET_FSCNT1_IMSET_SHIFT               30
#define BCHP_DS_TOPM_0_L2_IRQMSET_FSCNT1_IMSET_DEFAULT             0x00000000

/* DS_TOPM_0 :: L2_IRQMSET :: reserved0 [29:16] */
#define BCHP_DS_TOPM_0_L2_IRQMSET_reserved0_MASK                   0x3fff0000
#define BCHP_DS_TOPM_0_L2_IRQMSET_reserved0_SHIFT                  16

/* DS_TOPM_0 :: L2_IRQMSET :: DS7_2_IMSET [15:15] */
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS7_2_IMSET_MASK                 0x00008000
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS7_2_IMSET_SHIFT                15
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS7_2_IMSET_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMSET :: DS7_1_IMSET [14:14] */
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS7_1_IMSET_MASK                 0x00004000
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS7_1_IMSET_SHIFT                14
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS7_1_IMSET_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMSET :: DS6_2_IMSET [13:13] */
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS6_2_IMSET_MASK                 0x00002000
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS6_2_IMSET_SHIFT                13
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS6_2_IMSET_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMSET :: DS6_1_IMSET [12:12] */
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS6_1_IMSET_MASK                 0x00001000
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS6_1_IMSET_SHIFT                12
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS6_1_IMSET_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMSET :: DS5_2_IMSET [11:11] */
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS5_2_IMSET_MASK                 0x00000800
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS5_2_IMSET_SHIFT                11
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS5_2_IMSET_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMSET :: DS5_1_IMSET [10:10] */
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS5_1_IMSET_MASK                 0x00000400
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS5_1_IMSET_SHIFT                10
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS5_1_IMSET_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMSET :: DS4_2_IMSET [09:09] */
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS4_2_IMSET_MASK                 0x00000200
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS4_2_IMSET_SHIFT                9
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS4_2_IMSET_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMSET :: DS4_1_IMSET [08:08] */
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS4_1_IMSET_MASK                 0x00000100
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS4_1_IMSET_SHIFT                8
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS4_1_IMSET_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMSET :: DS3_2_IMSET [07:07] */
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS3_2_IMSET_MASK                 0x00000080
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS3_2_IMSET_SHIFT                7
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS3_2_IMSET_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMSET :: DS3_1_IMSET [06:06] */
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS3_1_IMSET_MASK                 0x00000040
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS3_1_IMSET_SHIFT                6
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS3_1_IMSET_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMSET :: DS2_2_IMSET [05:05] */
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS2_2_IMSET_MASK                 0x00000020
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS2_2_IMSET_SHIFT                5
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS2_2_IMSET_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMSET :: DS2_1_IMSET [04:04] */
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS2_1_IMSET_MASK                 0x00000010
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS2_1_IMSET_SHIFT                4
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS2_1_IMSET_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMSET :: DS1_2_IMSET [03:03] */
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS1_2_IMSET_MASK                 0x00000008
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS1_2_IMSET_SHIFT                3
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS1_2_IMSET_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMSET :: DS1_1_IMSET [02:02] */
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS1_1_IMSET_MASK                 0x00000004
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS1_1_IMSET_SHIFT                2
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS1_1_IMSET_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMSET :: DS0_2_IMSET [01:01] */
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS0_2_IMSET_MASK                 0x00000002
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS0_2_IMSET_SHIFT                1
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS0_2_IMSET_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMSET :: DS0_1_IMSET [00:00] */
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS0_1_IMSET_MASK                 0x00000001
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS0_1_IMSET_SHIFT                0
#define BCHP_DS_TOPM_0_L2_IRQMSET_DS0_1_IMSET_DEFAULT              0x00000000

/***************************************************************************
 *L2_IRQMCLR - Clear Interrupt Mask Register
 ***************************************************************************/
/* DS_TOPM_0 :: L2_IRQMCLR :: FSCNT2_IMCLR [31:31] */
#define BCHP_DS_TOPM_0_L2_IRQMCLR_FSCNT2_IMCLR_MASK                0x80000000
#define BCHP_DS_TOPM_0_L2_IRQMCLR_FSCNT2_IMCLR_SHIFT               31
#define BCHP_DS_TOPM_0_L2_IRQMCLR_FSCNT2_IMCLR_DEFAULT             0x00000000

/* DS_TOPM_0 :: L2_IRQMCLR :: FSCNT1_IMCLR [30:30] */
#define BCHP_DS_TOPM_0_L2_IRQMCLR_FSCNT1_IMCLR_MASK                0x40000000
#define BCHP_DS_TOPM_0_L2_IRQMCLR_FSCNT1_IMCLR_SHIFT               30
#define BCHP_DS_TOPM_0_L2_IRQMCLR_FSCNT1_IMCLR_DEFAULT             0x00000000

/* DS_TOPM_0 :: L2_IRQMCLR :: reserved0 [29:16] */
#define BCHP_DS_TOPM_0_L2_IRQMCLR_reserved0_MASK                   0x3fff0000
#define BCHP_DS_TOPM_0_L2_IRQMCLR_reserved0_SHIFT                  16

/* DS_TOPM_0 :: L2_IRQMCLR :: DS7_2_IMCLR [15:15] */
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS7_2_IMCLR_MASK                 0x00008000
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS7_2_IMCLR_SHIFT                15
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS7_2_IMCLR_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMCLR :: DS7_1_IMCLR [14:14] */
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS7_1_IMCLR_MASK                 0x00004000
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS7_1_IMCLR_SHIFT                14
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS7_1_IMCLR_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMCLR :: DS6_2_IMCLR [13:13] */
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS6_2_IMCLR_MASK                 0x00002000
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS6_2_IMCLR_SHIFT                13
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS6_2_IMCLR_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMCLR :: DS6_1_IMCLR [12:12] */
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS6_1_IMCLR_MASK                 0x00001000
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS6_1_IMCLR_SHIFT                12
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS6_1_IMCLR_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMCLR :: DS5_2_IMCLR [11:11] */
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS5_2_IMCLR_MASK                 0x00000800
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS5_2_IMCLR_SHIFT                11
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS5_2_IMCLR_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMCLR :: DS5_1_IMCLR [10:10] */
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS5_1_IMCLR_MASK                 0x00000400
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS5_1_IMCLR_SHIFT                10
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS5_1_IMCLR_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMCLR :: DS4_2_IMCLR [09:09] */
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS4_2_IMCLR_MASK                 0x00000200
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS4_2_IMCLR_SHIFT                9
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS4_2_IMCLR_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMCLR :: DS4_1_IMCLR [08:08] */
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS4_1_IMCLR_MASK                 0x00000100
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS4_1_IMCLR_SHIFT                8
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS4_1_IMCLR_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMCLR :: DS3_2_IMCLR [07:07] */
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS3_2_IMCLR_MASK                 0x00000080
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS3_2_IMCLR_SHIFT                7
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS3_2_IMCLR_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMCLR :: DS3_1_IMCLR [06:06] */
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS3_1_IMCLR_MASK                 0x00000040
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS3_1_IMCLR_SHIFT                6
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS3_1_IMCLR_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMCLR :: DS2_2_IMCLR [05:05] */
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS2_2_IMCLR_MASK                 0x00000020
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS2_2_IMCLR_SHIFT                5
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS2_2_IMCLR_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMCLR :: DS2_1_IMCLR [04:04] */
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS2_1_IMCLR_MASK                 0x00000010
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS2_1_IMCLR_SHIFT                4
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS2_1_IMCLR_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMCLR :: DS1_2_IMCLR [03:03] */
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS1_2_IMCLR_MASK                 0x00000008
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS1_2_IMCLR_SHIFT                3
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS1_2_IMCLR_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMCLR :: DS1_1_IMCLR [02:02] */
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS1_1_IMCLR_MASK                 0x00000004
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS1_1_IMCLR_SHIFT                2
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS1_1_IMCLR_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMCLR :: DS0_2_IMCLR [01:01] */
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS0_2_IMCLR_MASK                 0x00000002
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS0_2_IMCLR_SHIFT                1
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS0_2_IMCLR_DEFAULT              0x00000000

/* DS_TOPM_0 :: L2_IRQMCLR :: DS0_1_IMCLR [00:00] */
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS0_1_IMCLR_MASK                 0x00000001
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS0_1_IMCLR_SHIFT                0
#define BCHP_DS_TOPM_0_L2_IRQMCLR_DS0_1_IMCLR_DEFAULT              0x00000000

/***************************************************************************
 *TP_CTL - DS Top testport out control
 ***************************************************************************/
/* DS_TOPM_0 :: TP_CTL :: reserved0 [31:27] */
#define BCHP_DS_TOPM_0_TP_CTL_reserved0_MASK                       0xf8000000
#define BCHP_DS_TOPM_0_TP_CTL_reserved0_SHIFT                      27

/* DS_TOPM_0 :: TP_CTL :: TPOUT_CLKINV2 [26:26] */
#define BCHP_DS_TOPM_0_TP_CTL_TPOUT_CLKINV2_MASK                   0x04000000
#define BCHP_DS_TOPM_0_TP_CTL_TPOUT_CLKINV2_SHIFT                  26
#define BCHP_DS_TOPM_0_TP_CTL_TPOUT_CLKINV2_DEFAULT                0x00000000

/* DS_TOPM_0 :: TP_CTL :: TPOUT_CLKSEL2 [25:20] */
#define BCHP_DS_TOPM_0_TP_CTL_TPOUT_CLKSEL2_MASK                   0x03f00000
#define BCHP_DS_TOPM_0_TP_CTL_TPOUT_CLKSEL2_SHIFT                  20
#define BCHP_DS_TOPM_0_TP_CTL_TPOUT_CLKSEL2_DEFAULT                0x00000000

/* DS_TOPM_0 :: TP_CTL :: reserved1 [19:15] */
#define BCHP_DS_TOPM_0_TP_CTL_reserved1_MASK                       0x000f8000
#define BCHP_DS_TOPM_0_TP_CTL_reserved1_SHIFT                      15

/* DS_TOPM_0 :: TP_CTL :: TPOUT_CLKINV [14:14] */
#define BCHP_DS_TOPM_0_TP_CTL_TPOUT_CLKINV_MASK                    0x00004000
#define BCHP_DS_TOPM_0_TP_CTL_TPOUT_CLKINV_SHIFT                   14
#define BCHP_DS_TOPM_0_TP_CTL_TPOUT_CLKINV_DEFAULT                 0x00000000

/* DS_TOPM_0 :: TP_CTL :: TPOUT_CLKSEL [13:08] */
#define BCHP_DS_TOPM_0_TP_CTL_TPOUT_CLKSEL_MASK                    0x00003f00
#define BCHP_DS_TOPM_0_TP_CTL_TPOUT_CLKSEL_SHIFT                   8
#define BCHP_DS_TOPM_0_TP_CTL_TPOUT_CLKSEL_DEFAULT                 0x00000000

/* DS_TOPM_0 :: TP_CTL :: TSPIEN [07:07] */
#define BCHP_DS_TOPM_0_TP_CTL_TSPIEN_MASK                          0x00000080
#define BCHP_DS_TOPM_0_TP_CTL_TSPIEN_SHIFT                         7
#define BCHP_DS_TOPM_0_TP_CTL_TSPIEN_DEFAULT                       0x00000000

/* DS_TOPM_0 :: TP_CTL :: reserved2 [06:02] */
#define BCHP_DS_TOPM_0_TP_CTL_reserved2_MASK                       0x0000007c
#define BCHP_DS_TOPM_0_TP_CTL_reserved2_SHIFT                      2

/* DS_TOPM_0 :: TP_CTL :: TPINEN [01:01] */
#define BCHP_DS_TOPM_0_TP_CTL_TPINEN_MASK                          0x00000002
#define BCHP_DS_TOPM_0_TP_CTL_TPINEN_SHIFT                         1
#define BCHP_DS_TOPM_0_TP_CTL_TPINEN_DEFAULT                       0x00000000

/* DS_TOPM_0 :: TP_CTL :: reserved3 [00:00] */
#define BCHP_DS_TOPM_0_TP_CTL_reserved3_MASK                       0x00000001
#define BCHP_DS_TOPM_0_TP_CTL_reserved3_SHIFT                      0

/***************************************************************************
 *TPOUT_CTL - DS Top testport out control
 ***************************************************************************/
/* DS_TOPM_0 :: TPOUT_CTL :: reserved0 [31:20] */
#define BCHP_DS_TOPM_0_TPOUT_CTL_reserved0_MASK                    0xfff00000
#define BCHP_DS_TOPM_0_TPOUT_CTL_reserved0_SHIFT                   20

/* DS_TOPM_0 :: TPOUT_CTL :: CORESEL [19:16] */
#define BCHP_DS_TOPM_0_TPOUT_CTL_CORESEL_MASK                      0x000f0000
#define BCHP_DS_TOPM_0_TPOUT_CTL_CORESEL_SHIFT                     16
#define BCHP_DS_TOPM_0_TPOUT_CTL_CORESEL_DEFAULT                   0x00000000

/* DS_TOPM_0 :: TPOUT_CTL :: BLOCKSEL [15:08] */
#define BCHP_DS_TOPM_0_TPOUT_CTL_BLOCKSEL_MASK                     0x0000ff00
#define BCHP_DS_TOPM_0_TPOUT_CTL_BLOCKSEL_SHIFT                    8
#define BCHP_DS_TOPM_0_TPOUT_CTL_BLOCKSEL_DEFAULT                  0x000000ff

/* DS_TOPM_0 :: TPOUT_CTL :: SIGNALSEL [07:00] */
#define BCHP_DS_TOPM_0_TPOUT_CTL_SIGNALSEL_MASK                    0x000000ff
#define BCHP_DS_TOPM_0_TPOUT_CTL_SIGNALSEL_SHIFT                   0
#define BCHP_DS_TOPM_0_TPOUT_CTL_SIGNALSEL_DEFAULT                 0x00000000

/***************************************************************************
 *TPOUT - DS Top testport out control
 ***************************************************************************/
/* DS_TOPM_0 :: TPOUT :: TPOUT [31:00] */
#define BCHP_DS_TOPM_0_TPOUT_TPOUT_MASK                            0xffffffff
#define BCHP_DS_TOPM_0_TPOUT_TPOUT_SHIFT                           0
#define BCHP_DS_TOPM_0_TPOUT_TPOUT_DEFAULT                         0x00000000

/***************************************************************************
 *TP_TEST_MISC0 - TP Test Register 0
 ***************************************************************************/
/* DS_TOPM_0 :: TP_TEST_MISC0 :: MISC0 [31:00] */
#define BCHP_DS_TOPM_0_TP_TEST_MISC0_MISC0_MASK                    0xffffffff
#define BCHP_DS_TOPM_0_TP_TEST_MISC0_MISC0_SHIFT                   0
#define BCHP_DS_TOPM_0_TP_TEST_MISC0_MISC0_DEFAULT                 0x00000000

/***************************************************************************
 *TP_TEST_MISC1 - TP Test Register 1
 ***************************************************************************/
/* DS_TOPM_0 :: TP_TEST_MISC1 :: MISC1 [31:00] */
#define BCHP_DS_TOPM_0_TP_TEST_MISC1_MISC1_MASK                    0xffffffff
#define BCHP_DS_TOPM_0_TP_TEST_MISC1_MISC1_SHIFT                   0
#define BCHP_DS_TOPM_0_TP_TEST_MISC1_MISC1_DEFAULT                 0x00000000

/***************************************************************************
 *TP_TEST_MISC2 - TP Test Register 2
 ***************************************************************************/
/* DS_TOPM_0 :: TP_TEST_MISC2 :: MISC2 [31:00] */
#define BCHP_DS_TOPM_0_TP_TEST_MISC2_MISC2_MASK                    0xffffffff
#define BCHP_DS_TOPM_0_TP_TEST_MISC2_MISC2_SHIFT                   0
#define BCHP_DS_TOPM_0_TP_TEST_MISC2_MISC2_DEFAULT                 0x00000000

/***************************************************************************
 *TP_TEST_MODE - TP Test Register 3
 ***************************************************************************/
/* DS_TOPM_0 :: TP_TEST_MODE :: reserved0 [31:09] */
#define BCHP_DS_TOPM_0_TP_TEST_MODE_reserved0_MASK                 0xfffffe00
#define BCHP_DS_TOPM_0_TP_TEST_MODE_reserved0_SHIFT                9

/* DS_TOPM_0 :: TP_TEST_MODE :: MODE [08:00] */
#define BCHP_DS_TOPM_0_TP_TEST_MODE_MODE_MASK                      0x000001ff
#define BCHP_DS_TOPM_0_TP_TEST_MODE_MODE_SHIFT                     0
#define BCHP_DS_TOPM_0_TP_TEST_MODE_MODE_DEFAULT                   0x00000000

/***************************************************************************
 *STATUS - DS Top status
 ***************************************************************************/
/* DS_TOPM_0 :: STATUS :: reserved0 [31:07] */
#define BCHP_DS_TOPM_0_STATUS_reserved0_MASK                       0xffffff80
#define BCHP_DS_TOPM_0_STATUS_reserved0_SHIFT                      7

/* DS_TOPM_0 :: STATUS :: DETECT_CLK_FE_OB [06:06] */
#define BCHP_DS_TOPM_0_STATUS_DETECT_CLK_FE_OB_MASK                0x00000040
#define BCHP_DS_TOPM_0_STATUS_DETECT_CLK_FE_OB_SHIFT               6
#define BCHP_DS_TOPM_0_STATUS_DETECT_CLK_FE_OB_DEFAULT             0x00000000

/* DS_TOPM_0 :: STATUS :: DETECT_CLK_FE [05:05] */
#define BCHP_DS_TOPM_0_STATUS_DETECT_CLK_FE_MASK                   0x00000020
#define BCHP_DS_TOPM_0_STATUS_DETECT_CLK_FE_SHIFT                  5
#define BCHP_DS_TOPM_0_STATUS_DETECT_CLK_FE_DEFAULT                0x00000000

/* DS_TOPM_0 :: STATUS :: DETECT_CLK_540 [04:04] */
#define BCHP_DS_TOPM_0_STATUS_DETECT_CLK_540_MASK                  0x00000010
#define BCHP_DS_TOPM_0_STATUS_DETECT_CLK_540_SHIFT                 4
#define BCHP_DS_TOPM_0_STATUS_DETECT_CLK_540_DEFAULT               0x00000000

/* DS_TOPM_0 :: STATUS :: LFSR_COMP_FAIL_FE_OB [03:03] */
#define BCHP_DS_TOPM_0_STATUS_LFSR_COMP_FAIL_FE_OB_MASK            0x00000008
#define BCHP_DS_TOPM_0_STATUS_LFSR_COMP_FAIL_FE_OB_SHIFT           3
#define BCHP_DS_TOPM_0_STATUS_LFSR_COMP_FAIL_FE_OB_DEFAULT         0x00000001

/* DS_TOPM_0 :: STATUS :: LFSR_COMP_FAIL_OB [02:02] */
#define BCHP_DS_TOPM_0_STATUS_LFSR_COMP_FAIL_OB_MASK               0x00000004
#define BCHP_DS_TOPM_0_STATUS_LFSR_COMP_FAIL_OB_SHIFT              2
#define BCHP_DS_TOPM_0_STATUS_LFSR_COMP_FAIL_OB_DEFAULT            0x00000001

/* DS_TOPM_0 :: STATUS :: LFSR_COMP_FAIL_FE [01:01] */
#define BCHP_DS_TOPM_0_STATUS_LFSR_COMP_FAIL_FE_MASK               0x00000002
#define BCHP_DS_TOPM_0_STATUS_LFSR_COMP_FAIL_FE_SHIFT              1
#define BCHP_DS_TOPM_0_STATUS_LFSR_COMP_FAIL_FE_DEFAULT            0x00000001

/* DS_TOPM_0 :: STATUS :: LFSR_COMP_FAIL [00:00] */
#define BCHP_DS_TOPM_0_STATUS_LFSR_COMP_FAIL_MASK                  0x00000001
#define BCHP_DS_TOPM_0_STATUS_LFSR_COMP_FAIL_SHIFT                 0
#define BCHP_DS_TOPM_0_STATUS_LFSR_COMP_FAIL_DEFAULT               0x00000001

/***************************************************************************
 *SW_SPARE1 - DS Top Software SPARE1 Register
 ***************************************************************************/
/* DS_TOPM_0 :: SW_SPARE1 :: SPARE [31:00] */
#define BCHP_DS_TOPM_0_SW_SPARE1_SPARE_MASK                        0xffffffff
#define BCHP_DS_TOPM_0_SW_SPARE1_SPARE_SHIFT                       0
#define BCHP_DS_TOPM_0_SW_SPARE1_SPARE_DEFAULT                     0x00000000

/***************************************************************************
 *SW_SPARE2 - DS Top Software SPARE2 Register
 ***************************************************************************/
/* DS_TOPM_0 :: SW_SPARE2 :: SPARE [31:00] */
#define BCHP_DS_TOPM_0_SW_SPARE2_SPARE_MASK                        0xffffffff
#define BCHP_DS_TOPM_0_SW_SPARE2_SPARE_SHIFT                       0
#define BCHP_DS_TOPM_0_SW_SPARE2_SPARE_DEFAULT                     0x00000000

/***************************************************************************
 *SW_SPARE3 - DS Top Software SPARE3 Register
 ***************************************************************************/
/* DS_TOPM_0 :: SW_SPARE3 :: SPARE [31:00] */
#define BCHP_DS_TOPM_0_SW_SPARE3_SPARE_MASK                        0xffffffff
#define BCHP_DS_TOPM_0_SW_SPARE3_SPARE_SHIFT                       0
#define BCHP_DS_TOPM_0_SW_SPARE3_SPARE_DEFAULT                     0x00000000

/***************************************************************************
 *SW_SPARE4 - DS Top Software SPARE4 Register
 ***************************************************************************/
/* DS_TOPM_0 :: SW_SPARE4 :: SPARE [31:00] */
#define BCHP_DS_TOPM_0_SW_SPARE4_SPARE_MASK                        0xffffffff
#define BCHP_DS_TOPM_0_SW_SPARE4_SPARE_SHIFT                       0
#define BCHP_DS_TOPM_0_SW_SPARE4_SPARE_DEFAULT                     0x00000000

/***************************************************************************
 *SPARE1 - DS Top SPARE1 Register
 ***************************************************************************/
/* DS_TOPM_0 :: SPARE1 :: SPARE [31:00] */
#define BCHP_DS_TOPM_0_SPARE1_SPARE_MASK                           0xffffffff
#define BCHP_DS_TOPM_0_SPARE1_SPARE_SHIFT                          0
#define BCHP_DS_TOPM_0_SPARE1_SPARE_DEFAULT                        0x00000000

/***************************************************************************
 *FE_CTL - DS Top FE control Register
 ***************************************************************************/
/* DS_TOPM_0 :: FE_CTL :: LFSR_ENABLE_FE_OB [31:31] */
#define BCHP_DS_TOPM_0_FE_CTL_LFSR_ENABLE_FE_OB_MASK               0x80000000
#define BCHP_DS_TOPM_0_FE_CTL_LFSR_ENABLE_FE_OB_SHIFT              31
#define BCHP_DS_TOPM_0_FE_CTL_LFSR_ENABLE_FE_OB_DEFAULT            0x00000000

/* DS_TOPM_0 :: FE_CTL :: LFSR_ENABLE_FE [30:30] */
#define BCHP_DS_TOPM_0_FE_CTL_LFSR_ENABLE_FE_MASK                  0x40000000
#define BCHP_DS_TOPM_0_FE_CTL_LFSR_ENABLE_FE_SHIFT                 30
#define BCHP_DS_TOPM_0_FE_CTL_LFSR_ENABLE_FE_DEFAULT               0x00000000

/* DS_TOPM_0 :: FE_CTL :: reserved_for_eco0 [29:02] */
#define BCHP_DS_TOPM_0_FE_CTL_reserved_for_eco0_MASK               0x3ffffffc
#define BCHP_DS_TOPM_0_FE_CTL_reserved_for_eco0_SHIFT              2
#define BCHP_DS_TOPM_0_FE_CTL_reserved_for_eco0_DEFAULT            0x00000000

/* DS_TOPM_0 :: FE_CTL :: HANDOFF_EDGE_SEL_OB [01:01] */
#define BCHP_DS_TOPM_0_FE_CTL_HANDOFF_EDGE_SEL_OB_MASK             0x00000002
#define BCHP_DS_TOPM_0_FE_CTL_HANDOFF_EDGE_SEL_OB_SHIFT            1
#define BCHP_DS_TOPM_0_FE_CTL_HANDOFF_EDGE_SEL_OB_DEFAULT          0x00000001

/* DS_TOPM_0 :: FE_CTL :: HANDOFF_EDGE_SEL [00:00] */
#define BCHP_DS_TOPM_0_FE_CTL_HANDOFF_EDGE_SEL_MASK                0x00000001
#define BCHP_DS_TOPM_0_FE_CTL_HANDOFF_EDGE_SEL_SHIFT               0
#define BCHP_DS_TOPM_0_FE_CTL_HANDOFF_EDGE_SEL_DEFAULT             0x00000001

/***************************************************************************
 *PD - DS Top Power down control Register
 ***************************************************************************/
/* DS_TOPM_0 :: PD :: reserved0 [31:31] */
#define BCHP_DS_TOPM_0_PD_reserved0_MASK                           0x80000000
#define BCHP_DS_TOPM_0_PD_reserved0_SHIFT                          31

/* DS_TOPM_0 :: PD :: DS14_MICRO_DISABLE [30:30] */
#define BCHP_DS_TOPM_0_PD_DS14_MICRO_DISABLE_MASK                  0x40000000
#define BCHP_DS_TOPM_0_PD_DS14_MICRO_DISABLE_SHIFT                 30
#define BCHP_DS_TOPM_0_PD_DS14_MICRO_DISABLE_DEFAULT               0x00000000

/* DS_TOPM_0 :: PD :: DS13_MICRO_DISABLE [29:29] */
#define BCHP_DS_TOPM_0_PD_DS13_MICRO_DISABLE_MASK                  0x20000000
#define BCHP_DS_TOPM_0_PD_DS13_MICRO_DISABLE_SHIFT                 29
#define BCHP_DS_TOPM_0_PD_DS13_MICRO_DISABLE_DEFAULT               0x00000000

/* DS_TOPM_0 :: PD :: DS12_MICRO_DISABLE [28:28] */
#define BCHP_DS_TOPM_0_PD_DS12_MICRO_DISABLE_MASK                  0x10000000
#define BCHP_DS_TOPM_0_PD_DS12_MICRO_DISABLE_SHIFT                 28
#define BCHP_DS_TOPM_0_PD_DS12_MICRO_DISABLE_DEFAULT               0x00000000

/* DS_TOPM_0 :: PD :: DS11_MICRO_DISABLE [27:27] */
#define BCHP_DS_TOPM_0_PD_DS11_MICRO_DISABLE_MASK                  0x08000000
#define BCHP_DS_TOPM_0_PD_DS11_MICRO_DISABLE_SHIFT                 27
#define BCHP_DS_TOPM_0_PD_DS11_MICRO_DISABLE_DEFAULT               0x00000000

/* DS_TOPM_0 :: PD :: DS10_MICRO_DISABLE [26:26] */
#define BCHP_DS_TOPM_0_PD_DS10_MICRO_DISABLE_MASK                  0x04000000
#define BCHP_DS_TOPM_0_PD_DS10_MICRO_DISABLE_SHIFT                 26
#define BCHP_DS_TOPM_0_PD_DS10_MICRO_DISABLE_DEFAULT               0x00000000

/* DS_TOPM_0 :: PD :: DS9_MICRO_DISABLE [25:25] */
#define BCHP_DS_TOPM_0_PD_DS9_MICRO_DISABLE_MASK                   0x02000000
#define BCHP_DS_TOPM_0_PD_DS9_MICRO_DISABLE_SHIFT                  25
#define BCHP_DS_TOPM_0_PD_DS9_MICRO_DISABLE_DEFAULT                0x00000000

/* DS_TOPM_0 :: PD :: DS8_MICRO_DISABLE [24:24] */
#define BCHP_DS_TOPM_0_PD_DS8_MICRO_DISABLE_MASK                   0x01000000
#define BCHP_DS_TOPM_0_PD_DS8_MICRO_DISABLE_SHIFT                  24
#define BCHP_DS_TOPM_0_PD_DS8_MICRO_DISABLE_DEFAULT                0x00000000

/* DS_TOPM_0 :: PD :: DS7_MICRO_DISABLE [23:23] */
#define BCHP_DS_TOPM_0_PD_DS7_MICRO_DISABLE_MASK                   0x00800000
#define BCHP_DS_TOPM_0_PD_DS7_MICRO_DISABLE_SHIFT                  23
#define BCHP_DS_TOPM_0_PD_DS7_MICRO_DISABLE_DEFAULT                0x00000000

/* DS_TOPM_0 :: PD :: DS6_MICRO_DISABLE [22:22] */
#define BCHP_DS_TOPM_0_PD_DS6_MICRO_DISABLE_MASK                   0x00400000
#define BCHP_DS_TOPM_0_PD_DS6_MICRO_DISABLE_SHIFT                  22
#define BCHP_DS_TOPM_0_PD_DS6_MICRO_DISABLE_DEFAULT                0x00000000

/* DS_TOPM_0 :: PD :: DS5_MICRO_DISABLE [21:21] */
#define BCHP_DS_TOPM_0_PD_DS5_MICRO_DISABLE_MASK                   0x00200000
#define BCHP_DS_TOPM_0_PD_DS5_MICRO_DISABLE_SHIFT                  21
#define BCHP_DS_TOPM_0_PD_DS5_MICRO_DISABLE_DEFAULT                0x00000000

/* DS_TOPM_0 :: PD :: DS4_MICRO_DISABLE [20:20] */
#define BCHP_DS_TOPM_0_PD_DS4_MICRO_DISABLE_MASK                   0x00100000
#define BCHP_DS_TOPM_0_PD_DS4_MICRO_DISABLE_SHIFT                  20
#define BCHP_DS_TOPM_0_PD_DS4_MICRO_DISABLE_DEFAULT                0x00000000

/* DS_TOPM_0 :: PD :: DS3_MICRO_DISABLE [19:19] */
#define BCHP_DS_TOPM_0_PD_DS3_MICRO_DISABLE_MASK                   0x00080000
#define BCHP_DS_TOPM_0_PD_DS3_MICRO_DISABLE_SHIFT                  19
#define BCHP_DS_TOPM_0_PD_DS3_MICRO_DISABLE_DEFAULT                0x00000000

/* DS_TOPM_0 :: PD :: DS2_MICRO_DISABLE [18:18] */
#define BCHP_DS_TOPM_0_PD_DS2_MICRO_DISABLE_MASK                   0x00040000
#define BCHP_DS_TOPM_0_PD_DS2_MICRO_DISABLE_SHIFT                  18
#define BCHP_DS_TOPM_0_PD_DS2_MICRO_DISABLE_DEFAULT                0x00000000

/* DS_TOPM_0 :: PD :: DS1_MICRO_DISABLE [17:17] */
#define BCHP_DS_TOPM_0_PD_DS1_MICRO_DISABLE_MASK                   0x00020000
#define BCHP_DS_TOPM_0_PD_DS1_MICRO_DISABLE_SHIFT                  17
#define BCHP_DS_TOPM_0_PD_DS1_MICRO_DISABLE_DEFAULT                0x00000000

/* DS_TOPM_0 :: PD :: DS0_MICRO_DISABLE [16:16] */
#define BCHP_DS_TOPM_0_PD_DS0_MICRO_DISABLE_MASK                   0x00010000
#define BCHP_DS_TOPM_0_PD_DS0_MICRO_DISABLE_SHIFT                  16
#define BCHP_DS_TOPM_0_PD_DS0_MICRO_DISABLE_DEFAULT                0x00000000

/* DS_TOPM_0 :: PD :: OOB_60_DISABLE [15:15] */
#define BCHP_DS_TOPM_0_PD_OOB_60_DISABLE_MASK                      0x00008000
#define BCHP_DS_TOPM_0_PD_OOB_60_DISABLE_SHIFT                     15
#define BCHP_DS_TOPM_0_PD_OOB_60_DISABLE_DEFAULT                   0x00000000

/* DS_TOPM_0 :: PD :: DS14_540_DISABLE [14:14] */
#define BCHP_DS_TOPM_0_PD_DS14_540_DISABLE_MASK                    0x00004000
#define BCHP_DS_TOPM_0_PD_DS14_540_DISABLE_SHIFT                   14
#define BCHP_DS_TOPM_0_PD_DS14_540_DISABLE_DEFAULT                 0x00000000

/* DS_TOPM_0 :: PD :: DS13_540_DISABLE [13:13] */
#define BCHP_DS_TOPM_0_PD_DS13_540_DISABLE_MASK                    0x00002000
#define BCHP_DS_TOPM_0_PD_DS13_540_DISABLE_SHIFT                   13
#define BCHP_DS_TOPM_0_PD_DS13_540_DISABLE_DEFAULT                 0x00000000

/* DS_TOPM_0 :: PD :: DS12_540_DISABLE [12:12] */
#define BCHP_DS_TOPM_0_PD_DS12_540_DISABLE_MASK                    0x00001000
#define BCHP_DS_TOPM_0_PD_DS12_540_DISABLE_SHIFT                   12
#define BCHP_DS_TOPM_0_PD_DS12_540_DISABLE_DEFAULT                 0x00000000

/* DS_TOPM_0 :: PD :: DS11_540_DISABLE [11:11] */
#define BCHP_DS_TOPM_0_PD_DS11_540_DISABLE_MASK                    0x00000800
#define BCHP_DS_TOPM_0_PD_DS11_540_DISABLE_SHIFT                   11
#define BCHP_DS_TOPM_0_PD_DS11_540_DISABLE_DEFAULT                 0x00000000

/* DS_TOPM_0 :: PD :: DS10_540_DISABLE [10:10] */
#define BCHP_DS_TOPM_0_PD_DS10_540_DISABLE_MASK                    0x00000400
#define BCHP_DS_TOPM_0_PD_DS10_540_DISABLE_SHIFT                   10
#define BCHP_DS_TOPM_0_PD_DS10_540_DISABLE_DEFAULT                 0x00000000

/* DS_TOPM_0 :: PD :: DS9_540_DISABLE [09:09] */
#define BCHP_DS_TOPM_0_PD_DS9_540_DISABLE_MASK                     0x00000200
#define BCHP_DS_TOPM_0_PD_DS9_540_DISABLE_SHIFT                    9
#define BCHP_DS_TOPM_0_PD_DS9_540_DISABLE_DEFAULT                  0x00000000

/* DS_TOPM_0 :: PD :: DS8_540_DISABLE [08:08] */
#define BCHP_DS_TOPM_0_PD_DS8_540_DISABLE_MASK                     0x00000100
#define BCHP_DS_TOPM_0_PD_DS8_540_DISABLE_SHIFT                    8
#define BCHP_DS_TOPM_0_PD_DS8_540_DISABLE_DEFAULT                  0x00000000

/* DS_TOPM_0 :: PD :: DS7_540_DISABLE [07:07] */
#define BCHP_DS_TOPM_0_PD_DS7_540_DISABLE_MASK                     0x00000080
#define BCHP_DS_TOPM_0_PD_DS7_540_DISABLE_SHIFT                    7
#define BCHP_DS_TOPM_0_PD_DS7_540_DISABLE_DEFAULT                  0x00000000

/* DS_TOPM_0 :: PD :: DS6_540_DISABLE [06:06] */
#define BCHP_DS_TOPM_0_PD_DS6_540_DISABLE_MASK                     0x00000040
#define BCHP_DS_TOPM_0_PD_DS6_540_DISABLE_SHIFT                    6
#define BCHP_DS_TOPM_0_PD_DS6_540_DISABLE_DEFAULT                  0x00000000

/* DS_TOPM_0 :: PD :: DS5_540_DISABLE [05:05] */
#define BCHP_DS_TOPM_0_PD_DS5_540_DISABLE_MASK                     0x00000020
#define BCHP_DS_TOPM_0_PD_DS5_540_DISABLE_SHIFT                    5
#define BCHP_DS_TOPM_0_PD_DS5_540_DISABLE_DEFAULT                  0x00000000

/* DS_TOPM_0 :: PD :: DS4_540_DISABLE [04:04] */
#define BCHP_DS_TOPM_0_PD_DS4_540_DISABLE_MASK                     0x00000010
#define BCHP_DS_TOPM_0_PD_DS4_540_DISABLE_SHIFT                    4
#define BCHP_DS_TOPM_0_PD_DS4_540_DISABLE_DEFAULT                  0x00000000

/* DS_TOPM_0 :: PD :: DS3_540_DISABLE [03:03] */
#define BCHP_DS_TOPM_0_PD_DS3_540_DISABLE_MASK                     0x00000008
#define BCHP_DS_TOPM_0_PD_DS3_540_DISABLE_SHIFT                    3
#define BCHP_DS_TOPM_0_PD_DS3_540_DISABLE_DEFAULT                  0x00000000

/* DS_TOPM_0 :: PD :: DS2_540_DISABLE [02:02] */
#define BCHP_DS_TOPM_0_PD_DS2_540_DISABLE_MASK                     0x00000004
#define BCHP_DS_TOPM_0_PD_DS2_540_DISABLE_SHIFT                    2
#define BCHP_DS_TOPM_0_PD_DS2_540_DISABLE_DEFAULT                  0x00000000

/* DS_TOPM_0 :: PD :: DS1_540_DISABLE [01:01] */
#define BCHP_DS_TOPM_0_PD_DS1_540_DISABLE_MASK                     0x00000002
#define BCHP_DS_TOPM_0_PD_DS1_540_DISABLE_SHIFT                    1
#define BCHP_DS_TOPM_0_PD_DS1_540_DISABLE_DEFAULT                  0x00000000

/* DS_TOPM_0 :: PD :: DS0_540_DISABLE [00:00] */
#define BCHP_DS_TOPM_0_PD_DS0_540_DISABLE_MASK                     0x00000001
#define BCHP_DS_TOPM_0_PD_DS0_540_DISABLE_SHIFT                    0
#define BCHP_DS_TOPM_0_PD_DS0_540_DISABLE_DEFAULT                  0x00000000

#endif /* #ifndef BCHP_DS_TOPM_0_H__ */

/* End of File */
