1 11 encoder4to2 4 fast 63 D:/FPGA/verilog-labs/05-encoder-4to2/simulation/questa/rtl_work 0 0 0 0 50 0
1 9 testbench 4 fast 63 D:/FPGA/verilog-labs/05-encoder-4to2/simulation/questa/rtl_work 0 0 0 0 32 0
