<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.2 Trace  (lin)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/afs/ece.cmu.edu/support/xilinx/xilinx.release/14.2/ISE_DS/ISE/bin/lin/unwrapped/trce
-intstyle ise -v 3 -s 1 -n 3 -fastpaths -xml xillydemo.twx xillydemo.ncd -o
xillydemo.twr xillydemo.pcf

</twCmdLine><twDesign>xillydemo.ncd</twDesign><twDesignPath>xillydemo.ncd</twDesignPath><twPCF>xillydemo.pcf</twPCF><twPcfPath>xillydemo.pcf</twPcfPath><twDevInfo arch="zynq" pkg="clg484"><twDevName>xc7z020</twDevName><twDevRange>C</twDevRange><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>ADVANCED 1.02 2012-07-09</twSpeedVer><twQuadDly>1</twQuadDly></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3386 - Intersecting Constraints found and resolved.  For more information, see the TSI report.  Please consult the Xilinx Command Line Tools User Guide for information on generating a TSI report.</twInfo><twInfo anchorID="3">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="4">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="5">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="6" twConstType="PATHBLOCK" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi_interconnect_1_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X54Y49.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="7"><twUnconstPath anchorID="8" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.193</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>1.130</twDel><twSUTime>0.028</twSUTime><twTotPathDel>1.158</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X54Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y49.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.612</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y49.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>0.612</twRouteDel><twTotDel>1.158</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>47.2</twPctLog><twPctRoute>52.8</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X54Y49.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="9"><twUnconstPath anchorID="10" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.115</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>1.035</twDel><twSUTime>0.045</twSUTime><twTotPathDel>1.080</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X54Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y49.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.517</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y49.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.517</twRouteDel><twTotDel>1.080</twTotDel><twDestClk twEdge ="twRising">bus_clk</twDestClk><twPctLog>52.1</twPctLog><twPctRoute>47.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_axi_interconnect_1_reset_resync_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X54Y49.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="11"><twUnconstPath anchorID="12" twDataPathType="twDataPathMinDelay" ><twTotDel>0.265</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.352</twDel><twSUTime>0.052</twSUTime><twTotPathDel>0.300</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X54Y49.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y49.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.188</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.052</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.112</twLogDel><twRouteDel>0.188</twRouteDel><twTotDel>0.300</twTotDel><twDestClk twEdge ="twRising">bus_clk</twDestClk><twPctLog>37.3</twPctLog><twPctRoute>62.7</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X54Y49.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="13"><twUnconstPath anchorID="14" twDataPathType="twDataPathMinDelay" ><twTotDel>0.349</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.412</twDel><twSUTime>0.063</twSUTime><twTotPathDel>0.349</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X54Y49.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X54Y49.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y49.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.248</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y49.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.063</twDelInfo><twComp>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.101</twLogDel><twRouteDel>0.248</twRouteDel><twTotDel>0.349</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="15" twConstType="PATHBLOCK" ><twConstHead uID="2"><twConstName UCFConstName="" ScopeName="">PATH &quot;TS_axi4lite_0_reset_resync_path&quot; TIG;</twConstName><twItemCnt>2</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>2</twEndPtCnt><twPathErrCnt>0</twPathErrCnt></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X0Y27.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="16"><twUnconstPath anchorID="17" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.291</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>1.211</twDel><twSUTime>0.045</twSUTime><twTotPathDel>1.256</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.693</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y27.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.045</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.563</twLogDel><twRouteDel>0.693</twRouteDel><twTotDel>1.256</twTotDel><twDestClk twEdge ="twRising">bus_clk</twDestClk><twPctLog>44.8</twPctLog><twPctRoute>55.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X0Y27.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="18"><twUnconstPath anchorID="19" twDataPathType="twDataPathMaxDelay" ><twTotDel>1.272</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>1.209</twDel><twSUTime>0.028</twSUTime><twTotPathDel>1.237</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y27.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.691</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X0Y27.CLK</twSite><twDelType>Tdick</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.546</twLogDel><twRouteDel>0.691</twRouteDel><twTotDel>1.237</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>44.1</twPctLog><twPctRoute>55.9</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: PATH &quot;TS_axi4lite_0_reset_resync_path&quot; TIG;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1 (SLICE_X0Y27.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="20"><twUnconstPath anchorID="21" twDataPathType="twDataPathMinDelay" ><twTotDel>0.462</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twDel>0.549</twDel><twSUTime>0.052</twSUTime><twTotPathDel>0.497</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y27.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y27.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;0&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y27.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.052</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twLogDel>0.112</twLogDel><twRouteDel>0.385</twRouteDel><twTotDel>0.497</twTotDel><twDestClk twEdge ="twRising">bus_clk</twDestClk><twPctLog>22.5</twPctLog><twPctRoute>77.5</twPctRoute></twDetPath></twUnconstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2 (SLICE_X0Y27.CX), 1 path
</twPathRptBanner><twPathRpt anchorID="22"><twUnconstPath anchorID="23" twDataPathType="twDataPathMinDelay" ><twTotDel>0.486</twTotDel><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twDel>0.549</twDel><twSUTime>0.063</twSUTime><twTotPathDel>0.486</twTotPathDel><twClkSkew>0.000</twClkSkew><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twSrc><twDest BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X0Y27.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X0Y27.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.164</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X0Y27.CX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.385</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X0Y27.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twRising">-0.063</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync_2</twBEL></twPathDel><twLogDel>0.101</twLogDel><twRouteDel>0.385</twRouteDel><twTotDel>0.486</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>20.8</twPctLog><twPctRoute>79.2</twPctRoute></twDetPath></twUnconstPath></twPathRpt></twConst><twConst anchorID="24" twConstType="PERIOD" ><twConstHead uID="3"><twConstName UCFConstName="" ScopeName="">TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 100 MHz HIGH 50%;</twConstName><twItemCnt>81230</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>15363</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.888</twMinPer></twConstHead><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_16 (SLICE_X102Y36.SR), 14 paths
</twPathRptBanner><twPathRpt anchorID="25"><twConstPath anchorID="26" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.112</twSlack><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_16</twDest><twTotPathDel>9.818</twTotPathDel><twClkSkew dest = "1.538" src = "1.573">0.035</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_16</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.758</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>xillybus_ins/S_AXI_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.909</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y36.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[19]</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_16</twBEL></twPathDel><twLogDel>1.741</twLogDel><twRouteDel>8.077</twRouteDel><twTotDel>9.818</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="27"><twConstPath anchorID="28" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.169</twSlack><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_16</twDest><twTotPathDel>9.761</twTotPathDel><twClkSkew dest = "1.538" src = "1.573">0.035</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_16</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y30.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.028</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>xillybus_ins/S_AXI_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.909</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y36.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[19]</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_16</twBEL></twPathDel><twLogDel>1.741</twLogDel><twRouteDel>8.020</twRouteDel><twTotDel>9.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="29"><twConstPath anchorID="30" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.614</twSlack><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_16</twDest><twTotPathDel>9.202</twTotPathDel><twClkSkew dest = "1.412" src = "1.561">0.149</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_16</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X6Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y43.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">2.142</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>xillybus_ins/S_AXI_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.909</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y36.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[19]</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_16</twBEL></twPathDel><twLogDel>1.741</twLogDel><twRouteDel>7.461</twRouteDel><twTotDel>9.202</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_17 (SLICE_X102Y36.SR), 14 paths
</twPathRptBanner><twPathRpt anchorID="31"><twConstPath anchorID="32" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.112</twSlack><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_17</twDest><twTotPathDel>9.818</twTotPathDel><twClkSkew dest = "1.538" src = "1.573">0.035</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_17</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.758</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>xillybus_ins/S_AXI_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.909</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y36.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[19]</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_17</twBEL></twPathDel><twLogDel>1.741</twLogDel><twRouteDel>8.077</twRouteDel><twTotDel>9.818</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="33"><twConstPath anchorID="34" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.169</twSlack><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_17</twDest><twTotPathDel>9.761</twTotPathDel><twClkSkew dest = "1.538" src = "1.573">0.035</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_17</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y30.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.028</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>xillybus_ins/S_AXI_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.909</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y36.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[19]</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_17</twBEL></twPathDel><twLogDel>1.741</twLogDel><twRouteDel>8.020</twRouteDel><twTotDel>9.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="35"><twConstPath anchorID="36" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.614</twSlack><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_17</twDest><twTotPathDel>9.202</twTotPathDel><twClkSkew dest = "1.412" src = "1.561">0.149</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_17</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X6Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y43.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">2.142</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>xillybus_ins/S_AXI_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.909</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y36.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[19]</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_17</twBEL></twPathDel><twLogDel>1.741</twLogDel><twRouteDel>7.461</twRouteDel><twTotDel>9.202</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="14" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_18 (SLICE_X102Y36.SR), 14 paths
</twPathRptBanner><twPathRpt anchorID="37"><twConstPath anchorID="38" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.112</twSlack><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_18</twDest><twTotPathDel>9.818</twTotPathDel><twClkSkew dest = "1.538" src = "1.573">0.035</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">2.758</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>xillybus_ins/S_AXI_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.909</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y36.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[19]</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_18</twBEL></twPathDel><twLogDel>1.741</twLogDel><twRouteDel>8.077</twRouteDel><twTotDel>9.818</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>17.7</twPctLog><twPctRoute>82.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="39"><twConstPath anchorID="40" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.169</twSlack><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_18</twDest><twTotPathDel>9.761</twTotPathDel><twClkSkew dest = "1.538" src = "1.573">0.035</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X26Y80.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X26Y80.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y30.B4</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">3.028</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/m_atarget_hot&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y30.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_awvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y30.A4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.449</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>xillybus_ins/S_AXI_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.909</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y36.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[19]</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_18</twBEL></twPathDel><twLogDel>1.741</twLogDel><twRouteDel>8.020</twRouteDel><twTotDel>9.761</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>17.8</twPctLog><twPctRoute>82.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="41"><twConstPath anchorID="42" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.614</twSlack><twSrc BELType="FF">xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_18</twDest><twTotPathDel>9.202</twTotPathDel><twClkSkew dest = "1.412" src = "1.561">0.149</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_18</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X6Y43.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X6Y43.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y30.C2</twSite><twDelType>net</twDelType><twFanCnt>44</twFanCnt><twDelInfo twEdge="twRising">2.142</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/gen_crossbar.addr_arbiter_inst/m_valid_i</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/crossbar_samd/gen_sasd.crossbar_sasd_0/mi_arvalid&lt;0&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y30.A3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">0.776</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_ARADDRCONTROL&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y30.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_AWADDRCONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n011611</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.B5</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.937</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/_n01161</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.BMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.327</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/system_i/axi4lite_0/axi4lite_0/mi_protocol_conv_bank/gen_protocol_slot[0].gen_prot_conv.conv_inst/gen_axilite.gen_axilite_conv.axilite_conv_inst/write_req1</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.A1</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.697</twDelInfo><twComp>xillybus_ins/S_AXI_AWVALID</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/axi4lite_0/DEBUG_MC_MP_RDATACONTROL&lt;0&gt;</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv1</twBEL></twPathDel><twPathDel><twSite>SLICE_X102Y36.SR</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twRising">2.909</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/recv_dma_balanced_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X102Y36.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt[19]</twComp><twBEL>xillybus_ins/xillybus_core_ins/misc_ins/rd_unbal_cnt_18</twBEL></twPathDel><twLogDel>1.741</twLogDel><twRouteDel>7.461</twRouteDel><twTotDel>9.202</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>18.9</twPctLog><twPctRoute>81.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 100 MHz HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y48.DIBDI8), 1 path
</twPathRptBanner><twPathRpt anchorID="43"><twConstPath anchorID="44" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.007</twSlack><twSrc BELType="FF">xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_24</twSrc><twDest BELType="RAM">fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.291</twTotPathDel><twClkSkew dest = "0.785" src = "0.501">-0.284</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="19" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_24</twSrc><twDest BELType='RAM'>fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X49Y114.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>user_w_write_32_data&lt;27&gt;</twComp><twBEL>xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_24</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y48.DIBDI8</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.305</twDelInfo><twComp>user_w_write_32_data&lt;24&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y48.WRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.155</twDelInfo><twComp>fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.014</twLogDel><twRouteDel>0.305</twRouteDel><twTotDel>0.291</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>-4.8</twPctLog><twPctRoute>104.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X3Y48.DIBDI10), 1 path
</twPathRptBanner><twPathRpt anchorID="45"><twConstPath anchorID="46" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.008</twSlack><twSrc BELType="FF">xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_26</twSrc><twDest BELType="RAM">fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>0.292</twTotPathDel><twClkSkew dest = "0.785" src = "0.501">-0.284</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_26</twSrc><twDest BELType='RAM'>fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X49Y114.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X49Y114.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>user_w_write_32_data&lt;27&gt;</twComp><twBEL>xillybus_ins/xillybus_core_ins/rd_arbiter_ins/unitr_2_data_26</twBEL></twPathDel><twPathDel><twSite>RAMB18_X3Y48.DIBDI10</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.306</twDelInfo><twComp>user_w_write_32_data&lt;26&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X3Y48.WRCLK</twSite><twDelType>Trckd_DIB</twDelType><twDelInfo twEdge="twFalling">-0.155</twDelInfo><twComp>fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>-0.014</twLogDel><twRouteDel>0.306</twRouteDel><twTotDel>0.292</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>-4.8</twPctLog><twPctRoute>104.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data_17 (SLICE_X46Y103.BX), 1 path
</twPathRptBanner><twPathRpt anchorID="47"><twConstPath anchorID="48" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.023</twSlack><twSrc BELType="FF">xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/client_wr_data_17</twSrc><twDest BELType="FF">xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data_17</twDest><twTotPathDel>0.387</twTotPathDel><twClkSkew dest = "0.872" src = "0.508">-0.364</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/client_wr_data_17</twSrc><twDest BELType='FF'>xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data_17</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X38Y98.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twSrcClk><twPathDel><twSite>SLICE_X38Y98.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/client_wr_data[18]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/client_wr_data_17</twBEL></twPathDel><twPathDel><twSite>SLICE_X46Y103.BX</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.275</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/client_wr_data[17]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X46Y103.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.052</twDelInfo><twComp>xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data[19]</twComp><twBEL>xillybus_ins/xillybus_core_ins/axi4_acp_recv_dma_ins/recvbuf_data_17</twBEL></twPathDel><twLogDel>0.112</twLogDel><twRouteDel>0.275</twRouteDel><twTotDel>0.387</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">bus_clk</twDestClk><twPctLog>28.9</twPctLog><twPctRoute>71.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="49"><twPinLimitBanner>Component Switching Limit Checks: TS_clk_fpga_1 = PERIOD TIMEGRP &quot;clk_fpga_1&quot; 100 MHz HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="50" type="MINPERIOD" name="Trper_CLKA" slack="7.056" period="10.000" constraintValue="10.000" deviceLimit="2.944" freqLimit="339.674" physResource="fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X3Y48.RDCLK" clockNet="bus_clk"/><twPinLimit anchorID="51" type="MINPERIOD" name="Trper_CLKB" slack="7.056" period="10.000" constraintValue="10.000" deviceLimit="2.944" freqLimit="339.674" physResource="fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" logResource="fifo_32/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X3Y48.WRCLK" clockNet="bus_clk"/><twPinLimit anchorID="52" type="MINPERIOD" name="Trper_CLKA" slack="7.056" period="10.000" constraintValue="10.000" deviceLimit="2.944" freqLimit="339.674" physResource="fifo_8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" logResource="fifo_8/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.SIMPLE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X4Y33.CLKARDCLK" clockNet="bus_clk"/></twPinLimitRpt></twConst><twConst anchorID="53" twConstType="PERIOD" ><twConstHead uID="4"><twConstName UCFConstName="" ScopeName="">TS_gclk = PERIOD TIMEGRP &quot;TN_gclk&quot; 10 ns HIGH 50%;</twConstName><twItemCnt>3394</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>517</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.980</twMinPer></twConstHead><twPathRptBanner iPaths="78" iCriticalPaths="0" sType="EndPoint">Paths for end point mc1/analogReciever/I2CBus/dataByte_0 (SLICE_X60Y13.CE), 78 paths
</twPathRptBanner><twPathRpt anchorID="54"><twConstPath anchorID="55" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.020</twSlack><twSrc BELType="FF">mc1/analogReciever/I2CBus/sclCnt_3</twSrc><twDest BELType="FF">mc1/analogReciever/I2CBus/dataByte_0</twDest><twTotPathDel>5.906</twTotPathDel><twClkSkew dest = "0.797" src = "0.836">0.039</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mc1/analogReciever/I2CBus/sclCnt_3</twSrc><twDest BELType='FF'>mc1/analogReciever/I2CBus/dataByte_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X64Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_buffered_BUFG</twSrcClk><twPathDel><twSite>SLICE_X64Y6.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>mc1/analogReciever/I2CBus/sclCnt&lt;3&gt;</twComp><twBEL>mc1/analogReciever/I2CBus/sclCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>mc1/analogReciever/I2CBus/sclCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N2</twComp><twBEL>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y7.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N2</twComp><twBEL>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>mc1/analogReciever/I2CBus/state_FSM_FFd3</twComp><twBEL>mc1/analogReciever/I2CBus/mux8121</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>mc1/analogReciever/I2CBus/mux812</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N18</twComp><twBEL>mc1/analogReciever/I2CBus/_n0271_inv_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.160</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y13.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>N18</twComp><twBEL>mc1/analogReciever/I2CBus/_n0271_inv_G</twBEL><twBEL>mc1/analogReciever/I2CBus/_n0271_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>mc1/analogReciever/I2CBus/_n0271_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y13.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mc1/analogReciever/I2CBus/dataByte&lt;3&gt;</twComp><twBEL>mc1/analogReciever/I2CBus/dataByte_0</twBEL></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>4.204</twRouteDel><twTotDel>5.906</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_buffered_BUFG</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="56"><twConstPath anchorID="57" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.187</twSlack><twSrc BELType="FF">mc1/analogReciever/I2CBus/sclCnt_0</twSrc><twDest BELType="FF">mc1/analogReciever/I2CBus/dataByte_0</twDest><twTotPathDel>5.739</twTotPathDel><twClkSkew dest = "0.797" src = "0.836">0.039</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mc1/analogReciever/I2CBus/sclCnt_0</twSrc><twDest BELType='FF'>mc1/analogReciever/I2CBus/dataByte_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X64Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_buffered_BUFG</twSrcClk><twPathDel><twSite>SLICE_X64Y6.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>mc1/analogReciever/I2CBus/sclCnt&lt;3&gt;</twComp><twBEL>mc1/analogReciever/I2CBus/sclCnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y7.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>mc1/analogReciever/I2CBus/sclCnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N2</twComp><twBEL>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y7.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N2</twComp><twBEL>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>mc1/analogReciever/I2CBus/state_FSM_FFd3</twComp><twBEL>mc1/analogReciever/I2CBus/mux8121</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>mc1/analogReciever/I2CBus/mux812</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N18</twComp><twBEL>mc1/analogReciever/I2CBus/_n0271_inv_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.160</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y13.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>N18</twComp><twBEL>mc1/analogReciever/I2CBus/_n0271_inv_G</twBEL><twBEL>mc1/analogReciever/I2CBus/_n0271_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>mc1/analogReciever/I2CBus/_n0271_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y13.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mc1/analogReciever/I2CBus/dataByte&lt;3&gt;</twComp><twBEL>mc1/analogReciever/I2CBus/dataByte_0</twBEL></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>4.037</twRouteDel><twTotDel>5.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_buffered_BUFG</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="58"><twConstPath anchorID="59" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.256</twSlack><twSrc BELType="FF">mc1/analogReciever/I2CBus/sclCnt_1</twSrc><twDest BELType="FF">mc1/analogReciever/I2CBus/dataByte_0</twDest><twTotPathDel>5.670</twTotPathDel><twClkSkew dest = "0.797" src = "0.836">0.039</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mc1/analogReciever/I2CBus/sclCnt_1</twSrc><twDest BELType='FF'>mc1/analogReciever/I2CBus/dataByte_0</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X64Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_buffered_BUFG</twSrcClk><twPathDel><twSite>SLICE_X64Y6.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>mc1/analogReciever/I2CBus/sclCnt&lt;3&gt;</twComp><twBEL>mc1/analogReciever/I2CBus/sclCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y7.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>mc1/analogReciever/I2CBus/sclCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N2</twComp><twBEL>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y7.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N2</twComp><twBEL>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>mc1/analogReciever/I2CBus/state_FSM_FFd3</twComp><twBEL>mc1/analogReciever/I2CBus/mux8121</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>mc1/analogReciever/I2CBus/mux812</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N18</twComp><twBEL>mc1/analogReciever/I2CBus/_n0271_inv_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.160</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y13.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>N18</twComp><twBEL>mc1/analogReciever/I2CBus/_n0271_inv_G</twBEL><twBEL>mc1/analogReciever/I2CBus/_n0271_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>mc1/analogReciever/I2CBus/_n0271_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y13.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mc1/analogReciever/I2CBus/dataByte&lt;3&gt;</twComp><twBEL>mc1/analogReciever/I2CBus/dataByte_0</twBEL></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>3.968</twRouteDel><twTotDel>5.670</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_buffered_BUFG</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="78" iCriticalPaths="0" sType="EndPoint">Paths for end point mc1/analogReciever/I2CBus/dataByte_1 (SLICE_X60Y13.CE), 78 paths
</twPathRptBanner><twPathRpt anchorID="60"><twConstPath anchorID="61" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.020</twSlack><twSrc BELType="FF">mc1/analogReciever/I2CBus/sclCnt_3</twSrc><twDest BELType="FF">mc1/analogReciever/I2CBus/dataByte_1</twDest><twTotPathDel>5.906</twTotPathDel><twClkSkew dest = "0.797" src = "0.836">0.039</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mc1/analogReciever/I2CBus/sclCnt_3</twSrc><twDest BELType='FF'>mc1/analogReciever/I2CBus/dataByte_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X64Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_buffered_BUFG</twSrcClk><twPathDel><twSite>SLICE_X64Y6.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>mc1/analogReciever/I2CBus/sclCnt&lt;3&gt;</twComp><twBEL>mc1/analogReciever/I2CBus/sclCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>mc1/analogReciever/I2CBus/sclCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N2</twComp><twBEL>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y7.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N2</twComp><twBEL>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>mc1/analogReciever/I2CBus/state_FSM_FFd3</twComp><twBEL>mc1/analogReciever/I2CBus/mux8121</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>mc1/analogReciever/I2CBus/mux812</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N18</twComp><twBEL>mc1/analogReciever/I2CBus/_n0271_inv_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.160</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y13.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>N18</twComp><twBEL>mc1/analogReciever/I2CBus/_n0271_inv_G</twBEL><twBEL>mc1/analogReciever/I2CBus/_n0271_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>mc1/analogReciever/I2CBus/_n0271_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y13.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mc1/analogReciever/I2CBus/dataByte&lt;3&gt;</twComp><twBEL>mc1/analogReciever/I2CBus/dataByte_1</twBEL></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>4.204</twRouteDel><twTotDel>5.906</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_buffered_BUFG</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="62"><twConstPath anchorID="63" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.187</twSlack><twSrc BELType="FF">mc1/analogReciever/I2CBus/sclCnt_0</twSrc><twDest BELType="FF">mc1/analogReciever/I2CBus/dataByte_1</twDest><twTotPathDel>5.739</twTotPathDel><twClkSkew dest = "0.797" src = "0.836">0.039</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mc1/analogReciever/I2CBus/sclCnt_0</twSrc><twDest BELType='FF'>mc1/analogReciever/I2CBus/dataByte_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X64Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_buffered_BUFG</twSrcClk><twPathDel><twSite>SLICE_X64Y6.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>mc1/analogReciever/I2CBus/sclCnt&lt;3&gt;</twComp><twBEL>mc1/analogReciever/I2CBus/sclCnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y7.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>mc1/analogReciever/I2CBus/sclCnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N2</twComp><twBEL>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y7.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N2</twComp><twBEL>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>mc1/analogReciever/I2CBus/state_FSM_FFd3</twComp><twBEL>mc1/analogReciever/I2CBus/mux8121</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>mc1/analogReciever/I2CBus/mux812</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N18</twComp><twBEL>mc1/analogReciever/I2CBus/_n0271_inv_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.160</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y13.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>N18</twComp><twBEL>mc1/analogReciever/I2CBus/_n0271_inv_G</twBEL><twBEL>mc1/analogReciever/I2CBus/_n0271_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>mc1/analogReciever/I2CBus/_n0271_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y13.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mc1/analogReciever/I2CBus/dataByte&lt;3&gt;</twComp><twBEL>mc1/analogReciever/I2CBus/dataByte_1</twBEL></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>4.037</twRouteDel><twTotDel>5.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_buffered_BUFG</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="64"><twConstPath anchorID="65" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.256</twSlack><twSrc BELType="FF">mc1/analogReciever/I2CBus/sclCnt_1</twSrc><twDest BELType="FF">mc1/analogReciever/I2CBus/dataByte_1</twDest><twTotPathDel>5.670</twTotPathDel><twClkSkew dest = "0.797" src = "0.836">0.039</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mc1/analogReciever/I2CBus/sclCnt_1</twSrc><twDest BELType='FF'>mc1/analogReciever/I2CBus/dataByte_1</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X64Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_buffered_BUFG</twSrcClk><twPathDel><twSite>SLICE_X64Y6.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>mc1/analogReciever/I2CBus/sclCnt&lt;3&gt;</twComp><twBEL>mc1/analogReciever/I2CBus/sclCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y7.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>mc1/analogReciever/I2CBus/sclCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N2</twComp><twBEL>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y7.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N2</twComp><twBEL>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>mc1/analogReciever/I2CBus/state_FSM_FFd3</twComp><twBEL>mc1/analogReciever/I2CBus/mux8121</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>mc1/analogReciever/I2CBus/mux812</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N18</twComp><twBEL>mc1/analogReciever/I2CBus/_n0271_inv_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.160</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y13.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>N18</twComp><twBEL>mc1/analogReciever/I2CBus/_n0271_inv_G</twBEL><twBEL>mc1/analogReciever/I2CBus/_n0271_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>mc1/analogReciever/I2CBus/_n0271_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y13.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mc1/analogReciever/I2CBus/dataByte&lt;3&gt;</twComp><twBEL>mc1/analogReciever/I2CBus/dataByte_1</twBEL></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>3.968</twRouteDel><twTotDel>5.670</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_buffered_BUFG</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="78" iCriticalPaths="0" sType="EndPoint">Paths for end point mc1/analogReciever/I2CBus/dataByte_2 (SLICE_X60Y13.CE), 78 paths
</twPathRptBanner><twPathRpt anchorID="66"><twConstPath anchorID="67" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.020</twSlack><twSrc BELType="FF">mc1/analogReciever/I2CBus/sclCnt_3</twSrc><twDest BELType="FF">mc1/analogReciever/I2CBus/dataByte_2</twDest><twTotPathDel>5.906</twTotPathDel><twClkSkew dest = "0.797" src = "0.836">0.039</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mc1/analogReciever/I2CBus/sclCnt_3</twSrc><twDest BELType='FF'>mc1/analogReciever/I2CBus/dataByte_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X64Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_buffered_BUFG</twSrcClk><twPathDel><twSite>SLICE_X64Y6.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>mc1/analogReciever/I2CBus/sclCnt&lt;3&gt;</twComp><twBEL>mc1/analogReciever/I2CBus/sclCnt_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y7.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.824</twDelInfo><twComp>mc1/analogReciever/I2CBus/sclCnt&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N2</twComp><twBEL>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y7.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N2</twComp><twBEL>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>mc1/analogReciever/I2CBus/state_FSM_FFd3</twComp><twBEL>mc1/analogReciever/I2CBus/mux8121</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>mc1/analogReciever/I2CBus/mux812</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N18</twComp><twBEL>mc1/analogReciever/I2CBus/_n0271_inv_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.160</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y13.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>N18</twComp><twBEL>mc1/analogReciever/I2CBus/_n0271_inv_G</twBEL><twBEL>mc1/analogReciever/I2CBus/_n0271_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>mc1/analogReciever/I2CBus/_n0271_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y13.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mc1/analogReciever/I2CBus/dataByte&lt;3&gt;</twComp><twBEL>mc1/analogReciever/I2CBus/dataByte_2</twBEL></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>4.204</twRouteDel><twTotDel>5.906</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_buffered_BUFG</twDestClk><twPctLog>28.8</twPctLog><twPctRoute>71.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="68"><twConstPath anchorID="69" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.187</twSlack><twSrc BELType="FF">mc1/analogReciever/I2CBus/sclCnt_0</twSrc><twDest BELType="FF">mc1/analogReciever/I2CBus/dataByte_2</twDest><twTotPathDel>5.739</twTotPathDel><twClkSkew dest = "0.797" src = "0.836">0.039</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mc1/analogReciever/I2CBus/sclCnt_0</twSrc><twDest BELType='FF'>mc1/analogReciever/I2CBus/dataByte_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X64Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_buffered_BUFG</twSrcClk><twPathDel><twSite>SLICE_X64Y6.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>mc1/analogReciever/I2CBus/sclCnt&lt;3&gt;</twComp><twBEL>mc1/analogReciever/I2CBus/sclCnt_0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y7.B3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.657</twDelInfo><twComp>mc1/analogReciever/I2CBus/sclCnt&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N2</twComp><twBEL>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y7.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N2</twComp><twBEL>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>mc1/analogReciever/I2CBus/state_FSM_FFd3</twComp><twBEL>mc1/analogReciever/I2CBus/mux8121</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>mc1/analogReciever/I2CBus/mux812</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N18</twComp><twBEL>mc1/analogReciever/I2CBus/_n0271_inv_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.160</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y13.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>N18</twComp><twBEL>mc1/analogReciever/I2CBus/_n0271_inv_G</twBEL><twBEL>mc1/analogReciever/I2CBus/_n0271_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>mc1/analogReciever/I2CBus/_n0271_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y13.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mc1/analogReciever/I2CBus/dataByte&lt;3&gt;</twComp><twBEL>mc1/analogReciever/I2CBus/dataByte_2</twBEL></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>4.037</twRouteDel><twTotDel>5.739</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_buffered_BUFG</twDestClk><twPctLog>29.7</twPctLog><twPctRoute>70.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="70"><twConstPath anchorID="71" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>4.256</twSlack><twSrc BELType="FF">mc1/analogReciever/I2CBus/sclCnt_1</twSrc><twDest BELType="FF">mc1/analogReciever/I2CBus/dataByte_2</twDest><twTotPathDel>5.670</twTotPathDel><twClkSkew dest = "0.797" src = "0.836">0.039</twClkSkew><twDelConst>10.000</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mc1/analogReciever/I2CBus/sclCnt_1</twSrc><twDest BELType='FF'>mc1/analogReciever/I2CBus/dataByte_2</twDest><twLogLvls>5</twLogLvls><twSrcSite>SLICE_X64Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_100_buffered_BUFG</twSrcClk><twPathDel><twSite>SLICE_X64Y6.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>mc1/analogReciever/I2CBus/sclCnt&lt;3&gt;</twComp><twBEL>mc1/analogReciever/I2CBus/sclCnt_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y7.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.588</twDelInfo><twComp>mc1/analogReciever/I2CBus/sclCnt&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y7.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N2</twComp><twBEL>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o&lt;9&gt;_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X65Y7.A4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.432</twDelInfo><twComp>N2</twComp></twPathDel><twPathDel><twSite>SLICE_X65Y7.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N2</twComp><twBEL>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o&lt;9&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X58Y10.C4</twSite><twDelType>net</twDelType><twFanCnt>25</twFanCnt><twDelInfo twEdge="twRising">1.108</twDelInfo><twComp>mc1/analogReciever/I2CBus/GND_43_o_sclCnt[9]_equal_63_o</twComp></twPathDel><twPathDel><twSite>SLICE_X58Y10.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>mc1/analogReciever/I2CBus/state_FSM_FFd3</twComp><twBEL>mc1/analogReciever/I2CBus/mux8121</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y13.B2</twSite><twDelType>net</twDelType><twFanCnt>12</twFanCnt><twDelInfo twEdge="twRising">1.152</twDelInfo><twComp>mc1/analogReciever/I2CBus/mux812</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y13.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>N18</twComp><twBEL>mc1/analogReciever/I2CBus/_n0271_inv_SW2</twBEL></twPathDel><twPathDel><twSite>SLICE_X62Y13.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.160</twDelInfo><twComp>N18</twComp></twPathDel><twPathDel><twSite>SLICE_X62Y13.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.545</twDelInfo><twComp>N18</twComp><twBEL>mc1/analogReciever/I2CBus/_n0271_inv_G</twBEL><twBEL>mc1/analogReciever/I2CBus/_n0271_inv</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y13.CE</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.528</twDelInfo><twComp>mc1/analogReciever/I2CBus/_n0271_inv</twComp></twPathDel><twPathDel><twSite>SLICE_X60Y13.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>mc1/analogReciever/I2CBus/dataByte&lt;3&gt;</twComp><twBEL>mc1/analogReciever/I2CBus/dataByte_2</twBEL></twPathDel><twLogDel>1.702</twLogDel><twRouteDel>3.968</twRouteDel><twTotDel>5.670</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_buffered_BUFG</twDestClk><twPctLog>30.0</twPctLog><twPctRoute>70.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_gclk = PERIOD TIMEGRP &quot;TN_gclk&quot; 10 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mc1/analogReciever/I2CBus/dataByte_2 (SLICE_X60Y13.C5), 1 path
</twPathRptBanner><twPathRpt anchorID="72"><twConstPath anchorID="73" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.257</twSlack><twSrc BELType="FF">mc1/analogReciever/I2CBus/dataByte_1</twSrc><twDest BELType="FF">mc1/analogReciever/I2CBus/dataByte_2</twDest><twTotPathDel>0.257</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mc1/analogReciever/I2CBus/dataByte_1</twSrc><twDest BELType='FF'>mc1/analogReciever/I2CBus/dataByte_2</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X60Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_buffered_BUFG</twSrcClk><twPathDel><twSite>SLICE_X60Y13.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>mc1/analogReciever/I2CBus/dataByte&lt;3&gt;</twComp><twBEL>mc1/analogReciever/I2CBus/dataByte_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X60Y13.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.163</twDelInfo><twComp>mc1/analogReciever/I2CBus/dataByte&lt;1&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X60Y13.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.047</twDelInfo><twComp>mc1/analogReciever/I2CBus/dataByte&lt;3&gt;</twComp><twBEL>mc1/analogReciever/I2CBus/mux1111</twBEL><twBEL>mc1/analogReciever/I2CBus/dataByte_2</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.163</twRouteDel><twTotDel>0.257</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_buffered_BUFG</twDestClk><twPctLog>36.6</twPctLog><twPctRoute>63.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mc1/analogReciever/I2CBus/dataByte_5 (SLICE_X61Y13.B3), 1 path
</twPathRptBanner><twPathRpt anchorID="74"><twConstPath anchorID="75" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.260</twSlack><twSrc BELType="FF">mc1/analogReciever/I2CBus/dataByte_4</twSrc><twDest BELType="FF">mc1/analogReciever/I2CBus/dataByte_5</twDest><twTotPathDel>0.260</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mc1/analogReciever/I2CBus/dataByte_4</twSrc><twDest BELType='FF'>mc1/analogReciever/I2CBus/dataByte_5</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X61Y13.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_buffered_BUFG</twSrcClk><twPathDel><twSite>SLICE_X61Y13.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>mc1/analogReciever/I2CBus/dataByte&lt;7&gt;</twComp><twBEL>mc1/analogReciever/I2CBus/dataByte_4</twBEL></twPathDel><twPathDel><twSite>SLICE_X61Y13.B3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twFalling">0.166</twDelInfo><twComp>mc1/analogReciever/I2CBus/dataByte&lt;4&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X61Y13.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.047</twDelInfo><twComp>mc1/analogReciever/I2CBus/dataByte&lt;7&gt;</twComp><twBEL>mc1/analogReciever/I2CBus/mux1141</twBEL><twBEL>mc1/analogReciever/I2CBus/dataByte_5</twBEL></twPathDel><twLogDel>0.094</twLogDel><twRouteDel>0.166</twRouteDel><twTotDel>0.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_buffered_BUFG</twDestClk><twPctLog>36.2</twPctLog><twPctRoute>63.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point mc1/mainDivider/fClkInternal (SLICE_X113Y12.A3), 1 path
</twPathRptBanner><twPathRpt anchorID="76"><twConstPath anchorID="77" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.279</twSlack><twSrc BELType="FF">mc1/mainDivider/fClkInternal</twSrc><twDest BELType="FF">mc1/mainDivider/fClkInternal</twDest><twTotPathDel>0.279</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>mc1/mainDivider/fClkInternal</twSrc><twDest BELType='FF'>mc1/mainDivider/fClkInternal</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X113Y12.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="10.000">clk_100_buffered_BUFG</twSrcClk><twPathDel><twSite>SLICE_X113Y12.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>mc1/mainDivider/fClkInternal</twComp><twBEL>mc1/mainDivider/fClkInternal</twBEL></twPathDel><twPathDel><twSite>SLICE_X113Y12.A3</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.184</twDelInfo><twComp>mc1/mainDivider/fClkInternal</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X113Y12.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.046</twDelInfo><twComp>mc1/mainDivider/fClkInternal</twComp><twBEL>mc1/mainDivider/fClkInternal_rstpot</twBEL><twBEL>mc1/mainDivider/fClkInternal</twBEL></twPathDel><twLogDel>0.095</twLogDel><twRouteDel>0.184</twRouteDel><twTotDel>0.279</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="10.000">clk_100_buffered_BUFG</twDestClk><twPctLog>34.1</twPctLog><twPctRoute>65.9</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="78"><twPinLimitBanner>Component Switching Limit Checks: TS_gclk = PERIOD TIMEGRP &quot;TN_gclk&quot; 10 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="79" type="MAXPERIOD" name="Tmmcmper_CLKOUT(Foutmin)" slack="5.027" period="208.333" constraintValue="208.333" deviceLimit="213.360" freqLimit="4.687" physResource="clocker/mmcm_adv_inst/CLKOUT1" logResource="clocker/mmcm_adv_inst/CLKOUT1" locationPin="MMCME2_ADV_X0Y0.CLKOUT1" clockNet="clocker/clkout1"/><twPinLimit anchorID="80" type="MINLOWPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1" logResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1" locationPin="PLLE2_ADV_X0Y0.CLKIN1" clockNet="clk_100_buffered_BUFG"/><twPinLimit anchorID="81" type="MINHIGHPULSE" name="Tmmcmpw_CLKIN1_100_150" slack="6.000" period="10.000" constraintValue="5.000" deviceLimit="2.000" physResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1" logResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_clk_ins/vga_pll/CLKIN1" locationPin="PLLE2_ADV_X0Y0.CLKIN1" clockNet="clk_100_buffered_BUFG"/></twPinLimitRpt></twConst><twConst anchorID="82" twConstType="PATHDELAY" ><twConstHead uID="5"><twConstName UCFConstName="" ScopeName="">TS_force_iob_ffs = MAXDELAY FROM TIMEGRP &quot;tgrp_vga_pads_ffs&quot; 5.5 ns;</twConstName><twItemCnt>14</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>14</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMaxDel>5.347</twMaxDel></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga4_green&lt;2&gt; (AB21.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="83"><twConstPath anchorID="84" twDataPathType="twDataPathFromToDelay"><twSlack>0.153</twSlack><twSrc BELType="FF">xillybus_ins/vga_iob_ff&lt;8&gt;</twSrc><twDest BELType="PAD">vga4_green&lt;2&gt;</twDest><twTotPathDel>5.347</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/vga_iob_ff&lt;8&gt;</twSrc><twDest BELType='PAD'>vga4_green&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y33.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>OLOGIC_X1Y33.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>vga4_green_2_OBUF</twComp><twBEL>xillybus_ins/vga_iob_ff&lt;8&gt;</twBEL></twPathDel><twPathDel><twSite>AB21.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>vga4_green_2_OBUF</twComp></twPathDel><twPathDel><twSite>AB21.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.898</twDelInfo><twComp>vga4_green&lt;2&gt;</twComp><twBEL>vga4_green_2_OBUF</twBEL><twBEL>vga4_green&lt;2&gt;</twBEL></twPathDel><twLogDel>5.346</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>5.347</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga4_green&lt;0&gt; (AB22.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="85"><twConstPath anchorID="86" twDataPathType="twDataPathFromToDelay"><twSlack>0.155</twSlack><twSrc BELType="FF">xillybus_ins/vga_iob_ff&lt;6&gt;</twSrc><twDest BELType="PAD">vga4_green&lt;0&gt;</twDest><twTotPathDel>5.345</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/vga_iob_ff&lt;6&gt;</twSrc><twDest BELType='PAD'>vga4_green&lt;0&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y35.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>OLOGIC_X1Y35.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>vga4_green_0_OBUF</twComp><twBEL>xillybus_ins/vga_iob_ff&lt;6&gt;</twBEL></twPathDel><twPathDel><twSite>AB22.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>vga4_green_0_OBUF</twComp></twPathDel><twPathDel><twSite>AB22.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.896</twDelInfo><twComp>vga4_green&lt;0&gt;</twComp><twBEL>vga4_green_0_OBUF</twBEL><twBEL>vga4_green&lt;0&gt;</twBEL></twPathDel><twLogDel>5.344</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>5.345</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga_vsync (Y19.PAD), 1 path
</twPathRptBanner><twPathRpt anchorID="87"><twConstPath anchorID="88" twDataPathType="twDataPathFromToDelay"><twSlack>0.158</twSlack><twSrc BELType="FF">xillybus_ins/vga_iob_ff&lt;0&gt;</twSrc><twDest BELType="PAD">vga_vsync</twDest><twTotPathDel>5.342</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>5.500</twDelConst><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/vga_iob_ff&lt;0&gt;</twSrc><twDest BELType='PAD'>vga_vsync</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y28.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>OLOGIC_X1Y28.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.448</twDelInfo><twComp>vga_vsync_OBUF</twComp><twBEL>xillybus_ins/vga_iob_ff&lt;0&gt;</twBEL></twPathDel><twPathDel><twSite>Y19.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>vga_vsync_OBUF</twComp></twPathDel><twPathDel><twSite>Y19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twRising">4.893</twDelInfo><twComp>vga_vsync</twComp><twBEL>vga_vsync_OBUF</twBEL><twBEL>vga_vsync</twBEL></twPathDel><twLogDel>5.341</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>5.342</twTotDel><twPctLog>100.0</twPctLog><twPctRoute>0.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Fastest Paths: TS_force_iob_ffs = MAXDELAY FROM TIMEGRP &quot;tgrp_vga_pads_ffs&quot; 5.5 ns;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga4_red&lt;2&gt; (V19.PAD), 1 path
</twPathRptBanner><twRacePathRpt><twRacePath anchorID="89"><twSlack>1.556</twSlack><twSrc BELType="FF">xillybus_ins/vga_iob_ff&lt;12&gt;</twSrc><twDest BELType="PAD">vga4_red&lt;2&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/vga_iob_ff&lt;12&gt;</twSrc><twDest BELType='PAD'>vga4_red&lt;2&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>OLOGIC_X1Y37.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>vga4_red_2_OBUF</twComp><twBEL>xillybus_ins/vga_iob_ff&lt;12&gt;</twBEL></twPathDel><twPathDel><twSite>V19.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>vga4_red_2_OBUF</twComp></twPathDel><twPathDel><twSite>V19.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.378</twDelInfo><twComp>vga4_red&lt;2&gt;</twComp><twBEL>vga4_red_2_OBUF</twBEL><twBEL>vga4_red&lt;2&gt;</twBEL></twPathDel><twLogDel>1.555</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.556</twTotDel><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga4_red&lt;1&gt; (U20.PAD), 1 path
</twPathRptBanner><twRacePath anchorID="90"><twSlack>1.561</twSlack><twSrc BELType="FF">xillybus_ins/vga_iob_ff&lt;11&gt;</twSrc><twDest BELType="PAD">vga4_red&lt;1&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/vga_iob_ff&lt;11&gt;</twSrc><twDest BELType='PAD'>vga4_red&lt;1&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y40.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>OLOGIC_X1Y40.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>vga4_red_1_OBUF</twComp><twBEL>xillybus_ins/vga_iob_ff&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>U20.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>vga4_red_1_OBUF</twComp></twPathDel><twPathDel><twSite>U20.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.383</twDelInfo><twComp>vga4_red&lt;1&gt;</twComp><twBEL>vga4_red_1_OBUF</twBEL><twBEL>vga4_red&lt;1&gt;</twBEL></twPathDel><twLogDel>1.560</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.561</twTotDel><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twRacePath><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point vga4_red&lt;3&gt; (V18.PAD), 1 path
</twPathRptBanner><twRacePath anchorID="91"><twSlack>1.574</twSlack><twSrc BELType="FF">xillybus_ins/vga_iob_ff&lt;13&gt;</twSrc><twDest BELType="PAD">vga4_red&lt;3&gt;</twDest><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/vga_iob_ff&lt;13&gt;</twSrc><twDest BELType='PAD'>vga4_red&lt;3&gt;</twDest><twLogLvls>1</twLogLvls><twSrcSite>OLOGIC_X1Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>OLOGIC_X1Y38.OQ</twSite><twDelType>Tockq</twDelType><twDelInfo twEdge="twRising">0.177</twDelInfo><twComp>vga4_red_3_OBUF</twComp><twBEL>xillybus_ins/vga_iob_ff&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>V18.O</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.001</twDelInfo><twComp>vga4_red_3_OBUF</twComp></twPathDel><twPathDel><twSite>V18.PAD</twSite><twDelType>Tioop</twDelType><twDelInfo twEdge="twFalling">1.396</twDelInfo><twComp>vga4_red&lt;3&gt;</twComp><twBEL>vga4_red_3_OBUF</twBEL><twBEL>vga4_red&lt;3&gt;</twBEL></twPathDel><twLogDel>1.573</twLogDel><twRouteDel>0.001</twRouteDel><twTotDel>1.574</twTotDel><twPctLog>99.9</twPctLog><twPctRoute>0.1</twPctRoute></twDetPath></twRacePath></twRacePathRpt></twConst><twConst anchorID="92" twConstType="PERIOD" ><twConstHead uID="6"><twConstName UCFConstName="" ScopeName="">TS_clocker_clkout1 = PERIOD TIMEGRP &quot;clocker_clkout1&quot; TS_gclk / 0.048 HIGH         50%;</twConstName><twItemCnt>1334</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>98</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>5.142</twMinPer></twConstHead><twPathRptBanner iPaths="46" iCriticalPaths="0" sType="EndPoint">Paths for end point sq/count_0 (SLICE_X54Y102.SR), 46 paths
</twPathRptBanner><twPathRpt anchorID="93"><twConstPath anchorID="94" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>203.191</twSlack><twSrc BELType="FF">sq/count_1</twSrc><twDest BELType="FF">sq/count_0</twDest><twTotPathDel>5.003</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>208.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sq/count_1</twSrc><twDest BELType='FF'>sq/count_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X54Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_calc</twSrcClk><twPathDel><twSite>SLICE_X54Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sq/count&lt;3&gt;</twComp><twBEL>sq/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y106.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>sq/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y106.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;3&gt;</twComp><twBEL>sq/Mcompar_n0000_lut&lt;0&gt;</twBEL><twBEL>sq/Mcompar_n0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y107.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;7&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y108.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;11&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y109.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;13&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y102.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>sq/count&lt;3&gt;</twComp><twBEL>sq/count_0</twBEL></twPathDel><twLogDel>2.288</twLogDel><twRouteDel>2.715</twRouteDel><twTotDel>5.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="208.333">clk_calc</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="95"><twConstPath anchorID="96" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>203.212</twSlack><twSrc BELType="FF">sq/count_1</twSrc><twDest BELType="FF">sq/count_0</twDest><twTotPathDel>4.982</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>208.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sq/count_1</twSrc><twDest BELType='FF'>sq/count_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X54Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_calc</twSrcClk><twPathDel><twSite>SLICE_X54Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sq/count&lt;3&gt;</twComp><twBEL>sq/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y106.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>sq/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y106.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;3&gt;</twComp><twBEL>sq/Mcompar_n0000_lutdi</twBEL><twBEL>sq/Mcompar_n0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y107.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;7&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y108.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;11&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y109.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;13&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y102.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>sq/count&lt;3&gt;</twComp><twBEL>sq/count_0</twBEL></twPathDel><twLogDel>2.267</twLogDel><twRouteDel>2.715</twRouteDel><twTotDel>4.982</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="208.333">clk_calc</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="97"><twConstPath anchorID="98" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>203.267</twSlack><twSrc BELType="FF">sq/count_3</twSrc><twDest BELType="FF">sq/count_0</twDest><twTotPathDel>4.927</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>208.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sq/count_3</twSrc><twDest BELType='FF'>sq/count_0</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X54Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_calc</twSrcClk><twPathDel><twSite>SLICE_X54Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sq/count&lt;3&gt;</twComp><twBEL>sq/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y106.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.176</twDelInfo><twComp>sq/count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y106.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;3&gt;</twComp><twBEL>sq/Mcompar_n0000_lut&lt;1&gt;</twBEL><twBEL>sq/Mcompar_n0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y107.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;7&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y108.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;11&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y109.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;13&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y102.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>sq/count&lt;3&gt;</twComp><twBEL>sq/count_0</twBEL></twPathDel><twLogDel>2.306</twLogDel><twRouteDel>2.621</twRouteDel><twTotDel>4.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="208.333">clk_calc</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="46" iCriticalPaths="0" sType="EndPoint">Paths for end point sq/count_1 (SLICE_X54Y102.SR), 46 paths
</twPathRptBanner><twPathRpt anchorID="99"><twConstPath anchorID="100" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>203.191</twSlack><twSrc BELType="FF">sq/count_1</twSrc><twDest BELType="FF">sq/count_1</twDest><twTotPathDel>5.003</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>208.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sq/count_1</twSrc><twDest BELType='FF'>sq/count_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X54Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_calc</twSrcClk><twPathDel><twSite>SLICE_X54Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sq/count&lt;3&gt;</twComp><twBEL>sq/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y106.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>sq/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y106.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;3&gt;</twComp><twBEL>sq/Mcompar_n0000_lut&lt;0&gt;</twBEL><twBEL>sq/Mcompar_n0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y107.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;7&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y108.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;11&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y109.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;13&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y102.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>sq/count&lt;3&gt;</twComp><twBEL>sq/count_1</twBEL></twPathDel><twLogDel>2.288</twLogDel><twRouteDel>2.715</twRouteDel><twTotDel>5.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="208.333">clk_calc</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="101"><twConstPath anchorID="102" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>203.212</twSlack><twSrc BELType="FF">sq/count_1</twSrc><twDest BELType="FF">sq/count_1</twDest><twTotPathDel>4.982</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>208.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sq/count_1</twSrc><twDest BELType='FF'>sq/count_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X54Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_calc</twSrcClk><twPathDel><twSite>SLICE_X54Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sq/count&lt;3&gt;</twComp><twBEL>sq/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y106.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>sq/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y106.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;3&gt;</twComp><twBEL>sq/Mcompar_n0000_lutdi</twBEL><twBEL>sq/Mcompar_n0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y107.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;7&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y108.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;11&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y109.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;13&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y102.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>sq/count&lt;3&gt;</twComp><twBEL>sq/count_1</twBEL></twPathDel><twLogDel>2.267</twLogDel><twRouteDel>2.715</twRouteDel><twTotDel>4.982</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="208.333">clk_calc</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="103"><twConstPath anchorID="104" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>203.267</twSlack><twSrc BELType="FF">sq/count_3</twSrc><twDest BELType="FF">sq/count_1</twDest><twTotPathDel>4.927</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>208.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sq/count_3</twSrc><twDest BELType='FF'>sq/count_1</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X54Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_calc</twSrcClk><twPathDel><twSite>SLICE_X54Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sq/count&lt;3&gt;</twComp><twBEL>sq/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y106.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.176</twDelInfo><twComp>sq/count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y106.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;3&gt;</twComp><twBEL>sq/Mcompar_n0000_lut&lt;1&gt;</twBEL><twBEL>sq/Mcompar_n0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y107.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;7&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y108.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;11&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y109.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;13&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y102.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>sq/count&lt;3&gt;</twComp><twBEL>sq/count_1</twBEL></twPathDel><twLogDel>2.306</twLogDel><twRouteDel>2.621</twRouteDel><twTotDel>4.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="208.333">clk_calc</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="46" iCriticalPaths="0" sType="EndPoint">Paths for end point sq/count_2 (SLICE_X54Y102.SR), 46 paths
</twPathRptBanner><twPathRpt anchorID="105"><twConstPath anchorID="106" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>203.191</twSlack><twSrc BELType="FF">sq/count_1</twSrc><twDest BELType="FF">sq/count_2</twDest><twTotPathDel>5.003</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>208.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sq/count_1</twSrc><twDest BELType='FF'>sq/count_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X54Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_calc</twSrcClk><twPathDel><twSite>SLICE_X54Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sq/count&lt;3&gt;</twComp><twBEL>sq/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y106.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>sq/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y106.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.656</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;3&gt;</twComp><twBEL>sq/Mcompar_n0000_lut&lt;0&gt;</twBEL><twBEL>sq/Mcompar_n0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y107.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;7&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y108.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;11&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y109.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;13&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y102.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>sq/count&lt;3&gt;</twComp><twBEL>sq/count_2</twBEL></twPathDel><twLogDel>2.288</twLogDel><twRouteDel>2.715</twRouteDel><twTotDel>5.003</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="208.333">clk_calc</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="107"><twConstPath anchorID="108" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>203.212</twSlack><twSrc BELType="FF">sq/count_1</twSrc><twDest BELType="FF">sq/count_2</twDest><twTotPathDel>4.982</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>208.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sq/count_1</twSrc><twDest BELType='FF'>sq/count_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X54Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_calc</twSrcClk><twPathDel><twSite>SLICE_X54Y102.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sq/count&lt;3&gt;</twComp><twBEL>sq/count_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y106.A2</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.270</twDelInfo><twComp>sq/count&lt;1&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y106.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.635</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;3&gt;</twComp><twBEL>sq/Mcompar_n0000_lutdi</twBEL><twBEL>sq/Mcompar_n0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y107.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;7&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y108.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;11&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y109.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;13&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y102.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>sq/count&lt;3&gt;</twComp><twBEL>sq/count_2</twBEL></twPathDel><twLogDel>2.267</twLogDel><twRouteDel>2.715</twRouteDel><twTotDel>4.982</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="208.333">clk_calc</twDestClk><twPctLog>45.5</twPctLog><twPctRoute>54.5</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="109"><twConstPath anchorID="110" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>203.267</twSlack><twSrc BELType="FF">sq/count_3</twSrc><twDest BELType="FF">sq/count_2</twDest><twTotPathDel>4.927</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>208.333</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.268" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.139</twClkUncert><twDetPath maxSiteLen="18" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>sq/count_3</twSrc><twDest BELType='FF'>sq/count_2</twDest><twLogLvls>4</twLogLvls><twSrcSite>SLICE_X54Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">clk_calc</twSrcClk><twPathDel><twSite>SLICE_X54Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>sq/count&lt;3&gt;</twComp><twBEL>sq/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y106.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.176</twDelInfo><twComp>sq/count&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y106.COUT</twSite><twDelType>Topcyb</twDelType><twDelInfo twEdge="twRising">0.674</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;3&gt;</twComp><twBEL>sq/Mcompar_n0000_lut&lt;1&gt;</twBEL><twBEL>sq/Mcompar_n0000_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y107.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y107.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;7&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y108.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y108.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.114</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;11&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X52Y109.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X52Y109.BMUX</twSite><twDelType>Tcinb</twDelType><twDelInfo twEdge="twRising">0.362</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;13&gt;</twComp><twBEL>sq/Mcompar_n0000_cy&lt;13&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y102.SR</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">1.445</twDelInfo><twComp>sq/Mcompar_n0000_cy&lt;13&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X54Y102.CLK</twSite><twDelType>Tsrck</twDelType><twDelInfo twEdge="twRising">0.524</twDelInfo><twComp>sq/count&lt;3&gt;</twComp><twBEL>sq/count_2</twBEL></twPathDel><twLogDel>2.306</twLogDel><twRouteDel>2.621</twRouteDel><twTotDel>4.927</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="208.333">clk_calc</twDestClk><twPctLog>46.8</twPctLog><twPctRoute>53.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocker_clkout1 = PERIOD TIMEGRP &quot;clocker_clkout1&quot; TS_gclk / 0.048 HIGH
        50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sq/count_3 (SLICE_X54Y102.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="111"><twConstPath anchorID="112" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.300</twSlack><twSrc BELType="FF">sq/count_3</twSrc><twDest BELType="FF">sq/count_3</twDest><twTotPathDel>0.300</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sq/count_3</twSrc><twDest BELType='FF'>sq/count_3</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y102.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="208.333">clk_calc</twSrcClk><twPathDel><twSite>SLICE_X54Y102.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>sq/count&lt;3&gt;</twComp><twBEL>sq/count_3</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y102.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.161</twDelInfo><twComp>sq/count&lt;3&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y102.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.025</twDelInfo><twComp>sq/count&lt;3&gt;</twComp><twBEL>sq/count&lt;3&gt;_rt</twBEL><twBEL>sq/Mcount_count_cy&lt;3&gt;</twBEL><twBEL>sq/count_3</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.161</twRouteDel><twTotDel>0.300</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="208.333">clk_calc</twDestClk><twPctLog>46.3</twPctLog><twPctRoute>53.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sq/count_19 (SLICE_X54Y106.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="113"><twConstPath anchorID="114" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.303</twSlack><twSrc BELType="FF">sq/count_19</twSrc><twDest BELType="FF">sq/count_19</twDest><twTotPathDel>0.303</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sq/count_19</twSrc><twDest BELType='FF'>sq/count_19</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y106.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="208.333">clk_calc</twSrcClk><twPathDel><twSite>SLICE_X54Y106.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>sq/count&lt;19&gt;</twComp><twBEL>sq/count_19</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y106.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>sq/count&lt;19&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y106.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.025</twDelInfo><twComp>sq/count&lt;19&gt;</twComp><twBEL>sq/count&lt;19&gt;_rt</twBEL><twBEL>sq/Mcount_count_cy&lt;19&gt;</twBEL><twBEL>sq/count_19</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.164</twRouteDel><twTotDel>0.303</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="208.333">clk_calc</twDestClk><twPctLog>45.9</twPctLog><twPctRoute>54.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point sq/count_7 (SLICE_X54Y103.D3), 1 path
</twPathRptBanner><twPathRpt anchorID="115"><twConstPath anchorID="116" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.304</twSlack><twSrc BELType="FF">sq/count_7</twSrc><twDest BELType="FF">sq/count_7</twDest><twTotPathDel>0.304</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>sq/count_7</twSrc><twDest BELType='FF'>sq/count_7</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X54Y103.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="208.333">clk_calc</twSrcClk><twPathDel><twSite>SLICE_X54Y103.DQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>sq/count&lt;7&gt;</twComp><twBEL>sq/count_7</twBEL></twPathDel><twPathDel><twSite>SLICE_X54Y103.D3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twFalling">0.165</twDelInfo><twComp>sq/count&lt;7&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X54Y103.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.025</twDelInfo><twComp>sq/count&lt;7&gt;</twComp><twBEL>sq/count&lt;7&gt;_rt</twBEL><twBEL>sq/Mcount_count_cy&lt;7&gt;</twBEL><twBEL>sq/count_7</twBEL></twPathDel><twLogDel>0.139</twLogDel><twRouteDel>0.165</twRouteDel><twTotDel>0.304</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="208.333">clk_calc</twDestClk><twPctLog>45.7</twPctLog><twPctRoute>54.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="117"><twPinLimitBanner>Component Switching Limit Checks: TS_clocker_clkout1 = PERIOD TIMEGRP &quot;clocker_clkout1&quot; TS_gclk / 0.048 HIGH
        50%;</twPinLimitBanner><twPinLimit anchorID="118" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="206.178" period="208.333" constraintValue="208.333" deviceLimit="2.155" freqLimit="464.037" physResource="clocker/clkout2_buf/I0" logResource="clocker/clkout2_buf/I0" locationPin="BUFGCTRL_X0Y3.I0" clockNet="clocker/clkout1"/><twPinLimit anchorID="119" type="MINLOWPULSE" name="Tcl" slack="207.333" period="208.333" constraintValue="104.166" deviceLimit="0.500" physResource="sq/count&lt;3&gt;/CLK" logResource="sq/count_0/CK" locationPin="SLICE_X54Y102.CLK" clockNet="clk_calc"/><twPinLimit anchorID="120" type="MINHIGHPULSE" name="Tch" slack="207.333" period="208.333" constraintValue="104.166" deviceLimit="0.500" physResource="sq/count&lt;3&gt;/CLK" logResource="sq/count_0/CK" locationPin="SLICE_X54Y102.CLK" clockNet="clk_calc"/></twPinLimitRpt></twConst><twConst anchorID="121" twConstType="PERIOD" ><twConstHead uID="7"><twConstName UCFConstName="" ScopeName="">TS_clocker_clkout0 = PERIOD TIMEGRP &quot;clocker_clkout0&quot; TS_gclk / 0.48 HIGH 50%;</twConstName><twItemCnt>9712</twItemCnt><twErrCntSetup>48</twErrCntSetup><twErrCntEndPt>48</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>589</twEndPtCnt><twPathErrCnt>48</twPathErrCnt><twMinPer>192.273</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_16 (SLICE_X95Y22.D6), 1 path
</twPathRptBanner><twPathRpt anchorID="122"><twConstPath anchorID="123" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.855</twSlack><twSrc BELType="FF">mc1/analogReciever/wData0_11</twSrc><twDest BELType="FF">adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_16</twDest><twTotPathDel>1.357</twTotPathDel><twClkSkew dest = "-2.663" src = "3.443">6.106</twClkSkew><twDelConst>0.833</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.132" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.225</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mc1/analogReciever/wData0_11</twSrc><twDest BELType='FF'>adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_16</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X94Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_100_buffered_BUFG</twSrcClk><twPathDel><twSite>SLICE_X94Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>mc1/analogReciever/wData0&lt;11&gt;</twComp><twBEL>mc1/analogReciever/wData0_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y22.D6</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.747</twDelInfo><twComp>mc1/analogReciever/wData0&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.092</twDelInfo><twComp>adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out&lt;16&gt;</twComp><twBEL>adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT71</twBEL><twBEL>adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_16</twBEL></twPathDel><twLogDel>0.610</twLogDel><twRouteDel>0.747</twRouteDel><twTotDel>1.357</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">clk_48</twDestClk><twPctLog>45.0</twPctLog><twPctRoute>55.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_15 (SLICE_X95Y22.C6), 1 path
</twPathRptBanner><twPathRpt anchorID="124"><twConstPath anchorID="125" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.851</twSlack><twSrc BELType="FF">mc1/analogReciever/wData0_11</twSrc><twDest BELType="FF">adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_15</twDest><twTotPathDel>1.353</twTotPathDel><twClkSkew dest = "-2.663" src = "3.443">6.106</twClkSkew><twDelConst>0.833</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.132" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.225</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mc1/analogReciever/wData0_11</twSrc><twDest BELType='FF'>adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_15</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X94Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_100_buffered_BUFG</twSrcClk><twPathDel><twSite>SLICE_X94Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>mc1/analogReciever/wData0&lt;11&gt;</twComp><twBEL>mc1/analogReciever/wData0_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y22.C6</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.742</twDelInfo><twComp>mc1/analogReciever/wData0&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y22.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.093</twDelInfo><twComp>adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out&lt;16&gt;</twComp><twBEL>adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT61</twBEL><twBEL>adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_15</twBEL></twPathDel><twLogDel>0.611</twLogDel><twRouteDel>0.742</twRouteDel><twTotDel>1.353</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">clk_48</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="1" sType="EndPoint">Paths for end point adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_21 (SLICE_X95Y18.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="126"><twConstPath anchorID="127" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>-6.848</twSlack><twSrc BELType="FF">mc1/analogReciever/wData0_11</twSrc><twDest BELType="FF">adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_21</twDest><twTotPathDel>1.354</twTotPathDel><twClkSkew dest = "-2.659" src = "3.443">6.102</twClkSkew><twDelConst>0.833</twDelConst><twExceeds>1</twExceeds><twClkUncert fSysJit="0.070" fDCMJit="0.171" fPhaseErr="0.132" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.225</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>mc1/analogReciever/wData0_11</twSrc><twDest BELType='FF'>adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_21</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X94Y20.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.000">clk_100_buffered_BUFG</twSrcClk><twPathDel><twSite>SLICE_X94Y20.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>mc1/analogReciever/wData0&lt;11&gt;</twComp><twBEL>mc1/analogReciever/wData0_11</twBEL></twPathDel><twPathDel><twSite>SLICE_X95Y18.A6</twSite><twDelType>net</twDelType><twFanCnt>48</twFanCnt><twDelInfo twEdge="twRising">0.741</twDelInfo><twComp>mc1/analogReciever/wData0&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X95Y18.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.095</twDelInfo><twComp>adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out&lt;24&gt;</twComp><twBEL>adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/Mmux_sr_out[62]_audio_l_in[23]_mux_5_OUT131</twBEL><twBEL>adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_21</twBEL></twPathDel><twLogDel>0.613</twLogDel><twRouteDel>0.741</twRouteDel><twTotDel>1.354</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">clk_48</twDestClk><twPctLog>45.3</twPctLog><twPctRoute>54.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_clocker_clkout0 = PERIOD TIMEGRP &quot;clocker_clkout0&quot; TS_gclk / 0.48 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_6 (SLICE_X14Y16.A6), 1 path
</twPathRptBanner><twPathRpt anchorID="128"><twConstPath anchorID="129" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.135</twSlack><twSrc BELType="FF">adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_5</twSrc><twDest BELType="FF">adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_6</twDest><twTotPathDel>0.148</twTotPathDel><twClkSkew dest = "0.071" src = "0.058">-0.013</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="16" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_5</twSrc><twDest BELType='FF'>adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_6</twDest><twLogLvls>1</twLogLvls><twSrcSite>SLICE_X15Y16.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">clk_48</twSrcClk><twPathDel><twSite>SLICE_X15Y16.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data&lt;5&gt;</twComp><twBEL>adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_5</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y16.A6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.082</twDelInfo><twComp>adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data&lt;5&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X14Y16.CLK</twSite><twDelType>Tah</twDelType><twDelInfo twEdge="twFalling">-0.075</twDelInfo><twComp>adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data&lt;7&gt;</twComp><twBEL>adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/Mmux_state[3]_i2c_data[8]_wide_mux_114_OUT7</twBEL><twBEL>adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/i2c_data_6</twBEL></twPathDel><twLogDel>0.066</twLogDel><twRouteDel>0.082</twRouteDel><twTotDel>0.148</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">clk_48</twDestClk><twPctLog>44.6</twPctLog><twPctRoute>55.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adau/Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAMB18_X1Y3.ADDRARDADDR9), 1 path
</twPathRptBanner><twPathRpt anchorID="130"><twConstPath anchorID="131" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.198</twSlack><twSrc BELType="FF">adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_6</twSrc><twDest BELType="RAM">adau/Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373</twDest><twTotPathDel>0.280</twTotPathDel><twClkSkew dest = "0.424" src = "0.342">-0.082</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_6</twSrc><twDest BELType='RAM'>adau/Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X24Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">clk_48</twSrcClk><twPathDel><twSite>SLICE_X24Y6.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext&lt;7&gt;</twComp><twBEL>adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_6</twBEL></twPathDel><twPathDel><twSite>RAMB18_X1Y3.ADDRARDADDR9</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twFalling">0.322</twDelInfo><twComp>adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext&lt;6&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X1Y3.CLKARDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>adau/Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373</twComp><twBEL>adau/Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.322</twRouteDel><twTotDel>0.280</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">clk_48</twDestClk><twPctLog>-15.0</twPctLog><twPctRoute>115.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point adau/Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373 (RAMB18_X1Y3.ADDRARDADDR5), 1 path
</twPathRptBanner><twPathRpt anchorID="132"><twConstPath anchorID="133" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.203</twSlack><twSrc BELType="FF">adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_2</twSrc><twDest BELType="RAM">adau/Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373</twDest><twTotPathDel>0.260</twTotPathDel><twClkSkew dest = "0.128" src = "0.071">-0.057</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="24" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_2</twSrc><twDest BELType='RAM'>adau/Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X22Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="20.833">clk_48</twSrcClk><twPathDel><twSite>SLICE_X22Y6.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.164</twDelInfo><twComp>adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext&lt;3&gt;</twComp><twBEL>adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_2</twBEL></twPathDel><twPathDel><twSite>RAMB18_X1Y3.ADDRARDADDR5</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.279</twDelInfo><twComp>adau/Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext&lt;2&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X1Y3.CLKARDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>adau/Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373</twComp><twBEL>adau/Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373</twBEL></twPathDel><twLogDel>-0.019</twLogDel><twRouteDel>0.279</twRouteDel><twTotDel>0.260</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="20.833">clk_48</twDestClk><twPctLog>-7.3</twPctLog><twPctRoute>107.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="134"><twPinLimitBanner>Component Switching Limit Checks: TS_clocker_clkout0 = PERIOD TIMEGRP &quot;clocker_clkout0&quot; TS_gclk / 0.48 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="135" type="MINPERIOD" name="Trper_CLKA" slack="18.257" period="20.833" constraintValue="20.833" deviceLimit="2.576" freqLimit="388.199" physResource="adau/Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373/CLKARDCLK" logResource="adau/Inst_adau1761_izedboard/Inst_i2c_Inst_adau1761_configuraiton_data/Mram__n0373/CLKARDCLK" locationPin="RAMB18_X1Y3.CLKARDCLK" clockNet="clk_48"/><twPinLimit anchorID="136" type="MINPERIOD" name="Tbcper_I(Fmax)" slack="18.678" period="20.833" constraintValue="20.833" deviceLimit="2.155" freqLimit="464.037" physResource="clocker/clkout1_buf/I0" logResource="clocker/clkout1_buf/I0" locationPin="BUFGCTRL_X0Y1.I0" clockNet="clocker/clkout0"/><twPinLimit anchorID="137" type="MINLOWPULSE" name="Tmpw" slack="19.133" period="20.833" constraintValue="10.416" deviceLimit="0.850" physResource="adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay&lt;1&gt;/CLK" logResource="adau/Inst_adau1761_izedboard/Inst_i2s_data_interface/Mshreg_bclk_delay_1/CLK" locationPin="SLICE_X62Y20.CLK" clockNet="clk_48"/></twPinLimitRpt></twConst><twConst anchorID="138" twConstType="PERIOD" ><twConstHead uID="8"><twConstName UCFConstName="" ScopeName="">TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0         = PERIOD TIMEGRP         &quot;xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0&quot;         TS_gclk / 0.65 HIGH 50%;</twConstName><twItemCnt>3952</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>1038</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>9.205</twMinPer></twConstHead><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y29.RSTRAMB), 1 path
</twPathRptBanner><twPathRpt anchorID="139"><twConstPath anchorID="140" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>6.179</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twSrc><twDest BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>2.123</twTotPathDel><twClkSkew dest = "2.348" src = "9.068">6.720</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.240" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.362</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twSrc><twDest BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X42Y58.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X42Y58.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;2&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg_0</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y29.RSTRAMB</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.246</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg&lt;0&gt;</twComp></twPathDel><twPathDel><twSite>RAMB18_X2Y29.CLKBWRCLK</twSite><twDelType>Trcck_RSTRAM</twDelType><twDelInfo twEdge="twRising">0.359</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>0.877</twLogDel><twRouteDel>1.246</twRouteDel><twTotDel>2.123</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">bus_clk</twDestClk><twPctLog>41.3</twPctLog><twPctRoute>58.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="6" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram (RAMB18_X2Y29.ENARDEN), 6 paths
</twPathRptBanner><twPathRpt anchorID="141"><twConstPath anchorID="142" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.920</twSlack><twSrc BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>6.343</twTotPathDel><twClkSkew>0.000</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB18_X2Y29.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y29.DOBDO13</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y61.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.370</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_data_w[32]</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y29.ENARDEN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB18_X2Y29.CLKARDCLK</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>3.145</twLogDel><twRouteDel>3.198</twRouteDel><twTotDel>6.343</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>49.6</twPctLog><twPctRoute>50.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="143"><twConstPath anchorID="144" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.171</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twSrc><twDest BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>4.939</twTotPathDel><twClkSkew dest = "1.449" src = "1.602">0.153</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twSrc><twDest BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X60Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X60Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y61.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.964</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y29.ENARDEN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB18_X2Y29.CLKARDCLK</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.147</twLogDel><twRouteDel>3.792</twRouteDel><twTotDel>4.939</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>23.2</twPctLog><twPctRoute>76.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="145"><twConstPath anchorID="146" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.669</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1</twSrc><twDest BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twTotPathDel>4.445</twTotPathDel><twClkSkew dest = "1.449" src = "1.598">0.149</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="22" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1</twSrc><twDest BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X58Y39.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.408</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y64.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X2Y29.ENARDEN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.871</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp></twPathDel><twPathDel><twSite>RAMB18_X2Y29.CLKARDCLK</twSite><twDelType>Trcck_RDEN</twDelType><twDelInfo twEdge="twRising">0.443</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twLogDel>1.209</twLogDel><twRouteDel>3.236</twRouteDel><twTotDel>4.445</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>27.2</twPctLog><twPctRoute>72.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="5" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4 (SLICE_X40Y60.CE), 5 paths
</twPathRptBanner><twPathRpt anchorID="147"><twConstPath anchorID="148" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>8.984</twSlack><twSrc BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twDest><twTotPathDel>6.218</twTotPathDel><twClkSkew dest = "0.744" src = "0.805">0.061</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="20" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>RAMB18_X2Y29.CLKARDCLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>RAMB18_X2Y29.DOBDO13</twSite><twDelType>Trcko_DOB</twDelType><twDelInfo twEdge="twRising">2.454</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y61.B4</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.370</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_data_w[32]</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y64.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twBEL></twPathDel><twLogDel>3.133</twLogDel><twRouteDel>3.085</twRouteDel><twTotDel>6.218</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>50.4</twPctLog><twPctRoute>49.6</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="149"><twConstPath anchorID="150" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.267</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twDest><twTotPathDel>4.814</twTotPathDel><twClkSkew dest = "1.420" src = "1.602">0.182</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X60Y47.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X60Y47.AQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.456</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y61.B2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.964</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_unheld</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y64.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twBEL></twPathDel><twLogDel>1.135</twLogDel><twRouteDel>3.679</twRouteDel><twTotDel>4.814</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>23.6</twPctLog><twPctRoute>76.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="151"><twConstPath anchorID="152" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>10.765</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1</twSrc><twDest BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twDest><twTotPathDel>4.320</twTotPathDel><twClkSkew dest = "1.420" src = "1.598">0.178</twClkSkew><twDelConst>15.384</twDelConst><twClkUncert fSysJit="0.070" fDCMJit="0.232" fPhaseErr="0.000" sEqu="((TSJ^2 + DJ^2)^1/2) / 2 + PE">0.121</twClkUncert><twDetPath maxSiteLen="17" twPathCritProcCorner=" at Slow Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1</twSrc><twDest BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twDest><twLogLvls>2</twLogLvls><twSrcSite>SLICE_X58Y39.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X58Y39.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twRising">0.518</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d_1</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y61.B5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.408</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/first_pixel_d[1]</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y61.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.124</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gras.rsts/ram_empty_fb_i</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/scan_ins/fifo_rd_en1</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y64.A2</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.957</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/fifo_rd_en_w</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y64.AMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.350</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/tmp_ram_rd_en</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/ram_rd_en_i1</twBEL></twPathDel><twPathDel><twSite>SLICE_X40Y60.CE</twSite><twDelType>net</twDelType><twFanCnt>4</twFanCnt><twDelInfo twEdge="twRising">0.758</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/ram_rd_en</twComp></twPathDel><twPathDel><twSite>SLICE_X40Y60.CLK</twSite><twDelType>Tceck</twDelType><twDelInfo twEdge="twRising">0.205</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1&lt;3&gt;</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_4</twBEL></twPathDel><twLogDel>1.197</twLogDel><twRouteDel>3.123</twRouteDel><twTotDel>4.320</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="15.384">xillybus_ins/vga_clk</twDestClk><twPctLog>27.7</twPctLog><twPctRoute>72.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0
        = PERIOD TIMEGRP
        &quot;xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0&quot;
        TS_gclk / 0.65 HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAMB18_X4Y15.ADDRARDADDR3), 1 path
</twPathRptBanner><twPathRpt anchorID="153"><twConstPath anchorID="154" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.138</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_2</twSrc><twDest BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twDest><twTotPathDel>0.247</twTotPathDel><twClkSkew dest = "0.446" src = "0.337">-0.109</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_2</twSrc><twDest BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X84Y37.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor[3]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_2</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y15.ADDRARDADDR3</twSite><twDelType>net</twDelType><twFanCnt>5</twFanCnt><twDelInfo twEdge="twFalling">0.289</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor[2]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X4Y15.CLKARDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.289</twRouteDel><twTotDel>0.247</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twDestClk><twPctLog>-17.0</twPctLog><twPctRoute>117.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAMB18_X4Y15.ADDRARDADDR11), 1 path
</twPathRptBanner><twPathRpt anchorID="155"><twConstPath anchorID="156" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.151</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_2</twSrc><twDest BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twDest><twTotPathDel>0.258</twTotPathDel><twClkSkew dest = "0.446" src = "0.339">-0.107</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="26" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_2</twSrc><twDest BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X89Y38.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X89Y38.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor[4]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor_2</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y15.ADDRARDADDR11</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.300</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/vcursor[2]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X4Y15.CLKARDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.300</twRouteDel><twTotDel>0.258</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twDestClk><twPctLog>-16.3</twPctLog><twPctRoute>116.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl (RAMB18_X4Y15.ADDRARDADDR2), 1 path
</twPathRptBanner><twPathRpt anchorID="157"><twConstPath anchorID="158" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.153</twSlack><twSrc BELType="FF">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_1</twSrc><twDest BELType="RAM">xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twDest><twTotPathDel>0.262</twTotPathDel><twClkSkew dest = "0.446" src = "0.337">-0.109</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="25" twPathCritProcCorner=" at Fast Process Corner"><twSrc BELType='FF'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_1</twSrc><twDest BELType='RAM'>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X84Y37.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twSrcClk><twPathDel><twSite>SLICE_X84Y37.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.141</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor[3]</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor_1</twBEL></twPathDel><twPathDel><twSite>RAMB18_X4Y15.ADDRARDADDR2</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twFalling">0.304</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/hcursor[1]</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB18_X4Y15.CLKARDCLK</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.183</twDelInfo><twComp>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twComp><twBEL>xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl</twBEL></twPathDel><twLogDel>-0.042</twLogDel><twRouteDel>0.304</twRouteDel><twTotDel>0.262</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="0.000">xillybus_ins/vga_clk</twDestClk><twPctLog>-16.0</twPctLog><twPctRoute>116.0</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="159"><twPinLimitBanner>Component Switching Limit Checks: TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0
        = PERIOD TIMEGRP
        &quot;xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0&quot;
        TS_gclk / 0.65 HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="160" type="MINPERIOD" name="Trper_CLKA" slack="12.808" period="15.384" constraintValue="15.384" deviceLimit="2.576" freqLimit="388.199" physResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK" logResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/screensaver_ins/BRAM_SINGLE_MACRO_inst/bram18_single_bl.bram18_single_bl/CLKARDCLK" locationPin="RAMB18_X4Y15.CLKARDCLK" clockNet="xillybus_ins/vga_clk"/><twPinLimit anchorID="161" type="MINPERIOD" name="Trper_CLKA" slack="12.808" period="15.384" constraintValue="15.384" deviceLimit="2.576" freqLimit="388.199" physResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" logResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKARDCLK" locationPin="RAMB18_X2Y29.CLKARDCLK" clockNet="xillybus_ins/vga_clk"/><twPinLimit anchorID="162" type="MINPERIOD" name="Trper_CLKB" slack="12.808" period="15.384" constraintValue="15.384" deviceLimit="2.576" freqLimit="388.199" physResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" logResource="xillybus_ins/system_i/xillyvga_0/xillyvga_0/xillyvga_core_ins/vga_fifo_wrapper_ins/vga_fifo/U0/xst_fifo_generator/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gbm.gbmg.gbmga.ngecc.bmg/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_noinit.ram/SDP.WIDE_PRIM18.ram/CLKBWRCLK" locationPin="RAMB18_X2Y29.CLKBWRCLK" clockNet="bus_clk"/></twPinLimitRpt></twConst><twConstRollupTable uID="4" anchorID="163"><twConstRollup name="TS_gclk" fullName="TS_gclk = PERIOD TIMEGRP &quot;TN_gclk&quot; 10 ns HIGH 50%;" type="origin" depth="0" requirement="10.000" prefType="period" actual="5.980" actualRollup="92.291" errors="0" errorRollup="48" items="3394" itemsRollup="14998"/><twConstRollup name="TS_clocker_clkout1" fullName="TS_clocker_clkout1 = PERIOD TIMEGRP &quot;clocker_clkout1&quot; TS_gclk / 0.048 HIGH         50%;" type="child" depth="1" requirement="208.333" prefType="period" actual="5.142" actualRollup="N/A" errors="0" errorRollup="0" items="1334" itemsRollup="0"/><twConstRollup name="TS_clocker_clkout0" fullName="TS_clocker_clkout0 = PERIOD TIMEGRP &quot;clocker_clkout0&quot; TS_gclk / 0.48 HIGH 50%;" type="child" depth="1" requirement="20.833" prefType="period" actual="192.273" actualRollup="N/A" errors="48" errorRollup="0" items="9712" itemsRollup="0"/><twConstRollup name="TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0" fullName="TS_xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0         = PERIOD TIMEGRP         &quot;xillybus_ins_system_i_xillyvga_0_xillyvga_0_xillyvga_core_ins_vga_clk_ins_clkout0&quot;         TS_gclk / 0.65 HIGH 50%;" type="child" depth="1" requirement="15.385" prefType="period" actual="9.205" actualRollup="N/A" errors="0" errorRollup="0" items="3952" itemsRollup="0"/></twConstRollupTable><twUnmetConstCnt anchorID="164">1</twUnmetConstCnt><twDataSheet anchorID="165" twNameLen="15"><twClk2OutList anchorID="166" twDestWidth="13" twPhaseWidth="20"><twSrc>clk_100</twSrc><twClk2Out  twOutPad = "vga4_blue&lt;0&gt;" twMinTime = "5.049" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.569" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_blue&lt;1&gt;" twMinTime = "5.047" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.568" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_blue&lt;2&gt;" twMinTime = "5.062" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.582" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_blue&lt;3&gt;" twMinTime = "5.051" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.571" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_green&lt;0&gt;" twMinTime = "5.074" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.598" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_green&lt;1&gt;" twMinTime = "5.064" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.588" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_green&lt;2&gt;" twMinTime = "5.076" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.599" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_green&lt;3&gt;" twMinTime = "5.064" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.587" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_red&lt;0&gt;" twMinTime = "5.057" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.581" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_red&lt;1&gt;" twMinTime = "5.035" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.558" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_red&lt;2&gt;" twMinTime = "5.030" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.554" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga4_red&lt;3&gt;" twMinTime = "5.048" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.572" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga_hsync" twMinTime = "5.055" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.573" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out><twClk2Out  twOutPad = "vga_vsync" twMinTime = "5.067" twMinCrnr="t" twMinEdge ="twRising" twMaxTime = "14.586" twMaxCrnr="f" twMaxEdge ="twRising" twInternalClk="xillybus_ins/vga_clk" twClkPhase="0.000" ></twClk2Out></twClk2OutList><twClk2SUList anchorID="167" twDestWidth="7"><twDest>clk_100</twDest><twClk2SU><twSrc>clk_100</twSrc><twRiseRise>9.772</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="168"><twErrCnt>48</twErrCnt><twScore>324613</twScore><twSetupScore>324613</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>99640</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>18466</twConnCnt></twConstCov><twStats anchorID="169"><twMinPer>192.273</twMinPer><twFootnote number="1" /><twMaxFreq>5.201</twMaxFreq><twMaxFromToDel>5.347</twMaxFromToDel></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Wed Nov 26 01:20:21 2014 </twTimestamp></twFoot><twClientInfo anchorID="170"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 456 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
