# This file automatically generated by vpl
# please do not modify
source -notrace ".local/vpl_init.tcl"
source -notrace "$local_dir/ocl_util.tcl"
source -notrace "$local_dir/log_active_task.tcl"
source -notrace "$local_dir/platform.tcl"
source -notrace "$local_dir/debug_profile.tcl"
source -notrace "$local_dir/debug_profile_util.tcl"
source -notrace "$local_dir/debug_hw.tcl"
source -notrace "$local_dir/profile.tcl"
source -notrace "$local_dir/hw_emu_common_util.tcl"

namespace eval ::optrace {
  variable script "ipirun.tcl"
  variable category "vpl"
}

# Try to connect to running dispatch if we haven't done so already.
# This code assumes that the Tcl interpreter is not using threads,
# since the ::dispatch::connected variable isn't mutex protected.
if {![info exists ::dispatch::connected]} {
  namespace eval ::dispatch {
    variable connected false
    if {[llength [array get env XILINX_CD_CONNECT_ID]] > 0} {
      set result "true"
      if {[catch {
        if {[lsearch -exact [package names] DispatchTcl] < 0} {
          set result [load librdi_cd_clienttcl[info sharedlibextension]] 
        }
        if {$result eq "false"} {
          puts "WARNING: Could not load dispatch client library"
        }
        set connect_id [ ::dispatch::init_client -mode EXISTING_SERVER ]
        if { $connect_id eq "" } {
          puts "WARNING: Could not initialize dispatch client"
        } else {
          puts "INFO: Dispatch client connection id - $connect_id"
          set connected true
        }
      } catch_res]} {
        puts "WARNING: failed to connect to dispatch server - $catch_res"
      }
    }
  }
}
if {$::dispatch::connected} {
  # Remove the dummy proc if it exists.
  if { [expr {[llength [info procs ::OPTRACE]] > 0}] } {
    rename ::OPTRACE ""
  }
  proc ::OPTRACE { task action {tags {} } } {
    ::vitis_log::op_trace "$task" $action -tags $tags -script $::optrace::script -category $::optrace::category
  }
  # dispatch is generic. We specifically want to attach logging.
  ::vitis_log::connect_client
} else {
  # Add dummy proc if it doesn't exist.
  if { [expr {[llength [info procs ::OPTRACE]] == 0}] } {
    proc ::OPTRACE {{arg1 \"\" } {arg2 \"\"} {arg3 \"\" } {arg4 \"\"} {arg5 \"\" } {arg6 \"\"}} {
        # Do nothing
    }
  }
}

OPTRACE "ipirun" START { ROLLUP_0 }
set active_task_log "$vpp_link_root/activetask.json"
set kernel_ip_dirs [list \
 "$vpp_link_root/int/xo/ip_repo/xilinx_com_hls_image_thresholding_kernel00_1_0" \
 "$vpp_link_root/int/xo/ip_repo/xilinx_com_hls_remap_accel_1_0" \
 "$vpp_link_root/int/xo/ip_repo/xilinx_com_hls_gaussian_filter_accel_1_0" \
 "$vpp_link_root/int/xo/ip_repo/xilinx_com_hls_sobel_accel_1_0" \
 "$vpp_link_root/int/xo/ip_repo/xilinx_com_hls_threshold_accel_1_0" \
 "$vpp_link_root/int/xo/ip_repo/xilinx_com_hls_fast_accel_1_0" \
 "$vpp_link_root/int/xo/ip_repo/xilinx_com_hls_image_thresholding_kernel01_1_0" \
 "$vpp_link_root/int/xo/ip_repo/xilinx_com_hls_canny_accel_1_0"]
set install_ip_cache "/tools/Xilinx/Vitis/2022.2/data/cache/xilinx"


set impl_xdc [dict create \
];


set synth_xdc [dict create \
];

set utilization [dict create \
  luts                   -1 \
  brams                  -1 \
  registers              -1 \
  dsps                   -1 \
];


set bus_sp_tags [list]
set bus_sp_indeces [list]
set bus_slrs [list]

lappend bus_sp_tags LPD_DDR_LOW LPD
lappend bus_sp_indeces LPD_DDR_LOW 0
lappend bus_slrs LPD_DDR_LOW SLR0
lappend bus_sp_tags HP3_DDR_LOW HP3
lappend bus_sp_indeces HP3_DDR_LOW 0
lappend bus_slrs HP3_DDR_LOW SLR0
lappend bus_sp_tags HPC0_DDR_LOW HPC0
lappend bus_sp_indeces HPC0_DDR_LOW 0
lappend bus_slrs HPC0_DDR_LOW SLR0
lappend bus_sp_tags HPC1_DDR_LOW HPC1
lappend bus_sp_indeces HPC1_DDR_LOW 0
lappend bus_slrs HPC1_DDR_LOW SLR0
lappend bus_sp_tags HP0_DDR_LOW HP0
lappend bus_sp_indeces HP0_DDR_LOW 0
lappend bus_slrs HP0_DDR_LOW SLR0
lappend bus_sp_tags HP1_DDR_LOW HP1
lappend bus_sp_indeces HP1_DDR_LOW 0
lappend bus_slrs HP1_DDR_LOW SLR0
lappend bus_sp_tags HP2_DDR_LOW HP2
lappend bus_sp_indeces HP2_DDR_LOW 0
lappend bus_slrs HP2_DDR_LOW SLR0

set mem_topology_dict [dict create]
dict set mem_topology_dict HP0 4
dict set mem_topology_dict HP1 5
dict set mem_topology_dict HP2 6
dict set mem_topology_dict HP3 1
dict set mem_topology_dict HPC0 2
dict set mem_topology_dict HPC1 3
dict set mem_topology_dict LPD 0

set hw_platform_info [dict create \
  hw_platform_dir              ".local/hw_platform" \
  hw_platform_file             "/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/hw_emu/hw_emu.xsa" \
  hw_platform_part             "xczu9eg-ffvb1156-2-e" \
  hw_platform_vbnv             "xilinx.com:xd:xilinx_zcu102_base_202220_1:202220.1" \
  bb_locked_dcp                "" \
  bb_synth_dcp                 "" \
  hw_platform_uses_pr           false \
  uses_pr_shell_dcp             false \
  pr_shell_dcp                 "" \
  hw_platform_state            "pre_synth" \
  ocl_region                   "" \
  source_view_dr_inst_path     "" \
  dr_bd_name                   "vitis_design.bd" \
  dr_bd_inst_name              "" \
  top_module_name              "vitis_design_wrapper" \
  utilization                   $utilization \
  hw_platform_dr_bd            ".local/hw_platform/vitis_design.bd" \
  hw_platform_top_bd            ".local/hw_platform/prj/my_project.srcs/sources_1/bd/vitis_design/vitis_design.bd" \
  hw_platform_rebuild_tcl      ".local/hw_platform/prj/rebuild.tcl" \
  pre_sys_link_tcl               "" \
  post_sys_link_tcl              "" \
  pre_sys_link_overlay_tcl       "" \
  post_sys_link_overlay_tcl      "" \
  post_debug_profile_overlay_tcl "" \
  pre_create_project_tcl         "" \
  user_pre_create_project_tcl    "" \
  user_pre_sys_link_tcl          "" \
  user_post_sys_link_tcl         "" \
  user_pre_sys_link_overlay_tcl  "" \
  user_post_sys_link_overlay_tcl "" \
  user_post_debug_profile_overlay_tcl "" \
  synth_xdc                     $synth_xdc \
  impl_xdc                      $impl_xdc \
  hw_platform_ip_repo          "" \
  hw_platform_ip_cache         "" \
  emu_user_ip_repo             "" \
  emu_src_dir                  "" \
  emu_pfm_metadata_version     "2022.2" \
  contains_emu_dir              false \
  hw_platform_board_repo       ".local/hw_platform/board" \
  hw_platform_bconn_locked      {} \
  hw_platform_bconn_unlocked    {} \
  hw_platform_board_part       "xilinx.com:zcu102:part0:3.4" \
  link_output_format           "bitstream" \
  xpfm_file                    "/tools/Xilinx/Vitis/2022.2/base_platforms/xilinx_zcu102_base_202220_1/xilinx_zcu102_base_202220_1.xpfm" \
  is_complete_platform         "true" \
  bus_sp_tags                   $bus_sp_tags \
  bus_sp_indeces                $bus_sp_indeces\
  bus_slrs                      $bus_slrs\
  design_intent_server_managed  false \
  design_intent_external_host   false \
  design_intent_datacenter      false \
  design_intent_embedded        true \
  mem_topology                  $mem_topology_dict \
];


set config_info [dict create \
  proj_name                "prj" \
  emu_proj_name            "prj" \
  design_name              "dr" \
  out_partial_bitstream    "$vpl_output_dir/partial.bit" \
  out_partial_pdi          "$vpl_output_dir/partial.pdi" \
  out_partial_clear_bit    "$vpl_output_dir/partial_clear.bit" \
  out_full_bitstream       "$vpl_output_dir/system.bit" \
  out_full_pdi             "$vpl_output_dir/system.pdi" \
  out_mcs                  "$vpl_output_dir/system.mcs" \
  out_primary_mcs          "$vpl_output_dir/system_primary.mcs" \
  out_secondary_mcs        "$vpl_output_dir/system_secondary.mcs" \
  enable_dont_partition     true \
  enable_util_report        true \
  utilization_threshold     0.8 \
  generate_script_only      false \
  run_script_map_file      "" \
  clbinary_name            "binary_container_1" \
  kernels                  "image_thresholding_kernel01 fast_accel threshold_accel image_thresholding_kernel00 remap_accel canny_accel gaussian_filter_accel sobel_accel" \
  steps_log                 $steps_log \
  impl_from_step           "" \
  impl_to_step             "" \
  num_jobs_synth            8 \
  num_jobs_impl             8 \
  lsf_string_synth         {} \
  lsf_string_impl          {} \
  strategies_impl          {} \
  wait_on_all_impl_runs     false \
  optimize_level            0 \
  is_hw_emu                 true \
  is_hw_emu_rebuild_flow    true \
  user_ip_repo              {} \
  kernel_ip_dirs            $kernel_ip_dirs \
  no_hw_platform_ip_cache   false \
  no_install_ip_cache       false \
  install_ip_cache          $install_ip_cache \
  no_ip_cache               false \
  remote_ip_cache          "/home/overman/dev/workspaces/vision/vision_system_hw_link/Emulation-HW/.ipcache" \
  user_board_repo           {} \
  user_bconn                {} \
  dr_bd_tcl                ".local/dr.bd.tcl" \
  webtalk_flag             "Vitis" \
  encrypt_impl_dcp          false \
  encrypt_key_file         "" \
  enable_pr_verify          false \
  return_pre_sys_link_tcl   false \
  return_pre_synth          false \
  return_post_synth         false \
  return_pre_impl           false \
  disable_run_configs       false \
  protocol_checker          false \
  hw_emu_profiling          true \
  kernel_tlm_model_instances none \
  scripts_dir              "scripts" \
  output_dir               "$output_dir" \
  vivado_output_dir        "$vivado_output_dir" \
  vpl_output_dir           "$vpl_output_dir" \
  vma_output_file          vpl_gen.vma \
  input_dir                "$input_dir" \
  local_dir                "$local_dir" \
  tclhook_prefix           "_vpl" \
  partition_def            "my_pd" \
  reconfig_module          "" \
  pr_config_name           "config_1" \
  failfast_config          {} \
  qor_assessment_config    {} \
  enable_explicit_emu_data  false \
  is_debug_enabled           "1" \
  aie_archive_file         "$vpp_link_root/int/system.aieprj" \
  system_dpa_enabled       "1" \
  is_hw_export              false \
  fixed_xsa                "vpl_gen_fixed.xsa" \
  gen_fixed_xsa_in_top_prj "0" \
  is_incr_hw_emu           "0" \
  nifd_enabled             "0" \
  is_versal                false \
  enable_versal_dfx        false \
  ip_param_tcl             "$vpl_output_dir/ip_param.tcl" \
  deadlock_detection       "disable" \
  isNewXSa 1 \
  enable_flow_report       true \
  hierarchy_name           "VitisRegion" \
];


set kernel_clock_freqs [dict create \
];

set system_clock_freqs [dict create \
];

set clk_info [dict create \
  kernel_clock_freqs         $kernel_clock_freqs \
  system_clock_freqs         $system_clock_freqs \
  worst_negative_slack      0 \
  max_frequency             650 \
  min_frequency             10 \
  error_on_hold_violation   true \
  error_on_pw_violation     true \
  skip_timing_and_scaling   false \
  enable_auto_freq_scale    false \
];

set dict_debug [dict create \
  version "1.0" \
];
dict set dict_debug kernel_debug true
set data_profile_image_thresholding_kernel00_1_M_AXI_GMEM [dict create \
  port image_thresholding_kernel00_1/M_AXI_GMEM \
  option all \
];
set data_profile_remap_accel_1_M_AXI_GMEM0 [dict create \
  port remap_accel_1/M_AXI_GMEM0 \
  option all \
];
set data_profile_remap_accel_1_M_AXI_GMEM1 [dict create \
  port remap_accel_1/M_AXI_GMEM1 \
  option all \
];
set data_profile_remap_accel_1_M_AXI_GMEM2 [dict create \
  port remap_accel_1/M_AXI_GMEM2 \
  option all \
];
set data_profile_remap_accel_1_M_AXI_GMEM3 [dict create \
  port remap_accel_1/M_AXI_GMEM3 \
  option all \
];
set data_profile_gaussian_filter_accel_1_M_AXI_GMEM1 [dict create \
  port gaussian_filter_accel_1/M_AXI_GMEM1 \
  option all \
];
set data_profile_gaussian_filter_accel_1_M_AXI_GMEM2 [dict create \
  port gaussian_filter_accel_1/M_AXI_GMEM2 \
  option all \
];
set data_profile_sobel_accel_1_M_AXI_GMEM1 [dict create \
  port sobel_accel_1/M_AXI_GMEM1 \
  option all \
];
set data_profile_sobel_accel_1_M_AXI_GMEM2 [dict create \
  port sobel_accel_1/M_AXI_GMEM2 \
  option all \
];
set data_profile_sobel_accel_1_M_AXI_GMEM3 [dict create \
  port sobel_accel_1/M_AXI_GMEM3 \
  option all \
];
set data_profile_threshold_accel_1_M_AXI_GMEM1 [dict create \
  port threshold_accel_1/M_AXI_GMEM1 \
  option all \
];
set data_profile_threshold_accel_1_M_AXI_GMEM2 [dict create \
  port threshold_accel_1/M_AXI_GMEM2 \
  option all \
];
set data_profile_fast_accel_1_M_AXI_GMEM0 [dict create \
  port fast_accel_1/M_AXI_GMEM0 \
  option all \
];
set data_profile_fast_accel_1_M_AXI_GMEM1 [dict create \
  port fast_accel_1/M_AXI_GMEM1 \
  option all \
];
set data_profile_image_thresholding_kernel01_1_M_AXI_GMEM0 [dict create \
  port image_thresholding_kernel01_1/M_AXI_GMEM0 \
  option all \
];
set data_profile_image_thresholding_kernel01_1_M_AXI_GMEM1 [dict create \
  port image_thresholding_kernel01_1/M_AXI_GMEM1 \
  option all \
];
set data_profile_canny_accel_1_M_AXI_GMEM1 [dict create \
  port canny_accel_1/M_AXI_GMEM1 \
  option all \
];
set data_profile_canny_accel_1_M_AXI_GMEM2 [dict create \
  port canny_accel_1/M_AXI_GMEM2 \
  option all \
];
set dict_profile [dict create \
  NAME profile_monitors \
  FIFO "8192" \
  AIE [list] \
  DATA [list $data_profile_image_thresholding_kernel00_1_M_AXI_GMEM $data_profile_remap_accel_1_M_AXI_GMEM0 $data_profile_remap_accel_1_M_AXI_GMEM1 $data_profile_remap_accel_1_M_AXI_GMEM2 $data_profile_remap_accel_1_M_AXI_GMEM3 $data_profile_gaussian_filter_accel_1_M_AXI_GMEM1 $data_profile_gaussian_filter_accel_1_M_AXI_GMEM2 $data_profile_sobel_accel_1_M_AXI_GMEM1 $data_profile_sobel_accel_1_M_AXI_GMEM2 $data_profile_sobel_accel_1_M_AXI_GMEM3 $data_profile_threshold_accel_1_M_AXI_GMEM1 $data_profile_threshold_accel_1_M_AXI_GMEM2 $data_profile_fast_accel_1_M_AXI_GMEM0 $data_profile_fast_accel_1_M_AXI_GMEM1 $data_profile_image_thresholding_kernel01_1_M_AXI_GMEM0 $data_profile_image_thresholding_kernel01_1_M_AXI_GMEM1 $data_profile_canny_accel_1_M_AXI_GMEM1 $data_profile_canny_accel_1_M_AXI_GMEM2] \
  STALL [list] \
  EXEC [list] \
  MEMORY [list ] \
  AIE_TRACE_EVENT_PACKET_RATE "0" \
  AIE_TRACE_PROFILE_STREAMS "0" \
];
set debug_profile_info [dict create debug $dict_debug profile $dict_profile]

source [dict get $config_info scripts_dir]/_vivado_params.tcl


OPTRACE "ipirun" END { }

