Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Fri Aug  8 22:11:33 2025
| Host         : afiflaptop running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file top_module_timing_summary_routed.rpt -pb top_module_timing_summary_routed.pb -rpx top_module_timing_summary_routed.rpx -warn_on_violation
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    904         
TIMING-18  Warning           Missing input or output delay  4           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (15922)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (2068)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15922)
----------------------------
 There are 882 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[10]/Q (HIGH)

 There are 882 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[11]/Q (HIGH)

 There are 882 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[12]/Q (HIGH)

 There are 882 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[13]/Q (HIGH)

 There are 882 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[14]/Q (HIGH)

 There are 882 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[15]/Q (HIGH)

 There are 882 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[16]/Q (HIGH)

 There are 882 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[17]/Q (HIGH)

 There are 882 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[18]/Q (HIGH)

 There are 882 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[19]/Q (HIGH)

 There are 882 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[20]/Q (HIGH)

 There are 882 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[21]/Q (HIGH)

 There are 882 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[22]/Q (HIGH)

 There are 882 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[23]/Q (HIGH)

 There are 882 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[6]/Q (HIGH)

 There are 882 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[7]/Q (HIGH)

 There are 882 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[8]/Q (HIGH)

 There are 882 register/latch pins with no clock driven by root clock pin: game_clk/counter_reg[9]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[10]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[11]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[12]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[13]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[14]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[15]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[16]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[4]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[5]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[6]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[7]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[8]/Q (HIGH)

 There are 2 register/latch pins with no clock driven by root clock pin: seg_clk/counter_reg[9]/Q (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: vga_clk/counter_reg[1]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (2068)
---------------------------------------------------
 There are 2068 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.969        0.000                      0                   92        0.238        0.000                      0                   92        4.500        0.000                       0                    56  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.969        0.000                      0                   92        0.238        0.000                      0                   92        4.500        0.000                       0                    56  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.969ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.238ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 game_clk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.704ns (19.738%)  route 2.863ns (80.262%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.564     5.085    game_clk/CLK
    SLICE_X31Y41         FDRE                                         r  game_clk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  game_clk/counter_reg[20]/Q
                         net (fo=3, routed)           0.963     6.504    game_clk/counter_reg_n_0_[20]
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.628 f  game_clk/counter[23]_i_2/O
                         net (fo=1, routed)           0.802     7.430    game_clk/counter[23]_i_2_n_0
    SLICE_X30Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.554 r  game_clk/counter[23]_i_1/O
                         net (fo=24, routed)          1.098     8.652    game_clk/counter[23]_i_1_n_0
    SLICE_X31Y41         FDRE                                         r  game_clk/counter_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.444    14.785    game_clk/CLK
    SLICE_X31Y41         FDRE                                         r  game_clk/counter_reg[17]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X31Y41         FDRE (Setup_fdre_C_R)       -0.429    14.621    game_clk/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 game_clk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.704ns (19.738%)  route 2.863ns (80.262%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.564     5.085    game_clk/CLK
    SLICE_X31Y41         FDRE                                         r  game_clk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  game_clk/counter_reg[20]/Q
                         net (fo=3, routed)           0.963     6.504    game_clk/counter_reg_n_0_[20]
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.628 f  game_clk/counter[23]_i_2/O
                         net (fo=1, routed)           0.802     7.430    game_clk/counter[23]_i_2_n_0
    SLICE_X30Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.554 r  game_clk/counter[23]_i_1/O
                         net (fo=24, routed)          1.098     8.652    game_clk/counter[23]_i_1_n_0
    SLICE_X31Y41         FDRE                                         r  game_clk/counter_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.444    14.785    game_clk/CLK
    SLICE_X31Y41         FDRE                                         r  game_clk/counter_reg[18]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X31Y41         FDRE (Setup_fdre_C_R)       -0.429    14.621    game_clk/counter_reg[18]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 game_clk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.704ns (19.738%)  route 2.863ns (80.262%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.564     5.085    game_clk/CLK
    SLICE_X31Y41         FDRE                                         r  game_clk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  game_clk/counter_reg[20]/Q
                         net (fo=3, routed)           0.963     6.504    game_clk/counter_reg_n_0_[20]
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.628 f  game_clk/counter[23]_i_2/O
                         net (fo=1, routed)           0.802     7.430    game_clk/counter[23]_i_2_n_0
    SLICE_X30Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.554 r  game_clk/counter[23]_i_1/O
                         net (fo=24, routed)          1.098     8.652    game_clk/counter[23]_i_1_n_0
    SLICE_X31Y41         FDRE                                         r  game_clk/counter_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.444    14.785    game_clk/CLK
    SLICE_X31Y41         FDRE                                         r  game_clk/counter_reg[19]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X31Y41         FDRE (Setup_fdre_C_R)       -0.429    14.621    game_clk/counter_reg[19]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 game_clk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[20]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.567ns  (logic 0.704ns (19.738%)  route 2.863ns (80.262%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.785ns = ( 14.785 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.300ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.564     5.085    game_clk/CLK
    SLICE_X31Y41         FDRE                                         r  game_clk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  game_clk/counter_reg[20]/Q
                         net (fo=3, routed)           0.963     6.504    game_clk/counter_reg_n_0_[20]
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.628 f  game_clk/counter[23]_i_2/O
                         net (fo=1, routed)           0.802     7.430    game_clk/counter[23]_i_2_n_0
    SLICE_X30Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.554 r  game_clk/counter[23]_i_1/O
                         net (fo=24, routed)          1.098     8.652    game_clk/counter[23]_i_1_n_0
    SLICE_X31Y41         FDRE                                         r  game_clk/counter_reg[20]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.444    14.785    game_clk/CLK
    SLICE_X31Y41         FDRE                                         r  game_clk/counter_reg[20]/C
                         clock pessimism              0.300    15.085    
                         clock uncertainty           -0.035    15.050    
    SLICE_X31Y41         FDRE (Setup_fdre_C_R)       -0.429    14.621    game_clk/counter_reg[20]
  -------------------------------------------------------------------
                         required time                         14.621    
                         arrival time                          -8.652    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.828ns (23.524%)  route 2.692ns (76.477%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.633     5.154    seg_clk/CLK
    SLICE_X62Y35         FDRE                                         r  seg_clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  seg_clk/counter_reg[5]/Q
                         net (fo=3, routed)           1.100     6.710    seg_clk/counter_reg_n_0_[5]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124     6.834 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.405     7.239    seg_clk/counter[16]_i_4_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.363 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.296     7.660    seg_clk/counter[16]_i_2_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.784 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.890     8.674    seg_clk/counter[16]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  seg_clk/counter_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.513    14.854    seg_clk/CLK
    SLICE_X62Y34         FDRE                                         r  seg_clk/counter_reg[1]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y34         FDRE (Setup_fdre_C_R)       -0.429    14.664    seg_clk/counter_reg[1]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.828ns (23.524%)  route 2.692ns (76.477%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.633     5.154    seg_clk/CLK
    SLICE_X62Y35         FDRE                                         r  seg_clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  seg_clk/counter_reg[5]/Q
                         net (fo=3, routed)           1.100     6.710    seg_clk/counter_reg_n_0_[5]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124     6.834 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.405     7.239    seg_clk/counter[16]_i_4_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.363 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.296     7.660    seg_clk/counter[16]_i_2_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.784 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.890     8.674    seg_clk/counter[16]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  seg_clk/counter_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.513    14.854    seg_clk/CLK
    SLICE_X62Y34         FDRE                                         r  seg_clk/counter_reg[2]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y34         FDRE (Setup_fdre_C_R)       -0.429    14.664    seg_clk/counter_reg[2]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.828ns (23.524%)  route 2.692ns (76.477%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.633     5.154    seg_clk/CLK
    SLICE_X62Y35         FDRE                                         r  seg_clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  seg_clk/counter_reg[5]/Q
                         net (fo=3, routed)           1.100     6.710    seg_clk/counter_reg_n_0_[5]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124     6.834 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.405     7.239    seg_clk/counter[16]_i_4_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.363 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.296     7.660    seg_clk/counter[16]_i_2_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.784 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.890     8.674    seg_clk/counter[16]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  seg_clk/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.513    14.854    seg_clk/CLK
    SLICE_X62Y34         FDRE                                         r  seg_clk/counter_reg[3]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y34         FDRE (Setup_fdre_C_R)       -0.429    14.664    seg_clk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.990ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.520ns  (logic 0.828ns (23.524%)  route 2.692ns (76.477%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.633     5.154    seg_clk/CLK
    SLICE_X62Y35         FDRE                                         r  seg_clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  seg_clk/counter_reg[5]/Q
                         net (fo=3, routed)           1.100     6.710    seg_clk/counter_reg_n_0_[5]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124     6.834 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.405     7.239    seg_clk/counter[16]_i_4_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.363 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.296     7.660    seg_clk/counter[16]_i_2_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.784 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.890     8.674    seg_clk/counter[16]_i_1_n_0
    SLICE_X62Y34         FDRE                                         r  seg_clk/counter_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.513    14.854    seg_clk/CLK
    SLICE_X62Y34         FDRE                                         r  seg_clk/counter_reg[4]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X62Y34         FDRE (Setup_fdre_C_R)       -0.429    14.664    seg_clk/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.674    
  -------------------------------------------------------------------
                         slack                                  5.990    

Slack (MET) :             5.994ns  (required time - arrival time)
  Source:                 seg_clk/counter_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_clk/counter_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.516ns  (logic 0.828ns (23.553%)  route 2.688ns (76.447%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.854ns = ( 14.854 - 10.000 ) 
    Source Clock Delay      (SCD):    5.154ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.633     5.154    seg_clk/CLK
    SLICE_X62Y35         FDRE                                         r  seg_clk/counter_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y35         FDRE (Prop_fdre_C_Q)         0.456     5.610 f  seg_clk/counter_reg[5]/Q
                         net (fo=3, routed)           1.100     6.710    seg_clk/counter_reg_n_0_[5]
    SLICE_X63Y35         LUT6 (Prop_lut6_I2_O)        0.124     6.834 r  seg_clk/counter[16]_i_4/O
                         net (fo=1, routed)           0.405     7.239    seg_clk/counter[16]_i_4_n_0
    SLICE_X63Y34         LUT6 (Prop_lut6_I5_O)        0.124     7.363 r  seg_clk/counter[16]_i_2/O
                         net (fo=1, routed)           0.296     7.660    seg_clk/counter[16]_i_2_n_0
    SLICE_X63Y36         LUT6 (Prop_lut6_I0_O)        0.124     7.784 r  seg_clk/counter[16]_i_1/O
                         net (fo=17, routed)          0.886     8.670    seg_clk/counter[16]_i_1_n_0
    SLICE_X63Y34         FDRE                                         r  seg_clk/counter_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.513    14.854    seg_clk/CLK
    SLICE_X63Y34         FDRE                                         r  seg_clk/counter_reg[0]/C
                         clock pessimism              0.274    15.128    
                         clock uncertainty           -0.035    15.093    
    SLICE_X63Y34         FDRE (Setup_fdre_C_R)       -0.429    14.664    seg_clk/counter_reg[0]
  -------------------------------------------------------------------
                         required time                         14.664    
                         arrival time                          -8.670    
  -------------------------------------------------------------------
                         slack                                  5.994    

Slack (MET) :             6.110ns  (required time - arrival time)
  Source:                 game_clk/counter_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.399ns  (logic 0.704ns (20.711%)  route 2.695ns (79.289%))
  Logic Levels:           2  (LUT4=1 LUT6=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.564     5.085    game_clk/CLK
    SLICE_X31Y41         FDRE                                         r  game_clk/counter_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.456     5.541 r  game_clk/counter_reg[20]/Q
                         net (fo=3, routed)           0.963     6.504    game_clk/counter_reg_n_0_[20]
    SLICE_X30Y39         LUT6 (Prop_lut6_I1_O)        0.124     6.628 f  game_clk/counter[23]_i_2/O
                         net (fo=1, routed)           0.802     7.430    game_clk/counter[23]_i_2_n_0
    SLICE_X30Y38         LUT4 (Prop_lut4_I0_O)        0.124     7.554 r  game_clk/counter[23]_i_1/O
                         net (fo=24, routed)          0.931     8.484    game_clk/counter[23]_i_1_n_0
    SLICE_X31Y40         FDRE                                         r  game_clk/counter_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.443    14.784    game_clk/CLK
    SLICE_X31Y40         FDRE                                         r  game_clk/counter_reg[13]/C
                         clock pessimism              0.275    15.059    
                         clock uncertainty           -0.035    15.024    
    SLICE_X31Y40         FDRE (Setup_fdre_C_R)       -0.429    14.595    game_clk/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         14.595    
                         arrival time                          -8.484    
  -------------------------------------------------------------------
                         slack                                  6.110    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 db_up/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_up/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.325ns  (logic 0.141ns (43.381%)  route 0.184ns (56.619%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.476    db_up/CLK
    SLICE_X0Y39          FDRE                                         r  db_up/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  db_up/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.184     1.801    db_up/shift_reg[0]
    SLICE_X0Y42          FDRE                                         r  db_up/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     1.992    db_up/CLK
    SLICE_X0Y42          FDRE                                         r  db_up/shift_reg_reg[1]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.070     1.563    db_up/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 db_right/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_right/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.328ns  (logic 0.141ns (42.957%)  route 0.187ns (57.043%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.477    db_right/CLK
    SLICE_X1Y42          FDRE                                         r  db_right/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  db_right/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.187     1.805    db_right/shift_reg[0]
    SLICE_X0Y42          FDRE                                         r  db_right/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     1.992    db_right/CLK
    SLICE_X0Y42          FDRE                                         r  db_right/shift_reg_reg[1]/C
                         clock pessimism             -0.502     1.490    
    SLICE_X0Y42          FDRE (Hold_fdre_C_D)         0.070     1.560    db_right/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.805    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.249ns  (arrival time - required time)
  Source:                 db_down/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_down/shift_reg_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.141ns (41.944%)  route 0.195ns (58.056%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.476    db_down/CLK
    SLICE_X0Y39          FDRE                                         r  db_down/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  db_down/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.195     1.812    db_down/shift_reg[0]
    SLICE_X0Y41          FDRE                                         r  db_down/shift_reg_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     1.992    db_down/CLK
    SLICE_X0Y41          FDRE                                         r  db_down/shift_reg_reg[1]/C
                         clock pessimism             -0.499     1.493    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.070     1.563    db_down/shift_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.563    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.249    

Slack (MET) :             0.260ns  (arrival time - required time)
  Source:                 db_down/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_down/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.141ns (43.208%)  route 0.185ns (56.792%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.477    db_down/CLK
    SLICE_X0Y41          FDRE                                         r  db_down/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  db_down/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.185     1.803    db_down/shift_reg[1]
    SLICE_X0Y41          FDRE                                         r  db_down/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     1.992    db_down/CLK
    SLICE_X0Y41          FDRE                                         r  db_down/shift_reg_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.066     1.543    db_down/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.260    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 db_left/shift_reg_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db_left/shift_reg_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.335ns  (logic 0.141ns (42.126%)  route 0.194ns (57.874%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    1.477ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.477    db_left/CLK
    SLICE_X0Y41          FDRE                                         r  db_left/shift_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  db_left/shift_reg_reg[1]/Q
                         net (fo=2, routed)           0.194     1.812    db_left/shift_reg[1]
    SLICE_X0Y41          FDRE                                         r  db_left/shift_reg_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     1.992    db_left/CLK
    SLICE_X0Y41          FDRE                                         r  db_left/shift_reg_reg[2]/C
                         clock pessimism             -0.515     1.477    
    SLICE_X0Y41          FDRE (Hold_fdre_C_D)         0.072     1.549    db_left/shift_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.812    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 game_clk/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.249ns (67.612%)  route 0.119ns (32.388%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.560     1.443    game_clk/CLK
    SLICE_X31Y37         FDRE                                         r  game_clk/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  game_clk/counter_reg[4]/Q
                         net (fo=2, routed)           0.119     1.703    game_clk/counter_reg_n_0_[4]
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.811 r  game_clk/counter0_carry/O[3]
                         net (fo=1, routed)           0.000     1.811    game_clk/counter0_carry_n_4
    SLICE_X31Y37         FDRE                                         r  game_clk/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.828     1.955    game_clk/CLK
    SLICE_X31Y37         FDRE                                         r  game_clk/counter_reg[4]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    game_clk/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.811    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 game_clk/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.249ns (67.424%)  route 0.120ns (32.576%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.444ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.561     1.444    game_clk/CLK
    SLICE_X31Y38         FDRE                                         r  game_clk/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y38         FDRE (Prop_fdre_C_Q)         0.141     1.585 r  game_clk/counter_reg[8]/Q
                         net (fo=3, routed)           0.120     1.705    game_clk/counter_reg_n_0_[8]
    SLICE_X31Y38         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.813 r  game_clk/counter0_carry__0/O[3]
                         net (fo=1, routed)           0.000     1.813    game_clk/counter0_carry__0_n_4
    SLICE_X31Y38         FDRE                                         r  game_clk/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.830     1.957    game_clk/CLK
    SLICE_X31Y38         FDRE                                         r  game_clk/counter_reg[8]/C
                         clock pessimism             -0.513     1.444    
    SLICE_X31Y38         FDRE (Hold_fdre_C_D)         0.105     1.549    game_clk/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.549    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 game_clk/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.585%)  route 0.121ns (32.415%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.443ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.560     1.443    game_clk/CLK
    SLICE_X31Y37         FDRE                                         r  game_clk/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y37         FDRE (Prop_fdre_C_Q)         0.141     1.584 r  game_clk/counter_reg[3]/Q
                         net (fo=2, routed)           0.121     1.705    game_clk/counter_reg_n_0_[3]
    SLICE_X31Y37         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.816 r  game_clk/counter0_carry/O[2]
                         net (fo=1, routed)           0.000     1.816    game_clk/counter0_carry_n_5
    SLICE_X31Y37         FDRE                                         r  game_clk/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.828     1.955    game_clk/CLK
    SLICE_X31Y37         FDRE                                         r  game_clk/counter_reg[3]/C
                         clock pessimism             -0.512     1.443    
    SLICE_X31Y37         FDRE (Hold_fdre_C_D)         0.105     1.548    game_clk/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.548    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 game_clk/counter_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.445    game_clk/CLK
    SLICE_X31Y40         FDRE                                         r  game_clk/counter_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y40         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  game_clk/counter_reg[13]/Q
                         net (fo=3, routed)           0.117     1.703    game_clk/counter_reg_n_0_[13]
    SLICE_X31Y40         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  game_clk/counter0_carry__2/O[0]
                         net (fo=1, routed)           0.000     1.818    game_clk/counter0_carry__2_n_7
    SLICE_X31Y40         FDRE                                         r  game_clk/counter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.831     1.958    game_clk/CLK
    SLICE_X31Y40         FDRE                                         r  game_clk/counter_reg[13]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X31Y40         FDRE (Hold_fdre_C_D)         0.105     1.550    game_clk/counter_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 game_clk/counter_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game_clk/counter_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.256ns (68.576%)  route 0.117ns (31.424%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.562     1.445    game_clk/CLK
    SLICE_X31Y41         FDRE                                         r  game_clk/counter_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     1.586 r  game_clk/counter_reg[17]/Q
                         net (fo=3, routed)           0.117     1.703    game_clk/counter_reg_n_0_[17]
    SLICE_X31Y41         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.818 r  game_clk/counter0_carry__3/O[0]
                         net (fo=1, routed)           0.000     1.818    game_clk/counter0_carry__3_n_7
    SLICE_X31Y41         FDRE                                         r  game_clk/counter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.831     1.958    game_clk/CLK
    SLICE_X31Y41         FDRE                                         r  game_clk/counter_reg[17]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X31Y41         FDRE (Hold_fdre_C_D)         0.105     1.550    game_clk/counter_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.550    
                         arrival time                           1.818    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39    db_down/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41    db_down/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41    db_down/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y39    db_left/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41    db_left/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y41    db_left/shift_reg_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y42    db_right/shift_reg_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y42    db_right/shift_reg_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y42    db_right/shift_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    db_down/shift_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    db_down/shift_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    db_down/shift_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    db_down/shift_reg_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    db_down/shift_reg_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    db_down/shift_reg_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    db_left/shift_reg_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    db_left/shift_reg_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    db_left/shift_reg_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    db_left/shift_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    db_down/shift_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    db_down/shift_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    db_down/shift_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    db_down/shift_reg_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    db_down/shift_reg_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    db_down/shift_reg_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    db_left/shift_reg_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y39    db_left/shift_reg_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    db_left/shift_reg_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y41    db_left/shift_reg_reg[1]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          2089 Endpoints
Min Delay          2089 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/gm_memory_reg[16][4][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[12][8][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.593ns  (logic 15.567ns (27.029%)  route 42.026ns (72.971%))
  Logic Levels:           49  (CARRY4=23 FDRE=1 LUT1=14 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE                         0.000     0.000 r  game/gm_memory_reg[16][4][3]/C
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  game/gm_memory_reg[16][4][3]/Q
                         net (fo=12, routed)          4.491     4.969    game/gm_memory_reg_n_0_[16][4][3]
    SLICE_X10Y67         LUT4 (Prop_lut4_I2_O)        0.301     5.270 r  game/gm_memory[16][1][3]_i_57/O
                         net (fo=2, routed)           1.291     6.561    game/gm_memory[16][1][3]_i_57_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     6.685 f  game/gm_memory[16][1][3]_i_30/O
                         net (fo=1, routed)           0.161     6.846    game/gm_memory[16][1][3]_i_30_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     6.970 r  game/gm_memory[16][1][3]_i_10/O
                         net (fo=45, routed)          1.678     8.648    game/gm_memory[16][1][3]_i_10_n_0
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.150     8.798 r  game/gm_score0_i_46/O
                         net (fo=83, routed)          2.452    11.249    game/gm_score0_i_46_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I0_O)        0.332    11.581 r  game/gm_memory[15][6][3]_i_73/O
                         net (fo=1, routed)           0.000    11.581    game/gm_memory[15][6][3]_i_73_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.221 f  game/gm_memory_reg[15][6][3]_i_37/O[3]
                         net (fo=30, routed)          0.888    13.109    game/gm_memory_reg[15][6][3]_i_37_n_4
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.306    13.415 r  game/gm_memory[12][0][3]_i_37/O
                         net (fo=1, routed)           0.000    13.415    game/gm_memory[12][0][3]_i_37_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.663 f  game/gm_memory_reg[12][0][3]_i_17/O[3]
                         net (fo=21, routed)          0.845    14.508    game/gm_memory_reg[12][0][3]_i_17_n_4
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.306    14.814 r  game/gm_memory[15][1][3]_i_150/O
                         net (fo=1, routed)           0.000    14.814    game/gm_memory[15][1][3]_i_150_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.069 f  game/gm_memory_reg[15][1][3]_i_55/O[3]
                         net (fo=21, routed)          1.216    16.284    game/gm_memory_reg[15][1][3]_i_55_n_4
    SLICE_X47Y53         LUT1 (Prop_lut1_I0_O)        0.307    16.591 r  game/gm_memory[14][1][3]_i_63/O
                         net (fo=1, routed)           0.000    16.591    game/gm_memory[14][1][3]_i_63_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.839 f  game/gm_memory_reg[14][1][3]_i_33/O[3]
                         net (fo=20, routed)          1.249    18.088    game/gm_memory_reg[14][1][3]_i_33_n_4
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.306    18.394 r  game/gm_memory[16][2][3]_i_74/O
                         net (fo=1, routed)           0.000    18.394    game/gm_memory[16][2][3]_i_74_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.770 r  game/gm_memory_reg[16][2][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.770    game/gm_memory_reg[16][2][3]_i_45_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.093 f  game/gm_memory_reg[17][1][3]_i_77/O[1]
                         net (fo=16, routed)          1.485    20.578    game/gm_memory_reg[17][1][3]_i_77_n_6
    SLICE_X54Y52         LUT1 (Prop_lut1_I0_O)        0.306    20.884 r  game/gm_memory[15][1][3]_i_239/O
                         net (fo=1, routed)           0.000    20.884    game/gm_memory[15][1][3]_i_239_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.114 f  game/gm_memory_reg[15][1][3]_i_129/O[1]
                         net (fo=20, routed)          1.995    23.109    game/gm_memory_reg[15][1][3]_i_129_n_6
    SLICE_X59Y50         LUT1 (Prop_lut1_I0_O)        0.306    23.415 r  game/gm_memory[18][8][3]_i_35/O
                         net (fo=1, routed)           0.000    23.415    game/gm_memory[18][8][3]_i_35_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.995 f  game/gm_memory_reg[18][8][3]_i_25/O[2]
                         net (fo=23, routed)          1.788    25.783    game/gm_memory_reg[18][8][3]_i_25_n_5
    SLICE_X61Y52         LUT1 (Prop_lut1_I0_O)        0.302    26.085 r  game/gm_memory[14][2][3]_i_39/O
                         net (fo=1, routed)           0.000    26.085    game/gm_memory[14][2][3]_i_39_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.483 r  game/gm_memory_reg[14][2][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.483    game/gm_memory_reg[14][2][3]_i_28_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.597 r  game/gm_memory_reg[15][6][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    26.597    game/gm_memory_reg[15][6][3]_i_100_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.910 f  game/gm_memory_reg[15][6][3]_i_99/O[3]
                         net (fo=5, routed)           1.204    28.115    game/gm_memory_reg[15][6][3]_i_99_n_4
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.306    28.421 r  game/gm_memory[12][1][3]_i_77/O
                         net (fo=1, routed)           0.000    28.421    game/gm_memory[12][1][3]_i_77_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.797 r  game/gm_memory_reg[12][1][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.797    game/gm_memory_reg[12][1][3]_i_47_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.120 f  game/gm_memory_reg[12][1][3]_i_43/O[1]
                         net (fo=8, routed)           1.744    30.863    game/gm_memory_reg[12][1][3]_i_43_n_6
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.306    31.169 r  game/gm_memory[15][1][3]_i_285/O
                         net (fo=1, routed)           0.000    31.169    game/gm_memory[15][1][3]_i_285_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.749 f  game/gm_memory_reg[15][1][3]_i_226/O[2]
                         net (fo=8, routed)           1.433    33.182    game/gm_memory_reg[15][1][3]_i_226_n_5
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.302    33.484 r  game/gm_memory[14][1][3]_i_104/O
                         net (fo=1, routed)           0.000    33.484    game/gm_memory[14][1][3]_i_104_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    33.836 f  game/gm_memory_reg[14][1][3]_i_85/O[3]
                         net (fo=8, routed)           1.721    35.557    game/gm_memory_reg[14][1][3]_i_85_n_4
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.307    35.864 r  game/gm_memory[17][2][2]_i_39/O
                         net (fo=1, routed)           0.000    35.864    game/gm_memory[17][2][2]_i_39_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.265 r  game/gm_memory_reg[17][2][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.265    game/gm_memory_reg[17][2][2]_i_24_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.578 f  game/gm_memory_reg[17][2][2]_i_29/O[3]
                         net (fo=6, routed)           1.930    38.508    game/gm_memory_reg[17][2][2]_i_29_n_4
    SLICE_X63Y79         LUT1 (Prop_lut1_I0_O)        0.306    38.814 r  game/gm_memory[17][2][2]_i_30/O
                         net (fo=1, routed)           0.000    38.814    game/gm_memory[17][2][2]_i_30_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.215 r  game/gm_memory_reg[17][2][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    39.215    game/gm_memory_reg[17][2][2]_i_16_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.549 f  game/gm_memory_reg[1][0][3]_i_12/O[1]
                         net (fo=8, routed)           1.136    40.685    game/gm_memory_reg[1][0][3]_i_12_n_6
    SLICE_X61Y78         LUT1 (Prop_lut1_I0_O)        0.303    40.988 r  game/gm_memory[15][1][3]_i_205/O
                         net (fo=1, routed)           0.000    40.988    game/gm_memory[15][1][3]_i_205_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.538 r  game/gm_memory_reg[15][1][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    41.538    game/gm_memory_reg[15][1][3]_i_91_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.872 f  game/gm_memory_reg[15][1][3]_i_89/O[1]
                         net (fo=7, routed)           0.997    42.868    game/gm_memory_reg[15][1][3]_i_89_n_6
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.303    43.172 r  game/gm_memory[0][0][3]_i_24/O
                         net (fo=1, routed)           0.000    43.172    game/gm_memory[0][0][3]_i_24_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.812 f  game/gm_memory_reg[0][0][3]_i_12/O[3]
                         net (fo=38, routed)          2.322    46.134    game/gm_memory_reg[0][0][3]_i_12_n_4
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.306    46.440 r  game/gm_memory[12][1][3]_i_39/O
                         net (fo=1, routed)           0.000    46.440    game/gm_memory[12][1][3]_i_39_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    46.754 r  game/gm_memory_reg[12][1][3]_i_21/CO[2]
                         net (fo=41, routed)          1.118    47.871    game/gm_memory_reg[12][1][3]_i_21_n_1
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.313    48.184 r  game/gm_memory[12][0][3]_i_46/O
                         net (fo=1, routed)           0.433    48.617    game/gm_memory[12][0][3]_i_46_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124    48.741 r  game/gm_memory[12][0][3]_i_21/O
                         net (fo=1, routed)           0.851    49.592    game/gm_memory[12][0][3]_i_21_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I0_O)        0.124    49.716 r  game/gm_memory[12][0][3]_i_5/O
                         net (fo=10, routed)          3.396    53.112    game/gm_memory[12][0][3]_i_5_n_0
    SLICE_X40Y116        LUT6 (Prop_lut6_I0_O)        0.124    53.236 r  game/gm_memory[12][8][3]_i_4/O
                         net (fo=1, routed)           2.403    55.639    game/gm_memory[12][8][3]_i_4_n_0
    SLICE_X43Y76         LUT4 (Prop_lut4_I1_O)        0.152    55.791 r  game/gm_memory[12][8][3]_i_2/O
                         net (fo=4, routed)           1.802    57.593    game/gm_memory[12][8][3]_i_2_n_0
    SLICE_X41Y42         FDRE                                         r  game/gm_memory_reg[12][8][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[16][4][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[12][8][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.404ns  (logic 15.567ns (27.119%)  route 41.837ns (72.881%))
  Logic Levels:           49  (CARRY4=23 FDRE=1 LUT1=14 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE                         0.000     0.000 r  game/gm_memory_reg[16][4][3]/C
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  game/gm_memory_reg[16][4][3]/Q
                         net (fo=12, routed)          4.491     4.969    game/gm_memory_reg_n_0_[16][4][3]
    SLICE_X10Y67         LUT4 (Prop_lut4_I2_O)        0.301     5.270 r  game/gm_memory[16][1][3]_i_57/O
                         net (fo=2, routed)           1.291     6.561    game/gm_memory[16][1][3]_i_57_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     6.685 f  game/gm_memory[16][1][3]_i_30/O
                         net (fo=1, routed)           0.161     6.846    game/gm_memory[16][1][3]_i_30_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     6.970 r  game/gm_memory[16][1][3]_i_10/O
                         net (fo=45, routed)          1.678     8.648    game/gm_memory[16][1][3]_i_10_n_0
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.150     8.798 r  game/gm_score0_i_46/O
                         net (fo=83, routed)          2.452    11.249    game/gm_score0_i_46_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I0_O)        0.332    11.581 r  game/gm_memory[15][6][3]_i_73/O
                         net (fo=1, routed)           0.000    11.581    game/gm_memory[15][6][3]_i_73_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.221 f  game/gm_memory_reg[15][6][3]_i_37/O[3]
                         net (fo=30, routed)          0.888    13.109    game/gm_memory_reg[15][6][3]_i_37_n_4
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.306    13.415 r  game/gm_memory[12][0][3]_i_37/O
                         net (fo=1, routed)           0.000    13.415    game/gm_memory[12][0][3]_i_37_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.663 f  game/gm_memory_reg[12][0][3]_i_17/O[3]
                         net (fo=21, routed)          0.845    14.508    game/gm_memory_reg[12][0][3]_i_17_n_4
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.306    14.814 r  game/gm_memory[15][1][3]_i_150/O
                         net (fo=1, routed)           0.000    14.814    game/gm_memory[15][1][3]_i_150_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.069 f  game/gm_memory_reg[15][1][3]_i_55/O[3]
                         net (fo=21, routed)          1.216    16.284    game/gm_memory_reg[15][1][3]_i_55_n_4
    SLICE_X47Y53         LUT1 (Prop_lut1_I0_O)        0.307    16.591 r  game/gm_memory[14][1][3]_i_63/O
                         net (fo=1, routed)           0.000    16.591    game/gm_memory[14][1][3]_i_63_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.839 f  game/gm_memory_reg[14][1][3]_i_33/O[3]
                         net (fo=20, routed)          1.249    18.088    game/gm_memory_reg[14][1][3]_i_33_n_4
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.306    18.394 r  game/gm_memory[16][2][3]_i_74/O
                         net (fo=1, routed)           0.000    18.394    game/gm_memory[16][2][3]_i_74_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.770 r  game/gm_memory_reg[16][2][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.770    game/gm_memory_reg[16][2][3]_i_45_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.093 f  game/gm_memory_reg[17][1][3]_i_77/O[1]
                         net (fo=16, routed)          1.485    20.578    game/gm_memory_reg[17][1][3]_i_77_n_6
    SLICE_X54Y52         LUT1 (Prop_lut1_I0_O)        0.306    20.884 r  game/gm_memory[15][1][3]_i_239/O
                         net (fo=1, routed)           0.000    20.884    game/gm_memory[15][1][3]_i_239_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.114 f  game/gm_memory_reg[15][1][3]_i_129/O[1]
                         net (fo=20, routed)          1.995    23.109    game/gm_memory_reg[15][1][3]_i_129_n_6
    SLICE_X59Y50         LUT1 (Prop_lut1_I0_O)        0.306    23.415 r  game/gm_memory[18][8][3]_i_35/O
                         net (fo=1, routed)           0.000    23.415    game/gm_memory[18][8][3]_i_35_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.995 f  game/gm_memory_reg[18][8][3]_i_25/O[2]
                         net (fo=23, routed)          1.788    25.783    game/gm_memory_reg[18][8][3]_i_25_n_5
    SLICE_X61Y52         LUT1 (Prop_lut1_I0_O)        0.302    26.085 r  game/gm_memory[14][2][3]_i_39/O
                         net (fo=1, routed)           0.000    26.085    game/gm_memory[14][2][3]_i_39_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.483 r  game/gm_memory_reg[14][2][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.483    game/gm_memory_reg[14][2][3]_i_28_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.597 r  game/gm_memory_reg[15][6][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    26.597    game/gm_memory_reg[15][6][3]_i_100_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.910 f  game/gm_memory_reg[15][6][3]_i_99/O[3]
                         net (fo=5, routed)           1.204    28.115    game/gm_memory_reg[15][6][3]_i_99_n_4
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.306    28.421 r  game/gm_memory[12][1][3]_i_77/O
                         net (fo=1, routed)           0.000    28.421    game/gm_memory[12][1][3]_i_77_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.797 r  game/gm_memory_reg[12][1][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.797    game/gm_memory_reg[12][1][3]_i_47_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.120 f  game/gm_memory_reg[12][1][3]_i_43/O[1]
                         net (fo=8, routed)           1.744    30.863    game/gm_memory_reg[12][1][3]_i_43_n_6
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.306    31.169 r  game/gm_memory[15][1][3]_i_285/O
                         net (fo=1, routed)           0.000    31.169    game/gm_memory[15][1][3]_i_285_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.749 f  game/gm_memory_reg[15][1][3]_i_226/O[2]
                         net (fo=8, routed)           1.433    33.182    game/gm_memory_reg[15][1][3]_i_226_n_5
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.302    33.484 r  game/gm_memory[14][1][3]_i_104/O
                         net (fo=1, routed)           0.000    33.484    game/gm_memory[14][1][3]_i_104_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    33.836 f  game/gm_memory_reg[14][1][3]_i_85/O[3]
                         net (fo=8, routed)           1.721    35.557    game/gm_memory_reg[14][1][3]_i_85_n_4
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.307    35.864 r  game/gm_memory[17][2][2]_i_39/O
                         net (fo=1, routed)           0.000    35.864    game/gm_memory[17][2][2]_i_39_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.265 r  game/gm_memory_reg[17][2][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.265    game/gm_memory_reg[17][2][2]_i_24_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.578 f  game/gm_memory_reg[17][2][2]_i_29/O[3]
                         net (fo=6, routed)           1.930    38.508    game/gm_memory_reg[17][2][2]_i_29_n_4
    SLICE_X63Y79         LUT1 (Prop_lut1_I0_O)        0.306    38.814 r  game/gm_memory[17][2][2]_i_30/O
                         net (fo=1, routed)           0.000    38.814    game/gm_memory[17][2][2]_i_30_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.215 r  game/gm_memory_reg[17][2][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    39.215    game/gm_memory_reg[17][2][2]_i_16_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.549 f  game/gm_memory_reg[1][0][3]_i_12/O[1]
                         net (fo=8, routed)           1.136    40.685    game/gm_memory_reg[1][0][3]_i_12_n_6
    SLICE_X61Y78         LUT1 (Prop_lut1_I0_O)        0.303    40.988 r  game/gm_memory[15][1][3]_i_205/O
                         net (fo=1, routed)           0.000    40.988    game/gm_memory[15][1][3]_i_205_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.538 r  game/gm_memory_reg[15][1][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    41.538    game/gm_memory_reg[15][1][3]_i_91_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.872 f  game/gm_memory_reg[15][1][3]_i_89/O[1]
                         net (fo=7, routed)           0.997    42.868    game/gm_memory_reg[15][1][3]_i_89_n_6
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.303    43.172 r  game/gm_memory[0][0][3]_i_24/O
                         net (fo=1, routed)           0.000    43.172    game/gm_memory[0][0][3]_i_24_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.812 f  game/gm_memory_reg[0][0][3]_i_12/O[3]
                         net (fo=38, routed)          2.322    46.134    game/gm_memory_reg[0][0][3]_i_12_n_4
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.306    46.440 r  game/gm_memory[12][1][3]_i_39/O
                         net (fo=1, routed)           0.000    46.440    game/gm_memory[12][1][3]_i_39_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    46.754 r  game/gm_memory_reg[12][1][3]_i_21/CO[2]
                         net (fo=41, routed)          1.118    47.871    game/gm_memory_reg[12][1][3]_i_21_n_1
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.313    48.184 r  game/gm_memory[12][0][3]_i_46/O
                         net (fo=1, routed)           0.433    48.617    game/gm_memory[12][0][3]_i_46_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124    48.741 r  game/gm_memory[12][0][3]_i_21/O
                         net (fo=1, routed)           0.851    49.592    game/gm_memory[12][0][3]_i_21_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I0_O)        0.124    49.716 r  game/gm_memory[12][0][3]_i_5/O
                         net (fo=10, routed)          3.396    53.112    game/gm_memory[12][0][3]_i_5_n_0
    SLICE_X40Y116        LUT6 (Prop_lut6_I0_O)        0.124    53.236 r  game/gm_memory[12][8][3]_i_4/O
                         net (fo=1, routed)           2.403    55.639    game/gm_memory[12][8][3]_i_4_n_0
    SLICE_X43Y76         LUT4 (Prop_lut4_I1_O)        0.152    55.791 r  game/gm_memory[12][8][3]_i_2/O
                         net (fo=4, routed)           1.613    57.404    game/gm_memory[12][8][3]_i_2_n_0
    SLICE_X40Y42         FDRE                                         r  game/gm_memory_reg[12][8][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[16][4][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[12][8][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.404ns  (logic 15.567ns (27.119%)  route 41.837ns (72.881%))
  Logic Levels:           49  (CARRY4=23 FDRE=1 LUT1=14 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE                         0.000     0.000 r  game/gm_memory_reg[16][4][3]/C
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  game/gm_memory_reg[16][4][3]/Q
                         net (fo=12, routed)          4.491     4.969    game/gm_memory_reg_n_0_[16][4][3]
    SLICE_X10Y67         LUT4 (Prop_lut4_I2_O)        0.301     5.270 r  game/gm_memory[16][1][3]_i_57/O
                         net (fo=2, routed)           1.291     6.561    game/gm_memory[16][1][3]_i_57_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     6.685 f  game/gm_memory[16][1][3]_i_30/O
                         net (fo=1, routed)           0.161     6.846    game/gm_memory[16][1][3]_i_30_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     6.970 r  game/gm_memory[16][1][3]_i_10/O
                         net (fo=45, routed)          1.678     8.648    game/gm_memory[16][1][3]_i_10_n_0
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.150     8.798 r  game/gm_score0_i_46/O
                         net (fo=83, routed)          2.452    11.249    game/gm_score0_i_46_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I0_O)        0.332    11.581 r  game/gm_memory[15][6][3]_i_73/O
                         net (fo=1, routed)           0.000    11.581    game/gm_memory[15][6][3]_i_73_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.221 f  game/gm_memory_reg[15][6][3]_i_37/O[3]
                         net (fo=30, routed)          0.888    13.109    game/gm_memory_reg[15][6][3]_i_37_n_4
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.306    13.415 r  game/gm_memory[12][0][3]_i_37/O
                         net (fo=1, routed)           0.000    13.415    game/gm_memory[12][0][3]_i_37_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.663 f  game/gm_memory_reg[12][0][3]_i_17/O[3]
                         net (fo=21, routed)          0.845    14.508    game/gm_memory_reg[12][0][3]_i_17_n_4
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.306    14.814 r  game/gm_memory[15][1][3]_i_150/O
                         net (fo=1, routed)           0.000    14.814    game/gm_memory[15][1][3]_i_150_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.069 f  game/gm_memory_reg[15][1][3]_i_55/O[3]
                         net (fo=21, routed)          1.216    16.284    game/gm_memory_reg[15][1][3]_i_55_n_4
    SLICE_X47Y53         LUT1 (Prop_lut1_I0_O)        0.307    16.591 r  game/gm_memory[14][1][3]_i_63/O
                         net (fo=1, routed)           0.000    16.591    game/gm_memory[14][1][3]_i_63_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.839 f  game/gm_memory_reg[14][1][3]_i_33/O[3]
                         net (fo=20, routed)          1.249    18.088    game/gm_memory_reg[14][1][3]_i_33_n_4
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.306    18.394 r  game/gm_memory[16][2][3]_i_74/O
                         net (fo=1, routed)           0.000    18.394    game/gm_memory[16][2][3]_i_74_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.770 r  game/gm_memory_reg[16][2][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.770    game/gm_memory_reg[16][2][3]_i_45_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.093 f  game/gm_memory_reg[17][1][3]_i_77/O[1]
                         net (fo=16, routed)          1.485    20.578    game/gm_memory_reg[17][1][3]_i_77_n_6
    SLICE_X54Y52         LUT1 (Prop_lut1_I0_O)        0.306    20.884 r  game/gm_memory[15][1][3]_i_239/O
                         net (fo=1, routed)           0.000    20.884    game/gm_memory[15][1][3]_i_239_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.114 f  game/gm_memory_reg[15][1][3]_i_129/O[1]
                         net (fo=20, routed)          1.995    23.109    game/gm_memory_reg[15][1][3]_i_129_n_6
    SLICE_X59Y50         LUT1 (Prop_lut1_I0_O)        0.306    23.415 r  game/gm_memory[18][8][3]_i_35/O
                         net (fo=1, routed)           0.000    23.415    game/gm_memory[18][8][3]_i_35_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.995 f  game/gm_memory_reg[18][8][3]_i_25/O[2]
                         net (fo=23, routed)          1.788    25.783    game/gm_memory_reg[18][8][3]_i_25_n_5
    SLICE_X61Y52         LUT1 (Prop_lut1_I0_O)        0.302    26.085 r  game/gm_memory[14][2][3]_i_39/O
                         net (fo=1, routed)           0.000    26.085    game/gm_memory[14][2][3]_i_39_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.483 r  game/gm_memory_reg[14][2][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.483    game/gm_memory_reg[14][2][3]_i_28_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.597 r  game/gm_memory_reg[15][6][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    26.597    game/gm_memory_reg[15][6][3]_i_100_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.910 f  game/gm_memory_reg[15][6][3]_i_99/O[3]
                         net (fo=5, routed)           1.204    28.115    game/gm_memory_reg[15][6][3]_i_99_n_4
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.306    28.421 r  game/gm_memory[12][1][3]_i_77/O
                         net (fo=1, routed)           0.000    28.421    game/gm_memory[12][1][3]_i_77_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.797 r  game/gm_memory_reg[12][1][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.797    game/gm_memory_reg[12][1][3]_i_47_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.120 f  game/gm_memory_reg[12][1][3]_i_43/O[1]
                         net (fo=8, routed)           1.744    30.863    game/gm_memory_reg[12][1][3]_i_43_n_6
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.306    31.169 r  game/gm_memory[15][1][3]_i_285/O
                         net (fo=1, routed)           0.000    31.169    game/gm_memory[15][1][3]_i_285_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.749 f  game/gm_memory_reg[15][1][3]_i_226/O[2]
                         net (fo=8, routed)           1.433    33.182    game/gm_memory_reg[15][1][3]_i_226_n_5
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.302    33.484 r  game/gm_memory[14][1][3]_i_104/O
                         net (fo=1, routed)           0.000    33.484    game/gm_memory[14][1][3]_i_104_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    33.836 f  game/gm_memory_reg[14][1][3]_i_85/O[3]
                         net (fo=8, routed)           1.721    35.557    game/gm_memory_reg[14][1][3]_i_85_n_4
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.307    35.864 r  game/gm_memory[17][2][2]_i_39/O
                         net (fo=1, routed)           0.000    35.864    game/gm_memory[17][2][2]_i_39_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.265 r  game/gm_memory_reg[17][2][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.265    game/gm_memory_reg[17][2][2]_i_24_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.578 f  game/gm_memory_reg[17][2][2]_i_29/O[3]
                         net (fo=6, routed)           1.930    38.508    game/gm_memory_reg[17][2][2]_i_29_n_4
    SLICE_X63Y79         LUT1 (Prop_lut1_I0_O)        0.306    38.814 r  game/gm_memory[17][2][2]_i_30/O
                         net (fo=1, routed)           0.000    38.814    game/gm_memory[17][2][2]_i_30_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.215 r  game/gm_memory_reg[17][2][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    39.215    game/gm_memory_reg[17][2][2]_i_16_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.549 f  game/gm_memory_reg[1][0][3]_i_12/O[1]
                         net (fo=8, routed)           1.136    40.685    game/gm_memory_reg[1][0][3]_i_12_n_6
    SLICE_X61Y78         LUT1 (Prop_lut1_I0_O)        0.303    40.988 r  game/gm_memory[15][1][3]_i_205/O
                         net (fo=1, routed)           0.000    40.988    game/gm_memory[15][1][3]_i_205_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.538 r  game/gm_memory_reg[15][1][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    41.538    game/gm_memory_reg[15][1][3]_i_91_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.872 f  game/gm_memory_reg[15][1][3]_i_89/O[1]
                         net (fo=7, routed)           0.997    42.868    game/gm_memory_reg[15][1][3]_i_89_n_6
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.303    43.172 r  game/gm_memory[0][0][3]_i_24/O
                         net (fo=1, routed)           0.000    43.172    game/gm_memory[0][0][3]_i_24_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.812 f  game/gm_memory_reg[0][0][3]_i_12/O[3]
                         net (fo=38, routed)          2.322    46.134    game/gm_memory_reg[0][0][3]_i_12_n_4
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.306    46.440 r  game/gm_memory[12][1][3]_i_39/O
                         net (fo=1, routed)           0.000    46.440    game/gm_memory[12][1][3]_i_39_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    46.754 r  game/gm_memory_reg[12][1][3]_i_21/CO[2]
                         net (fo=41, routed)          1.118    47.871    game/gm_memory_reg[12][1][3]_i_21_n_1
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.313    48.184 r  game/gm_memory[12][0][3]_i_46/O
                         net (fo=1, routed)           0.433    48.617    game/gm_memory[12][0][3]_i_46_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124    48.741 r  game/gm_memory[12][0][3]_i_21/O
                         net (fo=1, routed)           0.851    49.592    game/gm_memory[12][0][3]_i_21_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I0_O)        0.124    49.716 r  game/gm_memory[12][0][3]_i_5/O
                         net (fo=10, routed)          3.396    53.112    game/gm_memory[12][0][3]_i_5_n_0
    SLICE_X40Y116        LUT6 (Prop_lut6_I0_O)        0.124    53.236 r  game/gm_memory[12][8][3]_i_4/O
                         net (fo=1, routed)           2.403    55.639    game/gm_memory[12][8][3]_i_4_n_0
    SLICE_X43Y76         LUT4 (Prop_lut4_I1_O)        0.152    55.791 r  game/gm_memory[12][8][3]_i_2/O
                         net (fo=4, routed)           1.613    57.404    game/gm_memory[12][8][3]_i_2_n_0
    SLICE_X40Y42         FDRE                                         r  game/gm_memory_reg[12][8][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[16][4][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[12][8][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.404ns  (logic 15.567ns (27.119%)  route 41.837ns (72.881%))
  Logic Levels:           49  (CARRY4=23 FDRE=1 LUT1=14 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE                         0.000     0.000 r  game/gm_memory_reg[16][4][3]/C
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  game/gm_memory_reg[16][4][3]/Q
                         net (fo=12, routed)          4.491     4.969    game/gm_memory_reg_n_0_[16][4][3]
    SLICE_X10Y67         LUT4 (Prop_lut4_I2_O)        0.301     5.270 r  game/gm_memory[16][1][3]_i_57/O
                         net (fo=2, routed)           1.291     6.561    game/gm_memory[16][1][3]_i_57_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     6.685 f  game/gm_memory[16][1][3]_i_30/O
                         net (fo=1, routed)           0.161     6.846    game/gm_memory[16][1][3]_i_30_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     6.970 r  game/gm_memory[16][1][3]_i_10/O
                         net (fo=45, routed)          1.678     8.648    game/gm_memory[16][1][3]_i_10_n_0
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.150     8.798 r  game/gm_score0_i_46/O
                         net (fo=83, routed)          2.452    11.249    game/gm_score0_i_46_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I0_O)        0.332    11.581 r  game/gm_memory[15][6][3]_i_73/O
                         net (fo=1, routed)           0.000    11.581    game/gm_memory[15][6][3]_i_73_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.221 f  game/gm_memory_reg[15][6][3]_i_37/O[3]
                         net (fo=30, routed)          0.888    13.109    game/gm_memory_reg[15][6][3]_i_37_n_4
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.306    13.415 r  game/gm_memory[12][0][3]_i_37/O
                         net (fo=1, routed)           0.000    13.415    game/gm_memory[12][0][3]_i_37_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.663 f  game/gm_memory_reg[12][0][3]_i_17/O[3]
                         net (fo=21, routed)          0.845    14.508    game/gm_memory_reg[12][0][3]_i_17_n_4
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.306    14.814 r  game/gm_memory[15][1][3]_i_150/O
                         net (fo=1, routed)           0.000    14.814    game/gm_memory[15][1][3]_i_150_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.069 f  game/gm_memory_reg[15][1][3]_i_55/O[3]
                         net (fo=21, routed)          1.216    16.284    game/gm_memory_reg[15][1][3]_i_55_n_4
    SLICE_X47Y53         LUT1 (Prop_lut1_I0_O)        0.307    16.591 r  game/gm_memory[14][1][3]_i_63/O
                         net (fo=1, routed)           0.000    16.591    game/gm_memory[14][1][3]_i_63_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.839 f  game/gm_memory_reg[14][1][3]_i_33/O[3]
                         net (fo=20, routed)          1.249    18.088    game/gm_memory_reg[14][1][3]_i_33_n_4
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.306    18.394 r  game/gm_memory[16][2][3]_i_74/O
                         net (fo=1, routed)           0.000    18.394    game/gm_memory[16][2][3]_i_74_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.770 r  game/gm_memory_reg[16][2][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.770    game/gm_memory_reg[16][2][3]_i_45_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.093 f  game/gm_memory_reg[17][1][3]_i_77/O[1]
                         net (fo=16, routed)          1.485    20.578    game/gm_memory_reg[17][1][3]_i_77_n_6
    SLICE_X54Y52         LUT1 (Prop_lut1_I0_O)        0.306    20.884 r  game/gm_memory[15][1][3]_i_239/O
                         net (fo=1, routed)           0.000    20.884    game/gm_memory[15][1][3]_i_239_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.114 f  game/gm_memory_reg[15][1][3]_i_129/O[1]
                         net (fo=20, routed)          1.995    23.109    game/gm_memory_reg[15][1][3]_i_129_n_6
    SLICE_X59Y50         LUT1 (Prop_lut1_I0_O)        0.306    23.415 r  game/gm_memory[18][8][3]_i_35/O
                         net (fo=1, routed)           0.000    23.415    game/gm_memory[18][8][3]_i_35_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.995 f  game/gm_memory_reg[18][8][3]_i_25/O[2]
                         net (fo=23, routed)          1.788    25.783    game/gm_memory_reg[18][8][3]_i_25_n_5
    SLICE_X61Y52         LUT1 (Prop_lut1_I0_O)        0.302    26.085 r  game/gm_memory[14][2][3]_i_39/O
                         net (fo=1, routed)           0.000    26.085    game/gm_memory[14][2][3]_i_39_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.483 r  game/gm_memory_reg[14][2][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.483    game/gm_memory_reg[14][2][3]_i_28_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.597 r  game/gm_memory_reg[15][6][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    26.597    game/gm_memory_reg[15][6][3]_i_100_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.910 f  game/gm_memory_reg[15][6][3]_i_99/O[3]
                         net (fo=5, routed)           1.204    28.115    game/gm_memory_reg[15][6][3]_i_99_n_4
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.306    28.421 r  game/gm_memory[12][1][3]_i_77/O
                         net (fo=1, routed)           0.000    28.421    game/gm_memory[12][1][3]_i_77_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.797 r  game/gm_memory_reg[12][1][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.797    game/gm_memory_reg[12][1][3]_i_47_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.120 f  game/gm_memory_reg[12][1][3]_i_43/O[1]
                         net (fo=8, routed)           1.744    30.863    game/gm_memory_reg[12][1][3]_i_43_n_6
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.306    31.169 r  game/gm_memory[15][1][3]_i_285/O
                         net (fo=1, routed)           0.000    31.169    game/gm_memory[15][1][3]_i_285_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.749 f  game/gm_memory_reg[15][1][3]_i_226/O[2]
                         net (fo=8, routed)           1.433    33.182    game/gm_memory_reg[15][1][3]_i_226_n_5
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.302    33.484 r  game/gm_memory[14][1][3]_i_104/O
                         net (fo=1, routed)           0.000    33.484    game/gm_memory[14][1][3]_i_104_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    33.836 f  game/gm_memory_reg[14][1][3]_i_85/O[3]
                         net (fo=8, routed)           1.721    35.557    game/gm_memory_reg[14][1][3]_i_85_n_4
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.307    35.864 r  game/gm_memory[17][2][2]_i_39/O
                         net (fo=1, routed)           0.000    35.864    game/gm_memory[17][2][2]_i_39_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.265 r  game/gm_memory_reg[17][2][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.265    game/gm_memory_reg[17][2][2]_i_24_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.578 f  game/gm_memory_reg[17][2][2]_i_29/O[3]
                         net (fo=6, routed)           1.930    38.508    game/gm_memory_reg[17][2][2]_i_29_n_4
    SLICE_X63Y79         LUT1 (Prop_lut1_I0_O)        0.306    38.814 r  game/gm_memory[17][2][2]_i_30/O
                         net (fo=1, routed)           0.000    38.814    game/gm_memory[17][2][2]_i_30_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.215 r  game/gm_memory_reg[17][2][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    39.215    game/gm_memory_reg[17][2][2]_i_16_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.549 f  game/gm_memory_reg[1][0][3]_i_12/O[1]
                         net (fo=8, routed)           1.136    40.685    game/gm_memory_reg[1][0][3]_i_12_n_6
    SLICE_X61Y78         LUT1 (Prop_lut1_I0_O)        0.303    40.988 r  game/gm_memory[15][1][3]_i_205/O
                         net (fo=1, routed)           0.000    40.988    game/gm_memory[15][1][3]_i_205_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.538 r  game/gm_memory_reg[15][1][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    41.538    game/gm_memory_reg[15][1][3]_i_91_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.872 f  game/gm_memory_reg[15][1][3]_i_89/O[1]
                         net (fo=7, routed)           0.997    42.868    game/gm_memory_reg[15][1][3]_i_89_n_6
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.303    43.172 r  game/gm_memory[0][0][3]_i_24/O
                         net (fo=1, routed)           0.000    43.172    game/gm_memory[0][0][3]_i_24_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.812 f  game/gm_memory_reg[0][0][3]_i_12/O[3]
                         net (fo=38, routed)          2.322    46.134    game/gm_memory_reg[0][0][3]_i_12_n_4
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.306    46.440 r  game/gm_memory[12][1][3]_i_39/O
                         net (fo=1, routed)           0.000    46.440    game/gm_memory[12][1][3]_i_39_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    46.754 r  game/gm_memory_reg[12][1][3]_i_21/CO[2]
                         net (fo=41, routed)          1.118    47.871    game/gm_memory_reg[12][1][3]_i_21_n_1
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.313    48.184 r  game/gm_memory[12][0][3]_i_46/O
                         net (fo=1, routed)           0.433    48.617    game/gm_memory[12][0][3]_i_46_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124    48.741 r  game/gm_memory[12][0][3]_i_21/O
                         net (fo=1, routed)           0.851    49.592    game/gm_memory[12][0][3]_i_21_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I0_O)        0.124    49.716 r  game/gm_memory[12][0][3]_i_5/O
                         net (fo=10, routed)          3.396    53.112    game/gm_memory[12][0][3]_i_5_n_0
    SLICE_X40Y116        LUT6 (Prop_lut6_I0_O)        0.124    53.236 r  game/gm_memory[12][8][3]_i_4/O
                         net (fo=1, routed)           2.403    55.639    game/gm_memory[12][8][3]_i_4_n_0
    SLICE_X43Y76         LUT4 (Prop_lut4_I1_O)        0.152    55.791 r  game/gm_memory[12][8][3]_i_2/O
                         net (fo=4, routed)           1.613    57.404    game/gm_memory[12][8][3]_i_2_n_0
    SLICE_X40Y42         FDRE                                         r  game/gm_memory_reg[12][8][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[16][4][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[12][7][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.319ns  (logic 15.567ns (27.159%)  route 41.752ns (72.841%))
  Logic Levels:           49  (CARRY4=23 FDRE=1 LUT1=14 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE                         0.000     0.000 r  game/gm_memory_reg[16][4][3]/C
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  game/gm_memory_reg[16][4][3]/Q
                         net (fo=12, routed)          4.491     4.969    game/gm_memory_reg_n_0_[16][4][3]
    SLICE_X10Y67         LUT4 (Prop_lut4_I2_O)        0.301     5.270 r  game/gm_memory[16][1][3]_i_57/O
                         net (fo=2, routed)           1.291     6.561    game/gm_memory[16][1][3]_i_57_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     6.685 f  game/gm_memory[16][1][3]_i_30/O
                         net (fo=1, routed)           0.161     6.846    game/gm_memory[16][1][3]_i_30_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     6.970 r  game/gm_memory[16][1][3]_i_10/O
                         net (fo=45, routed)          1.678     8.648    game/gm_memory[16][1][3]_i_10_n_0
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.150     8.798 r  game/gm_score0_i_46/O
                         net (fo=83, routed)          2.452    11.249    game/gm_score0_i_46_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I0_O)        0.332    11.581 r  game/gm_memory[15][6][3]_i_73/O
                         net (fo=1, routed)           0.000    11.581    game/gm_memory[15][6][3]_i_73_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.221 f  game/gm_memory_reg[15][6][3]_i_37/O[3]
                         net (fo=30, routed)          0.888    13.109    game/gm_memory_reg[15][6][3]_i_37_n_4
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.306    13.415 r  game/gm_memory[12][0][3]_i_37/O
                         net (fo=1, routed)           0.000    13.415    game/gm_memory[12][0][3]_i_37_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.663 f  game/gm_memory_reg[12][0][3]_i_17/O[3]
                         net (fo=21, routed)          0.845    14.508    game/gm_memory_reg[12][0][3]_i_17_n_4
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.306    14.814 r  game/gm_memory[15][1][3]_i_150/O
                         net (fo=1, routed)           0.000    14.814    game/gm_memory[15][1][3]_i_150_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.069 f  game/gm_memory_reg[15][1][3]_i_55/O[3]
                         net (fo=21, routed)          1.216    16.284    game/gm_memory_reg[15][1][3]_i_55_n_4
    SLICE_X47Y53         LUT1 (Prop_lut1_I0_O)        0.307    16.591 r  game/gm_memory[14][1][3]_i_63/O
                         net (fo=1, routed)           0.000    16.591    game/gm_memory[14][1][3]_i_63_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.839 f  game/gm_memory_reg[14][1][3]_i_33/O[3]
                         net (fo=20, routed)          1.249    18.088    game/gm_memory_reg[14][1][3]_i_33_n_4
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.306    18.394 r  game/gm_memory[16][2][3]_i_74/O
                         net (fo=1, routed)           0.000    18.394    game/gm_memory[16][2][3]_i_74_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.770 r  game/gm_memory_reg[16][2][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.770    game/gm_memory_reg[16][2][3]_i_45_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.093 f  game/gm_memory_reg[17][1][3]_i_77/O[1]
                         net (fo=16, routed)          1.485    20.578    game/gm_memory_reg[17][1][3]_i_77_n_6
    SLICE_X54Y52         LUT1 (Prop_lut1_I0_O)        0.306    20.884 r  game/gm_memory[15][1][3]_i_239/O
                         net (fo=1, routed)           0.000    20.884    game/gm_memory[15][1][3]_i_239_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.114 f  game/gm_memory_reg[15][1][3]_i_129/O[1]
                         net (fo=20, routed)          1.995    23.109    game/gm_memory_reg[15][1][3]_i_129_n_6
    SLICE_X59Y50         LUT1 (Prop_lut1_I0_O)        0.306    23.415 r  game/gm_memory[18][8][3]_i_35/O
                         net (fo=1, routed)           0.000    23.415    game/gm_memory[18][8][3]_i_35_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.995 f  game/gm_memory_reg[18][8][3]_i_25/O[2]
                         net (fo=23, routed)          1.788    25.783    game/gm_memory_reg[18][8][3]_i_25_n_5
    SLICE_X61Y52         LUT1 (Prop_lut1_I0_O)        0.302    26.085 r  game/gm_memory[14][2][3]_i_39/O
                         net (fo=1, routed)           0.000    26.085    game/gm_memory[14][2][3]_i_39_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.483 r  game/gm_memory_reg[14][2][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.483    game/gm_memory_reg[14][2][3]_i_28_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.597 r  game/gm_memory_reg[15][6][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    26.597    game/gm_memory_reg[15][6][3]_i_100_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.910 f  game/gm_memory_reg[15][6][3]_i_99/O[3]
                         net (fo=5, routed)           1.204    28.115    game/gm_memory_reg[15][6][3]_i_99_n_4
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.306    28.421 r  game/gm_memory[12][1][3]_i_77/O
                         net (fo=1, routed)           0.000    28.421    game/gm_memory[12][1][3]_i_77_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.797 r  game/gm_memory_reg[12][1][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.797    game/gm_memory_reg[12][1][3]_i_47_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.120 f  game/gm_memory_reg[12][1][3]_i_43/O[1]
                         net (fo=8, routed)           1.744    30.863    game/gm_memory_reg[12][1][3]_i_43_n_6
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.306    31.169 r  game/gm_memory[15][1][3]_i_285/O
                         net (fo=1, routed)           0.000    31.169    game/gm_memory[15][1][3]_i_285_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.749 f  game/gm_memory_reg[15][1][3]_i_226/O[2]
                         net (fo=8, routed)           1.433    33.182    game/gm_memory_reg[15][1][3]_i_226_n_5
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.302    33.484 r  game/gm_memory[14][1][3]_i_104/O
                         net (fo=1, routed)           0.000    33.484    game/gm_memory[14][1][3]_i_104_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    33.836 f  game/gm_memory_reg[14][1][3]_i_85/O[3]
                         net (fo=8, routed)           1.721    35.557    game/gm_memory_reg[14][1][3]_i_85_n_4
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.307    35.864 r  game/gm_memory[17][2][2]_i_39/O
                         net (fo=1, routed)           0.000    35.864    game/gm_memory[17][2][2]_i_39_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.265 r  game/gm_memory_reg[17][2][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.265    game/gm_memory_reg[17][2][2]_i_24_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.578 f  game/gm_memory_reg[17][2][2]_i_29/O[3]
                         net (fo=6, routed)           1.930    38.508    game/gm_memory_reg[17][2][2]_i_29_n_4
    SLICE_X63Y79         LUT1 (Prop_lut1_I0_O)        0.306    38.814 r  game/gm_memory[17][2][2]_i_30/O
                         net (fo=1, routed)           0.000    38.814    game/gm_memory[17][2][2]_i_30_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.215 r  game/gm_memory_reg[17][2][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    39.215    game/gm_memory_reg[17][2][2]_i_16_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.549 f  game/gm_memory_reg[1][0][3]_i_12/O[1]
                         net (fo=8, routed)           1.136    40.685    game/gm_memory_reg[1][0][3]_i_12_n_6
    SLICE_X61Y78         LUT1 (Prop_lut1_I0_O)        0.303    40.988 r  game/gm_memory[15][1][3]_i_205/O
                         net (fo=1, routed)           0.000    40.988    game/gm_memory[15][1][3]_i_205_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.538 r  game/gm_memory_reg[15][1][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    41.538    game/gm_memory_reg[15][1][3]_i_91_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.872 f  game/gm_memory_reg[15][1][3]_i_89/O[1]
                         net (fo=7, routed)           0.997    42.868    game/gm_memory_reg[15][1][3]_i_89_n_6
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.303    43.172 r  game/gm_memory[0][0][3]_i_24/O
                         net (fo=1, routed)           0.000    43.172    game/gm_memory[0][0][3]_i_24_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.812 f  game/gm_memory_reg[0][0][3]_i_12/O[3]
                         net (fo=38, routed)          2.322    46.134    game/gm_memory_reg[0][0][3]_i_12_n_4
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.306    46.440 r  game/gm_memory[12][1][3]_i_39/O
                         net (fo=1, routed)           0.000    46.440    game/gm_memory[12][1][3]_i_39_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    46.754 r  game/gm_memory_reg[12][1][3]_i_21/CO[2]
                         net (fo=41, routed)          1.118    47.871    game/gm_memory_reg[12][1][3]_i_21_n_1
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.313    48.184 r  game/gm_memory[12][0][3]_i_46/O
                         net (fo=1, routed)           0.433    48.617    game/gm_memory[12][0][3]_i_46_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124    48.741 r  game/gm_memory[12][0][3]_i_21/O
                         net (fo=1, routed)           0.851    49.592    game/gm_memory[12][0][3]_i_21_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I0_O)        0.124    49.716 r  game/gm_memory[12][0][3]_i_5/O
                         net (fo=10, routed)          3.344    53.060    game/gm_memory[12][0][3]_i_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I0_O)        0.124    53.184 r  game/gm_memory[12][7][3]_i_4/O
                         net (fo=1, routed)           1.534    54.717    game/gm_memory[12][7][3]_i_4_n_0
    SLICE_X43Y99         LUT4 (Prop_lut4_I1_O)        0.152    54.869 r  game/gm_memory[12][7][3]_i_1/O
                         net (fo=4, routed)           2.449    57.319    game/gm_memory[12][7][3]_i_1_n_0
    SLICE_X43Y45         FDRE                                         r  game/gm_memory_reg[12][7][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[16][4][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[12][7][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.319ns  (logic 15.567ns (27.159%)  route 41.752ns (72.841%))
  Logic Levels:           49  (CARRY4=23 FDRE=1 LUT1=14 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE                         0.000     0.000 r  game/gm_memory_reg[16][4][3]/C
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  game/gm_memory_reg[16][4][3]/Q
                         net (fo=12, routed)          4.491     4.969    game/gm_memory_reg_n_0_[16][4][3]
    SLICE_X10Y67         LUT4 (Prop_lut4_I2_O)        0.301     5.270 r  game/gm_memory[16][1][3]_i_57/O
                         net (fo=2, routed)           1.291     6.561    game/gm_memory[16][1][3]_i_57_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     6.685 f  game/gm_memory[16][1][3]_i_30/O
                         net (fo=1, routed)           0.161     6.846    game/gm_memory[16][1][3]_i_30_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     6.970 r  game/gm_memory[16][1][3]_i_10/O
                         net (fo=45, routed)          1.678     8.648    game/gm_memory[16][1][3]_i_10_n_0
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.150     8.798 r  game/gm_score0_i_46/O
                         net (fo=83, routed)          2.452    11.249    game/gm_score0_i_46_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I0_O)        0.332    11.581 r  game/gm_memory[15][6][3]_i_73/O
                         net (fo=1, routed)           0.000    11.581    game/gm_memory[15][6][3]_i_73_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.221 f  game/gm_memory_reg[15][6][3]_i_37/O[3]
                         net (fo=30, routed)          0.888    13.109    game/gm_memory_reg[15][6][3]_i_37_n_4
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.306    13.415 r  game/gm_memory[12][0][3]_i_37/O
                         net (fo=1, routed)           0.000    13.415    game/gm_memory[12][0][3]_i_37_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.663 f  game/gm_memory_reg[12][0][3]_i_17/O[3]
                         net (fo=21, routed)          0.845    14.508    game/gm_memory_reg[12][0][3]_i_17_n_4
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.306    14.814 r  game/gm_memory[15][1][3]_i_150/O
                         net (fo=1, routed)           0.000    14.814    game/gm_memory[15][1][3]_i_150_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.069 f  game/gm_memory_reg[15][1][3]_i_55/O[3]
                         net (fo=21, routed)          1.216    16.284    game/gm_memory_reg[15][1][3]_i_55_n_4
    SLICE_X47Y53         LUT1 (Prop_lut1_I0_O)        0.307    16.591 r  game/gm_memory[14][1][3]_i_63/O
                         net (fo=1, routed)           0.000    16.591    game/gm_memory[14][1][3]_i_63_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.839 f  game/gm_memory_reg[14][1][3]_i_33/O[3]
                         net (fo=20, routed)          1.249    18.088    game/gm_memory_reg[14][1][3]_i_33_n_4
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.306    18.394 r  game/gm_memory[16][2][3]_i_74/O
                         net (fo=1, routed)           0.000    18.394    game/gm_memory[16][2][3]_i_74_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.770 r  game/gm_memory_reg[16][2][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.770    game/gm_memory_reg[16][2][3]_i_45_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.093 f  game/gm_memory_reg[17][1][3]_i_77/O[1]
                         net (fo=16, routed)          1.485    20.578    game/gm_memory_reg[17][1][3]_i_77_n_6
    SLICE_X54Y52         LUT1 (Prop_lut1_I0_O)        0.306    20.884 r  game/gm_memory[15][1][3]_i_239/O
                         net (fo=1, routed)           0.000    20.884    game/gm_memory[15][1][3]_i_239_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.114 f  game/gm_memory_reg[15][1][3]_i_129/O[1]
                         net (fo=20, routed)          1.995    23.109    game/gm_memory_reg[15][1][3]_i_129_n_6
    SLICE_X59Y50         LUT1 (Prop_lut1_I0_O)        0.306    23.415 r  game/gm_memory[18][8][3]_i_35/O
                         net (fo=1, routed)           0.000    23.415    game/gm_memory[18][8][3]_i_35_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.995 f  game/gm_memory_reg[18][8][3]_i_25/O[2]
                         net (fo=23, routed)          1.788    25.783    game/gm_memory_reg[18][8][3]_i_25_n_5
    SLICE_X61Y52         LUT1 (Prop_lut1_I0_O)        0.302    26.085 r  game/gm_memory[14][2][3]_i_39/O
                         net (fo=1, routed)           0.000    26.085    game/gm_memory[14][2][3]_i_39_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.483 r  game/gm_memory_reg[14][2][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.483    game/gm_memory_reg[14][2][3]_i_28_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.597 r  game/gm_memory_reg[15][6][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    26.597    game/gm_memory_reg[15][6][3]_i_100_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.910 f  game/gm_memory_reg[15][6][3]_i_99/O[3]
                         net (fo=5, routed)           1.204    28.115    game/gm_memory_reg[15][6][3]_i_99_n_4
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.306    28.421 r  game/gm_memory[12][1][3]_i_77/O
                         net (fo=1, routed)           0.000    28.421    game/gm_memory[12][1][3]_i_77_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.797 r  game/gm_memory_reg[12][1][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.797    game/gm_memory_reg[12][1][3]_i_47_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.120 f  game/gm_memory_reg[12][1][3]_i_43/O[1]
                         net (fo=8, routed)           1.744    30.863    game/gm_memory_reg[12][1][3]_i_43_n_6
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.306    31.169 r  game/gm_memory[15][1][3]_i_285/O
                         net (fo=1, routed)           0.000    31.169    game/gm_memory[15][1][3]_i_285_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.749 f  game/gm_memory_reg[15][1][3]_i_226/O[2]
                         net (fo=8, routed)           1.433    33.182    game/gm_memory_reg[15][1][3]_i_226_n_5
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.302    33.484 r  game/gm_memory[14][1][3]_i_104/O
                         net (fo=1, routed)           0.000    33.484    game/gm_memory[14][1][3]_i_104_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    33.836 f  game/gm_memory_reg[14][1][3]_i_85/O[3]
                         net (fo=8, routed)           1.721    35.557    game/gm_memory_reg[14][1][3]_i_85_n_4
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.307    35.864 r  game/gm_memory[17][2][2]_i_39/O
                         net (fo=1, routed)           0.000    35.864    game/gm_memory[17][2][2]_i_39_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.265 r  game/gm_memory_reg[17][2][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.265    game/gm_memory_reg[17][2][2]_i_24_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.578 f  game/gm_memory_reg[17][2][2]_i_29/O[3]
                         net (fo=6, routed)           1.930    38.508    game/gm_memory_reg[17][2][2]_i_29_n_4
    SLICE_X63Y79         LUT1 (Prop_lut1_I0_O)        0.306    38.814 r  game/gm_memory[17][2][2]_i_30/O
                         net (fo=1, routed)           0.000    38.814    game/gm_memory[17][2][2]_i_30_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.215 r  game/gm_memory_reg[17][2][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    39.215    game/gm_memory_reg[17][2][2]_i_16_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.549 f  game/gm_memory_reg[1][0][3]_i_12/O[1]
                         net (fo=8, routed)           1.136    40.685    game/gm_memory_reg[1][0][3]_i_12_n_6
    SLICE_X61Y78         LUT1 (Prop_lut1_I0_O)        0.303    40.988 r  game/gm_memory[15][1][3]_i_205/O
                         net (fo=1, routed)           0.000    40.988    game/gm_memory[15][1][3]_i_205_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.538 r  game/gm_memory_reg[15][1][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    41.538    game/gm_memory_reg[15][1][3]_i_91_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.872 f  game/gm_memory_reg[15][1][3]_i_89/O[1]
                         net (fo=7, routed)           0.997    42.868    game/gm_memory_reg[15][1][3]_i_89_n_6
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.303    43.172 r  game/gm_memory[0][0][3]_i_24/O
                         net (fo=1, routed)           0.000    43.172    game/gm_memory[0][0][3]_i_24_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.812 f  game/gm_memory_reg[0][0][3]_i_12/O[3]
                         net (fo=38, routed)          2.322    46.134    game/gm_memory_reg[0][0][3]_i_12_n_4
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.306    46.440 r  game/gm_memory[12][1][3]_i_39/O
                         net (fo=1, routed)           0.000    46.440    game/gm_memory[12][1][3]_i_39_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    46.754 r  game/gm_memory_reg[12][1][3]_i_21/CO[2]
                         net (fo=41, routed)          1.118    47.871    game/gm_memory_reg[12][1][3]_i_21_n_1
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.313    48.184 r  game/gm_memory[12][0][3]_i_46/O
                         net (fo=1, routed)           0.433    48.617    game/gm_memory[12][0][3]_i_46_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124    48.741 r  game/gm_memory[12][0][3]_i_21/O
                         net (fo=1, routed)           0.851    49.592    game/gm_memory[12][0][3]_i_21_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I0_O)        0.124    49.716 r  game/gm_memory[12][0][3]_i_5/O
                         net (fo=10, routed)          3.344    53.060    game/gm_memory[12][0][3]_i_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I0_O)        0.124    53.184 r  game/gm_memory[12][7][3]_i_4/O
                         net (fo=1, routed)           1.534    54.717    game/gm_memory[12][7][3]_i_4_n_0
    SLICE_X43Y99         LUT4 (Prop_lut4_I1_O)        0.152    54.869 r  game/gm_memory[12][7][3]_i_1/O
                         net (fo=4, routed)           2.449    57.319    game/gm_memory[12][7][3]_i_1_n_0
    SLICE_X43Y45         FDRE                                         r  game/gm_memory_reg[12][7][1]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[16][4][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[12][7][2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.319ns  (logic 15.567ns (27.159%)  route 41.752ns (72.841%))
  Logic Levels:           49  (CARRY4=23 FDRE=1 LUT1=14 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE                         0.000     0.000 r  game/gm_memory_reg[16][4][3]/C
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  game/gm_memory_reg[16][4][3]/Q
                         net (fo=12, routed)          4.491     4.969    game/gm_memory_reg_n_0_[16][4][3]
    SLICE_X10Y67         LUT4 (Prop_lut4_I2_O)        0.301     5.270 r  game/gm_memory[16][1][3]_i_57/O
                         net (fo=2, routed)           1.291     6.561    game/gm_memory[16][1][3]_i_57_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     6.685 f  game/gm_memory[16][1][3]_i_30/O
                         net (fo=1, routed)           0.161     6.846    game/gm_memory[16][1][3]_i_30_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     6.970 r  game/gm_memory[16][1][3]_i_10/O
                         net (fo=45, routed)          1.678     8.648    game/gm_memory[16][1][3]_i_10_n_0
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.150     8.798 r  game/gm_score0_i_46/O
                         net (fo=83, routed)          2.452    11.249    game/gm_score0_i_46_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I0_O)        0.332    11.581 r  game/gm_memory[15][6][3]_i_73/O
                         net (fo=1, routed)           0.000    11.581    game/gm_memory[15][6][3]_i_73_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.221 f  game/gm_memory_reg[15][6][3]_i_37/O[3]
                         net (fo=30, routed)          0.888    13.109    game/gm_memory_reg[15][6][3]_i_37_n_4
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.306    13.415 r  game/gm_memory[12][0][3]_i_37/O
                         net (fo=1, routed)           0.000    13.415    game/gm_memory[12][0][3]_i_37_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.663 f  game/gm_memory_reg[12][0][3]_i_17/O[3]
                         net (fo=21, routed)          0.845    14.508    game/gm_memory_reg[12][0][3]_i_17_n_4
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.306    14.814 r  game/gm_memory[15][1][3]_i_150/O
                         net (fo=1, routed)           0.000    14.814    game/gm_memory[15][1][3]_i_150_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.069 f  game/gm_memory_reg[15][1][3]_i_55/O[3]
                         net (fo=21, routed)          1.216    16.284    game/gm_memory_reg[15][1][3]_i_55_n_4
    SLICE_X47Y53         LUT1 (Prop_lut1_I0_O)        0.307    16.591 r  game/gm_memory[14][1][3]_i_63/O
                         net (fo=1, routed)           0.000    16.591    game/gm_memory[14][1][3]_i_63_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.839 f  game/gm_memory_reg[14][1][3]_i_33/O[3]
                         net (fo=20, routed)          1.249    18.088    game/gm_memory_reg[14][1][3]_i_33_n_4
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.306    18.394 r  game/gm_memory[16][2][3]_i_74/O
                         net (fo=1, routed)           0.000    18.394    game/gm_memory[16][2][3]_i_74_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.770 r  game/gm_memory_reg[16][2][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.770    game/gm_memory_reg[16][2][3]_i_45_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.093 f  game/gm_memory_reg[17][1][3]_i_77/O[1]
                         net (fo=16, routed)          1.485    20.578    game/gm_memory_reg[17][1][3]_i_77_n_6
    SLICE_X54Y52         LUT1 (Prop_lut1_I0_O)        0.306    20.884 r  game/gm_memory[15][1][3]_i_239/O
                         net (fo=1, routed)           0.000    20.884    game/gm_memory[15][1][3]_i_239_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.114 f  game/gm_memory_reg[15][1][3]_i_129/O[1]
                         net (fo=20, routed)          1.995    23.109    game/gm_memory_reg[15][1][3]_i_129_n_6
    SLICE_X59Y50         LUT1 (Prop_lut1_I0_O)        0.306    23.415 r  game/gm_memory[18][8][3]_i_35/O
                         net (fo=1, routed)           0.000    23.415    game/gm_memory[18][8][3]_i_35_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.995 f  game/gm_memory_reg[18][8][3]_i_25/O[2]
                         net (fo=23, routed)          1.788    25.783    game/gm_memory_reg[18][8][3]_i_25_n_5
    SLICE_X61Y52         LUT1 (Prop_lut1_I0_O)        0.302    26.085 r  game/gm_memory[14][2][3]_i_39/O
                         net (fo=1, routed)           0.000    26.085    game/gm_memory[14][2][3]_i_39_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.483 r  game/gm_memory_reg[14][2][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.483    game/gm_memory_reg[14][2][3]_i_28_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.597 r  game/gm_memory_reg[15][6][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    26.597    game/gm_memory_reg[15][6][3]_i_100_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.910 f  game/gm_memory_reg[15][6][3]_i_99/O[3]
                         net (fo=5, routed)           1.204    28.115    game/gm_memory_reg[15][6][3]_i_99_n_4
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.306    28.421 r  game/gm_memory[12][1][3]_i_77/O
                         net (fo=1, routed)           0.000    28.421    game/gm_memory[12][1][3]_i_77_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.797 r  game/gm_memory_reg[12][1][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.797    game/gm_memory_reg[12][1][3]_i_47_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.120 f  game/gm_memory_reg[12][1][3]_i_43/O[1]
                         net (fo=8, routed)           1.744    30.863    game/gm_memory_reg[12][1][3]_i_43_n_6
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.306    31.169 r  game/gm_memory[15][1][3]_i_285/O
                         net (fo=1, routed)           0.000    31.169    game/gm_memory[15][1][3]_i_285_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.749 f  game/gm_memory_reg[15][1][3]_i_226/O[2]
                         net (fo=8, routed)           1.433    33.182    game/gm_memory_reg[15][1][3]_i_226_n_5
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.302    33.484 r  game/gm_memory[14][1][3]_i_104/O
                         net (fo=1, routed)           0.000    33.484    game/gm_memory[14][1][3]_i_104_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    33.836 f  game/gm_memory_reg[14][1][3]_i_85/O[3]
                         net (fo=8, routed)           1.721    35.557    game/gm_memory_reg[14][1][3]_i_85_n_4
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.307    35.864 r  game/gm_memory[17][2][2]_i_39/O
                         net (fo=1, routed)           0.000    35.864    game/gm_memory[17][2][2]_i_39_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.265 r  game/gm_memory_reg[17][2][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.265    game/gm_memory_reg[17][2][2]_i_24_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.578 f  game/gm_memory_reg[17][2][2]_i_29/O[3]
                         net (fo=6, routed)           1.930    38.508    game/gm_memory_reg[17][2][2]_i_29_n_4
    SLICE_X63Y79         LUT1 (Prop_lut1_I0_O)        0.306    38.814 r  game/gm_memory[17][2][2]_i_30/O
                         net (fo=1, routed)           0.000    38.814    game/gm_memory[17][2][2]_i_30_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.215 r  game/gm_memory_reg[17][2][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    39.215    game/gm_memory_reg[17][2][2]_i_16_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.549 f  game/gm_memory_reg[1][0][3]_i_12/O[1]
                         net (fo=8, routed)           1.136    40.685    game/gm_memory_reg[1][0][3]_i_12_n_6
    SLICE_X61Y78         LUT1 (Prop_lut1_I0_O)        0.303    40.988 r  game/gm_memory[15][1][3]_i_205/O
                         net (fo=1, routed)           0.000    40.988    game/gm_memory[15][1][3]_i_205_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.538 r  game/gm_memory_reg[15][1][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    41.538    game/gm_memory_reg[15][1][3]_i_91_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.872 f  game/gm_memory_reg[15][1][3]_i_89/O[1]
                         net (fo=7, routed)           0.997    42.868    game/gm_memory_reg[15][1][3]_i_89_n_6
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.303    43.172 r  game/gm_memory[0][0][3]_i_24/O
                         net (fo=1, routed)           0.000    43.172    game/gm_memory[0][0][3]_i_24_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.812 f  game/gm_memory_reg[0][0][3]_i_12/O[3]
                         net (fo=38, routed)          2.322    46.134    game/gm_memory_reg[0][0][3]_i_12_n_4
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.306    46.440 r  game/gm_memory[12][1][3]_i_39/O
                         net (fo=1, routed)           0.000    46.440    game/gm_memory[12][1][3]_i_39_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    46.754 r  game/gm_memory_reg[12][1][3]_i_21/CO[2]
                         net (fo=41, routed)          1.118    47.871    game/gm_memory_reg[12][1][3]_i_21_n_1
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.313    48.184 r  game/gm_memory[12][0][3]_i_46/O
                         net (fo=1, routed)           0.433    48.617    game/gm_memory[12][0][3]_i_46_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124    48.741 r  game/gm_memory[12][0][3]_i_21/O
                         net (fo=1, routed)           0.851    49.592    game/gm_memory[12][0][3]_i_21_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I0_O)        0.124    49.716 r  game/gm_memory[12][0][3]_i_5/O
                         net (fo=10, routed)          3.344    53.060    game/gm_memory[12][0][3]_i_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I0_O)        0.124    53.184 r  game/gm_memory[12][7][3]_i_4/O
                         net (fo=1, routed)           1.534    54.717    game/gm_memory[12][7][3]_i_4_n_0
    SLICE_X43Y99         LUT4 (Prop_lut4_I1_O)        0.152    54.869 r  game/gm_memory[12][7][3]_i_1/O
                         net (fo=4, routed)           2.449    57.319    game/gm_memory[12][7][3]_i_1_n_0
    SLICE_X43Y45         FDRE                                         r  game/gm_memory_reg[12][7][2]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[16][4][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[12][7][3]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        57.319ns  (logic 15.567ns (27.159%)  route 41.752ns (72.841%))
  Logic Levels:           49  (CARRY4=23 FDRE=1 LUT1=14 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE                         0.000     0.000 r  game/gm_memory_reg[16][4][3]/C
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  game/gm_memory_reg[16][4][3]/Q
                         net (fo=12, routed)          4.491     4.969    game/gm_memory_reg_n_0_[16][4][3]
    SLICE_X10Y67         LUT4 (Prop_lut4_I2_O)        0.301     5.270 r  game/gm_memory[16][1][3]_i_57/O
                         net (fo=2, routed)           1.291     6.561    game/gm_memory[16][1][3]_i_57_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     6.685 f  game/gm_memory[16][1][3]_i_30/O
                         net (fo=1, routed)           0.161     6.846    game/gm_memory[16][1][3]_i_30_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     6.970 r  game/gm_memory[16][1][3]_i_10/O
                         net (fo=45, routed)          1.678     8.648    game/gm_memory[16][1][3]_i_10_n_0
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.150     8.798 r  game/gm_score0_i_46/O
                         net (fo=83, routed)          2.452    11.249    game/gm_score0_i_46_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I0_O)        0.332    11.581 r  game/gm_memory[15][6][3]_i_73/O
                         net (fo=1, routed)           0.000    11.581    game/gm_memory[15][6][3]_i_73_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.221 f  game/gm_memory_reg[15][6][3]_i_37/O[3]
                         net (fo=30, routed)          0.888    13.109    game/gm_memory_reg[15][6][3]_i_37_n_4
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.306    13.415 r  game/gm_memory[12][0][3]_i_37/O
                         net (fo=1, routed)           0.000    13.415    game/gm_memory[12][0][3]_i_37_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.663 f  game/gm_memory_reg[12][0][3]_i_17/O[3]
                         net (fo=21, routed)          0.845    14.508    game/gm_memory_reg[12][0][3]_i_17_n_4
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.306    14.814 r  game/gm_memory[15][1][3]_i_150/O
                         net (fo=1, routed)           0.000    14.814    game/gm_memory[15][1][3]_i_150_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.069 f  game/gm_memory_reg[15][1][3]_i_55/O[3]
                         net (fo=21, routed)          1.216    16.284    game/gm_memory_reg[15][1][3]_i_55_n_4
    SLICE_X47Y53         LUT1 (Prop_lut1_I0_O)        0.307    16.591 r  game/gm_memory[14][1][3]_i_63/O
                         net (fo=1, routed)           0.000    16.591    game/gm_memory[14][1][3]_i_63_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.839 f  game/gm_memory_reg[14][1][3]_i_33/O[3]
                         net (fo=20, routed)          1.249    18.088    game/gm_memory_reg[14][1][3]_i_33_n_4
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.306    18.394 r  game/gm_memory[16][2][3]_i_74/O
                         net (fo=1, routed)           0.000    18.394    game/gm_memory[16][2][3]_i_74_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.770 r  game/gm_memory_reg[16][2][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.770    game/gm_memory_reg[16][2][3]_i_45_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.093 f  game/gm_memory_reg[17][1][3]_i_77/O[1]
                         net (fo=16, routed)          1.485    20.578    game/gm_memory_reg[17][1][3]_i_77_n_6
    SLICE_X54Y52         LUT1 (Prop_lut1_I0_O)        0.306    20.884 r  game/gm_memory[15][1][3]_i_239/O
                         net (fo=1, routed)           0.000    20.884    game/gm_memory[15][1][3]_i_239_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.114 f  game/gm_memory_reg[15][1][3]_i_129/O[1]
                         net (fo=20, routed)          1.995    23.109    game/gm_memory_reg[15][1][3]_i_129_n_6
    SLICE_X59Y50         LUT1 (Prop_lut1_I0_O)        0.306    23.415 r  game/gm_memory[18][8][3]_i_35/O
                         net (fo=1, routed)           0.000    23.415    game/gm_memory[18][8][3]_i_35_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.995 f  game/gm_memory_reg[18][8][3]_i_25/O[2]
                         net (fo=23, routed)          1.788    25.783    game/gm_memory_reg[18][8][3]_i_25_n_5
    SLICE_X61Y52         LUT1 (Prop_lut1_I0_O)        0.302    26.085 r  game/gm_memory[14][2][3]_i_39/O
                         net (fo=1, routed)           0.000    26.085    game/gm_memory[14][2][3]_i_39_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.483 r  game/gm_memory_reg[14][2][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.483    game/gm_memory_reg[14][2][3]_i_28_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.597 r  game/gm_memory_reg[15][6][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    26.597    game/gm_memory_reg[15][6][3]_i_100_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.910 f  game/gm_memory_reg[15][6][3]_i_99/O[3]
                         net (fo=5, routed)           1.204    28.115    game/gm_memory_reg[15][6][3]_i_99_n_4
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.306    28.421 r  game/gm_memory[12][1][3]_i_77/O
                         net (fo=1, routed)           0.000    28.421    game/gm_memory[12][1][3]_i_77_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.797 r  game/gm_memory_reg[12][1][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.797    game/gm_memory_reg[12][1][3]_i_47_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.120 f  game/gm_memory_reg[12][1][3]_i_43/O[1]
                         net (fo=8, routed)           1.744    30.863    game/gm_memory_reg[12][1][3]_i_43_n_6
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.306    31.169 r  game/gm_memory[15][1][3]_i_285/O
                         net (fo=1, routed)           0.000    31.169    game/gm_memory[15][1][3]_i_285_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.749 f  game/gm_memory_reg[15][1][3]_i_226/O[2]
                         net (fo=8, routed)           1.433    33.182    game/gm_memory_reg[15][1][3]_i_226_n_5
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.302    33.484 r  game/gm_memory[14][1][3]_i_104/O
                         net (fo=1, routed)           0.000    33.484    game/gm_memory[14][1][3]_i_104_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    33.836 f  game/gm_memory_reg[14][1][3]_i_85/O[3]
                         net (fo=8, routed)           1.721    35.557    game/gm_memory_reg[14][1][3]_i_85_n_4
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.307    35.864 r  game/gm_memory[17][2][2]_i_39/O
                         net (fo=1, routed)           0.000    35.864    game/gm_memory[17][2][2]_i_39_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.265 r  game/gm_memory_reg[17][2][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.265    game/gm_memory_reg[17][2][2]_i_24_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.578 f  game/gm_memory_reg[17][2][2]_i_29/O[3]
                         net (fo=6, routed)           1.930    38.508    game/gm_memory_reg[17][2][2]_i_29_n_4
    SLICE_X63Y79         LUT1 (Prop_lut1_I0_O)        0.306    38.814 r  game/gm_memory[17][2][2]_i_30/O
                         net (fo=1, routed)           0.000    38.814    game/gm_memory[17][2][2]_i_30_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.215 r  game/gm_memory_reg[17][2][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    39.215    game/gm_memory_reg[17][2][2]_i_16_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.549 f  game/gm_memory_reg[1][0][3]_i_12/O[1]
                         net (fo=8, routed)           1.136    40.685    game/gm_memory_reg[1][0][3]_i_12_n_6
    SLICE_X61Y78         LUT1 (Prop_lut1_I0_O)        0.303    40.988 r  game/gm_memory[15][1][3]_i_205/O
                         net (fo=1, routed)           0.000    40.988    game/gm_memory[15][1][3]_i_205_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.538 r  game/gm_memory_reg[15][1][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    41.538    game/gm_memory_reg[15][1][3]_i_91_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.872 f  game/gm_memory_reg[15][1][3]_i_89/O[1]
                         net (fo=7, routed)           0.997    42.868    game/gm_memory_reg[15][1][3]_i_89_n_6
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.303    43.172 r  game/gm_memory[0][0][3]_i_24/O
                         net (fo=1, routed)           0.000    43.172    game/gm_memory[0][0][3]_i_24_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.812 f  game/gm_memory_reg[0][0][3]_i_12/O[3]
                         net (fo=38, routed)          2.322    46.134    game/gm_memory_reg[0][0][3]_i_12_n_4
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.306    46.440 r  game/gm_memory[12][1][3]_i_39/O
                         net (fo=1, routed)           0.000    46.440    game/gm_memory[12][1][3]_i_39_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    46.754 r  game/gm_memory_reg[12][1][3]_i_21/CO[2]
                         net (fo=41, routed)          1.118    47.871    game/gm_memory_reg[12][1][3]_i_21_n_1
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.313    48.184 r  game/gm_memory[12][0][3]_i_46/O
                         net (fo=1, routed)           0.433    48.617    game/gm_memory[12][0][3]_i_46_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124    48.741 r  game/gm_memory[12][0][3]_i_21/O
                         net (fo=1, routed)           0.851    49.592    game/gm_memory[12][0][3]_i_21_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I0_O)        0.124    49.716 r  game/gm_memory[12][0][3]_i_5/O
                         net (fo=10, routed)          3.344    53.060    game/gm_memory[12][0][3]_i_5_n_0
    SLICE_X41Y118        LUT6 (Prop_lut6_I0_O)        0.124    53.184 r  game/gm_memory[12][7][3]_i_4/O
                         net (fo=1, routed)           1.534    54.717    game/gm_memory[12][7][3]_i_4_n_0
    SLICE_X43Y99         LUT4 (Prop_lut4_I1_O)        0.152    54.869 r  game/gm_memory[12][7][3]_i_1/O
                         net (fo=4, routed)           2.449    57.319    game/gm_memory[12][7][3]_i_1_n_0
    SLICE_X43Y45         FDRE                                         r  game/gm_memory_reg[12][7][3]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[16][4][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[12][2][0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.577ns  (logic 15.567ns (27.515%)  route 41.010ns (72.485%))
  Logic Levels:           49  (CARRY4=23 FDRE=1 LUT1=14 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE                         0.000     0.000 r  game/gm_memory_reg[16][4][3]/C
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  game/gm_memory_reg[16][4][3]/Q
                         net (fo=12, routed)          4.491     4.969    game/gm_memory_reg_n_0_[16][4][3]
    SLICE_X10Y67         LUT4 (Prop_lut4_I2_O)        0.301     5.270 r  game/gm_memory[16][1][3]_i_57/O
                         net (fo=2, routed)           1.291     6.561    game/gm_memory[16][1][3]_i_57_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     6.685 f  game/gm_memory[16][1][3]_i_30/O
                         net (fo=1, routed)           0.161     6.846    game/gm_memory[16][1][3]_i_30_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     6.970 r  game/gm_memory[16][1][3]_i_10/O
                         net (fo=45, routed)          1.678     8.648    game/gm_memory[16][1][3]_i_10_n_0
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.150     8.798 r  game/gm_score0_i_46/O
                         net (fo=83, routed)          2.452    11.249    game/gm_score0_i_46_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I0_O)        0.332    11.581 r  game/gm_memory[15][6][3]_i_73/O
                         net (fo=1, routed)           0.000    11.581    game/gm_memory[15][6][3]_i_73_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.221 f  game/gm_memory_reg[15][6][3]_i_37/O[3]
                         net (fo=30, routed)          0.888    13.109    game/gm_memory_reg[15][6][3]_i_37_n_4
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.306    13.415 r  game/gm_memory[12][0][3]_i_37/O
                         net (fo=1, routed)           0.000    13.415    game/gm_memory[12][0][3]_i_37_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.663 f  game/gm_memory_reg[12][0][3]_i_17/O[3]
                         net (fo=21, routed)          0.845    14.508    game/gm_memory_reg[12][0][3]_i_17_n_4
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.306    14.814 r  game/gm_memory[15][1][3]_i_150/O
                         net (fo=1, routed)           0.000    14.814    game/gm_memory[15][1][3]_i_150_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.069 f  game/gm_memory_reg[15][1][3]_i_55/O[3]
                         net (fo=21, routed)          1.216    16.284    game/gm_memory_reg[15][1][3]_i_55_n_4
    SLICE_X47Y53         LUT1 (Prop_lut1_I0_O)        0.307    16.591 r  game/gm_memory[14][1][3]_i_63/O
                         net (fo=1, routed)           0.000    16.591    game/gm_memory[14][1][3]_i_63_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.839 f  game/gm_memory_reg[14][1][3]_i_33/O[3]
                         net (fo=20, routed)          1.249    18.088    game/gm_memory_reg[14][1][3]_i_33_n_4
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.306    18.394 r  game/gm_memory[16][2][3]_i_74/O
                         net (fo=1, routed)           0.000    18.394    game/gm_memory[16][2][3]_i_74_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.770 r  game/gm_memory_reg[16][2][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.770    game/gm_memory_reg[16][2][3]_i_45_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.093 f  game/gm_memory_reg[17][1][3]_i_77/O[1]
                         net (fo=16, routed)          1.485    20.578    game/gm_memory_reg[17][1][3]_i_77_n_6
    SLICE_X54Y52         LUT1 (Prop_lut1_I0_O)        0.306    20.884 r  game/gm_memory[15][1][3]_i_239/O
                         net (fo=1, routed)           0.000    20.884    game/gm_memory[15][1][3]_i_239_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.114 f  game/gm_memory_reg[15][1][3]_i_129/O[1]
                         net (fo=20, routed)          1.995    23.109    game/gm_memory_reg[15][1][3]_i_129_n_6
    SLICE_X59Y50         LUT1 (Prop_lut1_I0_O)        0.306    23.415 r  game/gm_memory[18][8][3]_i_35/O
                         net (fo=1, routed)           0.000    23.415    game/gm_memory[18][8][3]_i_35_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.995 f  game/gm_memory_reg[18][8][3]_i_25/O[2]
                         net (fo=23, routed)          1.788    25.783    game/gm_memory_reg[18][8][3]_i_25_n_5
    SLICE_X61Y52         LUT1 (Prop_lut1_I0_O)        0.302    26.085 r  game/gm_memory[14][2][3]_i_39/O
                         net (fo=1, routed)           0.000    26.085    game/gm_memory[14][2][3]_i_39_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.483 r  game/gm_memory_reg[14][2][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.483    game/gm_memory_reg[14][2][3]_i_28_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.597 r  game/gm_memory_reg[15][6][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    26.597    game/gm_memory_reg[15][6][3]_i_100_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.910 f  game/gm_memory_reg[15][6][3]_i_99/O[3]
                         net (fo=5, routed)           1.204    28.115    game/gm_memory_reg[15][6][3]_i_99_n_4
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.306    28.421 r  game/gm_memory[12][1][3]_i_77/O
                         net (fo=1, routed)           0.000    28.421    game/gm_memory[12][1][3]_i_77_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.797 r  game/gm_memory_reg[12][1][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.797    game/gm_memory_reg[12][1][3]_i_47_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.120 f  game/gm_memory_reg[12][1][3]_i_43/O[1]
                         net (fo=8, routed)           1.744    30.863    game/gm_memory_reg[12][1][3]_i_43_n_6
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.306    31.169 r  game/gm_memory[15][1][3]_i_285/O
                         net (fo=1, routed)           0.000    31.169    game/gm_memory[15][1][3]_i_285_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.749 f  game/gm_memory_reg[15][1][3]_i_226/O[2]
                         net (fo=8, routed)           1.433    33.182    game/gm_memory_reg[15][1][3]_i_226_n_5
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.302    33.484 r  game/gm_memory[14][1][3]_i_104/O
                         net (fo=1, routed)           0.000    33.484    game/gm_memory[14][1][3]_i_104_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    33.836 f  game/gm_memory_reg[14][1][3]_i_85/O[3]
                         net (fo=8, routed)           1.721    35.557    game/gm_memory_reg[14][1][3]_i_85_n_4
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.307    35.864 r  game/gm_memory[17][2][2]_i_39/O
                         net (fo=1, routed)           0.000    35.864    game/gm_memory[17][2][2]_i_39_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.265 r  game/gm_memory_reg[17][2][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.265    game/gm_memory_reg[17][2][2]_i_24_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.578 f  game/gm_memory_reg[17][2][2]_i_29/O[3]
                         net (fo=6, routed)           1.930    38.508    game/gm_memory_reg[17][2][2]_i_29_n_4
    SLICE_X63Y79         LUT1 (Prop_lut1_I0_O)        0.306    38.814 r  game/gm_memory[17][2][2]_i_30/O
                         net (fo=1, routed)           0.000    38.814    game/gm_memory[17][2][2]_i_30_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.215 r  game/gm_memory_reg[17][2][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    39.215    game/gm_memory_reg[17][2][2]_i_16_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.549 f  game/gm_memory_reg[1][0][3]_i_12/O[1]
                         net (fo=8, routed)           1.136    40.685    game/gm_memory_reg[1][0][3]_i_12_n_6
    SLICE_X61Y78         LUT1 (Prop_lut1_I0_O)        0.303    40.988 r  game/gm_memory[15][1][3]_i_205/O
                         net (fo=1, routed)           0.000    40.988    game/gm_memory[15][1][3]_i_205_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.538 r  game/gm_memory_reg[15][1][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    41.538    game/gm_memory_reg[15][1][3]_i_91_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.872 f  game/gm_memory_reg[15][1][3]_i_89/O[1]
                         net (fo=7, routed)           0.997    42.868    game/gm_memory_reg[15][1][3]_i_89_n_6
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.303    43.172 r  game/gm_memory[0][0][3]_i_24/O
                         net (fo=1, routed)           0.000    43.172    game/gm_memory[0][0][3]_i_24_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.812 f  game/gm_memory_reg[0][0][3]_i_12/O[3]
                         net (fo=38, routed)          2.322    46.134    game/gm_memory_reg[0][0][3]_i_12_n_4
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.306    46.440 r  game/gm_memory[12][1][3]_i_39/O
                         net (fo=1, routed)           0.000    46.440    game/gm_memory[12][1][3]_i_39_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    46.754 r  game/gm_memory_reg[12][1][3]_i_21/CO[2]
                         net (fo=41, routed)          1.118    47.871    game/gm_memory_reg[12][1][3]_i_21_n_1
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.313    48.184 r  game/gm_memory[12][0][3]_i_46/O
                         net (fo=1, routed)           0.433    48.617    game/gm_memory[12][0][3]_i_46_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124    48.741 r  game/gm_memory[12][0][3]_i_21/O
                         net (fo=1, routed)           0.851    49.592    game/gm_memory[12][0][3]_i_21_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I0_O)        0.124    49.716 r  game/gm_memory[12][0][3]_i_5/O
                         net (fo=10, routed)          2.421    52.136    game/gm_memory[12][0][3]_i_5_n_0
    SLICE_X48Y107        LUT6 (Prop_lut6_I0_O)        0.124    52.260 r  game/gm_memory[12][2][3]_i_4/O
                         net (fo=1, routed)           2.044    54.304    game/gm_memory[12][2][3]_i_4_n_0
    SLICE_X48Y77         LUT4 (Prop_lut4_I1_O)        0.152    54.456 r  game/gm_memory[12][2][3]_i_2/O
                         net (fo=4, routed)           2.121    56.577    game/gm_memory[12][2][3]_i_2_n_0
    SLICE_X41Y41         FDRE                                         r  game/gm_memory_reg[12][2][0]/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[16][4][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[12][2][1]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        56.577ns  (logic 15.567ns (27.515%)  route 41.010ns (72.485%))
  Logic Levels:           49  (CARRY4=23 FDRE=1 LUT1=14 LUT2=1 LUT3=2 LUT4=2 LUT5=2 LUT6=4)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X38Y84         FDRE                         0.000     0.000 r  game/gm_memory_reg[16][4][3]/C
    SLICE_X38Y84         FDRE (Prop_fdre_C_Q)         0.478     0.478 f  game/gm_memory_reg[16][4][3]/Q
                         net (fo=12, routed)          4.491     4.969    game/gm_memory_reg_n_0_[16][4][3]
    SLICE_X10Y67         LUT4 (Prop_lut4_I2_O)        0.301     5.270 r  game/gm_memory[16][1][3]_i_57/O
                         net (fo=2, routed)           1.291     6.561    game/gm_memory[16][1][3]_i_57_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     6.685 f  game/gm_memory[16][1][3]_i_30/O
                         net (fo=1, routed)           0.161     6.846    game/gm_memory[16][1][3]_i_30_n_0
    SLICE_X6Y70          LUT5 (Prop_lut5_I4_O)        0.124     6.970 r  game/gm_memory[16][1][3]_i_10/O
                         net (fo=45, routed)          1.678     8.648    game/gm_memory[16][1][3]_i_10_n_0
    SLICE_X15Y58         LUT3 (Prop_lut3_I0_O)        0.150     8.798 r  game/gm_score0_i_46/O
                         net (fo=83, routed)          2.452    11.249    game/gm_score0_i_46_n_0
    SLICE_X39Y54         LUT3 (Prop_lut3_I0_O)        0.332    11.581 r  game/gm_memory[15][6][3]_i_73/O
                         net (fo=1, routed)           0.000    11.581    game/gm_memory[15][6][3]_i_73_n_0
    SLICE_X39Y54         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.221 f  game/gm_memory_reg[15][6][3]_i_37/O[3]
                         net (fo=30, routed)          0.888    13.109    game/gm_memory_reg[15][6][3]_i_37_n_4
    SLICE_X40Y54         LUT1 (Prop_lut1_I0_O)        0.306    13.415 r  game/gm_memory[12][0][3]_i_37/O
                         net (fo=1, routed)           0.000    13.415    game/gm_memory[12][0][3]_i_37_n_0
    SLICE_X40Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    13.663 f  game/gm_memory_reg[12][0][3]_i_17/O[3]
                         net (fo=21, routed)          0.845    14.508    game/gm_memory_reg[12][0][3]_i_17_n_4
    SLICE_X42Y54         LUT1 (Prop_lut1_I0_O)        0.306    14.814 r  game/gm_memory[15][1][3]_i_150/O
                         net (fo=1, routed)           0.000    14.814    game/gm_memory[15][1][3]_i_150_n_0
    SLICE_X42Y54         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.255    15.069 f  game/gm_memory_reg[15][1][3]_i_55/O[3]
                         net (fo=21, routed)          1.216    16.284    game/gm_memory_reg[15][1][3]_i_55_n_4
    SLICE_X47Y53         LUT1 (Prop_lut1_I0_O)        0.307    16.591 r  game/gm_memory[14][1][3]_i_63/O
                         net (fo=1, routed)           0.000    16.591    game/gm_memory[14][1][3]_i_63_n_0
    SLICE_X47Y53         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248    16.839 f  game/gm_memory_reg[14][1][3]_i_33/O[3]
                         net (fo=20, routed)          1.249    18.088    game/gm_memory_reg[14][1][3]_i_33_n_4
    SLICE_X52Y52         LUT1 (Prop_lut1_I0_O)        0.306    18.394 r  game/gm_memory[16][2][3]_i_74/O
                         net (fo=1, routed)           0.000    18.394    game/gm_memory[16][2][3]_i_74_n_0
    SLICE_X52Y52         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    18.770 r  game/gm_memory_reg[16][2][3]_i_45/CO[3]
                         net (fo=1, routed)           0.000    18.770    game/gm_memory_reg[16][2][3]_i_45_n_0
    SLICE_X52Y53         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    19.093 f  game/gm_memory_reg[17][1][3]_i_77/O[1]
                         net (fo=16, routed)          1.485    20.578    game/gm_memory_reg[17][1][3]_i_77_n_6
    SLICE_X54Y52         LUT1 (Prop_lut1_I0_O)        0.306    20.884 r  game/gm_memory[15][1][3]_i_239/O
                         net (fo=1, routed)           0.000    20.884    game/gm_memory[15][1][3]_i_239_n_0
    SLICE_X54Y52         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.230    21.114 f  game/gm_memory_reg[15][1][3]_i_129/O[1]
                         net (fo=20, routed)          1.995    23.109    game/gm_memory_reg[15][1][3]_i_129_n_6
    SLICE_X59Y50         LUT1 (Prop_lut1_I0_O)        0.306    23.415 r  game/gm_memory[18][8][3]_i_35/O
                         net (fo=1, routed)           0.000    23.415    game/gm_memory[18][8][3]_i_35_n_0
    SLICE_X59Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    23.995 f  game/gm_memory_reg[18][8][3]_i_25/O[2]
                         net (fo=23, routed)          1.788    25.783    game/gm_memory_reg[18][8][3]_i_25_n_5
    SLICE_X61Y52         LUT1 (Prop_lut1_I0_O)        0.302    26.085 r  game/gm_memory[14][2][3]_i_39/O
                         net (fo=1, routed)           0.000    26.085    game/gm_memory[14][2][3]_i_39_n_0
    SLICE_X61Y52         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398    26.483 r  game/gm_memory_reg[14][2][3]_i_28/CO[3]
                         net (fo=1, routed)           0.000    26.483    game/gm_memory_reg[14][2][3]_i_28_n_0
    SLICE_X61Y53         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114    26.597 r  game/gm_memory_reg[15][6][3]_i_100/CO[3]
                         net (fo=1, routed)           0.000    26.597    game/gm_memory_reg[15][6][3]_i_100_n_0
    SLICE_X61Y54         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    26.910 f  game/gm_memory_reg[15][6][3]_i_99/O[3]
                         net (fo=5, routed)           1.204    28.115    game/gm_memory_reg[15][6][3]_i_99_n_4
    SLICE_X64Y56         LUT1 (Prop_lut1_I0_O)        0.306    28.421 r  game/gm_memory[12][1][3]_i_77/O
                         net (fo=1, routed)           0.000    28.421    game/gm_memory[12][1][3]_i_77_n_0
    SLICE_X64Y56         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376    28.797 r  game/gm_memory_reg[12][1][3]_i_47/CO[3]
                         net (fo=1, routed)           0.000    28.797    game/gm_memory_reg[12][1][3]_i_47_n_0
    SLICE_X64Y57         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    29.120 f  game/gm_memory_reg[12][1][3]_i_43/O[1]
                         net (fo=8, routed)           1.744    30.863    game/gm_memory_reg[12][1][3]_i_43_n_6
    SLICE_X65Y63         LUT1 (Prop_lut1_I0_O)        0.306    31.169 r  game/gm_memory[15][1][3]_i_285/O
                         net (fo=1, routed)           0.000    31.169    game/gm_memory[15][1][3]_i_285_n_0
    SLICE_X65Y63         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    31.749 f  game/gm_memory_reg[15][1][3]_i_226/O[2]
                         net (fo=8, routed)           1.433    33.182    game/gm_memory_reg[15][1][3]_i_226_n_5
    SLICE_X64Y68         LUT1 (Prop_lut1_I0_O)        0.302    33.484 r  game/gm_memory[14][1][3]_i_104/O
                         net (fo=1, routed)           0.000    33.484    game/gm_memory[14][1][3]_i_104_n_0
    SLICE_X64Y68         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.352    33.836 f  game/gm_memory_reg[14][1][3]_i_85/O[3]
                         net (fo=8, routed)           1.721    35.557    game/gm_memory_reg[14][1][3]_i_85_n_4
    SLICE_X65Y72         LUT1 (Prop_lut1_I0_O)        0.307    35.864 r  game/gm_memory[17][2][2]_i_39/O
                         net (fo=1, routed)           0.000    35.864    game/gm_memory[17][2][2]_i_39_n_0
    SLICE_X65Y72         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    36.265 r  game/gm_memory_reg[17][2][2]_i_24/CO[3]
                         net (fo=1, routed)           0.000    36.265    game/gm_memory_reg[17][2][2]_i_24_n_0
    SLICE_X65Y73         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313    36.578 f  game/gm_memory_reg[17][2][2]_i_29/O[3]
                         net (fo=6, routed)           1.930    38.508    game/gm_memory_reg[17][2][2]_i_29_n_4
    SLICE_X63Y79         LUT1 (Prop_lut1_I0_O)        0.306    38.814 r  game/gm_memory[17][2][2]_i_30/O
                         net (fo=1, routed)           0.000    38.814    game/gm_memory[17][2][2]_i_30_n_0
    SLICE_X63Y79         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401    39.215 r  game/gm_memory_reg[17][2][2]_i_16/CO[3]
                         net (fo=1, routed)           0.000    39.215    game/gm_memory_reg[17][2][2]_i_16_n_0
    SLICE_X63Y80         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    39.549 f  game/gm_memory_reg[1][0][3]_i_12/O[1]
                         net (fo=8, routed)           1.136    40.685    game/gm_memory_reg[1][0][3]_i_12_n_6
    SLICE_X61Y78         LUT1 (Prop_lut1_I0_O)        0.303    40.988 r  game/gm_memory[15][1][3]_i_205/O
                         net (fo=1, routed)           0.000    40.988    game/gm_memory[15][1][3]_i_205_n_0
    SLICE_X61Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    41.538 r  game/gm_memory_reg[15][1][3]_i_91/CO[3]
                         net (fo=1, routed)           0.000    41.538    game/gm_memory_reg[15][1][3]_i_91_n_0
    SLICE_X61Y79         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334    41.872 f  game/gm_memory_reg[15][1][3]_i_89/O[1]
                         net (fo=7, routed)           0.997    42.868    game/gm_memory_reg[15][1][3]_i_89_n_6
    SLICE_X58Y79         LUT1 (Prop_lut1_I0_O)        0.303    43.172 r  game/gm_memory[0][0][3]_i_24/O
                         net (fo=1, routed)           0.000    43.172    game/gm_memory[0][0][3]_i_24_n_0
    SLICE_X58Y79         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    43.812 f  game/gm_memory_reg[0][0][3]_i_12/O[3]
                         net (fo=38, routed)          2.322    46.134    game/gm_memory_reg[0][0][3]_i_12_n_4
    SLICE_X53Y78         LUT2 (Prop_lut2_I0_O)        0.306    46.440 r  game/gm_memory[12][1][3]_i_39/O
                         net (fo=1, routed)           0.000    46.440    game/gm_memory[12][1][3]_i_39_n_0
    SLICE_X53Y78         CARRY4 (Prop_carry4_S[2]_CO[2])
                                                      0.314    46.754 r  game/gm_memory_reg[12][1][3]_i_21/CO[2]
                         net (fo=41, routed)          1.118    47.871    game/gm_memory_reg[12][1][3]_i_21_n_1
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.313    48.184 r  game/gm_memory[12][0][3]_i_46/O
                         net (fo=1, routed)           0.433    48.617    game/gm_memory[12][0][3]_i_46_n_0
    SLICE_X53Y62         LUT6 (Prop_lut6_I0_O)        0.124    48.741 r  game/gm_memory[12][0][3]_i_21/O
                         net (fo=1, routed)           0.851    49.592    game/gm_memory[12][0][3]_i_21_n_0
    SLICE_X57Y69         LUT6 (Prop_lut6_I0_O)        0.124    49.716 r  game/gm_memory[12][0][3]_i_5/O
                         net (fo=10, routed)          2.421    52.136    game/gm_memory[12][0][3]_i_5_n_0
    SLICE_X48Y107        LUT6 (Prop_lut6_I0_O)        0.124    52.260 r  game/gm_memory[12][2][3]_i_4/O
                         net (fo=1, routed)           2.044    54.304    game/gm_memory[12][2][3]_i_4_n_0
    SLICE_X48Y77         LUT4 (Prop_lut4_I1_O)        0.152    54.456 r  game/gm_memory[12][2][3]_i_2/O
                         net (fo=4, routed)           2.121    56.577    game/gm_memory[12][2][3]_i_2_n_0
    SLICE_X41Y41         FDRE                                         r  game/gm_memory_reg[12][2][1]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/gm_memory_reg[0][0][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[1][0][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.272ns  (logic 0.186ns (68.323%)  route 0.086ns (31.677%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y81         FDRE                         0.000     0.000 r  game/gm_memory_reg[0][0][1]/C
    SLICE_X63Y81         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_memory_reg[0][0][1]/Q
                         net (fo=27, routed)          0.086     0.227    game/gm_memory_reg_n_0_[0][0][1]
    SLICE_X62Y81         LUT6 (Prop_lut6_I4_O)        0.045     0.272 r  game/gm_memory[1][0][1]_i_1/O
                         net (fo=1, routed)           0.000     0.272    game/gm_memory[1][0][1]_i_1_n_0
    SLICE_X62Y81         FDRE                                         r  game/gm_memory_reg[1][0][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/lfsr_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/lfsr_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.280ns  (logic 0.164ns (58.592%)  route 0.116ns (41.408%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y39         FDRE                         0.000     0.000 r  game/lfsr_reg[5]/C
    SLICE_X30Y39         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  game/lfsr_reg[5]/Q
                         net (fo=2, routed)           0.116     0.280    game/lfsr__0[5]
    SLICE_X32Y39         FDSE                                         r  game/lfsr_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/lfsr_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            game/lfsr_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.289ns  (logic 0.227ns (78.604%)  route 0.062ns (21.396%))
  Logic Levels:           2  (FDSE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X32Y39         FDSE                         0.000     0.000 r  game/lfsr_reg[6]/C
    SLICE_X32Y39         FDSE (Prop_fdse_C_Q)         0.128     0.128 r  game/lfsr_reg[6]/Q
                         net (fo=1, routed)           0.062     0.190    game/lfsr__0[6]
    SLICE_X32Y39         LUT2 (Prop_lut2_I1_O)        0.099     0.289 r  game/lfsr[0]_i_1/O
                         net (fo=1, routed)           0.000     0.289    game/lfsr[0]_i_1_n_0
    SLICE_X32Y39         FDSE                                         r  game/lfsr_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/fall_timer_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/fall_timer_counter_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.172%)  route 0.145ns (43.828%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDRE                         0.000     0.000 r  game/fall_timer_counter_reg[0]/C
    SLICE_X62Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/fall_timer_counter_reg[0]/Q
                         net (fo=6, routed)           0.145     0.286    game/fall_timer_counter_reg_n_0_[0]
    SLICE_X64Y46         LUT3 (Prop_lut3_I2_O)        0.045     0.331 r  game/fall_timer_counter[1]_i_1/O
                         net (fo=1, routed)           0.000     0.331    game/fall_timer_counter[1]
    SLICE_X64Y46         FDRE                                         r  game/fall_timer_counter_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/fall_timer_counter_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/fall_timer_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.331ns  (logic 0.186ns (56.172%)  route 0.145ns (43.828%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y46         FDRE                         0.000     0.000 r  game/fall_timer_counter_reg[0]/C
    SLICE_X62Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/fall_timer_counter_reg[0]/Q
                         net (fo=6, routed)           0.145     0.286    game/fall_timer_counter_reg_n_0_[0]
    SLICE_X64Y46         LUT6 (Prop_lut6_I3_O)        0.045     0.331 r  game/fall_timer_counter[4]_i_1/O
                         net (fo=1, routed)           0.000     0.331    game/fall_timer_counter[4]
    SLICE_X64Y46         FDRE                                         r  game/fall_timer_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[1][9][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[6][9][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.337ns  (logic 0.186ns (55.179%)  route 0.151ns (44.821%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y90         FDRE                         0.000     0.000 r  game/gm_memory_reg[1][9][2]/C
    SLICE_X61Y90         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_memory_reg[1][9][2]/Q
                         net (fo=27, routed)          0.151     0.292    game/gm_memory_reg_n_0_[1][9][2]
    SLICE_X59Y91         LUT6 (Prop_lut6_I1_O)        0.045     0.337 r  game/gm_memory[6][9][2]_i_1/O
                         net (fo=1, routed)           0.000     0.337    game/gm_memory[6][9][2]_i_1_n_0
    SLICE_X59Y91         FDRE                                         r  game/gm_memory_reg[6][9][2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[1][4][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[2][4][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (55.043%)  route 0.152ns (44.957%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y96         FDRE                         0.000     0.000 r  game/gm_memory_reg[1][4][1]/C
    SLICE_X61Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_memory_reg[1][4][1]/Q
                         net (fo=29, routed)          0.152     0.293    game/gm_memory_reg_n_0_[1][4][1]
    SLICE_X59Y95         LUT6 (Prop_lut6_I0_O)        0.045     0.338 r  game/gm_memory[2][4][1]_i_1/O
                         net (fo=1, routed)           0.000     0.338    game/gm_memory[2][4][1]_i_1_n_0
    SLICE_X59Y95         FDRE                                         r  game/gm_memory_reg[2][4][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[0][5][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[2][5][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.338ns  (logic 0.186ns (54.962%)  route 0.152ns (45.038%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y97         FDRE                         0.000     0.000 r  game/gm_memory_reg[0][5][3]/C
    SLICE_X51Y97         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_memory_reg[0][5][3]/Q
                         net (fo=29, routed)          0.152     0.293    game/gm_memory_reg_n_0_[0][5][3]
    SLICE_X53Y98         LUT6 (Prop_lut6_I4_O)        0.045     0.338 r  game/gm_memory[2][5][3]_i_2/O
                         net (fo=1, routed)           0.000     0.338    game/gm_memory[2][5][3]_i_2_n_0
    SLICE_X53Y98         FDRE                                         r  game/gm_memory_reg[2][5][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[1][1][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[2][1][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.344ns  (logic 0.209ns (60.670%)  route 0.135ns (39.330%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y83         FDRE                         0.000     0.000 r  game/gm_memory_reg[1][1][1]/C
    SLICE_X60Y83         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  game/gm_memory_reg[1][1][1]/Q
                         net (fo=26, routed)          0.135     0.299    game/gm_memory_reg_n_0_[1][1][1]
    SLICE_X59Y82         LUT6 (Prop_lut6_I0_O)        0.045     0.344 r  game/gm_memory[2][1][1]_i_1/O
                         net (fo=1, routed)           0.000     0.344    game/gm_memory[2][1][1]_i_1_n_0
    SLICE_X59Y82         FDRE                                         r  game/gm_memory_reg[2][1][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/gm_memory_reg[1][4][2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            game/gm_memory_reg[2][4][2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.186ns (53.043%)  route 0.165ns (46.957%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y96         FDRE                         0.000     0.000 r  game/gm_memory_reg[1][4][2]/C
    SLICE_X63Y96         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  game/gm_memory_reg[1][4][2]/Q
                         net (fo=29, routed)          0.165     0.306    game/gm_memory_reg_n_0_[1][4][2]
    SLICE_X59Y96         LUT6 (Prop_lut6_I0_O)        0.045     0.351 r  game/gm_memory[2][4][2]_i_1/O
                         net (fo=1, routed)           0.000     0.351    game/gm_memory[2][4][2]_i_1_n_0
    SLICE_X59Y96         FDRE                                         r  game/gm_memory_reg[2][4][2]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay           100 Endpoints
Min Delay           100 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db_left/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[3]_rep/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.284ns  (logic 1.076ns (11.590%)  route 8.208ns (88.410%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.157    db_left/CLK
    SLICE_X0Y39          FDRE                                         r  db_left/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  db_left/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.918     6.531    db_left/shift_reg[0]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124     6.655 r  db_left/clean/O
                         net (fo=2, routed)           2.036     8.691    game/left
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.124     8.815 f  game/active_x[2]_i_6/O
                         net (fo=1, routed)           1.242    10.057    game/active_x[2]_i_6_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I3_O)        0.124    10.181 r  game/active_x[2]_i_2/O
                         net (fo=14, routed)          0.672    10.853    game/active_x[2]_i_2_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124    10.977 r  game/active_x[3]_i_3/O
                         net (fo=1, routed)           0.712    11.689    game/active_x[3]_i_3_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.124    11.813 r  game/active_x[3]_i_1/O
                         net (fo=23, routed)          2.629    14.441    game/active_x[3]_i_1_n_0
    SLICE_X11Y116        FDRE                                         r  game/active_x_reg[3]_rep/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_left/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[3]_rep__0/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.284ns  (logic 1.076ns (11.590%)  route 8.208ns (88.410%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.157    db_left/CLK
    SLICE_X0Y39          FDRE                                         r  db_left/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  db_left/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.918     6.531    db_left/shift_reg[0]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124     6.655 r  db_left/clean/O
                         net (fo=2, routed)           2.036     8.691    game/left
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.124     8.815 f  game/active_x[2]_i_6/O
                         net (fo=1, routed)           1.242    10.057    game/active_x[2]_i_6_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I3_O)        0.124    10.181 r  game/active_x[2]_i_2/O
                         net (fo=14, routed)          0.672    10.853    game/active_x[2]_i_2_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124    10.977 r  game/active_x[3]_i_3/O
                         net (fo=1, routed)           0.712    11.689    game/active_x[3]_i_3_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.124    11.813 r  game/active_x[3]_i_1/O
                         net (fo=23, routed)          2.629    14.441    game/active_x[3]_i_1_n_0
    SLICE_X11Y116        FDRE                                         r  game/active_x_reg[3]_rep__0/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_left/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[3]_rep__1/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.284ns  (logic 1.076ns (11.590%)  route 8.208ns (88.410%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.157    db_left/CLK
    SLICE_X0Y39          FDRE                                         r  db_left/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  db_left/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.918     6.531    db_left/shift_reg[0]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124     6.655 r  db_left/clean/O
                         net (fo=2, routed)           2.036     8.691    game/left
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.124     8.815 f  game/active_x[2]_i_6/O
                         net (fo=1, routed)           1.242    10.057    game/active_x[2]_i_6_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I3_O)        0.124    10.181 r  game/active_x[2]_i_2/O
                         net (fo=14, routed)          0.672    10.853    game/active_x[2]_i_2_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124    10.977 r  game/active_x[3]_i_3/O
                         net (fo=1, routed)           0.712    11.689    game/active_x[3]_i_3_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.124    11.813 r  game/active_x[3]_i_1/O
                         net (fo=23, routed)          2.629    14.441    game/active_x[3]_i_1_n_0
    SLICE_X11Y116        FDRE                                         r  game/active_x_reg[3]_rep__1/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_left/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[3]_rep__2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.284ns  (logic 1.076ns (11.590%)  route 8.208ns (88.410%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.157    db_left/CLK
    SLICE_X0Y39          FDRE                                         r  db_left/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  db_left/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.918     6.531    db_left/shift_reg[0]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124     6.655 r  db_left/clean/O
                         net (fo=2, routed)           2.036     8.691    game/left
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.124     8.815 f  game/active_x[2]_i_6/O
                         net (fo=1, routed)           1.242    10.057    game/active_x[2]_i_6_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I3_O)        0.124    10.181 r  game/active_x[2]_i_2/O
                         net (fo=14, routed)          0.672    10.853    game/active_x[2]_i_2_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124    10.977 r  game/active_x[3]_i_3/O
                         net (fo=1, routed)           0.712    11.689    game/active_x[3]_i_3_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.124    11.813 r  game/active_x[3]_i_1/O
                         net (fo=23, routed)          2.629    14.441    game/active_x[3]_i_1_n_0
    SLICE_X11Y116        FDRE                                         r  game/active_x_reg[3]_rep__2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_left/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[0]_rep__0/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.148ns  (logic 1.076ns (11.762%)  route 8.072ns (88.238%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.157    db_left/CLK
    SLICE_X0Y39          FDRE                                         r  db_left/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  db_left/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.918     6.531    db_left/shift_reg[0]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124     6.655 r  db_left/clean/O
                         net (fo=2, routed)           2.036     8.691    game/left
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.124     8.815 f  game/active_x[2]_i_6/O
                         net (fo=1, routed)           1.242    10.057    game/active_x[2]_i_6_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I3_O)        0.124    10.181 r  game/active_x[2]_i_2/O
                         net (fo=14, routed)          0.672    10.853    game/active_x[2]_i_2_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124    10.977 r  game/active_x[3]_i_3/O
                         net (fo=1, routed)           0.712    11.689    game/active_x[3]_i_3_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.124    11.813 r  game/active_x[3]_i_1/O
                         net (fo=23, routed)          2.493    14.306    game/active_x[3]_i_1_n_0
    SLICE_X9Y116         FDRE                                         r  game/active_x_reg[0]_rep__0/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_left/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[0]_rep/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.095ns  (logic 1.076ns (11.831%)  route 8.019ns (88.169%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.157    db_left/CLK
    SLICE_X0Y39          FDRE                                         r  db_left/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  db_left/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.918     6.531    db_left/shift_reg[0]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124     6.655 r  db_left/clean/O
                         net (fo=2, routed)           2.036     8.691    game/left
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.124     8.815 f  game/active_x[2]_i_6/O
                         net (fo=1, routed)           1.242    10.057    game/active_x[2]_i_6_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I3_O)        0.124    10.181 r  game/active_x[2]_i_2/O
                         net (fo=14, routed)          0.672    10.853    game/active_x[2]_i_2_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124    10.977 r  game/active_x[3]_i_3/O
                         net (fo=1, routed)           0.712    11.689    game/active_x[3]_i_3_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.124    11.813 r  game/active_x[3]_i_1/O
                         net (fo=23, routed)          2.440    14.252    game/active_x[3]_i_1_n_0
    SLICE_X10Y116        FDRE                                         r  game/active_x_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_left/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[0]_rep__2/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.095ns  (logic 1.076ns (11.831%)  route 8.019ns (88.169%))
  Logic Levels:           5  (LUT3=1 LUT5=1 LUT6=3)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.157    db_left/CLK
    SLICE_X0Y39          FDRE                                         r  db_left/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  db_left/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.918     6.531    db_left/shift_reg[0]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124     6.655 r  db_left/clean/O
                         net (fo=2, routed)           2.036     8.691    game/left
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.124     8.815 f  game/active_x[2]_i_6/O
                         net (fo=1, routed)           1.242    10.057    game/active_x[2]_i_6_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I3_O)        0.124    10.181 r  game/active_x[2]_i_2/O
                         net (fo=14, routed)          0.672    10.853    game/active_x[2]_i_2_n_0
    SLICE_X6Y85          LUT6 (Prop_lut6_I0_O)        0.124    10.977 r  game/active_x[3]_i_3/O
                         net (fo=1, routed)           0.712    11.689    game/active_x[3]_i_3_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I3_O)        0.124    11.813 r  game/active_x[3]_i_1/O
                         net (fo=23, routed)          2.440    14.252    game/active_x[3]_i_1_n_0
    SLICE_X10Y116        FDRE                                         r  game/active_x_reg[0]_rep__2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_left/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[3]_rep__2/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.081ns  (logic 1.076ns (11.849%)  route 8.005ns (88.151%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.157    db_left/CLK
    SLICE_X0Y39          FDRE                                         r  db_left/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  db_left/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.918     6.531    db_left/shift_reg[0]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124     6.655 r  db_left/clean/O
                         net (fo=2, routed)           2.036     8.691    game/left
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.124     8.815 f  game/active_x[2]_i_6/O
                         net (fo=1, routed)           1.242    10.057    game/active_x[2]_i_6_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I3_O)        0.124    10.181 r  game/active_x[2]_i_2/O
                         net (fo=14, routed)          2.611    12.792    game/active_x[2]_i_2_n_0
    SLICE_X8Y116         LUT5 (Prop_lut5_I0_O)        0.124    12.916 r  game/active_x[3]_i_4/O
                         net (fo=5, routed)           0.576    13.492    game/active_x[3]_i_4_n_0
    SLICE_X11Y116        LUT3 (Prop_lut3_I0_O)        0.124    13.616 r  game/active_x[3]_rep__2_i_1/O
                         net (fo=1, routed)           0.622    14.238    game/active_x[3]_rep__2_i_1_n_0
    SLICE_X11Y116        FDRE                                         r  game/active_x_reg[3]_rep__2/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_left/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_x_reg[3]_rep__1/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.072ns  (logic 1.070ns (11.795%)  route 8.002ns (88.205%))
  Logic Levels:           5  (LUT3=2 LUT5=1 LUT6=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.636     5.157    db_left/CLK
    SLICE_X0Y39          FDRE                                         r  db_left/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.456     5.613 r  db_left/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.918     6.531    db_left/shift_reg[0]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.124     6.655 r  db_left/clean/O
                         net (fo=2, routed)           2.036     8.691    game/left
    SLICE_X4Y86          LUT6 (Prop_lut6_I4_O)        0.124     8.815 f  game/active_x[2]_i_6/O
                         net (fo=1, routed)           1.242    10.057    game/active_x[2]_i_6_n_0
    SLICE_X9Y85          LUT6 (Prop_lut6_I3_O)        0.124    10.181 r  game/active_x[2]_i_2/O
                         net (fo=14, routed)          2.611    12.792    game/active_x[2]_i_2_n_0
    SLICE_X8Y116         LUT5 (Prop_lut5_I0_O)        0.124    12.916 r  game/active_x[3]_i_4/O
                         net (fo=5, routed)           0.572    13.488    game/active_x[3]_i_4_n_0
    SLICE_X11Y116        LUT3 (Prop_lut3_I0_O)        0.118    13.606 r  game/active_x[3]_rep__1_i_1/O
                         net (fo=1, routed)           0.623    14.229    game/active_x[3]_rep__1_i_1_n_0
    SLICE_X11Y116        FDRE                                         r  game/active_x_reg[3]_rep__1/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_y_reg[0]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.036ns  (logic 1.082ns (11.975%)  route 7.954ns (88.025%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.637     5.158    db_down/CLK
    SLICE_X0Y41          FDRE                                         r  db_down/shift_reg_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y41          FDRE (Prop_fdre_C_Q)         0.456     5.614 r  db_down/shift_reg_reg[2]/Q
                         net (fo=1, routed)           0.658     6.272    db_down/shift_reg[2]
    SLICE_X0Y41          LUT3 (Prop_lut3_I2_O)        0.124     6.396 r  db_down/clean/O
                         net (fo=3, routed)           0.839     7.236    game/down
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.150     7.386 r  game/active_y[4]_i_4/O
                         net (fo=1, routed)           0.571     7.956    game/active_y[4]_i_4_n_0
    SLICE_X7Y46          LUT5 (Prop_lut5_I3_O)        0.352     8.308 r  game/active_y[4]_i_2/O
                         net (fo=46, routed)          5.885    14.194    game/active_y[4]_i_2_n_0
    SLICE_X34Y83         FDRE                                         r  game/active_y_reg[0]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 db_down/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/down_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.612ns  (logic 0.186ns (30.401%)  route 0.426ns (69.599%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.476    db_down/CLK
    SLICE_X0Y39          FDRE                                         r  db_down/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  db_down/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.170     1.787    db_down/shift_reg[0]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.045     1.832 r  db_down/clean/O
                         net (fo=3, routed)           0.256     2.088    game/down
    SLICE_X5Y46          FDRE                                         r  game/down_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_y_reg[0]_rep/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.184ns  (logic 0.336ns (28.378%)  route 0.848ns (71.622%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.476    db_down/CLK
    SLICE_X0Y39          FDRE                                         r  db_down/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  db_down/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.170     1.787    db_down/shift_reg[0]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.045     1.832 r  db_down/clean/O
                         net (fo=3, routed)           0.302     2.134    game/down
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.042     2.176 r  game/active_y[4]_i_4/O
                         net (fo=1, routed)           0.184     2.360    game/active_y[4]_i_4_n_0
    SLICE_X7Y46          LUT5 (Prop_lut5_I3_O)        0.108     2.468 r  game/active_y[4]_i_2/O
                         net (fo=46, routed)          0.192     2.660    game/active_y[4]_i_2_n_0
    SLICE_X3Y48          FDRE                                         r  game/active_y_reg[0]_rep/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_y_reg[0]_rep__2/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.184ns  (logic 0.336ns (28.378%)  route 0.848ns (71.622%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.476    db_down/CLK
    SLICE_X0Y39          FDRE                                         r  db_down/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  db_down/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.170     1.787    db_down/shift_reg[0]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.045     1.832 r  db_down/clean/O
                         net (fo=3, routed)           0.302     2.134    game/down
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.042     2.176 r  game/active_y[4]_i_4/O
                         net (fo=1, routed)           0.184     2.360    game/active_y[4]_i_4_n_0
    SLICE_X7Y46          LUT5 (Prop_lut5_I3_O)        0.108     2.468 r  game/active_y[4]_i_2/O
                         net (fo=46, routed)          0.192     2.660    game/active_y[4]_i_2_n_0
    SLICE_X3Y48          FDRE                                         r  game/active_y_reg[0]_rep__2/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_y_reg[0]_rep__5/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.184ns  (logic 0.336ns (28.378%)  route 0.848ns (71.622%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.476    db_down/CLK
    SLICE_X0Y39          FDRE                                         r  db_down/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  db_down/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.170     1.787    db_down/shift_reg[0]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.045     1.832 r  db_down/clean/O
                         net (fo=3, routed)           0.302     2.134    game/down
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.042     2.176 r  game/active_y[4]_i_4/O
                         net (fo=1, routed)           0.184     2.360    game/active_y[4]_i_4_n_0
    SLICE_X7Y46          LUT5 (Prop_lut5_I3_O)        0.108     2.468 r  game/active_y[4]_i_2/O
                         net (fo=46, routed)          0.192     2.660    game/active_y[4]_i_2_n_0
    SLICE_X3Y48          FDRE                                         r  game/active_y_reg[0]_rep__5/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_y_reg[0]_rep__6/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.184ns  (logic 0.336ns (28.378%)  route 0.848ns (71.622%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.476    db_down/CLK
    SLICE_X0Y39          FDRE                                         r  db_down/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  db_down/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.170     1.787    db_down/shift_reg[0]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.045     1.832 r  db_down/clean/O
                         net (fo=3, routed)           0.302     2.134    game/down
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.042     2.176 r  game/active_y[4]_i_4/O
                         net (fo=1, routed)           0.184     2.360    game/active_y[4]_i_4_n_0
    SLICE_X7Y46          LUT5 (Prop_lut5_I3_O)        0.108     2.468 r  game/active_y[4]_i_2/O
                         net (fo=46, routed)          0.192     2.660    game/active_y[4]_i_2_n_0
    SLICE_X3Y48          FDRE                                         r  game/active_y_reg[0]_rep__6/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_right/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/right_prev_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.193ns  (logic 0.186ns (15.588%)  route 1.007ns (84.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.594     1.477    db_right/CLK
    SLICE_X1Y42          FDRE                                         r  db_right/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y42          FDRE (Prop_fdre_C_Q)         0.141     1.618 r  db_right/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.109     1.727    db_right/shift_reg[0]
    SLICE_X0Y42          LUT3 (Prop_lut3_I1_O)        0.045     1.772 r  db_right/clean/O
                         net (fo=2, routed)           0.898     2.670    game/right
    SLICE_X5Y86          FDRE                                         r  game/right_prev_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_y_reg[0]_rep__3/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.257ns  (logic 0.336ns (26.724%)  route 0.921ns (73.276%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.476    db_down/CLK
    SLICE_X0Y39          FDRE                                         r  db_down/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  db_down/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.170     1.787    db_down/shift_reg[0]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.045     1.832 r  db_down/clean/O
                         net (fo=3, routed)           0.302     2.134    game/down
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.042     2.176 r  game/active_y[4]_i_4/O
                         net (fo=1, routed)           0.184     2.360    game/active_y[4]_i_4_n_0
    SLICE_X7Y46          LUT5 (Prop_lut5_I3_O)        0.108     2.468 r  game/active_y[4]_i_2/O
                         net (fo=46, routed)          0.265     2.733    game/active_y[4]_i_2_n_0
    SLICE_X1Y49          FDRE                                         r  game/active_y_reg[0]_rep__3/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_y_reg[0]_rep__4/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.257ns  (logic 0.336ns (26.724%)  route 0.921ns (73.276%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.476    db_down/CLK
    SLICE_X0Y39          FDRE                                         r  db_down/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  db_down/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.170     1.787    db_down/shift_reg[0]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.045     1.832 r  db_down/clean/O
                         net (fo=3, routed)           0.302     2.134    game/down
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.042     2.176 r  game/active_y[4]_i_4/O
                         net (fo=1, routed)           0.184     2.360    game/active_y[4]_i_4_n_0
    SLICE_X7Y46          LUT5 (Prop_lut5_I3_O)        0.108     2.468 r  game/active_y[4]_i_2/O
                         net (fo=46, routed)          0.265     2.733    game/active_y[4]_i_2_n_0
    SLICE_X1Y49          FDRE                                         r  game/active_y_reg[0]_rep__4/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_y_reg[0]_rep__8/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.257ns  (logic 0.336ns (26.724%)  route 0.921ns (73.276%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.476    db_down/CLK
    SLICE_X0Y39          FDRE                                         r  db_down/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  db_down/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.170     1.787    db_down/shift_reg[0]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.045     1.832 r  db_down/clean/O
                         net (fo=3, routed)           0.302     2.134    game/down
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.042     2.176 r  game/active_y[4]_i_4/O
                         net (fo=1, routed)           0.184     2.360    game/active_y[4]_i_4_n_0
    SLICE_X7Y46          LUT5 (Prop_lut5_I3_O)        0.108     2.468 r  game/active_y[4]_i_2/O
                         net (fo=46, routed)          0.265     2.733    game/active_y[4]_i_2_n_0
    SLICE_X0Y49          FDRE                                         r  game/active_y_reg[0]_rep__8/CE
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 db_down/shift_reg_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/active_y_reg[0]_rep__9/CE
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.257ns  (logic 0.336ns (26.724%)  route 0.921ns (73.276%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.593     1.476    db_down/CLK
    SLICE_X0Y39          FDRE                                         r  db_down/shift_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y39          FDRE (Prop_fdre_C_Q)         0.141     1.617 r  db_down/shift_reg_reg[0]/Q
                         net (fo=2, routed)           0.170     1.787    db_down/shift_reg[0]
    SLICE_X0Y41          LUT3 (Prop_lut3_I1_O)        0.045     1.832 r  db_down/clean/O
                         net (fo=3, routed)           0.302     2.134    game/down
    SLICE_X5Y46          LUT5 (Prop_lut5_I0_O)        0.042     2.176 r  game/active_y[4]_i_4/O
                         net (fo=1, routed)           0.184     2.360    game/active_y[4]_i_4_n_0
    SLICE_X7Y46          LUT5 (Prop_lut5_I3_O)        0.108     2.468 r  game/active_y[4]_i_2/O
                         net (fo=46, routed)          0.265     2.733    game/active_y[4]_i_2_n_0
    SLICE_X0Y49          FDRE                                         r  game/active_y_reg[0]_rep__9/CE
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            db_down/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.167ns  (logic 1.452ns (45.863%)  route 1.714ns (54.137%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         1.452     1.452 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           1.714     3.167    db_down/D[0]
    SLICE_X0Y39          FDRE                                         r  db_down/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.517     4.858    db_down/CLK
    SLICE_X0Y39          FDRE                                         r  db_down/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            db_right/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.160ns  (logic 1.451ns (45.922%)  route 1.709ns (54.078%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.859ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           1.709     3.160    db_right/D[0]
    SLICE_X1Y42          FDRE                                         r  db_right/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.518     4.859    db_right/CLK
    SLICE_X1Y42          FDRE                                         r  db_right/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            db_left/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.154ns  (logic 1.451ns (46.016%)  route 1.703ns (53.984%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           1.703     3.154    db_left/D[0]
    SLICE_X0Y39          FDRE                                         r  db_left/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.517     4.858    db_left/CLK
    SLICE_X0Y39          FDRE                                         r  db_left/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            db_up/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        3.153ns  (logic 1.454ns (46.103%)  route 1.700ns (53.897%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.858ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         1.454     1.454 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           1.700     3.153    db_up/D[0]
    SLICE_X0Y39          FDRE                                         r  db_up/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          1.517     4.858    db_up/CLK
    SLICE_X0Y39          FDRE                                         r  db_up/shift_reg_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btnL
                            (input port)
  Destination:            db_left/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.921ns  (logic 0.219ns (23.821%)  route 0.702ns (76.179%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W19                                               0.000     0.000 r  btnL (IN)
                         net (fo=0)                   0.000     0.000    btnL
    W19                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnL_IBUF_inst/O
                         net (fo=1, routed)           0.702     0.921    db_left/D[0]
    SLICE_X0Y39          FDRE                                         r  db_left/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     1.991    db_left/CLK
    SLICE_X0Y39          FDRE                                         r  db_left/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnU
                            (input port)
  Destination:            db_up/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.928ns  (logic 0.222ns (23.898%)  route 0.707ns (76.102%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btnU (IN)
                         net (fo=0)                   0.000     0.000    btnU
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btnU_IBUF_inst/O
                         net (fo=1, routed)           0.707     0.928    db_up/D[0]
    SLICE_X0Y39          FDRE                                         r  db_up/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     1.991    db_up/CLK
    SLICE_X0Y39          FDRE                                         r  db_up/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnR
                            (input port)
  Destination:            db_right/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.934ns  (logic 0.219ns (23.473%)  route 0.715ns (76.527%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.992ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.992ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T17                                               0.000     0.000 r  btnR (IN)
                         net (fo=0)                   0.000     0.000    btnR
    T17                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  btnR_IBUF_inst/O
                         net (fo=1, routed)           0.715     0.934    db_right/D[0]
    SLICE_X1Y42          FDRE                                         r  db_right/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.865     1.992    db_right/CLK
    SLICE_X1Y42          FDRE                                         r  db_right/shift_reg_reg[0]/C

Slack:                    inf
  Source:                 btnD
                            (input port)
  Destination:            db_down/shift_reg_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.937ns  (logic 0.221ns (23.538%)  route 0.716ns (76.462%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.991ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U17                                               0.000     0.000 r  btnD (IN)
                         net (fo=0)                   0.000     0.000    btnD
    U17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 r  btnD_IBUF_inst/O
                         net (fo=1, routed)           0.716     0.937    db_down/D[0]
    SLICE_X0Y39          FDRE                                         r  db_down/shift_reg_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=55, routed)          0.864     1.991    db_down/CLK
    SLICE_X0Y39          FDRE                                         r  db_down/shift_reg_reg[0]/C





