Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2 (win64) Build 3367213 Tue Oct 19 02:48:09 MDT 2021
| Date         : Sun Sep  4 21:07:39 2022
| Host         : DESKTOP-J766HPL running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file inverter_wrapper_control_sets_placed.rpt
| Design       : inverter_wrapper
| Device       : xc7z020
---------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |   192 |
|    Minimum number of control sets                        |   192 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   568 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |   192 |
| >= 0 to < 4        |    21 |
| >= 4 to < 6        |    37 |
| >= 6 to < 8        |     6 |
| >= 8 to < 10       |    13 |
| >= 10 to < 12      |    11 |
| >= 12 to < 14      |     7 |
| >= 14 to < 16      |     8 |
| >= 16              |    89 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             507 |          189 |
| No           | No                    | Yes                    |              20 |            7 |
| No           | Yes                   | No                     |             819 |          294 |
| Yes          | No                    | No                     |            1233 |          369 |
| Yes          | No                    | Yes                    |              10 |            3 |
| Yes          | Yes                   | No                     |            1891 |          505 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|                                            Clock Signal                                           |                                                                                                                Enable Signal                                                                                                                |                                                                                                               Set/Reset Signal                                                                                                              | Slice Load Count | Bel Load Count | Bels / Slice |
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/mi_handler_m_sc_areset                                                                                                                                                             |                1 |              1 |         1.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/mi_handler_m_sc_areset                                                                                                                                                            |                1 |              1 |         1.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/gen_srls[1].srl_nx1/shift                                                                                                                |                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_areset_pipe                                                                                                                                                                  |                1 |              1 |         1.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/gen_srls[0].srl_nx1/shift                                                                |                                                                                                                                                                                                                                             |                1 |              1 |         1.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/mi_handler_m_sc_areset                                                                                                                                                             |                1 |              1 |         1.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_areset_pipe                                                                                                                                                                   |                1 |              1 |         1.00 |
|  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                             |                2 |              2 |         1.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_wr_fifo                                             |                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]                                                                                                                                                                       |                1 |              2 |         2.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/bresp_push                                                                                                           |                                                                                                                                                                                                                                             |                1 |              2 |         2.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                    |                1 |              3 |         3.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/gen_srls[6].srl_nx1/shift                                |                                                                                                                                                                                                                                             |                1 |              3 |         3.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i   |                1 |              3 |         3.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/rst_i     |                1 |              3 |         3.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/s_sc_xpm_cdc_async_rst_inst/reset_pol                                                                                                                                              |                1 |              3 |         3.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/xpm_cdc_async_rst_inst/reset_pol                                                                                                                                             |                1 |              3 |         3.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_gpio_fifo_stat/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                | inverter_i/axi_gpio_fifo_stat/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                   |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                   |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                   |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                             | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                               | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                  |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                  | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                     |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                        | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                2 |              4 |         2.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/sig_ld_cmd                                                                            | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]  |                3 |              4 |         1.33 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/sig_burst_dbeat_cntr[3]_i_1_n_0                                                                                             |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/exit_inst/gen_w_cmd_fifo.w_cmd_fifo/fifoaddr[3]_i_1__1_n_0                                                                                                                   | inverter_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                 | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                    |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_gpio_fifo_stat/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                  | inverter_i/axi_gpio_fifo_stat/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                     |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                               | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                  |                2 |              4 |         2.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                  |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/I_WRESP_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/E[0]                                                                            | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                2 |              4 |         2.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/fifoaddr[3]_i_1__0_n_0                                                                                       | inverter_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/fifoaddr[3]_i_1_n_0                                                                      | inverter_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                2 |              4 |         2.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/gen_normal.splitter_inst/gen_no_wsplitter.gen_endpoint_woffset.gen_wbypass_offset_fifo.wbypass_offset_fifo/fifoaddr[3]_i_1_n_0                                      | inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_si_converter/inst/areset                                                                                                                                                              |                2 |              4 |         2.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_gpio_timbase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/start2                                                                                                                                                                    | inverter_i/axi_gpio_timbase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/cs_ce_clr                                                                                                                                                       |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/FSM_sequential_state[3]_i_1_n_0                                                                                                                                             | inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]                                                                                                                                                                       |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/axi_gpio_timbase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                     |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/axi_gpio_fifo_stat/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/clear                                                                                                                                                                   |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/aresetn_d_reg[0]_0                                                                                                           |                3 |              4 |         1.33 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/aresetn_d_reg[1]_inv_0                                                                                                         |                3 |              4 |         1.33 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/EXT_LPF/lpf_int                                                                                                                                                                          |                1 |              4 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/rst_ps7_0_100M/U0/EXT_LPF/lpf_int                                                                                                                                                                                                |                2 |              4 |         2.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_gpio_timbase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/bus2ip_addr_i[8]_i_1_n_0                                                                                                                                                  | inverter_i/axi_gpio_timbase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                2 |              4 |         2.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/E[0]                                                                                                                         | inverter_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                3 |              5 |         1.67 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/E[0]                                                                                                             | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                2 |              5 |         2.50 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                     | inverter_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[146]_i_1_n_0                                                                                                      |                2 |              5 |         2.50 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]      |                3 |              5 |         1.67 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.b_cnt[4]_i_1_n_0                                                                                                                                                | inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                     |                2 |              5 |         2.50 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/cnt_read[4]_i_1_n_0                                                                                              | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                1 |              5 |         5.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_srls[4].srl_nx1/shift                                                                                    |                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/gen_pipelined.load_mesg                                                                                      |                                                                                                                                                                                                                                             |                2 |              5 |         2.50 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/gen_endpoint.w_cnt[4]_i_1_n_0                                                                                                                                                | inverter_i/smartconnect_0/inst/s00_entry_pipeline/s00_mmu/inst/areset_d                                                                                                                                                                     |                2 |              5 |         2.50 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_reset_reg_reg_1                                                                                                       |                2 |              6 |         3.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/rst_ps7_0_100M/U0/SEQ/seq_cnt_en                                                                                                                                                                                                 | inverter_i/rst_ps7_0_100M/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                                          |                1 |              6 |         6.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/seq_cnt_en                                                                                                                                                                           | inverter_i/smartconnect_0/inst/clk_map/psr_aclk/U0/SEQ/SEQ_COUNTER/clear                                                                                                                                                                    |                1 |              6 |         6.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/channel_id[6]_i_1_n_0                                                                                                                                                       | inverter_i/xadc_wiz_0/U0/AXI_XADC_CORE_I/drp_to_axi4stream_inst/AR[0]                                                                                                                                                                       |                2 |              6 |         3.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_S2MM_REGISTERS.I_S2MM_DMA_REGISTER/s2mm_all_idle                                                                                                                                           | inverter_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/s_soft_reset_i_re                                                                                                                                                           |                2 |              7 |         3.50 |
|  inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/THRESH0 |                                                                                                                                                                                                                                             | inverter_i/timebase_generator_0/U0/indicator_divide[6]_i_1_n_0                                                                                                                                                                              |                2 |              7 |         3.50 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/E[0]                                       | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                4 |              8 |         2.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                          | inverter_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_1[0]                                                                                                                          |                3 |              8 |         2.67 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                          | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[7]_i_1_n_0                                                                                                          |                2 |              8 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/mhandshake_r                                                                                                                    | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.b_channel_0/bid_fifo_0/SR[0]                                                                                                                |                3 |              8 |         2.67 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | inverter_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |                3 |              8 |         2.67 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                             |                1 |              8 |         8.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_m_valid_out_reg_1                                                | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/SR[0]                                                                |                2 |              8 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/INVERTER_BD_wrapper_0/U0/current_state[2]_i_1_n_0                                                                                                                                                                                |                3 |              9 |         3.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]    | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                4 |              9 |         2.25 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                        | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                3 |              9 |         3.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.w_split_fifo/E[0]                                                                                                         | inverter_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |                5 |              9 |         1.80 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb              | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                3 |              9 |         3.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                            | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                3 |              9 |         3.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                4 |             10 |         2.50 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/arvalid_re                                                                                                                                                       | inverter_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                  |                2 |             10 |         5.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/SR[0]                                                                                                                     |                2 |             10 |         5.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_2[0]                                                                                  |                                                                                                                                                                                                                                             |                5 |             10 |         2.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb              |                                                                                                                                                                                                                                             |                2 |             10 |         5.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/E[0]                                                                                                              |                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                  |                                                                                                                                                                                                                                             |                5 |             10 |         2.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/areset_d1                                                                                                                                      |                5 |             10 |         2.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/cmd_translator_0/incr_cmd_0/axaddr_incr[9]_i_1_n_0                                                                             |                                                                                                                                                                                                                                             |                3 |             10 |         3.33 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_fwft.ram_regout_en    | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]    |                2 |             10 |         5.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sel                                                   |                                                                                                                                                                                                                                             |                2 |             11 |         5.50 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                        | inverter_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/areset_r                                                                                                                                                          |                6 |             12 |         2.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                         | inverter_i/smartconnect_0/inst/s00_nodes/s00_b_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                6 |             12 |         2.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_si_handler/s_sc_valid                                                                                                                                                         | inverter_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/areset_r                                                                                                                                                           |                5 |             12 |         2.40 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/SS[0]  |                5 |             12 |         2.40 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[12]_0[0]                                                                                                                          | inverter_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                3 |             13 |         4.33 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/r_push_r                                                                                                                        |                                                                                                                                                                                                                                             |                4 |             13 |         3.25 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_last_dbeat_reg                         | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_DATA_CNTL_FIFO.I_DATA_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_cmd_stat_rst_user_reg_n_cdc_from_reg_0 |                4 |             13 |         3.25 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/sig_valid_fifo_ld12_out                                               |                                                                                                                                                                                                                                             |                5 |             14 |         2.80 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/s_ready_i_reg_0                                                                                                                |                                                                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                    |                6 |             14 |         2.33 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/rdp_inst/enb                | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]      |                4 |             14 |         3.50 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]      | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/Q[0]      |                5 |             14 |         2.80 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/b.b_pipe/p_1_in                                                                                                                         |                                                                                                                                                                                                                                             |                3 |             14 |         4.67 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_TSTRB_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo       |                                                                                                                                                                                                                                             |                2 |             14 |         7.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/reg_slice_r/aa_rready                                                                                                                                                      |                                                                                                                                                                                                                                             |                5 |             15 |         3.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/xpm_fifo_rst_inst/E[0]    |                                                                                                                                                                                                                                             |                2 |             16 |         8.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/ctr_rst_reg_0                                                                                                                                                                |                4 |             16 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                        | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                |               11 |             16 |         1.45 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/b_push                                                                                                            |                                                                                                                                                                                                                                             |                3 |             16 |         5.33 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_msh[0]_i_1_n_0                                                                                        | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_reset_reg                                                                                                             |                4 |             16 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_child_addr_cntr_lsh[0]_i_1_n_0                                                                                        | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_reset_reg                                                                                                             |                4 |             16 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/SCLR                                                                                                                                                                         |                4 |             16 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/ctr_rst_reg_0                                                                                                                                                                |                4 |             16 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg[0]                                                                                                           | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                   |                6 |             16 |         2.67 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/gen_wsplitter.gen_wthread_loop[0].b_split_fifo/E[0]                                                                                     |                                                                                                                                                                                                                                             |                8 |             16 |         2.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/timebase_generator_0/U0/TICK_GEN_CTR/U0/i_synth/i_baseblox.i_baseblox_counter/the_addsub/no_pipelining.the_addsub/i_lut6.i_lut6_addsub/i_q.i_simple.qreg/clear_count                                                             |                5 |             17 |         3.40 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/areset                                                                                                                                                                       |               10 |             17 |         1.70 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/E[0]                                                                                                                                          | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_DATA_CNTL/GEN_INDET_BTT.lsig_byte_cntr[25]_i_1_n_0                                                                                                         |                5 |             18 |         3.60 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/ram_empty_fb_i_reg[0]                                                                                                | inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                        |                6 |             20 |         3.33 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/E[0]                                                                                                                         | inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                        |                4 |             20 |         5.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/axi_gpio_fifo_stat/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SS[0]                                                                                                                                                                   |                8 |             21 |         2.62 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/E[0]                                                                                                              |                                                                                                                                                                                                                                             |               11 |             24 |         2.18 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/m_valid_i_reg[0]                                                                                                  |                                                                                                                                                                                                                                             |                9 |             24 |         2.67 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/axi_dma_0/U0/I_RST_MODULE/SR[0]                                                                                                                                                                                                  |                8 |             25 |         3.12 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_WRITE.axi2ip_wrce_reg[22]_0[0]                                                                                                                          | inverter_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                4 |             26 |         6.50 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.gsckt_wrst.gcc_rst.sckt_wr_rst_cc_reg[0]_0                                                                                        |                9 |             26 |         2.89 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/p_0_in1_in                                                                                                                                               | inverter_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/SR[0]                                                                                                                                                    |               11 |             26 |         2.36 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_btt_cntr[25]_i_1_n_0                                                                                                  | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_reset_reg                                                                                                             |                7 |             26 |         3.71 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/I_DRE_CNTL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                       |                                                                                                                                                                                                                                             |                4 |             29 |         7.25 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_push_to_wsc_reg                    |                                                                                                                                                                                                                                             |                4 |             29 |         7.25 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_realigner_reg                                                                                                  | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_realign_tag_reg0                                                                                                      |                7 |             31 |         4.43 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/GEN_INCLUDE_STATUS_FIFO.I_STS_FIFO/sig_push_regfifo                                                                                                | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                5 |             31 |         6.20 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/E[0]                                                                                                                                                             | inverter_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |                8 |             32 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_gpio_timbase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                                                             | inverter_i/axi_gpio_timbase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |               10 |             32 |         3.20 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                         | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                  |                6 |             32 |         5.33 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_v/U0/u_dt[15]_i_1__0_n_0                                                                                                                                                          |                                                                                                                                                                                                                                             |               11 |             32 |         2.91 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_gpio_timbase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                                                            | inverter_i/axi_gpio_timbase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |                8 |             32 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                          | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                   |               13 |             32 |         2.46 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_u/U0/u_dt[15]_i_1_n_0                                                                                                                                                             |                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                        | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                |               10 |             32 |         3.20 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_gen_w/U0/u_dt[15]_i_1__1_n_0                                                                                                                                                          |                                                                                                                                                                                                                                             |                8 |             32 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/E[0]                                                                                                                       | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                |               12 |             32 |         2.67 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/rvalid                                                                                                                                                           | inverter_i/axi_dma_0/U0/I_AXI_DMA_REG_MODULE/GEN_AXI_LITE_IF.AXI_LITE_IF_I/GEN_SYNC_READ.s_axi_lite_rdata[31]_i_1_n_0                                                                                                                       |                9 |             32 |         3.56 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                           | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                   |                6 |             32 |         5.33 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/s_axi_rresp_i                                                                                                                          | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                  |               15 |             32 |         2.13 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/timebase_generator_0/U0/SCLR                                                                                                                                                                                                     |                8 |             32 |         4.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/axi_gpio_timbase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                                                                |               14 |             33 |         2.36 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/gen_wsplitter.awtrans_cntr                                                                                                   |                                                                                                                                                                                                                                             |               11 |             33 |         3.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.I_SF_DATA_CNTL_STATUS_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/INFERRED_GEN.cnt_i_reg[3]_0 | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/GEN_ENABLE_INDET_BTT.sig_coelsc_reg_empty_i_1_n_0                                                                                             |                6 |             33 |         5.50 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.r_channel_0/rd_data_fifo_0/wr_en0                                                                                                           |                                                                                                                                                                                                                                             |                9 |             34 |         3.78 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg                                                                                                             |                9 |             34 |         3.78 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/xbar/inst/gen_sasd.crossbar_sasd_0/addr_arbiter_inst/E[0]                                                                                                                                                     |                                                                                                                                                                                                                                             |               11 |             35 |         3.18 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_reset_reg                                                                                                             |               16 |             35 |         2.19 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_push_input_reg14_out                                                                                                  | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_input_cache_type_reg0                                                                                                 |                7 |             35 |         5.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_psm_ld_chcmd_reg                                                                                                      | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_reset_reg_reg_0[0]                                                                                                    |                6 |             36 |         6.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_csm_ld_xfer                                                                                                           | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_IBTTCC.I_S2MM_MSTR_IBTTCC/sig_xfer_cache_reg0                                                                                                       |               12 |             40 |         3.33 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/DYNSHREG_F_I/sig_wr_fifo                                                   |                                                                                                                                                                                                                                             |                5 |             40 |         8.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/GEN_ADDR_FIFO.I_ADDR_QUAL_FIFO/USE_SRL_FIFO.I_SYNC_FIFO/I_SRL_FIFO_RBU_F/CNTR_INCR_DECR_ADDN_F_I/sig_push_addr_reg1_out                             | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_ADDR_CNTL/sig_next_addr_reg[31]_i_1_n_0                                                                                                                       |                6 |             43 |         7.17 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/RD.ar_channel_0/ar_cmd_fsm_0/FSM_sequential_state_reg[1]_3[0]                                                                                  |                                                                                                                                                                                                                                             |                9 |             46 |         5.11 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/ar.ar_pipe/s_ready_i_reg_0                                                                                                              |                                                                                                                                                                                                                                             |               10 |             46 |         4.60 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/WR.aw_channel_0/aw_cmd_fsm_0/m_valid_i_reg[0]                                                                                                  |                                                                                                                                                                                                                                             |                8 |             46 |         5.75 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/aw.aw_pipe/s_ready_i_reg_0                                                                                                              |                                                                                                                                                                                                                                             |               10 |             46 |         4.60 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                   |               16 |             47 |         2.94 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                |               17 |             47 |         2.76 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/p_1_in                                                                                                                         |                                                                                                                                                                                                                                             |                9 |             47 |         5.22 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_interconnect_0/s00_couplers/auto_pc/inst/gen_axilite.gen_b2s_conv.axilite_b2s/SI_REG/r.r_pipe/s_ready_i_reg_0                                                                                                                |                                                                                                                                                                                                                                             |               11 |             47 |         4.27 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_dc_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                            |               21 |             48 |         2.29 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/axi_gpio_timbase/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                                                     |               19 |             48 |         2.53 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |               11 |             48 |         4.36 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/phase_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/I_DECODER/bus2ip_rnw_i_reg_0                                                                                                         |               14 |             48 |         3.43 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/AXI_LITE_IPIF_I/I_SLAVE_ATTACHMENT/SR[0]                                                                                                                                  |               18 |             49 |         2.72 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/SLICE_INSERTION/E[0]                                                                  | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/GEN_INDET_BTT.lsig_absorb2tlast_reg                                  |               15 |             52 |         3.47 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/m00_exit_pipeline/m00_exit/inst/splitter_inst/gen_axi3.splitter_inst/aw_cmd_reg/m_vector_i[1144]_i_1_n_0                                                                                                     |                                                                                                                                                                                                                                             |               25 |             54 |         2.16 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/INCLUDE_S2MM_SOF_EOF_GENERATOR.I_S2MM_DMA_MNGR/GEN_S2MM_DMA_CONTROL.GEN_SIMPLE_DMA_MODE.I_S2MM_SMPL_SM/GEN_CMD_BTT_EQL_23.cmnd_data[66]_i_1_n_0                                                                     | inverter_i/axi_dma_0/U0/I_RST_MODULE/GEN_RESET_FOR_S2MM.RESET_I/GNE_SYNC_RESET.scndry_resetn_reg_0[0]                                                                                                                                       |               12 |             59 |         4.92 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_CMD_STATUS/I_CMD_FIFO/sig_push_regfifo                                                                                                                        | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |                9 |             60 |         6.67 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_s_ready_dup                                                                                                                            |                                                                                                                                                                                                                                             |               17 |             64 |         3.76 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_data_reg_out_en                                                  |                                                                                                                                                                                                                                             |               22 |             64 |         2.91 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/gpio2_io_o[0]                                                                                                                                                 | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_0/U0/i_synth/sclr_i                                                                                                                                                          |               11 |             64 |         5.82 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/sig_s_ready_dup                                                      |                                                                                                                                                                                                                                             |               21 |             64 |         3.05 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/gpio2_io_o[0]                                                                                                                                                 | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_1/U0/i_synth/sclr_i                                                                                                                                                          |               11 |             64 |         5.82 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_S2MM_MMAP_SKID_BUF/sig_data_reg_out_en                                                                                                                        |                                                                                                                                                                                                                                             |               21 |             64 |         3.05 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/gpio2_io_o[0]                                                                                                                                                 | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/dds_compiler_2/U0/i_synth/sclr_i                                                                                                                                                          |               10 |             64 |         6.40 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/fifo_generator_0/U0/inst_fifo_gen/gaxis_fifo.gaxisf.axisf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/E[0]                                                                                                                 |                                                                                                                                                                                                                                             |               14 |             65 |         4.64 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |               25 |             65 |         2.60 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_INCLUDE_REALIGNER.I_S2MM_REALIGNER/GEN_INCLUDE_SCATTER.I_S2MM_SCATTER/I_MSSAI_SKID_BUF/E[0]                                                                 | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_data_reg_out0                                                                                                         |               24 |             66 |         2.75 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/ENABLE_AXIS_SKID.I_S2MM_STRM_SKID_BUF/sig_s_ready_dup                                                                                                           | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |               22 |             66 |         3.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                     | inverter_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                     |               14 |             69 |         4.93 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_WR_STATUS_CNTLR/sig_halt_reg_reg_0[0]                                                                                                                         | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |               25 |             78 |         3.12 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/ENABLE_AXIS_SKID.I_INDET_BTT_SKID_BUF/sig_s_ready_dup                                                                       | inverter_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/I_RESET/sig_stream_rst                                                                                                                                          |               15 |             78 |         5.20 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/gen_mem_rep[0].inst_rd_addrb/rd_addrb_incr                                                      | inverter_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/m_sc_areset_r                                                                                                                                                      |               15 |             78 |         5.20 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/s00_nodes/s00_aw_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                         |                                                                                                                                                                                                                                             |               12 |             96 |         8.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/smartconnect_0/inst/s00_nodes/s00_w_node/inst/inst_mi_handler/gen_normal_area.inst_fifo_node_payld/gen_xpm_memory_fifo.inst_fifo/wr_wea                                                                                          |                                                                                                                                                                                                                                             |               13 |            104 |         8.00 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   | inverter_i/INVERTER_BD_wrapper_0/U0/INVERTER_BD_i/pwm_cfg_gpio/U0/gpio_core_1/gpio2_io_o[0]                                                                                                                                                 |                                                                                                                                                                                                                                             |               79 |            243 |         3.08 |
|  inverter_i/processing_system7_0/inst/FCLK_CLK0                                                   |                                                                                                                                                                                                                                             |                                                                                                                                                                                                                                             |              189 |            508 |         2.69 |
+---------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+----------------+--------------+


