do ../script/script.do
# compilation started!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:09:57 on Oct 30,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 18:09:57 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:09:57 on Oct 30,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# ** Error: ../tb/tb_shift_register.vhd(24): (vcom-1131) Port "clock" is declared on component "shift_register_clk" but not on entity "shift_register_clk".
# ** Error: ../tb/tb_shift_register.vhd(24): (vcom-1131) Port "B1" is declared on component "shift_register_clk" but not on entity "shift_register_clk".
# ** Error: ../tb/tb_shift_register.vhd(24): (vcom-1131) Port "B2" is declared on component "shift_register_clk" but not on entity "shift_register_clk".
# ** Error: ../tb/tb_shift_register.vhd(24): (vcom-1131) Port "LEDR" is declared on component "shift_register_clk" but not on entity "shift_register_clk".
# ** Error (suppressible): ../tb/tb_shift_register.vhd(24): (vcom-1130) Port "button1" of entity "shift_register_clk" is not in the component being instantiated.
# ** Error (suppressible): ../tb/tb_shift_register.vhd(24): (vcom-1130) Port "button2" of entity "shift_register_clk" is not in the component being instantiated.
# ** Error (suppressible): ../tb/tb_shift_register.vhd(24): (vcom-1130) Port "clk" of entity "shift_register_clk" is not in the component being instantiated.
# ** Error: ../tb/tb_shift_register.vhd(33): near "=>": (vcom-1576) expecting == or '+' or '-' or '&'.
# ** Error: ../tb/tb_shift_register.vhd(39): near "process": (vcom-1576) expecting ';'.
# End time: 18:09:57 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../script/script.do line 21
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ../tb/tb_shift_register.vhd"
do ../script/script.do
# compilation started!
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:22 on Oct 30,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 18:12:22 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:12:22 on Oct 30,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# ** Error: ../tb/tb_shift_register.vhd(24): (vcom-1131) Port "clock" is declared on component "shift_register_clk" but not on entity "shift_register_clk".
# ** Error: ../tb/tb_shift_register.vhd(24): (vcom-1131) Port "B1" is declared on component "shift_register_clk" but not on entity "shift_register_clk".
# ** Error: ../tb/tb_shift_register.vhd(24): (vcom-1131) Port "B2" is declared on component "shift_register_clk" but not on entity "shift_register_clk".
# ** Error: ../tb/tb_shift_register.vhd(24): (vcom-1131) Port "LEDR" is declared on component "shift_register_clk" but not on entity "shift_register_clk".
# ** Error (suppressible): ../tb/tb_shift_register.vhd(24): (vcom-1130) Port "button1" of entity "shift_register_clk" is not in the component being instantiated.
# ** Error (suppressible): ../tb/tb_shift_register.vhd(24): (vcom-1130) Port "button2" of entity "shift_register_clk" is not in the component being instantiated.
# ** Error (suppressible): ../tb/tb_shift_register.vhd(24): (vcom-1130) Port "clk" of entity "shift_register_clk" is not in the component being instantiated.
# ** Error: ../tb/tb_shift_register.vhd(33): near "port": syntax error
# ** Error: ../tb/tb_shift_register.vhd(24): No statement with label "dut" was found.
# ** Note: ../tb/tb_shift_register.vhd(42): VHDL Compiler exiting
# End time: 18:12:22 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 9, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../script/script.do line 21
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ../tb/tb_shift_register.vhd"
do ../script/script.do
# compilation started!
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:52 on Oct 30,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 18:16:52 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:16:52 on Oct 30,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1136) Unknown identifier "clock".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1136) Unknown identifier "B1".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1136) Unknown identifier "B2".
# ** Error: ../tb/tb_shift_register.vhd(35): (vcom-1136) Unknown identifier "LEDR".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1484) Unknown formal identifier "clk".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1484) Unknown formal identifier "button1".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1484) Unknown formal identifier "button2".
# ** Error: ../tb/tb_shift_register.vhd(35): (vcom-1484) Unknown formal identifier "q_reg".
# ** Note: ../tb/tb_shift_register.vhd(43): VHDL Compiler exiting
# End time: 18:16:52 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../script/script.do line 21
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ../tb/tb_shift_register.vhd"
do ../script/script.do
# compilation started!
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:18:14 on Oct 30,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 18:18:14 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:18:14 on Oct 30,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# End time: 18:18:14 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# simulation
# vsim -voptargs="+acc" -t 1ns work.shift_register_clk_tb 
# Start time: 18:18:15 on Oct 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# Loading work.shift_register_clk(arch)
# ** Fatal: (vsim-3817) Port "button1" of entity "shift_register_clk" is not in the component being instantiated.
#    Time: 0 ns  Iteration: 0  Instance: /shift_register_clk_tb/dut File: ../src/shift_register.vhd Line: 22
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../script/script.do PAUSED at line 28
do ../script/script.do
# compilation started!
# End time: 18:18:23 on Oct 30,2020, Elapsed time: 0:00:08
# Errors: 1, Warnings: 0
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:18:23 on Oct 30,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 18:18:23 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:18:23 on Oct 30,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# End time: 18:18:23 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# simulation
# vsim -voptargs="+acc" -t 1ns work.shift_register_clk_tb 
# Start time: 18:18:23 on Oct 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# Loading work.shift_register_clk(arch)
# ** Fatal: (vsim-3817) Port "button1" of entity "shift_register_clk" is not in the component being instantiated.
#    Time: 0 ns  Iteration: 0  Instance: /shift_register_clk_tb/dut File: ../src/shift_register.vhd Line: 22
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../script/script.do PAUSED at line 28
do ../script/script.do
# compilation started!
# End time: 18:19:00 on Oct 30,2020, Elapsed time: 0:00:37
# Errors: 1, Warnings: 0
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:00 on Oct 30,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 18:19:00 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:00 on Oct 30,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1136) Unknown identifier "clock".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1136) Unknown identifier "B1".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1136) Unknown identifier "B2".
# ** Error: ../tb/tb_shift_register.vhd(35): (vcom-1136) Unknown identifier "LEDR".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1484) Unknown formal identifier "clk".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1484) Unknown formal identifier "button1".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1484) Unknown formal identifier "button2".
# ** Error: ../tb/tb_shift_register.vhd(35): (vcom-1484) Unknown formal identifier "q_reg".
# ** Note: ../tb/tb_shift_register.vhd(43): VHDL Compiler exiting
# End time: 18:19:01 on Oct 30,2020, Elapsed time: 0:00:01
# Errors: 8, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../script/script.do line 21
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ../tb/tb_shift_register.vhd"
do ../script/script.do
# compilation started!
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:55 on Oct 30,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 18:19:55 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:19:55 on Oct 30,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# End time: 18:19:55 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# simulation
# vsim -voptargs="+acc" -t 1ns work.shift_register_clk_tb 
# Start time: 18:19:55 on Oct 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# Loading work.shift_register_clk(arch)
# ** Fatal: (vsim-3817) Port "button1" of entity "shift_register_clk" is not in the component being instantiated.
#    Time: 0 ns  Iteration: 0  Instance: /shift_register_clk_tb/dut File: ../src/shift_register.vhd Line: 22
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../script/script.do PAUSED at line 28
do ../script/script.do
# compilation started!
# End time: 18:20:27 on Oct 30,2020, Elapsed time: 0:00:32
# Errors: 1, Warnings: 0
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:27 on Oct 30,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 18:20:27 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:27 on Oct 30,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# ** Error: ../tb/tb_shift_register.vhd(24): (vcom-1131) Port "clock" is declared on component "shift_register_clk" but not on entity "shift_register_clk".
# ** Error: ../tb/tb_shift_register.vhd(24): (vcom-1131) Port "B1" is declared on component "shift_register_clk" but not on entity "shift_register_clk".
# ** Error: ../tb/tb_shift_register.vhd(24): (vcom-1131) Port "B2" is declared on component "shift_register_clk" but not on entity "shift_register_clk".
# ** Error: ../tb/tb_shift_register.vhd(24): (vcom-1131) Port "LEDR" is declared on component "shift_register_clk" but not on entity "shift_register_clk".
# ** Error (suppressible): ../tb/tb_shift_register.vhd(24): (vcom-1130) Port "button1" of entity "shift_register_clk" is not in the component being instantiated.
# ** Error (suppressible): ../tb/tb_shift_register.vhd(24): (vcom-1130) Port "button2" of entity "shift_register_clk" is not in the component being instantiated.
# ** Error (suppressible): ../tb/tb_shift_register.vhd(24): (vcom-1130) Port "clk" of entity "shift_register_clk" is not in the component being instantiated.
# ** Note: ../tb/tb_shift_register.vhd(43): VHDL Compiler exiting
# End time: 18:20:28 on Oct 30,2020, Elapsed time: 0:00:01
# Errors: 7, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../script/script.do line 21
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ../tb/tb_shift_register.vhd"
do ../script/script.do
# compilation started!
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:35 on Oct 30,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 18:20:35 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:20:35 on Oct 30,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# End time: 18:20:35 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# simulation
# vsim -voptargs="+acc" -t 1ns work.shift_register_clk_tb 
# Start time: 18:20:35 on Oct 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# Loading work.shift_register_clk(arch)
# ** Fatal: (vsim-3817) Port "button1" of entity "shift_register_clk" is not in the component being instantiated.
#    Time: 0 ns  Iteration: 0  Instance: /shift_register_clk_tb/dut File: ../src/shift_register.vhd Line: 22
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../script/script.do PAUSED at line 28
do ../script/script.do
# compilation started!
# End time: 18:22:47 on Oct 30,2020, Elapsed time: 0:02:12
# Errors: 1, Warnings: 0
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:47 on Oct 30,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 18:22:47 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:22:47 on Oct 30,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# End time: 18:22:47 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# simulation
# vsim -voptargs="+acc" -t 1ns work.shift_register_clk_tb 
# Start time: 18:22:47 on Oct 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# Loading work.shift_register_clk(arch)
# ** Fatal: (vsim-3817) Port "button1" of entity "shift_register_clk" is not in the component being instantiated.
#    Time: 0 ns  Iteration: 0  Instance: /shift_register_clk_tb/dut File: ../src/shift_register.vhd Line: 22
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../script/script.do PAUSED at line 28
do ../script/script.do
# compilation started!
# End time: 18:23:16 on Oct 30,2020, Elapsed time: 0:00:29
# Errors: 1, Warnings: 0
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:23:16 on Oct 30,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 18:23:16 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:23:16 on Oct 30,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# ** Error (suppressible): ../tb/tb_shift_register.vhd(33): (vcom-1141) Identifier "shift_register_clk" does not identify a component declaration.
# ** Note: ../tb/tb_shift_register.vhd(41): VHDL Compiler exiting
# End time: 18:23:16 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 1, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../script/script.do line 21
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ../tb/tb_shift_register.vhd"
do ../script/script.do
# compilation started!
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:23:32 on Oct 30,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 18:23:33 on Oct 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:23:33 on Oct 30,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1136) Unknown identifier "clock".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1136) Unknown identifier "B1".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1136) Unknown identifier "B2".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1136) Unknown identifier "LEDR".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1484) Unknown formal identifier "clk".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1484) Unknown formal identifier "button1".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1484) Unknown formal identifier "button2".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1484) Unknown formal identifier "q_reg".
# ** Note: ../tb/tb_shift_register.vhd(41): VHDL Compiler exiting
# End time: 18:23:33 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../script/script.do line 21
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ../tb/tb_shift_register.vhd"
do ../script/script.do
# compilation started!
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:25:13 on Oct 30,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 18:25:13 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:25:13 on Oct 30,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1136) Unknown identifier "clock".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1136) Unknown identifier "B1".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1136) Unknown identifier "B2".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1136) Unknown identifier "LEDR".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1484) Unknown formal identifier "clk".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1484) Unknown formal identifier "button1".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1484) Unknown formal identifier "button2".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1484) Unknown formal identifier "q_reg".
# ** Note: ../tb/tb_shift_register.vhd(41): VHDL Compiler exiting
# End time: 18:25:13 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 8, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../script/script.do line 21
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ../tb/tb_shift_register.vhd"
do ../script/script.do
# compilation started!
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:25:22 on Oct 30,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 18:25:22 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:25:22 on Oct 30,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1136) Unknown identifier "clock".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1136) Unknown identifier "B1".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1136) Unknown identifier "B2".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1136) Unknown identifier "LEDR".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1484) Unknown formal identifier "clk".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1484) Unknown formal identifier "button1".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1484) Unknown formal identifier "button2".
# ** Error: ../tb/tb_shift_register.vhd(34): (vcom-1484) Unknown formal identifier "q_reg".
# ** Note: ../tb/tb_shift_register.vhd(41): VHDL Compiler exiting
# End time: 18:25:23 on Oct 30,2020, Elapsed time: 0:00:01
# Errors: 8, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../script/script.do line 21
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ../tb/tb_shift_register.vhd"
do ../script/script.do
# compilation started!
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:13 on Oct 30,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 18:28:14 on Oct 30,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:14 on Oct 30,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# ** Error: ../tb/tb_shift_register.vhd(48): (vcom-1484) Unknown formal identifier "clock".
# ** Error: ../tb/tb_shift_register.vhd(48): (vcom-1484) Unknown formal identifier "B1".
# ** Error: ../tb/tb_shift_register.vhd(48): (vcom-1484) Unknown formal identifier "B2".
# ** Error: ../tb/tb_shift_register.vhd(48): (vcom-1484) Unknown formal identifier "LEDR".
# ** Note: ../tb/tb_shift_register.vhd(51): VHDL Compiler exiting
# End time: 18:28:14 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 4, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../script/script.do line 21
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ../tb/tb_shift_register.vhd"
do ../script/script.do
# compilation started!
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:21 on Oct 30,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 18:28:21 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:28:21 on Oct 30,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# End time: 18:28:21 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# simulation
# vsim -voptargs="+acc" -t 1ns work.shift_register_clk_tb 
# Start time: 18:28:21 on Oct 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# Loading work.shift_register_clk(arch)
# ** Fatal: (vsim-3817) Port "button1" of entity "shift_register_clk" is not in the component being instantiated.
#    Time: 0 ns  Iteration: 0  Instance: /shift_register_clk_tb/dut File: ../src/shift_register.vhd Line: 22
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../script/script.do PAUSED at line 28
do ../script/script.do
# compilation started!
# End time: 18:29:28 on Oct 30,2020, Elapsed time: 0:01:07
# Errors: 1, Warnings: 0
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:29:28 on Oct 30,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 18:29:28 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:29:28 on Oct 30,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# End time: 18:29:28 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# simulation
# vsim -voptargs="+acc" -t 1ns work.shift_register_clk_tb 
# Start time: 18:29:28 on Oct 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# Loading work.shift_register_clk(arch)
# ** Fatal: (vsim-3817) Port "button1" of entity "shift_register_clk" is not in the component being instantiated.
#    Time: 0 ns  Iteration: 0  Instance: /shift_register_clk_tb/dut File: ../src/shift_register.vhd Line: 22
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../script/script.do PAUSED at line 28
vsim work.cfg_shift_register_clk_tb
# vsim work.cfg_shift_register_clk_tb 
# Start time: 18:29:28 on Oct 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.cfg_shift_register_clk_tb
# Loading work.shift_register_clk_tb(arch)
# Loading work.shift_register_clk(arch)
quit -sim
# End time: 18:30:14 on Oct 30,2020, Elapsed time: 0:00:46
# Errors: 1, Warnings: 0
vsim work.shift_register_clk_tb
# vsim work.shift_register_clk_tb 
# Start time: 18:30:20 on Oct 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# Loading work.shift_register_clk(arch)
# ** Fatal: (vsim-3817) Port "button1" of entity "shift_register_clk" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /shift_register_clk_tb/dut File: ../src/shift_register.vhd Line: 22
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../script/script.do PAUSED at line 28
do ../script/script.do
# compilation started!
# End time: 18:38:54 on Oct 30,2020, Elapsed time: 0:08:34
# Errors: 1, Warnings: 0
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:54 on Oct 30,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 18:38:54 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:38:54 on Oct 30,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# ** Error: ../tb/tb_shift_register.vhd(35): (vcom-1136) Unknown identifier "q_reg_s".
# ** Error: ../tb/tb_shift_register.vhd(38): Illegal target for signal assignment.
# ** Error: ../tb/tb_shift_register.vhd(38): (vcom-1136) Unknown identifier "button1".
# ** Note: ../tb/tb_shift_register.vhd(41): VHDL Compiler exiting
# End time: 18:38:54 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 3, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../script/script.do line 21
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ../tb/tb_shift_register.vhd"
do ../script/script.do
# compilation started!
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:14 on Oct 30,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 18:39:14 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:14 on Oct 30,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# ** Error: ../tb/tb_shift_register.vhd(38): Illegal target for signal assignment.
# ** Error: ../tb/tb_shift_register.vhd(38): (vcom-1136) Unknown identifier "button1".
# ** Note: ../tb/tb_shift_register.vhd(41): VHDL Compiler exiting
# End time: 18:39:14 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 2, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../script/script.do line 21
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ../tb/tb_shift_register.vhd"
do ../script/script.do
# compilation started!
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:49 on Oct 30,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 18:39:49 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:39:49 on Oct 30,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# End time: 18:39:49 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# simulation
# vsim -voptargs="+acc" -t 1ns work.shift_register_clk_tb 
# Start time: 18:39:49 on Oct 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# Loading work.shift_register_clk(arch)
# ** Fatal: (vsim-3817) Port "button1" of entity "shift_register_clk" is not in the component being instantiated.
#    Time: 0 ns  Iteration: 0  Instance: /shift_register_clk_tb/dut File: ../src/shift_register.vhd Line: 22
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../script/script.do PAUSED at line 28
vsim work.shift_register_clk_tb
# vsim work.shift_register_clk_tb 
# Start time: 18:39:49 on Oct 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# Loading work.shift_register_clk(arch)
# ** Fatal: (vsim-3817) Port "button1" of entity "shift_register_clk" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /shift_register_clk_tb/dut File: ../src/shift_register.vhd Line: 22
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../script/script.do PAUSED at line 28
quit -sim
# End time: 18:41:09 on Oct 30,2020, Elapsed time: 0:01:20
# Errors: 2, Warnings: 0
vsim work.shift_register_clk_tb
# vsim work.shift_register_clk_tb 
# Start time: 18:41:13 on Oct 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# Loading work.shift_register_clk(arch)
# ** Fatal: (vsim-3817) Port "button1" of entity "shift_register_clk" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /shift_register_clk_tb/dut File: ../src/shift_register.vhd Line: 22
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../script/script.do PAUSED at line 28
do ../script/script.do
# compilation started!
# End time: 18:41:16 on Oct 30,2020, Elapsed time: 0:00:03
# Errors: 1, Warnings: 0
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:16 on Oct 30,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 18:41:16 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:41:16 on Oct 30,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# End time: 18:41:16 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# simulation
# vsim -voptargs="+acc" -t 1ns work.shift_register_clk_tb 
# Start time: 18:41:16 on Oct 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# Loading work.shift_register_clk(arch)
# ** Fatal: (vsim-3817) Port "button1" of entity "shift_register_clk" is not in the component being instantiated.
#    Time: 0 ns  Iteration: 0  Instance: /shift_register_clk_tb/dut File: ../src/shift_register.vhd Line: 22
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../script/script.do PAUSED at line 28
vsim work.shift_register_clk_tb
# vsim work.shift_register_clk_tb 
# Start time: 18:41:16 on Oct 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# Loading work.shift_register_clk(arch)
# ** Fatal: (vsim-3817) Port "button1" of entity "shift_register_clk" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /shift_register_clk_tb/dut File: ../src/shift_register.vhd Line: 22
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../script/script.do PAUSED at line 28
quit -sim
# End time: 18:42:21 on Oct 30,2020, Elapsed time: 0:01:05
# Errors: 2, Warnings: 0
vsim work.shift_register_clk_tb
# vsim work.shift_register_clk_tb 
# Start time: 18:42:23 on Oct 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# Loading work.shift_register_clk(arch)
# ** Fatal: (vsim-3817) Port "button1" of entity "shift_register_clk" is not in the component being instantiated.
#    Time: 0 ps  Iteration: 0  Instance: /shift_register_clk_tb/dut File: ../src/shift_register.vhd Line: 22
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../script/script.do PAUSED at line 28
do ../script/script.do
# compilation started!
# End time: 18:42:27 on Oct 30,2020, Elapsed time: 0:00:04
# Errors: 1, Warnings: 0
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:27 on Oct 30,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 18:42:27 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:42:27 on Oct 30,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# ** Error: ../tb/tb_shift_register.vhd(24): (vcom-1131) Port "clock" is declared on component "shift_register_clk" but not on entity "shift_register_clk".
# ** Error: ../tb/tb_shift_register.vhd(24): (vcom-1131) Port "B1" is declared on component "shift_register_clk" but not on entity "shift_register_clk".
# ** Error: ../tb/tb_shift_register.vhd(24): (vcom-1131) Port "B2" is declared on component "shift_register_clk" but not on entity "shift_register_clk".
# ** Error: ../tb/tb_shift_register.vhd(24): (vcom-1131) Port "LEDR" is declared on component "shift_register_clk" but not on entity "shift_register_clk".
# ** Error (suppressible): ../tb/tb_shift_register.vhd(24): (vcom-1130) Port "button1" of entity "shift_register_clk" is not in the component being instantiated.
# ** Error (suppressible): ../tb/tb_shift_register.vhd(24): (vcom-1130) Port "button2" of entity "shift_register_clk" is not in the component being instantiated.
# ** Error (suppressible): ../tb/tb_shift_register.vhd(24): (vcom-1130) Port "clk" of entity "shift_register_clk" is not in the component being instantiated.
# ** Note: ../tb/tb_shift_register.vhd(41): VHDL Compiler exiting
# End time: 18:42:27 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../script/script.do line 21
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ../tb/tb_shift_register.vhd"
do ../script/script.do
# compilation started!
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:12 on Oct 30,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 18:43:12 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:12 on Oct 30,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# ** Error: ../tb/tb_shift_register.vhd(24): (vcom-1131) Port "clock" is declared on component "shift_register_clk" but not on entity "shift_register_clk".
# ** Error: ../tb/tb_shift_register.vhd(24): (vcom-1131) Port "B1" is declared on component "shift_register_clk" but not on entity "shift_register_clk".
# ** Error: ../tb/tb_shift_register.vhd(24): (vcom-1131) Port "B2" is declared on component "shift_register_clk" but not on entity "shift_register_clk".
# ** Error: ../tb/tb_shift_register.vhd(24): (vcom-1131) Port "LEDR" is declared on component "shift_register_clk" but not on entity "shift_register_clk".
# ** Error (suppressible): ../tb/tb_shift_register.vhd(24): (vcom-1130) Port "button1" of entity "shift_register_clk" is not in the component being instantiated.
# ** Error (suppressible): ../tb/tb_shift_register.vhd(24): (vcom-1130) Port "button2" of entity "shift_register_clk" is not in the component being instantiated.
# ** Error (suppressible): ../tb/tb_shift_register.vhd(24): (vcom-1130) Port "clk" of entity "shift_register_clk" is not in the component being instantiated.
# ** Note: ../tb/tb_shift_register.vhd(41): VHDL Compiler exiting
# End time: 18:43:12 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 7, Warnings: 0
# ** Error: C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
# Error in macro ./../script/script.do line 21
# C:/intelFPGA/20.1/modelsim_ase/win32aloem/vcom failed.
#     while executing
# "vcom -work work ../tb/tb_shift_register.vhd"
do ../script/script.do
# compilation started!
# Library work already exists !!!
# Compile Toplevel...
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:30 on Oct 30,2020
# vcom -reportprogress 300 -work work ../src/shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk
# -- Compiling architecture arch of shift_register_clk
# End time: 18:43:30 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim - Intel FPGA Edition vcom 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 18:43:30 on Oct 30,2020
# vcom -reportprogress 300 -work work ../tb/tb_shift_register.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Compiling entity shift_register_clk_tb
# -- Compiling architecture arch of shift_register_clk_tb
# -- Compiling configuration cfg_shift_register_clk_tb
# -- Loading entity shift_register_clk_tb
# -- Loading architecture arch of shift_register_clk_tb
# -- Loading entity shift_register_clk
# End time: 18:43:30 on Oct 30,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# simulation
# vsim -voptargs="+acc" -t 1ns work.shift_register_clk_tb 
# Start time: 18:43:30 on Oct 30,2020
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading work.shift_register_clk_tb(arch)
# Loading work.shift_register_clk(arch)
# ** Fatal: (vsim-3817) Port "button1" of entity "shift_register_clk" is not in the component being instantiated.
#    Time: 0 ns  Iteration: 0  Instance: /shift_register_clk_tb/dut File: ../src/shift_register.vhd Line: 22
# FATAL ERROR while loading design
# Error loading design
# Error: Error loading design
#        Pausing macro execution
# MACRO ./../script/script.do PAUSED at line 28
