OpenROAD d423155d69de7f683a23f6916ead418a615ad4ad 
Features included (+) or not (-):  +Charts +GPU +GUI +Python
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/Users/marwan/work/caravel_user_mpc/openlane/user_project/runs/RUN_2024.05.19_11.12.43/tmp/routing/24-fill.odb'…
define_corners Typical
read_liberty -corner Typical /Users/marwan/work/caravel_user_sram/dependencies/pdks/sky130A/libs.ref/sky130_fd_sc_hd/lib/sky130_fd_sc_hd__tt_025C_1v80.lib
Using 1e-12 for capacitance...
Using 1e+03 for resistance...
Using 1e-09 for time...
Using 1e+00 for voltage...
Using 1e-03 for current...
Using 1e-09 for power...
Using 1e-06 for distance...
Reading design constraints file at '/Users/marwan/work/caravel_user_mpc/openlane/user_project/base_user_project.sdc'…
[INFO]: Creating clock {clk} for port wb_clk_i with period: 30
[INFO]: Setting clock uncertainity to: 0.25
[INFO]: Setting clock transition to: 0.15
[INFO]: Setting maximum transition to: 0.75
[INFO]: Setting maximum fanout to: 10
[INFO]: Setting timing derate to: 5.0 %
[INFO]: Setting clock latency range: 4.5 : 6
[INFO]: Setting clock transition: 0.6
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer mcon
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via2
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via3
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4
[WARNING DRT-0349] LEF58_ENCLOSURE with no CUTCLASS is not supported. Skipping for layer via4

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       28
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   user_project
Die area:                 ( 0 0 ) ( 1300000 1600000 )
Number of track patterns: 12
Number of DEF vias:       0
Number of components:     205481
Number of terminals:      316
Number of snets:          2
Number of nets:           1964

[INFO DRT-0167] List of default vias:
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
  Complete 100000 instances.
  Complete 200000 instances.
[INFO DRT-0164] Number of unique instances = 172.
[INFO DRT-0168] Init region query.
[INFO DRT-0018]   Complete 100000 insts.
[INFO DRT-0018]   Complete 200000 insts.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 1093227.
[INFO DRT-0033] mcon shape region query size = 2744448.
[INFO DRT-0033] met1 shape region query size = 424527.
[INFO DRT-0033] via shape region query size = 112419.
[INFO DRT-0033] met2 shape region query size = 37642.
[INFO DRT-0033] via2 shape region query size = 87437.
[INFO DRT-0033] met3 shape region query size = 37618.
[INFO DRT-0033] via3 shape region query size = 87437.
[INFO DRT-0033] met4 shape region query size = 12577.
[INFO DRT-0033] via4 shape region query size = 0.
[INFO DRT-0033] met5 shape region query size = 0.
[INFO DRT-0165] Start pin access.
[INFO DRT-0078]   Complete 490 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 154 unique inst patterns.
[INFO DRT-0084]   Complete 1688 groups.
#scanned instances     = 205481
#unique  instances     = 172
#stdCellGenAp          = 4041
#stdCellValidPlanarAp  = 19
#stdCellValidViaAp     = 3145
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 4204
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:06, elapsed time = 00:00:03, memory = 619.20 (MB), peak = 695.44 (MB)

Number of guides:     10904

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 188 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 231 STEP 6900 ;
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 3838.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 3023.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 1492.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 156.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 6.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 0.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 5336 vertical wires in 4 frboxes and 3179 horizontal wires in 5 frboxes.
[INFO DRT-0186] Done with 261 vertical wires in 4 frboxes and 717 horizontal wires in 5 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 947.56 (MB), peak = 1157.27 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 947.56 (MB), peak = 1157.27 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:02, memory = 1179.19 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:05, memory = 1751.24 (MB).
    Completing 30% with 137 violations.
    elapsed time = 00:00:08, memory = 2109.21 (MB).
    Completing 40% with 137 violations.
    elapsed time = 00:00:10, memory = 2109.21 (MB).
    Completing 50% with 137 violations.
    elapsed time = 00:00:12, memory = 2109.21 (MB).
    Completing 60% with 171 violations.
    elapsed time = 00:00:15, memory = 2109.21 (MB).
    Completing 70% with 171 violations.
    elapsed time = 00:00:17, memory = 2109.21 (MB).
    Completing 80% with 271 violations.
    elapsed time = 00:00:19, memory = 2119.21 (MB).
    Completing 90% with 271 violations.
    elapsed time = 00:00:21, memory = 2119.21 (MB).
    Completing 100% with 294 violations.
    elapsed time = 00:00:23, memory = 2119.21 (MB).
[INFO DRT-0199]   Number of violations = 363.
Viol/Layer         li1   met1   met2   met3
Metal Spacing        7     70     13      0
Recheck              0     56     12      1
Short                0    186     18      0
[INFO DRT-0267] cpu time = 00:00:45, elapsed time = 00:00:23, memory = 2119.21 (MB), peak = 2119.21 (MB)
Total wire length = 160133 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 84057 um.
Total wire length on LAYER met2 = 70055 um.
Total wire length on LAYER met3 = 4976 um.
Total wire length on LAYER met4 = 1042 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9510.
Up-via summary (total 9510):.

-----------------------
 FR_MASTERSLICE       0
            li1    4905
           met1    4409
           met2     186
           met3      10
           met4       0
-----------------------
                   9510


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 363 violations.
    elapsed time = 00:00:02, memory = 2119.34 (MB).
    Completing 20% with 363 violations.
    elapsed time = 00:00:04, memory = 2119.34 (MB).
    Completing 30% with 369 violations.
    elapsed time = 00:00:07, memory = 2197.42 (MB).
    Completing 40% with 369 violations.
    elapsed time = 00:00:09, memory = 2197.42 (MB).
    Completing 50% with 369 violations.
    elapsed time = 00:00:11, memory = 2206.44 (MB).
    Completing 60% with 346 violations.
    elapsed time = 00:00:14, memory = 2206.44 (MB).
    Completing 70% with 346 violations.
    elapsed time = 00:00:16, memory = 2206.44 (MB).
    Completing 80% with 269 violations.
    elapsed time = 00:00:18, memory = 2220.78 (MB).
    Completing 90% with 269 violations.
    elapsed time = 00:00:20, memory = 2220.78 (MB).
    Completing 100% with 216 violations.
    elapsed time = 00:00:22, memory = 2220.78 (MB).
[INFO DRT-0199]   Number of violations = 216.
Viol/Layer        met1   met2
Metal Spacing       34      8
Short              164     10
[INFO DRT-0267] cpu time = 00:00:44, elapsed time = 00:00:22, memory = 2220.78 (MB), peak = 2220.78 (MB)
Total wire length = 160037 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 84028 um.
Total wire length on LAYER met2 = 69928 um.
Total wire length on LAYER met3 = 5016 um.
Total wire length on LAYER met4 = 1064 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9548.
Up-via summary (total 9548):.

-----------------------
 FR_MASTERSLICE       0
            li1    4905
           met1    4431
           met2     200
           met3      12
           met4       0
-----------------------
                   9548


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 216 violations.
    elapsed time = 00:00:00, memory = 2220.78 (MB).
    Completing 20% with 216 violations.
    elapsed time = 00:00:00, memory = 2220.78 (MB).
    Completing 30% with 215 violations.
    elapsed time = 00:00:00, memory = 2220.78 (MB).
    Completing 40% with 215 violations.
    elapsed time = 00:00:00, memory = 2220.78 (MB).
    Completing 50% with 215 violations.
    elapsed time = 00:00:00, memory = 2220.78 (MB).
    Completing 60% with 189 violations.
    elapsed time = 00:00:00, memory = 2220.78 (MB).
    Completing 70% with 189 violations.
    elapsed time = 00:00:00, memory = 2220.78 (MB).
    Completing 80% with 163 violations.
    elapsed time = 00:00:01, memory = 2220.78 (MB).
    Completing 90% with 163 violations.
    elapsed time = 00:00:01, memory = 2220.78 (MB).
    Completing 100% with 152 violations.
    elapsed time = 00:00:02, memory = 2220.78 (MB).
[INFO DRT-0199]   Number of violations = 152.
Viol/Layer        met1   met2
Metal Spacing       10      5
Short              130      7
[INFO DRT-0267] cpu time = 00:00:05, elapsed time = 00:00:02, memory = 2220.78 (MB), peak = 2220.78 (MB)
Total wire length = 159928 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 83980 um.
Total wire length on LAYER met2 = 69893 um.
Total wire length on LAYER met3 = 5004 um.
Total wire length on LAYER met4 = 1049 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9478.
Up-via summary (total 9478):.

-----------------------
 FR_MASTERSLICE       0
            li1    4905
           met1    4370
           met2     192
           met3      11
           met4       0
-----------------------
                   9478


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 152 violations.
    elapsed time = 00:00:00, memory = 2220.78 (MB).
    Completing 20% with 152 violations.
    elapsed time = 00:00:00, memory = 2220.78 (MB).
    Completing 30% with 87 violations.
    elapsed time = 00:00:01, memory = 2220.78 (MB).
    Completing 40% with 87 violations.
    elapsed time = 00:00:01, memory = 2220.78 (MB).
    Completing 50% with 87 violations.
    elapsed time = 00:00:01, memory = 2220.78 (MB).
    Completing 60% with 66 violations.
    elapsed time = 00:00:01, memory = 2220.78 (MB).
    Completing 70% with 66 violations.
    elapsed time = 00:00:01, memory = 2220.78 (MB).
    Completing 80% with 12 violations.
    elapsed time = 00:00:01, memory = 2220.78 (MB).
    Completing 90% with 12 violations.
    elapsed time = 00:00:01, memory = 2220.78 (MB).
    Completing 100% with 10 violations.
    elapsed time = 00:00:01, memory = 2220.78 (MB).
[INFO DRT-0199]   Number of violations = 10.
Viol/Layer        met1
Metal Spacing        1
Short                9
[INFO DRT-0267] cpu time = 00:00:03, elapsed time = 00:00:01, memory = 2220.78 (MB), peak = 2220.78 (MB)
Total wire length = 159896 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 83464 um.
Total wire length on LAYER met2 = 69913 um.
Total wire length on LAYER met3 = 5446 um.
Total wire length on LAYER met4 = 1072 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9567.
Up-via summary (total 9567):.

-----------------------
 FR_MASTERSLICE       0
            li1    4905
           met1    4385
           met2     262
           met3      15
           met4       0
-----------------------
                   9567


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 10 violations.
    elapsed time = 00:00:00, memory = 2220.78 (MB).
    Completing 20% with 10 violations.
    elapsed time = 00:00:00, memory = 2220.78 (MB).
    Completing 30% with 9 violations.
    elapsed time = 00:00:00, memory = 2220.78 (MB).
    Completing 40% with 9 violations.
    elapsed time = 00:00:00, memory = 2220.78 (MB).
    Completing 50% with 9 violations.
    elapsed time = 00:00:00, memory = 2220.78 (MB).
    Completing 60% with 9 violations.
    elapsed time = 00:00:00, memory = 2220.78 (MB).
    Completing 70% with 9 violations.
    elapsed time = 00:00:00, memory = 2220.78 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 2220.78 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 2220.78 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 2220.78 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 2220.78 (MB), peak = 2220.78 (MB)
Total wire length = 159889 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 83428 um.
Total wire length on LAYER met2 = 69919 um.
Total wire length on LAYER met3 = 5468 um.
Total wire length on LAYER met4 = 1072 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9570.
Up-via summary (total 9570):.

-----------------------
 FR_MASTERSLICE       0
            li1    4905
           met1    4384
           met2     266
           met3      15
           met4       0
-----------------------
                   9570


[INFO DRT-0198] Complete detail routing.
Total wire length = 159889 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 83428 um.
Total wire length on LAYER met2 = 69919 um.
Total wire length on LAYER met3 = 5468 um.
Total wire length on LAYER met4 = 1072 um.
Total wire length on LAYER met5 = 0 um.
Total number of vias = 9570.
Up-via summary (total 9570):.

-----------------------
 FR_MASTERSLICE       0
            li1    4905
           met1    4384
           met2     266
           met3      15
           met4       0
-----------------------
                   9570


[INFO DRT-0267] cpu time = 00:01:38, elapsed time = 00:00:50, memory = 2220.78 (MB), peak = 2220.78 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells…
Writing OpenROAD database to '/Users/marwan/work/caravel_user_mpc/openlane/user_project/runs/RUN_2024.05.19_11.12.43/results/routing/user_project.odb'…
Writing netlist to '/Users/marwan/work/caravel_user_mpc/openlane/user_project/runs/RUN_2024.05.19_11.12.43/results/routing/user_project.nl.v'…
Writing powered netlist to '/Users/marwan/work/caravel_user_mpc/openlane/user_project/runs/RUN_2024.05.19_11.12.43/results/routing/user_project.pnl.v'…
Writing layout to '/Users/marwan/work/caravel_user_mpc/openlane/user_project/runs/RUN_2024.05.19_11.12.43/results/routing/user_project.def'…
