

<!DOCTYPE html>
<!--[if IE 8]><html class="no-js lt-ie9" lang="zh-CN" > <![endif]-->
<!--[if gt IE 8]><!--> <html class="no-js" lang="zh-CN" > <!--<![endif]-->
<head>
  <meta charset="utf-8">
  
  <meta name="viewport" content="width=device-width, initial-scale=1.0">
  
  <title>经验总结 &mdash; FPGA 在中低能实验核物理中的应用 编写中 文档</title>
  

  
  
  
  

  
  <script type="text/javascript" src="_static/js/modernizr.min.js"></script>
  
    
      <script type="text/javascript" id="documentation_options" data-url_root="./" src="_static/documentation_options.js"></script>
        <script type="text/javascript" src="_static/jquery.js"></script>
        <script type="text/javascript" src="_static/underscore.js"></script>
        <script type="text/javascript" src="_static/doctools.js"></script>
        <script type="text/javascript" src="_static/language_data.js"></script>
        <script type="text/javascript" src="_static/translations.js"></script>
    
    <script type="text/javascript" src="_static/js/theme.js"></script>

    

  
  <link rel="stylesheet" href="_static/css/theme.css" type="text/css" />
  <link rel="stylesheet" href="_static/pygments.css" type="text/css" />
  <link rel="stylesheet" href="_static/graphviz.css" type="text/css" />
    <link rel="index" title="索引" href="genindex.html" />
    <link rel="search" title="搜索" href="search.html" />
    <link rel="next" title="verilog 临时存放" href="tempverilog.html" />
    <link rel="prev" title="高层次综合" href="HLS.html" /> 
</head>

<body class="wy-body-for-nav">

   
  <div class="wy-grid-for-nav">
    
    <nav data-toggle="wy-nav-shift" class="wy-nav-side">
      <div class="wy-side-scroll">
        <div class="wy-side-nav-search" >
          

          
            <a href="index.html" class="icon icon-home"> FPGA 在中低能实验核物理中的应用
          

          
          </a>

          
            
            
          

          
<div role="search">
  <form id="rtd-search-form" class="wy-form" action="search.html" method="get">
    <input type="text" name="q" placeholder="Search docs" />
    <input type="hidden" name="check_keywords" value="yes" />
    <input type="hidden" name="area" value="default" />
  </form>
</div>

          
        </div>

        <div class="wy-menu wy-menu-vertical" data-spy="affix" role="navigation" aria-label="main navigation">
          
            
            
              
            
            
              <p class="caption"><span class="caption-text">Contents:</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="README.html">README</a></li>
</ul>
<p class="caption"><span class="caption-text">ISE/Altera/Vivado软件</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="Install.html">软件安装</a></li>
<li class="toctree-l1"><a class="reference internal" href="ISE.html">ISE 软件</a></li>
<li class="toctree-l1"><a class="reference internal" href="Altera.html">Altera 软件</a></li>
<li class="toctree-l1"><a class="reference internal" href="Vivado.html">Vivado 软件</a></li>
</ul>
<p class="caption"><span class="caption-text">语法</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="VHDL.html">VHDL</a></li>
<li class="toctree-l1"><a class="reference internal" href="verilog.html">verilog</a></li>
<li class="toctree-l1"><a class="reference internal" href="TimingConstraints.html">时序约束</a></li>
<li class="toctree-l1"><a class="reference internal" href="Primitive.html">原语</a></li>
</ul>
<p class="caption"><span class="caption-text">硬件介绍</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="LUPO.html">LUPO</a></li>
<li class="toctree-l1"><a class="reference internal" href="DT5495.html">DT5495</a></li>
<li class="toctree-l1"><a class="reference internal" href="MZTIO.html">MZTIO</a></li>
<li class="toctree-l1"><a class="reference internal" href="DT5550.html">DT5550</a></li>
<li class="toctree-l1"><a class="reference internal" href="R5560.html">R5560</a></li>
</ul>
<p class="caption"><span class="caption-text">计数器</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="counter.html">计数器</a></li>
</ul>
<p class="caption"><span class="caption-text">状态机</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="FSM.html">状态机</a></li>
</ul>
<p class="caption"><span class="caption-text">FIFO</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="FIFO.html">FIFO</a></li>
</ul>
<p class="caption"><span class="caption-text">HLS</span></p>
<ul>
<li class="toctree-l1"><a class="reference internal" href="HLS.html">高层次综合</a></li>
</ul>
<p class="caption"><span class="caption-text">经验总结</span></p>
<ul class="current">
<li class="toctree-l1 current"><a class="current reference internal" href="#">经验总结</a><ul>
<li class="toctree-l2"><a class="reference internal" href="#id2">计数器</a></li>
<li class="toctree-l2"><a class="reference internal" href="#id3">状态机</a></li>
<li class="toctree-l2"><a class="reference internal" href="#fifo">FIFO</a></li>
<li class="toctree-l2"><a class="reference internal" href="#id4">波形</a></li>
<li class="toctree-l2"><a class="reference internal" href="#id5">抄书</a></li>
</ul>
</li>
<li class="toctree-l1"><a class="reference internal" href="tempverilog.html">verilog 临时存放</a></li>
<li class="toctree-l1"><a class="reference internal" href="tempvhdl.html">VHDL temp</a></li>
<li class="toctree-l1"><a class="reference internal" href="LPM.html">LPM（library of parameterized mudules）</a></li>
<li class="toctree-l1"><a class="reference internal" href="attribute.html">attribute</a></li>
</ul>

            
          
        </div>
      </div>
    </nav>

    <section data-toggle="wy-nav-shift" class="wy-nav-content-wrap">

      
      <nav class="wy-nav-top" aria-label="top navigation">
        
          <i data-toggle="wy-nav-top" class="fa fa-bars"></i>
          <a href="index.html">FPGA 在中低能实验核物理中的应用</a>
        
      </nav>


      <div class="wy-nav-content">
        
        <div class="rst-content">
        
          















<div role="navigation" aria-label="breadcrumbs navigation">

  <ul class="wy-breadcrumbs">
    
      <li><a href="index.html">Docs</a> &raquo;</li>
        
      <li>经验总结</li>
    
    
      <li class="wy-breadcrumbs-aside">
        
            
            <a href="_sources/exp.rst.txt" rel="nofollow"> View page source</a>
          
        
      </li>
    
  </ul>

  
  <hr/>
</div>
          <div role="main" class="document" itemscope="itemscope" itemtype="http://schema.org/Article">
           <div itemprop="articleBody">
            
  <div class="section" id="id1">
<h1>经验总结<a class="headerlink" href="#id1" title="永久链接至标题">¶</a></h1>
<div class="section" id="id2">
<h2>计数器<a class="headerlink" href="#id2" title="永久链接至标题">¶</a></h2>
<ul class="simple">
<li><p>画出输入、输出波形（根据功能要求、画出输入和输出的波形）</p></li>
<li><p>画出计数器结构</p></li>
<li><p>确定加1条件（计数器数什么，加1条件不足则加flag_add）</p></li>
<li><p>确定计数器结束条件（数多少个，个数不同时，用变量法，即用x代替；x不足以区分时则加flag_sel）</p></li>
<li><p>如果有更新波形</p></li>
<li><p>其它信号变化点条件（其它信号：即输出或内部信号；变化点：0变1、1变0）</p></li>
<li><p>写出计数器代码</p></li>
<li><p>写出其它信号代码</p></li>
</ul>
</div>
<div class="section" id="id3">
<h2>状态机<a class="headerlink" href="#id3" title="永久链接至标题">¶</a></h2>
<ul class="simple">
<li><p>明确功能</p></li>
<li><p>输出分析</p></li>
<li><p>状态合并</p></li>
<li><p>状态转移条件</p></li>
<li><p>转移条件</p></li>
<li><p>完整性检查</p></li>
<li><p>状态机代码</p></li>
<li><p>功能代码</p></li>
</ul>
</div>
<div class="section" id="fifo">
<h2>FIFO<a class="headerlink" href="#fifo" title="永久链接至标题">¶</a></h2>
<ul class="simple">
<li><p>FIFO的写使能写数据，同时用组合逻辑或者同时用时序逻辑。</p></li>
<li><p>FIFO的读使能，用组合逻辑。</p></li>
<li><p>数据的输出用组合逻辑。</p></li>
</ul>
</div>
<div class="section" id="id4">
<h2>波形<a class="headerlink" href="#id4" title="永久链接至标题">¶</a></h2>
<ul class="simple">
<li><p>时序逻辑的波形观看方法：时钟上升沿前看输入，时钟上升沿后看输出。</p></li>
<li><p>组合逻辑的波形观看方法：输入变输出即刻变。</p></li>
</ul>
</div>
<div class="section" id="id5">
<h2>抄书<a class="headerlink" href="#id5" title="永久链接至标题">¶</a></h2>
<p><strong>与门</strong></p>
<p>与门是具有两个或多个输入端和一个输入端的逻辑门。当所有的输入都是逻辑1时，与门输出为逻辑1.换句话说，如果任何输出为0则输出为0。</p>
<p>从原理上说，我们可以定义具有许多输入输入端口的与门，但在具体实现时还是有实际限制的。一般来说与门的输入端最多为4个或5个，如果需要更多的输入端口，那么可以将多个与门级联起来。另外，在实际应用中，通常更倾向于使用与非门，其逻辑功能端进行逻辑与后再取反输出，主要原因是采用CMOS工艺实现的与非门工作速度比与门快得多。</p>
<p><strong>扇入扇出</strong></p>
<p>逻辑门的扇入指的是一个逻辑门正常工作时输入端的数量，例如，理论上一个与门可以有20个输入端，但是包含20个输入端的与门在工作时可能会因为输入负荷过大而出现逻辑错误或者速度下降的情况，此时扇出就不能选为20。门电路的扇出与具体的电路制造工艺和电路结构有密切关系，进行集成电路设计时，电路单元库中会给出扇入的具体参数。</p>
<p>扇出是在不降低输出电平的情况下逻辑门能够驱动的负载的数量。例如，从理论上讲一个与门可以驱动20个以上的输入端，但此时门电路的输出电容负载非常大，电路的工作速度会严重下降。集成电路单元库中会给出不同类型门电路的扇出。综合工具进行RTL代码综合时，会从单元库中读取扇入和扇出参数，以确保不超过最大值要求。</p>
<p><strong>通用D触发器</strong></p>
<p>D触发器有数据、时钟、和 RST# 输入端以及 Q 和 ！Q 两个输出端。在每一个时钟的上升沿，输出 Q 将输入D 的值锁存，直到下一个时钟上升沿出现时才继续锁存当前 D 端的值。！Q 输出的值与 Q 输出的值相反。在时钟上升沿进行输出数据更新时，D 端的输入数据必须满足称为建立时间的定时要求，否则输出端 Q 可能会出现不确定值。</p>
<p><strong>建立时间</strong></p>
<p>在时钟上升沿值之前 D 需要保持稳定的最短时间称为建立时间。如果在建立时间内 D 的值发生了变化，那么将无法确定 Q 的电平，其可能为一个不确定的电平值。</p>
<p><strong>保持时间</strong></p>
<p>在时钟的上升沿之后的一段时间内，D 的输入值也不允许改变，否则也会造成 Q 输出的不稳定，这个窗口被称为保持时间。</p>
<p><strong>亚稳态</strong></p>
<p>当输入 D 在建立时间和保持时间窗口内发生变化时，在此后的几乎一个时钟周期内。输出电平既不是 0 也不是 1，处于不确定值。这种不稳定的状态也被称为亚稳态。亚稳态的输出将在下一个时钟的上升沿之前稳定为 0 或 1。如果亚稳态输出被用于其它逻辑门的输入，那么将会造成难以预计的不良影响，可能会造成连锁反应，使整个数字系统工作不稳定。因此，必须采取一定的设计手段避免 D 触发器进入亚稳态，或者避免亚稳态被传递，影响整个系统的稳定性。</p>
<p>当触发器的输入不满足建立时间和保持时间要求时，输出为亚稳态。为了使系统正常工作，必须采取一定的手段避免或消除其影响。在只有一个时钟的数字系统中（称为单时钟域数字系统），通过控制一个 D 触发器的输出到另一个 D 触发器输入之间组合逻辑门的数量。可以减少其带来的延迟从而避免 D 触发器的输入在建立时间和保持时间窗口内发生波动。但是，当一个数字系统中有两个或两个以上时钟时（称为多时钟域系统），会出现一个时钟域的 D 触发器的输出作为另一个时钟域的 D 触发器输入的情况，当两个时钟之间没有任何关联时，亚稳态的出现时无法避免的。</p>
<p><strong>信号同步规则</strong></p>
<p>当信号从一个时钟域进入另一个时钟域时，为了使信号正确传递同时保持系统工作稳定，必须遵循以下几条设计规则。</p>
<ul class="simple">
<li><dl class="simple">
<dt>跨时钟域的信号必须直接来自源时钟域的寄存器输出。</dt><dd><ul>
<li><p>如果信号l来自组合逻辑 ，而不时直接来自触发器，可能会造成信号在目标时钟域中出现难以预料的不稳定情况，从而造成整个系统出现无法预测的问题。</p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>使用逻辑单元库中的专用触发器实现两级同步器。</dt><dd><ul>
<li><p>这里所说的专用触发器与普通触发器有所不同，它们具有高驱动能力和高增益，这会使它们比常规的触发器更快地进入稳定状态。根据前面的分析，将两个或多个触发器级联起来可以减少亚稳态出现的概率，那么采用这种专用触发器，可以大大提高电路从亚稳态中摆脱出来的速度。</p></li>
</ul>
</dd>
</dl>
</li>
<li><dl class="simple">
<dt>在一个点而不是在多个点上进行跨时钟域信号的同步。</dt><dd><ul>
<li><p>同步电路可以消除亚稳态及其传递，但得到的结果可能是 1 也可能是 0，当只有一个连接点时，最多是信号延迟不同的问题，如果是多个点，那么这些信号组合之后的结果可能性非常多，这会造成信号传递的错误，可能会导致下游系统出错。</p></li>
</ul>
</dd>
</dl>
</li>
</ul>
<p><strong>事件/边沿检测</strong></p>
<p>同步上升沿检测</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="k">input</span> <span class="n">sig_a</span><span class="p">;</span>
<span class="kt">reg</span> <span class="n">sig_a_d1</span><span class="p">;</span>
<span class="kt">wire</span> <span class="n">sig_a_risedge</span><span class="p">;</span>

<span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rstb</span><span class="p">)</span>
  <span class="k">begin</span>
     <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">rstb</span><span class="p">)</span> <span class="n">sig_a_d1</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
     <span class="k">else</span> <span class="n">sig_a_d1</span> <span class="o">&lt;=</span> <span class="n">sig_a</span><span class="p">;</span>
  <span class="k">end</span>

<span class="k">assign</span> <span class="n">sig_a_risedge</span> <span class="o">=</span> <span class="n">sig_a</span> <span class="o">&amp;</span> <span class="o">!</span><span class="n">sig_a_d1</span><span class="p">;</span>
</pre></div>
</div>
<p>同步下降沿检测</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="k">input</span> <span class="n">sig_a</span><span class="p">;</span>
<span class="kt">reg</span> <span class="n">sig_a_d1</span><span class="p">;</span>
<span class="kt">wire</span> <span class="n">sig_a_faledge</span><span class="p">;</span>

<span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rstb</span><span class="p">)</span>
  <span class="k">begin</span>
     <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">rstb</span><span class="p">)</span> <span class="n">sig_a_d1</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
     <span class="k">else</span> <span class="n">sig_a_d1</span> <span class="o">&lt;=</span> <span class="n">sig_a</span><span class="p">;</span>
  <span class="k">end</span>

<span class="k">assign</span> <span class="n">sig_a_faledge</span> <span class="o">=</span> <span class="o">!</span><span class="n">sig_a</span> <span class="o">&amp;</span> <span class="n">sig_a_d1</span><span class="p">;</span>
</pre></div>
</div>
<p>同步上升/下降沿检测</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="k">input</span> <span class="n">sig_a</span><span class="p">;</span>
<span class="kt">reg</span> <span class="n">sig_a_d1</span><span class="p">;</span>
<span class="kt">wire</span> <span class="n">sig_a_anyedge</span><span class="p">;</span>

<span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clk</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rstb</span><span class="p">)</span>
  <span class="k">begin</span>
     <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">rstb</span><span class="p">)</span> <span class="n">sig_a_d1</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
     <span class="k">else</span> <span class="n">sig_a_d1</span> <span class="o">&lt;=</span> <span class="n">sig_a</span><span class="p">;</span>
  <span class="k">end</span>

<span class="k">assign</span> <span class="n">sig_a_anyedge</span> <span class="o">=</span> <span class="p">(</span><span class="o">!</span><span class="n">sig_a</span> <span class="o">&amp;</span> <span class="n">sig_a_d1</span><span class="p">)</span> <span class="o">|</span> <span class="p">(</span><span class="n">sig_a</span> <span class="o">&amp;</span> <span class="o">!</span><span class="n">sig_a_d1</span><span class="p">);</span>
</pre></div>
</div>
<p>异步输入上升沿检测</p>
<div class="highlight-verilog notranslate"><div class="highlight"><pre><span></span><span class="k">input</span> <span class="n">sig_a</span><span class="p">;</span><span class="c1">//domain clka</span>
<span class="k">input</span> <span class="n">clkb</span><span class="p">;</span>
<span class="k">input</span> <span class="n">rstb</span><span class="p">;</span>
<span class="kt">reg</span>   <span class="n">sig_a_d1</span><span class="p">,</span> <span class="n">sig_a_d2</span><span class="p">,</span> <span class="n">sig_a_d3</span><span class="p">;</span>
<span class="kt">wire</span>  <span class="n">sig_a_posedge</span><span class="p">;</span>

<span class="k">assign</span> <span class="n">sig_a_posedge</span> <span class="o">=</span> <span class="n">sig_a_d2</span> <span class="o">&amp;</span> <span class="o">!</span><span class="n">sig_a_d3</span><span class="p">;</span>

<span class="k">always</span> <span class="p">@(</span><span class="k">posedge</span> <span class="n">clkb</span> <span class="k">or</span> <span class="k">negedge</span> <span class="n">rstb</span><span class="p">)</span>
  <span class="k">begin</span>
     <span class="k">if</span><span class="p">(</span><span class="o">!</span><span class="n">rstb</span><span class="p">)</span>
       <span class="k">begin</span>
          <span class="n">sig_a_d1</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
          <span class="n">sig_a_d2</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
          <span class="n">sig_a_d3</span> <span class="o">&lt;=</span> <span class="mh">1</span><span class="mb">&#39;b0</span><span class="p">;</span>
       <span class="k">end</span>
     <span class="k">else</span>
       <span class="k">begin</span>
          <span class="n">sig_a_d1</span> <span class="o">&lt;=</span> <span class="n">sig_a</span><span class="p">;</span>
          <span class="n">sig_a_d2</span> <span class="o">&lt;=</span> <span class="n">sig_a_d1</span><span class="p">;</span>
          <span class="n">sig_a_d3</span> <span class="o">&lt;=</span> <span class="n">sig_a_d2</span><span class="p">;</span>
       <span class="k">end</span>
  <span class="k">end</span>
</pre></div>
</div>
</div>
</div>


           </div>
           
          </div>
          <footer>
  
    <div class="rst-footer-buttons" role="navigation" aria-label="footer navigation">
      
        <a href="tempverilog.html" class="btn btn-neutral float-right" title="verilog 临时存放" accesskey="n" rel="next">Next <span class="fa fa-arrow-circle-right"></span></a>
      
      
        <a href="HLS.html" class="btn btn-neutral float-left" title="高层次综合" accesskey="p" rel="prev"><span class="fa fa-arrow-circle-left"></span> Previous</a>
      
    </div>
  

  <hr/>

  <div role="contentinfo">
    <p>
        &copy; Copyright 2020, Hongyi Wu(吴鸿毅)

    </p>
  </div>
  Built with <a href="http://sphinx-doc.org/">Sphinx</a> using a <a href="https://github.com/rtfd/sphinx_rtd_theme">theme</a> provided by <a href="https://readthedocs.org">Read the Docs</a>. 

</footer>

        </div>
      </div>

    </section>

  </div>
  


  <script type="text/javascript">
      jQuery(function () {
          SphinxRtdTheme.Navigation.enable(true);
      });
  </script>

  
  
    
   

</body>
</html>