Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Apr 29 09:42:45 2025
| Host         : DESKTOP-7CFQ9ND running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file MCU_timing_summary_routed.rpt -pb MCU_timing_summary_routed.pb -rpx MCU_timing_summary_routed.rpx -warn_on_violation
| Design       : MCU
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (25)
6. checking no_output_delay (36)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (25)
-------------------------------
 There are 25 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (36)
--------------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.024        0.000                      0                 2527        0.059        0.000                      0                 2527        3.750        0.000                       0                  1132  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         0.024        0.000                      0                 2527        0.059        0.000                      0                 2527        3.750        0.000                       0                  1132  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        0.024ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.059ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.024ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.655ns  (logic 2.093ns (21.678%)  route 7.562ns (78.322%))
  Logic Levels:           9  (LUT2=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        1.557     5.078    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y28         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/Q
                         net (fo=91, routed)          1.571     7.105    U_ROM/instrMemAddr[0]
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.229 f  U_ROM/q[13]_i_13/O
                         net (fo=1, routed)           0.000     7.229    U_ROM/q[13]_i_13_n_0
    SLICE_X41Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     7.441 f  U_ROM/q_reg[13]_i_7/O
                         net (fo=1, routed)           0.574     8.014    U_ROM/q_reg[13]_i_7_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.299     8.313 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.000     8.313    U_ROM/q[13]_i_3_n_0
    SLICE_X42Y29         MUXF7 (Prop_muxf7_I0_O)      0.209     8.522 f  U_ROM/q_reg[13]_i_2/O
                         net (fo=6, routed)           1.211     9.734    U_Core/U_DataPath/U_PC/instrCode[11]
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.297    10.031 r  U_Core/U_DataPath/U_PC/q[31]_i_14/O
                         net (fo=3, routed)           0.525    10.556    U_Core/U_ControlUnit/q_reg[31]_3
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124    10.680 f  U_Core/U_ControlUnit/q[31]_i_5/O
                         net (fo=42, routed)          0.906    11.586    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.124    11.710 r  U_Core/U_ControlUnit/q[28]_i_3/O
                         net (fo=29, routed)          1.565    13.275    U_Core/U_ControlUnit/q[28]_i_3_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I2_O)        0.124    13.399 r  U_Core/U_ControlUnit/q[25]_i_1__0/O
                         net (fo=2, routed)           0.571    13.970    U_Core/U_ControlUnit/q_reg[31][23]
    SLICE_X58Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.094 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.639    14.733    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIA1
    SLICE_X56Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        1.449    14.790    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X56Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X56Y37         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.757    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.757    
                         arrival time                         -14.733    
  -------------------------------------------------------------------
                         slack                                  0.024    

Slack (MET) :             0.094ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.651ns  (logic 2.093ns (21.688%)  route 7.558ns (78.312%))
  Logic Levels:           9  (LUT2=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        1.557     5.078    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y28         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/Q
                         net (fo=91, routed)          1.571     7.105    U_ROM/instrMemAddr[0]
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.229 f  U_ROM/q[13]_i_13/O
                         net (fo=1, routed)           0.000     7.229    U_ROM/q[13]_i_13_n_0
    SLICE_X41Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     7.441 f  U_ROM/q_reg[13]_i_7/O
                         net (fo=1, routed)           0.574     8.014    U_ROM/q_reg[13]_i_7_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.299     8.313 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.000     8.313    U_ROM/q[13]_i_3_n_0
    SLICE_X42Y29         MUXF7 (Prop_muxf7_I0_O)      0.209     8.522 f  U_ROM/q_reg[13]_i_2/O
                         net (fo=6, routed)           1.211     9.734    U_Core/U_DataPath/U_PC/instrCode[11]
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.297    10.031 r  U_Core/U_DataPath/U_PC/q[31]_i_14/O
                         net (fo=3, routed)           0.525    10.556    U_Core/U_ControlUnit/q_reg[31]_3
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124    10.680 f  U_Core/U_ControlUnit/q[31]_i_5/O
                         net (fo=42, routed)          0.906    11.586    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.124    11.710 r  U_Core/U_ControlUnit/q[28]_i_3/O
                         net (fo=29, routed)          1.565    13.275    U_Core/U_ControlUnit/q[28]_i_3_n_0
    SLICE_X58Y38         LUT6 (Prop_lut6_I2_O)        0.124    13.399 r  U_Core/U_ControlUnit/q[25]_i_1__0/O
                         net (fo=2, routed)           0.571    13.970    U_Core/U_ControlUnit/q_reg[31][23]
    SLICE_X58Y41         LUT6 (Prop_lut6_I4_O)        0.124    14.094 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_1/O
                         net (fo=2, routed)           0.635    14.729    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/DIA1
    SLICE_X60Y38         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        1.515    14.856    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/WCLK
    SLICE_X60Y38         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1/CLK
                         clock pessimism              0.260    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X60Y38         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.258    14.823    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMA_D1
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -14.729    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.124ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.621ns  (logic 2.093ns (21.754%)  route 7.528ns (78.246%))
  Logic Levels:           9  (LUT2=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.034ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.784ns = ( 14.784 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        1.557     5.078    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y28         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/Q
                         net (fo=91, routed)          1.571     7.105    U_ROM/instrMemAddr[0]
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.229 f  U_ROM/q[13]_i_13/O
                         net (fo=1, routed)           0.000     7.229    U_ROM/q[13]_i_13_n_0
    SLICE_X41Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     7.441 f  U_ROM/q_reg[13]_i_7/O
                         net (fo=1, routed)           0.574     8.014    U_ROM/q_reg[13]_i_7_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.299     8.313 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.000     8.313    U_ROM/q[13]_i_3_n_0
    SLICE_X42Y29         MUXF7 (Prop_muxf7_I0_O)      0.209     8.522 f  U_ROM/q_reg[13]_i_2/O
                         net (fo=6, routed)           1.211     9.734    U_Core/U_DataPath/U_PC/instrCode[11]
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.297    10.031 r  U_Core/U_DataPath/U_PC/q[31]_i_14/O
                         net (fo=3, routed)           0.525    10.556    U_Core/U_ControlUnit/q_reg[31]_3
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124    10.680 f  U_Core/U_ControlUnit/q[31]_i_5/O
                         net (fo=42, routed)          0.906    11.586    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.124    11.710 r  U_Core/U_ControlUnit/q[28]_i_3/O
                         net (fo=29, routed)          1.400    13.109    U_Core/U_ControlUnit/q[28]_i_3_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.233 r  U_Core/U_ControlUnit/q[8]_i_1__0/O
                         net (fo=2, routed)           0.679    13.912    U_Core/U_ControlUnit/q_reg[31][6]
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.036 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.663    14.699    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/DIB0
    SLICE_X56Y31         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        1.443    14.784    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/WCLK
    SLICE_X56Y31         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB/CLK
                         clock pessimism              0.260    15.044    
                         clock uncertainty           -0.035    15.009    
    SLICE_X56Y31         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.824    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.824    
                         arrival time                         -14.700    
  -------------------------------------------------------------------
                         slack                                  0.124    

Slack (MET) :             0.126ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.621ns  (logic 2.093ns (21.754%)  route 7.528ns (78.246%))
  Logic Levels:           9  (LUT2=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        1.557     5.078    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y28         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/Q
                         net (fo=91, routed)          1.571     7.105    U_ROM/instrMemAddr[0]
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.229 f  U_ROM/q[13]_i_13/O
                         net (fo=1, routed)           0.000     7.229    U_ROM/q[13]_i_13_n_0
    SLICE_X41Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     7.441 f  U_ROM/q_reg[13]_i_7/O
                         net (fo=1, routed)           0.574     8.014    U_ROM/q_reg[13]_i_7_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.299     8.313 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.000     8.313    U_ROM/q[13]_i_3_n_0
    SLICE_X42Y29         MUXF7 (Prop_muxf7_I0_O)      0.209     8.522 f  U_ROM/q_reg[13]_i_2/O
                         net (fo=6, routed)           1.211     9.734    U_Core/U_DataPath/U_PC/instrCode[11]
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.297    10.031 r  U_Core/U_DataPath/U_PC/q[31]_i_14/O
                         net (fo=3, routed)           0.525    10.556    U_Core/U_ControlUnit/q_reg[31]_3
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124    10.680 f  U_Core/U_ControlUnit/q[31]_i_5/O
                         net (fo=42, routed)          0.906    11.586    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.124    11.710 r  U_Core/U_ControlUnit/q[28]_i_3/O
                         net (fo=29, routed)          1.400    13.109    U_Core/U_ControlUnit/q[28]_i_3_n_0
    SLICE_X46Y33         LUT6 (Prop_lut6_I2_O)        0.124    13.233 r  U_Core/U_ControlUnit/q[8]_i_1__0/O
                         net (fo=2, routed)           0.679    13.912    U_Core/U_ControlUnit/q_reg[31][6]
    SLICE_X53Y31         LUT6 (Prop_lut6_I4_O)        0.124    14.036 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_6_11_i_4/O
                         net (fo=2, routed)           0.664    14.700    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/DIB0
    SLICE_X56Y32         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        1.445    14.786    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/WCLK
    SLICE_X56Y32         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB/CLK
                         clock pessimism              0.260    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X56Y32         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.826    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_6_11/RAMB
  -------------------------------------------------------------------
                         required time                         14.826    
                         arrival time                         -14.700    
  -------------------------------------------------------------------
                         slack                                  0.126    

Slack (MET) :             0.130ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.578ns  (logic 2.093ns (21.851%)  route 7.485ns (78.149%))
  Logic Levels:           9  (LUT2=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        1.557     5.078    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y28         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/Q
                         net (fo=91, routed)          1.571     7.105    U_ROM/instrMemAddr[0]
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.229 f  U_ROM/q[13]_i_13/O
                         net (fo=1, routed)           0.000     7.229    U_ROM/q[13]_i_13_n_0
    SLICE_X41Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     7.441 f  U_ROM/q_reg[13]_i_7/O
                         net (fo=1, routed)           0.574     8.014    U_ROM/q_reg[13]_i_7_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.299     8.313 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.000     8.313    U_ROM/q[13]_i_3_n_0
    SLICE_X42Y29         MUXF7 (Prop_muxf7_I0_O)      0.209     8.522 f  U_ROM/q_reg[13]_i_2/O
                         net (fo=6, routed)           1.211     9.734    U_Core/U_DataPath/U_PC/instrCode[11]
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.297    10.031 r  U_Core/U_DataPath/U_PC/q[31]_i_14/O
                         net (fo=3, routed)           0.525    10.556    U_Core/U_ControlUnit/q_reg[31]_3
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124    10.680 f  U_Core/U_ControlUnit/q[31]_i_5/O
                         net (fo=42, routed)          0.906    11.586    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.124    11.710 r  U_Core/U_ControlUnit/q[28]_i_3/O
                         net (fo=29, routed)          1.282    12.992    U_Core/U_ControlUnit/q[28]_i_3_n_0
    SLICE_X59Y40         LUT6 (Prop_lut6_I2_O)        0.124    13.116 r  U_Core/U_ControlUnit/q[27]_i_1__0/O
                         net (fo=2, routed)           0.702    13.818    U_Core/U_ControlUnit/q_reg[31][25]
    SLICE_X59Y37         LUT6 (Prop_lut6_I4_O)        0.124    13.942 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_3/O
                         net (fo=2, routed)           0.715    14.657    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIB1
    SLICE_X56Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        1.449    14.790    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X56Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1/CLK
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X56Y37         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.787    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.787    
                         arrival time                         -14.657    
  -------------------------------------------------------------------
                         slack                                  0.130    

Slack (MET) :             0.132ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.628ns  (logic 2.093ns (21.738%)  route 7.535ns (78.262%))
  Logic Levels:           9  (LUT2=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        1.557     5.078    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y28         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/Q
                         net (fo=91, routed)          1.571     7.105    U_ROM/instrMemAddr[0]
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.229 f  U_ROM/q[13]_i_13/O
                         net (fo=1, routed)           0.000     7.229    U_ROM/q[13]_i_13_n_0
    SLICE_X41Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     7.441 f  U_ROM/q_reg[13]_i_7/O
                         net (fo=1, routed)           0.574     8.014    U_ROM/q_reg[13]_i_7_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.299     8.313 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.000     8.313    U_ROM/q[13]_i_3_n_0
    SLICE_X42Y29         MUXF7 (Prop_muxf7_I0_O)      0.209     8.522 f  U_ROM/q_reg[13]_i_2/O
                         net (fo=6, routed)           1.211     9.734    U_Core/U_DataPath/U_PC/instrCode[11]
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.297    10.031 r  U_Core/U_DataPath/U_PC/q[31]_i_14/O
                         net (fo=3, routed)           0.525    10.556    U_Core/U_ControlUnit/q_reg[31]_3
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124    10.680 f  U_Core/U_ControlUnit/q[31]_i_5/O
                         net (fo=42, routed)          0.906    11.586    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.124    11.710 r  U_Core/U_ControlUnit/q[28]_i_3/O
                         net (fo=29, routed)          1.357    13.067    U_Core/U_ControlUnit/q[28]_i_3_n_0
    SLICE_X54Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.191 r  U_Core/U_ControlUnit/q[22]_i_1__0/O
                         net (fo=2, routed)           0.811    14.002    U_Core/U_ControlUnit/q_reg[31][20]
    SLICE_X59Y36         LUT6 (Prop_lut6_I4_O)        0.124    14.126 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_6/O
                         net (fo=2, routed)           0.581    14.707    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIC0
    SLICE_X56Y35         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        1.448    14.789    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X56Y35         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC/CLK
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.175    14.839    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC
  -------------------------------------------------------------------
                         required time                         14.839    
                         arrival time                         -14.707    
  -------------------------------------------------------------------
                         slack                                  0.132    

Slack (MET) :             0.192ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.495ns  (logic 2.093ns (22.043%)  route 7.402ns (77.957%))
  Logic Levels:           9  (LUT2=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        1.557     5.078    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y28         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/Q
                         net (fo=91, routed)          1.571     7.105    U_ROM/instrMemAddr[0]
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.229 f  U_ROM/q[13]_i_13/O
                         net (fo=1, routed)           0.000     7.229    U_ROM/q[13]_i_13_n_0
    SLICE_X41Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     7.441 f  U_ROM/q_reg[13]_i_7/O
                         net (fo=1, routed)           0.574     8.014    U_ROM/q_reg[13]_i_7_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.299     8.313 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.000     8.313    U_ROM/q[13]_i_3_n_0
    SLICE_X42Y29         MUXF7 (Prop_muxf7_I0_O)      0.209     8.522 f  U_ROM/q_reg[13]_i_2/O
                         net (fo=6, routed)           1.211     9.734    U_Core/U_DataPath/U_PC/instrCode[11]
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.297    10.031 r  U_Core/U_DataPath/U_PC/q[31]_i_14/O
                         net (fo=3, routed)           0.525    10.556    U_Core/U_ControlUnit/q_reg[31]_3
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124    10.680 f  U_Core/U_ControlUnit/q[31]_i_5/O
                         net (fo=42, routed)          0.906    11.586    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.124    11.710 r  U_Core/U_ControlUnit/q[28]_i_3/O
                         net (fo=29, routed)          1.459    13.169    U_Core/U_ControlUnit/q[28]_i_3_n_0
    SLICE_X58Y39         LUT6 (Prop_lut6_I2_O)        0.124    13.293 r  U_Core/U_ControlUnit/q[23]_i_1__0/O
                         net (fo=2, routed)           0.579    13.872    U_Core/U_ControlUnit/q_reg[31][21]
    SLICE_X58Y36         LUT6 (Prop_lut6_I4_O)        0.124    13.996 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_18_23_i_5/O
                         net (fo=2, routed)           0.577    14.573    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/DIC1
    SLICE_X56Y35         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        1.448    14.789    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/WCLK
    SLICE_X56Y35         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1/CLK
                         clock pessimism              0.260    15.049    
                         clock uncertainty           -0.035    15.014    
    SLICE_X56Y35         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.249    14.765    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_18_23/RAMC_D1
  -------------------------------------------------------------------
                         required time                         14.765    
                         arrival time                         -14.573    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.252ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.523ns  (logic 2.093ns (21.978%)  route 7.430ns (78.022%))
  Logic Levels:           9  (LUT2=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        1.557     5.078    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y28         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/Q
                         net (fo=91, routed)          1.571     7.105    U_ROM/instrMemAddr[0]
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.229 f  U_ROM/q[13]_i_13/O
                         net (fo=1, routed)           0.000     7.229    U_ROM/q[13]_i_13_n_0
    SLICE_X41Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     7.441 f  U_ROM/q_reg[13]_i_7/O
                         net (fo=1, routed)           0.574     8.014    U_ROM/q_reg[13]_i_7_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.299     8.313 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.000     8.313    U_ROM/q[13]_i_3_n_0
    SLICE_X42Y29         MUXF7 (Prop_muxf7_I0_O)      0.209     8.522 f  U_ROM/q_reg[13]_i_2/O
                         net (fo=6, routed)           1.211     9.734    U_Core/U_DataPath/U_PC/instrCode[11]
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.297    10.031 r  U_Core/U_DataPath/U_PC/q[31]_i_14/O
                         net (fo=3, routed)           0.525    10.556    U_Core/U_ControlUnit/q_reg[31]_3
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124    10.680 f  U_Core/U_ControlUnit/q[31]_i_5/O
                         net (fo=42, routed)          0.906    11.586    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.124    11.710 r  U_Core/U_ControlUnit/q[28]_i_3/O
                         net (fo=29, routed)          1.369    13.078    U_Core/U_ControlUnit/q[28]_i_3_n_0
    SLICE_X56Y40         LUT6 (Prop_lut6_I2_O)        0.124    13.202 r  U_Core/U_ControlUnit/q[24]_i_1__0/O
                         net (fo=2, routed)           0.687    13.890    U_Core/U_ControlUnit/q_reg[31][22]
    SLICE_X58Y37         LUT6 (Prop_lut6_I4_O)        0.124    14.014 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_2/O
                         net (fo=2, routed)           0.588    14.602    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIA0
    SLICE_X56Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        1.449    14.790    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X56Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA/CLK
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X56Y37         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.161    14.854    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMA
  -------------------------------------------------------------------
                         required time                         14.854    
                         arrival time                         -14.602    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.290ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.462ns  (logic 2.093ns (22.120%)  route 7.369ns (77.880%))
  Logic Levels:           9  (LUT2=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        1.557     5.078    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y28         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/Q
                         net (fo=91, routed)          1.571     7.105    U_ROM/instrMemAddr[0]
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.229 f  U_ROM/q[13]_i_13/O
                         net (fo=1, routed)           0.000     7.229    U_ROM/q[13]_i_13_n_0
    SLICE_X41Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     7.441 f  U_ROM/q_reg[13]_i_7/O
                         net (fo=1, routed)           0.574     8.014    U_ROM/q_reg[13]_i_7_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.299     8.313 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.000     8.313    U_ROM/q[13]_i_3_n_0
    SLICE_X42Y29         MUXF7 (Prop_muxf7_I0_O)      0.209     8.522 f  U_ROM/q_reg[13]_i_2/O
                         net (fo=6, routed)           1.211     9.734    U_Core/U_DataPath/U_PC/instrCode[11]
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.297    10.031 r  U_Core/U_DataPath/U_PC/q[31]_i_14/O
                         net (fo=3, routed)           0.525    10.556    U_Core/U_ControlUnit/q_reg[31]_3
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124    10.680 f  U_Core/U_ControlUnit/q[31]_i_5/O
                         net (fo=42, routed)          0.906    11.586    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.124    11.710 r  U_Core/U_ControlUnit/q[28]_i_3/O
                         net (fo=29, routed)          1.461    13.170    U_Core/U_ControlUnit/q[28]_i_3_n_0
    SLICE_X59Y39         LUT6 (Prop_lut6_I5_O)        0.124    13.294 r  U_Core/U_ControlUnit/q[26]_i_1__0/O
                         net (fo=2, routed)           0.416    13.710    U_Core/U_ControlUnit/q_reg[31][24]
    SLICE_X59Y38         LUT6 (Prop_lut6_I4_O)        0.124    13.834 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_24_29_i_4/O
                         net (fo=2, routed)           0.706    14.540    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/DIB0
    SLICE_X56Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        1.449    14.790    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/WCLK
    SLICE_X56Y37         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB/CLK
                         clock pessimism              0.260    15.050    
                         clock uncertainty           -0.035    15.015    
    SLICE_X56Y37         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.185    14.830    U_DataPath/U_RegFile/RegFile_reg_r1_0_31_24_29/RAMB
  -------------------------------------------------------------------
                         required time                         14.830    
                         arrival time                         -14.540    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.296ns  (required time - arrival time)
  Source:                 U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/I
                            (rising edge-triggered cell RAMD32 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        9.406ns  (logic 2.093ns (22.253%)  route 7.313ns (77.747%))
  Logic Levels:           9  (LUT2=1 LUT6=6 MUXF7=2)
  Clock Path Skew:        -0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.783ns = ( 14.783 - 10.000 ) 
    Source Clock Delay      (SCD):    5.078ns
    Clock Pessimism Removal (CPR):    0.260ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        1.557     5.078    U_Core/U_DataPath/U_PC/clk_IBUF_BUFG
    SLICE_X53Y28         FDCE                                         r  U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y28         FDCE (Prop_fdce_C_Q)         0.456     5.534 r  U_Core/U_DataPath/U_PC/q_reg[2]_rep__0/Q
                         net (fo=91, routed)          1.571     7.105    U_ROM/instrMemAddr[0]
    SLICE_X41Y29         LUT6 (Prop_lut6_I1_O)        0.124     7.229 f  U_ROM/q[13]_i_13/O
                         net (fo=1, routed)           0.000     7.229    U_ROM/q[13]_i_13_n_0
    SLICE_X41Y29         MUXF7 (Prop_muxf7_I0_O)      0.212     7.441 f  U_ROM/q_reg[13]_i_7/O
                         net (fo=1, routed)           0.574     8.014    U_ROM/q_reg[13]_i_7_n_0
    SLICE_X42Y29         LUT6 (Prop_lut6_I5_O)        0.299     8.313 f  U_ROM/q[13]_i_3/O
                         net (fo=1, routed)           0.000     8.313    U_ROM/q[13]_i_3_n_0
    SLICE_X42Y29         MUXF7 (Prop_muxf7_I0_O)      0.209     8.522 f  U_ROM/q_reg[13]_i_2/O
                         net (fo=6, routed)           1.211     9.734    U_Core/U_DataPath/U_PC/instrCode[11]
    SLICE_X49Y30         LUT6 (Prop_lut6_I2_O)        0.297    10.031 r  U_Core/U_DataPath/U_PC/q[31]_i_14/O
                         net (fo=3, routed)           0.525    10.556    U_Core/U_ControlUnit/q_reg[31]_3
    SLICE_X48Y30         LUT6 (Prop_lut6_I1_O)        0.124    10.680 f  U_Core/U_ControlUnit/q[31]_i_5/O
                         net (fo=42, routed)          0.906    11.586    U_Core/U_ControlUnit/FSM_sequential_state_reg[1]_0
    SLICE_X51Y35         LUT2 (Prop_lut2_I1_O)        0.124    11.710 r  U_Core/U_ControlUnit/q[28]_i_3/O
                         net (fo=29, routed)          1.335    13.045    U_Core/U_ControlUnit/q[28]_i_3_n_0
    SLICE_X48Y31         LUT6 (Prop_lut6_I2_O)        0.124    13.169 r  U_Core/U_ControlUnit/q[3]_i_1__0/O
                         net (fo=2, routed)           0.634    13.803    U_Core/U_ControlUnit/q_reg[31][1]
    SLICE_X57Y30         LUT6 (Prop_lut6_I4_O)        0.124    13.927 r  U_Core/U_ControlUnit/RegFile_reg_r1_0_31_0_5_i_4/O
                         net (fo=2, routed)           0.557    14.484    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/DIB1
    SLICE_X56Y29         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        1.442    14.783    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/WCLK
    SLICE_X56Y29         RAMD32                                       r  U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1/CLK
                         clock pessimism              0.260    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X56Y29         RAMD32 (Setup_ramd32_CLK_I)
                                                     -0.228    14.780    U_DataPath/U_RegFile/RegFile_reg_r2_0_31_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         14.780    
                         arrival time                         -14.484    
  -------------------------------------------------------------------
                         slack                                  0.296    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.059ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[10]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[13]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.299ns  (logic 0.141ns (47.203%)  route 0.158ns (52.797%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        0.558     1.441    U_APB_Master/clk_IBUF_BUFG
    SLICE_X57Y27         FDCE                                         r  U_APB_Master/temp_addr_reg_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_APB_Master/temp_addr_reg_reg[10]/Q
                         net (fo=1, routed)           0.158     1.740    U_RAM/Q[8]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[13]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.497     1.498    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[13])
                                                      0.183     1.681    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.740    
  -------------------------------------------------------------------
                         slack                                  0.059    

Slack (MET) :             0.091ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[4]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.464ns  (logic 0.164ns (35.320%)  route 0.300ns (64.680%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        0.556     1.439    U_APB_Master/clk_IBUF_BUFG
    SLICE_X52Y27         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y27         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  U_APB_Master/temp_wdata_reg_reg[4]/Q
                         net (fo=13, routed)          0.300     1.903    U_RAM/mem_reg_0[4]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[4]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[4])
                                                      0.296     1.813    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.903    
  -------------------------------------------------------------------
                         slack                                  0.091    

Slack (MET) :             0.093ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[0]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.164ns (35.163%)  route 0.302ns (64.837%))
  Logic Levels:           0  
  Clock Path Skew:        0.077ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.439ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        0.556     1.439    U_APB_Master/clk_IBUF_BUFG
    SLICE_X50Y27         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X50Y27         FDCE (Prop_fdce_C_Q)         0.164     1.603 r  U_APB_Master/temp_wdata_reg_reg[0]/Q
                         net (fo=13, routed)          0.302     1.906    U_RAM/mem_reg_0[0]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[0])
                                                      0.296     1.813    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.813    
                         arrival time                           1.906    
  -------------------------------------------------------------------
                         slack                                  0.093    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_GPIOD/U_APB_IntfO/slv_reg2_reg[29]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOD/U_APB_IntfO/PRDATA_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.983ns
    Source Clock Delay      (SCD):    1.470ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        0.587     1.470    U_GPIOD/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X65Y30         FDCE                                         r  U_GPIOD/U_APB_IntfO/slv_reg2_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y30         FDCE (Prop_fdce_C_Q)         0.141     1.611 r  U_GPIOD/U_APB_IntfO/slv_reg2_reg[29]/Q
                         net (fo=1, routed)           0.054     1.665    U_GPIOD/U_APB_IntfO/slv_reg2_reg_n_0_[29]
    SLICE_X64Y30         LUT4 (Prop_lut4_I0_O)        0.045     1.710 r  U_GPIOD/U_APB_IntfO/PRDATA[29]_i_1__0/O
                         net (fo=1, routed)           0.000     1.710    U_GPIOD/U_APB_IntfO/p_0_in[29]
    SLICE_X64Y30         FDRE                                         r  U_GPIOD/U_APB_IntfO/PRDATA_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        0.856     1.983    U_GPIOD/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X64Y30         FDRE                                         r  U_GPIOD/U_APB_IntfO/PRDATA_reg[29]/C
                         clock pessimism             -0.500     1.483    
    SLICE_X64Y30         FDRE (Hold_fdre_C_D)         0.121     1.604    U_GPIOD/U_APB_IntfO/PRDATA_reg[29]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.710    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 U_GPIOC/U_APB_IntfO/slv_reg2_reg[21]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_GPIOC/U_APB_IntfO/PRDATA_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        0.583     1.466    U_GPIOC/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X65Y26         FDCE                                         r  U_GPIOC/U_APB_IntfO/slv_reg2_reg[21]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y26         FDCE (Prop_fdce_C_Q)         0.141     1.607 r  U_GPIOC/U_APB_IntfO/slv_reg2_reg[21]/Q
                         net (fo=1, routed)           0.054     1.661    U_GPIOC/U_APB_IntfO/slv_reg2_reg_n_0_[21]
    SLICE_X64Y26         LUT4 (Prop_lut4_I0_O)        0.045     1.706 r  U_GPIOC/U_APB_IntfO/PRDATA[21]_i_1/O
                         net (fo=1, routed)           0.000     1.706    U_GPIOC/U_APB_IntfO/p_0_in[21]
    SLICE_X64Y26         FDRE                                         r  U_GPIOC/U_APB_IntfO/PRDATA_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        0.851     1.978    U_GPIOC/U_APB_IntfO/clk_IBUF_BUFG
    SLICE_X64Y26         FDRE                                         r  U_GPIOC/U_APB_IntfO/PRDATA_reg[21]/C
                         clock pessimism             -0.499     1.479    
    SLICE_X64Y26         FDRE (Hold_fdre_C_D)         0.121     1.600    U_GPIOC/U_APB_IntfO/PRDATA_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.706    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.109ns  (arrival time - required time)
  Source:                 U_TIM0/U_APB_Intf_TIM/slv_reg0_reg[26]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TIM0/U_APB_Intf_TIM/PRDATA_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.186ns (76.827%)  route 0.056ns (23.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.976ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        0.582     1.465    U_TIM0/U_APB_Intf_TIM/clk_IBUF_BUFG
    SLICE_X61Y26         FDCE                                         r  U_TIM0/U_APB_Intf_TIM/slv_reg0_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y26         FDCE (Prop_fdce_C_Q)         0.141     1.606 r  U_TIM0/U_APB_Intf_TIM/slv_reg0_reg[26]/Q
                         net (fo=1, routed)           0.056     1.662    U_TIM0/U_APB_Intf_TIM/slv_reg0[26]
    SLICE_X60Y26         LUT6 (Prop_lut6_I1_O)        0.045     1.707 r  U_TIM0/U_APB_Intf_TIM/PRDATA[26]_i_1/O
                         net (fo=1, routed)           0.000     1.707    U_TIM0/U_APB_Intf_TIM/p_0_in[26]
    SLICE_X60Y26         FDRE                                         r  U_TIM0/U_APB_Intf_TIM/PRDATA_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        0.849     1.976    U_TIM0/U_APB_Intf_TIM/clk_IBUF_BUFG
    SLICE_X60Y26         FDRE                                         r  U_TIM0/U_APB_Intf_TIM/PRDATA_reg[26]/C
                         clock pessimism             -0.498     1.478    
    SLICE_X60Y26         FDRE (Hold_fdre_C_D)         0.120     1.598    U_TIM0/U_APB_Intf_TIM/PRDATA_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.707    
  -------------------------------------------------------------------
                         slack                                  0.109    

Slack (MET) :             0.114ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_addr_reg_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.141ns (39.877%)  route 0.213ns (60.123%))
  Logic Levels:           0  
  Clock Path Skew:        0.056ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.497ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        0.558     1.441    U_APB_Master/clk_IBUF_BUFG
    SLICE_X57Y27         FDCE                                         r  U_APB_Master/temp_addr_reg_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y27         FDCE (Prop_fdce_C_Q)         0.141     1.582 r  U_APB_Master/temp_addr_reg_reg[5]/Q
                         net (fo=1, routed)           0.213     1.795    U_RAM/Q[3]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.497     1.498    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.183     1.681    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.681    
                         arrival time                           1.795    
  -------------------------------------------------------------------
                         slack                                  0.114    

Slack (MET) :             0.117ns  (arrival time - required time)
  Source:                 U_APB_Master/temp_wdata_reg_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_RAM/mem_reg/DIADI[7]
                            (rising edge-triggered cell RAMB36E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.128ns (31.306%)  route 0.281ns (68.693%))
  Logic Levels:           0  
  Clock Path Skew:        0.048ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.995ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        0.585     1.468    U_APB_Master/clk_IBUF_BUFG
    SLICE_X58Y29         FDCE                                         r  U_APB_Master/temp_wdata_reg_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X58Y29         FDCE (Prop_fdce_C_Q)         0.128     1.596 r  U_APB_Master/temp_wdata_reg_reg[7]/Q
                         net (fo=13, routed)          0.281     1.877    U_RAM/mem_reg_0[7]
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/DIADI[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        0.867     1.995    U_RAM/clk_IBUF_BUFG
    RAMB36_X2Y5          RAMB36E1                                     r  U_RAM/mem_reg/CLKARDCLK
                         clock pessimism             -0.478     1.517    
    RAMB36_X2Y5          RAMB36E1 (Hold_ramb36e1_CLKARDCLK_DIADI[7])
                                                      0.243     1.760    U_RAM/mem_reg
  -------------------------------------------------------------------
                         required time                         -1.760    
                         arrival time                           1.877    
  -------------------------------------------------------------------
                         slack                                  0.117    

Slack (MET) :             0.118ns  (arrival time - required time)
  Source:                 U_TIM0/U_APB_Intf_TIM/slv_reg3_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TIM0/U_APB_Intf_TIM/PRDATA_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.252ns  (logic 0.186ns (73.721%)  route 0.066ns (26.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        0.581     1.464    U_TIM0/U_APB_Intf_TIM/clk_IBUF_BUFG
    SLICE_X61Y24         FDCE                                         r  U_TIM0/U_APB_Intf_TIM/slv_reg3_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y24         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_TIM0/U_APB_Intf_TIM/slv_reg3_reg[15]/Q
                         net (fo=2, routed)           0.066     1.671    U_TIM0/U_APB_Intf_TIM/slv_reg3_reg[31]_0[15]
    SLICE_X60Y24         LUT6 (Prop_lut6_I2_O)        0.045     1.716 r  U_TIM0/U_APB_Intf_TIM/PRDATA[15]_i_1/O
                         net (fo=1, routed)           0.000     1.716    U_TIM0/U_APB_Intf_TIM/p_0_in[15]
    SLICE_X60Y24         FDRE                                         r  U_TIM0/U_APB_Intf_TIM/PRDATA_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        0.848     1.975    U_TIM0/U_APB_Intf_TIM/clk_IBUF_BUFG
    SLICE_X60Y24         FDRE                                         r  U_TIM0/U_APB_Intf_TIM/PRDATA_reg[15]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y24         FDRE (Hold_fdre_C_D)         0.121     1.598    U_TIM0/U_APB_Intf_TIM/PRDATA_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.598    
                         arrival time                           1.716    
  -------------------------------------------------------------------
                         slack                                  0.118    

Slack (MET) :             0.121ns  (arrival time - required time)
  Source:                 U_TIM0/U_APB_Intf_TIM/slv_reg2_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            U_TIM0/U_APB_Intf_TIM/PRDATA_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.186ns (73.141%)  route 0.068ns (26.859%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.975ns
    Source Clock Delay      (SCD):    1.464ns
    Clock Pessimism Removal (CPR):    0.498ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        0.581     1.464    U_TIM0/U_APB_Intf_TIM/clk_IBUF_BUFG
    SLICE_X61Y25         FDCE                                         r  U_TIM0/U_APB_Intf_TIM/slv_reg2_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y25         FDCE (Prop_fdce_C_Q)         0.141     1.605 r  U_TIM0/U_APB_Intf_TIM/slv_reg2_reg[19]/Q
                         net (fo=2, routed)           0.068     1.673    U_TIM0/U_APB_Intf_TIM/slv_reg2_reg[31]_0[19]
    SLICE_X60Y25         LUT6 (Prop_lut6_I5_O)        0.045     1.718 r  U_TIM0/U_APB_Intf_TIM/PRDATA[19]_i_1/O
                         net (fo=1, routed)           0.000     1.718    U_TIM0/U_APB_Intf_TIM/p_0_in[19]
    SLICE_X60Y25         FDRE                                         r  U_TIM0/U_APB_Intf_TIM/PRDATA_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=1131, routed)        0.848     1.975    U_TIM0/U_APB_Intf_TIM/clk_IBUF_BUFG
    SLICE_X60Y25         FDRE                                         r  U_TIM0/U_APB_Intf_TIM/PRDATA_reg[19]/C
                         clock pessimism             -0.498     1.477    
    SLICE_X60Y25         FDRE (Hold_fdre_C_D)         0.120     1.597    U_TIM0/U_APB_Intf_TIM/PRDATA_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.718    
  -------------------------------------------------------------------
                         slack                                  0.121    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB36_X2Y5    U_RAM/mem_reg/CLKARDCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X56Y27   U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[14]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X62Y29   U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[15]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X53Y22   U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[16]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X52Y25   U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[17]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X51Y25   U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[18]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X58Y28   U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[19]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X62Y27   U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         10.000      9.000      SLICE_X50Y22   U_Core/U_DataPath/U_MemAccReg_dataRData/q_reg[20]/C
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y33   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y33   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y33   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y33   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y33   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y33   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y33   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y33   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_12_17/RAMD_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y38   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMD_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         5.000       3.750      SLICE_X60Y38   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_24_29/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y30   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y30   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y30   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y30   U_DataPath/U_RegFile/RegFile_reg_r1_0_31_0_5/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y39   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y39   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y39   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y39   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y39   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         5.000       3.750      SLICE_X56Y39   U_DataPath/U_RegFile/RegFile_reg_r2_0_31_30_31/RAMC_D1/CLK



