(edif okCoreHarness
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2012 12 2 20 39 27)
      (program "Xilinx ngc2edif" (version "P.40xd"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure okCoreHarness.ngc okCoreHarness.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell VCC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port P
              (direction OUTPUT)
            )
          )
      )
    )
    (cell XORCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port LI
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXCY
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CI
              (direction INPUT)
            )
            (port DI
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDR
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDS
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDCE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDP
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell DNA_PORT
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port SHIFT
              (direction INPUT)
            )
            (port DIN
              (direction INPUT)
            )
            (port CLK
              (direction INPUT)
            )
            (port READ
              (direction INPUT)
            )
            (port DOUT
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDPE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port PRE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDSE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FDRE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port R
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6_2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O6
              (direction OUTPUT)
            )
            (port O5
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAM32M
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port WCLK
              (direction INPUT)
            )
            (port WE
              (direction INPUT)
            )
            (port (rename DIA_1_ "DIA<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DIA_0_ "DIA<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DIB_1_ "DIB<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DIB_0_ "DIB<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DIC_1_ "DIC<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIC<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DIC_0_ "DIC<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DIC<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DID_1_ "DID<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DID<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DID_0_ "DID<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "DID<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRA_4_ "ADDRA<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRA_3_ "ADDRA<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRA_2_ "ADDRA<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRA_1_ "ADDRA<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRA_0_ "ADDRA<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRA<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename ADDRB_4_ "ADDRB<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRB_3_ "ADDRB<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRB_2_ "ADDRB<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRB_1_ "ADDRB<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRB_0_ "ADDRB<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRB<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename ADDRC_4_ "ADDRC<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRC_3_ "ADDRC<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRC_2_ "ADDRC<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRC_1_ "ADDRC<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRC_0_ "ADDRC<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRC<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename ADDRD_4_ "ADDRD<4>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename ADDRD_3_ "ADDRD<3>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename ADDRD_2_ "ADDRD<2>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 2) (owner "Xilinx"))
            )
            (port (rename ADDRD_1_ "ADDRD<1>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 3) (owner "Xilinx"))
            )
            (port (rename ADDRD_0_ "ADDRD<0>")
              (direction INPUT)
              (property PIN_BUSNAME (string "ADDRD<4:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 4) (owner "Xilinx"))
            )
            (port (rename DOA_1_ "DOA<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DOA_0_ "DOA<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOA<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DOB_1_ "DOB<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DOB_0_ "DOB<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOB<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DOC_1_ "DOC<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOC<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DOC_0_ "DOC<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOC<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
            (port (rename DOD_1_ "DOD<1>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOD<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 0) (owner "Xilinx"))
            )
            (port (rename DOD_0_ "DOD<0>")
              (direction OUTPUT)
              (property PIN_BUSNAME (string "DOD<1:0>") (owner "Xilinx"))
              (property PIN_BUSIDX (integer 1) (owner "Xilinx"))
            )
          )
      )
    )
    (cell RAM128X1S
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port A4
              (direction INPUT)
            )
            (port A5
              (direction INPUT)
            )
            (port A6
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port WCLK
              (direction INPUT)
            )
            (port WE
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT1
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell MUXF7
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port S
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell RAMB16BWER
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port REGCEA
              (direction INPUT)
            )
            (port CLKA
              (direction INPUT)
            )
            (port ENB
              (direction INPUT)
            )
            (port RSTB
              (direction INPUT)
            )
            (port CLKB
              (direction INPUT)
            )
            (port REGCEB
              (direction INPUT)
            )
            (port RSTA
              (direction INPUT)
            )
            (port ENA
              (direction INPUT)
            )
            (port (array (rename DIPA "DIPA<3:0>") 4)
              (direction INPUT))
            (port (array (rename WEA "WEA<3:0>") 4)
              (direction INPUT))
            (port (array (rename DOA "DOA<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename ADDRA "ADDRA<13:0>") 14)
              (direction INPUT))
            (port (array (rename ADDRB "ADDRB<13:0>") 14)
              (direction INPUT))
            (port (array (rename DIB "DIB<31:0>") 32)
              (direction INPUT))
            (port (array (rename DOPA "DOPA<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DIPB "DIPB<3:0>") 4)
              (direction INPUT))
            (port (array (rename DOPB "DOPB<3:0>") 4)
              (direction OUTPUT))
            (port (array (rename DOB "DOB<31:0>") 32)
              (direction OUTPUT))
            (port (array (rename WEB "WEB<3:0>") 4)
              (direction INPUT))
            (port (array (rename DIA "DIA<31:0>") 32)
              (direction INPUT))
          )
      )
    )
    (cell SRLC16E
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port A0
              (direction INPUT)
            )
            (port A1
              (direction INPUT)
            )
            (port A2
              (direction INPUT)
            )
            (port A3
              (direction INPUT)
            )
            (port CE
              (direction INPUT)
            )
            (port CLK
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
            (port Q15
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library okCoreHarness_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell TFIFO64x8a_64x8b
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port clk
              (direction INPUT)
            )
            (port rst
              (direction INPUT)
            )
            (port wr_en
              (direction INPUT)
            )
            (port rd_en
              (direction INPUT)
            )
            (port full
              (direction OUTPUT)
            )
            (port empty
              (direction OUTPUT)
            )
            (port (array (rename din "din<7:0>") 8)
              (direction INPUT))
            (port (array (rename dout "dout<7:0>") 8)
              (direction OUTPUT))
          )
      )
    )
    (cell okCoreHarness
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port (array (rename okHC "okHC<24:0>") 25)
              (direction INPUT))
            (port (array (rename ok2 "ok2<16:0>") 17)
              (direction INPUT))
            (port (array (rename okCH "okCH<20:0>") 21)
              (direction OUTPUT))
            (port (array (rename ok1 "ok1<30:0>") 31)
              (direction OUTPUT))
            (designator "xc6slx45-2fgg484")
            (property TYPE (string "okCoreHarness") (owner "Xilinx"))
            (property BUS_INFO (string "25:INPUT:okHC<24:0>") (owner "Xilinx"))
            (property BUS_INFO (string "17:INPUT:ok2<16:0>") (owner "Xilinx"))
            (property BUS_INFO (string "21:OUTPUT:okCH<20:0>") (owner "Xilinx"))
            (property BUS_INFO (string "31:OUTPUT:ok1<30:0>") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "okCoreHarness_okCoreHarness") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance XST_VCC
              (viewRef view_1 (cellRef VCC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_10__ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_9__ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_9__ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_8__ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_8__ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_7__ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_7__ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_6__ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_6__ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_5__ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_5__ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_4__ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_4__ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_3__ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_3__ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_2__ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_2__ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_1__ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_1__ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_0__ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_0__ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd1_renamed_1 "core0/state_FSM_FFd1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd8_renamed_2 "core0/state_FSM_FFd8")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd13_renamed_3 "core0/state_FSM_FFd13")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd3_renamed_4 "core0/state_FSM_FFd3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd6_renamed_5 "core0/state_FSM_FFd6")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd4_renamed_6 "core0/state_FSM_FFd4")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd9_renamed_7 "core0/state_FSM_FFd9")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd7_renamed_8 "core0/state_FSM_FFd7")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd10_renamed_9 "core0/state_FSM_FFd10")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd15_renamed_10 "core0/state_FSM_FFd15")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd16_renamed_11 "core0/state_FSM_FFd16")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd14_renamed_12 "core0/state_FSM_FFd14")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd17_renamed_13 "core0/state_FSM_FFd17")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_reset_renamed_14 "core0/ti_reset")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_wireupdate_renamed_15 "core0/ti_wireupdate")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_trigupdate_renamed_16 "core0/ti_trigupdate")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_dataout_15 "core0/ti_dataout_15")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_dataout_14 "core0/ti_dataout_14")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_dataout_13 "core0/ti_dataout_13")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_dataout_12 "core0/ti_dataout_12")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_dataout_11 "core0/ti_dataout_11")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_dataout_10 "core0/ti_dataout_10")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_dataout_9 "core0/ti_dataout_9")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_dataout_8 "core0/ti_dataout_8")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_dataout_7 "core0/ti_dataout_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_dataout_6 "core0/ti_dataout_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_dataout_5 "core0/ti_dataout_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_dataout_4 "core0/ti_dataout_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_dataout_3 "core0/ti_dataout_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_dataout_2 "core0/ti_dataout_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_dataout_1 "core0/ti_dataout_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_dataout_0 "core0/ti_dataout_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_block_size_10 "core0/block_size_10")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_block_size_9 "core0/block_size_9")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_block_size_8 "core0/block_size_8")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_block_size_7 "core0/block_size_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_block_size_6 "core0/block_size_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_block_size_5 "core0/block_size_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_block_size_4 "core0/block_size_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_block_size_3 "core0/block_size_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_block_size_2 "core0/block_size_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_block_size_1 "core0/block_size_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_block_size_0 "core0/block_size_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_addr_7 "core0/ti_addr_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_addr_6 "core0/ti_addr_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_addr_5 "core0/ti_addr_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_addr_4 "core0/ti_addr_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_addr_3 "core0/ti_addr_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_addr_2 "core0/ti_addr_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_addr_1 "core0/ti_addr_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_addr_0 "core0/ti_addr_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_block_count_10 "core0/block_count_10")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_block_count_9 "core0/block_count_9")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_block_count_8 "core0/block_count_8")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_block_count_7 "core0/block_count_7")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_block_count_6 "core0/block_count_6")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_block_count_5 "core0/block_count_5")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_block_count_4 "core0/block_count_4")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_block_count_3 "core0/block_count_3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_block_count_2 "core0/block_count_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_block_count_1 "core0/block_count_1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_block_count_0 "core0/block_count_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_read_renamed_17 "core0/ti_read")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_write_renamed_18 "core0/ti_write")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_ti_blockstrobe_renamed_19 "core0/ti_blockstrobe")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_cb0 "core0/a0/cb0")
              (viewRef view_1 (cellRef TFIFO64x8a_64x8b (libraryRef okCoreHarness_lib)))
              (property BUS_INFO (string "8:INPUT:din<7:0>") (owner "Xilinx"))
              (property BUS_INFO (string "8:OUTPUT:dout<7:0>") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_6__ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_6__ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_lut<6>")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9009") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_5__ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_5__ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_lut<5>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9009000000009009") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_4__ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_4__ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_lut<4>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9009000000009009") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_3__ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_3__ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_lut<3>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9009000000009009") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_2__ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_2__ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_lut<2>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9009000000009009") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_1__ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_1__ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_lut<1>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9009000000009009") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_0__ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_0__ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_lut<0>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9009000000009009") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_28__ "core0/a0/Mcount_timeout_xor<28>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_27__ "core0/a0/Mcount_timeout_xor<27>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_27__ "core0/a0/Mcount_timeout_cy<27>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_26__ "core0/a0/Mcount_timeout_xor<26>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_26__ "core0/a0/Mcount_timeout_cy<26>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_25__ "core0/a0/Mcount_timeout_xor<25>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_25__ "core0/a0/Mcount_timeout_cy<25>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_24__ "core0/a0/Mcount_timeout_xor<24>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_24__ "core0/a0/Mcount_timeout_cy<24>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_23__ "core0/a0/Mcount_timeout_xor<23>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_23__ "core0/a0/Mcount_timeout_cy<23>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_22__ "core0/a0/Mcount_timeout_xor<22>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_22__ "core0/a0/Mcount_timeout_cy<22>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_21__ "core0/a0/Mcount_timeout_xor<21>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_21__ "core0/a0/Mcount_timeout_cy<21>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_20__ "core0/a0/Mcount_timeout_xor<20>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_20__ "core0/a0/Mcount_timeout_cy<20>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_19__ "core0/a0/Mcount_timeout_xor<19>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_19__ "core0/a0/Mcount_timeout_cy<19>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_18__ "core0/a0/Mcount_timeout_xor<18>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_18__ "core0/a0/Mcount_timeout_cy<18>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_17__ "core0/a0/Mcount_timeout_xor<17>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_17__ "core0/a0/Mcount_timeout_cy<17>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_16__ "core0/a0/Mcount_timeout_xor<16>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_16__ "core0/a0/Mcount_timeout_cy<16>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_15__ "core0/a0/Mcount_timeout_xor<15>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_15__ "core0/a0/Mcount_timeout_cy<15>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_14__ "core0/a0/Mcount_timeout_xor<14>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_14__ "core0/a0/Mcount_timeout_cy<14>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_13__ "core0/a0/Mcount_timeout_xor<13>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_13__ "core0/a0/Mcount_timeout_cy<13>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_12__ "core0/a0/Mcount_timeout_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_12__ "core0/a0/Mcount_timeout_cy<12>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_11__ "core0/a0/Mcount_timeout_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_11__ "core0/a0/Mcount_timeout_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_10__ "core0/a0/Mcount_timeout_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_10__ "core0/a0/Mcount_timeout_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_9__ "core0/a0/Mcount_timeout_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_9__ "core0/a0/Mcount_timeout_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_8__ "core0/a0/Mcount_timeout_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_8__ "core0/a0/Mcount_timeout_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_7__ "core0/a0/Mcount_timeout_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_7__ "core0/a0/Mcount_timeout_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_6__ "core0/a0/Mcount_timeout_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_6__ "core0/a0/Mcount_timeout_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_5__ "core0/a0/Mcount_timeout_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_5__ "core0/a0/Mcount_timeout_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_4__ "core0/a0/Mcount_timeout_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_4__ "core0/a0/Mcount_timeout_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_3__ "core0/a0/Mcount_timeout_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_3__ "core0/a0/Mcount_timeout_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_2__ "core0/a0/Mcount_timeout_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_2__ "core0/a0/Mcount_timeout_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_1__ "core0/a0/Mcount_timeout_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_1__ "core0/a0/Mcount_timeout_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_0__ "core0/a0/Mcount_timeout_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_0__ "core0/a0/Mcount_timeout_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des_round_3 "core0/a0/des_round_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des_round_2 "core0/a0/des_round_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des_round_1 "core0/a0/des_round_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des_round_0 "core0/a0/des_round_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_28 "core0/a0/timeout_28")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_27 "core0/a0/timeout_27")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_26 "core0/a0/timeout_26")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_25 "core0/a0/timeout_25")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_24 "core0/a0/timeout_24")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_23 "core0/a0/timeout_23")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_22 "core0/a0/timeout_22")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_21 "core0/a0/timeout_21")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_20 "core0/a0/timeout_20")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_19 "core0/a0/timeout_19")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_18 "core0/a0/timeout_18")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_17 "core0/a0/timeout_17")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_16 "core0/a0/timeout_16")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_15 "core0/a0/timeout_15")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_14 "core0/a0/timeout_14")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_13 "core0/a0/timeout_13")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_12 "core0/a0/timeout_12")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_11 "core0/a0/timeout_11")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_10 "core0/a0/timeout_10")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_9 "core0/a0/timeout_9")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_8 "core0/a0/timeout_8")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_7 "core0/a0/timeout_7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_6 "core0/a0/timeout_6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_5 "core0/a0/timeout_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_4 "core0/a0/timeout_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_3 "core0/a0/timeout_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_2 "core0/a0/timeout_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_1 "core0/a0/timeout_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_0 "core0/a0/timeout_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_atmel_status_fuses_19 "core0/a0/atmel_status_fuses_19")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_atmel_status_fuses_18 "core0/a0/atmel_status_fuses_18")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_atmel_status_fuses_17 "core0/a0/atmel_status_fuses_17")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_atmel_status_fuses_16 "core0/a0/atmel_status_fuses_16")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_atmel_status_fuses_15 "core0/a0/atmel_status_fuses_15")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_atmel_status_fuses_14 "core0/a0/atmel_status_fuses_14")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_atmel_status_fuses_13 "core0/a0/atmel_status_fuses_13")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_atmel_status_fuses_12 "core0/a0/atmel_status_fuses_12")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_atmel_status_fuses_11 "core0/a0/atmel_status_fuses_11")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_atmel_status_fuses_10 "core0/a0/atmel_status_fuses_10")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_atmel_status_fuses_9 "core0/a0/atmel_status_fuses_9")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_atmel_status_fuses_8 "core0/a0/atmel_status_fuses_8")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_atmel_status_fuses_7 "core0/a0/atmel_status_fuses_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_atmel_status_fuses_6 "core0/a0/atmel_status_fuses_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_atmel_status_fuses_5 "core0/a0/atmel_status_fuses_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_atmel_status_fuses_4 "core0/a0/atmel_status_fuses_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_atmel_status_fuses_3 "core0/a0/atmel_status_fuses_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_atmel_status_fuses_2 "core0/a0/atmel_status_fuses_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_atmel_status_fuses_1 "core0/a0/atmel_status_fuses_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_atmel_status_fuses_0 "core0/a0/atmel_status_fuses_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_tok_tx_7 "core0/a0/tok_tx_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_tok_tx_6 "core0/a0/tok_tx_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_tok_tx_5 "core0/a0/tok_tx_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_tok_tx_4 "core0/a0/tok_tx_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_tok_tx_3 "core0/a0/tok_tx_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_tok_tx_2 "core0/a0/tok_tx_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_tok_tx_1 "core0/a0/tok_tx_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_tok_tx_0 "core0/a0/tok_tx_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_tok_mem_rd_en_renamed_20 "core0/a0/tok_mem_rd_en")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_tok_mem_reset_renamed_21 "core0/a0/tok_mem_reset")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_tok_wk_start_renamed_22 "core0/a0/tok_wk_start")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_tok_tx_start_renamed_23 "core0/a0/tok_tx_start")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_pico_in_port_7_renamed_24 "core0/a0/pico_in_port_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_pico_in_port_6_renamed_25 "core0/a0/pico_in_port_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_pico_in_port_5_renamed_26 "core0/a0/pico_in_port_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_pico_in_port_4_renamed_27 "core0/a0/pico_in_port_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_pico_in_port_3_renamed_28 "core0/a0/pico_in_port_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_pico_in_port_2_renamed_29 "core0/a0/pico_in_port_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_pico_in_port_1_renamed_30 "core0/a0/pico_in_port_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_pico_in_port_0_renamed_31 "core0/a0/pico_in_port_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_edna_0_renamed_32 "core0/a0/edna_0")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_edna_2_renamed_33 "core0/a0/edna_2")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_edna_3_renamed_34 "core0/a0/edna_3")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_edna_1_renamed_35 "core0/a0/edna_1")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_edna_5_renamed_36 "core0/a0/edna_5")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_edna_6_renamed_37 "core0/a0/edna_6")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_edna_4_renamed_38 "core0/a0/edna_4")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_edna_8_renamed_39 "core0/a0/edna_8")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_edna_9_renamed_40 "core0/a0/edna_9")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_edna_7_renamed_41 "core0/a0/edna_7")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_edna_11_renamed_42 "core0/a0/edna_11")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_edna_12_renamed_43 "core0/a0/edna_12")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_edna_10_renamed_44 "core0/a0/edna_10")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_edna_14_renamed_45 "core0/a0/edna_14")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_edna_15_renamed_46 "core0/a0/edna_15")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_edna_13_renamed_47 "core0/a0/edna_13")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_edna_17_renamed_48 "core0/a0/edna_17")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_edna_18_renamed_49 "core0/a0/edna_18")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_edna_16_renamed_50 "core0/a0/edna_16")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_edna_19_renamed_51 "core0/a0/edna_19")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_1 "core0/a0/des0/R_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_2 "core0/a0/des0/R_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_3 "core0/a0/des0/R_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_4 "core0/a0/des0/R_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_5 "core0/a0/des0/R_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_6 "core0/a0/des0/R_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_7 "core0/a0/des0/R_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_8 "core0/a0/des0/R_8")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_9 "core0/a0/des0/R_9")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_10 "core0/a0/des0/R_10")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_11 "core0/a0/des0/R_11")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_12 "core0/a0/des0/R_12")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_13 "core0/a0/des0/R_13")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_14 "core0/a0/des0/R_14")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_15 "core0/a0/des0/R_15")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_16 "core0/a0/des0/R_16")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_17 "core0/a0/des0/R_17")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_18 "core0/a0/des0/R_18")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_19 "core0/a0/des0/R_19")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_20 "core0/a0/des0/R_20")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_21 "core0/a0/des0/R_21")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_22 "core0/a0/des0/R_22")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_23 "core0/a0/des0/R_23")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_24 "core0/a0/des0/R_24")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_25 "core0/a0/des0/R_25")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_26 "core0/a0/des0/R_26")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_27 "core0/a0/des0/R_27")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_28 "core0/a0/des0/R_28")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_29 "core0/a0/des0/R_29")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_30 "core0/a0/des0/R_30")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_31 "core0/a0/des0/R_31")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_R_32 "core0/a0/des0/R_32")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_1 "core0/a0/des0/L_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_2 "core0/a0/des0/L_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_3 "core0/a0/des0/L_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_4 "core0/a0/des0/L_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_5 "core0/a0/des0/L_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_6 "core0/a0/des0/L_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_7 "core0/a0/des0/L_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_8 "core0/a0/des0/L_8")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_9 "core0/a0/des0/L_9")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_10 "core0/a0/des0/L_10")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_11 "core0/a0/des0/L_11")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_12 "core0/a0/des0/L_12")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_13 "core0/a0/des0/L_13")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_14 "core0/a0/des0/L_14")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_15 "core0/a0/des0/L_15")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_16 "core0/a0/des0/L_16")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_17 "core0/a0/des0/L_17")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_18 "core0/a0/des0/L_18")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_19 "core0/a0/des0/L_19")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_20 "core0/a0/des0/L_20")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_21 "core0/a0/des0/L_21")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_22 "core0/a0/des0/L_22")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_23 "core0/a0/des0/L_23")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_24 "core0/a0/des0/L_24")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_25 "core0/a0/des0/L_25")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_26 "core0/a0/des0/L_26")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_27 "core0/a0/des0/L_27")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_28 "core0/a0/des0/L_28")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_29 "core0/a0/des0/L_29")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_30 "core0/a0/des0/L_30")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_31 "core0/a0/des0/L_31")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_L_32 "core0/a0/des0/L_32")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna0 "core0/a0/d0/dna0")
              (viewRef view_1 (cellRef DNA_PORT (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property SIM_DNA_VALUE (string "102030405060708") (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_cycle_0 "core0/a0/d0/cycle_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_div_4 "core0/a0/d0/div_4")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_div_3 "core0/a0/d0/div_3")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_div_2 "core0/a0/d0/div_2")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_div_1 "core0/a0/d0/div_1")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_div_0 "core0/a0/d0/div_0")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_cycle_5 "core0/a0/d0/cycle_5")
              (viewRef view_1 (cellRef FDPE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_cycle_4 "core0/a0/d0/cycle_4")
              (viewRef view_1 (cellRef FDPE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_cycle_3 "core0/a0/d0/cycle_3")
              (viewRef view_1 (cellRef FDPE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_cycle_2 "core0/a0/d0/cycle_2")
              (viewRef view_1 (cellRef FDPE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_cycle_1 "core0/a0/d0/cycle_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_56 "core0/a0/d0/dna_56")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_55 "core0/a0/d0/dna_55")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_54 "core0/a0/d0/dna_54")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_53 "core0/a0/d0/dna_53")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_52 "core0/a0/d0/dna_52")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_51 "core0/a0/d0/dna_51")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_50 "core0/a0/d0/dna_50")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_49 "core0/a0/d0/dna_49")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_48 "core0/a0/d0/dna_48")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_47 "core0/a0/d0/dna_47")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_46 "core0/a0/d0/dna_46")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_45 "core0/a0/d0/dna_45")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_44 "core0/a0/d0/dna_44")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_43 "core0/a0/d0/dna_43")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_42 "core0/a0/d0/dna_42")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_41 "core0/a0/d0/dna_41")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_40 "core0/a0/d0/dna_40")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_39 "core0/a0/d0/dna_39")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_38 "core0/a0/d0/dna_38")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_37 "core0/a0/d0/dna_37")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_36 "core0/a0/d0/dna_36")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_35 "core0/a0/d0/dna_35")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_34 "core0/a0/d0/dna_34")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_33 "core0/a0/d0/dna_33")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_32 "core0/a0/d0/dna_32")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_31 "core0/a0/d0/dna_31")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_30 "core0/a0/d0/dna_30")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_29 "core0/a0/d0/dna_29")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_28 "core0/a0/d0/dna_28")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_27 "core0/a0/d0/dna_27")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_26 "core0/a0/d0/dna_26")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_25 "core0/a0/d0/dna_25")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_24 "core0/a0/d0/dna_24")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_23 "core0/a0/d0/dna_23")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_22 "core0/a0/d0/dna_22")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_21 "core0/a0/d0/dna_21")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_20 "core0/a0/d0/dna_20")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_19 "core0/a0/d0/dna_19")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_18 "core0/a0/d0/dna_18")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_17 "core0/a0/d0/dna_17")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_16 "core0/a0/d0/dna_16")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_15 "core0/a0/d0/dna_15")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_14 "core0/a0/d0/dna_14")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_13 "core0/a0/d0/dna_13")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_12 "core0/a0/d0/dna_12")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_11 "core0/a0/d0/dna_11")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_10 "core0/a0/d0/dna_10")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_9 "core0/a0/d0/dna_9")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_8 "core0/a0/d0/dna_8")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_7 "core0/a0/d0/dna_7")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_6 "core0/a0/d0/dna_6")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_5 "core0/a0/d0/dna_5")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_4 "core0/a0/d0/dna_4")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_3 "core0/a0/d0/dna_3")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_2 "core0/a0/d0/dna_2")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_1 "core0/a0/d0/dna_1")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_0 "core0/a0/d0/dna_0")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_read_renamed_52 "core0/a0/d0/dna_read")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_dna_shift_renamed_53 "core0/a0/d0/dna_shift")
              (viewRef view_1 (cellRef FDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_12__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_xor<12>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_11__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_xor<11>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_11__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<11>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_10__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_xor<10>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_10__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<10>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_9__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_xor<9>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_9__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<9>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_8__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_xor<8>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_8__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<8>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_7__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_xor<7>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_7__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<7>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_6__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_xor<6>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_6__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<6>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_5__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_xor<5>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_5__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<5>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_4__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_xor<4>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_4__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<4>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_3__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_xor<3>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_3__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<3>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_2__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_xor<2>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_2__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<2>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_1__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_xor<1>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_1__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<1>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_0__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_xor<0>")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_0__ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<0>")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_baud_count_4 "core0/a0/c0/baud_count_4")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_baud_count_2 "core0/a0/c0/baud_count_2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_baud_count_1 "core0/a0/c0/baud_count_1")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_baud_count_3 "core0/a0/c0/baud_count_3")
              (viewRef view_1 (cellRef FDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_baud_count_0 "core0/a0/c0/baud_count_0")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_FSM_FFd1_renamed_54 "core0/a0/c0/t_state_FSM_FFd1")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_FSM_FFd3_renamed_55 "core0/a0/c0/t_state_FSM_FFd3")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_FSM_FFd4_renamed_56 "core0/a0/c0/t_state_FSM_FFd4")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_FSM_FFd2_renamed_57 "core0/a0/c0/t_state_FSM_FFd2")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_read_valid_renamed_58 "core0/a0/c0/read_valid")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_atmel_dout_renamed_59 "core0/a0/c0/atmel_dout")
              (viewRef view_1 (cellRef FDSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_atmel_t_renamed_60 "core0/a0/c0/atmel_t")
              (viewRef view_1 (cellRef FDSE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_count_12 "core0/a0/c0/t_count_12")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_count_11 "core0/a0/c0/t_count_11")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_count_10 "core0/a0/c0/t_count_10")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_count_9 "core0/a0/c0/t_count_9")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_count_8 "core0/a0/c0/t_count_8")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_count_7 "core0/a0/c0/t_count_7")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_count_6 "core0/a0/c0/t_count_6")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_count_5 "core0/a0/c0/t_count_5")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_count_4 "core0/a0/c0/t_count_4")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_count_3 "core0/a0/c0/t_count_3")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_count_2 "core0/a0/c0/t_count_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_count_1 "core0/a0/c0/t_count_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_count_0 "core0/a0/c0/t_count_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_dataout_7 "core0/a0/c0/dataout_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_dataout_6 "core0/a0/c0/dataout_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_dataout_5 "core0/a0/c0/dataout_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_dataout_4 "core0/a0/c0/dataout_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_dataout_3 "core0/a0/c0/dataout_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_dataout_2 "core0/a0/c0/dataout_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_dataout_1 "core0/a0/c0/dataout_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_dataout_0 "core0/a0/c0/dataout_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_count_tok_2 "core0/a0/c0/t_count_tok_2")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_count_tok_1 "core0/a0/c0/t_count_tok_1")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_count_tok_0 "core0/a0/c0/t_count_tok_0")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_done_renamed_61 "core0/a0/c0/done")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_count_rd_2 "core0/a0/c0/t_count_rd_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_count_rd_1 "core0/a0/c0/t_count_rd_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_count_rd_0 "core0/a0/c0/t_count_rd_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_tok_tx_hold_7 "core0/a0/c0/tok_tx_hold_7")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_tok_tx_hold_6 "core0/a0/c0/tok_tx_hold_6")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_tok_tx_hold_5 "core0/a0/c0/tok_tx_hold_5")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_tok_tx_hold_4 "core0/a0/c0/tok_tx_hold_4")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_tok_tx_hold_3 "core0/a0/c0/tok_tx_hold_3")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_tok_tx_hold_2 "core0/a0/c0/tok_tx_hold_2")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_tok_tx_hold_1 "core0/a0/c0/tok_tx_hold_1")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_tok_tx_hold_0 "core0/a0/c0/tok_tx_hold_0")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_baud_en_renamed_62 "core0/a0/c0/baud_en")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_arith_carry_xorcy "core0/a0/pc0/arith_carry_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_CONTROL") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_lower_zero_muxcy "core0/a0/pc0/lower_zero_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_FLAGS") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_7__upper_arith_logical_arith_logical_xorcy "core0/a0/pc0/data_path_loop[7].upper_arith_logical.arith_logical_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD1") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_7__upper_arith_logical_arith_logical_muxcy "core0/a0/pc0/data_path_loop[7].upper_arith_logical.arith_logical_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD1") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_6__upper_arith_logical_arith_logical_xorcy "core0/a0/pc0/data_path_loop[6].upper_arith_logical.arith_logical_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD1") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_6__upper_arith_logical_arith_logical_muxcy "core0/a0/pc0/data_path_loop[6].upper_arith_logical.arith_logical_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD1") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_5__upper_arith_logical_arith_logical_xorcy "core0/a0/pc0/data_path_loop[5].upper_arith_logical.arith_logical_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD1") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_5__upper_arith_logical_arith_logical_muxcy "core0/a0/pc0/data_path_loop[5].upper_arith_logical.arith_logical_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD1") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_4__upper_arith_logical_arith_logical_xorcy "core0/a0/pc0/data_path_loop[4].upper_arith_logical.arith_logical_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD1") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_4__upper_arith_logical_arith_logical_muxcy "core0/a0/pc0/data_path_loop[4].upper_arith_logical.arith_logical_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD1") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_3__upper_arith_logical_arith_logical_xorcy "core0/a0/pc0/data_path_loop[3].upper_arith_logical.arith_logical_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_3__upper_arith_logical_arith_logical_muxcy "core0/a0/pc0/data_path_loop[3].upper_arith_logical.arith_logical_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_2__upper_arith_logical_arith_logical_xorcy "core0/a0/pc0/data_path_loop[2].upper_arith_logical.arith_logical_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_2__upper_arith_logical_arith_logical_muxcy "core0/a0/pc0/data_path_loop[2].upper_arith_logical.arith_logical_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_1__upper_arith_logical_arith_logical_xorcy "core0/a0/pc0/data_path_loop[1].upper_arith_logical.arith_logical_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_1__upper_arith_logical_arith_logical_muxcy "core0/a0/pc0/data_path_loop[1].upper_arith_logical.arith_logical_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_parity_xorcy "core0/a0/pc0/parity_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_DECODE2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_11__upper_pc_pc_xorcy "core0/a0/pc0/address_loop[11].upper_pc.pc_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_10__upper_pc_mid_pc_pc_muxcy "core0/a0/pc0/address_loop[10].upper_pc.mid_pc.pc_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_10__upper_pc_pc_xorcy "core0/a0/pc0/address_loop[10].upper_pc.pc_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_9__upper_pc_mid_pc_pc_muxcy "core0/a0/pc0/address_loop[9].upper_pc.mid_pc.pc_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_9__upper_pc_pc_xorcy "core0/a0/pc0/address_loop[9].upper_pc.pc_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_8__upper_pc_mid_pc_pc_muxcy "core0/a0/pc0/address_loop[8].upper_pc.mid_pc.pc_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_8__upper_pc_pc_xorcy "core0/a0/pc0/address_loop[8].upper_pc.pc_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_7__upper_pc_mid_pc_pc_muxcy "core0/a0/pc0/address_loop[7].upper_pc.mid_pc.pc_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC1") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_7__upper_pc_pc_xorcy "core0/a0/pc0/address_loop[7].upper_pc.pc_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC1") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_6__upper_pc_mid_pc_pc_muxcy "core0/a0/pc0/address_loop[6].upper_pc.mid_pc.pc_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC1") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_6__upper_pc_pc_xorcy "core0/a0/pc0/address_loop[6].upper_pc.pc_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC1") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_5__upper_pc_mid_pc_pc_muxcy "core0/a0/pc0/address_loop[5].upper_pc.mid_pc.pc_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC1") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_5__upper_pc_pc_xorcy "core0/a0/pc0/address_loop[5].upper_pc.pc_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC1") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_4__upper_pc_mid_pc_pc_muxcy "core0/a0/pc0/address_loop[4].upper_pc.mid_pc.pc_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC1") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_4__upper_pc_pc_xorcy "core0/a0/pc0/address_loop[4].upper_pc.pc_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC1") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_3__upper_pc_mid_pc_pc_muxcy "core0/a0/pc0/address_loop[3].upper_pc.mid_pc.pc_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_3__upper_pc_pc_xorcy "core0/a0/pc0/address_loop[3].upper_pc.pc_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_2__upper_pc_mid_pc_pc_muxcy "core0/a0/pc0/address_loop[2].upper_pc.mid_pc.pc_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_2__upper_pc_pc_xorcy "core0/a0/pc0/address_loop[2].upper_pc.pc_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_1__upper_pc_mid_pc_pc_muxcy "core0/a0/pc0/address_loop[1].upper_pc.mid_pc.pc_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_1__upper_pc_pc_xorcy "core0/a0/pc0/address_loop[1].upper_pc.pc_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_0__lsb_pc_pc_xorcy "core0/a0/pc0/address_loop[0].lsb_pc.pc_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_middle_zero_muxcy "core0/a0/pc0/middle_zero_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_FLAGS") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_stack_loop_4__upper_stack_stack_xorcy "core0/a0/pc0/stack_loop[4].upper_stack.stack_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK1") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_stack_loop_4__upper_stack_stack_muxcy "core0/a0/pc0/stack_loop[4].upper_stack.stack_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK1") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_stack_loop_3__upper_stack_stack_xorcy "core0/a0/pc0/stack_loop[3].upper_stack.stack_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_stack_loop_3__upper_stack_stack_muxcy "core0/a0/pc0/stack_loop[3].upper_stack.stack_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_stack_loop_2__upper_stack_stack_xorcy "core0/a0/pc0/stack_loop[2].upper_stack.stack_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_stack_loop_2__upper_stack_stack_muxcy "core0/a0/pc0/stack_loop[2].upper_stack.stack_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_stack_loop_1__upper_stack_stack_xorcy "core0/a0/pc0/stack_loop[1].upper_stack.stack_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_stack_loop_1__upper_stack_stack_muxcy "core0/a0/pc0/stack_loop[1].upper_stack.stack_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_stack_loop_0__lsb_stack_stack_xorcy "core0/a0/pc0/stack_loop[0].lsb_stack.stack_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_stack_loop_0__lsb_stack_stack_muxcy "core0/a0/pc0/stack_loop[0].lsb_stack.stack_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_lower_zero_lut "core0/a0/pc0/lower_zero_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_FLAGS") (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_0__lsb_pc_pc_muxcy "core0/a0/pc0/address_loop[0].lsb_pc.pc_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_init_zero_muxcy "core0/a0/pc0/init_zero_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_FLAGS") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_parity_muxcy "core0/a0/pc0/parity_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_DECODE2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_0__lsb_arith_logical_arith_logical_xorcy "core0/a0/pc0/data_path_loop[0].lsb_arith_logical.arith_logical_xorcy")
              (viewRef view_1 (cellRef XORCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_0__lsb_arith_logical_arith_logical_muxcy "core0/a0/pc0/data_path_loop[0].lsb_arith_logical.arith_logical_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_7__arith_logical_lut "core0/a0/pc0/data_path_loop[7].arith_logical_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD1") (owner "Xilinx"))
              (property INIT (string "69696E8ACCCC0000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_6__arith_logical_lut "core0/a0/pc0/data_path_loop[6].arith_logical_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD1") (owner "Xilinx"))
              (property INIT (string "69696E8ACCCC0000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_5__arith_logical_lut "core0/a0/pc0/data_path_loop[5].arith_logical_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD1") (owner "Xilinx"))
              (property INIT (string "69696E8ACCCC0000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_4__arith_logical_lut "core0/a0/pc0/data_path_loop[4].arith_logical_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD1") (owner "Xilinx"))
              (property INIT (string "69696E8ACCCC0000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_3__arith_logical_lut "core0/a0/pc0/data_path_loop[3].arith_logical_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD0") (owner "Xilinx"))
              (property INIT (string "69696E8ACCCC0000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_2__arith_logical_lut "core0/a0/pc0/data_path_loop[2].arith_logical_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD0") (owner "Xilinx"))
              (property INIT (string "69696E8ACCCC0000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_1__arith_logical_lut "core0/a0/pc0/data_path_loop[1].arith_logical_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD0") (owner "Xilinx"))
              (property INIT (string "69696E8ACCCC0000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_0__arith_logical_lut "core0/a0/pc0/data_path_loop[0].arith_logical_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD0") (owner "Xilinx"))
              (property INIT (string "69696E8ACCCC0000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_upper_parity_lut "core0/a0/pc0/upper_parity_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_DECODE2") (owner "Xilinx"))
              (property INIT (string "6996966996696996") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_upper_zero_muxcy "core0/a0/pc0/upper_zero_muxcy")
              (viewRef view_1 (cellRef MUXCY (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_FLAGS") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_11__upper_pc_low_int_vector_pc_lut "core0/a0/pc0/address_loop[11].upper_pc.low_int_vector.pc_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC2") (owner "Xilinx"))
              (property INIT (string "00AA0000CCCCF000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_10__upper_pc_low_int_vector_pc_lut "core0/a0/pc0/address_loop[10].upper_pc.low_int_vector.pc_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC2") (owner "Xilinx"))
              (property INIT (string "00AA0000CCCCF000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_9__upper_pc_high_int_vector_pc_lut "core0/a0/pc0/address_loop[9].upper_pc.high_int_vector.pc_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC2") (owner "Xilinx"))
              (property INIT (string "00AA00FFCCCCF000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_8__upper_pc_high_int_vector_pc_lut "core0/a0/pc0/address_loop[8].upper_pc.high_int_vector.pc_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC2") (owner "Xilinx"))
              (property INIT (string "00AA00FFCCCCF000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_7__upper_pc_high_int_vector_pc_lut "core0/a0/pc0/address_loop[7].upper_pc.high_int_vector.pc_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC1") (owner "Xilinx"))
              (property INIT (string "00AA00FFCCCCF000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_6__upper_pc_high_int_vector_pc_lut "core0/a0/pc0/address_loop[6].upper_pc.high_int_vector.pc_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC1") (owner "Xilinx"))
              (property INIT (string "00AA00FFCCCCF000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_5__upper_pc_high_int_vector_pc_lut "core0/a0/pc0/address_loop[5].upper_pc.high_int_vector.pc_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC1") (owner "Xilinx"))
              (property INIT (string "00AA00FFCCCCF000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_4__upper_pc_high_int_vector_pc_lut "core0/a0/pc0/address_loop[4].upper_pc.high_int_vector.pc_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC1") (owner "Xilinx"))
              (property INIT (string "00AA00FFCCCCF000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_3__upper_pc_high_int_vector_pc_lut "core0/a0/pc0/address_loop[3].upper_pc.high_int_vector.pc_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC0") (owner "Xilinx"))
              (property INIT (string "00AA00FFCCCCF000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_2__upper_pc_high_int_vector_pc_lut "core0/a0/pc0/address_loop[2].upper_pc.high_int_vector.pc_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC0") (owner "Xilinx"))
              (property INIT (string "00AA00FFCCCCF000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_1__upper_pc_high_int_vector_pc_lut "core0/a0/pc0/address_loop[1].upper_pc.high_int_vector.pc_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC0") (owner "Xilinx"))
              (property INIT (string "00AA00FFCCCCF000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_0__lsb_pc_high_int_vector_pc_lut "core0/a0/pc0/address_loop[0].lsb_pc.high_int_vector.pc_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC0") (owner "Xilinx"))
              (property INIT (string "00AA00FF33CC0F00") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_middle_zero_lut "core0/a0/pc0/middle_zero_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_FLAGS") (owner "Xilinx"))
              (property INIT (string "0000000D00000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_active_interrupt_lut "core0/a0/pc0/active_interrupt_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_CONTROL") (owner "Xilinx"))
              (property INIT (string "CC33FF0080808080") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_stack_loop_4__upper_stack_stack_pointer_lut "core0/a0/pc0/stack_loop[4].upper_stack.stack_pointer_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK1") (owner "Xilinx"))
              (property INIT (string "002A252AAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_stack_loop_3__upper_stack_stack_pointer_lut "core0/a0/pc0/stack_loop[3].upper_stack.stack_pointer_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK0") (owner "Xilinx"))
              (property INIT (string "002A252AAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_stack_loop_2__upper_stack_stack_pointer_lut "core0/a0/pc0/stack_loop[2].upper_stack.stack_pointer_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK0") (owner "Xilinx"))
              (property INIT (string "002A252AAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_stack_loop_1__upper_stack_stack_pointer_lut "core0/a0/pc0/stack_loop[1].upper_stack.stack_pointer_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK0") (owner "Xilinx"))
              (property INIT (string "002A252AAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_stack_loop_0__lsb_stack_stack_pointer_lut "core0/a0/pc0/stack_loop[0].lsb_stack.stack_pointer_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK0") (owner "Xilinx"))
              (property INIT (string "001529AAAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_t_state_lut "core0/a0/pc0/t_state_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_CONTROL") (owner "Xilinx"))
              (property INIT (string "0083000B00C4004C") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_7__alu_mux_lut "core0/a0/pc0/data_path_loop[7].alu_mux_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ALU1") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_6__alu_mux_lut "core0/a0/pc0/data_path_loop[6].alu_mux_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ALU1") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_5__alu_mux_lut "core0/a0/pc0/data_path_loop[5].alu_mux_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ALU1") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_4__alu_mux_lut "core0/a0/pc0/data_path_loop[4].alu_mux_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ALU1") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_3__alu_mux_lut "core0/a0/pc0/data_path_loop[3].alu_mux_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ALU0") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_2__alu_mux_lut "core0/a0/pc0/data_path_loop[2].alu_mux_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ALU0") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_1__alu_mux_lut "core0/a0/pc0/data_path_loop[1].alu_mux_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ALU0") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_0__alu_mux_lut "core0/a0/pc0/data_path_loop[0].alu_mux_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ALU0") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_6__msb_shift_rotate_shift_rotate_lut "core0/a0/pc0/data_path_loop[6].msb_shift_rotate.shift_rotate_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SANDR") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_4__mid_shift_rotate_shift_rotate_lut "core0/a0/pc0/data_path_loop[4].mid_shift_rotate.shift_rotate_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SANDR") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_2__mid_shift_rotate_shift_rotate_lut "core0/a0/pc0/data_path_loop[2].mid_shift_rotate.shift_rotate_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SANDR") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_0__lsb_shift_rotate_shift_rotate_lut "core0/a0/pc0/data_path_loop[0].lsb_shift_rotate.shift_rotate_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SANDR") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_6__output_data_sy_kk_mux_lut "core0/a0/pc0/data_path_loop[6].output_data.sy_kk_mux_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PORT_ID") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_4__output_data_sy_kk_mux_lut "core0/a0/pc0/data_path_loop[4].output_data.sy_kk_mux_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PORT_ID") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_2__output_data_sy_kk_mux_lut "core0/a0/pc0/data_path_loop[2].output_data.sy_kk_mux_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PORT_ID") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_10__output_data_pc_vector_mux_lut "core0/a0/pc0/address_loop[10].output_data.pc_vector_mux_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_VECTOR1") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_8__output_data_pc_vector_mux_lut "core0/a0/pc0/address_loop[8].output_data.pc_vector_mux_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_VECTOR1") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_6__output_data_pc_vector_mux_lut "core0/a0/pc0/address_loop[6].output_data.pc_vector_mux_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_VECTOR0") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_4__output_data_pc_vector_mux_lut "core0/a0/pc0/address_loop[4].output_data.pc_vector_mux_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_VECTOR0") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_2__output_data_pc_vector_mux_lut "core0/a0/pc0/address_loop[2].output_data.pc_vector_mux_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_VECTOR0") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_pc_mode1_lut "core0/a0/pc0/pc_mode1_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_VECTOR1") (owner "Xilinx"))
              (property INIT (string "0000F000000023FF") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_0__lsb_shift_rotate_shift_bit_lut "core0/a0/pc0/data_path_loop[0].lsb_shift_rotate.shift_bit_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_DECODE1") (owner "Xilinx"))
              (property INIT (string "BFBC8F8CB3B08380") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_0__output_data_sy_kk_mux_lut "core0/a0/pc0/data_path_loop[0].output_data.sy_kk_mux_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PORT_ID") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_0__output_data_pc_vector_mux_lut "core0/a0/pc0/address_loop[0].output_data.pc_vector_mux_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_VECTOR0") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_interrupt_enable_lut "core0/a0/pc0/interrupt_enable_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_DECODE0") (owner "Xilinx"))
              (property INIT (string "000000000000CAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_register_enable_lut "core0/a0/pc0/register_enable_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STROBES") (owner "Xilinx"))
              (property INIT (string "C0CC0000A0AA0000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_shift_carry_lut "core0/a0/pc0/shift_carry_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_DECODE1") (owner "Xilinx"))
              (property INIT (string "FFFFAACCF0F0F0F0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_bank_lut "core0/a0/pc0/bank_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK1") (owner "Xilinx"))
              (property INIT (string "ACACFF00FF00FF00") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_upper_zero_lut "core0/a0/pc0/upper_zero_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_FLAGS") (owner "Xilinx"))
              (property INIT (string "FBFF000000000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_carry_flag_lut "core0/a0/pc0/carry_flag_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_FLAGS") (owner "Xilinx"))
              (property INIT (string "3333AACCF0AA0000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_alu_decode2_lut "core0/a0/pc0/alu_decode2_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_DECODE2") (owner "Xilinx"))
              (property INIT (string "D000000002000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_pc_mode2_lut "core0/a0/pc0/pc_mode2_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_VECTOR1") (owner "Xilinx"))
              (property INIT (string "FFFFFFFF00040000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_pc_move_is_valid_lut "core0/a0/pc0/pc_move_is_valid_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_DECODE0") (owner "Xilinx"))
              (property INIT (string "5A3CFFFF00000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_6__second_operand_out_port_lut "core0/a0/pc0/data_path_loop[6].second_operand.out_port_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_OUT_PORT") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_4__second_operand_out_port_lut "core0/a0/pc0/data_path_loop[4].second_operand.out_port_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_OUT_PORT") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_2__second_operand_out_port_lut "core0/a0/pc0/data_path_loop[2].second_operand.out_port_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_OUT_PORT") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_0__second_operand_out_port_lut "core0/a0/pc0/data_path_loop[0].second_operand.out_port_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_OUT_PORT") (owner "Xilinx"))
              (property INIT (string "FF00F0F0CCCCAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_use_zero_flag_lut "core0/a0/pc0/use_zero_flag_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_DECODE1") (owner "Xilinx"))
              (property INIT (string "A280000000F000F0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_lower_parity_lut "core0/a0/pc0/lower_parity_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_DECODE2") (owner "Xilinx"))
              (property INIT (string "0000000087380000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_regbank_type_lut "core0/a0/pc0/regbank_type_lut")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK1") (owner "Xilinx"))
              (property INIT (string "0080020000000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_read_strobe_lut "core0/a0/pc0/read_strobe_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STROBES") (owner "Xilinx"))
              (property INIT (string "4000000001000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_spm_enable_lut "core0/a0/pc0/spm_enable_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STROBES") (owner "Xilinx"))
              (property INIT (string "8000000020000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_register_enable_type_lut "core0/a0/pc0/register_enable_type_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STROBES") (owner "Xilinx"))
              (property INIT (string "00013F3F0010F7CE") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_alu_decode1_lut "core0/a0/pc0/alu_decode1_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_DECODE1") (owner "Xilinx"))
              (property INIT (string "7708000000000F00") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_alu_decode0_lut "core0/a0/pc0/alu_decode0_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_DECODE2") (owner "Xilinx"))
              (property INIT (string "03CA000004200000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_push_pop_lut "core0/a0/pc0/push_pop_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK1") (owner "Xilinx"))
              (property INIT (string "FFFF100000002000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_move_type_lut "core0/a0/pc0/move_type_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_DECODE0") (owner "Xilinx"))
              (property INIT (string "7777027700000200") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_int_enable_type_lut "core0/a0/pc0/int_enable_type_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_DECODE0") (owner "Xilinx"))
              (property INIT (string "0010000000000800") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_upper_reg_banks "core0/a0/pc0/upper_reg_banks")
              (viewRef view_1 (cellRef RAM32M (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRA<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRB<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRC<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRD<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DID<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOD<1:0>") (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_REG1") (owner "Xilinx"))
              (property INIT_A (string "0000000000000000") (owner "Xilinx"))
              (property INIT_B (string "0000000000000000") (owner "Xilinx"))
              (property INIT_C (string "0000000000000000") (owner "Xilinx"))
              (property INIT_D (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_lower_reg_banks "core0/a0/pc0/lower_reg_banks")
              (viewRef view_1 (cellRef RAM32M (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRA<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRB<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRC<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRD<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DID<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOD<1:0>") (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_REG0") (owner "Xilinx"))
              (property INIT_A (string "0000000000000000") (owner "Xilinx"))
              (property INIT_B (string "0000000000000000") (owner "Xilinx"))
              (property INIT_C (string "0000000000000000") (owner "Xilinx"))
              (property INIT_D (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_7__medium_spm_spm_ram "core0/a0/pc0/data_path_loop[7].medium_spm.spm_ram")
              (viewRef view_1 (cellRef RAM128X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SPM3") (owner "Xilinx"))
              (property INIT (string "00000000000000000000000000000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_6__medium_spm_spm_ram "core0/a0/pc0/data_path_loop[6].medium_spm.spm_ram")
              (viewRef view_1 (cellRef RAM128X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SPM3") (owner "Xilinx"))
              (property INIT (string "00000000000000000000000000000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_5__medium_spm_spm_ram "core0/a0/pc0/data_path_loop[5].medium_spm.spm_ram")
              (viewRef view_1 (cellRef RAM128X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SPM2") (owner "Xilinx"))
              (property INIT (string "00000000000000000000000000000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_4__medium_spm_spm_ram "core0/a0/pc0/data_path_loop[4].medium_spm.spm_ram")
              (viewRef view_1 (cellRef RAM128X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SPM2") (owner "Xilinx"))
              (property INIT (string "00000000000000000000000000000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_3__medium_spm_spm_ram "core0/a0/pc0/data_path_loop[3].medium_spm.spm_ram")
              (viewRef view_1 (cellRef RAM128X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SPM1") (owner "Xilinx"))
              (property INIT (string "00000000000000000000000000000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_2__medium_spm_spm_ram "core0/a0/pc0/data_path_loop[2].medium_spm.spm_ram")
              (viewRef view_1 (cellRef RAM128X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SPM1") (owner "Xilinx"))
              (property INIT (string "00000000000000000000000000000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_1__medium_spm_spm_ram "core0/a0/pc0/data_path_loop[1].medium_spm.spm_ram")
              (viewRef view_1 (cellRef RAM128X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SPM0") (owner "Xilinx"))
              (property INIT (string "00000000000000000000000000000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_0__medium_spm_spm_ram "core0/a0/pc0/data_path_loop[0].medium_spm.spm_ram")
              (viewRef view_1 (cellRef RAM128X1S (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SPM0") (owner "Xilinx"))
              (property INIT (string "00000000000000000000000000000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_stack_ram_high "core0/a0/pc0/stack_ram_high")
              (viewRef view_1 (cellRef RAM32M (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRA<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRB<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRC<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRD<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DID<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOD<1:0>") (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK_RAM1") (owner "Xilinx"))
              (property INIT_A (string "0000000000000000") (owner "Xilinx"))
              (property INIT_B (string "0000000000000000") (owner "Xilinx"))
              (property INIT_C (string "0000000000000000") (owner "Xilinx"))
              (property INIT_D (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_stack_ram_low "core0/a0/pc0/stack_ram_low")
              (viewRef view_1 (cellRef RAM32M (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRA<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRB<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRC<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "5:INPUT:ADDRD<4:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DIC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:INPUT:DID<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOA<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOB<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOC<1:0>") (owner "Xilinx"))
              (property BUS_INFO (string "2:OUTPUT:DOD<1:0>") (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK_RAM0") (owner "Xilinx"))
              (property INIT_A (string "0000000000000000") (owner "Xilinx"))
              (property INIT_B (string "0000000000000000") (owner "Xilinx"))
              (property INIT_C (string "0000000000000000") (owner "Xilinx"))
              (property INIT_D (string "0000000000000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_reset_lut "core0/a0/pc0/reset_lut")
              (viewRef view_1 (cellRef LUT6_2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_CONTROL") (owner "Xilinx"))
              (property INIT (string "FFFFF55500000EEE") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_7__medium_spm_spm_flop "core0/a0/pc0/data_path_loop[7].medium_spm.spm_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SPM3") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_7__low_hwbuild_shift_rotate_flop "core0/a0/pc0/data_path_loop[7].low_hwbuild.shift_rotate_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SANDR") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_7__arith_logical_flop "core0/a0/pc0/data_path_loop[7].arith_logical_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_6__medium_spm_spm_flop "core0/a0/pc0/data_path_loop[6].medium_spm.spm_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SPM3") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_6__low_hwbuild_shift_rotate_flop "core0/a0/pc0/data_path_loop[6].low_hwbuild.shift_rotate_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SANDR") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_6__arith_logical_flop "core0/a0/pc0/data_path_loop[6].arith_logical_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_5__medium_spm_spm_flop "core0/a0/pc0/data_path_loop[5].medium_spm.spm_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SPM2") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_5__low_hwbuild_shift_rotate_flop "core0/a0/pc0/data_path_loop[5].low_hwbuild.shift_rotate_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SANDR") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_5__arith_logical_flop "core0/a0/pc0/data_path_loop[5].arith_logical_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_4__medium_spm_spm_flop "core0/a0/pc0/data_path_loop[4].medium_spm.spm_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SPM2") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_4__low_hwbuild_shift_rotate_flop "core0/a0/pc0/data_path_loop[4].low_hwbuild.shift_rotate_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SANDR") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_4__arith_logical_flop "core0/a0/pc0/data_path_loop[4].arith_logical_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_3__medium_spm_spm_flop "core0/a0/pc0/data_path_loop[3].medium_spm.spm_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SPM1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_3__low_hwbuild_shift_rotate_flop "core0/a0/pc0/data_path_loop[3].low_hwbuild.shift_rotate_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SANDR") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_3__arith_logical_flop "core0/a0/pc0/data_path_loop[3].arith_logical_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD0") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_2__medium_spm_spm_flop "core0/a0/pc0/data_path_loop[2].medium_spm.spm_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SPM1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_2__low_hwbuild_shift_rotate_flop "core0/a0/pc0/data_path_loop[2].low_hwbuild.shift_rotate_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SANDR") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_2__arith_logical_flop "core0/a0/pc0/data_path_loop[2].arith_logical_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD0") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_1__medium_spm_spm_flop "core0/a0/pc0/data_path_loop[1].medium_spm.spm_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SPM0") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_1__low_hwbuild_shift_rotate_flop "core0/a0/pc0/data_path_loop[1].low_hwbuild.shift_rotate_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SANDR") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_1__arith_logical_flop "core0/a0/pc0/data_path_loop[1].arith_logical_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD0") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_0__medium_spm_spm_flop "core0/a0/pc0/data_path_loop[0].medium_spm.spm_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SPM0") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_0__low_hwbuild_shift_rotate_flop "core0/a0/pc0/data_path_loop[0].low_hwbuild.shift_rotate_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_SANDR") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_data_path_loop_0__arith_logical_flop "core0/a0/pc0/data_path_loop[0].arith_logical_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_ADD0") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_stack_loop_4__upper_stack_pointer_flop "core0/a0/pc0/stack_loop[4].upper_stack.pointer_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_stack_loop_3__upper_stack_pointer_flop "core0/a0/pc0/stack_loop[3].upper_stack.pointer_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK0") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_stack_loop_2__upper_stack_pointer_flop "core0/a0/pc0/stack_loop[2].upper_stack.pointer_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK0") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_stack_loop_1__upper_stack_pointer_flop "core0/a0/pc0/stack_loop[1].upper_stack.pointer_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK0") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_stack_loop_0__lsb_stack_pointer_flop "core0/a0/pc0/stack_loop[0].lsb_stack.pointer_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK0") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_stack_bit_flop "core0/a0/pc0/stack_bit_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK_RAM0") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_shadow_bank_flop "core0/a0/pc0/shadow_bank_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK_RAM0") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_shadow_zero_flag_flop "core0/a0/pc0/shadow_zero_flag_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_DECODE1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_stack_zero_flop "core0/a0/pc0/stack_zero_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK_RAM0") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_shadow_carry_flag_flop "core0/a0/pc0/shadow_carry_flag_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK_RAM0") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_11__pc_flop "core0/a0/pc0/address_loop[11].pc_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC2") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_11__return_vector_flop "core0/a0/pc0/address_loop[11].return_vector_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK_RAM1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_10__pc_flop "core0/a0/pc0/address_loop[10].pc_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC2") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_10__return_vector_flop "core0/a0/pc0/address_loop[10].return_vector_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK_RAM1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_9__pc_flop "core0/a0/pc0/address_loop[9].pc_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC2") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_9__return_vector_flop "core0/a0/pc0/address_loop[9].return_vector_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK_RAM1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_8__pc_flop "core0/a0/pc0/address_loop[8].pc_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC2") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_8__return_vector_flop "core0/a0/pc0/address_loop[8].return_vector_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK_RAM1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_7__pc_flop "core0/a0/pc0/address_loop[7].pc_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_7__return_vector_flop "core0/a0/pc0/address_loop[7].return_vector_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK_RAM1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_6__pc_flop "core0/a0/pc0/address_loop[6].pc_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_6__return_vector_flop "core0/a0/pc0/address_loop[6].return_vector_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK_RAM1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_5__pc_flop "core0/a0/pc0/address_loop[5].pc_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_5__return_vector_flop "core0/a0/pc0/address_loop[5].return_vector_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK_RAM1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_4__pc_flop "core0/a0/pc0/address_loop[4].pc_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_4__return_vector_flop "core0/a0/pc0/address_loop[4].return_vector_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK_RAM1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_3__pc_flop "core0/a0/pc0/address_loop[3].pc_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC0") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_3__return_vector_flop "core0/a0/pc0/address_loop[3].return_vector_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK_RAM0") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_2__pc_flop "core0/a0/pc0/address_loop[2].pc_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC0") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_2__return_vector_flop "core0/a0/pc0/address_loop[2].return_vector_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK_RAM0") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_1__pc_flop "core0/a0/pc0/address_loop[1].pc_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC0") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_1__return_vector_flop "core0/a0/pc0/address_loop[1].return_vector_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK_RAM0") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_0__pc_flop "core0/a0/pc0/address_loop[0].pc_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_PC0") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_address_loop_0__return_vector_flop "core0/a0/pc0/address_loop[0].return_vector_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK_RAM0") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_zero_flag_flop "core0/a0/pc0/zero_flag_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_FLAGS") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_use_zero_flag_flop "core0/a0/pc0/use_zero_flag_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_DECODE1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_carry_flag_flop "core0/a0/pc0/carry_flag_flop")
              (viewRef view_1 (cellRef FDRE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_FLAGS") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_shift_carry_flop "core0/a0/pc0/shift_carry_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_DECODE1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_arith_carry_flop "core0/a0/pc0/arith_carry_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_CONTROL") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_sx_addr4_flop "core0/a0/pc0/sx_addr4_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_CONTROL") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_bank_flop "core0/a0/pc0/bank_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STACK1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_read_strobe_flop "core0/a0/pc0/read_strobe_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STROBES") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_write_strobe_flop "core0/a0/pc0/write_strobe_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STROBES") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_spm_enable_flop "core0/a0/pc0/spm_enable_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STROBES") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_k_write_strobe_flop "core0/a0/pc0/k_write_strobe_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STROBES") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_register_enable_flop "core0/a0/pc0/register_enable_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STROBES") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_flag_enable_flop "core0/a0/pc0/flag_enable_flop")
              (viewRef view_1 (cellRef FDR (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_STROBES") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_alu_mux_sel1_flop "core0/a0/pc0/alu_mux_sel1_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_DECODE1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_alu_mux_sel0_flop "core0/a0/pc0/alu_mux_sel0_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_DECODE2") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_interrupt_ack_flop "core0/a0/pc0/interrupt_ack_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_DECODE1") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_active_interrupt_flop "core0/a0/pc0/active_interrupt_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_CONTROL") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_sync_interrupt_flop "core0/a0/pc0/sync_interrupt_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_DECODE2") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_interrupt_enable_flop "core0/a0/pc0/interrupt_enable_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_DECODE0") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_t_state2_flop "core0/a0/pc0/t_state2_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_CONTROL") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_t_state1_flop "core0/a0/pc0/t_state1_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_CONTROL") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_sync_sleep_flop "core0/a0/pc0/sync_sleep_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_DECODE2") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_internal_reset_flop "core0/a0/pc0/internal_reset_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_CONTROL") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pc0_run_flop "core0/a0/pc0/run_flop")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property HBLKNM (string "core0/a0/pc0/KCPSM6_CONTROL") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_dataout_15__select_93_OUT_3_1 "core0/state[31]_ti_dataout[15]_select_93_OUT<3>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888F888FFFFF888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_dataout_15__select_93_OUT_2_1 "core0/state[31]_ti_dataout[15]_select_93_OUT<2>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888F888FFFFF888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_dataout_15__select_93_OUT_15_1 "core0/state[31]_ti_dataout[15]_select_93_OUT<15>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888F888FFFFF888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_dataout_15__select_93_OUT_14_1 "core0/state[31]_ti_dataout[15]_select_93_OUT<14>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888F888FFFFF888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_dataout_15__select_93_OUT_13_1 "core0/state[31]_ti_dataout[15]_select_93_OUT<13>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888F888FFFFF888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_dataout_15__select_93_OUT_12_1 "core0/state[31]_ti_dataout[15]_select_93_OUT<12>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888F888FFFFF888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_dataout_15__select_93_OUT_0_2 "core0/state[31]_ti_dataout[15]_select_93_OUT<0>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888F888FFFFF888") (owner "Xilinx"))
            )
            (instance (rename core0_Madd_ti_addr_7__GND_2_o_add_47_OUT_cy_5_11 "core0/Madd_ti_addr[7]_GND_2_o_add_47_OUT_cy<5>11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000000000000000") (owner "Xilinx"))
            )
            (instance (rename core0_state__n0201_inv1 "core0/state__n0201_inv1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___12___core0/state__n0201_inv1") (owner "Xilinx"))
              (property INIT (string "00000080") (owner "Xilinx"))
            )
            (instance (rename core0_hi_addr_3__GND_2_o_equal_31_o_3_1 "core0/hi_addr[3]_GND_2_o_equal_31_o<3>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___19___core0/hi_addr[3]_GND_2_o_equal_31_o<3>1") (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename core0_hi_addr_3__GND_2_o_equal_34_o_01 "core0/hi_addr[3]_GND_2_o_equal_34_o_01")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___18___core0/hi_addr[3]_GND_2_o_equal_34_o_01") (owner "Xilinx"))
              (property INIT (string "FEFF") (owner "Xilinx"))
            )
            (instance (rename core0_hi_addr_3__hi_addr_3__OR_157_o1 "core0/hi_addr[3]_hi_addr[3]_OR_157_o1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___19___core0/hi_addr[3]_GND_2_o_equal_31_o<3>1") (owner "Xilinx"))
              (property INIT (string "0140") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_addr_7__select_89_OUT_0_1 "core0/state[31]_ti_addr[7]_select_89_OUT<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF80FFFF808080") (owner "Xilinx"))
            )
            (instance (rename core0_hi_addr_3__GND_2_o_equal_30_o21 "core0/hi_addr[3]_GND_2_o_equal_30_o21")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___18___core0/hi_addr[3]_GND_2_o_equal_34_o_01") (owner "Xilinx"))
              (property INIT (string "8000") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_dataout_15__select_93_OUT_9_1 "core0/state[31]_ti_dataout[15]_select_93_OUT<9>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_dataout_15__select_93_OUT_8_1 "core0/state[31]_ti_dataout[15]_select_93_OUT<8>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_dataout_15__select_93_OUT_7_1 "core0/state[31]_ti_dataout[15]_select_93_OUT<7>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_dataout_15__select_93_OUT_6_1 "core0/state[31]_ti_dataout[15]_select_93_OUT<6>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_dataout_15__select_93_OUT_5_1 "core0/state[31]_ti_dataout[15]_select_93_OUT<5>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_dataout_15__select_93_OUT_4_1 "core0/state[31]_ti_dataout[15]_select_93_OUT<4>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_dataout_15__select_93_OUT_1_1 "core0/state[31]_ti_dataout[15]_select_93_OUT<1>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_dataout_15__select_93_OUT_11_1 "core0/state[31]_ti_dataout[15]_select_93_OUT<11>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_dataout_15__select_93_OUT_10_2 "core0/state[31]_ti_dataout[15]_select_93_OUT<10>2")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_dataout_15__select_93_OUT_10_11 "core0/state[31]_ti_dataout[15]_select_93_OUT<10>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888") (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd4_In1 "core0/state_FSM_FFd4-In1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF0200") (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd7_In1 "core0/state_FSM_FFd7-In1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___51___core0/state_FSM_FFd7-In1") (owner "Xilinx"))
              (property INIT (string "BA") (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd14_In11 "core0/state_FSM_FFd14-In11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___65___core0/state__n02061") (owner "Xilinx"))
              (property INIT (string "08") (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd16_In11 "core0/state_FSM_FFd16-In11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___41___core0/state_FSM_FFd16-In11") (owner "Xilinx"))
              (property INIT (string "08") (owner "Xilinx"))
            )
            (instance (rename core0_state__n02061 "core0/state__n02061")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___65___core0/state__n02061") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename core0_state__n02291 "core0/state__n02291")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename core0_state_hi_drive1 "core0/state_hi_drive1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename core0_state_state_31__state_31__OR_235_o1 "core0/state_state[31]_state[31]_OR_235_o1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___57___core0/state_state[31]_state[31]_OR_235_o1") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__block_count_10__select_97_OUT_0_1 "core0/state[31]_block_count[10]_select_97_OUT<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFF888F888F888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__block_count_10__select_97_OUT_1_1 "core0/state[31]_block_count[10]_select_97_OUT<1>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFF888F888F888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__block_count_10__select_97_OUT_2_1 "core0/state[31]_block_count[10]_select_97_OUT<2>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFF888F888F888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__block_count_10__select_97_OUT_3_1 "core0/state[31]_block_count[10]_select_97_OUT<3>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFF888F888F888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__block_count_10__select_97_OUT_4_1 "core0/state[31]_block_count[10]_select_97_OUT<4>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFF888F888F888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__block_count_10__select_97_OUT_5_1 "core0/state[31]_block_count[10]_select_97_OUT<5>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFF888F888F888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__block_count_10__select_97_OUT_6_1 "core0/state[31]_block_count[10]_select_97_OUT<6>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFF888F888F888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__block_count_10__select_97_OUT_7_1 "core0/state[31]_block_count[10]_select_97_OUT<7>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFF888F888F888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__block_count_10__select_97_OUT_8_1 "core0/state[31]_block_count[10]_select_97_OUT<8>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFF888F888F888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__block_count_10__select_97_OUT_9_1 "core0/state[31]_block_count[10]_select_97_OUT<9>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFF888F888F888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__block_count_10__select_97_OUT_10_1 "core0/state[31]_block_count[10]_select_97_OUT<10>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFF888F888F888") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_3_1 "core0/a0/pico_port_id[7]_pico_in_port[7]_select_47_OUT<3>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EACC") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_2_1 "core0/a0/pico_port_id[7]_pico_in_port[7]_select_47_OUT<2>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EACC") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_1_1 "core0/a0/pico_port_id[7]_pico_in_port[7]_select_47_OUT<1>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EACC") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_0_1 "core0/a0/pico_port_id[7]_pico_in_port[7]_select_47_OUT<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EACC") (owner "Xilinx"))
            )
            (instance (rename core0_a0__n0189_inv2 "core0/a0/_n0189_inv2")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___core0/a0/_n0189_inv2") (owner "Xilinx"))
              (property INIT (string "00080000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pico_port_id_7__GND_3_o_equal_28_o_7_1 "core0/a0/pico_port_id[7]_GND_3_o_equal_28_o<7>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___core0/a0/pico_port_id[7]_GND_3_o_equal_28_o<7>1") (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux_des_running_des_running_MUX_108_o11 "core0/a0/Mmux_des_running_des_running_MUX_108_o11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___14___core0/a0/Mmux_des_running_des_running_MUX_108_o11") (owner "Xilinx"))
              (property INIT (string "7FFFFFFF") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_des_round_xor_3_11 "core0/a0/Mcount_des_round_xor<3>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___20___core0/a0/Mcount_des_round_xor<3>11") (owner "Xilinx"))
              (property INIT (string "6AAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux__n014981 "core0/a0/Mmux__n014981")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___23___core0/a0/Mmux__n014981") (owner "Xilinx"))
              (property INIT (string "EA2A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux__n014991 "core0/a0/Mmux__n014991")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___22___core0/a0/Mmux__n014991") (owner "Xilinx"))
              (property INIT (string "EA2A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux__n0149101 "core0/a0/Mmux__n0149101")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___25___core0/a0/Mmux__n0149101") (owner "Xilinx"))
              (property INIT (string "EA2A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux__n0149111 "core0/a0/Mmux__n0149111")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___24___core0/a0/Mmux__n0149111") (owner "Xilinx"))
              (property INIT (string "EA2A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux__n014925 "core0/a0/Mmux__n014925")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___25___core0/a0/Mmux__n0149101") (owner "Xilinx"))
              (property INIT (string "BA8A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux__n014931 "core0/a0/Mmux__n014931")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___24___core0/a0/Mmux__n0149111") (owner "Xilinx"))
              (property INIT (string "BA8A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux__n014941 "core0/a0/Mmux__n014941")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___49___core0/a0/Mmux__n014941") (owner "Xilinx"))
              (property INIT (string "BA8A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux__n014951 "core0/a0/Mmux__n014951")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___48___core0/a0/Mmux__n014951") (owner "Xilinx"))
              (property INIT (string "BA8A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux__n014961 "core0/a0/Mmux__n014961")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___47___core0/a0/Mmux__n014961") (owner "Xilinx"))
              (property INIT (string "BA8A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux__n014971 "core0/a0/Mmux__n014971")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___46___core0/a0/Mmux__n014971") (owner "Xilinx"))
              (property INIT (string "BA8A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux__n0149231 "core0/a0/Mmux__n0149231")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___23___core0/a0/Mmux__n014981") (owner "Xilinx"))
              (property INIT (string "BA8A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux__n0149241 "core0/a0/Mmux__n0149241")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___22___core0/a0/Mmux__n014991") (owner "Xilinx"))
              (property INIT (string "BA8A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_des_round_xor_2_11 "core0/a0/Mcount_des_round_xor<2>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___44___core0/a0/Mcount_des_round_xor<2>11") (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename core0_a0__n0210_inv1 "core0/a0/_n0210_inv1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___core0/a0/_n0189_inv2") (owner "Xilinx"))
              (property INIT (string "22800000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pico_port_id_7__GND_3_o_equal_29_o_7_1 "core0/a0/pico_port_id[7]_GND_3_o_equal_29_o<7>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___core0/a0/pico_port_id[7]_GND_3_o_equal_28_o<7>1") (owner "Xilinx"))
              (property INIT (string "0200") (owner "Xilinx"))
            )
            (instance (rename core0_a0__n0189_inv11 "core0/a0/_n0189_inv11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_des_round_xor_1_11 "core0/a0/Mcount_des_round_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___58___core0/a0/Mcount_des_round_xor<1>11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_7_1 "core0/a0/pico_port_id[7]_pico_in_port[7]_select_47_OUT<7>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEAACCF0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_6_1 "core0/a0/pico_port_id[7]_pico_in_port[7]_select_47_OUT<6>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AA0C") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_5_1 "core0/a0/pico_port_id[7]_pico_in_port[7]_select_47_OUT<5>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEAACCF0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_4_1 "core0/a0/pico_port_id[7]_pico_in_port[7]_select_47_OUT<4>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEAACCF0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux__n014911 "core0/a0/Mmux__n014911")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___60___core0/a0/Mmux__n014911") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux__n0149121 "core0/a0/Mmux__n0149121")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___60___core0/a0/Mmux__n014911") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux__n0149171 "core0/a0/Mmux__n0149171")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___59___core0/a0/Mmux__n0149171") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux__n0149181 "core0/a0/Mmux__n0149181")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___59___core0/a0/Mmux__n0149171") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux__n0149191 "core0/a0/Mmux__n0149191")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___49___core0/a0/Mmux__n014941") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux__n0149201 "core0/a0/Mmux__n0149201")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___48___core0/a0/Mmux__n014951") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux__n0149211 "core0/a0/Mmux__n0149211")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___47___core0/a0/Mmux__n014961") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux__n0149221 "core0/a0/Mmux__n0149221")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___46___core0/a0/Mmux__n014971") (owner "Xilinx"))
              (property INIT (string "E4") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_14_xo_0_1 "core0/a0/des0/Mxor_Rout_14_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_15_xo_0_1 "core0/a0/des0/Mxor_Rout_15_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_17_xo_0_1 "core0/a0/des0/Mxor_Rout_17_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_18_xo_0_1 "core0/a0/des0/Mxor_Rout_18_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_19_xo_0_1 "core0/a0/des0/Mxor_Rout_19_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_23_xo_0_1 "core0/a0/des0/Mxor_Rout_23_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_25_xo_0_1 "core0/a0/des0/Mxor_Rout_25_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_20_xo_0_1 "core0/a0/des0/Mxor_Rout_20_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_26_xo_0_1 "core0/a0/des0/Mxor_Rout_26_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_27_xo_0_1 "core0/a0/des0/Mxor_Rout_27_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_28_xo_0_1 "core0/a0/des0/Mxor_Rout_28_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_29_xo_0_1 "core0/a0/des0/Mxor_Rout_29_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_0_xo_0_1 "core0/a0/des0/Mxor_Rout_0_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_1_xo_0_1 "core0/a0/des0/Mxor_Rout_1_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_2_xo_0_1 "core0/a0/des0/Mxor_Rout_2_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_30_xo_0_1 "core0/a0/des0/Mxor_Rout_30_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_3_xo_0_1 "core0/a0/des0/Mxor_Rout_3_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_4_xo_0_1 "core0/a0/des0/Mxor_Rout_4_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_21_xo_0_1 "core0/a0/des0/Mxor_Rout_21_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_5_xo_0_1 "core0/a0/des0/Mxor_Rout_5_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_6_xo_0_1 "core0/a0/des0/Mxor_Rout_6_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_7_xo_0_1 "core0/a0/des0/Mxor_Rout_7_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_9_xo_0_1 "core0/a0/des0/Mxor_Rout_9_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_10_xo_0_1 "core0/a0/des0/Mxor_Rout_10_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_11_xo_0_1 "core0/a0/des0/Mxor_Rout_11_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_12_xo_0_1 "core0/a0/des0/Mxor_Rout_12_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_31_xo_0_1 "core0/a0/des0/Mxor_Rout_31_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_13_xo_0_1 "core0/a0/des0/Mxor_Rout_13_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_22_xo_0_1 "core0/a0/des0/Mxor_Rout_22_xo<0>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "569A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_GND_4_o_GND_4_o_equal_3_o_3_1 "core0/a0/des0/GND_4_o_GND_4_o_equal_3_o<3>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___14___core0/a0/Mmux_des_running_des_running_MUX_108_o11") (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_Mcount_div_xor_4_11 "core0/a0/d0/Mcount_div_xor<4>11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___10___core0/a0/d0/Mcount_div_xor<4>11") (owner "Xilinx"))
              (property INIT (string "AAAAAAA9") (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_Mcount_div_xor_3_11 "core0/a0/d0/Mcount_div_xor<3>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___31___core0/a0/d0/Mcount_div_xor<3>11") (owner "Xilinx"))
              (property INIT (string "AAA9") (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_Mcount_cycle_xor_5_111 "core0/a0/d0/Mcount_cycle_xor<5>111")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___core0/a0/d0/Mcount_cycle_xor<5>111") (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_Mcount_cycle_xor_3_11 "core0/a0/d0/Mcount_cycle_xor<3>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___30___core0/a0/d0/Mcount_cycle_xor<3>11") (owner "Xilinx"))
              (property INIT (string "AAA9") (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_Mcount_div_xor_2_11 "core0/a0/d0/Mcount_div_xor<2>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___31___core0/a0/d0/Mcount_div_xor<3>11") (owner "Xilinx"))
              (property INIT (string "A9") (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_cycle_5__GND_15_o_AND_12_o1 "core0/a0/d0/cycle[5]_GND_15_o_AND_12_o1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "57FFFFFE5FFFFFFE") (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_Mcount_cycle_xor_2_11 "core0/a0/d0/Mcount_cycle_xor<2>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___30___core0/a0/d0/Mcount_cycle_xor<3>11") (owner "Xilinx"))
              (property INIT (string "A9") (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0__n0050_inv1 "core0/a0/d0/_n0050_inv1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___42___core0/a0/d0/_n0050_inv1") (owner "Xilinx"))
              (property INIT (string "A8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0__n0059_inv11 "core0/a0/d0/_n0059_inv11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___10___core0/a0/d0/Mcount_div_xor<4>11") (owner "Xilinx"))
              (property INIT (string "00800000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_Mcount_div_xor_1_11 "core0/a0/d0/Mcount_div_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___64___core0/a0/d0/Mcount_cycle_xor<1>11") (owner "Xilinx"))
              (property INIT (string "9") (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_Mcount_cycle_xor_1_11 "core0/a0/d0/Mcount_cycle_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___64___core0/a0/d0/Mcount_cycle_xor<1>11") (owner "Xilinx"))
              (property INIT (string "9") (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_cycle_5__PWR_15_o_equal_9_o_5_1 "core0/a0/d0/cycle[5]_PWR_15_o_equal_9_o<5>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0080000000000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_11 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<1>11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5455FF545454FF54") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_11 "core0/a0/c0/t_state[31]_t_count_tok[2]_select_97_OUT<0>11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___17___core0/a0/c0/t_state[31]_t_count_tok[2]_select_97_OUT<0>11") (owner "Xilinx"))
              (property INIT (string "BAFFFFFF") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__GND_19_o_Select_108_o1 "core0/a0/c0/t_state[31]_GND_19_o_Select_108_o1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8888888880000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0__n0252_inv1 "core0/a0/c0/_n0252_inv1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___56___core0/a0/c0/_n0252_inv1") (owner "Xilinx"))
              (property INIT (string "00800000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_51 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<2>51")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF74FC0008") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5_21 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<5>21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFF8888888") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_41 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>41")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___15___core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>41") (owner "Xilinx"))
              (property INIT (string "0100") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_21 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>21")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___15___core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>41") (owner "Xilinx"))
              (property INIT (string "0001") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__atmel_dout_Select_106_o1 "core0/a0/c0/t_state[31]_atmel_dout_Select_106_o1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFECABA8BBA8ABA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_1_renamed_63 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<1>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFECFFA0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_0_1 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<0>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFF888") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_9_1 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<9>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAEA00C0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_8_1 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<8>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFAAFFEAFF00FFC0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_6_1 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<6>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAEA00C0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_12_1 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<12>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFAAFFEAFF00FFC0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_1 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<11>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAEA00C0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_10_1 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<10>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFAAFFEAFF00FFC0") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_out11 "core0/a0/c0/out11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___43___core0/a0/c0/out11") (owner "Xilinx"))
              (property INIT (string "51") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_1_1 "core0/a0/c0/t_state[31]_t_count_tok[2]_select_97_OUT<1>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFA8D8A888") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_1_renamed_64 "core0/a0/c0/t_state[31]_t_count_tok[2]_select_97_OUT<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFEEEA4440") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Mmux_t_count_23__GND_19_o_mux_23_OUT1011 "core0/a0/c0/Mmux_t_count[23]_GND_19_o_mux_23_OUT1011")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___62___core0/a0/c0/Mmux_t_count[23]_GND_19_o_mux_23_OUT1011") (owner "Xilinx"))
              (property INIT (string "10") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_21 "core0/a0/c0/t_state[31]_t_count_tok[2]_select_97_OUT<0>21")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___32___core0/a0/c0/t_state[31]_t_count_tok[2]_select_97_OUT<0>21") (owner "Xilinx"))
              (property INIT (string "4404") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_FSM_FFd4_In41 "core0/a0/c0/t_state_FSM_FFd4-In41")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___54___core0/a0/c0/t_state_FSM_FFd4-In41") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_count_tok_2__GND_19_o_equal_65_o_2_1 "core0/a0/c0/t_count_tok[2]_GND_19_o_equal_65_o<2>1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___55___core0/a0/c0/t_count_tok[2]_GND_19_o_equal_65_o<2>1") (owner "Xilinx"))
              (property INIT (string "01") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_baud_count_5__GND_19_o_equal_3_o_5_1 "core0/a0/c0/baud_count[5]_GND_19_o_equal_3_o<5>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___11___core0/a0/c0/baud_count[5]_GND_19_o_equal_3_o<5>1") (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_addr_7__select_89_OUT_5_2_renamed_65 "core0/state[31]_ti_addr[7]_select_89_OUT<5>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6AAAAAAAAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_addr_7__select_89_OUT_4_1_renamed_66 "core0/state[31]_ti_addr[7]_select_89_OUT<4>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2888888888888888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_addr_7__select_89_OUT_4_2 "core0/state[31]_ti_addr[7]_select_89_OUT<4>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFF8888888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_addr_7__select_89_OUT_3_2 "core0/state[31]_ti_addr[7]_select_89_OUT<3>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFF8888888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_addr_7__select_89_OUT_2__ "core0/state[31]_ti_addr[7]_select_89_OUT<2>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFECCCFFFF2888") (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd17_In1_renamed_67 "core0/state_FSM_FFd17-In1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEEEEEE0EEEEEEEE") (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd17_In2_renamed_68 "core0/state_FSM_FFd17-In2")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___41___core0/state_FSM_FFd16-In11") (owner "Xilinx"))
              (property INIT (string "82") (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd17_In3_renamed_69 "core0/state_FSM_FFd17-In3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd17_In4 "core0/state_FSM_FFd17-In4")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___51___core0/state_FSM_FFd7-In1") (owner "Xilinx"))
              (property INIT (string "F8") (owner "Xilinx"))
            )
            (instance (rename core0_state_state_31__GND_2_o_Select_96_o_SW0 "core0/state_state[31]_GND_2_o_Select_96_o_SW0")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___45___core0/state_state[31]_GND_2_o_Select_96_o_SW0") (owner "Xilinx"))
              (property INIT (string "F7") (owner "Xilinx"))
            )
            (instance (rename core0_state_state_31__GND_2_o_Select_96_o "core0/state_state[31]_GND_2_o_Select_96_o")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFEEEEEEFE") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_addr_7__select_89_OUT_1__SW0 "core0/state[31]_ti_addr[7]_select_89_OUT<1>_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___61___core0/state[31]_ti_addr[7]_select_89_OUT<1>_SW0") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_addr_7__select_89_OUT_1__ "core0/state[31]_ti_addr[7]_select_89_OUT<1>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFECECECFF282828") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_addr_7__select_89_OUT_6__SW0 "core0/state[31]_ti_addr[7]_select_89_OUT<6>_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___61___core0/state[31]_ti_addr[7]_select_89_OUT<1>_SW0") (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_addr_7__select_89_OUT_6__ "core0/state[31]_ti_addr[7]_select_89_OUT<6>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFECECECFF282828") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_addr_7__select_89_OUT_7__ "core0/state[31]_ti_addr[7]_select_89_OUT<7>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFECCCFFFF2888") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_addr_7__select_89_OUT_1_111_renamed_70 "core0/state[31]_ti_addr[7]_select_89_OUT<1>111")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_addr_7__select_89_OUT_1_112_renamed_71 "core0/state[31]_ti_addr[7]_select_89_OUT<1>112")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_addr_7__select_89_OUT_1_113 "core0/state[31]_ti_addr[7]_select_89_OUT<1>113")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFAE") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_dataout_15__select_93_OUT_0_11_renamed_72 "core0/state[31]_ti_dataout[15]_select_93_OUT<0>11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___57___core0/state_state[31]_state[31]_OR_235_o1") (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_dataout_15__select_93_OUT_0_12_renamed_73 "core0/state[31]_ti_dataout[15]_select_93_OUT<0>12")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_dataout_15__select_93_OUT_0_13_renamed_74 "core0/state[31]_ti_dataout[15]_select_93_OUT<0>13")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EEFE") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_dataout_15__select_93_OUT_0_14 "core0/state[31]_ti_dataout[15]_select_93_OUT<0>14")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd3_In_SW0 "core0/state_FSM_FFd3-In_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___52___core0/state_FSM_FFd3-In_SW0") (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd3_In_renamed_75 "core0/state_FSM_FFd3-In")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF40FF4040") (owner "Xilinx"))
            )
            (instance (rename core0_state__n0232_SW0 "core0/state__n0232_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename core0_state__n0232 "core0/state__n0232")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename core0__n0189_10__SW0 "core0/_n0189<10>_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename core0__n0189_10__ "core0/_n0189<10>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename core0_GND_2_o_GND_2_o_equal_57_o_10__SW0 "core0/GND_2_o_GND_2_o_equal_57_o<10>_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFFFE") (owner "Xilinx"))
            )
            (instance (rename core0_GND_2_o_GND_2_o_equal_57_o_10__ "core0/GND_2_o_GND_2_o_equal_57_o<10>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000004") (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_31__GND_3_o_equal_3_o_31_1_renamed_76 "core0/a0/timeout[31]_GND_3_o_equal_3_o<31>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000000000000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_31__GND_3_o_equal_3_o_31_2_renamed_77 "core0/a0/timeout[31]_GND_3_o_equal_3_o<31>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000000000000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_31__GND_3_o_equal_3_o_31_3_renamed_78 "core0/a0/timeout[31]_GND_3_o_equal_3_o<31>3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_31__GND_3_o_equal_3_o_31_4_renamed_79 "core0/a0/timeout[31]_GND_3_o_equal_3_o<31>4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename core0_a0_timeout_31__GND_3_o_equal_3_o_31_5 "core0/a0/timeout[31]_GND_3_o_equal_3_o<31>5")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000001") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_5_renamed_80 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<7>5")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8080008000880088") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_6_renamed_81 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<7>6")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_6__SW0 "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<6>_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___32___core0/a0/c0/t_state[31]_t_count_tok[2]_select_97_OUT<0>21") (owner "Xilinx"))
              (property INIT (string "FF4E") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_6__ "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<6>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888F888FFFFF888") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_4__SW0 "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<4>_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___29___core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<4>_SW0") (owner "Xilinx"))
              (property INIT (string "FF4E") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_4__ "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<4>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888F888FFFFF888") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_3__SW0 "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<3>_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___29___core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<4>_SW0") (owner "Xilinx"))
              (property INIT (string "FF4E") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_3__ "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<3>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888F888FFFFF888") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_2__SW0 "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<2>_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___28___core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<2>_SW0") (owner "Xilinx"))
              (property INIT (string "FF4E") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_2__ "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<2>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888F888FFFFF888") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_1__SW0 "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<1>_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___28___core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<2>_SW0") (owner "Xilinx"))
              (property INIT (string "FF4E") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_1__ "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<1>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888F888FFFFF888") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_5__SW0 "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<5>_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___27___core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<5>_SW0") (owner "Xilinx"))
              (property INIT (string "FF4E") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_5__ "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<5>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888F888FFFFF888") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0__SW0 "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<0>_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___27___core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<5>_SW0") (owner "Xilinx"))
              (property INIT (string "FF4E") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0__ "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<0>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F888F888FFFFF888") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_2__SW0 "core0/a0/c0/t_state[31]_t_count_tok[2]_select_97_OUT<2>_SW0")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___55___core0/a0/c0/t_count_tok[2]_GND_19_o_equal_65_o<2>1") (owner "Xilinx"))
              (property INIT (string "FEFF") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_2__ "core0/a0/c0/t_state[31]_t_count_tok[2]_select_97_OUT<2>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF8AAA8A8A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_2_renamed_82 "core0/a0/c0/t_state[31]_t_count_rd[2]_select_99_OUT<2>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAA22222202") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_2_renamed_83 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<4>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF4440FFFFFF40") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_4 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<4>4")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_1_renamed_84 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___53___core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>1") (owner "Xilinx"))
              (property INIT (string "08280020") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_2_renamed_85 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF40FF4040") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_5_renamed_86 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>5")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAA80808880") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_6_renamed_87 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>6")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___63___core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>6") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_1_renamed_88 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<2>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "88880A8A88880080") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_2_renamed_89 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<2>2")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0808FF08") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_3_renamed_90 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<2>3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF0808AA08") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_4 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<2>4")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___63___core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>6") (owner "Xilinx"))
              (property INIT (string "FE") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_21_renamed_91 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<11>21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EE00AA000C000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_22_renamed_92 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<11>22")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___54___core0/a0/c0/t_state_FSM_FFd4-In41") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_23 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<11>23")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFF80") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_FSM_FFd4_In1_renamed_93 "core0/a0/c0/t_state_FSM_FFd4-In1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_FSM_FFd4_In2_renamed_94 "core0/a0/c0/t_state_FSM_FFd4-In2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFF0100FFFF0000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_FSM_FFd4_In3_renamed_95 "core0/a0/c0/t_state_FSM_FFd4-In3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2E2E2E222C2C2C00") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_FSM_FFd4_In4_renamed_96 "core0/a0/c0/t_state_FSM_FFd4-In4")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "02FF57FF02FF02FF") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_FSM_FFd4_In5_renamed_97 "core0/a0/c0/t_state_FSM_FFd4-In5")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_FSM_FFd1_In_SW0 "core0/a0/c0/t_state_FSM_FFd1-In_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___53___core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>1") (owner "Xilinx"))
              (property INIT (string "E") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_FSM_FFd1_In_renamed_98 "core0/a0/c0/t_state_FSM_FFd1-In")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2AAA2AAA3BAA2AAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_1_renamed_99 "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<7>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF20002022") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_3 "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<7>3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFAAAA8088") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_FSM_FFd3_In_SW0 "core0/a0/c0/t_state_FSM_FFd3-In_SW0")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___56___core0/a0/c0/_n0252_inv1") (owner "Xilinx"))
              (property INIT (string "7") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_FSM_FFd3_In_renamed_100 "core0/a0/c0/t_state_FSM_FFd3-In")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AA60AA60AA60AA65") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5__SW0 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<5>_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "40404040EA404040") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0_2_renamed_101 "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<0>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFF5EFFDE") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_GND_19_o_GND_19_o_equal_64_o_23_1_renamed_102 "core0/a0/c0/GND_19_o_GND_19_o_equal_64_o<23>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_GND_19_o_GND_19_o_equal_64_o_23_2 "core0/a0/c0/GND_19_o_GND_19_o_equal_64_o<23>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_GND_19_o_GND_19_o_equal_64_o_23_3 "core0/a0/c0/GND_19_o_GND_19_o_equal_64_o<23>3")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___26___core0/a0/c0/GND_19_o_GND_19_o_equal_64_o<23>3") (owner "Xilinx"))
              (property INIT (string "40") (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_0__rt_renamed_103 "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_cy<0>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_27__rt_renamed_104 "core0/a0/Mcount_timeout_cy<27>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_26__rt_renamed_105 "core0/a0/Mcount_timeout_cy<26>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_25__rt_renamed_106 "core0/a0/Mcount_timeout_cy<25>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_24__rt_renamed_107 "core0/a0/Mcount_timeout_cy<24>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_23__rt_renamed_108 "core0/a0/Mcount_timeout_cy<23>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_22__rt_renamed_109 "core0/a0/Mcount_timeout_cy<22>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_21__rt_renamed_110 "core0/a0/Mcount_timeout_cy<21>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_20__rt_renamed_111 "core0/a0/Mcount_timeout_cy<20>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_19__rt_renamed_112 "core0/a0/Mcount_timeout_cy<19>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_18__rt_renamed_113 "core0/a0/Mcount_timeout_cy<18>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_17__rt_renamed_114 "core0/a0/Mcount_timeout_cy<17>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_16__rt_renamed_115 "core0/a0/Mcount_timeout_cy<16>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_15__rt_renamed_116 "core0/a0/Mcount_timeout_cy<15>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_14__rt_renamed_117 "core0/a0/Mcount_timeout_cy<14>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_13__rt_renamed_118 "core0/a0/Mcount_timeout_cy<13>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_12__rt_renamed_119 "core0/a0/Mcount_timeout_cy<12>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_11__rt_renamed_120 "core0/a0/Mcount_timeout_cy<11>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_10__rt_renamed_121 "core0/a0/Mcount_timeout_cy<10>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_9__rt_renamed_122 "core0/a0/Mcount_timeout_cy<9>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_8__rt_renamed_123 "core0/a0/Mcount_timeout_cy<8>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_7__rt_renamed_124 "core0/a0/Mcount_timeout_cy<7>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_6__rt_renamed_125 "core0/a0/Mcount_timeout_cy<6>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_5__rt_renamed_126 "core0/a0/Mcount_timeout_cy<5>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_4__rt_renamed_127 "core0/a0/Mcount_timeout_cy<4>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_3__rt_renamed_128 "core0/a0/Mcount_timeout_cy<3>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_2__rt_renamed_129 "core0/a0/Mcount_timeout_cy<2>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_cy_1__rt_renamed_130 "core0/a0/Mcount_timeout_cy<1>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_0__rt_renamed_131 "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<0>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_xor_28__rt_renamed_132 "core0/a0/Mcount_timeout_xor<28>_rt")
              (viewRef view_1 (cellRef LUT1 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_valid_renamed_133 "core0/a0/valid")
              (viewRef view_1 (cellRef FDP (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_des_running_renamed_134 "core0/a0/des_running")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_edna_valid_renamed_135 "core0/a0/edna_valid")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_stop_renamed_136 "core0/a0/stop")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_valid_renamed_137 "core0/a0/d0/valid")
              (viewRef view_1 (cellRef FDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd2_renamed_138 "core0/state_FSM_FFd2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd5_renamed_139 "core0/state_FSM_FFd5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd11_renamed_140 "core0/state_FSM_FFd11")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd12_renamed_141 "core0/state_FSM_FFd12")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_hi_busy_renamed_142 "core0/hi_busy")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_atmel_status_valid_renamed_143 "core0/a0/atmel_status_valid")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_tok_done_flag_renamed_144 "core0/a0/tok_done_flag")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_wk_start_h_renamed_145 "core0/a0/c0/wk_start_h")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_tx_start_h_renamed_146 "core0/a0/c0/tx_start_h")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_valid_rstpot_renamed_147 "core0/a0/valid_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2000FFFF") (owner "Xilinx"))
            )
            (instance (rename core0_a0_tok_done_flag_rstpot1_renamed_148 "core0/a0/tok_done_flag_rstpot1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0EEEEEEE") (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd5_rstpot_renamed_149 "core0/state_FSM_FFd5_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___52___core0/state_FSM_FFd3-In_SW0") (owner "Xilinx"))
              (property INIT (string "44444004") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des_running_rstpot_renamed_150 "core0/a0/des_running_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AA08") (owner "Xilinx"))
            )
            (instance (rename core0_a0_stop_rstpot_renamed_151 "core0/a0/stop_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF80000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_valid_rstpot_renamed_152 "core0/a0/d0/valid_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___42___core0/a0/d0/_n0050_inv1") (owner "Xilinx"))
              (property INIT (string "AAAE") (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd12_rstpot_renamed_153 "core0/state_FSM_FFd12_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___core0/state_FSM_FFd12_rstpot") (owner "Xilinx"))
              (property INIT (string "2AAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_atmel_status_valid_rstpot_renamed_154 "core0/a0/atmel_status_valid_rstpot")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E2AA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_Mcount_cycle_xor_4_11 "core0/a0/d0/Mcount_cycle_xor<4>11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___core0/a0/d0/Mcount_cycle_xor<5>111") (owner "Xilinx"))
              (property INIT (string "AAAAAAA9") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Mcount_baud_count_xor_3_11 "core0/a0/c0/Mcount_baud_count_xor<3>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___50___core0/a0/c0/Mcount_baud_count_xor<3>11") (owner "Xilinx"))
              (property INIT (string "AAA9") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Mcount_baud_count_xor_1_11 "core0/a0/c0/Mcount_baud_count_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___50___core0/a0/c0/Mcount_baud_count_xor<3>11") (owner "Xilinx"))
              (property INIT (string "9") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_21 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<1>21")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___43___core0/a0/c0/out11") (owner "Xilinx"))
              (property INIT (string "40404041") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Mcount_baud_count_xor_2_11 "core0/a0/c0/Mcount_baud_count_xor<2>11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___11___core0/a0/c0/baud_count[5]_GND_19_o_equal_3_o<5>1") (owner "Xilinx"))
              (property INIT (string "A9A9A9A8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_3_renamed_155 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8898888800100000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5_11 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<5>11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FAAAAAAA30000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Mcount_baud_count_xor_0_11 "core0/a0/c0/Mcount_baud_count_xor<0>11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___core0/a0/c0/Mcount_baud_count_xor<0>11") (owner "Xilinx"))
              (property INIT (string "55555554") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_4_renamed_156 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<7>4")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "88808080") (owner "Xilinx"))
            )
            (instance (rename core0_Mmux_hi_dataout1611 "core0/Mmux_hi_dataout1611")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___36___core0/Mmux_hi_dataout1611") (owner "Xilinx"))
              (property INIT (string "5504") (owner "Xilinx"))
            )
            (instance (rename core0_Mmux_hi_dataout1411 "core0/Mmux_hi_dataout1411")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___36___core0/Mmux_hi_dataout1611") (owner "Xilinx"))
              (property INIT (string "5504") (owner "Xilinx"))
            )
            (instance (rename core0_Mmux_hi_dataout1211 "core0/Mmux_hi_dataout1211")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___35___core0/Mmux_hi_dataout1211") (owner "Xilinx"))
              (property INIT (string "5504") (owner "Xilinx"))
            )
            (instance (rename core0_Mmux_hi_dataout811 "core0/Mmux_hi_dataout811")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___40___core0/Mmux_hi_dataout811") (owner "Xilinx"))
              (property INIT (string "5504") (owner "Xilinx"))
            )
            (instance (rename core0_Mmux_GND_2_o_host_datain_2__MUX_728_o11 "core0/Mmux_GND_2_o_host_datain[2]_MUX_728_o11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance (rename core0_Mmux_GND_2_o_host_datain_1__MUX_727_o11 "core0/Mmux_GND_2_o_host_datain[1]_MUX_727_o11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance (rename core0_Mmux_GND_2_o_host_datain_0__MUX_726_o11 "core0/Mmux_GND_2_o_host_datain[0]_MUX_726_o11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___45___core0/state_state[31]_GND_2_o_Select_96_o_SW0") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance (rename core0_hi_cmd_2__21 "core0/hi_cmd<2>_21")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___core0/hi_cmd<2>_21") (owner "Xilinx"))
              (property INIT (string "FFFF8000") (owner "Xilinx"))
            )
            (instance (rename core0_hi_cmd_2__01 "core0/hi_cmd<2>_01")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___9___core0/hi_cmd<2>_21") (owner "Xilinx"))
              (property INIT (string "D5555555") (owner "Xilinx"))
            )
            (instance (rename core0_state_state_31__GND_2_o_Select_92_o1 "core0/state_state[31]_GND_2_o_Select_92_o1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF00022000") (owner "Xilinx"))
            )
            (instance (rename core0_Mmux_hi_dataout1511 "core0/Mmux_hi_dataout1511")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___35___core0/Mmux_hi_dataout1211") (owner "Xilinx"))
              (property INIT (string "FFA2") (owner "Xilinx"))
            )
            (instance (rename core0_Mmux_hi_dataout1311 "core0/Mmux_hi_dataout1311")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___34___core0/Mmux_hi_dataout1311") (owner "Xilinx"))
              (property INIT (string "EEFE") (owner "Xilinx"))
            )
            (instance (rename core0_Mmux_hi_dataout1111 "core0/Mmux_hi_dataout1111")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___34___core0/Mmux_hi_dataout1311") (owner "Xilinx"))
              (property INIT (string "4404") (owner "Xilinx"))
            )
            (instance (rename core0_Mmux_hi_dataout1011 "core0/Mmux_hi_dataout1011")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___33___core0/Mmux_hi_dataout1011") (owner "Xilinx"))
              (property INIT (string "FFA2") (owner "Xilinx"))
            )
            (instance (rename core0_Mmux_hi_dataout911 "core0/Mmux_hi_dataout911")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___40___core0/Mmux_hi_dataout811") (owner "Xilinx"))
              (property INIT (string "FFA2") (owner "Xilinx"))
            )
            (instance (rename core0_Mmux_hi_dataout711 "core0/Mmux_hi_dataout711")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___39___core0/Mmux_hi_dataout711") (owner "Xilinx"))
              (property INIT (string "FFA2") (owner "Xilinx"))
            )
            (instance (rename core0_Mmux_hi_dataout611 "core0/Mmux_hi_dataout611")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___39___core0/Mmux_hi_dataout711") (owner "Xilinx"))
              (property INIT (string "FFA2") (owner "Xilinx"))
            )
            (instance (rename core0_Mmux_hi_dataout511 "core0/Mmux_hi_dataout511")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___38___core0/Mmux_hi_dataout511") (owner "Xilinx"))
              (property INIT (string "FFA2") (owner "Xilinx"))
            )
            (instance (rename core0_Mmux_hi_dataout411 "core0/Mmux_hi_dataout411")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___38___core0/Mmux_hi_dataout511") (owner "Xilinx"))
              (property INIT (string "EEFE") (owner "Xilinx"))
            )
            (instance (rename core0_Mmux_hi_dataout311 "core0/Mmux_hi_dataout311")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___37___core0/Mmux_hi_dataout311") (owner "Xilinx"))
              (property INIT (string "EEFE") (owner "Xilinx"))
            )
            (instance (rename core0_Mmux_hi_dataout211 "core0/Mmux_hi_dataout211")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___37___core0/Mmux_hi_dataout311") (owner "Xilinx"))
              (property INIT (string "EEFE") (owner "Xilinx"))
            )
            (instance (rename core0_Mmux_hi_dataout171 "core0/Mmux_hi_dataout171")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___33___core0/Mmux_hi_dataout1011") (owner "Xilinx"))
              (property INIT (string "EEFE") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__GND_2_o_equal_69_o_inv1_01 "core0/state[31]_GND_2_o_equal_69_o_inv1_01")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___12___core0/state__n0201_inv1") (owner "Xilinx"))
              (property INIT (string "D5555555") (owner "Xilinx"))
            )
            (instance (rename core0_reset_inv1 "core0/reset_inv1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___21___core0/reset_inv1") (owner "Xilinx"))
              (property INIT (string "7FFF") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux_edna_63__edna_63__mux_20_OUT13 "core0/a0/Mmux_edna[63]_edna[63]_mux_20_OUT13")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BBEBBEEE11411444") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux_edna_63__edna_63__mux_20_OUT21 "core0/a0/Mmux_edna[63]_edna[63]_mux_20_OUT21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BBEBBEEE11411444") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux_edna_63__edna_63__mux_20_OUT31 "core0/a0/Mmux_edna[63]_edna[63]_mux_20_OUT31")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEA5140") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux_edna_63__edna_63__mux_20_OUT41 "core0/a0/Mmux_edna[63]_edna[63]_mux_20_OUT41")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BBEBBEEE11411444") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux_edna_63__edna_63__mux_20_OUT51 "core0/a0/Mmux_edna[63]_edna[63]_mux_20_OUT51")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEA5140") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux_edna_63__edna_63__mux_20_OUT65 "core0/a0/Mmux_edna[63]_edna[63]_mux_20_OUT65")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BBEBBEEE11411444") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux_edna_63__edna_63__mux_20_OUT71 "core0/a0/Mmux_edna[63]_edna[63]_mux_20_OUT71")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEA5140") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux_edna_63__edna_63__mux_20_OUT81 "core0/a0/Mmux_edna[63]_edna[63]_mux_20_OUT81")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BBEBBEEE11411444") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux_edna_63__edna_63__mux_20_OUT91 "core0/a0/Mmux_edna[63]_edna[63]_mux_20_OUT91")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEA5140") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux_edna_63__edna_63__mux_20_OUT101 "core0/a0/Mmux_edna[63]_edna[63]_mux_20_OUT101")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BBEBBEEE11411444") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux_edna_63__edna_63__mux_20_OUT111 "core0/a0/Mmux_edna[63]_edna[63]_mux_20_OUT111")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEA5140") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux_edna_63__edna_63__mux_20_OUT121 "core0/a0/Mmux_edna[63]_edna[63]_mux_20_OUT121")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEA5140") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux_edna_63__edna_63__mux_20_OUT231 "core0/a0/Mmux_edna[63]_edna[63]_mux_20_OUT231")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BBEBBEEE11411444") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux_edna_63__edna_63__mux_20_OUT341 "core0/a0/Mmux_edna[63]_edna[63]_mux_20_OUT341")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEA5140") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux_edna_63__edna_63__mux_20_OUT451 "core0/a0/Mmux_edna[63]_edna[63]_mux_20_OUT451")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BBEBBEEE11411444") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux_edna_63__edna_63__mux_20_OUT561 "core0/a0/Mmux_edna[63]_edna[63]_mux_20_OUT561")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEA5140") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux_edna_63__edna_63__mux_20_OUT611 "core0/a0/Mmux_edna[63]_edna[63]_mux_20_OUT611")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BBEBBEEE11411444") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux_edna_63__edna_63__mux_20_OUT621 "core0/a0/Mmux_edna[63]_edna[63]_mux_20_OUT621")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEA5140") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux_edna_63__edna_63__mux_20_OUT631 "core0/a0/Mmux_edna[63]_edna[63]_mux_20_OUT631")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BBEBBEEE11411444") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mmux_edna_63__edna_63__mux_20_OUT641 "core0/a0/Mmux_edna[63]_edna[63]_mux_20_OUT641")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FBEA5140") (owner "Xilinx"))
            )
            (instance (rename core0_a0_pico_port_id_7__GND_3_o_equal_29_o_inv1_01 "core0/a0/pico_port_id[7]_GND_3_o_equal_29_o_inv1_01")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFDFFFFF") (owner "Xilinx"))
            )
            (instance (rename core0_a0_reset_sync1 "core0/a0/reset_sync1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___21___core0/reset_inv1") (owner "Xilinx"))
              (property INIT (string "FFFF8000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_8_xo_0_1 "core0/a0/des0/Mxor_Rout_8_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "666666666666666A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_16_xo_0_1 "core0/a0/des0/Mxor_Rout_16_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "666666666666666A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mxor_Rout_24_xo_0_1 "core0/a0/des0/Mxor_Rout_24_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "666666666666666A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout210 "core0/a0/des0/Mmux_Lout210")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout33 "core0/a0/des0/Mmux_Lout33")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout41 "core0/a0/des0/Mmux_Lout41")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout51 "core0/a0/des0/Mmux_Lout51")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout61 "core0/a0/des0/Mmux_Lout61")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout71 "core0/a0/des0/Mmux_Lout71")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout121 "core0/a0/des0/Mmux_Lout121")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout131 "core0/a0/des0/Mmux_Lout131")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout141 "core0/a0/des0/Mmux_Lout141")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout151 "core0/a0/des0/Mmux_Lout151")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout161 "core0/a0/des0/Mmux_Lout161")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___58___core0/a0/Mcount_des_round_xor<1>11") (owner "Xilinx"))
              (property INIT (string "AAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout201 "core0/a0/des0/Mmux_Lout201")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout211 "core0/a0/des0/Mmux_Lout211")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout231 "core0/a0/des0/Mmux_Lout231")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout241 "core0/a0/des0/Mmux_Lout241")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout251 "core0/a0/des0/Mmux_Lout251")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___44___core0/a0/Mcount_des_round_xor<2>11") (owner "Xilinx"))
              (property INIT (string "AAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout261 "core0/a0/des0/Mmux_Lout261")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout271 "core0/a0/des0/Mmux_Lout271")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout281 "core0/a0/des0/Mmux_Lout281")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout291 "core0/a0/des0/Mmux_Lout291")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout301 "core0/a0/des0/Mmux_Lout301")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout311 "core0/a0/des0/Mmux_Lout311")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___20___core0/a0/Mcount_des_round_xor<3>11") (owner "Xilinx"))
              (property INIT (string "AAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_Mcount_cycle_xor_5_11_renamed_157 "core0/a0/d0/Mcount_cycle_xor<5>11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAAAAAAAAA9") (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0__n0054_inv1 "core0/a0/d0/_n0054_inv1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0080000000000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_31 "core0/a0/c0/t_state[31]_t_count_tok[2]_select_97_OUT<0>31")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000800088888888") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Mmux_GND_19_o_GND_19_o_MUX_697_o11 "core0/a0/c0/Mmux_GND_19_o_GND_19_o_MUX_697_o11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001000000000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_81 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>81")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000000000001") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0__n02271 "core0/a0/c0/_n02271")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001000000000000") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_addr_7__select_89_OUT_5_1_renamed_158 "core0/state[31]_ti_addr[7]_select_89_OUT<5>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000800000000") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_addr_7__select_89_OUT_5_3 "core0/state[31]_ti_addr[7]_select_89_OUT<5>3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFA8A8A8") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_addr_7__select_89_OUT_3_1_renamed_159 "core0/state[31]_ti_addr[7]_select_89_OUT<3>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0EE0E0E0E0E0E0E0") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_addr_7__select_89_OUT_2__SW0 "core0/state[31]_ti_addr[7]_select_89_OUT<2>_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000800000000") (owner "Xilinx"))
            )
            (instance (rename core0_state_31__ti_addr_7__select_89_OUT_7__SW0 "core0/state[31]_ti_addr[7]_select_89_OUT<7>_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000000800000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_1_renamed_160 "core0/a0/c0/t_state[31]_t_count_rd[2]_select_99_OUT<2>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___17___core0/a0/c0/t_state[31]_t_count_tok[2]_select_97_OUT<0>11") (owner "Xilinx"))
              (property INIT (string "FEFF") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_3 "core0/a0/c0/t_state[31]_t_count_rd[2]_select_99_OUT<2>3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF00010000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_1_renamed_161 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<4>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___16___core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<4>1") (owner "Xilinx"))
              (property INIT (string "EEFE") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_3_renamed_162 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<4>3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "88888888F8888888") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_4_renamed_163 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>4")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___26___core0/a0/c0/GND_19_o_GND_19_o_equal_64_o<23>3") (owner "Xilinx"))
              (property INIT (string "FFFF4000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5__ "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<5>")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFAEAAFFFF0C00") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0_2_SW0 "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<0>2_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0001000000010001") (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd11_rstpot_renamed_164 "core0/state_FSM_FFd11_rstpot")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___8___core0/state_FSM_FFd12_rstpot") (owner "Xilinx"))
              (property INIT (string "00000002") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_wk_start_h_rstpot1_renamed_165 "core0/a0/c0/wk_start_h_rstpot1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___62___core0/a0/c0/Mmux_t_count[23]_GND_19_o_mux_23_OUT1011") (owner "Xilinx"))
              (property INIT (string "54") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_1_3_SW0 "core0/a0/c0/t_state[31]_t_count_rd[2]_select_99_OUT<1>3_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAEA6AAAAAAA2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_1_3 "core0/a0/c0/t_state[31]_t_count_rd[2]_select_99_OUT<1>3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "BA8ABA8AFFFFBA8A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_3_SW0 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<7>3_SW0")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1111111101000101") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_3 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<7>3")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "54FF541054105410") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Mcount_baud_count_xor_4_11 "core0/a0/c0/Mcount_baud_count_xor<4>11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___3___core0/a0/c0/Mcount_baud_count_xor<0>11") (owner "Xilinx"))
              (property INIT (string "AAAAAAA9") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_1_xo_0_1 "core0/a0/des0/u0/Mxor_X_1_xo<0>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___core0/a0/des0/u0/Mxor_X_1_xo<0>1") (owner "Xilinx"))
              (property INIT (string "782D5A3D") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_2_xo_0_1 "core0/a0/des0/u0/Mxor_X_2_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6339696763396962") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_3_xo_0_1 "core0/a0/des0/u0/Mxor_X_3_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0F7869680F786979") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_4_xo_0_1 "core0/a0/des0/u0/Mxor_X_4_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "66C3699266C36997") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_5_xo_0_1 "core0/a0/des0/u0/Mxor_X_5_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3C6699683C66996D") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_6_xo_0_1 "core0/a0/des0/u0/Mxor_X_6_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9936999D99369998") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_7_xo_0_1 "core0/a0/des0/u0/Mxor_X_7_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "999595989995959B") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_11_xo_0_1 "core0/a0/des0/u0/Mxor_X_11_xo<0>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___core0/a0/des0/u0/Mxor_X_11_xo<0>1") (owner "Xilinx"))
              (property INIT (string "566A9694") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_13_xo_0_1 "core0/a0/des0/u0/Mxor_X_13_xo<0>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___6___core0/a0/des0/u0/Mxor_X_11_xo<0>1") (owner "Xilinx"))
              (property INIT (string "936999C8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_14_xo_0_1 "core0/a0/des0/u0/Mxor_X_14_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "87875A8687875A97") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_15_xo_0_1 "core0/a0/des0/u0/Mxor_X_15_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3999366D39993668") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_16_xo_0_1 "core0/a0/des0/u0/Mxor_X_16_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6996C6326996C637") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_17_xo_0_1 "core0/a0/des0/u0/Mxor_X_17_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3C1E1E4A3C1E1E5B") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_18_xo_0_1 "core0/a0/des0/u0/Mxor_X_18_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E1876997E1876986") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_19_xo_0_1 "core0/a0/des0/u0/Mxor_X_19_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6569565B65695658") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_23_xo_0_1 "core0/a0/des0/u0/Mxor_X_23_xo<0>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___core0/a0/des0/u0/Mxor_X_23_xo<0>1") (owner "Xilinx"))
              (property INIT (string "6956959B") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_25_xo_0_1 "core0/a0/des0/u0/Mxor_X_25_xo<0>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___5___core0/a0/des0/u0/Mxor_X_23_xo<0>1") (owner "Xilinx"))
              (property INIT (string "666CC66D") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_26_xo_0_1 "core0/a0/des0/u0/Mxor_X_26_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "996A96AB996A96A8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_27_xo_0_1 "core0/a0/des0/u0/Mxor_X_27_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "5E3B5E3AA1C5A1C4") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_28_xo_0_1 "core0/a0/des0/u0/Mxor_X_28_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A9A9966BA9A99668") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_29_xo_0_1 "core0/a0/des0/u0/Mxor_X_29_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9A6A5AAB9A6A5AA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_30_xo_0_1 "core0/a0/des0/u0/Mxor_X_30_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAA5968AAAA596B") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_31_xo_0_1 "core0/a0/des0/u0/Mxor_X_31_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "66A9AA6466A9AA67") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_32_xo_0_1 "core0/a0/des0/u0/Mxor_X_32_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AA59A66BAA59A668") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_35_xo_0_1 "core0/a0/des0/u0/Mxor_X_35_xo<0>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___core0/a0/des0/u0/Mxor_X_35_xo<0>1") (owner "Xilinx"))
              (property INIT (string "A6AA9598") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_37_xo_0_1 "core0/a0/des0/u0/Mxor_X_37_xo<0>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___4___core0/a0/des0/u0/Mxor_X_35_xo<0>1") (owner "Xilinx"))
              (property INIT (string "AAA96668") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_38_xo_0_1 "core0/a0/des0/u0/Mxor_X_38_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "DEBBDEBA21452144") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_39_xo_0_1 "core0/a0/des0/u0/Mxor_X_39_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "87E1D2D387E1D2C2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_40_xo_0_1 "core0/a0/des0/u0/Mxor_X_40_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "B54AAE50B54AAF51") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_41_xo_0_1 "core0/a0/des0/u0/Mxor_X_41_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A96A9A6BA96A9A68") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_42_xo_0_1 "core0/a0/des0/u0/Mxor_X_42_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "966AA99B966AA998") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_43_xo_0_1 "core0/a0/des0/u0/Mxor_X_43_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "69AA69A869AA69AB") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_44_xo_0_1 "core0/a0/des0/u0/Mxor_X_44_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A6A69A67A6A69A64") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_47_xo_0_1 "core0/a0/des0/u0/Mxor_X_47_xo<0>1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___7___core0/a0/des0/u0/Mxor_X_1_xo<0>1") (owner "Xilinx"))
              (property INIT (string "6AAA56A4") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_2_renamed_166 "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<7>2")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFFFFFFFF51") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_61 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>61")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___16___core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<4>1") (owner "Xilinx"))
              (property INIT (string "FFF6FFF2") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout110 "core0/a0/des0/Mmux_Lout110")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout81 "core0/a0/des0/Mmux_Lout81")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout91 "core0/a0/des0/Mmux_Lout91")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout101 "core0/a0/des0/Mmux_Lout101")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout111 "core0/a0/des0/Mmux_Lout111")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout171 "core0/a0/des0/Mmux_Lout171")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout181 "core0/a0/des0/Mmux_Lout181")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout191 "core0/a0/des0/Mmux_Lout191")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout221 "core0/a0/des0/Mmux_Lout221")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_Mmux_Lout321 "core0/a0/des0/Mmux_Lout321")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAABAAAAAAA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_311 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<7>311")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___13___core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<7>311") (owner "Xilinx"))
              (property INIT (string "4000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_11 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<7>11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___13___core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<7>311") (owner "Xilinx"))
              (property INIT (string "00000080") (owner "Xilinx"))
            )
            (instance (rename core0_a0_edna_valid_rstpot_renamed_167 "core0/a0/edna_valid_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFFFFF80000000") (owner "Xilinx"))
            )
            (instance (rename core0_state_FSM_FFd2_rstpot_renamed_168 "core0/state_FSM_FFd2_rstpot")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0888888888888888") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_tx_start_h_rstpot1_renamed_169 "core0/a0/c0/tx_start_h_rstpot1")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "DFFF8AAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_0_xo_0_1 "core0/a0/des0/u0/Mxor_X_0_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "4B4B2D5B4B4B2D4A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_8_xo_0_1 "core0/a0/des0/u0/Mxor_X_8_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9A9569549A956957") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_9_xo_0_1 "core0/a0/des0/u0/Mxor_X_9_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A5C3694AA5C3695B") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_10_xo_0_1 "core0/a0/des0/u0/Mxor_X_10_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "66555A9466555A97") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_12_xo_0_1 "core0/a0/des0/u0/Mxor_X_12_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A5967886A5967897") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_20_xo_0_1 "core0/a0/des0/u0/Mxor_X_20_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "95599A6B95599A68") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_21_xo_0_1 "core0/a0/des0/u0/Mxor_X_21_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "782DD22C782DD23D") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_22_xo_0_1 "core0/a0/des0/u0/Mxor_X_22_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A52D9679A52D9668") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_24_xo_0_1 "core0/a0/des0/u0/Mxor_X_24_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6659A6AB6659A6A8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_33_xo_0_1 "core0/a0/des0/u0/Mxor_X_33_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9699CC989699CC9D") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_34_xo_0_1 "core0/a0/des0/u0/Mxor_X_34_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "69A5AA6B69A5AA68") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_36_xo_0_1 "core0/a0/des0/u0/Mxor_X_36_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6A65A6AB6A65A6A8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_45_xo_0_1 "core0/a0/des0/u0/Mxor_X_45_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAA96697AAA96694") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_Mxor_X_46_xo_0_1 "core0/a0/des0/u0/Mxor_X_46_xo<0>1")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A6599AABA6599AA8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_0_3 "core0/a0/c0/t_state[31]_t_count_rd[2]_select_99_OUT<0>3")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_0_3_F "core0/a0/c0/t_state[31]_t_count_rd[2]_select_99_OUT<0>3_F")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0200020002000000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_0_3_G "core0/a0/c0/t_state[31]_t_count_rd[2]_select_99_OUT<0>3_G")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFFDF9B") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_FSM_FFd2_In3 "core0/a0/c0/t_state_FSM_FFd2-In3")
              (viewRef view_1 (cellRef MUXF7 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_FSM_FFd2_In3_F "core0/a0/c0/t_state_FSM_FFd2-In3_F")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAAAAAAAAAAEAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_t_state_FSM_FFd2_In3_G "core0/a0/c0/t_state_FSM_FFd2-In3_G")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "2AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_10__INV_0 "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_lut<10>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_9__INV_0 "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_lut<9>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_8__INV_0 "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_lut<8>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_7__INV_0 "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_lut<7>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_6__INV_0 "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_lut<6>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_5__INV_0 "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_lut<5>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_4__INV_0 "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_lut<4>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_3__INV_0 "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_lut<3>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_2__INV_0 "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_lut<2>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_1__INV_0 "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_lut<1>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_timeout_lut_0__INV_0 "core0/a0/Mcount_timeout_lut<0>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_12__INV_0 "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_lut<12>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_11__INV_0 "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_lut<11>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_10__INV_0 "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_lut<10>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_9__INV_0 "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_lut<9>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_8__INV_0 "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_lut<8>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_7__INV_0 "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_lut<7>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_6__INV_0 "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_lut<6>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_5__INV_0 "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_lut<5>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_4__INV_0 "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_lut<4>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_3__INV_0 "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_lut<3>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_2__INV_0 "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_lut<2>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_1__INV_0 "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_lut<1>_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mcount_des_round_xor_0_11_INV_0 "core0/a0/Mcount_des_round_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_stop_inv1_INV_0 "core0/a0/stop_inv1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_Mcount_div_xor_0_11_INV_0 "core0/a0/d0/Mcount_div_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_d0_Mcount_cycle_xor_0_11_INV_0 "core0/a0/d0/Mcount_cycle_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_c0_baud_en_inv1_01_INV_0 "core0/a0/c0/baud_en_inv1_01_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_hi_busy_rstpot1_INV_0 "core0/hi_busy_rstpot1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom "core0/a0/pm0/ram_1k_generate.s6.kcpsm6_rom")
              (viewRef view_1 (cellRef RAMB16BWER (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRA<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "14:INPUT:ADDRB<13:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:DIPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:OUTPUT:DOPB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEA<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOA<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:OUTPUT:DOB<31:0>") (owner "Xilinx"))
              (property BUS_INFO (string "4:INPUT:WEB<3:0>") (owner "Xilinx"))
              (property BUS_INFO (string "32:INPUT:DIA<31:0>") (owner "Xilinx"))
              (property DATA_WIDTH_A (integer 18) (owner "Xilinx"))
              (property DATA_WIDTH_B (integer 18) (owner "Xilinx"))
              (property DOA_REG (integer 0) (owner "Xilinx"))
              (property DOB_REG (integer 0) (owner "Xilinx"))
              (property EN_RSTRAM_A (string "FALSE") (owner "Xilinx"))
              (property EN_RSTRAM_B (string "FALSE") (owner "Xilinx"))
              (property INITP_00 (string "040AB47448D186308C0B58265228A8A34D36888888DA8A22236088888A222222") (owner "Xilinx"))
              (property INITP_01 (string "0000000000000000000000000000000B75428C2A2D8C0A8D28DA2288AD743051") (owner "Xilinx"))
              (property INITP_02 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_03 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_04 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_05 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_06 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INITP_07 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_00 (string "FF301F07200100B91FFFDF00BF0300B91FFFDF00BF0200B91FFFDF00BF01000E") (owner "Xilinx"))
              (property INIT_01 (string "BF02DF03BF016026DF00002917041830FF341F00FF331F02FF321F01FF311F02") (owner "Xilinx"))
              (property INIT_02 (string "00AE1F7700B91F016047DF00008F200E00B91FFF5000DF011F20DF05BF03DF04") (owner "Xilinx"))
              (property INIT_03 (string "DFFFBF016048DF04BF006044DF00005A00AE1F8800B90F70004B1F3000B91F01") (owner "Xilinx"))
              (property INIT_04 (string "99010980A980007A09801F0000AE1FCC1F011F0200AE1FCC1F0300AE1FCC6048") (owner "Xilinx"))
              (property INIT_05 (string "00B91F01E063DF049F001C00500060549D01180100AEAF80AD80EF909901EE90") (owner "Xilinx"))
              (property INIT_06 (string "9D01BD00007A1900605BCFC0BF001C01EFC09F011F00DF011F08A079DF049F00") (owner "Xilinx"))
              (property INIT_07 (string "AB901A089C02AC901F001E001F011F021F006078CCF0ACD09D016078CCE0ACD0") (owner "Xilinx"))
              (property INIT_08 (string "00A65000607E9C01190160809A017F057E8020893D806DB04E004F060DE04B0C") (owner "Xilinx"))
              (property INIT_09 (string "BF011F0100B91FAA209FDF00005A00B91F0500AE1F8800B3DF011F01DF011F04") (owner "Xilinx"))
              (property INIT_0A (string "1F02DF0260A79E01DF011F089000DF049F001E641F001F0200B91FAA20A5DF11") (owner "Xilinx"))
              (property INIT_0B (string "9F0160BBBE009D011F001DD41E305000DF011F10E0B3DF019F00500000B3DF01") (owner "Xilinx"))
              (property INIT_0C (string "00000000000000000000000000000000000000000000000000000000500060B9") (owner "Xilinx"))
              (property INIT_0D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_0F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_10 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_11 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_12 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_13 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_14 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_15 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_16 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_17 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_18 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_19 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_1F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_20 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_21 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_22 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_23 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_24 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_25 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_26 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_27 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_28 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_29 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_2F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_30 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_31 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_32 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_33 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_34 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_35 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_36 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_37 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_38 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_39 (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3A (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3B (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3C (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3D (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3E (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_3F (string "0000000000000000000000000000000000000000000000000000000000000000") (owner "Xilinx"))
              (property INIT_A (string "000000000") (owner "Xilinx"))
              (property INIT_B (string "000000000") (owner "Xilinx"))
              (property INIT_FILE (string "NONE") (owner "Xilinx"))
              (property RSTTYPE (string "SYNC") (owner "Xilinx"))
              (property RST_PRIORITY_A (string "CE") (owner "Xilinx"))
              (property RST_PRIORITY_B (string "CE") (owner "Xilinx"))
              (property SIM_COLLISION_CHECK (string "ALL") (owner "Xilinx"))
              (property SIM_DEVICE (string "SPARTAN6") (owner "Xilinx"))
              (property SRVAL_A (string "000000000") (owner "Xilinx"))
              (property SRVAL_B (string "000000000") (owner "Xilinx"))
              (property WRITE_MODE_A (string "WRITE_FIRST") (owner "Xilinx"))
              (property WRITE_MODE_B (string "WRITE_FIRST") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u7_Mram_dout31 "core0/a0/des0/u0_u7/Mram_dout31")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "E02E5BE55996348B") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u7_Mram_dout21 "core0/a0/des0/u0_u7/Mram_dout21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "29696C5AD66539A9") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u7_Mram_dout111 "core0/a0/des0/u0_u7/Mram_dout111")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A7699959612D6CA6") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u7_Mram_dout12 "core0/a0/des0/u0_u7/Mram_dout12")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9A65669497A196CB") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u6_Mram_dout31 "core0/a0/des0/u0_u6/Mram_dout31")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9621CF782DC99666") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u6_Mram_dout21 "core0/a0/des0/u0_u6/Mram_dout21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A39686EA699A9559") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u6_Mram_dout111 "core0/a0/des0/u0_u6/Mram_dout111")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6FE094A9855A6B74") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u6_Mram_dout12 "core0/a0/des0/u0_u6/Mram_dout12")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "43967C69A57C4396") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u5_Mram_dout31 "core0/a0/des0/u0_u5/Mram_dout31")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "ADF25A2569199693") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u5_Mram_dout21 "core0/a0/des0/u0_u5/Mram_dout21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "C25ABD961D926669") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u5_Mram_dout111 "core0/a0/des0/u0_u5/Mram_dout111")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3EA5581E619B9E64") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u5_Mram_dout12 "core0/a0/des0/u0_u5/Mram_dout12")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "976C63C98C36785A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u4_Mram_dout31 "core0/a0/des0/u0_u4/Mram_dout31")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "3AD64BAD5568923C") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u4_Mram_dout21 "core0/a0/des0/u0_u4/Mram_dout21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6696B82596694D7A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u4_Mram_dout111 "core0/a0/des0/u0_u4/Mram_dout111")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A96659944732ADD9") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u4_Mram_dout12 "core0/a0/des0/u0_u4/Mram_dout12")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96A6DDD283793648") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u3_Mram_dout31 "core0/a0/des0/u0_u3/Mram_dout31")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "EA6C49971D49E178") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u3_Mram_dout21 "core0/a0/des0/u0_u3/Mram_dout21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8E66959A7C81E359") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u3_Mram_dout111 "core0/a0/des0/u0_u3/Mram_dout111")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9C52E17CA69552AB") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u3_Mram_dout12 "core0/a0/des0/u0_u3/Mram_dout12")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "15E18B74D24A6E97") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u2_Mram_dout31 "core0/a0/des0/u0_u2/Mram_dout31")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "956E4BA46AC1956B") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u2_Mram_dout21 "core0/a0/des0/u0_u2/Mram_dout21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A76D915A99686696") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u2_Mram_dout111 "core0/a0/des0/u0_u2/Mram_dout111")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7669B6928A6626CB") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u2_Mram_dout12 "core0/a0/des0/u0_u2/Mram_dout12")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "49A6E99594596B6A") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u1_Mram_dout31 "core0/a0/des0/u0_u1/Mram_dout31")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "B449D23EC3662D99") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u1_Mram_dout21 "core0/a0/des0/u0_u1/Mram_dout21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "599DA96AA9265659") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u1_Mram_dout111 "core0/a0/des0/u0_u1/Mram_dout111")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6A3D659869D25D25") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u1_Mram_dout12 "core0/a0/des0/u0_u1/Mram_dout12")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "D18DE69239680E77") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u0_Mram_dout31 "core0/a0/des0/u0_u0/Mram_dout31")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "96939EA6095C7699") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u0_Mram_dout21 "core0/a0/des0/u0_u0/Mram_dout21")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "984397E18792666F") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u0_Mram_dout111 "core0/a0/des0/u0_u0/Mram_dout111")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "7227A99668C656A7") (owner "Xilinx"))
            )
            (instance (rename core0_a0_des0_u0_u0_Mram_dout12 "core0/a0/des0/u0_u0/Mram_dout12")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9C6969466DA562F8") (owner "Xilinx"))
            )
            (instance (rename core0_a0_Mshreg_async_dd_renamed_170 "core0/a0/Mshreg_async_dd")
              (viewRef view_1 (cellRef SRLC16E (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0000") (owner "Xilinx"))
            )
            (instance (rename core0_a0_async_dd_renamed_171 "core0/a0/async_dd")
              (viewRef view_1 (cellRef FDE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net (rename okHC_7_ "okHC<7>")
              (joined
                (portRef (member okHC 17))
                (portRef I3 (instanceRef core0_state__n0201_inv1))
                (portRef I2 (instanceRef core0_hi_addr_3__GND_2_o_equal_31_o_3_1))
                (portRef I1 (instanceRef core0_hi_addr_3__GND_2_o_equal_34_o_01))
                (portRef I0 (instanceRef core0_hi_addr_3__hi_addr_3__OR_157_o1))
                (portRef I1 (instanceRef core0_hi_addr_3__GND_2_o_equal_30_o21))
                (portRef I4 (instanceRef core0_state_FSM_FFd17_In1_renamed_67))
                (portRef I3 (instanceRef core0_state_state_31__GND_2_o_Select_96_o))
                (portRef I3 (instanceRef core0_state_FSM_FFd12_rstpot_renamed_153))
                (portRef I3 (instanceRef core0_Mmux_GND_2_o_host_datain_2__MUX_728_o11))
                (portRef I3 (instanceRef core0_Mmux_GND_2_o_host_datain_1__MUX_727_o11))
                (portRef I3 (instanceRef core0_Mmux_GND_2_o_host_datain_0__MUX_726_o11))
                (portRef I1 (instanceRef core0_hi_cmd_2__21))
                (portRef I1 (instanceRef core0_hi_cmd_2__01))
                (portRef I1 (instanceRef core0_state_state_31__GND_2_o_Select_92_o1))
                (portRef I1 (instanceRef core0_state_31__GND_2_o_equal_69_o_inv1_01))
                (portRef I1 (instanceRef core0_reset_inv1))
                (portRef I1 (instanceRef core0_a0_reset_sync1))
                (portRef I4 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_5_1_renamed_158))
                (portRef I4 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_2__SW0))
                (portRef I4 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_7__SW0))
                (portRef I3 (instanceRef core0_state_FSM_FFd11_rstpot_renamed_164))
                (portRef I3 (instanceRef core0_state_FSM_FFd2_rstpot_renamed_168))
              )
            )
            (net (rename okHC_6_ "okHC<6>")
              (joined
                (portRef (member okHC 18))
                (portRef I2 (instanceRef core0_state__n0201_inv1))
                (portRef I1 (instanceRef core0_hi_addr_3__GND_2_o_equal_31_o_3_1))
                (portRef I3 (instanceRef core0_hi_addr_3__GND_2_o_equal_34_o_01))
                (portRef I3 (instanceRef core0_hi_addr_3__hi_addr_3__OR_157_o1))
                (portRef I0 (instanceRef core0_hi_addr_3__GND_2_o_equal_30_o21))
                (portRef I5 (instanceRef core0_state_FSM_FFd17_In1_renamed_67))
                (portRef I2 (instanceRef core0_state_state_31__GND_2_o_Select_96_o_SW0))
                (portRef I4 (instanceRef core0_state_FSM_FFd12_rstpot_renamed_153))
                (portRef I4 (instanceRef core0_Mmux_GND_2_o_host_datain_2__MUX_728_o11))
                (portRef I4 (instanceRef core0_Mmux_GND_2_o_host_datain_1__MUX_727_o11))
                (portRef I4 (instanceRef core0_Mmux_GND_2_o_host_datain_0__MUX_726_o11))
                (portRef I0 (instanceRef core0_hi_cmd_2__21))
                (portRef I4 (instanceRef core0_hi_cmd_2__01))
                (portRef I4 (instanceRef core0_state_state_31__GND_2_o_Select_92_o1))
                (portRef I4 (instanceRef core0_state_31__GND_2_o_equal_69_o_inv1_01))
                (portRef I0 (instanceRef core0_reset_inv1))
                (portRef I0 (instanceRef core0_a0_reset_sync1))
                (portRef I3 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_5_1_renamed_158))
                (portRef I3 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_2__SW0))
                (portRef I3 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_7__SW0))
                (portRef I4 (instanceRef core0_state_FSM_FFd11_rstpot_renamed_164))
                (portRef I2 (instanceRef core0_state_FSM_FFd2_rstpot_renamed_168))
              )
            )
            (net (rename okHC_5_ "okHC<5>")
              (joined
                (portRef (member okHC 19))
                (portRef I4 (instanceRef core0_state__n0201_inv1))
                (portRef I3 (instanceRef core0_hi_addr_3__GND_2_o_equal_31_o_3_1))
                (portRef I2 (instanceRef core0_hi_addr_3__GND_2_o_equal_34_o_01))
                (portRef I2 (instanceRef core0_hi_addr_3__hi_addr_3__OR_157_o1))
                (portRef I2 (instanceRef core0_hi_addr_3__GND_2_o_equal_30_o21))
                (portRef I3 (instanceRef core0_state_FSM_FFd17_In1_renamed_67))
                (portRef I0 (instanceRef core0_state_state_31__GND_2_o_Select_96_o_SW0))
                (portRef I1 (instanceRef core0_state_FSM_FFd12_rstpot_renamed_153))
                (portRef I1 (instanceRef core0_Mmux_GND_2_o_host_datain_2__MUX_728_o11))
                (portRef I1 (instanceRef core0_Mmux_GND_2_o_host_datain_1__MUX_727_o11))
                (portRef I1 (instanceRef core0_Mmux_GND_2_o_host_datain_0__MUX_726_o11))
                (portRef I2 (instanceRef core0_hi_cmd_2__21))
                (portRef I2 (instanceRef core0_hi_cmd_2__01))
                (portRef I3 (instanceRef core0_state_state_31__GND_2_o_Select_92_o1))
                (portRef I2 (instanceRef core0_state_31__GND_2_o_equal_69_o_inv1_01))
                (portRef I2 (instanceRef core0_reset_inv1))
                (portRef I2 (instanceRef core0_a0_reset_sync1))
                (portRef I1 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_5_1_renamed_158))
                (portRef I1 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_2__SW0))
                (portRef I1 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_7__SW0))
                (portRef I1 (instanceRef core0_state_FSM_FFd11_rstpot_renamed_164))
                (portRef I4 (instanceRef core0_state_FSM_FFd2_rstpot_renamed_168))
              )
            )
            (net (rename okHC_4_ "okHC<4>")
              (joined
                (portRef (member okHC 20))
                (portRef I0 (instanceRef core0_state__n0201_inv1))
                (portRef I0 (instanceRef core0_hi_addr_3__GND_2_o_equal_31_o_3_1))
                (portRef I0 (instanceRef core0_hi_addr_3__GND_2_o_equal_34_o_01))
                (portRef I1 (instanceRef core0_hi_addr_3__hi_addr_3__OR_157_o1))
                (portRef I3 (instanceRef core0_hi_addr_3__GND_2_o_equal_30_o21))
                (portRef I2 (instanceRef core0_state_FSM_FFd17_In1_renamed_67))
                (portRef I1 (instanceRef core0_state_state_31__GND_2_o_Select_96_o_SW0))
                (portRef I2 (instanceRef core0_state_FSM_FFd12_rstpot_renamed_153))
                (portRef I2 (instanceRef core0_Mmux_GND_2_o_host_datain_2__MUX_728_o11))
                (portRef I2 (instanceRef core0_Mmux_GND_2_o_host_datain_1__MUX_727_o11))
                (portRef I2 (instanceRef core0_Mmux_GND_2_o_host_datain_0__MUX_726_o11))
                (portRef I3 (instanceRef core0_hi_cmd_2__21))
                (portRef I3 (instanceRef core0_hi_cmd_2__01))
                (portRef I2 (instanceRef core0_state_state_31__GND_2_o_Select_92_o1))
                (portRef I3 (instanceRef core0_state_31__GND_2_o_equal_69_o_inv1_01))
                (portRef I3 (instanceRef core0_reset_inv1))
                (portRef I3 (instanceRef core0_a0_reset_sync1))
                (portRef I2 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_5_1_renamed_158))
                (portRef I2 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_2__SW0))
                (portRef I2 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_7__SW0))
                (portRef I2 (instanceRef core0_state_FSM_FFd11_rstpot_renamed_164))
                (portRef I5 (instanceRef core0_state_FSM_FFd2_rstpot_renamed_168))
              )
            )
            (net (rename okHC_3_ "okHC<3>")
              (joined
                (portRef (member okHC 21))
                (portRef I4 (instanceRef core0_hi_cmd_2__21))
                (portRef I0 (instanceRef core0_hi_cmd_2__01))
              )
            )
            (net (rename okHC_2_ "okHC<2>")
              (joined
                (portRef (member okHC 22))
                (portRef I1 (instanceRef core0_state_FSM_FFd14_In11))
                (portRef I2 (instanceRef core0_state_FSM_FFd16_In11))
                (portRef I2 (instanceRef core0_state_FSM_FFd17_In2_renamed_68))
              )
            )
            (net (rename okHC_1_ "okHC<1>")
              (joined
                (portRef (member okHC 23))
                (portRef I2 (instanceRef core0_state_FSM_FFd14_In11))
                (portRef I0 (instanceRef core0_state_FSM_FFd16_In11))
                (portRef I1 (instanceRef core0_state_FSM_FFd17_In2_renamed_68))
              )
            )
            (net (rename okHC_23_ "okHC<23>")
              (joined
                (portRef (member okHC 1))
                (portRef I3 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_15_1))
              )
            )
            (net (rename okHC_22_ "okHC<22>")
              (joined
                (portRef (member okHC 2))
                (portRef I3 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_14_1))
              )
            )
            (net (rename okHC_21_ "okHC<21>")
              (joined
                (portRef (member okHC 3))
                (portRef I3 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_13_1))
              )
            )
            (net (rename okHC_20_ "okHC<20>")
              (joined
                (portRef (member okHC 4))
                (portRef I3 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_12_1))
              )
            )
            (net (rename okHC_19_ "okHC<19>")
              (joined
                (portRef (member okHC 5))
                (portRef I2 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_11_1))
              )
            )
            (net (rename okHC_18_ "okHC<18>")
              (joined
                (portRef (member okHC 6))
                (portRef D (instanceRef core0_block_size_10))
                (portRef I2 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_10_2))
              )
            )
            (net (rename okHC_17_ "okHC<17>")
              (joined
                (portRef (member okHC 7))
                (portRef D (instanceRef core0_block_size_9))
                (portRef I2 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_9_1))
              )
            )
            (net (rename okHC_16_ "okHC<16>")
              (joined
                (portRef (member okHC 8))
                (portRef D (instanceRef core0_block_size_8))
                (portRef I2 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_8_1))
              )
            )
            (net (rename okHC_15_ "okHC<15>")
              (joined
                (portRef (member okHC 9))
                (portRef D (instanceRef core0_block_size_7))
                (portRef I2 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_7_1))
                (portRef I5 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_7__SW0))
              )
            )
            (net (rename okHC_14_ "okHC<14>")
              (joined
                (portRef (member okHC 10))
                (portRef D (instanceRef core0_block_size_6))
                (portRef I2 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_6_1))
                (portRef I1 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_6__SW0))
              )
            )
            (net (rename okHC_13_ "okHC<13>")
              (joined
                (portRef (member okHC 11))
                (portRef D (instanceRef core0_block_size_5))
                (portRef I2 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_5_1))
                (portRef I5 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_5_1_renamed_158))
              )
            )
            (net (rename okHC_12_ "okHC<12>")
              (joined
                (portRef (member okHC 12))
                (portRef D (instanceRef core0_block_size_4))
                (portRef I2 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_4_1))
                (portRef I4 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_4_2))
              )
            )
            (net (rename okHC_11_ "okHC<11>")
              (joined
                (portRef (member okHC 13))
                (portRef D (instanceRef core0_block_size_3))
                (portRef I3 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_3_1))
                (portRef I4 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_3_2))
              )
            )
            (net (rename okHC_10_ "okHC<10>")
              (joined
                (portRef (member okHC 14))
                (portRef D (instanceRef core0_block_size_2))
                (portRef I3 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_2_1))
                (portRef I0 (instanceRef core0_Mmux_GND_2_o_host_datain_2__MUX_728_o11))
                (portRef I5 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_2__SW0))
              )
            )
            (net (rename okHC_9_ "okHC<9>")
              (joined
                (portRef (member okHC 15))
                (portRef D (instanceRef core0_block_size_1))
                (portRef I2 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_1_1))
                (portRef I1 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1__SW0))
                (portRef I0 (instanceRef core0_Mmux_GND_2_o_host_datain_1__MUX_727_o11))
              )
            )
            (net (rename okHC_8_ "okHC<8>")
              (joined
                (portRef (member okHC 16))
                (portRef D (instanceRef core0_block_size_0))
                (portRef I3 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_2))
                (portRef I2 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_0_1))
                (portRef I0 (instanceRef core0_Mmux_GND_2_o_host_datain_0__MUX_726_o11))
              )
            )
            (net (rename okHC_24_ "okHC<24>")
              (joined
                (portRef (member okHC 0))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_11))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5_21))
                (portRef I2 (instanceRef core0_a0_c0_Mmux_t_count_23__GND_19_o_mux_23_OUT1011))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_21))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_6__SW0))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_4__SW0))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_3__SW0))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_2__SW0))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_1__SW0))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_5__SW0))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0__SW0))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_2_renamed_83))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_2_renamed_85))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_2_renamed_89))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_23))
                (portRef I1 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In1_renamed_93))
                (portRef I5 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In4_renamed_96))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_1_renamed_99))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_3))
                (portRef I5 (instanceRef core0_a0_c0_t_state_FSM_FFd3_In_renamed_100))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_3_renamed_155))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_4_renamed_156))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_3))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_1_3))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_3_SW0))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_61))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_0_3_G))
              )
            )
            (net (rename ok2_16_ "ok2<16>")
              (joined
                (portRef (member ok2 0))
                (portRef I (instanceRef core0_hi_busy_rstpot1_INV_0))
              )
            )
            (net (rename ok2_15_ "ok2<15>")
              (joined
                (portRef (member ok2 1))
                (portRef I1 (instanceRef core0_Mmux_hi_dataout171))
              )
            )
            (net (rename ok2_14_ "ok2<14>")
              (joined
                (portRef (member ok2 2))
                (portRef I1 (instanceRef core0_Mmux_hi_dataout211))
              )
            )
            (net (rename ok2_13_ "ok2<13>")
              (joined
                (portRef (member ok2 3))
                (portRef I1 (instanceRef core0_Mmux_hi_dataout311))
              )
            )
            (net (rename ok2_12_ "ok2<12>")
              (joined
                (portRef (member ok2 4))
                (portRef I1 (instanceRef core0_Mmux_hi_dataout411))
              )
            )
            (net (rename ok2_11_ "ok2<11>")
              (joined
                (portRef (member ok2 5))
                (portRef I0 (instanceRef core0_Mmux_hi_dataout511))
              )
            )
            (net (rename ok2_10_ "ok2<10>")
              (joined
                (portRef (member ok2 6))
                (portRef I0 (instanceRef core0_Mmux_hi_dataout611))
              )
            )
            (net (rename ok2_9_ "ok2<9>")
              (joined
                (portRef (member ok2 7))
                (portRef I0 (instanceRef core0_Mmux_hi_dataout711))
              )
            )
            (net (rename ok2_8_ "ok2<8>")
              (joined
                (portRef (member ok2 8))
                (portRef I3 (instanceRef core0_Mmux_hi_dataout811))
              )
            )
            (net (rename ok2_7_ "ok2<7>")
              (joined
                (portRef (member ok2 9))
                (portRef I0 (instanceRef core0_Mmux_hi_dataout911))
              )
            )
            (net (rename ok2_6_ "ok2<6>")
              (joined
                (portRef (member ok2 10))
                (portRef I0 (instanceRef core0_Mmux_hi_dataout1011))
              )
            )
            (net (rename ok2_5_ "ok2<5>")
              (joined
                (portRef (member ok2 11))
                (portRef I1 (instanceRef core0_Mmux_hi_dataout1111))
              )
            )
            (net (rename ok2_4_ "ok2<4>")
              (joined
                (portRef (member ok2 12))
                (portRef I3 (instanceRef core0_Mmux_hi_dataout1211))
              )
            )
            (net (rename ok2_3_ "ok2<3>")
              (joined
                (portRef (member ok2 13))
                (portRef I1 (instanceRef core0_Mmux_hi_dataout1311))
              )
            )
            (net (rename ok2_2_ "ok2<2>")
              (joined
                (portRef (member ok2 14))
                (portRef I3 (instanceRef core0_Mmux_hi_dataout1411))
              )
            )
            (net (rename ok2_1_ "ok2<1>")
              (joined
                (portRef (member ok2 15))
                (portRef I0 (instanceRef core0_Mmux_hi_dataout1511))
              )
            )
            (net (rename ok2_0_ "ok2<0>")
              (joined
                (portRef (member ok2 16))
                (portRef I3 (instanceRef core0_Mmux_hi_dataout1611))
              )
            )
            (net (rename okCH_18_ "okCH<18>")
              (joined
                (portRef (member okCH 2))
                (portRef O (instanceRef core0_Mmux_hi_dataout171))
              )
            )
            (net (rename okCH_17_ "okCH<17>")
              (joined
                (portRef (member okCH 3))
                (portRef O (instanceRef core0_Mmux_hi_dataout211))
              )
            )
            (net (rename okCH_16_ "okCH<16>")
              (joined
                (portRef (member okCH 4))
                (portRef O (instanceRef core0_Mmux_hi_dataout311))
              )
            )
            (net (rename okCH_15_ "okCH<15>")
              (joined
                (portRef (member okCH 5))
                (portRef O (instanceRef core0_Mmux_hi_dataout411))
              )
            )
            (net (rename okCH_14_ "okCH<14>")
              (joined
                (portRef (member okCH 6))
                (portRef O (instanceRef core0_Mmux_hi_dataout511))
              )
            )
            (net (rename okCH_13_ "okCH<13>")
              (joined
                (portRef (member okCH 7))
                (portRef O (instanceRef core0_Mmux_hi_dataout611))
              )
            )
            (net (rename okCH_12_ "okCH<12>")
              (joined
                (portRef (member okCH 8))
                (portRef O (instanceRef core0_Mmux_hi_dataout711))
              )
            )
            (net (rename okCH_11_ "okCH<11>")
              (joined
                (portRef (member okCH 9))
                (portRef O (instanceRef core0_Mmux_hi_dataout811))
              )
            )
            (net (rename okCH_10_ "okCH<10>")
              (joined
                (portRef (member okCH 10))
                (portRef O (instanceRef core0_Mmux_hi_dataout911))
              )
            )
            (net (rename okCH_9_ "okCH<9>")
              (joined
                (portRef (member okCH 11))
                (portRef O (instanceRef core0_Mmux_hi_dataout1011))
              )
            )
            (net (rename okCH_8_ "okCH<8>")
              (joined
                (portRef (member okCH 12))
                (portRef O (instanceRef core0_Mmux_hi_dataout1111))
              )
            )
            (net (rename okCH_7_ "okCH<7>")
              (joined
                (portRef (member okCH 13))
                (portRef O (instanceRef core0_Mmux_hi_dataout1211))
              )
            )
            (net (rename okCH_6_ "okCH<6>")
              (joined
                (portRef (member okCH 14))
                (portRef O (instanceRef core0_Mmux_hi_dataout1311))
              )
            )
            (net (rename okCH_5_ "okCH<5>")
              (joined
                (portRef (member okCH 15))
                (portRef O (instanceRef core0_Mmux_hi_dataout1411))
              )
            )
            (net (rename okCH_4_ "okCH<4>")
              (joined
                (portRef (member okCH 16))
                (portRef O (instanceRef core0_Mmux_hi_dataout1511))
              )
            )
            (net (rename okCH_3_ "okCH<3>")
              (joined
                (portRef (member okCH 17))
                (portRef O (instanceRef core0_Mmux_hi_dataout1611))
              )
            )
            (net (rename core0_ti_blockstrobe "core0/ti_blockstrobe")
              (joined
                (portRef (member ok1 0))
                (portRef Q (instanceRef core0_ti_blockstrobe_renamed_19))
              )
            )
            (net (rename core0_ti_trigupdate "core0/ti_trigupdate")
              (joined
                (portRef (member ok1 1))
                (portRef Q (instanceRef core0_ti_trigupdate_renamed_16))
              )
            )
            (net (rename core0_ti_wireupdate "core0/ti_wireupdate")
              (joined
                (portRef (member ok1 2))
                (portRef Q (instanceRef core0_ti_wireupdate_renamed_15))
              )
            )
            (net (rename core0_ti_write "core0/ti_write")
              (joined
                (portRef (member ok1 3))
                (portRef Q (instanceRef core0_ti_write_renamed_18))
              )
            )
            (net (rename core0_ti_read "core0/ti_read")
              (joined
                (portRef (member ok1 4))
                (portRef Q (instanceRef core0_ti_read_renamed_17))
              )
            )
            (net (rename core0_ti_reset "core0/ti_reset")
              (joined
                (portRef (member ok1 5))
                (portRef Q (instanceRef core0_ti_reset_renamed_14))
              )
            )
            (net (rename ok1_24_ "ok1<24>")
              (joined
                (portRef (member ok1 6))
                (portRef C (instanceRef core0_ti_blockstrobe_renamed_19))
                (portRef C (instanceRef core0_ti_write_renamed_18))
                (portRef C (instanceRef core0_ti_read_renamed_17))
                (portRef C (instanceRef core0_block_count_0))
                (portRef C (instanceRef core0_block_count_1))
                (portRef C (instanceRef core0_block_count_2))
                (portRef C (instanceRef core0_block_count_3))
                (portRef C (instanceRef core0_block_count_4))
                (portRef C (instanceRef core0_block_count_5))
                (portRef C (instanceRef core0_block_count_6))
                (portRef C (instanceRef core0_block_count_7))
                (portRef C (instanceRef core0_block_count_8))
                (portRef C (instanceRef core0_block_count_9))
                (portRef C (instanceRef core0_block_count_10))
                (portRef C (instanceRef core0_ti_addr_0))
                (portRef C (instanceRef core0_ti_addr_1))
                (portRef C (instanceRef core0_ti_addr_2))
                (portRef C (instanceRef core0_ti_addr_3))
                (portRef C (instanceRef core0_ti_addr_4))
                (portRef C (instanceRef core0_ti_addr_5))
                (portRef C (instanceRef core0_ti_addr_6))
                (portRef C (instanceRef core0_ti_addr_7))
                (portRef C (instanceRef core0_block_size_0))
                (portRef C (instanceRef core0_block_size_1))
                (portRef C (instanceRef core0_block_size_2))
                (portRef C (instanceRef core0_block_size_3))
                (portRef C (instanceRef core0_block_size_4))
                (portRef C (instanceRef core0_block_size_5))
                (portRef C (instanceRef core0_block_size_6))
                (portRef C (instanceRef core0_block_size_7))
                (portRef C (instanceRef core0_block_size_8))
                (portRef C (instanceRef core0_block_size_9))
                (portRef C (instanceRef core0_block_size_10))
                (portRef C (instanceRef core0_ti_dataout_0))
                (portRef C (instanceRef core0_ti_dataout_1))
                (portRef C (instanceRef core0_ti_dataout_2))
                (portRef C (instanceRef core0_ti_dataout_3))
                (portRef C (instanceRef core0_ti_dataout_4))
                (portRef C (instanceRef core0_ti_dataout_5))
                (portRef C (instanceRef core0_ti_dataout_6))
                (portRef C (instanceRef core0_ti_dataout_7))
                (portRef C (instanceRef core0_ti_dataout_8))
                (portRef C (instanceRef core0_ti_dataout_9))
                (portRef C (instanceRef core0_ti_dataout_10))
                (portRef C (instanceRef core0_ti_dataout_11))
                (portRef C (instanceRef core0_ti_dataout_12))
                (portRef C (instanceRef core0_ti_dataout_13))
                (portRef C (instanceRef core0_ti_dataout_14))
                (portRef C (instanceRef core0_ti_dataout_15))
                (portRef C (instanceRef core0_ti_trigupdate_renamed_16))
                (portRef C (instanceRef core0_ti_wireupdate_renamed_15))
                (portRef C (instanceRef core0_ti_reset_renamed_14))
                (portRef C (instanceRef core0_state_FSM_FFd17_renamed_13))
                (portRef C (instanceRef core0_state_FSM_FFd14_renamed_12))
                (portRef C (instanceRef core0_state_FSM_FFd16_renamed_11))
                (portRef C (instanceRef core0_state_FSM_FFd15_renamed_10))
                (portRef C (instanceRef core0_state_FSM_FFd10_renamed_9))
                (portRef C (instanceRef core0_state_FSM_FFd7_renamed_8))
                (portRef C (instanceRef core0_state_FSM_FFd9_renamed_7))
                (portRef C (instanceRef core0_state_FSM_FFd4_renamed_6))
                (portRef C (instanceRef core0_state_FSM_FFd6_renamed_5))
                (portRef C (instanceRef core0_state_FSM_FFd3_renamed_4))
                (portRef C (instanceRef core0_state_FSM_FFd13_renamed_3))
                (portRef C (instanceRef core0_state_FSM_FFd8_renamed_2))
                (portRef C (instanceRef core0_state_FSM_FFd1_renamed_1))
                (portRef (member okHC 24))
                (portRef C (instanceRef core0_a0_edna_19_renamed_51))
                (portRef C (instanceRef core0_a0_edna_16_renamed_50))
                (portRef C (instanceRef core0_a0_edna_18_renamed_49))
                (portRef C (instanceRef core0_a0_edna_17_renamed_48))
                (portRef C (instanceRef core0_a0_edna_13_renamed_47))
                (portRef C (instanceRef core0_a0_edna_15_renamed_46))
                (portRef C (instanceRef core0_a0_edna_14_renamed_45))
                (portRef C (instanceRef core0_a0_edna_10_renamed_44))
                (portRef C (instanceRef core0_a0_edna_12_renamed_43))
                (portRef C (instanceRef core0_a0_edna_11_renamed_42))
                (portRef C (instanceRef core0_a0_edna_7_renamed_41))
                (portRef C (instanceRef core0_a0_edna_9_renamed_40))
                (portRef C (instanceRef core0_a0_edna_8_renamed_39))
                (portRef C (instanceRef core0_a0_edna_4_renamed_38))
                (portRef C (instanceRef core0_a0_edna_6_renamed_37))
                (portRef C (instanceRef core0_a0_edna_5_renamed_36))
                (portRef C (instanceRef core0_a0_edna_1_renamed_35))
                (portRef C (instanceRef core0_a0_edna_3_renamed_34))
                (portRef C (instanceRef core0_a0_edna_2_renamed_33))
                (portRef C (instanceRef core0_a0_edna_0_renamed_32))
                (portRef C (instanceRef core0_a0_pico_in_port_0_renamed_31))
                (portRef C (instanceRef core0_a0_pico_in_port_1_renamed_30))
                (portRef C (instanceRef core0_a0_pico_in_port_2_renamed_29))
                (portRef C (instanceRef core0_a0_pico_in_port_3_renamed_28))
                (portRef C (instanceRef core0_a0_pico_in_port_4_renamed_27))
                (portRef C (instanceRef core0_a0_pico_in_port_5_renamed_26))
                (portRef C (instanceRef core0_a0_pico_in_port_6_renamed_25))
                (portRef C (instanceRef core0_a0_pico_in_port_7_renamed_24))
                (portRef C (instanceRef core0_a0_tok_tx_start_renamed_23))
                (portRef C (instanceRef core0_a0_tok_wk_start_renamed_22))
                (portRef C (instanceRef core0_a0_tok_mem_reset_renamed_21))
                (portRef C (instanceRef core0_a0_tok_mem_rd_en_renamed_20))
                (portRef C (instanceRef core0_a0_tok_tx_0))
                (portRef C (instanceRef core0_a0_tok_tx_1))
                (portRef C (instanceRef core0_a0_tok_tx_2))
                (portRef C (instanceRef core0_a0_tok_tx_3))
                (portRef C (instanceRef core0_a0_tok_tx_4))
                (portRef C (instanceRef core0_a0_tok_tx_5))
                (portRef C (instanceRef core0_a0_tok_tx_6))
                (portRef C (instanceRef core0_a0_tok_tx_7))
                (portRef C (instanceRef core0_a0_atmel_status_fuses_0))
                (portRef C (instanceRef core0_a0_atmel_status_fuses_1))
                (portRef C (instanceRef core0_a0_atmel_status_fuses_2))
                (portRef C (instanceRef core0_a0_atmel_status_fuses_3))
                (portRef C (instanceRef core0_a0_atmel_status_fuses_4))
                (portRef C (instanceRef core0_a0_atmel_status_fuses_5))
                (portRef C (instanceRef core0_a0_atmel_status_fuses_6))
                (portRef C (instanceRef core0_a0_atmel_status_fuses_7))
                (portRef C (instanceRef core0_a0_atmel_status_fuses_8))
                (portRef C (instanceRef core0_a0_atmel_status_fuses_9))
                (portRef C (instanceRef core0_a0_atmel_status_fuses_10))
                (portRef C (instanceRef core0_a0_atmel_status_fuses_11))
                (portRef C (instanceRef core0_a0_atmel_status_fuses_12))
                (portRef C (instanceRef core0_a0_atmel_status_fuses_13))
                (portRef C (instanceRef core0_a0_atmel_status_fuses_14))
                (portRef C (instanceRef core0_a0_atmel_status_fuses_15))
                (portRef C (instanceRef core0_a0_atmel_status_fuses_16))
                (portRef C (instanceRef core0_a0_atmel_status_fuses_17))
                (portRef C (instanceRef core0_a0_atmel_status_fuses_18))
                (portRef C (instanceRef core0_a0_atmel_status_fuses_19))
                (portRef C (instanceRef core0_a0_timeout_0))
                (portRef C (instanceRef core0_a0_timeout_1))
                (portRef C (instanceRef core0_a0_timeout_2))
                (portRef C (instanceRef core0_a0_timeout_3))
                (portRef C (instanceRef core0_a0_timeout_4))
                (portRef C (instanceRef core0_a0_timeout_5))
                (portRef C (instanceRef core0_a0_timeout_6))
                (portRef C (instanceRef core0_a0_timeout_7))
                (portRef C (instanceRef core0_a0_timeout_8))
                (portRef C (instanceRef core0_a0_timeout_9))
                (portRef C (instanceRef core0_a0_timeout_10))
                (portRef C (instanceRef core0_a0_timeout_11))
                (portRef C (instanceRef core0_a0_timeout_12))
                (portRef C (instanceRef core0_a0_timeout_13))
                (portRef C (instanceRef core0_a0_timeout_14))
                (portRef C (instanceRef core0_a0_timeout_15))
                (portRef C (instanceRef core0_a0_timeout_16))
                (portRef C (instanceRef core0_a0_timeout_17))
                (portRef C (instanceRef core0_a0_timeout_18))
                (portRef C (instanceRef core0_a0_timeout_19))
                (portRef C (instanceRef core0_a0_timeout_20))
                (portRef C (instanceRef core0_a0_timeout_21))
                (portRef C (instanceRef core0_a0_timeout_22))
                (portRef C (instanceRef core0_a0_timeout_23))
                (portRef C (instanceRef core0_a0_timeout_24))
                (portRef C (instanceRef core0_a0_timeout_25))
                (portRef C (instanceRef core0_a0_timeout_26))
                (portRef C (instanceRef core0_a0_timeout_27))
                (portRef C (instanceRef core0_a0_timeout_28))
                (portRef C (instanceRef core0_a0_des_round_0))
                (portRef C (instanceRef core0_a0_des_round_1))
                (portRef C (instanceRef core0_a0_des_round_2))
                (portRef C (instanceRef core0_a0_des_round_3))
                (portRef clk (instanceRef core0_a0_cb0))
                (portRef C (instanceRef core0_a0_des0_L_32))
                (portRef C (instanceRef core0_a0_des0_L_31))
                (portRef C (instanceRef core0_a0_des0_L_30))
                (portRef C (instanceRef core0_a0_des0_L_29))
                (portRef C (instanceRef core0_a0_des0_L_28))
                (portRef C (instanceRef core0_a0_des0_L_27))
                (portRef C (instanceRef core0_a0_des0_L_26))
                (portRef C (instanceRef core0_a0_des0_L_25))
                (portRef C (instanceRef core0_a0_des0_L_24))
                (portRef C (instanceRef core0_a0_des0_L_23))
                (portRef C (instanceRef core0_a0_des0_L_22))
                (portRef C (instanceRef core0_a0_des0_L_21))
                (portRef C (instanceRef core0_a0_des0_L_20))
                (portRef C (instanceRef core0_a0_des0_L_19))
                (portRef C (instanceRef core0_a0_des0_L_18))
                (portRef C (instanceRef core0_a0_des0_L_17))
                (portRef C (instanceRef core0_a0_des0_L_16))
                (portRef C (instanceRef core0_a0_des0_L_15))
                (portRef C (instanceRef core0_a0_des0_L_14))
                (portRef C (instanceRef core0_a0_des0_L_13))
                (portRef C (instanceRef core0_a0_des0_L_12))
                (portRef C (instanceRef core0_a0_des0_L_11))
                (portRef C (instanceRef core0_a0_des0_L_10))
                (portRef C (instanceRef core0_a0_des0_L_9))
                (portRef C (instanceRef core0_a0_des0_L_8))
                (portRef C (instanceRef core0_a0_des0_L_7))
                (portRef C (instanceRef core0_a0_des0_L_6))
                (portRef C (instanceRef core0_a0_des0_L_5))
                (portRef C (instanceRef core0_a0_des0_L_4))
                (portRef C (instanceRef core0_a0_des0_L_3))
                (portRef C (instanceRef core0_a0_des0_L_2))
                (portRef C (instanceRef core0_a0_des0_L_1))
                (portRef C (instanceRef core0_a0_des0_R_32))
                (portRef C (instanceRef core0_a0_des0_R_31))
                (portRef C (instanceRef core0_a0_des0_R_30))
                (portRef C (instanceRef core0_a0_des0_R_29))
                (portRef C (instanceRef core0_a0_des0_R_28))
                (portRef C (instanceRef core0_a0_des0_R_27))
                (portRef C (instanceRef core0_a0_des0_R_26))
                (portRef C (instanceRef core0_a0_des0_R_25))
                (portRef C (instanceRef core0_a0_des0_R_24))
                (portRef C (instanceRef core0_a0_des0_R_23))
                (portRef C (instanceRef core0_a0_des0_R_22))
                (portRef C (instanceRef core0_a0_des0_R_21))
                (portRef C (instanceRef core0_a0_des0_R_20))
                (portRef C (instanceRef core0_a0_des0_R_19))
                (portRef C (instanceRef core0_a0_des0_R_18))
                (portRef C (instanceRef core0_a0_des0_R_17))
                (portRef C (instanceRef core0_a0_des0_R_16))
                (portRef C (instanceRef core0_a0_des0_R_15))
                (portRef C (instanceRef core0_a0_des0_R_14))
                (portRef C (instanceRef core0_a0_des0_R_13))
                (portRef C (instanceRef core0_a0_des0_R_12))
                (portRef C (instanceRef core0_a0_des0_R_11))
                (portRef C (instanceRef core0_a0_des0_R_10))
                (portRef C (instanceRef core0_a0_des0_R_9))
                (portRef C (instanceRef core0_a0_des0_R_8))
                (portRef C (instanceRef core0_a0_des0_R_7))
                (portRef C (instanceRef core0_a0_des0_R_6))
                (portRef C (instanceRef core0_a0_des0_R_5))
                (portRef C (instanceRef core0_a0_des0_R_4))
                (portRef C (instanceRef core0_a0_des0_R_3))
                (portRef C (instanceRef core0_a0_des0_R_2))
                (portRef C (instanceRef core0_a0_des0_R_1))
                (portRef C (instanceRef core0_a0_d0_dna_shift_renamed_53))
                (portRef C (instanceRef core0_a0_d0_dna_read_renamed_52))
                (portRef C (instanceRef core0_a0_d0_dna_0))
                (portRef C (instanceRef core0_a0_d0_dna_1))
                (portRef C (instanceRef core0_a0_d0_dna_2))
                (portRef C (instanceRef core0_a0_d0_dna_3))
                (portRef C (instanceRef core0_a0_d0_dna_4))
                (portRef C (instanceRef core0_a0_d0_dna_5))
                (portRef C (instanceRef core0_a0_d0_dna_6))
                (portRef C (instanceRef core0_a0_d0_dna_7))
                (portRef C (instanceRef core0_a0_d0_dna_8))
                (portRef C (instanceRef core0_a0_d0_dna_9))
                (portRef C (instanceRef core0_a0_d0_dna_10))
                (portRef C (instanceRef core0_a0_d0_dna_11))
                (portRef C (instanceRef core0_a0_d0_dna_12))
                (portRef C (instanceRef core0_a0_d0_dna_13))
                (portRef C (instanceRef core0_a0_d0_dna_14))
                (portRef C (instanceRef core0_a0_d0_dna_15))
                (portRef C (instanceRef core0_a0_d0_dna_16))
                (portRef C (instanceRef core0_a0_d0_dna_17))
                (portRef C (instanceRef core0_a0_d0_dna_18))
                (portRef C (instanceRef core0_a0_d0_dna_19))
                (portRef C (instanceRef core0_a0_d0_dna_20))
                (portRef C (instanceRef core0_a0_d0_dna_21))
                (portRef C (instanceRef core0_a0_d0_dna_22))
                (portRef C (instanceRef core0_a0_d0_dna_23))
                (portRef C (instanceRef core0_a0_d0_dna_24))
                (portRef C (instanceRef core0_a0_d0_dna_25))
                (portRef C (instanceRef core0_a0_d0_dna_26))
                (portRef C (instanceRef core0_a0_d0_dna_27))
                (portRef C (instanceRef core0_a0_d0_dna_28))
                (portRef C (instanceRef core0_a0_d0_dna_29))
                (portRef C (instanceRef core0_a0_d0_dna_30))
                (portRef C (instanceRef core0_a0_d0_dna_31))
                (portRef C (instanceRef core0_a0_d0_dna_32))
                (portRef C (instanceRef core0_a0_d0_dna_33))
                (portRef C (instanceRef core0_a0_d0_dna_34))
                (portRef C (instanceRef core0_a0_d0_dna_35))
                (portRef C (instanceRef core0_a0_d0_dna_36))
                (portRef C (instanceRef core0_a0_d0_dna_37))
                (portRef C (instanceRef core0_a0_d0_dna_38))
                (portRef C (instanceRef core0_a0_d0_dna_39))
                (portRef C (instanceRef core0_a0_d0_dna_40))
                (portRef C (instanceRef core0_a0_d0_dna_41))
                (portRef C (instanceRef core0_a0_d0_dna_42))
                (portRef C (instanceRef core0_a0_d0_dna_43))
                (portRef C (instanceRef core0_a0_d0_dna_44))
                (portRef C (instanceRef core0_a0_d0_dna_45))
                (portRef C (instanceRef core0_a0_d0_dna_46))
                (portRef C (instanceRef core0_a0_d0_dna_47))
                (portRef C (instanceRef core0_a0_d0_dna_48))
                (portRef C (instanceRef core0_a0_d0_dna_49))
                (portRef C (instanceRef core0_a0_d0_dna_50))
                (portRef C (instanceRef core0_a0_d0_dna_51))
                (portRef C (instanceRef core0_a0_d0_dna_52))
                (portRef C (instanceRef core0_a0_d0_dna_53))
                (portRef C (instanceRef core0_a0_d0_dna_54))
                (portRef C (instanceRef core0_a0_d0_dna_55))
                (portRef C (instanceRef core0_a0_d0_dna_56))
                (portRef C (instanceRef core0_a0_d0_cycle_1))
                (portRef C (instanceRef core0_a0_d0_cycle_2))
                (portRef C (instanceRef core0_a0_d0_cycle_3))
                (portRef C (instanceRef core0_a0_d0_cycle_4))
                (portRef C (instanceRef core0_a0_d0_cycle_5))
                (portRef C (instanceRef core0_a0_d0_div_0))
                (portRef C (instanceRef core0_a0_d0_div_1))
                (portRef C (instanceRef core0_a0_d0_div_2))
                (portRef C (instanceRef core0_a0_d0_div_3))
                (portRef C (instanceRef core0_a0_d0_div_4))
                (portRef C (instanceRef core0_a0_d0_cycle_0))
                (portRef C (instanceRef core0_a0_c0_baud_en_renamed_62))
                (portRef C (instanceRef core0_a0_c0_tok_tx_hold_0))
                (portRef C (instanceRef core0_a0_c0_tok_tx_hold_1))
                (portRef C (instanceRef core0_a0_c0_tok_tx_hold_2))
                (portRef C (instanceRef core0_a0_c0_tok_tx_hold_3))
                (portRef C (instanceRef core0_a0_c0_tok_tx_hold_4))
                (portRef C (instanceRef core0_a0_c0_tok_tx_hold_5))
                (portRef C (instanceRef core0_a0_c0_tok_tx_hold_6))
                (portRef C (instanceRef core0_a0_c0_tok_tx_hold_7))
                (portRef C (instanceRef core0_a0_c0_t_count_rd_0))
                (portRef C (instanceRef core0_a0_c0_t_count_rd_1))
                (portRef C (instanceRef core0_a0_c0_t_count_rd_2))
                (portRef C (instanceRef core0_a0_c0_done_renamed_61))
                (portRef C (instanceRef core0_a0_c0_t_count_tok_0))
                (portRef C (instanceRef core0_a0_c0_t_count_tok_1))
                (portRef C (instanceRef core0_a0_c0_t_count_tok_2))
                (portRef C (instanceRef core0_a0_c0_dataout_0))
                (portRef C (instanceRef core0_a0_c0_dataout_1))
                (portRef C (instanceRef core0_a0_c0_dataout_2))
                (portRef C (instanceRef core0_a0_c0_dataout_3))
                (portRef C (instanceRef core0_a0_c0_dataout_4))
                (portRef C (instanceRef core0_a0_c0_dataout_5))
                (portRef C (instanceRef core0_a0_c0_dataout_6))
                (portRef C (instanceRef core0_a0_c0_dataout_7))
                (portRef C (instanceRef core0_a0_c0_t_count_0))
                (portRef C (instanceRef core0_a0_c0_t_count_1))
                (portRef C (instanceRef core0_a0_c0_t_count_2))
                (portRef C (instanceRef core0_a0_c0_t_count_3))
                (portRef C (instanceRef core0_a0_c0_t_count_4))
                (portRef C (instanceRef core0_a0_c0_t_count_5))
                (portRef C (instanceRef core0_a0_c0_t_count_6))
                (portRef C (instanceRef core0_a0_c0_t_count_7))
                (portRef C (instanceRef core0_a0_c0_t_count_8))
                (portRef C (instanceRef core0_a0_c0_t_count_9))
                (portRef C (instanceRef core0_a0_c0_t_count_10))
                (portRef C (instanceRef core0_a0_c0_t_count_11))
                (portRef C (instanceRef core0_a0_c0_t_count_12))
                (portRef C (instanceRef core0_a0_c0_atmel_t_renamed_60))
                (portRef C (instanceRef core0_a0_c0_atmel_dout_renamed_59))
                (portRef C (instanceRef core0_a0_c0_read_valid_renamed_58))
                (portRef C (instanceRef core0_a0_c0_t_state_FSM_FFd2_renamed_57))
                (portRef C (instanceRef core0_a0_c0_t_state_FSM_FFd4_renamed_56))
                (portRef C (instanceRef core0_a0_c0_t_state_FSM_FFd3_renamed_55))
                (portRef C (instanceRef core0_a0_c0_t_state_FSM_FFd1_renamed_54))
                (portRef C (instanceRef core0_a0_c0_baud_count_0))
                (portRef C (instanceRef core0_a0_c0_baud_count_3))
                (portRef C (instanceRef core0_a0_c0_baud_count_1))
                (portRef C (instanceRef core0_a0_c0_baud_count_2))
                (portRef C (instanceRef core0_a0_c0_baud_count_4))
                (portRef C (instanceRef core0_a0_pc0_run_flop))
                (portRef C (instanceRef core0_a0_pc0_internal_reset_flop))
                (portRef C (instanceRef core0_a0_pc0_sync_sleep_flop))
                (portRef C (instanceRef core0_a0_pc0_t_state1_flop))
                (portRef C (instanceRef core0_a0_pc0_t_state2_flop))
                (portRef C (instanceRef core0_a0_pc0_interrupt_enable_flop))
                (portRef C (instanceRef core0_a0_pc0_sync_interrupt_flop))
                (portRef C (instanceRef core0_a0_pc0_active_interrupt_flop))
                (portRef C (instanceRef core0_a0_pc0_interrupt_ack_flop))
                (portRef C (instanceRef core0_a0_pc0_alu_mux_sel0_flop))
                (portRef C (instanceRef core0_a0_pc0_alu_mux_sel1_flop))
                (portRef C (instanceRef core0_a0_pc0_flag_enable_flop))
                (portRef C (instanceRef core0_a0_pc0_register_enable_flop))
                (portRef C (instanceRef core0_a0_pc0_k_write_strobe_flop))
                (portRef C (instanceRef core0_a0_pc0_spm_enable_flop))
                (portRef C (instanceRef core0_a0_pc0_write_strobe_flop))
                (portRef C (instanceRef core0_a0_pc0_read_strobe_flop))
                (portRef C (instanceRef core0_a0_pc0_bank_flop))
                (portRef C (instanceRef core0_a0_pc0_sx_addr4_flop))
                (portRef C (instanceRef core0_a0_pc0_arith_carry_flop))
                (portRef C (instanceRef core0_a0_pc0_shift_carry_flop))
                (portRef C (instanceRef core0_a0_pc0_carry_flag_flop))
                (portRef C (instanceRef core0_a0_pc0_use_zero_flag_flop))
                (portRef C (instanceRef core0_a0_pc0_zero_flag_flop))
                (portRef C (instanceRef core0_a0_pc0_address_loop_0__return_vector_flop))
                (portRef C (instanceRef core0_a0_pc0_address_loop_0__pc_flop))
                (portRef C (instanceRef core0_a0_pc0_address_loop_1__return_vector_flop))
                (portRef C (instanceRef core0_a0_pc0_address_loop_1__pc_flop))
                (portRef C (instanceRef core0_a0_pc0_address_loop_2__return_vector_flop))
                (portRef C (instanceRef core0_a0_pc0_address_loop_2__pc_flop))
                (portRef C (instanceRef core0_a0_pc0_address_loop_3__return_vector_flop))
                (portRef C (instanceRef core0_a0_pc0_address_loop_3__pc_flop))
                (portRef C (instanceRef core0_a0_pc0_address_loop_4__return_vector_flop))
                (portRef C (instanceRef core0_a0_pc0_address_loop_4__pc_flop))
                (portRef C (instanceRef core0_a0_pc0_address_loop_5__return_vector_flop))
                (portRef C (instanceRef core0_a0_pc0_address_loop_5__pc_flop))
                (portRef C (instanceRef core0_a0_pc0_address_loop_6__return_vector_flop))
                (portRef C (instanceRef core0_a0_pc0_address_loop_6__pc_flop))
                (portRef C (instanceRef core0_a0_pc0_address_loop_7__return_vector_flop))
                (portRef C (instanceRef core0_a0_pc0_address_loop_7__pc_flop))
                (portRef C (instanceRef core0_a0_pc0_address_loop_8__return_vector_flop))
                (portRef C (instanceRef core0_a0_pc0_address_loop_8__pc_flop))
                (portRef C (instanceRef core0_a0_pc0_address_loop_9__return_vector_flop))
                (portRef C (instanceRef core0_a0_pc0_address_loop_9__pc_flop))
                (portRef C (instanceRef core0_a0_pc0_address_loop_10__return_vector_flop))
                (portRef C (instanceRef core0_a0_pc0_address_loop_10__pc_flop))
                (portRef C (instanceRef core0_a0_pc0_address_loop_11__return_vector_flop))
                (portRef C (instanceRef core0_a0_pc0_address_loop_11__pc_flop))
                (portRef C (instanceRef core0_a0_pc0_shadow_carry_flag_flop))
                (portRef C (instanceRef core0_a0_pc0_stack_zero_flop))
                (portRef C (instanceRef core0_a0_pc0_shadow_zero_flag_flop))
                (portRef C (instanceRef core0_a0_pc0_shadow_bank_flop))
                (portRef C (instanceRef core0_a0_pc0_stack_bit_flop))
                (portRef C (instanceRef core0_a0_pc0_stack_loop_0__lsb_stack_pointer_flop))
                (portRef C (instanceRef core0_a0_pc0_stack_loop_1__upper_stack_pointer_flop))
                (portRef C (instanceRef core0_a0_pc0_stack_loop_2__upper_stack_pointer_flop))
                (portRef C (instanceRef core0_a0_pc0_stack_loop_3__upper_stack_pointer_flop))
                (portRef C (instanceRef core0_a0_pc0_stack_loop_4__upper_stack_pointer_flop))
                (portRef C (instanceRef core0_a0_pc0_data_path_loop_0__arith_logical_flop))
                (portRef C (instanceRef core0_a0_pc0_data_path_loop_0__low_hwbuild_shift_rotate_flop))
                (portRef C (instanceRef core0_a0_pc0_data_path_loop_0__medium_spm_spm_flop))
                (portRef C (instanceRef core0_a0_pc0_data_path_loop_1__arith_logical_flop))
                (portRef C (instanceRef core0_a0_pc0_data_path_loop_1__low_hwbuild_shift_rotate_flop))
                (portRef C (instanceRef core0_a0_pc0_data_path_loop_1__medium_spm_spm_flop))
                (portRef C (instanceRef core0_a0_pc0_data_path_loop_2__arith_logical_flop))
                (portRef C (instanceRef core0_a0_pc0_data_path_loop_2__low_hwbuild_shift_rotate_flop))
                (portRef C (instanceRef core0_a0_pc0_data_path_loop_2__medium_spm_spm_flop))
                (portRef C (instanceRef core0_a0_pc0_data_path_loop_3__arith_logical_flop))
                (portRef C (instanceRef core0_a0_pc0_data_path_loop_3__low_hwbuild_shift_rotate_flop))
                (portRef C (instanceRef core0_a0_pc0_data_path_loop_3__medium_spm_spm_flop))
                (portRef C (instanceRef core0_a0_pc0_data_path_loop_4__arith_logical_flop))
                (portRef C (instanceRef core0_a0_pc0_data_path_loop_4__low_hwbuild_shift_rotate_flop))
                (portRef C (instanceRef core0_a0_pc0_data_path_loop_4__medium_spm_spm_flop))
                (portRef C (instanceRef core0_a0_pc0_data_path_loop_5__arith_logical_flop))
                (portRef C (instanceRef core0_a0_pc0_data_path_loop_5__low_hwbuild_shift_rotate_flop))
                (portRef C (instanceRef core0_a0_pc0_data_path_loop_5__medium_spm_spm_flop))
                (portRef C (instanceRef core0_a0_pc0_data_path_loop_6__arith_logical_flop))
                (portRef C (instanceRef core0_a0_pc0_data_path_loop_6__low_hwbuild_shift_rotate_flop))
                (portRef C (instanceRef core0_a0_pc0_data_path_loop_6__medium_spm_spm_flop))
                (portRef C (instanceRef core0_a0_pc0_data_path_loop_7__arith_logical_flop))
                (portRef C (instanceRef core0_a0_pc0_data_path_loop_7__low_hwbuild_shift_rotate_flop))
                (portRef C (instanceRef core0_a0_pc0_data_path_loop_7__medium_spm_spm_flop))
                (portRef WCLK (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef WCLK (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef WCLK (instanceRef core0_a0_pc0_data_path_loop_0__medium_spm_spm_ram))
                (portRef WCLK (instanceRef core0_a0_pc0_data_path_loop_1__medium_spm_spm_ram))
                (portRef WCLK (instanceRef core0_a0_pc0_data_path_loop_2__medium_spm_spm_ram))
                (portRef WCLK (instanceRef core0_a0_pc0_data_path_loop_3__medium_spm_spm_ram))
                (portRef WCLK (instanceRef core0_a0_pc0_data_path_loop_4__medium_spm_spm_ram))
                (portRef WCLK (instanceRef core0_a0_pc0_data_path_loop_5__medium_spm_spm_ram))
                (portRef WCLK (instanceRef core0_a0_pc0_data_path_loop_6__medium_spm_spm_ram))
                (portRef WCLK (instanceRef core0_a0_pc0_data_path_loop_7__medium_spm_spm_ram))
                (portRef WCLK (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef WCLK (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef C (instanceRef core0_a0_valid_renamed_133))
                (portRef C (instanceRef core0_a0_des_running_renamed_134))
                (portRef C (instanceRef core0_a0_edna_valid_renamed_135))
                (portRef C (instanceRef core0_a0_stop_renamed_136))
                (portRef C (instanceRef core0_a0_d0_valid_renamed_137))
                (portRef C (instanceRef core0_state_FSM_FFd2_renamed_138))
                (portRef C (instanceRef core0_state_FSM_FFd5_renamed_139))
                (portRef C (instanceRef core0_state_FSM_FFd11_renamed_140))
                (portRef C (instanceRef core0_state_FSM_FFd12_renamed_141))
                (portRef C (instanceRef core0_hi_busy_renamed_142))
                (portRef C (instanceRef core0_a0_atmel_status_valid_renamed_143))
                (portRef C (instanceRef core0_a0_tok_done_flag_renamed_144))
                (portRef C (instanceRef core0_a0_c0_wk_start_h_renamed_145))
                (portRef C (instanceRef core0_a0_c0_tx_start_h_renamed_146))
                (portRef CLKA (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef CLK (instanceRef core0_a0_Mshreg_async_dd_renamed_170))
                (portRef C (instanceRef core0_a0_async_dd_renamed_171))
              )
            )
            (net (rename core0_ti_addr_7_ "core0/ti_addr<7>")
              (joined
                (portRef (member ok1 7))
                (portRef Q (instanceRef core0_ti_addr_7))
                (portRef I1 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_7__))
              )
            )
            (net (rename core0_ti_addr_6_ "core0/ti_addr<6>")
              (joined
                (portRef (member ok1 8))
                (portRef Q (instanceRef core0_ti_addr_6))
                (portRef I1 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_6__))
                (portRef I3 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_7__))
              )
            )
            (net (rename core0_ti_addr_5_ "core0/ti_addr<5>")
              (joined
                (portRef (member ok1 9))
                (portRef Q (instanceRef core0_ti_addr_5))
                (portRef I0 (instanceRef core0_Madd_ti_addr_7__GND_2_o_add_47_OUT_cy_5_11))
                (portRef I0 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_5_2_renamed_65))
                (portRef I3 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_5_3))
              )
            )
            (net (rename core0_ti_addr_4_ "core0/ti_addr<4>")
              (joined
                (portRef (member ok1 10))
                (portRef Q (instanceRef core0_ti_addr_4))
                (portRef I1 (instanceRef core0_Madd_ti_addr_7__GND_2_o_add_47_OUT_cy_5_11))
                (portRef I2 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_5_2_renamed_65))
                (portRef I1 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_4_1_renamed_66))
                (portRef I1 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_4_2))
              )
            )
            (net (rename core0_ti_addr_3_ "core0/ti_addr<3>")
              (joined
                (portRef (member ok1 11))
                (portRef Q (instanceRef core0_ti_addr_3))
                (portRef I2 (instanceRef core0_Madd_ti_addr_7__GND_2_o_add_47_OUT_cy_5_11))
                (portRef I1 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_5_2_renamed_65))
                (portRef I3 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_4_1_renamed_66))
                (portRef I1 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_3_2))
                (portRef I2 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_3_1_renamed_159))
              )
            )
            (net (rename core0_ti_addr_2_ "core0/ti_addr<2>")
              (joined
                (portRef (member ok1 12))
                (portRef Q (instanceRef core0_ti_addr_2))
                (portRef I3 (instanceRef core0_Madd_ti_addr_7__GND_2_o_add_47_OUT_cy_5_11))
                (portRef I3 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_5_2_renamed_65))
                (portRef I2 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_4_1_renamed_66))
                (portRef I1 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_2__))
                (portRef I4 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_3_1_renamed_159))
              )
            )
            (net (rename core0_ti_addr_1_ "core0/ti_addr<1>")
              (joined
                (portRef (member ok1 13))
                (portRef Q (instanceRef core0_ti_addr_1))
                (portRef I4 (instanceRef core0_Madd_ti_addr_7__GND_2_o_add_47_OUT_cy_5_11))
                (portRef I4 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_5_2_renamed_65))
                (portRef I4 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_4_1_renamed_66))
                (portRef I2 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_2__))
                (portRef I1 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1__))
                (portRef I3 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_3_1_renamed_159))
              )
            )
            (net (rename core0_ti_addr_0_ "core0/ti_addr<0>")
              (joined
                (portRef (member ok1 14))
                (portRef Q (instanceRef core0_ti_addr_0))
                (portRef I5 (instanceRef core0_Madd_ti_addr_7__GND_2_o_add_47_OUT_cy_5_11))
                (portRef I3 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_0_1))
                (portRef I5 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_5_2_renamed_65))
                (portRef I5 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_4_1_renamed_66))
                (portRef I3 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_2__))
                (portRef I2 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1__))
                (portRef I5 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_3_1_renamed_159))
              )
            )
            (net (rename core0_ti_dataout_15_ "core0/ti_dataout<15>")
              (joined
                (portRef (member ok1 15))
                (portRef Q (instanceRef core0_ti_dataout_15))
                (portRef I1 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_15_1))
              )
            )
            (net (rename core0_ti_dataout_14_ "core0/ti_dataout<14>")
              (joined
                (portRef (member ok1 16))
                (portRef Q (instanceRef core0_ti_dataout_14))
                (portRef I1 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_14_1))
              )
            )
            (net (rename core0_ti_dataout_13_ "core0/ti_dataout<13>")
              (joined
                (portRef (member ok1 17))
                (portRef Q (instanceRef core0_ti_dataout_13))
                (portRef I1 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_13_1))
              )
            )
            (net (rename core0_ti_dataout_12_ "core0/ti_dataout<12>")
              (joined
                (portRef (member ok1 18))
                (portRef Q (instanceRef core0_ti_dataout_12))
                (portRef I1 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_12_1))
              )
            )
            (net (rename core0_ti_dataout_11_ "core0/ti_dataout<11>")
              (joined
                (portRef (member ok1 19))
                (portRef Q (instanceRef core0_ti_dataout_11))
                (portRef I1 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_11_1))
              )
            )
            (net (rename core0_ti_dataout_10_ "core0/ti_dataout<10>")
              (joined
                (portRef (member ok1 20))
                (portRef Q (instanceRef core0_ti_dataout_10))
                (portRef I1 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_10_2))
              )
            )
            (net (rename core0_ti_dataout_9_ "core0/ti_dataout<9>")
              (joined
                (portRef (member ok1 21))
                (portRef Q (instanceRef core0_ti_dataout_9))
                (portRef I1 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_9_1))
              )
            )
            (net (rename core0_ti_dataout_8_ "core0/ti_dataout<8>")
              (joined
                (portRef (member ok1 22))
                (portRef Q (instanceRef core0_ti_dataout_8))
                (portRef I1 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_8_1))
              )
            )
            (net (rename core0_ti_dataout_7_ "core0/ti_dataout<7>")
              (joined
                (portRef (member ok1 23))
                (portRef Q (instanceRef core0_ti_dataout_7))
                (portRef I1 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_7_1))
              )
            )
            (net (rename core0_ti_dataout_6_ "core0/ti_dataout<6>")
              (joined
                (portRef (member ok1 24))
                (portRef Q (instanceRef core0_ti_dataout_6))
                (portRef I1 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_6_1))
              )
            )
            (net (rename core0_ti_dataout_5_ "core0/ti_dataout<5>")
              (joined
                (portRef (member ok1 25))
                (portRef Q (instanceRef core0_ti_dataout_5))
                (portRef I1 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_5_1))
              )
            )
            (net (rename core0_ti_dataout_4_ "core0/ti_dataout<4>")
              (joined
                (portRef (member ok1 26))
                (portRef Q (instanceRef core0_ti_dataout_4))
                (portRef I1 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_4_1))
              )
            )
            (net (rename core0_ti_dataout_3_ "core0/ti_dataout<3>")
              (joined
                (portRef (member ok1 27))
                (portRef Q (instanceRef core0_ti_dataout_3))
                (portRef I1 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_3_1))
              )
            )
            (net (rename core0_ti_dataout_2_ "core0/ti_dataout<2>")
              (joined
                (portRef (member ok1 28))
                (portRef Q (instanceRef core0_ti_dataout_2))
                (portRef I1 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_2_1))
              )
            )
            (net (rename core0_ti_dataout_1_ "core0/ti_dataout<1>")
              (joined
                (portRef (member ok1 29))
                (portRef Q (instanceRef core0_ti_dataout_1))
                (portRef I1 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_1_1))
              )
            )
            (net (rename core0_ti_dataout_0_ "core0/ti_dataout<0>")
              (joined
                (portRef (member ok1 30))
                (portRef Q (instanceRef core0_ti_dataout_0))
                (portRef I1 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_2))
              )
            )
            (net (rename core0_hi_busy "core0/hi_busy")
              (joined
                (portRef (member okCH 20))
                (portRef Q (instanceRef core0_hi_busy_renamed_142))
              )
            )
            (net (rename okCH_2_ "okCH<2>")
              (joined
                (portRef (member okCH 18))
                (portRef O (instanceRef core0_state_hi_drive1))
              )
            )
            (net (rename core0_a0_c0_atmel_dout "core0/a0/c0/atmel_dout")
              (joined
                (portRef (member okCH 1))
                (portRef Q (instanceRef core0_a0_c0_atmel_dout_renamed_59))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__atmel_dout_Select_106_o1))
              )
            )
            (net (rename core0_a0_c0_atmel_t "core0/a0/c0/atmel_t")
              (joined
                (portRef (member okCH 0))
                (portRef Q (instanceRef core0_a0_c0_atmel_t_renamed_60))
              )
            )
            (net N1
              (joined
                (portRef P (instanceRef XST_VCC))
                (portRef CI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_0__))
                (portRef CI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_0__))
                (portRef DI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_1__))
                (portRef DI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_2__))
                (portRef DI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_3__))
                (portRef DI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_4__))
                (portRef DI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_5__))
                (portRef DI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_6__))
                (portRef DI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_7__))
                (portRef DI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_8__))
                (portRef DI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_9__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_0__))
                (portRef DI (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_0__))
                (portRef DI (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_1__))
                (portRef DI (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_2__))
                (portRef DI (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_3__))
                (portRef DI (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_4__))
                (portRef DI (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_5__))
                (portRef DI (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_6__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_0__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_0__))
                (portRef DI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_1__))
                (portRef DI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_2__))
                (portRef DI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_3__))
                (portRef DI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_4__))
                (portRef DI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_5__))
                (portRef DI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_6__))
                (portRef DI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_7__))
                (portRef DI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_8__))
                (portRef DI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_9__))
                (portRef DI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_10__))
                (portRef DI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_11__))
                (portRef I5 (instanceRef core0_a0_pc0_reset_lut))
                (portRef I5 (instanceRef core0_a0_pc0_int_enable_type_lut))
                (portRef I5 (instanceRef core0_a0_pc0_move_type_lut))
                (portRef I5 (instanceRef core0_a0_pc0_push_pop_lut))
                (portRef I4 (instanceRef core0_a0_pc0_alu_decode0_lut))
                (portRef I5 (instanceRef core0_a0_pc0_alu_decode0_lut))
                (portRef I5 (instanceRef core0_a0_pc0_alu_decode1_lut))
                (portRef I5 (instanceRef core0_a0_pc0_register_enable_type_lut))
                (portRef I5 (instanceRef core0_a0_pc0_spm_enable_lut))
                (portRef I5 (instanceRef core0_a0_pc0_read_strobe_lut))
                (portRef I4 (instanceRef core0_a0_pc0_lower_parity_lut))
                (portRef I5 (instanceRef core0_a0_pc0_lower_parity_lut))
                (portRef I4 (instanceRef core0_a0_pc0_use_zero_flag_lut))
                (portRef I5 (instanceRef core0_a0_pc0_use_zero_flag_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_0__second_operand_out_port_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_2__second_operand_out_port_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_4__second_operand_out_port_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_6__second_operand_out_port_lut))
                (portRef I3 (instanceRef core0_a0_pc0_alu_decode2_lut))
                (portRef I4 (instanceRef core0_a0_pc0_alu_decode2_lut))
                (portRef I5 (instanceRef core0_a0_pc0_alu_decode2_lut))
                (portRef I3 (instanceRef core0_a0_pc0_upper_zero_lut))
                (portRef I4 (instanceRef core0_a0_pc0_upper_zero_lut))
                (portRef I5 (instanceRef core0_a0_pc0_upper_zero_lut))
                (portRef I5 (instanceRef core0_a0_pc0_register_enable_lut))
                (portRef I5 (instanceRef core0_a0_pc0_address_loop_0__output_data_pc_vector_mux_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_0__output_data_sy_kk_mux_lut))
                (portRef I5 (instanceRef core0_a0_pc0_pc_mode1_lut))
                (portRef I5 (instanceRef core0_a0_pc0_address_loop_2__output_data_pc_vector_mux_lut))
                (portRef I5 (instanceRef core0_a0_pc0_address_loop_4__output_data_pc_vector_mux_lut))
                (portRef I5 (instanceRef core0_a0_pc0_address_loop_6__output_data_pc_vector_mux_lut))
                (portRef I5 (instanceRef core0_a0_pc0_address_loop_8__output_data_pc_vector_mux_lut))
                (portRef I5 (instanceRef core0_a0_pc0_address_loop_10__output_data_pc_vector_mux_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_2__output_data_sy_kk_mux_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_4__output_data_sy_kk_mux_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_6__output_data_sy_kk_mux_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_0__lsb_shift_rotate_shift_rotate_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_2__mid_shift_rotate_shift_rotate_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_4__mid_shift_rotate_shift_rotate_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_6__msb_shift_rotate_shift_rotate_lut))
                (portRef I5 (instanceRef core0_a0_pc0_t_state_lut))
                (portRef I5 (instanceRef core0_a0_pc0_stack_loop_0__lsb_stack_stack_pointer_lut))
                (portRef I5 (instanceRef core0_a0_pc0_stack_loop_1__upper_stack_stack_pointer_lut))
                (portRef I5 (instanceRef core0_a0_pc0_stack_loop_2__upper_stack_stack_pointer_lut))
                (portRef I5 (instanceRef core0_a0_pc0_stack_loop_3__upper_stack_stack_pointer_lut))
                (portRef I5 (instanceRef core0_a0_pc0_stack_loop_4__upper_stack_stack_pointer_lut))
                (portRef I5 (instanceRef core0_a0_pc0_active_interrupt_lut))
                (portRef I5 (instanceRef core0_a0_pc0_middle_zero_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_0__arith_logical_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_1__arith_logical_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_2__arith_logical_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_3__arith_logical_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_4__arith_logical_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_5__arith_logical_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_6__arith_logical_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_7__arith_logical_lut))
                (portRef I5 (instanceRef core0_a0_pc0_lower_zero_lut))
                (portRef CE (instanceRef core0_a0_Mshreg_async_dd_renamed_170))
                (portRef CE (instanceRef core0_a0_async_dd_renamed_171))
              )
            )
            (net (rename core0_hi_addr_3__GND_2_o_equal_30_o2 "core0/hi_addr[3]_GND_2_o_equal_30_o2")
              (joined
                (portRef R (instanceRef core0_ti_blockstrobe_renamed_19))
                (portRef R (instanceRef core0_ti_write_renamed_18))
                (portRef R (instanceRef core0_ti_read_renamed_17))
                (portRef R (instanceRef core0_block_count_0))
                (portRef R (instanceRef core0_block_count_1))
                (portRef R (instanceRef core0_block_count_2))
                (portRef R (instanceRef core0_block_count_3))
                (portRef R (instanceRef core0_block_count_4))
                (portRef R (instanceRef core0_block_count_5))
                (portRef R (instanceRef core0_block_count_6))
                (portRef R (instanceRef core0_block_count_7))
                (portRef R (instanceRef core0_block_count_8))
                (portRef R (instanceRef core0_block_count_9))
                (portRef R (instanceRef core0_block_count_10))
                (portRef S (instanceRef core0_state_FSM_FFd17_renamed_13))
                (portRef R (instanceRef core0_state_FSM_FFd7_renamed_8))
                (portRef R (instanceRef core0_state_FSM_FFd4_renamed_6))
                (portRef R (instanceRef core0_state_FSM_FFd3_renamed_4))
                (portRef R (instanceRef core0_state_FSM_FFd13_renamed_3))
                (portRef R (instanceRef core0_state_FSM_FFd8_renamed_2))
                (portRef R (instanceRef core0_state_FSM_FFd1_renamed_1))
                (portRef CLR (instanceRef core0_a0_d0_dna_shift_renamed_53))
                (portRef CLR (instanceRef core0_a0_d0_dna_read_renamed_52))
                (portRef CLR (instanceRef core0_a0_d0_dna_0))
                (portRef CLR (instanceRef core0_a0_d0_dna_1))
                (portRef CLR (instanceRef core0_a0_d0_dna_2))
                (portRef CLR (instanceRef core0_a0_d0_dna_3))
                (portRef CLR (instanceRef core0_a0_d0_dna_4))
                (portRef CLR (instanceRef core0_a0_d0_dna_5))
                (portRef CLR (instanceRef core0_a0_d0_dna_6))
                (portRef CLR (instanceRef core0_a0_d0_dna_7))
                (portRef CLR (instanceRef core0_a0_d0_dna_8))
                (portRef CLR (instanceRef core0_a0_d0_dna_9))
                (portRef CLR (instanceRef core0_a0_d0_dna_10))
                (portRef CLR (instanceRef core0_a0_d0_dna_11))
                (portRef CLR (instanceRef core0_a0_d0_dna_12))
                (portRef CLR (instanceRef core0_a0_d0_dna_13))
                (portRef CLR (instanceRef core0_a0_d0_dna_14))
                (portRef CLR (instanceRef core0_a0_d0_dna_15))
                (portRef CLR (instanceRef core0_a0_d0_dna_16))
                (portRef CLR (instanceRef core0_a0_d0_dna_17))
                (portRef CLR (instanceRef core0_a0_d0_dna_18))
                (portRef CLR (instanceRef core0_a0_d0_dna_19))
                (portRef CLR (instanceRef core0_a0_d0_dna_20))
                (portRef CLR (instanceRef core0_a0_d0_dna_21))
                (portRef CLR (instanceRef core0_a0_d0_dna_22))
                (portRef CLR (instanceRef core0_a0_d0_dna_23))
                (portRef CLR (instanceRef core0_a0_d0_dna_24))
                (portRef CLR (instanceRef core0_a0_d0_dna_25))
                (portRef CLR (instanceRef core0_a0_d0_dna_26))
                (portRef CLR (instanceRef core0_a0_d0_dna_27))
                (portRef CLR (instanceRef core0_a0_d0_dna_28))
                (portRef CLR (instanceRef core0_a0_d0_dna_29))
                (portRef CLR (instanceRef core0_a0_d0_dna_30))
                (portRef CLR (instanceRef core0_a0_d0_dna_31))
                (portRef CLR (instanceRef core0_a0_d0_dna_32))
                (portRef CLR (instanceRef core0_a0_d0_dna_33))
                (portRef CLR (instanceRef core0_a0_d0_dna_34))
                (portRef CLR (instanceRef core0_a0_d0_dna_35))
                (portRef CLR (instanceRef core0_a0_d0_dna_36))
                (portRef CLR (instanceRef core0_a0_d0_dna_37))
                (portRef CLR (instanceRef core0_a0_d0_dna_38))
                (portRef CLR (instanceRef core0_a0_d0_dna_39))
                (portRef CLR (instanceRef core0_a0_d0_dna_40))
                (portRef CLR (instanceRef core0_a0_d0_dna_41))
                (portRef CLR (instanceRef core0_a0_d0_dna_42))
                (portRef CLR (instanceRef core0_a0_d0_dna_43))
                (portRef CLR (instanceRef core0_a0_d0_dna_44))
                (portRef CLR (instanceRef core0_a0_d0_dna_45))
                (portRef CLR (instanceRef core0_a0_d0_dna_46))
                (portRef CLR (instanceRef core0_a0_d0_dna_47))
                (portRef CLR (instanceRef core0_a0_d0_dna_48))
                (portRef CLR (instanceRef core0_a0_d0_dna_49))
                (portRef CLR (instanceRef core0_a0_d0_dna_50))
                (portRef CLR (instanceRef core0_a0_d0_dna_51))
                (portRef CLR (instanceRef core0_a0_d0_dna_52))
                (portRef CLR (instanceRef core0_a0_d0_dna_53))
                (portRef CLR (instanceRef core0_a0_d0_dna_54))
                (portRef CLR (instanceRef core0_a0_d0_dna_55))
                (portRef CLR (instanceRef core0_a0_d0_dna_56))
                (portRef CLR (instanceRef core0_a0_d0_cycle_1))
                (portRef PRE (instanceRef core0_a0_d0_cycle_2))
                (portRef PRE (instanceRef core0_a0_d0_cycle_3))
                (portRef PRE (instanceRef core0_a0_d0_cycle_4))
                (portRef PRE (instanceRef core0_a0_d0_cycle_5))
                (portRef PRE (instanceRef core0_a0_d0_div_0))
                (portRef PRE (instanceRef core0_a0_d0_div_1))
                (portRef PRE (instanceRef core0_a0_d0_div_2))
                (portRef PRE (instanceRef core0_a0_d0_div_3))
                (portRef PRE (instanceRef core0_a0_d0_div_4))
                (portRef CLR (instanceRef core0_a0_d0_cycle_0))
                (portRef O (instanceRef core0_hi_addr_3__GND_2_o_equal_30_o21))
                (portRef CLR (instanceRef core0_a0_d0_valid_renamed_137))
                (portRef I0 (instanceRef core0_state_FSM_FFd5_rstpot_renamed_149))
                (portRef D (instanceRef core0_a0_Mshreg_async_dd_renamed_170))
              )
            )
            (net (rename core0_state_31__ti_addr_7__select_89_OUT_1_11 "core0/state[31]_ti_addr[7]_select_89_OUT<1>11")
              (joined
                (portRef I4 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_0_1))
                (portRef I0 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_4_2))
                (portRef I0 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_3_2))
                (portRef I5 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_2__))
                (portRef I5 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1__))
                (portRef I5 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_6__))
                (portRef I5 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_7__))
                (portRef O (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1_113))
                (portRef I4 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_5_3))
              )
            )
            (net (rename core0_state_31__ti_dataout_15__select_93_OUT_10_1 "core0/state[31]_ti_dataout[15]_select_93_OUT<10>1")
              (joined
                (portRef I3 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_9_1))
                (portRef I3 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_8_1))
                (portRef I3 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_7_1))
                (portRef I3 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_6_1))
                (portRef I3 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_5_1))
                (portRef I3 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_4_1))
                (portRef I3 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_1_1))
                (portRef I3 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_11_1))
                (portRef I3 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_10_2))
                (portRef O (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_10_11))
              )
            )
            (net (rename core0_state_31__ti_dataout_15__select_93_OUT_0_1 "core0/state[31]_ti_dataout[15]_select_93_OUT<0>1")
              (joined
                (portRef I0 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_3_1))
                (portRef I0 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_2_1))
                (portRef I0 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_15_1))
                (portRef I0 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_14_1))
                (portRef I0 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_13_1))
                (portRef I0 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_12_1))
                (portRef I0 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_2))
                (portRef I0 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_9_1))
                (portRef I0 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_8_1))
                (portRef I0 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_7_1))
                (portRef I0 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_6_1))
                (portRef I0 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_5_1))
                (portRef I0 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_4_1))
                (portRef I0 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_1_1))
                (portRef I0 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_11_1))
                (portRef I0 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_10_2))
                (portRef O (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_14))
              )
            )
            (net (rename core0_Madd_ti_addr_7__GND_2_o_add_47_OUT_cy_5_ "core0/Madd_ti_addr[7]_GND_2_o_add_47_OUT_cy<5>")
              (joined
                (portRef O (instanceRef core0_Madd_ti_addr_7__GND_2_o_add_47_OUT_cy_5_11))
                (portRef I2 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_6__))
                (portRef I2 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_7__))
              )
            )
            (net (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_10_ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_lut<10>")
              (joined
                (portRef LI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_10__))
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_10__INV_0))
              )
            )
            (net (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_9_ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_cy<9>")
              (joined
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_9__))
                (portRef CI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_10__))
              )
            )
            (net (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_9_ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_lut<9>")
              (joined
                (portRef S (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_9__))
                (portRef LI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_9__))
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_9__INV_0))
              )
            )
            (net (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_8_ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_cy<8>")
              (joined
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_8__))
                (portRef CI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_9__))
                (portRef CI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_9__))
              )
            )
            (net (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_8_ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_lut<8>")
              (joined
                (portRef S (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_8__))
                (portRef LI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_8__))
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_8__INV_0))
              )
            )
            (net (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_7_ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_cy<7>")
              (joined
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_7__))
                (portRef CI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_8__))
                (portRef CI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_8__))
              )
            )
            (net (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_7_ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_lut<7>")
              (joined
                (portRef S (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_7__))
                (portRef LI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_7__))
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_7__INV_0))
              )
            )
            (net (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_6_ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_cy<6>")
              (joined
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_6__))
                (portRef CI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_7__))
                (portRef CI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_7__))
              )
            )
            (net (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_6_ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_lut<6>")
              (joined
                (portRef S (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_6__))
                (portRef LI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_6__))
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_6__INV_0))
              )
            )
            (net (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_5_ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_cy<5>")
              (joined
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_5__))
                (portRef CI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_6__))
                (portRef CI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_6__))
              )
            )
            (net (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_5_ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_lut<5>")
              (joined
                (portRef S (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_5__))
                (portRef LI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_5__))
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_5__INV_0))
              )
            )
            (net (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_4_ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_cy<4>")
              (joined
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_4__))
                (portRef CI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_5__))
                (portRef CI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_5__))
              )
            )
            (net (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_4_ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_lut<4>")
              (joined
                (portRef S (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_4__))
                (portRef LI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_4__))
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_4__INV_0))
              )
            )
            (net (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_3_ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_cy<3>")
              (joined
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_3__))
                (portRef CI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_4__))
                (portRef CI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_4__))
              )
            )
            (net (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_3_ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_lut<3>")
              (joined
                (portRef S (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_3__))
                (portRef LI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_3__))
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_3__INV_0))
              )
            )
            (net (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_2_ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_cy<2>")
              (joined
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_2__))
                (portRef CI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_3__))
                (portRef CI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_3__))
              )
            )
            (net (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_2_ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_lut<2>")
              (joined
                (portRef S (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_2__))
                (portRef LI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_2__))
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_2__INV_0))
              )
            )
            (net (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_1_ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_cy<1>")
              (joined
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_1__))
                (portRef CI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_2__))
                (portRef CI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_2__))
              )
            )
            (net (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_1_ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_lut<1>")
              (joined
                (portRef S (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_1__))
                (portRef LI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_1__))
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_1__INV_0))
              )
            )
            (net (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_0_ "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_cy<0>")
              (joined
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_0__))
                (portRef CI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_1__))
                (portRef CI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_1__))
              )
            )
            (net (rename core0_hi_cmd_2__2 "core0/hi_cmd<2>_2")
              (joined
                (portRef R (instanceRef core0_state_FSM_FFd9_renamed_7))
                (portRef R (instanceRef core0_state_FSM_FFd6_renamed_5))
                (portRef O (instanceRef core0_hi_cmd_2__21))
              )
            )
            (net (rename core0_hi_addr_3__GND_2_o_equal_34_o_0 "core0/hi_addr[3]_GND_2_o_equal_34_o_0")
              (joined
                (portRef R (instanceRef core0_state_FSM_FFd15_renamed_10))
                (portRef R (instanceRef core0_state_FSM_FFd10_renamed_9))
                (portRef O (instanceRef core0_hi_addr_3__GND_2_o_equal_34_o_01))
              )
            )
            (net (rename core0_hi_cmd_2__0 "core0/hi_cmd<2>_0")
              (joined
                (portRef R (instanceRef core0_state_FSM_FFd14_renamed_12))
                (portRef R (instanceRef core0_state_FSM_FFd16_renamed_11))
                (portRef O (instanceRef core0_hi_cmd_2__01))
              )
            )
            (net (rename core0_state_FSM_FFd3_In "core0/state_FSM_FFd3-In")
              (joined
                (portRef D (instanceRef core0_state_FSM_FFd3_renamed_4))
                (portRef O (instanceRef core0_state_FSM_FFd3_In_renamed_75))
              )
            )
            (net (rename core0_state_FSM_FFd4_In "core0/state_FSM_FFd4-In")
              (joined
                (portRef D (instanceRef core0_state_FSM_FFd4_renamed_6))
                (portRef O (instanceRef core0_state_FSM_FFd4_In1))
              )
            )
            (net (rename core0_state_FSM_FFd7_In "core0/state_FSM_FFd7-In")
              (joined
                (portRef D (instanceRef core0_state_FSM_FFd7_renamed_8))
                (portRef O (instanceRef core0_state_FSM_FFd7_In1))
              )
            )
            (net (rename core0_state_FSM_FFd17_In "core0/state_FSM_FFd17-In")
              (joined
                (portRef D (instanceRef core0_state_FSM_FFd17_renamed_13))
                (portRef O (instanceRef core0_state_FSM_FFd17_In4))
              )
            )
            (net (rename core0_state_FSM_FFd14_In1 "core0/state_FSM_FFd14-In1")
              (joined
                (portRef D (instanceRef core0_state_FSM_FFd14_renamed_12))
                (portRef D (instanceRef core0_state_FSM_FFd6_renamed_5))
                (portRef O (instanceRef core0_state_FSM_FFd14_In11))
              )
            )
            (net (rename core0_state_FSM_FFd16_In1 "core0/state_FSM_FFd16-In1")
              (joined
                (portRef D (instanceRef core0_state_FSM_FFd16_renamed_11))
                (portRef D (instanceRef core0_state_FSM_FFd9_renamed_7))
                (portRef O (instanceRef core0_state_FSM_FFd16_In11))
              )
            )
            (net (rename core0_state_31__GND_2_o_equal_69_o_inv1_0 "core0/state[31]_GND_2_o_equal_69_o_inv1_0")
              (joined
                (portRef R (instanceRef core0_ti_wireupdate_renamed_15))
                (portRef R (instanceRef core0_ti_reset_renamed_14))
                (portRef R (instanceRef core0_ti_trigupdate_renamed_16))
                (portRef O (instanceRef core0_state_31__GND_2_o_equal_69_o_inv1_01))
              )
            )
            (net (rename core0__n0201_inv "core0/_n0201_inv")
              (joined
                (portRef CE (instanceRef core0_block_size_0))
                (portRef CE (instanceRef core0_block_size_1))
                (portRef CE (instanceRef core0_block_size_2))
                (portRef CE (instanceRef core0_block_size_3))
                (portRef CE (instanceRef core0_block_size_4))
                (portRef CE (instanceRef core0_block_size_5))
                (portRef CE (instanceRef core0_block_size_6))
                (portRef CE (instanceRef core0_block_size_7))
                (portRef CE (instanceRef core0_block_size_8))
                (portRef CE (instanceRef core0_block_size_9))
                (portRef CE (instanceRef core0_block_size_10))
                (portRef O (instanceRef core0_state__n0201_inv1))
              )
            )
            (net (rename core0_reset_inv "core0/reset_inv")
              (joined
                (portRef CE (instanceRef core0_ti_addr_0))
                (portRef CE (instanceRef core0_ti_addr_1))
                (portRef CE (instanceRef core0_ti_addr_2))
                (portRef CE (instanceRef core0_ti_addr_3))
                (portRef CE (instanceRef core0_ti_addr_4))
                (portRef CE (instanceRef core0_ti_addr_5))
                (portRef CE (instanceRef core0_ti_addr_6))
                (portRef CE (instanceRef core0_ti_addr_7))
                (portRef CE (instanceRef core0_ti_dataout_0))
                (portRef CE (instanceRef core0_ti_dataout_1))
                (portRef CE (instanceRef core0_ti_dataout_2))
                (portRef CE (instanceRef core0_ti_dataout_3))
                (portRef CE (instanceRef core0_ti_dataout_4))
                (portRef CE (instanceRef core0_ti_dataout_5))
                (portRef CE (instanceRef core0_ti_dataout_6))
                (portRef CE (instanceRef core0_ti_dataout_7))
                (portRef CE (instanceRef core0_ti_dataout_8))
                (portRef CE (instanceRef core0_ti_dataout_9))
                (portRef CE (instanceRef core0_ti_dataout_10))
                (portRef CE (instanceRef core0_ti_dataout_11))
                (portRef CE (instanceRef core0_ti_dataout_12))
                (portRef CE (instanceRef core0_ti_dataout_13))
                (portRef CE (instanceRef core0_ti_dataout_14))
                (portRef CE (instanceRef core0_ti_dataout_15))
                (portRef O (instanceRef core0_reset_inv1))
              )
            )
            (net (rename core0__n0189 "core0/_n0189")
              (joined
                (portRef I1 (instanceRef core0_state_FSM_FFd4_In1))
                (portRef I0 (instanceRef core0_state_FSM_FFd3_In_renamed_75))
                (portRef O (instanceRef core0__n0189_10__))
                (portRef I4 (instanceRef core0_state_FSM_FFd5_rstpot_renamed_149))
              )
            )
            (net (rename core0_state_31__ti_addr_7__select_89_OUT_0_ "core0/state[31]_ti_addr[7]_select_89_OUT<0>")
              (joined
                (portRef D (instanceRef core0_ti_addr_0))
                (portRef O (instanceRef core0_state_31__ti_addr_7__select_89_OUT_0_1))
              )
            )
            (net (rename core0_state_31__ti_addr_7__select_89_OUT_1_ "core0/state[31]_ti_addr[7]_select_89_OUT<1>")
              (joined
                (portRef D (instanceRef core0_ti_addr_1))
                (portRef O (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1__))
              )
            )
            (net (rename core0_state_31__ti_addr_7__select_89_OUT_2_ "core0/state[31]_ti_addr[7]_select_89_OUT<2>")
              (joined
                (portRef D (instanceRef core0_ti_addr_2))
                (portRef O (instanceRef core0_state_31__ti_addr_7__select_89_OUT_2__))
              )
            )
            (net (rename core0_state_31__ti_addr_7__select_89_OUT_3_ "core0/state[31]_ti_addr[7]_select_89_OUT<3>")
              (joined
                (portRef D (instanceRef core0_ti_addr_3))
                (portRef O (instanceRef core0_state_31__ti_addr_7__select_89_OUT_3_2))
              )
            )
            (net (rename core0_state_31__ti_addr_7__select_89_OUT_4_ "core0/state[31]_ti_addr[7]_select_89_OUT<4>")
              (joined
                (portRef D (instanceRef core0_ti_addr_4))
                (portRef O (instanceRef core0_state_31__ti_addr_7__select_89_OUT_4_2))
              )
            )
            (net (rename core0_state_31__ti_addr_7__select_89_OUT_5_ "core0/state[31]_ti_addr[7]_select_89_OUT<5>")
              (joined
                (portRef D (instanceRef core0_ti_addr_5))
                (portRef O (instanceRef core0_state_31__ti_addr_7__select_89_OUT_5_3))
              )
            )
            (net (rename core0_state_31__ti_addr_7__select_89_OUT_6_ "core0/state[31]_ti_addr[7]_select_89_OUT<6>")
              (joined
                (portRef D (instanceRef core0_ti_addr_6))
                (portRef O (instanceRef core0_state_31__ti_addr_7__select_89_OUT_6__))
              )
            )
            (net (rename core0_state_31__ti_addr_7__select_89_OUT_7_ "core0/state[31]_ti_addr[7]_select_89_OUT<7>")
              (joined
                (portRef D (instanceRef core0_ti_addr_7))
                (portRef O (instanceRef core0_state_31__ti_addr_7__select_89_OUT_7__))
              )
            )
            (net (rename core0_state_31__GND_2_o_Select_96_o "core0/state[31]_GND_2_o_Select_96_o")
              (joined
                (portRef D (instanceRef core0_ti_read_renamed_17))
                (portRef O (instanceRef core0_state_state_31__GND_2_o_Select_96_o))
              )
            )
            (net (rename core0_GND_2_o_GND_2_o_equal_57_o "core0/GND_2_o_GND_2_o_equal_57_o")
              (joined
                (portRef I1 (instanceRef core0_state_FSM_FFd7_In1))
                (portRef I0 (instanceRef core0_state_FSM_FFd17_In4))
                (portRef I3 (instanceRef core0_state_FSM_FFd3_In_renamed_75))
                (portRef O (instanceRef core0_GND_2_o_GND_2_o_equal_57_o_10__))
                (portRef I0 (instanceRef core0_state_FSM_FFd2_rstpot_renamed_168))
              )
            )
            (net (rename core0_state_31__block_count_10__select_97_OUT_0_ "core0/state[31]_block_count[10]_select_97_OUT<0>")
              (joined
                (portRef D (instanceRef core0_block_count_0))
                (portRef O (instanceRef core0_state_31__block_count_10__select_97_OUT_0_1))
              )
            )
            (net (rename core0_state_31__block_count_10__select_97_OUT_1_ "core0/state[31]_block_count[10]_select_97_OUT<1>")
              (joined
                (portRef D (instanceRef core0_block_count_1))
                (portRef O (instanceRef core0_state_31__block_count_10__select_97_OUT_1_1))
              )
            )
            (net (rename core0_state_31__block_count_10__select_97_OUT_2_ "core0/state[31]_block_count[10]_select_97_OUT<2>")
              (joined
                (portRef D (instanceRef core0_block_count_2))
                (portRef O (instanceRef core0_state_31__block_count_10__select_97_OUT_2_1))
              )
            )
            (net (rename core0_state_31__block_count_10__select_97_OUT_3_ "core0/state[31]_block_count[10]_select_97_OUT<3>")
              (joined
                (portRef D (instanceRef core0_block_count_3))
                (portRef O (instanceRef core0_state_31__block_count_10__select_97_OUT_3_1))
              )
            )
            (net (rename core0_state_31__block_count_10__select_97_OUT_4_ "core0/state[31]_block_count[10]_select_97_OUT<4>")
              (joined
                (portRef D (instanceRef core0_block_count_4))
                (portRef O (instanceRef core0_state_31__block_count_10__select_97_OUT_4_1))
              )
            )
            (net (rename core0_state_31__block_count_10__select_97_OUT_5_ "core0/state[31]_block_count[10]_select_97_OUT<5>")
              (joined
                (portRef D (instanceRef core0_block_count_5))
                (portRef O (instanceRef core0_state_31__block_count_10__select_97_OUT_5_1))
              )
            )
            (net (rename core0_state_31__block_count_10__select_97_OUT_6_ "core0/state[31]_block_count[10]_select_97_OUT<6>")
              (joined
                (portRef D (instanceRef core0_block_count_6))
                (portRef O (instanceRef core0_state_31__block_count_10__select_97_OUT_6_1))
              )
            )
            (net (rename core0_state_31__block_count_10__select_97_OUT_7_ "core0/state[31]_block_count[10]_select_97_OUT<7>")
              (joined
                (portRef D (instanceRef core0_block_count_7))
                (portRef O (instanceRef core0_state_31__block_count_10__select_97_OUT_7_1))
              )
            )
            (net (rename core0_state_31__block_count_10__select_97_OUT_8_ "core0/state[31]_block_count[10]_select_97_OUT<8>")
              (joined
                (portRef D (instanceRef core0_block_count_8))
                (portRef O (instanceRef core0_state_31__block_count_10__select_97_OUT_8_1))
              )
            )
            (net (rename core0_state_31__block_count_10__select_97_OUT_9_ "core0/state[31]_block_count[10]_select_97_OUT<9>")
              (joined
                (portRef D (instanceRef core0_block_count_9))
                (portRef O (instanceRef core0_state_31__block_count_10__select_97_OUT_9_1))
              )
            )
            (net (rename core0_state_31__block_count_10__select_97_OUT_10_ "core0/state[31]_block_count[10]_select_97_OUT<10>")
              (joined
                (portRef D (instanceRef core0_block_count_10))
                (portRef O (instanceRef core0_state_31__block_count_10__select_97_OUT_10_1))
              )
            )
            (net (rename core0_state_31__ti_dataout_15__select_93_OUT_0_ "core0/state[31]_ti_dataout[15]_select_93_OUT<0>")
              (joined
                (portRef D (instanceRef core0_ti_dataout_0))
                (portRef O (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_2))
              )
            )
            (net (rename core0_state_31__ti_dataout_15__select_93_OUT_1_ "core0/state[31]_ti_dataout[15]_select_93_OUT<1>")
              (joined
                (portRef D (instanceRef core0_ti_dataout_1))
                (portRef O (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_1_1))
              )
            )
            (net (rename core0_state_31__ti_dataout_15__select_93_OUT_2_ "core0/state[31]_ti_dataout[15]_select_93_OUT<2>")
              (joined
                (portRef D (instanceRef core0_ti_dataout_2))
                (portRef O (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_2_1))
              )
            )
            (net (rename core0_state_31__ti_dataout_15__select_93_OUT_3_ "core0/state[31]_ti_dataout[15]_select_93_OUT<3>")
              (joined
                (portRef D (instanceRef core0_ti_dataout_3))
                (portRef O (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_3_1))
              )
            )
            (net (rename core0_state_31__ti_dataout_15__select_93_OUT_4_ "core0/state[31]_ti_dataout[15]_select_93_OUT<4>")
              (joined
                (portRef D (instanceRef core0_ti_dataout_4))
                (portRef O (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_4_1))
              )
            )
            (net (rename core0_state_31__ti_dataout_15__select_93_OUT_5_ "core0/state[31]_ti_dataout[15]_select_93_OUT<5>")
              (joined
                (portRef D (instanceRef core0_ti_dataout_5))
                (portRef O (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_5_1))
              )
            )
            (net (rename core0_state_31__ti_dataout_15__select_93_OUT_6_ "core0/state[31]_ti_dataout[15]_select_93_OUT<6>")
              (joined
                (portRef D (instanceRef core0_ti_dataout_6))
                (portRef O (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_6_1))
              )
            )
            (net (rename core0_state_31__ti_dataout_15__select_93_OUT_7_ "core0/state[31]_ti_dataout[15]_select_93_OUT<7>")
              (joined
                (portRef D (instanceRef core0_ti_dataout_7))
                (portRef O (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_7_1))
              )
            )
            (net (rename core0_state_31__ti_dataout_15__select_93_OUT_8_ "core0/state[31]_ti_dataout[15]_select_93_OUT<8>")
              (joined
                (portRef D (instanceRef core0_ti_dataout_8))
                (portRef O (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_8_1))
              )
            )
            (net (rename core0_state_31__ti_dataout_15__select_93_OUT_9_ "core0/state[31]_ti_dataout[15]_select_93_OUT<9>")
              (joined
                (portRef D (instanceRef core0_ti_dataout_9))
                (portRef O (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_9_1))
              )
            )
            (net (rename core0_state_31__ti_dataout_15__select_93_OUT_10_ "core0/state[31]_ti_dataout[15]_select_93_OUT<10>")
              (joined
                (portRef D (instanceRef core0_ti_dataout_10))
                (portRef O (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_10_2))
              )
            )
            (net (rename core0_state_31__ti_dataout_15__select_93_OUT_11_ "core0/state[31]_ti_dataout[15]_select_93_OUT<11>")
              (joined
                (portRef D (instanceRef core0_ti_dataout_11))
                (portRef O (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_11_1))
              )
            )
            (net (rename core0_state_31__ti_dataout_15__select_93_OUT_12_ "core0/state[31]_ti_dataout[15]_select_93_OUT<12>")
              (joined
                (portRef D (instanceRef core0_ti_dataout_12))
                (portRef O (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_12_1))
              )
            )
            (net (rename core0_state_31__ti_dataout_15__select_93_OUT_13_ "core0/state[31]_ti_dataout[15]_select_93_OUT<13>")
              (joined
                (portRef D (instanceRef core0_ti_dataout_13))
                (portRef O (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_13_1))
              )
            )
            (net (rename core0_state_31__ti_dataout_15__select_93_OUT_14_ "core0/state[31]_ti_dataout[15]_select_93_OUT<14>")
              (joined
                (portRef D (instanceRef core0_ti_dataout_14))
                (portRef O (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_14_1))
              )
            )
            (net (rename core0_state_31__ti_dataout_15__select_93_OUT_15_ "core0/state[31]_ti_dataout[15]_select_93_OUT<15>")
              (joined
                (portRef D (instanceRef core0_ti_dataout_15))
                (portRef O (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_15_1))
              )
            )
            (net (rename core0_hi_addr_3__hi_addr_3__OR_157_o "core0/hi_addr[3]_hi_addr[3]_OR_157_o")
              (joined
                (portRef O (instanceRef core0_hi_addr_3__hi_addr_3__OR_157_o1))
                (portRef I2 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_10_11))
                (portRef I3 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_13_renamed_74))
              )
            )
            (net (rename core0_state_31__GND_2_o_Select_92_o "core0/state[31]_GND_2_o_Select_92_o")
              (joined
                (portRef D (instanceRef core0_ti_write_renamed_18))
                (portRef I2 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_3_1))
                (portRef I2 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_2_1))
                (portRef I2 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_15_1))
                (portRef I2 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_14_1))
                (portRef I2 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_13_1))
                (portRef I2 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_12_1))
                (portRef I2 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_2))
                (portRef O (instanceRef core0_state_state_31__GND_2_o_Select_92_o1))
              )
            )
            (net (rename core0_state_31__state_31__OR_235_o "core0/state[31]_state[31]_OR_235_o")
              (joined
                (portRef D (instanceRef core0_ti_blockstrobe_renamed_19))
                (portRef O (instanceRef core0_state_state_31__state_31__OR_235_o1))
                (portRef I5 (instanceRef core0_state_31__block_count_10__select_97_OUT_0_1))
                (portRef I5 (instanceRef core0_state_31__block_count_10__select_97_OUT_1_1))
                (portRef I5 (instanceRef core0_state_31__block_count_10__select_97_OUT_2_1))
                (portRef I5 (instanceRef core0_state_31__block_count_10__select_97_OUT_3_1))
                (portRef I5 (instanceRef core0_state_31__block_count_10__select_97_OUT_4_1))
                (portRef I5 (instanceRef core0_state_31__block_count_10__select_97_OUT_5_1))
                (portRef I5 (instanceRef core0_state_31__block_count_10__select_97_OUT_6_1))
                (portRef I5 (instanceRef core0_state_31__block_count_10__select_97_OUT_7_1))
                (portRef I5 (instanceRef core0_state_31__block_count_10__select_97_OUT_8_1))
                (portRef I5 (instanceRef core0_state_31__block_count_10__select_97_OUT_9_1))
                (portRef I5 (instanceRef core0_state_31__block_count_10__select_97_OUT_10_1))
              )
            )
            (net (rename core0__n0206 "core0/_n0206")
              (joined
                (portRef I5 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_0_1))
                (portRef O (instanceRef core0_state__n02061))
                (portRef I0 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_4_1_renamed_66))
                (portRef I0 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_2__))
                (portRef I0 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1__))
                (portRef I0 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_6__))
                (portRef I0 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_7__))
              )
            )
            (net (rename core0__n0229 "core0/_n0229")
              (joined
                (portRef O (instanceRef core0_state__n02291))
                (portRef I1 (instanceRef core0_state_31__block_count_10__select_97_OUT_0_1))
                (portRef I1 (instanceRef core0_state_31__block_count_10__select_97_OUT_1_1))
                (portRef I1 (instanceRef core0_state_31__block_count_10__select_97_OUT_2_1))
                (portRef I1 (instanceRef core0_state_31__block_count_10__select_97_OUT_3_1))
                (portRef I1 (instanceRef core0_state_31__block_count_10__select_97_OUT_4_1))
                (portRef I1 (instanceRef core0_state_31__block_count_10__select_97_OUT_5_1))
                (portRef I1 (instanceRef core0_state_31__block_count_10__select_97_OUT_6_1))
                (portRef I1 (instanceRef core0_state_31__block_count_10__select_97_OUT_7_1))
                (portRef I1 (instanceRef core0_state_31__block_count_10__select_97_OUT_8_1))
                (portRef I1 (instanceRef core0_state_31__block_count_10__select_97_OUT_9_1))
                (portRef I1 (instanceRef core0_state_31__block_count_10__select_97_OUT_10_1))
              )
            )
            (net (rename core0__n0232 "core0/_n0232")
              (joined
                (portRef I3 (instanceRef core0_state_31__block_count_10__select_97_OUT_0_1))
                (portRef I3 (instanceRef core0_state_31__block_count_10__select_97_OUT_1_1))
                (portRef I3 (instanceRef core0_state_31__block_count_10__select_97_OUT_2_1))
                (portRef I3 (instanceRef core0_state_31__block_count_10__select_97_OUT_3_1))
                (portRef I3 (instanceRef core0_state_31__block_count_10__select_97_OUT_4_1))
                (portRef I3 (instanceRef core0_state_31__block_count_10__select_97_OUT_5_1))
                (portRef I3 (instanceRef core0_state_31__block_count_10__select_97_OUT_6_1))
                (portRef I3 (instanceRef core0_state_31__block_count_10__select_97_OUT_7_1))
                (portRef I3 (instanceRef core0_state_31__block_count_10__select_97_OUT_8_1))
                (portRef I3 (instanceRef core0_state_31__block_count_10__select_97_OUT_9_1))
                (portRef I3 (instanceRef core0_state_31__block_count_10__select_97_OUT_10_1))
                (portRef O (instanceRef core0_state__n0232))
              )
            )
            (net (rename core0_block_count_10__GND_2_o_sub_56_OUT_0_ "core0/block_count[10]_GND_2_o_sub_56_OUT<0>")
              (joined
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_0__))
                (portRef I0 (instanceRef core0_state_31__block_count_10__select_97_OUT_0_1))
              )
            )
            (net (rename core0_block_count_10__GND_2_o_sub_56_OUT_1_ "core0/block_count[10]_GND_2_o_sub_56_OUT<1>")
              (joined
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_1__))
                (portRef I0 (instanceRef core0_state_31__block_count_10__select_97_OUT_1_1))
              )
            )
            (net (rename core0_block_count_10__GND_2_o_sub_56_OUT_2_ "core0/block_count[10]_GND_2_o_sub_56_OUT<2>")
              (joined
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_2__))
                (portRef I0 (instanceRef core0_state_31__block_count_10__select_97_OUT_2_1))
              )
            )
            (net (rename core0_block_count_10__GND_2_o_sub_56_OUT_3_ "core0/block_count[10]_GND_2_o_sub_56_OUT<3>")
              (joined
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_3__))
                (portRef I0 (instanceRef core0_state_31__block_count_10__select_97_OUT_3_1))
              )
            )
            (net (rename core0_block_count_10__GND_2_o_sub_56_OUT_4_ "core0/block_count[10]_GND_2_o_sub_56_OUT<4>")
              (joined
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_4__))
                (portRef I0 (instanceRef core0_state_31__block_count_10__select_97_OUT_4_1))
              )
            )
            (net (rename core0_block_count_10__GND_2_o_sub_56_OUT_5_ "core0/block_count[10]_GND_2_o_sub_56_OUT<5>")
              (joined
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_5__))
                (portRef I0 (instanceRef core0_state_31__block_count_10__select_97_OUT_5_1))
              )
            )
            (net (rename core0_block_count_10__GND_2_o_sub_56_OUT_6_ "core0/block_count[10]_GND_2_o_sub_56_OUT<6>")
              (joined
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_6__))
                (portRef I0 (instanceRef core0_state_31__block_count_10__select_97_OUT_6_1))
              )
            )
            (net (rename core0_block_count_10__GND_2_o_sub_56_OUT_7_ "core0/block_count[10]_GND_2_o_sub_56_OUT<7>")
              (joined
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_7__))
                (portRef I0 (instanceRef core0_state_31__block_count_10__select_97_OUT_7_1))
              )
            )
            (net (rename core0_block_count_10__GND_2_o_sub_56_OUT_8_ "core0/block_count[10]_GND_2_o_sub_56_OUT<8>")
              (joined
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_8__))
                (portRef I0 (instanceRef core0_state_31__block_count_10__select_97_OUT_8_1))
              )
            )
            (net (rename core0_block_count_10__GND_2_o_sub_56_OUT_9_ "core0/block_count[10]_GND_2_o_sub_56_OUT<9>")
              (joined
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_9__))
                (portRef I0 (instanceRef core0_state_31__block_count_10__select_97_OUT_9_1))
              )
            )
            (net (rename core0_block_count_10__GND_2_o_sub_56_OUT_10_ "core0/block_count[10]_GND_2_o_sub_56_OUT<10>")
              (joined
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_10__))
                (portRef I0 (instanceRef core0_state_31__block_count_10__select_97_OUT_10_1))
              )
            )
            (net (rename core0_GND_2_o_host_datain_2__MUX_728_o "core0/GND_2_o_host_datain[2]_MUX_728_o")
              (joined
                (portRef D (instanceRef core0_ti_trigupdate_renamed_16))
                (portRef O (instanceRef core0_Mmux_GND_2_o_host_datain_2__MUX_728_o11))
              )
            )
            (net (rename core0_GND_2_o_host_datain_1__MUX_727_o "core0/GND_2_o_host_datain[1]_MUX_727_o")
              (joined
                (portRef D (instanceRef core0_ti_wireupdate_renamed_15))
                (portRef O (instanceRef core0_Mmux_GND_2_o_host_datain_1__MUX_727_o11))
              )
            )
            (net (rename core0_GND_2_o_host_datain_0__MUX_726_o "core0/GND_2_o_host_datain[0]_MUX_726_o")
              (joined
                (portRef D (instanceRef core0_ti_reset_renamed_14))
                (portRef O (instanceRef core0_Mmux_GND_2_o_host_datain_0__MUX_726_o11))
              )
            )
            (net (rename core0_hi_addr_3__GND_2_o_equal_31_o "core0/hi_addr[3]_GND_2_o_equal_31_o")
              (joined
                (portRef O (instanceRef core0_hi_addr_3__GND_2_o_equal_31_o_3_1))
                (portRef I1 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_0_1))
                (portRef I2 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_4_2))
                (portRef I2 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_3_2))
                (portRef I3 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1__))
                (portRef I3 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_6__))
                (portRef I2 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1_113))
              )
            )
            (net (rename core0_block_size_0_ "core0/block_size<0>")
              (joined
                (portRef Q (instanceRef core0_block_size_0))
                (portRef I2 (instanceRef core0_state_FSM_FFd4_In1))
                (portRef I4 (instanceRef core0_state_31__block_count_10__select_97_OUT_0_1))
                (portRef I0 (instanceRef core0_state_FSM_FFd3_In_SW0))
                (portRef I3 (instanceRef core0_state_FSM_FFd5_rstpot_renamed_149))
              )
            )
            (net (rename core0_block_size_1_ "core0/block_size<1>")
              (joined
                (portRef Q (instanceRef core0_block_size_1))
                (portRef I3 (instanceRef core0_state_FSM_FFd4_In1))
                (portRef I4 (instanceRef core0_state_31__block_count_10__select_97_OUT_1_1))
                (portRef I1 (instanceRef core0_state_FSM_FFd3_In_SW0))
                (portRef I2 (instanceRef core0_state_FSM_FFd5_rstpot_renamed_149))
              )
            )
            (net (rename core0_block_size_2_ "core0/block_size<2>")
              (joined
                (portRef Q (instanceRef core0_block_size_2))
                (portRef I4 (instanceRef core0_state_31__block_count_10__select_97_OUT_2_1))
                (portRef I4 (instanceRef core0__n0189_10__))
              )
            )
            (net (rename core0_block_size_3_ "core0/block_size<3>")
              (joined
                (portRef Q (instanceRef core0_block_size_3))
                (portRef I4 (instanceRef core0_state_31__block_count_10__select_97_OUT_3_1))
                (portRef I3 (instanceRef core0__n0189_10__))
              )
            )
            (net (rename core0_block_size_4_ "core0/block_size<4>")
              (joined
                (portRef Q (instanceRef core0_block_size_4))
                (portRef I4 (instanceRef core0_state_31__block_count_10__select_97_OUT_4_1))
                (portRef I1 (instanceRef core0__n0189_10__))
              )
            )
            (net (rename core0_block_size_5_ "core0/block_size<5>")
              (joined
                (portRef Q (instanceRef core0_block_size_5))
                (portRef I4 (instanceRef core0_state_31__block_count_10__select_97_OUT_5_1))
                (portRef I0 (instanceRef core0__n0189_10__))
              )
            )
            (net (rename core0_block_size_6_ "core0/block_size<6>")
              (joined
                (portRef Q (instanceRef core0_block_size_6))
                (portRef I4 (instanceRef core0_state_31__block_count_10__select_97_OUT_6_1))
                (portRef I2 (instanceRef core0__n0189_10__))
              )
            )
            (net (rename core0_block_size_7_ "core0/block_size<7>")
              (joined
                (portRef Q (instanceRef core0_block_size_7))
                (portRef I4 (instanceRef core0_state_31__block_count_10__select_97_OUT_7_1))
                (portRef I3 (instanceRef core0__n0189_10__SW0))
              )
            )
            (net (rename core0_block_size_8_ "core0/block_size<8>")
              (joined
                (portRef Q (instanceRef core0_block_size_8))
                (portRef I4 (instanceRef core0_state_31__block_count_10__select_97_OUT_8_1))
                (portRef I2 (instanceRef core0__n0189_10__SW0))
              )
            )
            (net (rename core0_block_size_9_ "core0/block_size<9>")
              (joined
                (portRef Q (instanceRef core0_block_size_9))
                (portRef I4 (instanceRef core0_state_31__block_count_10__select_97_OUT_9_1))
                (portRef I0 (instanceRef core0__n0189_10__SW0))
              )
            )
            (net (rename core0_block_size_10_ "core0/block_size<10>")
              (joined
                (portRef Q (instanceRef core0_block_size_10))
                (portRef I4 (instanceRef core0_state_31__block_count_10__select_97_OUT_10_1))
                (portRef I1 (instanceRef core0__n0189_10__SW0))
              )
            )
            (net (rename core0_state_FSM_FFd4 "core0/state_FSM_FFd4")
              (joined
                (portRef Q (instanceRef core0_state_FSM_FFd4_renamed_6))
                (portRef I1 (instanceRef core0_state__n02291))
                (portRef I1 (instanceRef core0_state_state_31__GND_2_o_Select_96_o))
                (portRef I3 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1_113))
                (portRef I2 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_11_renamed_72))
                (portRef I5 (instanceRef core0_state_FSM_FFd3_In_renamed_75))
              )
            )
            (net (rename core0_state_FSM_FFd5 "core0/state_FSM_FFd5")
              (joined
                (portRef I4 (instanceRef core0_state_FSM_FFd4_In1))
                (portRef I2 (instanceRef core0_state__n02291))
                (portRef I0 (instanceRef core0_state_state_31__GND_2_o_Select_96_o))
                (portRef I4 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1_111_renamed_70))
                (portRef I3 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_11_renamed_72))
                (portRef Q (instanceRef core0_state_FSM_FFd5_renamed_139))
              )
            )
            (net (rename core0_state_FSM_FFd6 "core0/state_FSM_FFd6")
              (joined
                (portRef Q (instanceRef core0_state_FSM_FFd6_renamed_5))
                (portRef I0 (instanceRef core0_state_FSM_FFd4_In1))
                (portRef I0 (instanceRef core0_state_state_31__state_31__OR_235_o1))
                (portRef I5 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1_111_renamed_70))
                (portRef I4 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_11_renamed_72))
                (portRef I2 (instanceRef core0_state_FSM_FFd3_In_renamed_75))
                (portRef I1 (instanceRef core0_state_FSM_FFd5_rstpot_renamed_149))
              )
            )
            (net (rename core0_state_FSM_FFd7 "core0/state_FSM_FFd7")
              (joined
                (portRef Q (instanceRef core0_state_FSM_FFd7_renamed_8))
                (portRef I4 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_3_1))
                (portRef I4 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_2_1))
                (portRef I4 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_15_1))
                (portRef I4 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_14_1))
                (portRef I4 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_13_1))
                (portRef I4 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_12_1))
                (portRef I4 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_2))
                (portRef I1 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_10_11))
                (portRef I2 (instanceRef core0_state_FSM_FFd7_In1))
                (portRef I3 (instanceRef core0_state__n02291))
                (portRef I1 (instanceRef core0_state_FSM_FFd17_In4))
                (portRef I2 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1_111_renamed_70))
                (portRef I5 (instanceRef core0_state_state_31__GND_2_o_Select_92_o1))
              )
            )
            (net (rename core0_state_FSM_FFd8 "core0/state_FSM_FFd8")
              (joined
                (portRef Q (instanceRef core0_state_FSM_FFd8_renamed_2))
                (portRef I0 (instanceRef core0_state_FSM_FFd7_In1))
                (portRef I3 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1_111_renamed_70))
                (portRef I0 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_11_renamed_72))
                (portRef I2 (instanceRef core0_state__n0232_SW0))
              )
            )
            (net (rename core0_state_FSM_FFd9 "core0/state_FSM_FFd9")
              (joined
                (portRef Q (instanceRef core0_state_FSM_FFd9_renamed_7))
                (portRef D (instanceRef core0_state_FSM_FFd8_renamed_2))
                (portRef I1 (instanceRef core0_state_state_31__state_31__OR_235_o1))
                (portRef I0 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1_111_renamed_70))
                (portRef I1 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_11_renamed_72))
              )
            )
            (net (rename core0_state_FSM_FFd10 "core0/state_FSM_FFd10")
              (joined
                (portRef Q (instanceRef core0_state_FSM_FFd10_renamed_9))
                (portRef I0 (instanceRef core0_state__n02061))
                (portRef I0 (instanceRef core0_state_FSM_FFd17_In3_renamed_69))
                (portRef I0 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_14))
                (portRef I5 (instanceRef core0_state__n0232_SW0))
                (portRef I1 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_5_3))
                (portRef I0 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_3_1_renamed_159))
              )
            )
            (net (rename core0_state_FSM_FFd13 "core0/state_FSM_FFd13")
              (joined
                (portRef Q (instanceRef core0_state_FSM_FFd13_renamed_3))
                (portRef I5 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1_112_renamed_71))
                (portRef I5 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_12_renamed_73))
                (portRef I1 (instanceRef core0_state__n0232))
                (portRef I0 (instanceRef core0_state_FSM_FFd12_rstpot_renamed_153))
                (portRef I0 (instanceRef core0_state_FSM_FFd11_rstpot_renamed_164))
              )
            )
            (net (rename core0_state_FSM_FFd14 "core0/state_FSM_FFd14")
              (joined
                (portRef Q (instanceRef core0_state_FSM_FFd14_renamed_12))
                (portRef D (instanceRef core0_state_FSM_FFd13_renamed_3))
                (portRef I2 (instanceRef core0_state_state_31__GND_2_o_Select_96_o))
                (portRef I2 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1_112_renamed_71))
                (portRef I2 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_12_renamed_73))
                (portRef I2 (instanceRef core0_state__n0232))
              )
            )
            (net (rename core0_state_FSM_FFd15 "core0/state_FSM_FFd15")
              (joined
                (portRef Q (instanceRef core0_state_FSM_FFd15_renamed_10))
                (portRef I1 (instanceRef core0_state__n02061))
                (portRef I2 (instanceRef core0_state_FSM_FFd17_In3_renamed_69))
                (portRef I3 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_12_renamed_73))
                (portRef I3 (instanceRef core0_state__n0232))
                (portRef I2 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_5_3))
                (portRef I1 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_3_1_renamed_159))
              )
            )
            (net (rename core0_state_FSM_FFd16 "core0/state_FSM_FFd16")
              (joined
                (portRef Q (instanceRef core0_state_FSM_FFd16_renamed_11))
                (portRef D (instanceRef core0_state_FSM_FFd15_renamed_10))
                (portRef I1 (instanceRef core0_state__n0201_inv1))
                (portRef I0 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_0_1))
                (portRef I3 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_10_11))
                (portRef I3 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_4_2))
                (portRef I3 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_3_2))
                (portRef I0 (instanceRef core0_state_FSM_FFd17_In1_renamed_67))
                (portRef I0 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1__SW0))
                (portRef I0 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_6__SW0))
                (portRef I1 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1_113))
                (portRef I2 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_13_renamed_74))
                (portRef I3 (instanceRef core0_state__n0232_SW0))
                (portRef I0 (instanceRef core0_state_state_31__GND_2_o_Select_92_o1))
                (portRef I0 (instanceRef core0_state_31__GND_2_o_equal_69_o_inv1_01))
                (portRef I0 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_5_1_renamed_158))
                (portRef I0 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_2__SW0))
                (portRef I0 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_7__SW0))
              )
            )
            (net (rename core0_state_FSM_FFd17 "core0/state_FSM_FFd17")
              (joined
                (portRef Q (instanceRef core0_state_FSM_FFd17_renamed_13))
                (portRef I0 (instanceRef core0_state_FSM_FFd14_In11))
                (portRef I1 (instanceRef core0_state_FSM_FFd16_In11))
                (portRef I0 (instanceRef core0_state_FSM_FFd17_In2_renamed_68))
                (portRef I3 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1_112_renamed_71))
                (portRef I0 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_12_renamed_73))
                (portRef I4 (instanceRef core0_state__n0232))
              )
            )
            (net (rename core0_state_FSM_FFd1 "core0/state_FSM_FFd1")
              (joined
                (portRef Q (instanceRef core0_state_FSM_FFd1_renamed_1))
                (portRef I1 (instanceRef core0_state_hi_drive1))
                (portRef I1 (instanceRef core0_state_FSM_FFd17_In3_renamed_69))
                (portRef I0 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1_112_renamed_71))
                (portRef I1 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_12_renamed_73))
                (portRef I0 (instanceRef core0_state__n0232_SW0))
              )
            )
            (net (rename core0_state_FSM_FFd2 "core0/state_FSM_FFd2")
              (joined
                (portRef D (instanceRef core0_state_FSM_FFd1_renamed_1))
                (portRef I2 (instanceRef core0_state_hi_drive1))
                (portRef I1 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1_112_renamed_71))
                (portRef I0 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_13_renamed_74))
                (portRef I1 (instanceRef core0_state__n0232_SW0))
                (portRef Q (instanceRef core0_state_FSM_FFd2_renamed_138))
              )
            )
            (net (rename core0_state_FSM_FFd3 "core0/state_FSM_FFd3")
              (joined
                (portRef Q (instanceRef core0_state_FSM_FFd3_renamed_4))
                (portRef I0 (instanceRef core0_state__n02291))
                (portRef I3 (instanceRef core0_state_hi_drive1))
                (portRef I5 (instanceRef core0_state_state_31__GND_2_o_Select_96_o))
                (portRef I0 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1_113))
                (portRef I1 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_13_renamed_74))
                (portRef I4 (instanceRef core0_state_FSM_FFd3_In_renamed_75))
                (portRef I1 (instanceRef core0_Mmux_hi_dataout1611))
                (portRef I1 (instanceRef core0_Mmux_hi_dataout1411))
                (portRef I1 (instanceRef core0_Mmux_hi_dataout1211))
                (portRef I1 (instanceRef core0_Mmux_hi_dataout811))
                (portRef I1 (instanceRef core0_Mmux_hi_dataout1511))
                (portRef I2 (instanceRef core0_Mmux_hi_dataout1311))
                (portRef I2 (instanceRef core0_Mmux_hi_dataout1111))
                (portRef I1 (instanceRef core0_Mmux_hi_dataout1011))
                (portRef I1 (instanceRef core0_Mmux_hi_dataout911))
                (portRef I1 (instanceRef core0_Mmux_hi_dataout711))
                (portRef I1 (instanceRef core0_Mmux_hi_dataout611))
                (portRef I1 (instanceRef core0_Mmux_hi_dataout511))
                (portRef I2 (instanceRef core0_Mmux_hi_dataout411))
                (portRef I2 (instanceRef core0_Mmux_hi_dataout311))
                (portRef I2 (instanceRef core0_Mmux_hi_dataout211))
                (portRef I2 (instanceRef core0_Mmux_hi_dataout171))
                (portRef I1 (instanceRef core0_state_FSM_FFd2_rstpot_renamed_168))
              )
            )
            (net (rename core0_state_FSM_FFd11 "core0/state_FSM_FFd11")
              (joined
                (portRef I4 (instanceRef core0_state_hi_drive1))
                (portRef I3 (instanceRef core0_state_FSM_FFd17_In3_renamed_69))
                (portRef I1 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1_111_renamed_70))
                (portRef I1 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_14))
                (portRef I4 (instanceRef core0_state__n0232_SW0))
                (portRef Q (instanceRef core0_state_FSM_FFd11_renamed_140))
                (portRef I0 (instanceRef core0_Mmux_hi_dataout1611))
                (portRef I0 (instanceRef core0_Mmux_hi_dataout1411))
                (portRef I0 (instanceRef core0_Mmux_hi_dataout1211))
                (portRef I0 (instanceRef core0_Mmux_hi_dataout811))
                (portRef I3 (instanceRef core0_Mmux_hi_dataout1511))
                (portRef I0 (instanceRef core0_Mmux_hi_dataout1311))
                (portRef I0 (instanceRef core0_Mmux_hi_dataout1111))
                (portRef I3 (instanceRef core0_Mmux_hi_dataout1011))
                (portRef I3 (instanceRef core0_Mmux_hi_dataout911))
                (portRef I3 (instanceRef core0_Mmux_hi_dataout711))
                (portRef I3 (instanceRef core0_Mmux_hi_dataout611))
                (portRef I3 (instanceRef core0_Mmux_hi_dataout511))
                (portRef I0 (instanceRef core0_Mmux_hi_dataout411))
                (portRef I0 (instanceRef core0_Mmux_hi_dataout311))
                (portRef I0 (instanceRef core0_Mmux_hi_dataout211))
                (portRef I0 (instanceRef core0_Mmux_hi_dataout171))
              )
            )
            (net (rename core0_state_FSM_FFd12 "core0/state_FSM_FFd12")
              (joined
                (portRef D (instanceRef core0_state_FSM_FFd10_renamed_9))
                (portRef I0 (instanceRef core0_state_hi_drive1))
                (portRef I1 (instanceRef core0_state_FSM_FFd17_In1_renamed_67))
                (portRef I4 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1_112_renamed_71))
                (portRef I4 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_12_renamed_73))
                (portRef I0 (instanceRef core0_state__n0232))
                (portRef Q (instanceRef core0_state_FSM_FFd12_renamed_141))
              )
            )
            (net (rename core0_block_count_0_ "core0/block_count<0>")
              (joined
                (portRef Q (instanceRef core0_block_count_0))
                (portRef I2 (instanceRef core0_state_31__block_count_10__select_97_OUT_0_1))
                (portRef I1 (instanceRef core0_GND_2_o_GND_2_o_equal_57_o_10__))
                (portRef I0 (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_0__rt_renamed_103))
              )
            )
            (net (rename core0_block_count_1_ "core0/block_count<1>")
              (joined
                (portRef Q (instanceRef core0_block_count_1))
                (portRef I2 (instanceRef core0_state_31__block_count_10__select_97_OUT_1_1))
                (portRef I0 (instanceRef core0_GND_2_o_GND_2_o_equal_57_o_10__))
                (portRef I (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_1__INV_0))
              )
            )
            (net (rename core0_block_count_2_ "core0/block_count<2>")
              (joined
                (portRef Q (instanceRef core0_block_count_2))
                (portRef I2 (instanceRef core0_state_31__block_count_10__select_97_OUT_2_1))
                (portRef I2 (instanceRef core0_GND_2_o_GND_2_o_equal_57_o_10__))
                (portRef I (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_2__INV_0))
              )
            )
            (net (rename core0_block_count_3_ "core0/block_count<3>")
              (joined
                (portRef Q (instanceRef core0_block_count_3))
                (portRef I2 (instanceRef core0_state_31__block_count_10__select_97_OUT_3_1))
                (portRef I3 (instanceRef core0_GND_2_o_GND_2_o_equal_57_o_10__))
                (portRef I (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_3__INV_0))
              )
            )
            (net (rename core0_block_count_4_ "core0/block_count<4>")
              (joined
                (portRef Q (instanceRef core0_block_count_4))
                (portRef I2 (instanceRef core0_state_31__block_count_10__select_97_OUT_4_1))
                (portRef I1 (instanceRef core0_GND_2_o_GND_2_o_equal_57_o_10__SW0))
                (portRef I (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_4__INV_0))
              )
            )
            (net (rename core0_block_count_5_ "core0/block_count<5>")
              (joined
                (portRef Q (instanceRef core0_block_count_5))
                (portRef I2 (instanceRef core0_state_31__block_count_10__select_97_OUT_5_1))
                (portRef I2 (instanceRef core0_GND_2_o_GND_2_o_equal_57_o_10__SW0))
                (portRef I (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_5__INV_0))
              )
            )
            (net (rename core0_block_count_6_ "core0/block_count<6>")
              (joined
                (portRef Q (instanceRef core0_block_count_6))
                (portRef I2 (instanceRef core0_state_31__block_count_10__select_97_OUT_6_1))
                (portRef I0 (instanceRef core0_GND_2_o_GND_2_o_equal_57_o_10__SW0))
                (portRef I (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_6__INV_0))
              )
            )
            (net (rename core0_block_count_7_ "core0/block_count<7>")
              (joined
                (portRef Q (instanceRef core0_block_count_7))
                (portRef I2 (instanceRef core0_state_31__block_count_10__select_97_OUT_7_1))
                (portRef I4 (instanceRef core0_GND_2_o_GND_2_o_equal_57_o_10__))
                (portRef I (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_7__INV_0))
              )
            )
            (net (rename core0_block_count_8_ "core0/block_count<8>")
              (joined
                (portRef Q (instanceRef core0_block_count_8))
                (portRef I2 (instanceRef core0_state_31__block_count_10__select_97_OUT_8_1))
                (portRef I3 (instanceRef core0_GND_2_o_GND_2_o_equal_57_o_10__SW0))
                (portRef I (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_8__INV_0))
              )
            )
            (net (rename core0_block_count_9_ "core0/block_count<9>")
              (joined
                (portRef Q (instanceRef core0_block_count_9))
                (portRef I2 (instanceRef core0_state_31__block_count_10__select_97_OUT_9_1))
                (portRef I4 (instanceRef core0_GND_2_o_GND_2_o_equal_57_o_10__SW0))
                (portRef I (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_9__INV_0))
              )
            )
            (net (rename core0_block_count_10_ "core0/block_count<10>")
              (joined
                (portRef Q (instanceRef core0_block_count_10))
                (portRef I2 (instanceRef core0_state_31__block_count_10__select_97_OUT_10_1))
                (portRef I5 (instanceRef core0_GND_2_o_GND_2_o_equal_57_o_10__SW0))
                (portRef I (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_lut_10__INV_0))
              )
            )
            (net (rename core0_a0_valid "core0/a0/valid")
              (joined
                (portRef I5 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_3_1))
                (portRef I5 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_2_1))
                (portRef I5 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_15_1))
                (portRef I5 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_14_1))
                (portRef I5 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_13_1))
                (portRef I5 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_12_1))
                (portRef I5 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_2))
                (portRef I0 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_10_11))
                (portRef Q (instanceRef core0_a0_valid_renamed_133))
                (portRef I0 (instanceRef core0_a0_valid_rstpot_renamed_147))
                (portRef I2 (instanceRef core0_Mmux_hi_dataout1611))
                (portRef I2 (instanceRef core0_Mmux_hi_dataout1411))
                (portRef I2 (instanceRef core0_Mmux_hi_dataout1211))
                (portRef I2 (instanceRef core0_Mmux_hi_dataout811))
                (portRef I2 (instanceRef core0_Mmux_hi_dataout1511))
                (portRef I3 (instanceRef core0_Mmux_hi_dataout1311))
                (portRef I3 (instanceRef core0_Mmux_hi_dataout1111))
                (portRef I2 (instanceRef core0_Mmux_hi_dataout1011))
                (portRef I2 (instanceRef core0_Mmux_hi_dataout911))
                (portRef I2 (instanceRef core0_Mmux_hi_dataout711))
                (portRef I2 (instanceRef core0_Mmux_hi_dataout611))
                (portRef I2 (instanceRef core0_Mmux_hi_dataout511))
                (portRef I3 (instanceRef core0_Mmux_hi_dataout411))
                (portRef I3 (instanceRef core0_Mmux_hi_dataout311))
                (portRef I3 (instanceRef core0_Mmux_hi_dataout211))
                (portRef I3 (instanceRef core0_Mmux_hi_dataout171))
              )
            )
            (net (rename core0_a0__n0189_inv1 "core0/a0/_n0189_inv1")
              (joined
                (portRef I3 (instanceRef core0_a0_pico_port_id_7__GND_3_o_equal_28_o_7_1))
                (portRef I3 (instanceRef core0_a0_pico_port_id_7__GND_3_o_equal_29_o_7_1))
                (portRef O (instanceRef core0_a0__n0189_inv11))
                (portRef I4 (instanceRef core0_a0__n0189_inv2))
                (portRef I4 (instanceRef core0_a0__n0210_inv1))
                (portRef I4 (instanceRef core0_a0_pico_port_id_7__GND_3_o_equal_29_o_inv1_01))
              )
            )
            (net (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_6_ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_lut<6>")
              (joined
                (portRef O (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_6__))
                (portRef S (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_6__))
              )
            )
            (net (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_5_ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_cy<5>")
              (joined
                (portRef O (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_5__))
                (portRef CI (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_6__))
              )
            )
            (net (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_5_ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_lut<5>")
              (joined
                (portRef O (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_5__))
                (portRef S (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_5__))
              )
            )
            (net (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_4_ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_cy<4>")
              (joined
                (portRef O (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_4__))
                (portRef CI (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_5__))
              )
            )
            (net (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_4_ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_lut<4>")
              (joined
                (portRef O (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_4__))
                (portRef S (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_4__))
              )
            )
            (net (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_3_ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_cy<3>")
              (joined
                (portRef O (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_3__))
                (portRef CI (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_4__))
              )
            )
            (net (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_3_ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_lut<3>")
              (joined
                (portRef O (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_3__))
                (portRef S (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_3__))
              )
            )
            (net (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_2_ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_cy<2>")
              (joined
                (portRef O (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_2__))
                (portRef CI (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_3__))
              )
            )
            (net (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_2_ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_lut<2>")
              (joined
                (portRef O (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_2__))
                (portRef S (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_2__))
              )
            )
            (net (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_1_ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_cy<1>")
              (joined
                (portRef O (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_1__))
                (portRef CI (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_2__))
              )
            )
            (net (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_1_ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_lut<1>")
              (joined
                (portRef O (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_1__))
                (portRef S (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_1__))
              )
            )
            (net (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_0_ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_cy<0>")
              (joined
                (portRef O (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_0__))
                (portRef CI (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_1__))
              )
            )
            (net (rename core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_0_ "core0/a0/Mcompar_edna[19]_atmel_status_fuses[19]_not_equal_9_o_lut<0>")
              (joined
                (portRef O (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_0__))
                (portRef S (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_0__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_27_ "core0/a0/Mcount_timeout_cy<27>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_27__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_28__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_26_ "core0/a0/Mcount_timeout_cy<26>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_26__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_27__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_27__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_25_ "core0/a0/Mcount_timeout_cy<25>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_25__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_26__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_26__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_24_ "core0/a0/Mcount_timeout_cy<24>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_24__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_25__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_25__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_23_ "core0/a0/Mcount_timeout_cy<23>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_23__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_24__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_24__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_22_ "core0/a0/Mcount_timeout_cy<22>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_22__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_23__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_23__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_21_ "core0/a0/Mcount_timeout_cy<21>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_21__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_22__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_22__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_20_ "core0/a0/Mcount_timeout_cy<20>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_20__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_21__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_21__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_19_ "core0/a0/Mcount_timeout_cy<19>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_19__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_20__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_20__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_18_ "core0/a0/Mcount_timeout_cy<18>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_18__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_19__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_19__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_17_ "core0/a0/Mcount_timeout_cy<17>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_17__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_18__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_18__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_16_ "core0/a0/Mcount_timeout_cy<16>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_16__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_17__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_17__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_15_ "core0/a0/Mcount_timeout_cy<15>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_15__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_16__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_16__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_14_ "core0/a0/Mcount_timeout_cy<14>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_14__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_15__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_15__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_13_ "core0/a0/Mcount_timeout_cy<13>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_13__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_14__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_14__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_12_ "core0/a0/Mcount_timeout_cy<12>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_12__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_13__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_13__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_11_ "core0/a0/Mcount_timeout_cy<11>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_11__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_12__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_12__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_10_ "core0/a0/Mcount_timeout_cy<10>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_10__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_11__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_11__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_9_ "core0/a0/Mcount_timeout_cy<9>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_9__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_10__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_10__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_8_ "core0/a0/Mcount_timeout_cy<8>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_8__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_9__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_9__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_7_ "core0/a0/Mcount_timeout_cy<7>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_7__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_8__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_8__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_6_ "core0/a0/Mcount_timeout_cy<6>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_6__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_7__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_7__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_5_ "core0/a0/Mcount_timeout_cy<5>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_5__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_6__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_6__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_4_ "core0/a0/Mcount_timeout_cy<4>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_4__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_5__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_5__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_3_ "core0/a0/Mcount_timeout_cy<3>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_3__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_4__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_4__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_2_ "core0/a0/Mcount_timeout_cy<2>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_2__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_3__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_3__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_1_ "core0/a0/Mcount_timeout_cy<1>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_1__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_2__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_2__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_0_ "core0/a0/Mcount_timeout_cy<0>")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_0__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_1__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_1__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_lut_0_ "core0/a0/Mcount_timeout_lut<0>")
              (joined
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_0__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_0__))
                (portRef O (instanceRef core0_a0_Mcount_timeout_lut_0__INV_0))
              )
            )
            (net (rename core0_a0_Mcount_des_round3 "core0/a0/Mcount_des_round3")
              (joined
                (portRef D (instanceRef core0_a0_des_round_3))
                (portRef O (instanceRef core0_a0_Mcount_des_round_xor_3_11))
              )
            )
            (net (rename core0_a0_Mcount_des_round2 "core0/a0/Mcount_des_round2")
              (joined
                (portRef D (instanceRef core0_a0_des_round_2))
                (portRef O (instanceRef core0_a0_Mcount_des_round_xor_2_11))
              )
            )
            (net (rename core0_a0_Mcount_des_round1 "core0/a0/Mcount_des_round1")
              (joined
                (portRef D (instanceRef core0_a0_des_round_1))
                (portRef O (instanceRef core0_a0_Mcount_des_round_xor_1_11))
              )
            )
            (net (rename core0_a0_Mcount_des_round "core0/a0/Mcount_des_round")
              (joined
                (portRef D (instanceRef core0_a0_des_round_0))
                (portRef O (instanceRef core0_a0_Mcount_des_round_xor_0_11_INV_0))
              )
            )
            (net (rename core0_a0_Result_28_ "core0/a0/Result<28>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_28))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_28__))
              )
            )
            (net (rename core0_a0_Result_27_ "core0/a0/Result<27>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_27))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_27__))
              )
            )
            (net (rename core0_a0_Result_26_ "core0/a0/Result<26>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_26))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_26__))
              )
            )
            (net (rename core0_a0_Result_25_ "core0/a0/Result<25>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_25))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_25__))
              )
            )
            (net (rename core0_a0_Result_24_ "core0/a0/Result<24>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_24))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_24__))
              )
            )
            (net (rename core0_a0_Result_23_ "core0/a0/Result<23>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_23))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_23__))
              )
            )
            (net (rename core0_a0_Result_22_ "core0/a0/Result<22>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_22))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_22__))
              )
            )
            (net (rename core0_a0_Result_21_ "core0/a0/Result<21>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_21))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_21__))
              )
            )
            (net (rename core0_a0_Result_20_ "core0/a0/Result<20>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_20))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_20__))
              )
            )
            (net (rename core0_a0_Result_19_ "core0/a0/Result<19>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_19))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_19__))
              )
            )
            (net (rename core0_a0_Result_18_ "core0/a0/Result<18>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_18))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_18__))
              )
            )
            (net (rename core0_a0_Result_17_ "core0/a0/Result<17>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_17))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_17__))
              )
            )
            (net (rename core0_a0_Result_16_ "core0/a0/Result<16>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_16))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_16__))
              )
            )
            (net (rename core0_a0_Result_15_ "core0/a0/Result<15>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_15))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_15__))
              )
            )
            (net (rename core0_a0_Result_14_ "core0/a0/Result<14>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_14))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_14__))
              )
            )
            (net (rename core0_a0_Result_13_ "core0/a0/Result<13>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_13))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_13__))
              )
            )
            (net (rename core0_a0_Result_12_ "core0/a0/Result<12>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_12))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_12__))
              )
            )
            (net (rename core0_a0_Result_11_ "core0/a0/Result<11>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_11))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_11__))
              )
            )
            (net (rename core0_a0_Result_10_ "core0/a0/Result<10>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_10))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_10__))
              )
            )
            (net (rename core0_a0_Result_9_ "core0/a0/Result<9>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_9))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_9__))
              )
            )
            (net (rename core0_a0_Result_8_ "core0/a0/Result<8>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_8))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_8__))
              )
            )
            (net (rename core0_a0_Result_7_ "core0/a0/Result<7>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_7))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_7__))
              )
            )
            (net (rename core0_a0_Result_6_ "core0/a0/Result<6>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_6))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_6__))
              )
            )
            (net (rename core0_a0_Result_5_ "core0/a0/Result<5>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_5))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_5__))
              )
            )
            (net (rename core0_a0_Result_4_ "core0/a0/Result<4>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_4))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_4__))
              )
            )
            (net (rename core0_a0_Result_3_ "core0/a0/Result<3>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_3))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_3__))
              )
            )
            (net (rename core0_a0_Result_2_ "core0/a0/Result<2>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_2))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_2__))
              )
            )
            (net (rename core0_a0_Result_1_ "core0/a0/Result<1>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_1))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_1__))
              )
            )
            (net (rename core0_a0_Result_0_ "core0/a0/Result<0>")
              (joined
                (portRef D (instanceRef core0_a0_timeout_0))
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_0__))
              )
            )
            (net (rename core0_a0_stop_inv "core0/a0/stop_inv")
              (joined
                (portRef CE (instanceRef core0_a0_timeout_0))
                (portRef CE (instanceRef core0_a0_timeout_1))
                (portRef CE (instanceRef core0_a0_timeout_2))
                (portRef CE (instanceRef core0_a0_timeout_3))
                (portRef CE (instanceRef core0_a0_timeout_4))
                (portRef CE (instanceRef core0_a0_timeout_5))
                (portRef CE (instanceRef core0_a0_timeout_6))
                (portRef CE (instanceRef core0_a0_timeout_7))
                (portRef CE (instanceRef core0_a0_timeout_8))
                (portRef CE (instanceRef core0_a0_timeout_9))
                (portRef CE (instanceRef core0_a0_timeout_10))
                (portRef CE (instanceRef core0_a0_timeout_11))
                (portRef CE (instanceRef core0_a0_timeout_12))
                (portRef CE (instanceRef core0_a0_timeout_13))
                (portRef CE (instanceRef core0_a0_timeout_14))
                (portRef CE (instanceRef core0_a0_timeout_15))
                (portRef CE (instanceRef core0_a0_timeout_16))
                (portRef CE (instanceRef core0_a0_timeout_17))
                (portRef CE (instanceRef core0_a0_timeout_18))
                (portRef CE (instanceRef core0_a0_timeout_19))
                (portRef CE (instanceRef core0_a0_timeout_20))
                (portRef CE (instanceRef core0_a0_timeout_21))
                (portRef CE (instanceRef core0_a0_timeout_22))
                (portRef CE (instanceRef core0_a0_timeout_23))
                (portRef CE (instanceRef core0_a0_timeout_24))
                (portRef CE (instanceRef core0_a0_timeout_25))
                (portRef CE (instanceRef core0_a0_timeout_26))
                (portRef CE (instanceRef core0_a0_timeout_27))
                (portRef CE (instanceRef core0_a0_timeout_28))
                (portRef O (instanceRef core0_a0_stop_inv1_INV_0))
              )
            )
            (net (rename core0_a0__n0210_inv "core0/a0/_n0210_inv")
              (joined
                (portRef CE (instanceRef core0_a0_atmel_status_fuses_0))
                (portRef CE (instanceRef core0_a0_atmel_status_fuses_1))
                (portRef CE (instanceRef core0_a0_atmel_status_fuses_2))
                (portRef CE (instanceRef core0_a0_atmel_status_fuses_3))
                (portRef CE (instanceRef core0_a0_atmel_status_fuses_4))
                (portRef CE (instanceRef core0_a0_atmel_status_fuses_5))
                (portRef CE (instanceRef core0_a0_atmel_status_fuses_6))
                (portRef CE (instanceRef core0_a0_atmel_status_fuses_7))
                (portRef CE (instanceRef core0_a0_atmel_status_fuses_8))
                (portRef CE (instanceRef core0_a0_atmel_status_fuses_9))
                (portRef CE (instanceRef core0_a0_atmel_status_fuses_10))
                (portRef CE (instanceRef core0_a0_atmel_status_fuses_11))
                (portRef CE (instanceRef core0_a0_atmel_status_fuses_12))
                (portRef CE (instanceRef core0_a0_atmel_status_fuses_13))
                (portRef CE (instanceRef core0_a0_atmel_status_fuses_14))
                (portRef CE (instanceRef core0_a0_atmel_status_fuses_15))
                (portRef CE (instanceRef core0_a0_atmel_status_fuses_16))
                (portRef CE (instanceRef core0_a0_atmel_status_fuses_17))
                (portRef CE (instanceRef core0_a0_atmel_status_fuses_18))
                (portRef CE (instanceRef core0_a0_atmel_status_fuses_19))
                (portRef O (instanceRef core0_a0__n0210_inv1))
              )
            )
            (net (rename core0_a0__n0189_inv "core0/a0/_n0189_inv")
              (joined
                (portRef CE (instanceRef core0_a0_tok_tx_0))
                (portRef CE (instanceRef core0_a0_tok_tx_1))
                (portRef CE (instanceRef core0_a0_tok_tx_2))
                (portRef CE (instanceRef core0_a0_tok_tx_3))
                (portRef CE (instanceRef core0_a0_tok_tx_4))
                (portRef CE (instanceRef core0_a0_tok_tx_5))
                (portRef CE (instanceRef core0_a0_tok_tx_6))
                (portRef CE (instanceRef core0_a0_tok_tx_7))
                (portRef O (instanceRef core0_a0__n0189_inv2))
              )
            )
            (net (rename core0_a0_pico_port_id_7__GND_3_o_equal_29_o_inv1_0 "core0/a0/pico_port_id[7]_GND_3_o_equal_29_o_inv1_0")
              (joined
                (portRef R (instanceRef core0_a0_tok_wk_start_renamed_22))
                (portRef R (instanceRef core0_a0_tok_mem_reset_renamed_21))
                (portRef R (instanceRef core0_a0_tok_mem_rd_en_renamed_20))
                (portRef R (instanceRef core0_a0_tok_tx_start_renamed_23))
                (portRef O (instanceRef core0_a0_pico_port_id_7__GND_3_o_equal_29_o_inv1_01))
              )
            )
            (net (rename core0_a0_pico_port_id_7__GND_3_o_equal_28_o "core0/a0/pico_port_id[7]_GND_3_o_equal_28_o")
              (joined
                (portRef O (instanceRef core0_a0_pico_port_id_7__GND_3_o_equal_28_o_7_1))
                (portRef I2 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_6_1))
                (portRef I2 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_3_1))
                (portRef I2 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_2_1))
                (portRef I2 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_1_1))
                (portRef I2 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_0_1))
                (portRef I3 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_7_1))
                (portRef I3 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_5_1))
                (portRef I3 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_4_1))
              )
            )
            (net (rename core0_a0_edna_19__atmel_status_fuses_19__not_equal_9_o "core0/a0/edna[19]_atmel_status_fuses[19]_not_equal_9_o")
              (joined
                (portRef O (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_6__))
                (portRef I1 (instanceRef core0_a0_valid_rstpot_renamed_147))
              )
            )
            (net (rename core0_a0_pico_port_id_7__GND_3_o_equal_29_o "core0/a0/pico_port_id[7]_GND_3_o_equal_29_o")
              (joined
                (portRef O (instanceRef core0_a0_pico_port_id_7__GND_3_o_equal_29_o_7_1))
                (portRef I3 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_3_1))
                (portRef I3 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_2_1))
                (portRef I3 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_1_1))
                (portRef I3 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_0_1))
                (portRef I4 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_7_1))
                (portRef I3 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_6_1))
                (portRef I4 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_5_1))
                (portRef I4 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_4_1))
                (portRef I4 (instanceRef core0_a0_tok_done_flag_rstpot1_renamed_148))
                (portRef I3 (instanceRef core0_a0_atmel_status_valid_rstpot_renamed_154))
              )
            )
            (net (rename core0_a0__n0149_0_ "core0/a0/_n0149<0>")
              (joined
                (portRef D (instanceRef core0_a0_atmel_status_fuses_0))
                (portRef O (instanceRef core0_a0_Mmux__n014911))
              )
            )
            (net (rename core0_a0__n0149_1_ "core0/a0/_n0149<1>")
              (joined
                (portRef D (instanceRef core0_a0_atmel_status_fuses_1))
                (portRef O (instanceRef core0_a0_Mmux__n0149121))
              )
            )
            (net (rename core0_a0__n0149_2_ "core0/a0/_n0149<2>")
              (joined
                (portRef D (instanceRef core0_a0_atmel_status_fuses_2))
                (portRef O (instanceRef core0_a0_Mmux__n0149171))
              )
            )
            (net (rename core0_a0__n0149_3_ "core0/a0/_n0149<3>")
              (joined
                (portRef D (instanceRef core0_a0_atmel_status_fuses_3))
                (portRef O (instanceRef core0_a0_Mmux__n0149181))
              )
            )
            (net (rename core0_a0__n0149_4_ "core0/a0/_n0149<4>")
              (joined
                (portRef D (instanceRef core0_a0_atmel_status_fuses_4))
                (portRef O (instanceRef core0_a0_Mmux__n0149191))
              )
            )
            (net (rename core0_a0__n0149_5_ "core0/a0/_n0149<5>")
              (joined
                (portRef D (instanceRef core0_a0_atmel_status_fuses_5))
                (portRef O (instanceRef core0_a0_Mmux__n0149201))
              )
            )
            (net (rename core0_a0__n0149_6_ "core0/a0/_n0149<6>")
              (joined
                (portRef D (instanceRef core0_a0_atmel_status_fuses_6))
                (portRef O (instanceRef core0_a0_Mmux__n0149211))
              )
            )
            (net (rename core0_a0__n0149_7_ "core0/a0/_n0149<7>")
              (joined
                (portRef D (instanceRef core0_a0_atmel_status_fuses_7))
                (portRef O (instanceRef core0_a0_Mmux__n0149221))
              )
            )
            (net (rename core0_a0__n0149_8_ "core0/a0/_n0149<8>")
              (joined
                (portRef D (instanceRef core0_a0_atmel_status_fuses_8))
                (portRef O (instanceRef core0_a0_Mmux__n0149231))
              )
            )
            (net (rename core0_a0__n0149_9_ "core0/a0/_n0149<9>")
              (joined
                (portRef D (instanceRef core0_a0_atmel_status_fuses_9))
                (portRef O (instanceRef core0_a0_Mmux__n0149241))
              )
            )
            (net (rename core0_a0__n0149_10_ "core0/a0/_n0149<10>")
              (joined
                (portRef D (instanceRef core0_a0_atmel_status_fuses_10))
                (portRef O (instanceRef core0_a0_Mmux__n014925))
              )
            )
            (net (rename core0_a0__n0149_11_ "core0/a0/_n0149<11>")
              (joined
                (portRef D (instanceRef core0_a0_atmel_status_fuses_11))
                (portRef O (instanceRef core0_a0_Mmux__n014931))
              )
            )
            (net (rename core0_a0__n0149_12_ "core0/a0/_n0149<12>")
              (joined
                (portRef D (instanceRef core0_a0_atmel_status_fuses_12))
                (portRef O (instanceRef core0_a0_Mmux__n014941))
              )
            )
            (net (rename core0_a0__n0149_13_ "core0/a0/_n0149<13>")
              (joined
                (portRef D (instanceRef core0_a0_atmel_status_fuses_13))
                (portRef O (instanceRef core0_a0_Mmux__n014951))
              )
            )
            (net (rename core0_a0__n0149_14_ "core0/a0/_n0149<14>")
              (joined
                (portRef D (instanceRef core0_a0_atmel_status_fuses_14))
                (portRef O (instanceRef core0_a0_Mmux__n014961))
              )
            )
            (net (rename core0_a0__n0149_15_ "core0/a0/_n0149<15>")
              (joined
                (portRef D (instanceRef core0_a0_atmel_status_fuses_15))
                (portRef O (instanceRef core0_a0_Mmux__n014971))
              )
            )
            (net (rename core0_a0__n0149_16_ "core0/a0/_n0149<16>")
              (joined
                (portRef D (instanceRef core0_a0_atmel_status_fuses_16))
                (portRef O (instanceRef core0_a0_Mmux__n014981))
              )
            )
            (net (rename core0_a0__n0149_17_ "core0/a0/_n0149<17>")
              (joined
                (portRef D (instanceRef core0_a0_atmel_status_fuses_17))
                (portRef O (instanceRef core0_a0_Mmux__n014991))
              )
            )
            (net (rename core0_a0__n0149_18_ "core0/a0/_n0149<18>")
              (joined
                (portRef D (instanceRef core0_a0_atmel_status_fuses_18))
                (portRef O (instanceRef core0_a0_Mmux__n0149101))
              )
            )
            (net (rename core0_a0__n0149_19_ "core0/a0/_n0149<19>")
              (joined
                (portRef D (instanceRef core0_a0_atmel_status_fuses_19))
                (portRef O (instanceRef core0_a0_Mmux__n0149111))
              )
            )
            (net (rename core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_0_ "core0/a0/pico_port_id[7]_pico_in_port[7]_select_47_OUT<0>")
              (joined
                (portRef D (instanceRef core0_a0_pico_in_port_0_renamed_31))
                (portRef O (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_7_1))
              )
            )
            (net (rename core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_1_ "core0/a0/pico_port_id[7]_pico_in_port[7]_select_47_OUT<1>")
              (joined
                (portRef D (instanceRef core0_a0_pico_in_port_1_renamed_30))
                (portRef O (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_6_1))
              )
            )
            (net (rename core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_2_ "core0/a0/pico_port_id[7]_pico_in_port[7]_select_47_OUT<2>")
              (joined
                (portRef D (instanceRef core0_a0_pico_in_port_2_renamed_29))
                (portRef O (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_5_1))
              )
            )
            (net (rename core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_3_ "core0/a0/pico_port_id[7]_pico_in_port[7]_select_47_OUT<3>")
              (joined
                (portRef D (instanceRef core0_a0_pico_in_port_3_renamed_28))
                (portRef O (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_4_1))
              )
            )
            (net (rename core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_4_ "core0/a0/pico_port_id[7]_pico_in_port[7]_select_47_OUT<4>")
              (joined
                (portRef D (instanceRef core0_a0_pico_in_port_4_renamed_27))
                (portRef O (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_3_1))
              )
            )
            (net (rename core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_5_ "core0/a0/pico_port_id[7]_pico_in_port[7]_select_47_OUT<5>")
              (joined
                (portRef D (instanceRef core0_a0_pico_in_port_5_renamed_26))
                (portRef O (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_2_1))
              )
            )
            (net (rename core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_6_ "core0/a0/pico_port_id[7]_pico_in_port[7]_select_47_OUT<6>")
              (joined
                (portRef D (instanceRef core0_a0_pico_in_port_6_renamed_25))
                (portRef O (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_1_1))
              )
            )
            (net (rename core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_7_ "core0/a0/pico_port_id[7]_pico_in_port[7]_select_47_OUT<7>")
              (joined
                (portRef D (instanceRef core0_a0_pico_in_port_7_renamed_24))
                (portRef O (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_0_1))
              )
            )
            (net (rename core0_a0_edna_63__edna_63__mux_20_OUT_0_ "core0/a0/edna[63]_edna[63]_mux_20_OUT<0>")
              (joined
                (portRef D (instanceRef core0_a0_edna_0_renamed_32))
                (portRef O (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT13))
              )
            )
            (net (rename core0_a0_edna_63__edna_63__mux_20_OUT_1_ "core0/a0/edna[63]_edna[63]_mux_20_OUT<1>")
              (joined
                (portRef D (instanceRef core0_a0_edna_1_renamed_35))
                (portRef O (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT121))
              )
            )
            (net (rename core0_a0_edna_63__edna_63__mux_20_OUT_2_ "core0/a0/edna[63]_edna[63]_mux_20_OUT<2>")
              (joined
                (portRef D (instanceRef core0_a0_edna_2_renamed_33))
                (portRef O (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT231))
              )
            )
            (net (rename core0_a0_edna_63__edna_63__mux_20_OUT_3_ "core0/a0/edna[63]_edna[63]_mux_20_OUT<3>")
              (joined
                (portRef D (instanceRef core0_a0_edna_3_renamed_34))
                (portRef O (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT341))
              )
            )
            (net (rename core0_a0_edna_63__edna_63__mux_20_OUT_4_ "core0/a0/edna[63]_edna[63]_mux_20_OUT<4>")
              (joined
                (portRef D (instanceRef core0_a0_edna_4_renamed_38))
                (portRef O (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT451))
              )
            )
            (net (rename core0_a0_edna_63__edna_63__mux_20_OUT_5_ "core0/a0/edna[63]_edna[63]_mux_20_OUT<5>")
              (joined
                (portRef D (instanceRef core0_a0_edna_5_renamed_36))
                (portRef O (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT561))
              )
            )
            (net (rename core0_a0_edna_63__edna_63__mux_20_OUT_6_ "core0/a0/edna[63]_edna[63]_mux_20_OUT<6>")
              (joined
                (portRef D (instanceRef core0_a0_edna_6_renamed_37))
                (portRef O (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT611))
              )
            )
            (net (rename core0_a0_edna_63__edna_63__mux_20_OUT_7_ "core0/a0/edna[63]_edna[63]_mux_20_OUT<7>")
              (joined
                (portRef D (instanceRef core0_a0_edna_7_renamed_41))
                (portRef O (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT621))
              )
            )
            (net (rename core0_a0_edna_63__edna_63__mux_20_OUT_8_ "core0/a0/edna[63]_edna[63]_mux_20_OUT<8>")
              (joined
                (portRef D (instanceRef core0_a0_edna_8_renamed_39))
                (portRef O (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT631))
              )
            )
            (net (rename core0_a0_edna_63__edna_63__mux_20_OUT_9_ "core0/a0/edna[63]_edna[63]_mux_20_OUT<9>")
              (joined
                (portRef D (instanceRef core0_a0_edna_9_renamed_40))
                (portRef O (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT641))
              )
            )
            (net (rename core0_a0_edna_63__edna_63__mux_20_OUT_10_ "core0/a0/edna[63]_edna[63]_mux_20_OUT<10>")
              (joined
                (portRef D (instanceRef core0_a0_edna_10_renamed_44))
                (portRef O (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT21))
              )
            )
            (net (rename core0_a0_edna_63__edna_63__mux_20_OUT_11_ "core0/a0/edna[63]_edna[63]_mux_20_OUT<11>")
              (joined
                (portRef D (instanceRef core0_a0_edna_11_renamed_42))
                (portRef O (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT31))
              )
            )
            (net (rename core0_a0_edna_63__edna_63__mux_20_OUT_12_ "core0/a0/edna[63]_edna[63]_mux_20_OUT<12>")
              (joined
                (portRef D (instanceRef core0_a0_edna_12_renamed_43))
                (portRef O (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT41))
              )
            )
            (net (rename core0_a0_edna_63__edna_63__mux_20_OUT_13_ "core0/a0/edna[63]_edna[63]_mux_20_OUT<13>")
              (joined
                (portRef D (instanceRef core0_a0_edna_13_renamed_47))
                (portRef O (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT51))
              )
            )
            (net (rename core0_a0_edna_63__edna_63__mux_20_OUT_14_ "core0/a0/edna[63]_edna[63]_mux_20_OUT<14>")
              (joined
                (portRef D (instanceRef core0_a0_edna_14_renamed_45))
                (portRef O (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT65))
              )
            )
            (net (rename core0_a0_edna_63__edna_63__mux_20_OUT_15_ "core0/a0/edna[63]_edna[63]_mux_20_OUT<15>")
              (joined
                (portRef D (instanceRef core0_a0_edna_15_renamed_46))
                (portRef O (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT71))
              )
            )
            (net (rename core0_a0_edna_63__edna_63__mux_20_OUT_16_ "core0/a0/edna[63]_edna[63]_mux_20_OUT<16>")
              (joined
                (portRef D (instanceRef core0_a0_edna_16_renamed_50))
                (portRef O (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT81))
              )
            )
            (net (rename core0_a0_edna_63__edna_63__mux_20_OUT_17_ "core0/a0/edna[63]_edna[63]_mux_20_OUT<17>")
              (joined
                (portRef D (instanceRef core0_a0_edna_17_renamed_48))
                (portRef O (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT91))
              )
            )
            (net (rename core0_a0_edna_63__edna_63__mux_20_OUT_18_ "core0/a0/edna[63]_edna[63]_mux_20_OUT<18>")
              (joined
                (portRef D (instanceRef core0_a0_edna_18_renamed_49))
                (portRef O (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT101))
              )
            )
            (net (rename core0_a0_edna_63__edna_63__mux_20_OUT_19_ "core0/a0/edna[63]_edna[63]_mux_20_OUT<19>")
              (joined
                (portRef D (instanceRef core0_a0_edna_19_renamed_51))
                (portRef O (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT111))
              )
            )
            (net (rename core0_a0_des_running_des_running_MUX_108_o "core0/a0/des_running_des_running_MUX_108_o")
              (joined
                (portRef O (instanceRef core0_a0_Mmux_des_running_des_running_MUX_108_o11))
                (portRef I0 (instanceRef core0_a0_des_running_rstpot_renamed_150))
                (portRef I0 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT13))
                (portRef I0 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT21))
                (portRef I0 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT31))
                (portRef I0 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT41))
                (portRef I0 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT51))
                (portRef I0 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT65))
                (portRef I0 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT71))
                (portRef I0 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT81))
                (portRef I0 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT91))
                (portRef I0 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT101))
                (portRef I0 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT111))
                (portRef I0 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT121))
                (portRef I0 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT231))
                (portRef I0 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT341))
                (portRef I0 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT451))
                (portRef I0 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT561))
                (portRef I0 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT611))
                (portRef I0 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT621))
                (portRef I0 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT631))
                (portRef I0 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT641))
              )
            )
            (net (rename core0_a0_reset_sync "core0/a0/reset_sync")
              (joined
                (portRef PRE (instanceRef core0_a0_edna_19_renamed_51))
                (portRef CLR (instanceRef core0_a0_edna_16_renamed_50))
                (portRef PRE (instanceRef core0_a0_edna_18_renamed_49))
                (portRef PRE (instanceRef core0_a0_edna_17_renamed_48))
                (portRef PRE (instanceRef core0_a0_edna_13_renamed_47))
                (portRef PRE (instanceRef core0_a0_edna_15_renamed_46))
                (portRef CLR (instanceRef core0_a0_edna_14_renamed_45))
                (portRef PRE (instanceRef core0_a0_edna_10_renamed_44))
                (portRef CLR (instanceRef core0_a0_edna_12_renamed_43))
                (portRef PRE (instanceRef core0_a0_edna_11_renamed_42))
                (portRef PRE (instanceRef core0_a0_edna_7_renamed_41))
                (portRef CLR (instanceRef core0_a0_edna_9_renamed_40))
                (portRef PRE (instanceRef core0_a0_edna_8_renamed_39))
                (portRef PRE (instanceRef core0_a0_edna_4_renamed_38))
                (portRef PRE (instanceRef core0_a0_edna_6_renamed_37))
                (portRef PRE (instanceRef core0_a0_edna_5_renamed_36))
                (portRef PRE (instanceRef core0_a0_edna_1_renamed_35))
                (portRef PRE (instanceRef core0_a0_edna_3_renamed_34))
                (portRef PRE (instanceRef core0_a0_edna_2_renamed_33))
                (portRef PRE (instanceRef core0_a0_edna_0_renamed_32))
                (portRef CLR (instanceRef core0_a0_timeout_0))
                (portRef CLR (instanceRef core0_a0_timeout_1))
                (portRef CLR (instanceRef core0_a0_timeout_2))
                (portRef CLR (instanceRef core0_a0_timeout_3))
                (portRef CLR (instanceRef core0_a0_timeout_4))
                (portRef CLR (instanceRef core0_a0_timeout_5))
                (portRef CLR (instanceRef core0_a0_timeout_6))
                (portRef CLR (instanceRef core0_a0_timeout_7))
                (portRef CLR (instanceRef core0_a0_timeout_8))
                (portRef CLR (instanceRef core0_a0_timeout_9))
                (portRef CLR (instanceRef core0_a0_timeout_10))
                (portRef CLR (instanceRef core0_a0_timeout_11))
                (portRef CLR (instanceRef core0_a0_timeout_12))
                (portRef CLR (instanceRef core0_a0_timeout_13))
                (portRef CLR (instanceRef core0_a0_timeout_14))
                (portRef CLR (instanceRef core0_a0_timeout_15))
                (portRef CLR (instanceRef core0_a0_timeout_16))
                (portRef CLR (instanceRef core0_a0_timeout_17))
                (portRef CLR (instanceRef core0_a0_timeout_18))
                (portRef CLR (instanceRef core0_a0_timeout_19))
                (portRef CLR (instanceRef core0_a0_timeout_20))
                (portRef CLR (instanceRef core0_a0_timeout_21))
                (portRef CLR (instanceRef core0_a0_timeout_22))
                (portRef CLR (instanceRef core0_a0_timeout_23))
                (portRef CLR (instanceRef core0_a0_timeout_24))
                (portRef CLR (instanceRef core0_a0_timeout_25))
                (portRef CLR (instanceRef core0_a0_timeout_26))
                (portRef CLR (instanceRef core0_a0_timeout_27))
                (portRef CLR (instanceRef core0_a0_timeout_28))
                (portRef CLR (instanceRef core0_a0_des_round_0))
                (portRef CLR (instanceRef core0_a0_des_round_1))
                (portRef CLR (instanceRef core0_a0_des_round_2))
                (portRef CLR (instanceRef core0_a0_des_round_3))
                (portRef PRE (instanceRef core0_a0_valid_renamed_133))
                (portRef CLR (instanceRef core0_a0_des_running_renamed_134))
                (portRef CLR (instanceRef core0_a0_edna_valid_renamed_135))
                (portRef CLR (instanceRef core0_a0_stop_renamed_136))
                (portRef O (instanceRef core0_a0_reset_sync1))
              )
            )
            (net (rename core0_a0_pico_in_port_0 "core0/a0/pico_in_port_0")
              (joined
                (portRef Q (instanceRef core0_a0_pico_in_port_0_renamed_31))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_0__alu_mux_lut))
                (portRef I2 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_7_1))
              )
            )
            (net (rename core0_a0_pico_in_port_1 "core0/a0/pico_in_port_1")
              (joined
                (portRef Q (instanceRef core0_a0_pico_in_port_1_renamed_30))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_1__alu_mux_lut))
                (portRef I1 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_6_1))
              )
            )
            (net (rename core0_a0_pico_in_port_2 "core0/a0/pico_in_port_2")
              (joined
                (portRef Q (instanceRef core0_a0_pico_in_port_2_renamed_29))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_2__alu_mux_lut))
                (portRef I2 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_5_1))
              )
            )
            (net (rename core0_a0_pico_in_port_3 "core0/a0/pico_in_port_3")
              (joined
                (portRef Q (instanceRef core0_a0_pico_in_port_3_renamed_28))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_3__alu_mux_lut))
                (portRef I2 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_4_1))
              )
            )
            (net (rename core0_a0_pico_in_port_4 "core0/a0/pico_in_port_4")
              (joined
                (portRef Q (instanceRef core0_a0_pico_in_port_4_renamed_27))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_4__alu_mux_lut))
                (portRef I1 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_3_1))
              )
            )
            (net (rename core0_a0_pico_in_port_5 "core0/a0/pico_in_port_5")
              (joined
                (portRef Q (instanceRef core0_a0_pico_in_port_5_renamed_26))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_5__alu_mux_lut))
                (portRef I1 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_2_1))
              )
            )
            (net (rename core0_a0_pico_in_port_6 "core0/a0/pico_in_port_6")
              (joined
                (portRef Q (instanceRef core0_a0_pico_in_port_6_renamed_25))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_6__alu_mux_lut))
                (portRef I1 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_1_1))
              )
            )
            (net (rename core0_a0_pico_in_port_7 "core0/a0/pico_in_port_7")
              (joined
                (portRef Q (instanceRef core0_a0_pico_in_port_7_renamed_24))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_7__alu_mux_lut))
                (portRef I1 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_0_1))
              )
            )
            (net (rename core0_a0_tok_done_flag "core0/a0/tok_done_flag")
              (joined
                (portRef Q (instanceRef core0_a0_tok_done_flag_renamed_144))
                (portRef I1 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_7_1))
                (portRef I1 (instanceRef core0_a0_tok_done_flag_rstpot1_renamed_148))
              )
            )
            (net (rename core0_a0_atmel_status_fuses_0_ "core0/a0/atmel_status_fuses<0>")
              (joined
                (portRef Q (instanceRef core0_a0_atmel_status_fuses_0))
                (portRef I1 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_0__))
                (portRef I2 (instanceRef core0_a0_Mmux__n014911))
              )
            )
            (net (rename core0_a0_atmel_status_fuses_1_ "core0/a0/atmel_status_fuses<1>")
              (joined
                (portRef Q (instanceRef core0_a0_atmel_status_fuses_1))
                (portRef I3 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_0__))
                (portRef I2 (instanceRef core0_a0_Mmux__n0149121))
              )
            )
            (net (rename core0_a0_atmel_status_fuses_2_ "core0/a0/atmel_status_fuses<2>")
              (joined
                (portRef Q (instanceRef core0_a0_atmel_status_fuses_2))
                (portRef I5 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_0__))
                (portRef I2 (instanceRef core0_a0_Mmux__n0149171))
              )
            )
            (net (rename core0_a0_atmel_status_fuses_3_ "core0/a0/atmel_status_fuses<3>")
              (joined
                (portRef Q (instanceRef core0_a0_atmel_status_fuses_3))
                (portRef I1 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_1__))
                (portRef I2 (instanceRef core0_a0_Mmux__n0149181))
              )
            )
            (net (rename core0_a0_atmel_status_fuses_4_ "core0/a0/atmel_status_fuses<4>")
              (joined
                (portRef Q (instanceRef core0_a0_atmel_status_fuses_4))
                (portRef I3 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_1__))
                (portRef I2 (instanceRef core0_a0_Mmux__n0149191))
              )
            )
            (net (rename core0_a0_atmel_status_fuses_5_ "core0/a0/atmel_status_fuses<5>")
              (joined
                (portRef Q (instanceRef core0_a0_atmel_status_fuses_5))
                (portRef I5 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_1__))
                (portRef I2 (instanceRef core0_a0_Mmux__n0149201))
              )
            )
            (net (rename core0_a0_atmel_status_fuses_6_ "core0/a0/atmel_status_fuses<6>")
              (joined
                (portRef Q (instanceRef core0_a0_atmel_status_fuses_6))
                (portRef I1 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_2__))
                (portRef I2 (instanceRef core0_a0_Mmux__n0149211))
              )
            )
            (net (rename core0_a0_atmel_status_fuses_7_ "core0/a0/atmel_status_fuses<7>")
              (joined
                (portRef Q (instanceRef core0_a0_atmel_status_fuses_7))
                (portRef I3 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_2__))
                (portRef I2 (instanceRef core0_a0_Mmux__n0149221))
              )
            )
            (net (rename core0_a0_atmel_status_fuses_8_ "core0/a0/atmel_status_fuses<8>")
              (joined
                (portRef Q (instanceRef core0_a0_atmel_status_fuses_8))
                (portRef I5 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_2__))
                (portRef I0 (instanceRef core0_a0_Mmux__n0149231))
              )
            )
            (net (rename core0_a0_atmel_status_fuses_9_ "core0/a0/atmel_status_fuses<9>")
              (joined
                (portRef Q (instanceRef core0_a0_atmel_status_fuses_9))
                (portRef I1 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_3__))
                (portRef I0 (instanceRef core0_a0_Mmux__n0149241))
              )
            )
            (net (rename core0_a0_atmel_status_fuses_10_ "core0/a0/atmel_status_fuses<10>")
              (joined
                (portRef Q (instanceRef core0_a0_atmel_status_fuses_10))
                (portRef I3 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_3__))
                (portRef I0 (instanceRef core0_a0_Mmux__n014925))
              )
            )
            (net (rename core0_a0_atmel_status_fuses_11_ "core0/a0/atmel_status_fuses<11>")
              (joined
                (portRef Q (instanceRef core0_a0_atmel_status_fuses_11))
                (portRef I5 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_3__))
                (portRef I0 (instanceRef core0_a0_Mmux__n014931))
              )
            )
            (net (rename core0_a0_atmel_status_fuses_12_ "core0/a0/atmel_status_fuses<12>")
              (joined
                (portRef Q (instanceRef core0_a0_atmel_status_fuses_12))
                (portRef I1 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_4__))
                (portRef I0 (instanceRef core0_a0_Mmux__n014941))
              )
            )
            (net (rename core0_a0_atmel_status_fuses_13_ "core0/a0/atmel_status_fuses<13>")
              (joined
                (portRef Q (instanceRef core0_a0_atmel_status_fuses_13))
                (portRef I3 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_4__))
                (portRef I0 (instanceRef core0_a0_Mmux__n014951))
              )
            )
            (net (rename core0_a0_atmel_status_fuses_14_ "core0/a0/atmel_status_fuses<14>")
              (joined
                (portRef Q (instanceRef core0_a0_atmel_status_fuses_14))
                (portRef I5 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_4__))
                (portRef I0 (instanceRef core0_a0_Mmux__n014961))
              )
            )
            (net (rename core0_a0_atmel_status_fuses_15_ "core0/a0/atmel_status_fuses<15>")
              (joined
                (portRef Q (instanceRef core0_a0_atmel_status_fuses_15))
                (portRef I1 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_5__))
                (portRef I0 (instanceRef core0_a0_Mmux__n014971))
              )
            )
            (net (rename core0_a0_atmel_status_fuses_16_ "core0/a0/atmel_status_fuses<16>")
              (joined
                (portRef Q (instanceRef core0_a0_atmel_status_fuses_16))
                (portRef I3 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_5__))
                (portRef I0 (instanceRef core0_a0_Mmux__n014981))
              )
            )
            (net (rename core0_a0_atmel_status_fuses_17_ "core0/a0/atmel_status_fuses<17>")
              (joined
                (portRef Q (instanceRef core0_a0_atmel_status_fuses_17))
                (portRef I5 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_5__))
                (portRef I0 (instanceRef core0_a0_Mmux__n014991))
              )
            )
            (net (rename core0_a0_atmel_status_fuses_18_ "core0/a0/atmel_status_fuses<18>")
              (joined
                (portRef Q (instanceRef core0_a0_atmel_status_fuses_18))
                (portRef I1 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_6__))
                (portRef I0 (instanceRef core0_a0_Mmux__n0149101))
              )
            )
            (net (rename core0_a0_atmel_status_fuses_19_ "core0/a0/atmel_status_fuses<19>")
              (joined
                (portRef Q (instanceRef core0_a0_atmel_status_fuses_19))
                (portRef I3 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_6__))
                (portRef I0 (instanceRef core0_a0_Mmux__n0149111))
              )
            )
            (net (rename core0_a0_tok_tx_0_ "core0/a0/tok_tx<0>")
              (joined
                (portRef Q (instanceRef core0_a0_tok_tx_0))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0__SW0))
              )
            )
            (net (rename core0_a0_tok_tx_1_ "core0/a0/tok_tx<1>")
              (joined
                (portRef Q (instanceRef core0_a0_tok_tx_1))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_1__SW0))
              )
            )
            (net (rename core0_a0_tok_tx_2_ "core0/a0/tok_tx<2>")
              (joined
                (portRef Q (instanceRef core0_a0_tok_tx_2))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_2__SW0))
              )
            )
            (net (rename core0_a0_tok_tx_3_ "core0/a0/tok_tx<3>")
              (joined
                (portRef Q (instanceRef core0_a0_tok_tx_3))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_3__SW0))
              )
            )
            (net (rename core0_a0_tok_tx_4_ "core0/a0/tok_tx<4>")
              (joined
                (portRef Q (instanceRef core0_a0_tok_tx_4))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_4__SW0))
              )
            )
            (net (rename core0_a0_tok_tx_5_ "core0/a0/tok_tx<5>")
              (joined
                (portRef Q (instanceRef core0_a0_tok_tx_5))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_5__SW0))
              )
            )
            (net (rename core0_a0_tok_tx_6_ "core0/a0/tok_tx<6>")
              (joined
                (portRef Q (instanceRef core0_a0_tok_tx_6))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_6__SW0))
              )
            )
            (net (rename core0_a0_tok_tx_7_ "core0/a0/tok_tx<7>")
              (joined
                (portRef Q (instanceRef core0_a0_tok_tx_7))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_1_renamed_99))
              )
            )
            (net (rename core0_a0_atmel_status_valid "core0/a0/atmel_status_valid")
              (joined
                (portRef Q (instanceRef core0_a0_atmel_status_valid_renamed_143))
                (portRef I2 (instanceRef core0_a0_valid_rstpot_renamed_147))
                (portRef I0 (instanceRef core0_a0_atmel_status_valid_rstpot_renamed_154))
              )
            )
            (net (rename core0_a0_edna_valid "core0/a0/edna_valid")
              (joined
                (portRef Q (instanceRef core0_a0_edna_valid_renamed_135))
                (portRef I3 (instanceRef core0_a0_valid_rstpot_renamed_147))
                (portRef I2 (instanceRef core0_a0_des_running_rstpot_renamed_150))
                (portRef I5 (instanceRef core0_a0_edna_valid_rstpot_renamed_167))
              )
            )
            (net (rename core0_a0_des_running "core0/a0/des_running")
              (joined
                (portRef CE (instanceRef core0_a0_des_round_0))
                (portRef CE (instanceRef core0_a0_des_round_1))
                (portRef CE (instanceRef core0_a0_des_round_2))
                (portRef CE (instanceRef core0_a0_des_round_3))
                (portRef I4 (instanceRef core0_a0_Mmux_des_running_des_running_MUX_108_o11))
                (portRef Q (instanceRef core0_a0_des_running_renamed_134))
                (portRef I3 (instanceRef core0_a0_des_running_rstpot_renamed_150))
                (portRef I4 (instanceRef core0_a0_edna_valid_rstpot_renamed_167))
              )
            )
            (net (rename core0_a0_des_round_0_ "core0/a0/des_round<0>")
              (joined
                (portRef Q (instanceRef core0_a0_des_round_0))
                (portRef I2 (instanceRef core0_a0_Mmux_des_running_des_running_MUX_108_o11))
                (portRef I1 (instanceRef core0_a0_Mcount_des_round_xor_3_11))
                (portRef I1 (instanceRef core0_a0_Mcount_des_round_xor_2_11))
                (portRef I0 (instanceRef core0_a0_Mcount_des_round_xor_1_11))
                (portRef I3 (instanceRef core0_a0_des0_GND_4_o_GND_4_o_equal_3_o_3_1))
                (portRef I5 (instanceRef core0_a0_des0_Mxor_Rout_8_xo_0_1))
                (portRef I5 (instanceRef core0_a0_des0_Mxor_Rout_16_xo_0_1))
                (portRef I5 (instanceRef core0_a0_des0_Mxor_Rout_24_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout210))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout33))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout41))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout51))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout61))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout71))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout121))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout131))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout141))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout151))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout161))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout201))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout211))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout231))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout241))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout251))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout261))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout271))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout281))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout291))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout301))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout311))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_1_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_2_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_3_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_4_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_5_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_6_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_7_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_11_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_13_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_14_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_15_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_16_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_17_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_18_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_19_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_23_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_25_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_26_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_27_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_28_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_29_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_30_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_31_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_32_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_35_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_37_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_38_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_39_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_40_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_41_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_42_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_43_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_44_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_47_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout110))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout81))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout91))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout101))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout111))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout171))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout181))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout191))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout221))
                (portRef I4 (instanceRef core0_a0_des0_Mmux_Lout321))
                (portRef I2 (instanceRef core0_a0_edna_valid_rstpot_renamed_167))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_0_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_8_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_9_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_10_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_12_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_20_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_21_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_22_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_24_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_33_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_34_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_36_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_45_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_46_xo_0_1))
                (portRef I (instanceRef core0_a0_Mcount_des_round_xor_0_11_INV_0))
              )
            )
            (net (rename core0_a0_des_round_1_ "core0/a0/des_round<1>")
              (joined
                (portRef Q (instanceRef core0_a0_des_round_1))
                (portRef I3 (instanceRef core0_a0_Mmux_des_running_des_running_MUX_108_o11))
                (portRef I2 (instanceRef core0_a0_Mcount_des_round_xor_3_11))
                (portRef I2 (instanceRef core0_a0_Mcount_des_round_xor_2_11))
                (portRef I1 (instanceRef core0_a0_Mcount_des_round_xor_1_11))
                (portRef I2 (instanceRef core0_a0_des0_GND_4_o_GND_4_o_equal_3_o_3_1))
                (portRef I4 (instanceRef core0_a0_des0_Mxor_Rout_8_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_Mxor_Rout_16_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_Mxor_Rout_24_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout210))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout33))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout41))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout51))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout61))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout71))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout121))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout131))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout141))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout151))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout161))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout201))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout211))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout231))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout241))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout251))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout261))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout271))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout281))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout291))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout301))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout311))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_1_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_2_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_3_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_4_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_5_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_6_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_7_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_11_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_13_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_14_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_15_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_16_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_17_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_18_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_19_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_23_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_25_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_26_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_27_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_28_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_29_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_30_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_31_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_32_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_35_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_37_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_38_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_39_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_40_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_41_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_42_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_43_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_44_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_47_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout110))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout81))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout91))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout101))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout111))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout171))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout181))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout191))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout221))
                (portRef I3 (instanceRef core0_a0_des0_Mmux_Lout321))
                (portRef I3 (instanceRef core0_a0_edna_valid_rstpot_renamed_167))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_0_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_8_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_9_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_10_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_12_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_20_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_21_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_22_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_24_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_33_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_34_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_36_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_45_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_46_xo_0_1))
              )
            )
            (net (rename core0_a0_des_round_2_ "core0/a0/des_round<2>")
              (joined
                (portRef Q (instanceRef core0_a0_des_round_2))
                (portRef I1 (instanceRef core0_a0_Mmux_des_running_des_running_MUX_108_o11))
                (portRef I3 (instanceRef core0_a0_Mcount_des_round_xor_3_11))
                (portRef I0 (instanceRef core0_a0_Mcount_des_round_xor_2_11))
                (portRef I1 (instanceRef core0_a0_des0_GND_4_o_GND_4_o_equal_3_o_3_1))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_8_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_16_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_24_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout210))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout33))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout41))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout51))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout61))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout71))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout121))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout131))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout141))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout151))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout161))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout201))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout211))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout231))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout241))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout251))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout261))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout271))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout281))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout291))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout301))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout311))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_1_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_2_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_3_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_4_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_5_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_6_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_7_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_11_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_13_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_14_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_15_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_16_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_17_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_18_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_19_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_23_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_25_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_26_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_27_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_28_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_29_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_30_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_31_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_32_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_35_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_37_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_38_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_39_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_40_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_41_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_42_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_43_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_44_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_47_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout110))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout81))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout91))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout101))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout111))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout171))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout181))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout191))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout221))
                (portRef I2 (instanceRef core0_a0_des0_Mmux_Lout321))
                (portRef I1 (instanceRef core0_a0_edna_valid_rstpot_renamed_167))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_0_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_8_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_9_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_10_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_12_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_20_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_21_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_22_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_24_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_33_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_34_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_36_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_45_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_46_xo_0_1))
              )
            )
            (net (rename core0_a0_des_round_3_ "core0/a0/des_round<3>")
              (joined
                (portRef Q (instanceRef core0_a0_des_round_3))
                (portRef I0 (instanceRef core0_a0_Mmux_des_running_des_running_MUX_108_o11))
                (portRef I0 (instanceRef core0_a0_Mcount_des_round_xor_3_11))
                (portRef I0 (instanceRef core0_a0_des0_GND_4_o_GND_4_o_equal_3_o_3_1))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_8_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_16_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_24_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout210))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout33))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout41))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout51))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout61))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout71))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout121))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout131))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout141))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout151))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout161))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout201))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout211))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout231))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout241))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout251))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout261))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout271))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout281))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout291))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout301))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout311))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_1_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_2_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_3_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_4_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_5_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_6_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_7_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_11_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_13_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_14_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_15_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_16_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_17_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_18_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_19_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_23_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_25_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_26_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_27_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_28_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_29_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_30_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_31_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_32_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_35_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_37_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_38_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_39_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_40_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_41_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_42_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_43_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_44_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_47_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout110))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout81))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout91))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout101))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout111))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout171))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout181))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout191))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout221))
                (portRef I1 (instanceRef core0_a0_des0_Mmux_Lout321))
                (portRef I0 (instanceRef core0_a0_edna_valid_rstpot_renamed_167))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_0_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_8_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_9_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_10_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_12_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_20_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_21_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_22_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_24_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_33_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_34_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_36_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_45_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_46_xo_0_1))
              )
            )
            (net (rename core0_a0_stop "core0/a0/stop")
              (joined
                (portRef Q (instanceRef core0_a0_stop_renamed_136))
                (portRef I4 (instanceRef core0_a0_valid_rstpot_renamed_147))
                (portRef I5 (instanceRef core0_a0_stop_rstpot_renamed_151))
                (portRef I (instanceRef core0_a0_stop_inv1_INV_0))
              )
            )
            (net (rename core0_a0_timeout_0_ "core0/a0/timeout<0>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_0))
                (portRef I1 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_3_renamed_78))
                (portRef I (instanceRef core0_a0_Mcount_timeout_lut_0__INV_0))
              )
            )
            (net (rename core0_a0_timeout_1_ "core0/a0/timeout<1>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_1))
                (portRef I0 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_3_renamed_78))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_1__rt_renamed_130))
              )
            )
            (net (rename core0_a0_timeout_2_ "core0/a0/timeout<2>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_2))
                (portRef I2 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_3_renamed_78))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_2__rt_renamed_129))
              )
            )
            (net (rename core0_a0_timeout_3_ "core0/a0/timeout<3>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_3))
                (portRef I3 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_3_renamed_78))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_3__rt_renamed_128))
              )
            )
            (net (rename core0_a0_timeout_4_ "core0/a0/timeout<4>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_4))
                (portRef I4 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_3_renamed_78))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_4__rt_renamed_127))
              )
            )
            (net (rename core0_a0_timeout_5_ "core0/a0/timeout<5>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_5))
                (portRef I5 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_3_renamed_78))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_5__rt_renamed_126))
              )
            )
            (net (rename core0_a0_timeout_6_ "core0/a0/timeout<6>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_6))
                (portRef I1 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_4_renamed_79))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_6__rt_renamed_125))
              )
            )
            (net (rename core0_a0_timeout_7_ "core0/a0/timeout<7>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_7))
                (portRef I1 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_2_renamed_77))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_7__rt_renamed_124))
              )
            )
            (net (rename core0_a0_timeout_8_ "core0/a0/timeout<8>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_8))
                (portRef I0 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_2_renamed_77))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_8__rt_renamed_123))
              )
            )
            (net (rename core0_a0_timeout_9_ "core0/a0/timeout<9>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_9))
                (portRef I3 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_2_renamed_77))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_9__rt_renamed_122))
              )
            )
            (net (rename core0_a0_timeout_10_ "core0/a0/timeout<10>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_10))
                (portRef I0 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_4_renamed_79))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_10__rt_renamed_121))
              )
            )
            (net (rename core0_a0_timeout_11_ "core0/a0/timeout<11>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_11))
                (portRef I2 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_4_renamed_79))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_11__rt_renamed_120))
              )
            )
            (net (rename core0_a0_timeout_12_ "core0/a0/timeout<12>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_12))
                (portRef I2 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_2_renamed_77))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_12__rt_renamed_119))
              )
            )
            (net (rename core0_a0_timeout_13_ "core0/a0/timeout<13>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_13))
                (portRef I3 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_4_renamed_79))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_13__rt_renamed_118))
              )
            )
            (net (rename core0_a0_timeout_14_ "core0/a0/timeout<14>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_14))
                (portRef I4 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_4_renamed_79))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_14__rt_renamed_117))
              )
            )
            (net (rename core0_a0_timeout_15_ "core0/a0/timeout<15>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_15))
                (portRef I5 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_2_renamed_77))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_15__rt_renamed_116))
              )
            )
            (net (rename core0_a0_timeout_16_ "core0/a0/timeout<16>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_16))
                (portRef I5 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_4_renamed_79))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_16__rt_renamed_115))
              )
            )
            (net (rename core0_a0_timeout_17_ "core0/a0/timeout<17>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_17))
                (portRef I1 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_5))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_17__rt_renamed_114))
              )
            )
            (net (rename core0_a0_timeout_18_ "core0/a0/timeout<18>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_18))
                (portRef I4 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_2_renamed_77))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_18__rt_renamed_113))
              )
            )
            (net (rename core0_a0_timeout_19_ "core0/a0/timeout<19>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_19))
                (portRef I1 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_1_renamed_76))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_19__rt_renamed_112))
              )
            )
            (net (rename core0_a0_timeout_20_ "core0/a0/timeout<20>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_20))
                (portRef I0 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_1_renamed_76))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_20__rt_renamed_111))
              )
            )
            (net (rename core0_a0_timeout_21_ "core0/a0/timeout<21>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_21))
                (portRef I0 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_5))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_21__rt_renamed_110))
              )
            )
            (net (rename core0_a0_timeout_22_ "core0/a0/timeout<22>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_22))
                (portRef I3 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_1_renamed_76))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_22__rt_renamed_109))
              )
            )
            (net (rename core0_a0_timeout_23_ "core0/a0/timeout<23>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_23))
                (portRef I2 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_1_renamed_76))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_23__rt_renamed_108))
              )
            )
            (net (rename core0_a0_timeout_24_ "core0/a0/timeout<24>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_24))
                (portRef I2 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_5))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_24__rt_renamed_107))
              )
            )
            (net (rename core0_a0_timeout_25_ "core0/a0/timeout<25>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_25))
                (portRef I3 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_5))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_25__rt_renamed_106))
              )
            )
            (net (rename core0_a0_timeout_26_ "core0/a0/timeout<26>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_26))
                (portRef I5 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_1_renamed_76))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_26__rt_renamed_105))
              )
            )
            (net (rename core0_a0_timeout_27_ "core0/a0/timeout<27>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_27))
                (portRef I4 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_5))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_cy_27__rt_renamed_104))
              )
            )
            (net (rename core0_a0_timeout_28_ "core0/a0/timeout<28>")
              (joined
                (portRef Q (instanceRef core0_a0_timeout_28))
                (portRef I4 (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_1_renamed_76))
                (portRef I0 (instanceRef core0_a0_Mcount_timeout_xor_28__rt_renamed_132))
              )
            )
            (net (rename core0_a0_tok_mem_rd_en "core0/a0/tok_mem_rd_en")
              (joined
                (portRef Q (instanceRef core0_a0_tok_mem_rd_en_renamed_20))
                (portRef rd_en (instanceRef core0_a0_cb0))
              )
            )
            (net (rename core0_a0_tok_mem_reset "core0/a0/tok_mem_reset")
              (joined
                (portRef Q (instanceRef core0_a0_tok_mem_reset_renamed_21))
                (portRef rst (instanceRef core0_a0_cb0))
              )
            )
            (net (rename core0_a0_tok_tx_start "core0/a0/tok_tx_start")
              (joined
                (portRef Q (instanceRef core0_a0_tok_tx_start_renamed_23))
                (portRef I4 (instanceRef core0_a0_c0_tx_start_h_rstpot1_renamed_169))
              )
            )
            (net (rename core0_a0_tok_wk_start "core0/a0/tok_wk_start")
              (joined
                (portRef Q (instanceRef core0_a0_tok_wk_start_renamed_22))
                (portRef I1 (instanceRef core0_a0_c0_wk_start_h_rstpot1_renamed_165))
              )
            )
            (net (rename core0_a0_edna_0 "core0/a0/edna_0")
              (joined
                (portRef Q (instanceRef core0_a0_edna_0_renamed_32))
                (portRef I0 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_0__))
                (portRef I5 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT13))
              )
            )
            (net (rename core0_a0_edna_1 "core0/a0/edna_1")
              (joined
                (portRef Q (instanceRef core0_a0_edna_1_renamed_35))
                (portRef I2 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_0__))
                (portRef I4 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT121))
              )
            )
            (net (rename core0_a0_edna_2 "core0/a0/edna_2")
              (joined
                (portRef Q (instanceRef core0_a0_edna_2_renamed_33))
                (portRef I4 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_0__))
                (portRef I5 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT231))
              )
            )
            (net (rename core0_a0_edna_3 "core0/a0/edna_3")
              (joined
                (portRef Q (instanceRef core0_a0_edna_3_renamed_34))
                (portRef I0 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_1__))
                (portRef I4 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT341))
              )
            )
            (net (rename core0_a0_edna_4 "core0/a0/edna_4")
              (joined
                (portRef Q (instanceRef core0_a0_edna_4_renamed_38))
                (portRef I2 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_1__))
                (portRef I5 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT451))
              )
            )
            (net (rename core0_a0_edna_5 "core0/a0/edna_5")
              (joined
                (portRef Q (instanceRef core0_a0_edna_5_renamed_36))
                (portRef I4 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_1__))
                (portRef I4 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT561))
              )
            )
            (net (rename core0_a0_edna_6 "core0/a0/edna_6")
              (joined
                (portRef Q (instanceRef core0_a0_edna_6_renamed_37))
                (portRef I0 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_2__))
                (portRef I5 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT611))
              )
            )
            (net (rename core0_a0_edna_7 "core0/a0/edna_7")
              (joined
                (portRef Q (instanceRef core0_a0_edna_7_renamed_41))
                (portRef I2 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_2__))
                (portRef I4 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT621))
              )
            )
            (net (rename core0_a0_edna_8 "core0/a0/edna_8")
              (joined
                (portRef Q (instanceRef core0_a0_edna_8_renamed_39))
                (portRef I4 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_2__))
                (portRef I5 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT631))
              )
            )
            (net (rename core0_a0_edna_9 "core0/a0/edna_9")
              (joined
                (portRef Q (instanceRef core0_a0_edna_9_renamed_40))
                (portRef I0 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_3__))
                (portRef I4 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT641))
              )
            )
            (net (rename core0_a0_edna_10 "core0/a0/edna_10")
              (joined
                (portRef Q (instanceRef core0_a0_edna_10_renamed_44))
                (portRef I2 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_3__))
                (portRef I5 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT21))
              )
            )
            (net (rename core0_a0_edna_11 "core0/a0/edna_11")
              (joined
                (portRef Q (instanceRef core0_a0_edna_11_renamed_42))
                (portRef I4 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_3__))
                (portRef I4 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT31))
              )
            )
            (net (rename core0_a0_edna_12 "core0/a0/edna_12")
              (joined
                (portRef Q (instanceRef core0_a0_edna_12_renamed_43))
                (portRef I0 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_4__))
                (portRef I5 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT41))
              )
            )
            (net (rename core0_a0_edna_13 "core0/a0/edna_13")
              (joined
                (portRef Q (instanceRef core0_a0_edna_13_renamed_47))
                (portRef I2 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_4__))
                (portRef I4 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT51))
              )
            )
            (net (rename core0_a0_edna_14 "core0/a0/edna_14")
              (joined
                (portRef Q (instanceRef core0_a0_edna_14_renamed_45))
                (portRef I4 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_4__))
                (portRef I5 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT65))
              )
            )
            (net (rename core0_a0_edna_15 "core0/a0/edna_15")
              (joined
                (portRef Q (instanceRef core0_a0_edna_15_renamed_46))
                (portRef I0 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_5__))
                (portRef I4 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT71))
              )
            )
            (net (rename core0_a0_edna_16 "core0/a0/edna_16")
              (joined
                (portRef Q (instanceRef core0_a0_edna_16_renamed_50))
                (portRef I2 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_5__))
                (portRef I5 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT81))
              )
            )
            (net (rename core0_a0_edna_17 "core0/a0/edna_17")
              (joined
                (portRef Q (instanceRef core0_a0_edna_17_renamed_48))
                (portRef I4 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_5__))
                (portRef I4 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT91))
              )
            )
            (net (rename core0_a0_edna_18 "core0/a0/edna_18")
              (joined
                (portRef Q (instanceRef core0_a0_edna_18_renamed_49))
                (portRef I0 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_6__))
                (portRef I5 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT101))
              )
            )
            (net (rename core0_a0_edna_19 "core0/a0/edna_19")
              (joined
                (portRef Q (instanceRef core0_a0_edna_19_renamed_51))
                (portRef I2 (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_lut_6__))
                (portRef I4 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT111))
              )
            )
            (net (rename core0_a0_async_dd "core0/a0/async_dd")
              (joined
                (portRef I4 (instanceRef core0_a0_reset_sync1))
                (portRef Q (instanceRef core0_a0_async_dd_renamed_171))
              )
            )
            (net (rename core0_a0_pico_write_strobe "core0/a0/pico_write_strobe")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_write_strobe_flop))
                (portRef I0 (instanceRef core0_a0__n0189_inv2))
                (portRef I1 (instanceRef core0_a0_atmel_status_valid_rstpot_renamed_154))
                (portRef I0 (instanceRef core0_a0__n0210_inv1))
                (portRef I2 (instanceRef core0_a0_tok_done_flag_rstpot1_renamed_148))
                (portRef I0 (instanceRef core0_a0_pico_port_id_7__GND_3_o_equal_29_o_inv1_01))
              )
            )
            (net (rename core0_a0_pico_bram_enable "core0/a0/pico_bram_enable")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_t_state2_flop))
                (portRef I3 (instanceRef core0_a0_pc0_reset_lut))
                (portRef I1 (instanceRef core0_a0_pc0_t_state_lut))
                (portRef I4 (instanceRef core0_a0_pc0_stack_loop_0__lsb_stack_stack_pointer_lut))
                (portRef I4 (instanceRef core0_a0_pc0_stack_loop_1__upper_stack_stack_pointer_lut))
                (portRef I4 (instanceRef core0_a0_pc0_stack_loop_2__upper_stack_stack_pointer_lut))
                (portRef I4 (instanceRef core0_a0_pc0_stack_loop_3__upper_stack_stack_pointer_lut))
                (portRef I4 (instanceRef core0_a0_pc0_stack_loop_4__upper_stack_stack_pointer_lut))
                (portRef I1 (instanceRef core0_a0_pc0_active_interrupt_lut))
                (portRef ENA (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_port_id_0_ "core0/a0/pico_port_id<0>")
              (joined
                (portRef A0 (instanceRef core0_a0_pc0_data_path_loop_0__medium_spm_spm_ram))
                (portRef A0 (instanceRef core0_a0_pc0_data_path_loop_1__medium_spm_spm_ram))
                (portRef A0 (instanceRef core0_a0_pc0_data_path_loop_2__medium_spm_spm_ram))
                (portRef A0 (instanceRef core0_a0_pc0_data_path_loop_3__medium_spm_spm_ram))
                (portRef A0 (instanceRef core0_a0_pc0_data_path_loop_4__medium_spm_spm_ram))
                (portRef A0 (instanceRef core0_a0_pc0_data_path_loop_5__medium_spm_spm_ram))
                (portRef A0 (instanceRef core0_a0_pc0_data_path_loop_6__medium_spm_spm_ram))
                (portRef A0 (instanceRef core0_a0_pc0_data_path_loop_7__medium_spm_spm_ram))
                (portRef O5 (instanceRef core0_a0_pc0_data_path_loop_0__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_0__arith_logical_lut))
                (portRef I2 (instanceRef core0_a0_pico_port_id_7__GND_3_o_equal_28_o_7_1))
                (portRef I1 (instanceRef core0_a0_Mmux__n014981))
                (portRef I1 (instanceRef core0_a0_Mmux__n014991))
                (portRef I1 (instanceRef core0_a0_Mmux__n0149101))
                (portRef I1 (instanceRef core0_a0_Mmux__n0149111))
                (portRef I1 (instanceRef core0_a0_Mmux__n014925))
                (portRef I1 (instanceRef core0_a0_Mmux__n014931))
                (portRef I1 (instanceRef core0_a0_Mmux__n014941))
                (portRef I1 (instanceRef core0_a0_Mmux__n014951))
                (portRef I1 (instanceRef core0_a0_Mmux__n014961))
                (portRef I1 (instanceRef core0_a0_Mmux__n014971))
                (portRef I1 (instanceRef core0_a0_Mmux__n0149231))
                (portRef I1 (instanceRef core0_a0_Mmux__n0149241))
                (portRef I0 (instanceRef core0_a0_pico_port_id_7__GND_3_o_equal_29_o_7_1))
                (portRef I2 (instanceRef core0_a0_pico_port_id_7__GND_3_o_equal_29_o_inv1_01))
                (portRef I2 (instanceRef core0_a0__n0189_inv2))
                (portRef I2 (instanceRef core0_a0__n0210_inv1))
              )
            )
            (net (rename core0_a0_pico_port_id_1_ "core0/a0/pico_port_id<1>")
              (joined
                (portRef A1 (instanceRef core0_a0_pc0_data_path_loop_0__medium_spm_spm_ram))
                (portRef A1 (instanceRef core0_a0_pc0_data_path_loop_1__medium_spm_spm_ram))
                (portRef A1 (instanceRef core0_a0_pc0_data_path_loop_2__medium_spm_spm_ram))
                (portRef A1 (instanceRef core0_a0_pc0_data_path_loop_3__medium_spm_spm_ram))
                (portRef A1 (instanceRef core0_a0_pc0_data_path_loop_4__medium_spm_spm_ram))
                (portRef A1 (instanceRef core0_a0_pc0_data_path_loop_5__medium_spm_spm_ram))
                (portRef A1 (instanceRef core0_a0_pc0_data_path_loop_6__medium_spm_spm_ram))
                (portRef A1 (instanceRef core0_a0_pc0_data_path_loop_7__medium_spm_spm_ram))
                (portRef O6 (instanceRef core0_a0_pc0_data_path_loop_0__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_1__arith_logical_lut))
                (portRef I0 (instanceRef core0_a0_pico_port_id_7__GND_3_o_equal_28_o_7_1))
                (portRef I1 (instanceRef core0_a0_pico_port_id_7__GND_3_o_equal_29_o_7_1))
                (portRef I1 (instanceRef core0_a0_pico_port_id_7__GND_3_o_equal_29_o_inv1_01))
                (portRef I1 (instanceRef core0_a0__n0189_inv2))
                (portRef I1 (instanceRef core0_a0__n0210_inv1))
              )
            )
            (net (rename core0_a0_pico_port_id_2_ "core0/a0/pico_port_id<2>")
              (joined
                (portRef A2 (instanceRef core0_a0_pc0_data_path_loop_0__medium_spm_spm_ram))
                (portRef A2 (instanceRef core0_a0_pc0_data_path_loop_1__medium_spm_spm_ram))
                (portRef A2 (instanceRef core0_a0_pc0_data_path_loop_2__medium_spm_spm_ram))
                (portRef A2 (instanceRef core0_a0_pc0_data_path_loop_3__medium_spm_spm_ram))
                (portRef A2 (instanceRef core0_a0_pc0_data_path_loop_4__medium_spm_spm_ram))
                (portRef A2 (instanceRef core0_a0_pc0_data_path_loop_5__medium_spm_spm_ram))
                (portRef A2 (instanceRef core0_a0_pc0_data_path_loop_6__medium_spm_spm_ram))
                (portRef A2 (instanceRef core0_a0_pc0_data_path_loop_7__medium_spm_spm_ram))
                (portRef O5 (instanceRef core0_a0_pc0_data_path_loop_2__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_2__arith_logical_lut))
                (portRef I3 (instanceRef core0_a0__n0189_inv2))
                (portRef I1 (instanceRef core0_a0_pico_port_id_7__GND_3_o_equal_28_o_7_1))
                (portRef I2 (instanceRef core0_a0_Mmux__n014981))
                (portRef I2 (instanceRef core0_a0_Mmux__n014991))
                (portRef I2 (instanceRef core0_a0_Mmux__n0149101))
                (portRef I2 (instanceRef core0_a0_Mmux__n0149111))
                (portRef I2 (instanceRef core0_a0_Mmux__n014925))
                (portRef I2 (instanceRef core0_a0_Mmux__n014931))
                (portRef I2 (instanceRef core0_a0_Mmux__n014941))
                (portRef I2 (instanceRef core0_a0_Mmux__n014951))
                (portRef I2 (instanceRef core0_a0_Mmux__n014961))
                (portRef I2 (instanceRef core0_a0_Mmux__n014971))
                (portRef I2 (instanceRef core0_a0_Mmux__n0149231))
                (portRef I2 (instanceRef core0_a0_Mmux__n0149241))
                (portRef I3 (instanceRef core0_a0__n0210_inv1))
                (portRef I2 (instanceRef core0_a0_pico_port_id_7__GND_3_o_equal_29_o_7_1))
                (portRef I0 (instanceRef core0_a0_Mmux__n014911))
                (portRef I0 (instanceRef core0_a0_Mmux__n0149121))
                (portRef I0 (instanceRef core0_a0_Mmux__n0149171))
                (portRef I0 (instanceRef core0_a0_Mmux__n0149181))
                (portRef I0 (instanceRef core0_a0_Mmux__n0149191))
                (portRef I0 (instanceRef core0_a0_Mmux__n0149201))
                (portRef I0 (instanceRef core0_a0_Mmux__n0149211))
                (portRef I0 (instanceRef core0_a0_Mmux__n0149221))
                (portRef I3 (instanceRef core0_a0_pico_port_id_7__GND_3_o_equal_29_o_inv1_01))
              )
            )
            (net (rename core0_a0_pico_port_id_3_ "core0/a0/pico_port_id<3>")
              (joined
                (portRef A3 (instanceRef core0_a0_pc0_data_path_loop_0__medium_spm_spm_ram))
                (portRef A3 (instanceRef core0_a0_pc0_data_path_loop_1__medium_spm_spm_ram))
                (portRef A3 (instanceRef core0_a0_pc0_data_path_loop_2__medium_spm_spm_ram))
                (portRef A3 (instanceRef core0_a0_pc0_data_path_loop_3__medium_spm_spm_ram))
                (portRef A3 (instanceRef core0_a0_pc0_data_path_loop_4__medium_spm_spm_ram))
                (portRef A3 (instanceRef core0_a0_pc0_data_path_loop_5__medium_spm_spm_ram))
                (portRef A3 (instanceRef core0_a0_pc0_data_path_loop_6__medium_spm_spm_ram))
                (portRef A3 (instanceRef core0_a0_pc0_data_path_loop_7__medium_spm_spm_ram))
                (portRef O6 (instanceRef core0_a0_pc0_data_path_loop_2__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_3__arith_logical_lut))
                (portRef I3 (instanceRef core0_a0__n0189_inv11))
              )
            )
            (net (rename core0_a0_pico_port_id_4_ "core0/a0/pico_port_id<4>")
              (joined
                (portRef A4 (instanceRef core0_a0_pc0_data_path_loop_0__medium_spm_spm_ram))
                (portRef A4 (instanceRef core0_a0_pc0_data_path_loop_1__medium_spm_spm_ram))
                (portRef A4 (instanceRef core0_a0_pc0_data_path_loop_2__medium_spm_spm_ram))
                (portRef A4 (instanceRef core0_a0_pc0_data_path_loop_3__medium_spm_spm_ram))
                (portRef A4 (instanceRef core0_a0_pc0_data_path_loop_4__medium_spm_spm_ram))
                (portRef A4 (instanceRef core0_a0_pc0_data_path_loop_5__medium_spm_spm_ram))
                (portRef A4 (instanceRef core0_a0_pc0_data_path_loop_6__medium_spm_spm_ram))
                (portRef A4 (instanceRef core0_a0_pc0_data_path_loop_7__medium_spm_spm_ram))
                (portRef O5 (instanceRef core0_a0_pc0_data_path_loop_4__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_4__arith_logical_lut))
                (portRef I4 (instanceRef core0_a0__n0189_inv11))
              )
            )
            (net (rename core0_a0_pico_port_id_5_ "core0/a0/pico_port_id<5>")
              (joined
                (portRef A5 (instanceRef core0_a0_pc0_data_path_loop_0__medium_spm_spm_ram))
                (portRef A5 (instanceRef core0_a0_pc0_data_path_loop_1__medium_spm_spm_ram))
                (portRef A5 (instanceRef core0_a0_pc0_data_path_loop_2__medium_spm_spm_ram))
                (portRef A5 (instanceRef core0_a0_pc0_data_path_loop_3__medium_spm_spm_ram))
                (portRef A5 (instanceRef core0_a0_pc0_data_path_loop_4__medium_spm_spm_ram))
                (portRef A5 (instanceRef core0_a0_pc0_data_path_loop_5__medium_spm_spm_ram))
                (portRef A5 (instanceRef core0_a0_pc0_data_path_loop_6__medium_spm_spm_ram))
                (portRef A5 (instanceRef core0_a0_pc0_data_path_loop_7__medium_spm_spm_ram))
                (portRef O6 (instanceRef core0_a0_pc0_data_path_loop_4__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_5__arith_logical_lut))
                (portRef I2 (instanceRef core0_a0__n0189_inv11))
              )
            )
            (net (rename core0_a0_pico_port_id_6_ "core0/a0/pico_port_id<6>")
              (joined
                (portRef A6 (instanceRef core0_a0_pc0_data_path_loop_0__medium_spm_spm_ram))
                (portRef A6 (instanceRef core0_a0_pc0_data_path_loop_1__medium_spm_spm_ram))
                (portRef A6 (instanceRef core0_a0_pc0_data_path_loop_2__medium_spm_spm_ram))
                (portRef A6 (instanceRef core0_a0_pc0_data_path_loop_3__medium_spm_spm_ram))
                (portRef A6 (instanceRef core0_a0_pc0_data_path_loop_4__medium_spm_spm_ram))
                (portRef A6 (instanceRef core0_a0_pc0_data_path_loop_5__medium_spm_spm_ram))
                (portRef A6 (instanceRef core0_a0_pc0_data_path_loop_6__medium_spm_spm_ram))
                (portRef A6 (instanceRef core0_a0_pc0_data_path_loop_7__medium_spm_spm_ram))
                (portRef O5 (instanceRef core0_a0_pc0_data_path_loop_6__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_6__arith_logical_lut))
                (portRef I1 (instanceRef core0_a0__n0189_inv11))
              )
            )
            (net (rename core0_a0_pico_port_id_7_ "core0/a0/pico_port_id<7>")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_data_path_loop_6__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_7__arith_logical_lut))
                (portRef I0 (instanceRef core0_a0__n0189_inv11))
              )
            )
            (net (rename core0_a0_pico_out_port_6_ "core0/a0/pico_out_port<6>")
              (joined
                (portRef D (instanceRef core0_a0_tok_tx_6))
                (portRef O5 (instanceRef core0_a0_pc0_data_path_loop_6__second_operand_out_port_lut))
                (portRef I3 (instanceRef core0_a0_Mmux__n014961))
                (portRef I1 (instanceRef core0_a0_Mmux__n0149211))
              )
            )
            (net (rename core0_a0_pico_out_port_7_ "core0/a0/pico_out_port<7>")
              (joined
                (portRef D (instanceRef core0_a0_tok_tx_7))
                (portRef O6 (instanceRef core0_a0_pc0_data_path_loop_6__second_operand_out_port_lut))
                (portRef I3 (instanceRef core0_a0_Mmux__n014971))
                (portRef I1 (instanceRef core0_a0_Mmux__n0149221))
              )
            )
            (net (rename core0_a0_pico_out_port_5_ "core0/a0/pico_out_port<5>")
              (joined
                (portRef D (instanceRef core0_a0_tok_tx_5))
                (portRef O6 (instanceRef core0_a0_pc0_data_path_loop_4__second_operand_out_port_lut))
                (portRef I3 (instanceRef core0_a0_Mmux__n014951))
                (portRef I1 (instanceRef core0_a0_Mmux__n0149201))
                (portRef I2 (instanceRef core0_a0_atmel_status_valid_rstpot_renamed_154))
              )
            )
            (net (rename core0_a0_pico_out_port_3_ "core0/a0/pico_out_port<3>")
              (joined
                (portRef D (instanceRef core0_a0_tok_mem_rd_en_renamed_20))
                (portRef D (instanceRef core0_a0_tok_tx_3))
                (portRef O6 (instanceRef core0_a0_pc0_data_path_loop_2__second_operand_out_port_lut))
                (portRef I3 (instanceRef core0_a0_Mmux__n0149111))
                (portRef I3 (instanceRef core0_a0_Mmux__n014931))
                (portRef I1 (instanceRef core0_a0_Mmux__n0149181))
              )
            )
            (net (rename core0_a0_pico_out_port_2_ "core0/a0/pico_out_port<2>")
              (joined
                (portRef D (instanceRef core0_a0_tok_mem_reset_renamed_21))
                (portRef D (instanceRef core0_a0_tok_tx_2))
                (portRef O5 (instanceRef core0_a0_pc0_data_path_loop_2__second_operand_out_port_lut))
                (portRef I3 (instanceRef core0_a0_Mmux__n0149101))
                (portRef I3 (instanceRef core0_a0_Mmux__n014925))
                (portRef I1 (instanceRef core0_a0_Mmux__n0149171))
              )
            )
            (net (rename core0_a0_pico_out_port_1_ "core0/a0/pico_out_port<1>")
              (joined
                (portRef D (instanceRef core0_a0_tok_tx_start_renamed_23))
                (portRef D (instanceRef core0_a0_tok_tx_1))
                (portRef O6 (instanceRef core0_a0_pc0_data_path_loop_0__second_operand_out_port_lut))
                (portRef I3 (instanceRef core0_a0_Mmux__n014991))
                (portRef I3 (instanceRef core0_a0_Mmux__n0149241))
                (portRef I1 (instanceRef core0_a0_Mmux__n0149121))
              )
            )
            (net (rename core0_a0_pico_out_port_0_ "core0/a0/pico_out_port<0>")
              (joined
                (portRef D (instanceRef core0_a0_tok_wk_start_renamed_22))
                (portRef D (instanceRef core0_a0_tok_tx_0))
                (portRef O5 (instanceRef core0_a0_pc0_data_path_loop_0__second_operand_out_port_lut))
                (portRef I3 (instanceRef core0_a0_Mmux__n014981))
                (portRef I3 (instanceRef core0_a0_Mmux__n0149231))
                (portRef I1 (instanceRef core0_a0_Mmux__n014911))
              )
            )
            (net (rename core0_a0_pico_out_port_4_ "core0/a0/pico_out_port<4>")
              (joined
                (portRef D (instanceRef core0_a0_tok_tx_4))
                (portRef O5 (instanceRef core0_a0_pc0_data_path_loop_4__second_operand_out_port_lut))
                (portRef I3 (instanceRef core0_a0_Mmux__n014941))
                (portRef I1 (instanceRef core0_a0_Mmux__n0149191))
                (portRef I3 (instanceRef core0_a0_tok_done_flag_rstpot1_renamed_148))
              )
            )
            (net (rename core0_a0_pico_addr_0_ "core0/a0/pico_addr<0>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_address_loop_0__pc_flop))
                (portRef DIC_0_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef I2 (instanceRef core0_a0_pc0_address_loop_0__lsb_pc_high_int_vector_pc_lut))
                (portRef (member ADDRA 9) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_addr_1_ "core0/a0/pico_addr<1>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_address_loop_1__pc_flop))
                (portRef DIC_1_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef I2 (instanceRef core0_a0_pc0_address_loop_1__upper_pc_high_int_vector_pc_lut))
                (portRef (member ADDRA 8) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_addr_2_ "core0/a0/pico_addr<2>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_address_loop_2__pc_flop))
                (portRef DID_0_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef I2 (instanceRef core0_a0_pc0_address_loop_2__upper_pc_high_int_vector_pc_lut))
                (portRef (member ADDRA 7) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_addr_3_ "core0/a0/pico_addr<3>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_address_loop_3__pc_flop))
                (portRef DID_1_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef I2 (instanceRef core0_a0_pc0_address_loop_3__upper_pc_high_int_vector_pc_lut))
                (portRef (member ADDRA 6) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_addr_4_ "core0/a0/pico_addr<4>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_address_loop_4__pc_flop))
                (portRef DIA_0_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef I2 (instanceRef core0_a0_pc0_address_loop_4__upper_pc_high_int_vector_pc_lut))
                (portRef (member ADDRA 5) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_addr_5_ "core0/a0/pico_addr<5>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_address_loop_5__pc_flop))
                (portRef DIA_1_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef I2 (instanceRef core0_a0_pc0_address_loop_5__upper_pc_high_int_vector_pc_lut))
                (portRef (member ADDRA 4) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_addr_6_ "core0/a0/pico_addr<6>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_address_loop_6__pc_flop))
                (portRef DIB_0_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef I2 (instanceRef core0_a0_pc0_address_loop_6__upper_pc_high_int_vector_pc_lut))
                (portRef (member ADDRA 3) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_addr_7_ "core0/a0/pico_addr<7>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_address_loop_7__pc_flop))
                (portRef DIB_1_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef I2 (instanceRef core0_a0_pc0_address_loop_7__upper_pc_high_int_vector_pc_lut))
                (portRef (member ADDRA 2) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_addr_8_ "core0/a0/pico_addr<8>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_address_loop_8__pc_flop))
                (portRef DIC_0_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef I2 (instanceRef core0_a0_pc0_address_loop_8__upper_pc_high_int_vector_pc_lut))
                (portRef (member ADDRA 1) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_addr_9_ "core0/a0/pico_addr<9>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_address_loop_9__pc_flop))
                (portRef DIC_1_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef I2 (instanceRef core0_a0_pc0_address_loop_9__upper_pc_high_int_vector_pc_lut))
                (portRef (member ADDRA 0) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_addr_10_ "core0/a0/pico_addr<10>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_address_loop_10__pc_flop))
                (portRef DID_0_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef I2 (instanceRef core0_a0_pc0_address_loop_10__upper_pc_low_int_vector_pc_lut))
                (portRef (member DIA 31) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_addr_11_ "core0/a0/pico_addr<11>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_address_loop_11__pc_flop))
                (portRef DID_1_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef I2 (instanceRef core0_a0_pc0_address_loop_11__upper_pc_low_int_vector_pc_lut))
                (portRef (member DIA 30) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_instr_0_ "core0/a0/pico_instr<0>")
              (joined
                (portRef I0 (instanceRef core0_a0_pc0_bank_lut))
                (portRef I1 (instanceRef core0_a0_pc0_interrupt_enable_lut))
                (portRef I0 (instanceRef core0_a0_pc0_address_loop_0__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_0__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_0__lsb_shift_rotate_shift_bit_lut))
                (portRef (member DOA 31) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_instr_1_ "core0/a0/pico_instr<1>")
              (joined
                (portRef I2 (instanceRef core0_a0_pc0_address_loop_0__output_data_pc_vector_mux_lut))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_0__output_data_sy_kk_mux_lut))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_0__lsb_shift_rotate_shift_bit_lut))
                (portRef (member DOA 30) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_instr_2_ "core0/a0/pico_instr<2>")
              (joined
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_0__lsb_shift_rotate_shift_bit_lut))
                (portRef I0 (instanceRef core0_a0_pc0_address_loop_2__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_2__output_data_sy_kk_mux_lut))
                (portRef (member DOA 29) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_instr_3_ "core0/a0/pico_instr<3>")
              (joined
                (portRef I3 (instanceRef core0_a0_pc0_shift_carry_lut))
                (portRef I2 (instanceRef core0_a0_pc0_address_loop_2__output_data_pc_vector_mux_lut))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_2__output_data_sy_kk_mux_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_0__lsb_shift_rotate_shift_rotate_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_2__mid_shift_rotate_shift_rotate_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_4__mid_shift_rotate_shift_rotate_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_6__msb_shift_rotate_shift_rotate_lut))
                (portRef (member DOA 28) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_instr_4_ "core0/a0/pico_instr<4>")
              (joined
                (portRef ADDRA_0_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef ADDRC_0_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef ADDRA_0_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef ADDRC_0_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_0__second_operand_out_port_lut))
                (portRef I0 (instanceRef core0_a0_pc0_address_loop_4__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_4__output_data_sy_kk_mux_lut))
                (portRef (member DOA 27) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_instr_5_ "core0/a0/pico_instr<5>")
              (joined
                (portRef ADDRA_1_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef ADDRC_1_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef ADDRA_1_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef ADDRC_1_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_0__second_operand_out_port_lut))
                (portRef I2 (instanceRef core0_a0_pc0_address_loop_4__output_data_pc_vector_mux_lut))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_4__output_data_sy_kk_mux_lut))
                (portRef (member DOA 26) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_instr_6_ "core0/a0/pico_instr<6>")
              (joined
                (portRef ADDRA_2_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef ADDRC_2_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef ADDRA_2_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef ADDRC_2_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_2__second_operand_out_port_lut))
                (portRef I0 (instanceRef core0_a0_pc0_address_loop_6__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_6__output_data_sy_kk_mux_lut))
                (portRef (member DOA 25) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_instr_7_ "core0/a0/pico_instr<7>")
              (joined
                (portRef R (instanceRef core0_a0_pc0_data_path_loop_0__low_hwbuild_shift_rotate_flop))
                (portRef R (instanceRef core0_a0_pc0_data_path_loop_1__low_hwbuild_shift_rotate_flop))
                (portRef R (instanceRef core0_a0_pc0_data_path_loop_2__low_hwbuild_shift_rotate_flop))
                (portRef R (instanceRef core0_a0_pc0_data_path_loop_3__low_hwbuild_shift_rotate_flop))
                (portRef R (instanceRef core0_a0_pc0_data_path_loop_4__low_hwbuild_shift_rotate_flop))
                (portRef R (instanceRef core0_a0_pc0_data_path_loop_5__low_hwbuild_shift_rotate_flop))
                (portRef R (instanceRef core0_a0_pc0_data_path_loop_6__low_hwbuild_shift_rotate_flop))
                (portRef R (instanceRef core0_a0_pc0_data_path_loop_7__low_hwbuild_shift_rotate_flop))
                (portRef ADDRA_3_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef ADDRC_3_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef ADDRA_3_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef ADDRC_3_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_2__second_operand_out_port_lut))
                (portRef I4 (instanceRef core0_a0_pc0_shift_carry_lut))
                (portRef I2 (instanceRef core0_a0_pc0_address_loop_6__output_data_pc_vector_mux_lut))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_6__output_data_sy_kk_mux_lut))
                (portRef (member DOA 24) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_instr_8_ "core0/a0/pico_instr<8>")
              (joined
                (portRef ADDRB_0_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef ADDRD_0_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef ADDRB_0_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef ADDRD_0_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_4__second_operand_out_port_lut))
                (portRef I0 (instanceRef core0_a0_pc0_address_loop_8__output_data_pc_vector_mux_lut))
                (portRef (member DOA 23) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_instr_9_ "core0/a0/pico_instr<9>")
              (joined
                (portRef ADDRB_1_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef ADDRD_1_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef ADDRB_1_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef ADDRD_1_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_4__second_operand_out_port_lut))
                (portRef I2 (instanceRef core0_a0_pc0_address_loop_8__output_data_pc_vector_mux_lut))
                (portRef (member DOA 22) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_instr_10_ "core0/a0/pico_instr<10>")
              (joined
                (portRef ADDRB_2_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef ADDRD_2_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef ADDRB_2_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef ADDRD_2_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_6__second_operand_out_port_lut))
                (portRef I0 (instanceRef core0_a0_pc0_address_loop_10__output_data_pc_vector_mux_lut))
                (portRef (member DOA 21) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_instr_11_ "core0/a0/pico_instr<11>")
              (joined
                (portRef ADDRB_3_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef ADDRD_3_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef ADDRB_3_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef ADDRD_3_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_6__second_operand_out_port_lut))
                (portRef I2 (instanceRef core0_a0_pc0_address_loop_10__output_data_pc_vector_mux_lut))
                (portRef (member DOA 20) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_instr_12_ "core0/a0/pico_instr<12>")
              (joined
                (portRef I0 (instanceRef core0_a0_pc0_move_type_lut))
                (portRef I0 (instanceRef core0_a0_pc0_push_pop_lut))
                (portRef I0 (instanceRef core0_a0_pc0_regbank_type_lut))
                (portRef I0 (instanceRef core0_a0_pc0_pc_mode2_lut))
                (portRef I2 (instanceRef core0_a0_pc0_register_enable_lut))
                (portRef I4 (instanceRef core0_a0_pc0_address_loop_0__output_data_pc_vector_mux_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_0__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef core0_a0_pc0_pc_mode1_lut))
                (portRef I4 (instanceRef core0_a0_pc0_address_loop_2__output_data_pc_vector_mux_lut))
                (portRef I4 (instanceRef core0_a0_pc0_address_loop_4__output_data_pc_vector_mux_lut))
                (portRef I4 (instanceRef core0_a0_pc0_address_loop_6__output_data_pc_vector_mux_lut))
                (portRef I4 (instanceRef core0_a0_pc0_address_loop_8__output_data_pc_vector_mux_lut))
                (portRef I4 (instanceRef core0_a0_pc0_address_loop_10__output_data_pc_vector_mux_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_2__output_data_sy_kk_mux_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_4__output_data_sy_kk_mux_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_6__output_data_sy_kk_mux_lut))
                (portRef (member DOA 19) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_instr_13_ "core0/a0/pico_instr<13>")
              (joined
                (portRef I0 (instanceRef core0_a0_pc0_int_enable_type_lut))
                (portRef I1 (instanceRef core0_a0_pc0_move_type_lut))
                (portRef I1 (instanceRef core0_a0_pc0_push_pop_lut))
                (portRef I0 (instanceRef core0_a0_pc0_alu_decode0_lut))
                (portRef I1 (instanceRef core0_a0_pc0_alu_decode1_lut))
                (portRef I0 (instanceRef core0_a0_pc0_register_enable_type_lut))
                (portRef I0 (instanceRef core0_a0_pc0_spm_enable_lut))
                (portRef I0 (instanceRef core0_a0_pc0_read_strobe_lut))
                (portRef I1 (instanceRef core0_a0_pc0_regbank_type_lut))
                (portRef I0 (instanceRef core0_a0_pc0_lower_parity_lut))
                (portRef I0 (instanceRef core0_a0_pc0_use_zero_flag_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_0__second_operand_out_port_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_2__second_operand_out_port_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_4__second_operand_out_port_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_6__second_operand_out_port_lut))
                (portRef (member DOA 18) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_instr_14_ "core0/a0/pico_instr<14>")
              (joined
                (portRef I1 (instanceRef core0_a0_pc0_int_enable_type_lut))
                (portRef I2 (instanceRef core0_a0_pc0_move_type_lut))
                (portRef I1 (instanceRef core0_a0_pc0_alu_decode0_lut))
                (portRef I2 (instanceRef core0_a0_pc0_alu_decode1_lut))
                (portRef I1 (instanceRef core0_a0_pc0_register_enable_type_lut))
                (portRef I1 (instanceRef core0_a0_pc0_spm_enable_lut))
                (portRef I1 (instanceRef core0_a0_pc0_read_strobe_lut))
                (portRef I2 (instanceRef core0_a0_pc0_regbank_type_lut))
                (portRef I1 (instanceRef core0_a0_pc0_use_zero_flag_lut))
                (portRef I2 (instanceRef core0_a0_pc0_pc_move_is_valid_lut))
                (portRef I1 (instanceRef core0_a0_pc0_pc_mode2_lut))
                (portRef I0 (instanceRef core0_a0_pc0_alu_decode2_lut))
                (portRef I3 (instanceRef core0_a0_pc0_carry_flag_lut))
                (portRef I0 (instanceRef core0_a0_pc0_upper_zero_lut))
                (portRef (member DOA 17) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_instr_15_ "core0/a0/pico_instr<15>")
              (joined
                (portRef I2 (instanceRef core0_a0_pc0_int_enable_type_lut))
                (portRef I3 (instanceRef core0_a0_pc0_move_type_lut))
                (portRef I2 (instanceRef core0_a0_pc0_alu_decode0_lut))
                (portRef I3 (instanceRef core0_a0_pc0_alu_decode1_lut))
                (portRef I2 (instanceRef core0_a0_pc0_register_enable_type_lut))
                (portRef I3 (instanceRef core0_a0_pc0_regbank_type_lut))
                (portRef I2 (instanceRef core0_a0_pc0_use_zero_flag_lut))
                (portRef I3 (instanceRef core0_a0_pc0_pc_move_is_valid_lut))
                (portRef I2 (instanceRef core0_a0_pc0_pc_mode2_lut))
                (portRef I1 (instanceRef core0_a0_pc0_alu_decode2_lut))
                (portRef I4 (instanceRef core0_a0_pc0_carry_flag_lut))
                (portRef I1 (instanceRef core0_a0_pc0_upper_zero_lut))
                (portRef (member DOA 16) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_instr_16_ "core0/a0/pico_instr<16>")
              (joined
                (portRef I3 (instanceRef core0_a0_pc0_int_enable_type_lut))
                (portRef I4 (instanceRef core0_a0_pc0_move_type_lut))
                (portRef I3 (instanceRef core0_a0_pc0_alu_decode0_lut))
                (portRef I4 (instanceRef core0_a0_pc0_alu_decode1_lut))
                (portRef I3 (instanceRef core0_a0_pc0_register_enable_type_lut))
                (portRef I4 (instanceRef core0_a0_pc0_regbank_type_lut))
                (portRef I3 (instanceRef core0_a0_pc0_use_zero_flag_lut))
                (portRef I4 (instanceRef core0_a0_pc0_pc_move_is_valid_lut))
                (portRef I3 (instanceRef core0_a0_pc0_pc_mode2_lut))
                (portRef I2 (instanceRef core0_a0_pc0_alu_decode2_lut))
                (portRef I5 (instanceRef core0_a0_pc0_carry_flag_lut))
                (portRef I2 (instanceRef core0_a0_pc0_upper_zero_lut))
                (portRef I2 (instanceRef core0_a0_pc0_bank_lut))
                (portRef I5 (instanceRef core0_a0_pc0_shift_carry_lut))
                (portRef (member DOPA 3) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pico_instr_17_ "core0/a0/pico_instr<17>")
              (joined
                (portRef I4 (instanceRef core0_a0_pc0_int_enable_type_lut))
                (portRef I4 (instanceRef core0_a0_pc0_register_enable_type_lut))
                (portRef I2 (instanceRef core0_a0_pc0_spm_enable_lut))
                (portRef I2 (instanceRef core0_a0_pc0_read_strobe_lut))
                (portRef I5 (instanceRef core0_a0_pc0_regbank_type_lut))
                (portRef I5 (instanceRef core0_a0_pc0_pc_move_is_valid_lut))
                (portRef I4 (instanceRef core0_a0_pc0_pc_mode2_lut))
                (portRef I3 (instanceRef core0_a0_pc0_register_enable_lut))
                (portRef (member DOPA 2) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_c0_done "core0/a0/c0/done")
              (joined
                (portRef Q (instanceRef core0_a0_c0_done_renamed_61))
                (portRef I0 (instanceRef core0_a0_tok_done_flag_rstpot1_renamed_148))
              )
            )
            (net (rename core0_a0_c0_read_valid "core0/a0/c0/read_valid")
              (joined
                (portRef wr_en (instanceRef core0_a0_cb0))
                (portRef Q (instanceRef core0_a0_c0_read_valid_renamed_58))
              )
            )
            (net (rename core0_a0_c0_dataout_0_ "core0/a0/c0/dataout<0>")
              (joined
                (portRef (member din 7) (instanceRef core0_a0_cb0))
                (portRef Q (instanceRef core0_a0_c0_dataout_0))
              )
            )
            (net (rename core0_a0_c0_dataout_1_ "core0/a0/c0/dataout<1>")
              (joined
                (portRef (member din 6) (instanceRef core0_a0_cb0))
                (portRef Q (instanceRef core0_a0_c0_dataout_1))
              )
            )
            (net (rename core0_a0_c0_dataout_2_ "core0/a0/c0/dataout<2>")
              (joined
                (portRef (member din 5) (instanceRef core0_a0_cb0))
                (portRef Q (instanceRef core0_a0_c0_dataout_2))
              )
            )
            (net (rename core0_a0_c0_dataout_3_ "core0/a0/c0/dataout<3>")
              (joined
                (portRef (member din 4) (instanceRef core0_a0_cb0))
                (portRef Q (instanceRef core0_a0_c0_dataout_3))
              )
            )
            (net (rename core0_a0_c0_dataout_4_ "core0/a0/c0/dataout<4>")
              (joined
                (portRef (member din 3) (instanceRef core0_a0_cb0))
                (portRef Q (instanceRef core0_a0_c0_dataout_4))
              )
            )
            (net (rename core0_a0_c0_dataout_5_ "core0/a0/c0/dataout<5>")
              (joined
                (portRef (member din 2) (instanceRef core0_a0_cb0))
                (portRef Q (instanceRef core0_a0_c0_dataout_5))
              )
            )
            (net (rename core0_a0_c0_dataout_6_ "core0/a0/c0/dataout<6>")
              (joined
                (portRef (member din 1) (instanceRef core0_a0_cb0))
                (portRef Q (instanceRef core0_a0_c0_dataout_6))
              )
            )
            (net (rename core0_a0_c0_dataout_7_ "core0/a0/c0/dataout<7>")
              (joined
                (portRef (member din 0) (instanceRef core0_a0_cb0))
                (portRef Q (instanceRef core0_a0_c0_dataout_7))
              )
            )
            (net (rename core0_a0_tok_mem_empty "core0/a0/tok_mem_empty")
              (joined
                (portRef empty (instanceRef core0_a0_cb0))
                (portRef I1 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_5_1))
              )
            )
            (net (rename core0_a0_tok_mem_full "core0/a0/tok_mem_full")
              (joined
                (portRef full (instanceRef core0_a0_cb0))
                (portRef I1 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_4_1))
              )
            )
            (net (rename core0_a0_tok_mem_dataout_0_ "core0/a0/tok_mem_dataout<0>")
              (joined
                (portRef (member dout 7) (instanceRef core0_a0_cb0))
                (portRef I0 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_7_1))
              )
            )
            (net (rename core0_a0_tok_mem_dataout_1_ "core0/a0/tok_mem_dataout<1>")
              (joined
                (portRef (member dout 6) (instanceRef core0_a0_cb0))
                (portRef I0 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_6_1))
              )
            )
            (net (rename core0_a0_tok_mem_dataout_2_ "core0/a0/tok_mem_dataout<2>")
              (joined
                (portRef (member dout 5) (instanceRef core0_a0_cb0))
                (portRef I0 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_5_1))
              )
            )
            (net (rename core0_a0_tok_mem_dataout_3_ "core0/a0/tok_mem_dataout<3>")
              (joined
                (portRef (member dout 4) (instanceRef core0_a0_cb0))
                (portRef I0 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_4_1))
              )
            )
            (net (rename core0_a0_tok_mem_dataout_4_ "core0/a0/tok_mem_dataout<4>")
              (joined
                (portRef (member dout 3) (instanceRef core0_a0_cb0))
                (portRef I0 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_3_1))
              )
            )
            (net (rename core0_a0_tok_mem_dataout_5_ "core0/a0/tok_mem_dataout<5>")
              (joined
                (portRef (member dout 2) (instanceRef core0_a0_cb0))
                (portRef I0 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_2_1))
              )
            )
            (net (rename core0_a0_tok_mem_dataout_6_ "core0/a0/tok_mem_dataout<6>")
              (joined
                (portRef (member dout 1) (instanceRef core0_a0_cb0))
                (portRef I0 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_1_1))
              )
            )
            (net (rename core0_a0_tok_mem_dataout_7_ "core0/a0/tok_mem_dataout<7>")
              (joined
                (portRef (member dout 0) (instanceRef core0_a0_cb0))
                (portRef I0 (instanceRef core0_a0_pico_port_id_7__pico_in_port_7__select_47_OUT_0_1))
              )
            )
            (net (rename core0_a0_d0_valid "core0/a0/d0/valid")
              (joined
                (portRef Q (instanceRef core0_a0_d0_valid_renamed_137))
                (portRef I1 (instanceRef core0_a0_des_running_rstpot_renamed_150))
                (portRef I0 (instanceRef core0_a0_d0_valid_rstpot_renamed_152))
              )
            )
            (net (rename core0_a0_d0_dna_0_ "core0/a0/d0/dna<0>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_0))
                (portRef D (instanceRef core0_a0_d0_dna_1))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_7_xo_0_1))
                (portRef I3 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT13))
              )
            )
            (net (rename core0_a0_d0_dna_1_ "core0/a0/d0/dna<1>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_1))
                (portRef D (instanceRef core0_a0_d0_dna_2))
                (portRef I2 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT121))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout171))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_10_xo_0_1))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_12_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_2_ "core0/a0/d0/dna<2>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_2))
                (portRef D (instanceRef core0_a0_d0_dna_3))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_15_xo_0_1))
                (portRef I3 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT231))
              )
            )
            (net (rename core0_a0_d0_dna_3_ "core0/a0/d0/dna<3>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_3))
                (portRef D (instanceRef core0_a0_d0_dna_4))
                (portRef I2 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT341))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout81))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_22_xo_0_1))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_24_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_4_ "core0/a0/d0/dna<4>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_4))
                (portRef D (instanceRef core0_a0_d0_dna_5))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_23_xo_0_1))
                (portRef I3 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT451))
              )
            )
            (net (rename core0_a0_d0_dna_5_ "core0/a0/d0/dna<5>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_5))
                (portRef D (instanceRef core0_a0_d0_dna_6))
                (portRef I2 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT561))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout321))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_34_xo_0_1))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_36_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_6_ "core0/a0/d0/dna<6>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_6))
                (portRef D (instanceRef core0_a0_d0_dna_7))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_31_xo_0_1))
                (portRef I3 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT611))
              )
            )
            (net (rename core0_a0_d0_dna_7_ "core0/a0/d0/dna<7>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_7))
                (portRef D (instanceRef core0_a0_d0_dna_8))
                (portRef I2 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT621))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout111))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_0_xo_0_1))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_46_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_8_ "core0/a0/d0/dna<8>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_8))
                (portRef D (instanceRef core0_a0_d0_dna_9))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_6_xo_0_1))
                (portRef I3 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT631))
              )
            )
            (net (rename core0_a0_d0_dna_9_ "core0/a0/d0/dna<9>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_9))
                (portRef D (instanceRef core0_a0_d0_dna_10))
                (portRef I2 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT641))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout181))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_9_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_10_ "core0/a0/d0/dna<10>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_10))
                (portRef D (instanceRef core0_a0_d0_dna_11))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_14_xo_0_1))
                (portRef I3 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT21))
              )
            )
            (net (rename core0_a0_d0_dna_11_ "core0/a0/d0/dna<11>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_11))
                (portRef D (instanceRef core0_a0_d0_dna_12))
                (portRef I2 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT31))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout91))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_21_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_12_ "core0/a0/d0/dna<12>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_12))
                (portRef D (instanceRef core0_a0_d0_dna_13))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_22_xo_0_1))
                (portRef I3 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT41))
              )
            )
            (net (rename core0_a0_d0_dna_13_ "core0/a0/d0/dna<13>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_13))
                (portRef D (instanceRef core0_a0_d0_dna_14))
                (portRef I2 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT51))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout110))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_33_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_14_ "core0/a0/d0/dna<14>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_14))
                (portRef D (instanceRef core0_a0_d0_dna_15))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_30_xo_0_1))
                (portRef I3 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT65))
              )
            )
            (net (rename core0_a0_d0_dna_15_ "core0/a0/d0/dna<15>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_15))
                (portRef D (instanceRef core0_a0_d0_dna_16))
                (portRef I2 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT71))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout221))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_45_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_16_ "core0/a0/d0/dna<16>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_16))
                (portRef D (instanceRef core0_a0_d0_dna_17))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_5_xo_0_1))
                (portRef I3 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT81))
              )
            )
            (net (rename core0_a0_d0_dna_17_ "core0/a0/d0/dna<17>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_17))
                (portRef D (instanceRef core0_a0_d0_dna_18))
                (portRef I2 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT91))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout191))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_8_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_18_ "core0/a0/d0/dna<18>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_18))
                (portRef D (instanceRef core0_a0_d0_dna_19))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_13_xo_0_1))
                (portRef I3 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT101))
              )
            )
            (net (rename core0_a0_d0_dna_19_ "core0/a0/d0/dna<19>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_19))
                (portRef D (instanceRef core0_a0_d0_dna_20))
                (portRef I2 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT111))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout101))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_20_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_20_ "core0/a0/d0/dna<20>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_20))
                (portRef D (instanceRef core0_a0_d0_dna_21))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_21_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_21_ "core0/a0/d0/dna<21>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_21))
                (portRef D (instanceRef core0_a0_d0_dna_22))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout210))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_32_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_22_ "core0/a0/d0/dna<22>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_22))
                (portRef D (instanceRef core0_a0_d0_dna_23))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_29_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_23_ "core0/a0/d0/dna<23>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_23))
                (portRef D (instanceRef core0_a0_d0_dna_24))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout261))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_44_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_24_ "core0/a0/d0/dna<24>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_24))
                (portRef D (instanceRef core0_a0_d0_dna_25))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_4_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_25_ "core0/a0/d0/dna<25>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_25))
                (portRef D (instanceRef core0_a0_d0_dna_26))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout201))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_5_xo_0_1))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_7_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_26_ "core0/a0/d0/dna<26>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_26))
                (portRef D (instanceRef core0_a0_d0_dna_27))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_12_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_27_ "core0/a0/d0/dna<27>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_27))
                (portRef D (instanceRef core0_a0_d0_dna_28))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout121))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_17_xo_0_1))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_19_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_28_ "core0/a0/d0/dna<28>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_28))
                (portRef D (instanceRef core0_a0_d0_dna_29))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_20_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_29_ "core0/a0/d0/dna<29>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_29))
                (portRef D (instanceRef core0_a0_d0_dna_30))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout33))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_29_xo_0_1))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_31_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_30_ "core0/a0/d0/dna<30>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_30))
                (portRef D (instanceRef core0_a0_d0_dna_31))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_28_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_31_ "core0/a0/d0/dna<31>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_31))
                (portRef D (instanceRef core0_a0_d0_dna_32))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout271))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_41_xo_0_1))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_43_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_32_ "core0/a0/d0/dna<32>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_32))
                (portRef D (instanceRef core0_a0_d0_dna_33))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_3_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_33_ "core0/a0/d0/dna<33>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_33))
                (portRef D (instanceRef core0_a0_d0_dna_34))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout211))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_4_xo_0_1))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_6_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_34_ "core0/a0/d0/dna<34>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_34))
                (portRef D (instanceRef core0_a0_d0_dna_35))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_11_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_35_ "core0/a0/d0/dna<35>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_35))
                (portRef D (instanceRef core0_a0_d0_dna_36))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout131))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_16_xo_0_1))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_18_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_36_ "core0/a0/d0/dna<36>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_36))
                (portRef D (instanceRef core0_a0_d0_dna_37))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_19_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_37_ "core0/a0/d0/dna<37>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_37))
                (portRef D (instanceRef core0_a0_d0_dna_38))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout41))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_28_xo_0_1))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_30_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_38_ "core0/a0/d0/dna<38>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_38))
                (portRef D (instanceRef core0_a0_d0_dna_39))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_27_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_39_ "core0/a0/d0/dna<39>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_39))
                (portRef D (instanceRef core0_a0_d0_dna_40))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout281))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_40_xo_0_1))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_42_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_40_ "core0/a0/d0/dna<40>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_40))
                (portRef D (instanceRef core0_a0_d0_dna_41))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_2_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_41_ "core0/a0/d0/dna<41>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_41))
                (portRef D (instanceRef core0_a0_d0_dna_42))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout231))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_3_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_42_ "core0/a0/d0/dna<42>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_42))
                (portRef D (instanceRef core0_a0_d0_dna_43))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_10_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_43_ "core0/a0/d0/dna<43>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_43))
                (portRef D (instanceRef core0_a0_d0_dna_44))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout141))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_15_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_44_ "core0/a0/d0/dna<44>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_44))
                (portRef D (instanceRef core0_a0_d0_dna_45))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_18_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_45_ "core0/a0/d0/dna<45>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_45))
                (portRef D (instanceRef core0_a0_d0_dna_46))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout51))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_27_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_46_ "core0/a0/d0/dna<46>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_46))
                (portRef D (instanceRef core0_a0_d0_dna_47))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_26_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_47_ "core0/a0/d0/dna<47>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_47))
                (portRef D (instanceRef core0_a0_d0_dna_48))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout291))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_39_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_48_ "core0/a0/d0/dna<48>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_48))
                (portRef D (instanceRef core0_a0_d0_dna_49))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_1_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_49_ "core0/a0/d0/dna<49>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_49))
                (portRef D (instanceRef core0_a0_d0_dna_50))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout241))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_2_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_50_ "core0/a0/d0/dna<50>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_50))
                (portRef D (instanceRef core0_a0_d0_dna_51))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_9_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_51_ "core0/a0/d0/dna<51>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_51))
                (portRef D (instanceRef core0_a0_d0_dna_52))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout151))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_14_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_52_ "core0/a0/d0/dna<52>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_52))
                (portRef D (instanceRef core0_a0_d0_dna_53))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_17_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_53_ "core0/a0/d0/dna<53>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_53))
                (portRef D (instanceRef core0_a0_d0_dna_54))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout61))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_26_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_54_ "core0/a0/d0/dna<54>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_54))
                (portRef D (instanceRef core0_a0_d0_dna_55))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_25_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_55_ "core0/a0/d0/dna<55>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_55))
                (portRef D (instanceRef core0_a0_d0_dna_56))
                (portRef I5 (instanceRef core0_a0_des0_Mmux_Lout301))
                (portRef I4 (instanceRef core0_a0_des0_u0_Mxor_X_38_xo_0_1))
              )
            )
            (net (rename core0_a0_d0_dna_56_ "core0/a0/d0/dna<56>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_56))
                (portRef I3 (instanceRef core0_a0_des0_Mxor_Rout_0_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_0_ "core0/a0/des_out<0>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_25))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_7_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_1_ "core0/a0/des_out<1>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_25))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout171))
              )
            )
            (net (rename core0_a0_des_out_2_ "core0/a0/des_out<2>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_17))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_15_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_3_ "core0/a0/des_out<3>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_17))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout81))
              )
            )
            (net (rename core0_a0_des_out_4_ "core0/a0/des_out<4>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_9))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_23_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_5_ "core0/a0/des_out<5>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_9))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout321))
              )
            )
            (net (rename core0_a0_des_out_6_ "core0/a0/des_out<6>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_1))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_31_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_7_ "core0/a0/des_out<7>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_1))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout111))
              )
            )
            (net (rename core0_a0_des_out_8_ "core0/a0/des_out<8>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_26))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_6_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_9_ "core0/a0/des_out<9>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_26))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout181))
              )
            )
            (net (rename core0_a0_des_out_10_ "core0/a0/des_out<10>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_18))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_14_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_11_ "core0/a0/des_out<11>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_18))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout91))
              )
            )
            (net (rename core0_a0_des_out_12_ "core0/a0/des_out<12>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_10))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_22_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_13_ "core0/a0/des_out<13>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_10))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout110))
              )
            )
            (net (rename core0_a0_des_out_14_ "core0/a0/des_out<14>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_2))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_30_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_15_ "core0/a0/des_out<15>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_2))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout221))
              )
            )
            (net (rename core0_a0_des_out_16_ "core0/a0/des_out<16>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_27))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_5_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_17_ "core0/a0/des_out<17>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_27))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout191))
              )
            )
            (net (rename core0_a0_des_out_18_ "core0/a0/des_out<18>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_19))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_13_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_19_ "core0/a0/des_out<19>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_19))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout101))
              )
            )
            (net (rename core0_a0_des_out_20_ "core0/a0/des_out<20>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_11))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_21_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_21_ "core0/a0/des_out<21>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_11))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout210))
              )
            )
            (net (rename core0_a0_des_out_22_ "core0/a0/des_out<22>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_3))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_29_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_23_ "core0/a0/des_out<23>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_3))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout261))
              )
            )
            (net (rename core0_a0_des_out_24_ "core0/a0/des_out<24>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_28))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_4_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_25_ "core0/a0/des_out<25>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_28))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout201))
              )
            )
            (net (rename core0_a0_des_out_26_ "core0/a0/des_out<26>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_20))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_12_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_27_ "core0/a0/des_out<27>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_20))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout121))
              )
            )
            (net (rename core0_a0_des_out_28_ "core0/a0/des_out<28>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_12))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_20_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_29_ "core0/a0/des_out<29>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_12))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout33))
              )
            )
            (net (rename core0_a0_des_out_30_ "core0/a0/des_out<30>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_4))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_28_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_31_ "core0/a0/des_out<31>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_4))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout271))
              )
            )
            (net (rename core0_a0_des_out_32_ "core0/a0/des_out<32>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_29))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_3_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_33_ "core0/a0/des_out<33>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_29))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout211))
              )
            )
            (net (rename core0_a0_des_out_34_ "core0/a0/des_out<34>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_21))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_11_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_35_ "core0/a0/des_out<35>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_21))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout131))
              )
            )
            (net (rename core0_a0_des_out_36_ "core0/a0/des_out<36>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_13))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_19_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_37_ "core0/a0/des_out<37>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_13))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout41))
              )
            )
            (net (rename core0_a0_des_out_38_ "core0/a0/des_out<38>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_5))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_27_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_39_ "core0/a0/des_out<39>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_5))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout281))
              )
            )
            (net (rename core0_a0_des_out_40_ "core0/a0/des_out<40>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_30))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_2_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_41_ "core0/a0/des_out<41>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_30))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout231))
              )
            )
            (net (rename core0_a0_des_out_42_ "core0/a0/des_out<42>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_22))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_10_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_43_ "core0/a0/des_out<43>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_22))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout141))
              )
            )
            (net (rename core0_a0_des_out_44_ "core0/a0/des_out<44>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_14))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_18_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_45_ "core0/a0/des_out<45>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_14))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout51))
              )
            )
            (net (rename core0_a0_des_out_46_ "core0/a0/des_out<46>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_6))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_26_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_47_ "core0/a0/des_out<47>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_6))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout291))
              )
            )
            (net (rename core0_a0_des_out_48_ "core0/a0/des_out<48>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_31))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_1_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_49_ "core0/a0/des_out<49>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_31))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout241))
              )
            )
            (net (rename core0_a0_des_out_50_ "core0/a0/des_out<50>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_23))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_9_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_51_ "core0/a0/des_out<51>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_23))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout151))
              )
            )
            (net (rename core0_a0_des_out_52_ "core0/a0/des_out<52>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_15))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_17_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_53_ "core0/a0/des_out<53>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_15))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout61))
              )
            )
            (net (rename core0_a0_des_out_54_ "core0/a0/des_out<54>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_7))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_25_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_55_ "core0/a0/des_out<55>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_7))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout301))
              )
            )
            (net (rename core0_a0_des_out_56_ "core0/a0/des_out<56>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_32))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_0_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_57_ "core0/a0/des_out<57>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_32))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout251))
              )
            )
            (net (rename core0_a0_des_out_58_ "core0/a0/des_out<58>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_24))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_8_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_59_ "core0/a0/des_out<59>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_24))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout161))
              )
            )
            (net (rename core0_a0_des_out_60_ "core0/a0/des_out<60>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_16))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_16_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_61_ "core0/a0/des_out<61>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_16))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout71))
              )
            )
            (net (rename core0_a0_des_out_62_ "core0/a0/des_out<62>")
              (joined
                (portRef D (instanceRef core0_a0_des0_R_8))
                (portRef O (instanceRef core0_a0_des0_Mxor_Rout_24_xo_0_1))
              )
            )
            (net (rename core0_a0_des_out_63_ "core0/a0/des_out<63>")
              (joined
                (portRef D (instanceRef core0_a0_des0_L_8))
                (portRef O (instanceRef core0_a0_des0_Mmux_Lout311))
              )
            )
            (net (rename core0_a0_des0_GND_4_o_GND_4_o_equal_3_o "core0/a0/des0/GND_4_o_GND_4_o_equal_3_o")
              (joined
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_14_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_15_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_17_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_18_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_19_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_23_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_25_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_20_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_26_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_27_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_28_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_29_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_0_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_1_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_2_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_30_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_3_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_4_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_21_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_5_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_6_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_7_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_9_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_10_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_11_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_12_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_31_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_13_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_22_xo_0_1))
                (portRef O (instanceRef core0_a0_des0_GND_4_o_GND_4_o_equal_3_o_3_1))
                (portRef I2 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT13))
                (portRef I2 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT21))
                (portRef I1 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT31))
                (portRef I2 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT41))
                (portRef I1 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT51))
                (portRef I2 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT65))
                (portRef I1 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT71))
                (portRef I2 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT81))
                (portRef I1 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT91))
                (portRef I2 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT101))
                (portRef I1 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT111))
                (portRef I1 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT121))
                (portRef I2 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT231))
                (portRef I1 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT341))
                (portRef I2 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT451))
                (portRef I1 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT561))
                (portRef I2 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT611))
                (portRef I1 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT621))
                (portRef I2 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT631))
                (portRef I1 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT641))
              )
            )
            (net (rename core0_a0_des0_out_32_ "core0/a0/des0/out<32>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_0_xo_0_1))
                (portRef O (instanceRef core0_a0_des0_u0_u6_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_out_31_ "core0/a0/des0/out<31>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_1_xo_0_1))
                (portRef O (instanceRef core0_a0_des0_u0_u0_Mram_dout12))
              )
            )
            (net (rename core0_a0_des0_out_30_ "core0/a0/des0/out<30>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_2_xo_0_1))
                (portRef O (instanceRef core0_a0_des0_u0_u2_Mram_dout111))
              )
            )
            (net (rename core0_a0_des0_out_29_ "core0/a0/des0/out<29>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_3_xo_0_1))
                (portRef O (instanceRef core0_a0_des0_u0_u5_Mram_dout21))
              )
            )
            (net (rename core0_a0_des0_out_28_ "core0/a0/des0/out<28>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_4_xo_0_1))
                (portRef O (instanceRef core0_a0_des0_u0_u1_Mram_dout21))
              )
            )
            (net (rename core0_a0_des0_out_27_ "core0/a0/des0/out<27>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_5_xo_0_1))
                (portRef I1 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT81))
                (portRef O (instanceRef core0_a0_des0_u0_u7_Mram_dout21))
              )
            )
            (net (rename core0_a0_des0_out_26_ "core0/a0/des0/out<26>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_6_xo_0_1))
                (portRef I1 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT631))
                (portRef O (instanceRef core0_a0_des0_u0_u3_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_out_25_ "core0/a0/des0/out<25>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_7_xo_0_1))
                (portRef I1 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT13))
                (portRef O (instanceRef core0_a0_des0_u0_u4_Mram_dout111))
              )
            )
            (net (rename core0_a0_des0_out_24_ "core0/a0/des0/out<24>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_8_xo_0_1))
                (portRef O (instanceRef core0_a0_des0_u0_u2_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_out_23_ "core0/a0/des0/out<23>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_9_xo_0_1))
                (portRef O (instanceRef core0_a0_des0_u0_u0_Mram_dout111))
              )
            )
            (net (rename core0_a0_des0_out_22_ "core0/a0/des0/out<22>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_10_xo_0_1))
                (portRef O (instanceRef core0_a0_des0_u0_u6_Mram_dout111))
              )
            )
            (net (rename core0_a0_des0_out_21_ "core0/a0/des0/out<21>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_11_xo_0_1))
                (portRef O (instanceRef core0_a0_des0_u0_u7_Mram_dout12))
              )
            )
            (net (rename core0_a0_des0_out_20_ "core0/a0/des0/out<20>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_12_xo_0_1))
                (portRef O (instanceRef core0_a0_des0_u0_u3_Mram_dout21))
              )
            )
            (net (rename core0_a0_des0_out_19_ "core0/a0/des0/out<19>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_13_xo_0_1))
                (portRef I1 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT101))
                (portRef O (instanceRef core0_a0_des0_u0_u5_Mram_dout12))
              )
            )
            (net (rename core0_a0_des0_out_18_ "core0/a0/des0/out<18>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_14_xo_0_1))
                (portRef I1 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT21))
                (portRef O (instanceRef core0_a0_des0_u0_u1_Mram_dout12))
              )
            )
            (net (rename core0_a0_des0_out_17_ "core0/a0/des0/out<17>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_15_xo_0_1))
                (portRef I1 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT231))
                (portRef O (instanceRef core0_a0_des0_u0_u0_Mram_dout21))
              )
            )
            (net (rename core0_a0_des0_out_16_ "core0/a0/des0/out<16>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_16_xo_0_1))
                (portRef O (instanceRef core0_a0_des0_u0_u2_Mram_dout21))
              )
            )
            (net (rename core0_a0_des0_out_15_ "core0/a0/des0/out<15>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_17_xo_0_1))
                (portRef O (instanceRef core0_a0_des0_u0_u7_Mram_dout111))
              )
            )
            (net (rename core0_a0_des0_out_14_ "core0/a0/des0/out<14>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_18_xo_0_1))
                (portRef O (instanceRef core0_a0_des0_u0_u4_Mram_dout21))
              )
            )
            (net (rename core0_a0_des0_out_13_ "core0/a0/des0/out<13>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_19_xo_0_1))
                (portRef O (instanceRef core0_a0_des0_u0_u1_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_out_12_ "core0/a0/des0/out<12>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_20_xo_0_1))
                (portRef O (instanceRef core0_a0_des0_u0_u6_Mram_dout21))
              )
            )
            (net (rename core0_a0_des0_out_11_ "core0/a0/des0/out<11>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_21_xo_0_1))
                (portRef O (instanceRef core0_a0_des0_u0_u5_Mram_dout111))
              )
            )
            (net (rename core0_a0_des0_out_10_ "core0/a0/des0/out<10>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_22_xo_0_1))
                (portRef I1 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT41))
                (portRef O (instanceRef core0_a0_des0_u0_u3_Mram_dout111))
              )
            )
            (net (rename core0_a0_des0_out_9_ "core0/a0/des0/out<9>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_23_xo_0_1))
                (portRef I1 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT451))
                (portRef O (instanceRef core0_a0_des0_u0_u0_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_out_8_ "core0/a0/des0/out<8>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_24_xo_0_1))
                (portRef O (instanceRef core0_a0_des0_u0_u4_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_out_7_ "core0/a0/des0/out<7>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_25_xo_0_1))
                (portRef O (instanceRef core0_a0_des0_u0_u6_Mram_dout12))
              )
            )
            (net (rename core0_a0_des0_out_6_ "core0/a0/des0/out<6>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_26_xo_0_1))
                (portRef O (instanceRef core0_a0_des0_u0_u2_Mram_dout12))
              )
            )
            (net (rename core0_a0_des0_out_5_ "core0/a0/des0/out<5>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_27_xo_0_1))
                (portRef O (instanceRef core0_a0_des0_u0_u7_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_out_4_ "core0/a0/des0/out<4>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_28_xo_0_1))
                (portRef O (instanceRef core0_a0_des0_u0_u5_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_out_3_ "core0/a0/des0/out<3>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_29_xo_0_1))
                (portRef O (instanceRef core0_a0_des0_u0_u4_Mram_dout12))
              )
            )
            (net (rename core0_a0_des0_out_2_ "core0/a0/des0/out<2>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_30_xo_0_1))
                (portRef I1 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT65))
                (portRef O (instanceRef core0_a0_des0_u0_u1_Mram_dout111))
              )
            )
            (net (rename core0_a0_des0_out_1_ "core0/a0/des0/out<1>")
              (joined
                (portRef I0 (instanceRef core0_a0_des0_Mxor_Rout_31_xo_0_1))
                (portRef I1 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT611))
                (portRef O (instanceRef core0_a0_des0_u0_u3_Mram_dout12))
              )
            )
            (net (rename core0_a0_des0_L_32_ "core0/a0/des0/L<32>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_32))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_0_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_L_31_ "core0/a0/des0/L<31>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_31))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_1_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_L_30_ "core0/a0/des0/L<30>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_30))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_2_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_L_29_ "core0/a0/des0/L<29>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_29))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_3_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_L_28_ "core0/a0/des0/L<28>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_28))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_4_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_L_27_ "core0/a0/des0/L<27>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_27))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_5_xo_0_1))
                (portRef I4 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT81))
              )
            )
            (net (rename core0_a0_des0_L_26_ "core0/a0/des0/L<26>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_26))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_6_xo_0_1))
                (portRef I4 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT631))
              )
            )
            (net (rename core0_a0_des0_L_25_ "core0/a0/des0/L<25>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_25))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_7_xo_0_1))
                (portRef I4 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT13))
              )
            )
            (net (rename core0_a0_des0_L_24_ "core0/a0/des0/L<24>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_24))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_8_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_L_23_ "core0/a0/des0/L<23>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_23))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_9_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_L_22_ "core0/a0/des0/L<22>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_22))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_10_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_L_21_ "core0/a0/des0/L<21>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_21))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_11_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_L_20_ "core0/a0/des0/L<20>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_20))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_12_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_L_19_ "core0/a0/des0/L<19>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_19))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_13_xo_0_1))
                (portRef I4 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT101))
              )
            )
            (net (rename core0_a0_des0_L_18_ "core0/a0/des0/L<18>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_18))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_14_xo_0_1))
                (portRef I4 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT21))
              )
            )
            (net (rename core0_a0_des0_L_17_ "core0/a0/des0/L<17>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_17))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_15_xo_0_1))
                (portRef I4 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT231))
              )
            )
            (net (rename core0_a0_des0_L_16_ "core0/a0/des0/L<16>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_16))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_16_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_L_15_ "core0/a0/des0/L<15>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_15))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_17_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_L_14_ "core0/a0/des0/L<14>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_14))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_18_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_L_13_ "core0/a0/des0/L<13>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_13))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_19_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_L_12_ "core0/a0/des0/L<12>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_12))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_20_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_L_11_ "core0/a0/des0/L<11>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_11))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_21_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_L_10_ "core0/a0/des0/L<10>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_10))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_22_xo_0_1))
                (portRef I4 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT41))
              )
            )
            (net (rename core0_a0_des0_L_9_ "core0/a0/des0/L<9>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_9))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_23_xo_0_1))
                (portRef I4 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT451))
              )
            )
            (net (rename core0_a0_des0_L_8_ "core0/a0/des0/L<8>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_8))
                (portRef I1 (instanceRef core0_a0_des0_Mxor_Rout_24_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_L_7_ "core0/a0/des0/L<7>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_7))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_25_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_L_6_ "core0/a0/des0/L<6>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_6))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_26_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_L_5_ "core0/a0/des0/L<5>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_5))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_27_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_L_4_ "core0/a0/des0/L<4>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_4))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_28_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_L_3_ "core0/a0/des0/L<3>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_3))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_29_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_L_2_ "core0/a0/des0/L<2>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_2))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_30_xo_0_1))
                (portRef I4 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT65))
              )
            )
            (net (rename core0_a0_des0_L_1_ "core0/a0/des0/L<1>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_L_1))
                (portRef I2 (instanceRef core0_a0_des0_Mxor_Rout_31_xo_0_1))
                (portRef I4 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT611))
              )
            )
            (net (rename core0_a0_des0_R_32_ "core0/a0/des0/R<32>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_32))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout251))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_1_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_47_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_31_ "core0/a0/des0/R<31>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_31))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout241))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_2_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_30_ "core0/a0/des0/R<30>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_30))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout231))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_3_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_29_ "core0/a0/des0/R<29>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_29))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout211))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_4_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_6_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_28_ "core0/a0/des0/R<28>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_28))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout201))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_5_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_7_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_27_ "core0/a0/des0/R<27>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_27))
                (portRef I3 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT91))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout191))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_8_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_26_ "core0/a0/des0/R<26>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_26))
                (portRef I3 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT641))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout181))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_9_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_25_ "core0/a0/des0/R<25>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_25))
                (portRef I3 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT121))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout171))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_10_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_12_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_24_ "core0/a0/des0/R<24>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_24))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout161))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_11_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_13_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_23_ "core0/a0/des0/R<23>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_23))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout151))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_14_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_22_ "core0/a0/des0/R<22>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_22))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout141))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_15_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_21_ "core0/a0/des0/R<21>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_21))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout131))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_16_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_18_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_20_ "core0/a0/des0/R<20>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_20))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout121))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_17_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_19_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_19_ "core0/a0/des0/R<19>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_19))
                (portRef I3 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT111))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout101))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_20_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_18_ "core0/a0/des0/R<18>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_18))
                (portRef I3 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT31))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout91))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_21_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_17_ "core0/a0/des0/R<17>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_17))
                (portRef I3 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT341))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout81))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_22_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_24_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_16_ "core0/a0/des0/R<16>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_16))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout71))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_23_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_25_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_15_ "core0/a0/des0/R<15>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_15))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout61))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_26_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_14_ "core0/a0/des0/R<14>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_14))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout51))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_27_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_13_ "core0/a0/des0/R<13>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_13))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout41))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_28_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_30_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_12_ "core0/a0/des0/R<12>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_12))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout33))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_29_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_31_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_11_ "core0/a0/des0/R<11>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_11))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout210))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_32_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_10_ "core0/a0/des0/R<10>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_10))
                (portRef I3 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT51))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout110))
                (portRef I1 (instanceRef core0_a0_des0_u0_Mxor_X_33_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_9_ "core0/a0/des0/R<9>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_9))
                (portRef I3 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT561))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout321))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_34_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_36_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_8_ "core0/a0/des0/R<8>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_8))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout311))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_35_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_37_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_7_ "core0/a0/des0/R<7>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_7))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout301))
                (portRef I5 (instanceRef core0_a0_des0_u0_Mxor_X_38_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_6_ "core0/a0/des0/R<6>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_6))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout291))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_39_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_5_ "core0/a0/des0/R<5>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_5))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout281))
                (portRef I3 (instanceRef core0_a0_des0_u0_Mxor_X_40_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_42_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_4_ "core0/a0/des0/R<4>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_4))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout271))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_41_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_43_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_3_ "core0/a0/des0/R<3>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_3))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout261))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_44_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_2_ "core0/a0/des0/R<2>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_2))
                (portRef I3 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT71))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout221))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_45_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_R_1_ "core0/a0/des0/R<1>")
              (joined
                (portRef Q (instanceRef core0_a0_des0_R_1))
                (portRef I3 (instanceRef core0_a0_Mmux_edna_63__edna_63__mux_20_OUT621))
                (portRef I0 (instanceRef core0_a0_des0_Mmux_Lout111))
                (portRef I2 (instanceRef core0_a0_des0_u0_Mxor_X_0_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_Mxor_X_46_xo_0_1))
              )
            )
            (net (rename core0_a0_des0_u0_X_48_ "core0/a0/des0/u0/X<48>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_0_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_u7_Mram_dout12))
                (portRef I3 (instanceRef core0_a0_des0_u0_u7_Mram_dout111))
                (portRef I0 (instanceRef core0_a0_des0_u0_u7_Mram_dout21))
                (portRef I1 (instanceRef core0_a0_des0_u0_u7_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_47_ "core0/a0/des0/u0/X<47>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_1_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_u7_Mram_dout12))
                (portRef I4 (instanceRef core0_a0_des0_u0_u7_Mram_dout111))
                (portRef I5 (instanceRef core0_a0_des0_u0_u7_Mram_dout21))
                (portRef I4 (instanceRef core0_a0_des0_u0_u7_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_46_ "core0/a0/des0/u0/X<46>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_2_xo_0_1))
                (portRef I5 (instanceRef core0_a0_des0_u0_u7_Mram_dout12))
                (portRef I2 (instanceRef core0_a0_des0_u0_u7_Mram_dout111))
                (portRef I2 (instanceRef core0_a0_des0_u0_u7_Mram_dout21))
                (portRef I5 (instanceRef core0_a0_des0_u0_u7_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_45_ "core0/a0/des0/u0/X<45>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_3_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_u7_Mram_dout12))
                (portRef I5 (instanceRef core0_a0_des0_u0_u7_Mram_dout111))
                (portRef I4 (instanceRef core0_a0_des0_u0_u7_Mram_dout21))
                (portRef I3 (instanceRef core0_a0_des0_u0_u7_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_44_ "core0/a0/des0/u0/X<44>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_4_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_u7_Mram_dout12))
                (portRef I0 (instanceRef core0_a0_des0_u0_u7_Mram_dout111))
                (portRef I1 (instanceRef core0_a0_des0_u0_u7_Mram_dout21))
                (portRef I0 (instanceRef core0_a0_des0_u0_u7_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_43_ "core0/a0/des0/u0/X<43>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_5_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_u7_Mram_dout12))
                (portRef I1 (instanceRef core0_a0_des0_u0_u7_Mram_dout111))
                (portRef I3 (instanceRef core0_a0_des0_u0_u7_Mram_dout21))
                (portRef I2 (instanceRef core0_a0_des0_u0_u7_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_42_ "core0/a0/des0/u0/X<42>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_6_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_u6_Mram_dout12))
                (portRef I4 (instanceRef core0_a0_des0_u0_u6_Mram_dout111))
                (portRef I2 (instanceRef core0_a0_des0_u0_u6_Mram_dout21))
                (portRef I0 (instanceRef core0_a0_des0_u0_u6_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_41_ "core0/a0/des0/u0/X<41>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_7_xo_0_1))
                (portRef I5 (instanceRef core0_a0_des0_u0_u6_Mram_dout12))
                (portRef I1 (instanceRef core0_a0_des0_u0_u6_Mram_dout111))
                (portRef I0 (instanceRef core0_a0_des0_u0_u6_Mram_dout21))
                (portRef I1 (instanceRef core0_a0_des0_u0_u6_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_40_ "core0/a0/des0/u0/X<40>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_8_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_u6_Mram_dout12))
                (portRef I2 (instanceRef core0_a0_des0_u0_u6_Mram_dout111))
                (portRef I5 (instanceRef core0_a0_des0_u0_u6_Mram_dout21))
                (portRef I3 (instanceRef core0_a0_des0_u0_u6_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_39_ "core0/a0/des0/u0/X<39>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_9_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_u6_Mram_dout12))
                (portRef I5 (instanceRef core0_a0_des0_u0_u6_Mram_dout111))
                (portRef I3 (instanceRef core0_a0_des0_u0_u6_Mram_dout21))
                (portRef I4 (instanceRef core0_a0_des0_u0_u6_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_38_ "core0/a0/des0/u0/X<38>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_10_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_u6_Mram_dout12))
                (portRef I3 (instanceRef core0_a0_des0_u0_u6_Mram_dout111))
                (portRef I1 (instanceRef core0_a0_des0_u0_u6_Mram_dout21))
                (portRef I2 (instanceRef core0_a0_des0_u0_u6_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_37_ "core0/a0/des0/u0/X<37>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_11_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_u6_Mram_dout12))
                (portRef I0 (instanceRef core0_a0_des0_u0_u6_Mram_dout111))
                (portRef I4 (instanceRef core0_a0_des0_u0_u6_Mram_dout21))
                (portRef I5 (instanceRef core0_a0_des0_u0_u6_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_36_ "core0/a0/des0/u0/X<36>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_12_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_u5_Mram_dout12))
                (portRef I1 (instanceRef core0_a0_des0_u0_u5_Mram_dout111))
                (portRef I0 (instanceRef core0_a0_des0_u0_u5_Mram_dout21))
                (portRef I0 (instanceRef core0_a0_des0_u0_u5_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_35_ "core0/a0/des0/u0/X<35>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_13_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_u5_Mram_dout12))
                (portRef I5 (instanceRef core0_a0_des0_u0_u5_Mram_dout111))
                (portRef I5 (instanceRef core0_a0_des0_u0_u5_Mram_dout21))
                (portRef I3 (instanceRef core0_a0_des0_u0_u5_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_34_ "core0/a0/des0/u0/X<34>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_14_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_u5_Mram_dout12))
                (portRef I4 (instanceRef core0_a0_des0_u0_u5_Mram_dout111))
                (portRef I3 (instanceRef core0_a0_des0_u0_u5_Mram_dout21))
                (portRef I4 (instanceRef core0_a0_des0_u0_u5_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_33_ "core0/a0/des0/u0/X<33>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_15_xo_0_1))
                (portRef I5 (instanceRef core0_a0_des0_u0_u5_Mram_dout12))
                (portRef I2 (instanceRef core0_a0_des0_u0_u5_Mram_dout111))
                (portRef I4 (instanceRef core0_a0_des0_u0_u5_Mram_dout21))
                (portRef I5 (instanceRef core0_a0_des0_u0_u5_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_32_ "core0/a0/des0/u0/X<32>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_16_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_u5_Mram_dout12))
                (portRef I3 (instanceRef core0_a0_des0_u0_u5_Mram_dout111))
                (portRef I2 (instanceRef core0_a0_des0_u0_u5_Mram_dout21))
                (portRef I1 (instanceRef core0_a0_des0_u0_u5_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_31_ "core0/a0/des0/u0/X<31>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_17_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_u5_Mram_dout12))
                (portRef I0 (instanceRef core0_a0_des0_u0_u5_Mram_dout111))
                (portRef I1 (instanceRef core0_a0_des0_u0_u5_Mram_dout21))
                (portRef I2 (instanceRef core0_a0_des0_u0_u5_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_30_ "core0/a0/des0/u0/X<30>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_18_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_u4_Mram_dout12))
                (portRef I2 (instanceRef core0_a0_des0_u0_u4_Mram_dout111))
                (portRef I0 (instanceRef core0_a0_des0_u0_u4_Mram_dout21))
                (portRef I1 (instanceRef core0_a0_des0_u0_u4_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_29_ "core0/a0/des0/u0/X<29>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_19_xo_0_1))
                (portRef I5 (instanceRef core0_a0_des0_u0_u4_Mram_dout12))
                (portRef I5 (instanceRef core0_a0_des0_u0_u4_Mram_dout111))
                (portRef I5 (instanceRef core0_a0_des0_u0_u4_Mram_dout21))
                (portRef I5 (instanceRef core0_a0_des0_u0_u4_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_28_ "core0/a0/des0/u0/X<28>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_20_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_u4_Mram_dout12))
                (portRef I4 (instanceRef core0_a0_des0_u0_u4_Mram_dout111))
                (portRef I4 (instanceRef core0_a0_des0_u0_u4_Mram_dout21))
                (portRef I4 (instanceRef core0_a0_des0_u0_u4_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_27_ "core0/a0/des0/u0/X<27>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_21_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_u4_Mram_dout12))
                (portRef I3 (instanceRef core0_a0_des0_u0_u4_Mram_dout111))
                (portRef I2 (instanceRef core0_a0_des0_u0_u4_Mram_dout21))
                (portRef I3 (instanceRef core0_a0_des0_u0_u4_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_26_ "core0/a0/des0/u0/X<26>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_22_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_u4_Mram_dout12))
                (portRef I0 (instanceRef core0_a0_des0_u0_u4_Mram_dout111))
                (portRef I1 (instanceRef core0_a0_des0_u0_u4_Mram_dout21))
                (portRef I2 (instanceRef core0_a0_des0_u0_u4_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_25_ "core0/a0/des0/u0/X<25>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_23_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_u4_Mram_dout12))
                (portRef I1 (instanceRef core0_a0_des0_u0_u4_Mram_dout111))
                (portRef I3 (instanceRef core0_a0_des0_u0_u4_Mram_dout21))
                (portRef I0 (instanceRef core0_a0_des0_u0_u4_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_24_ "core0/a0/des0/u0/X<24>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_24_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_u3_Mram_dout12))
                (portRef I1 (instanceRef core0_a0_des0_u0_u3_Mram_dout111))
                (portRef I2 (instanceRef core0_a0_des0_u0_u3_Mram_dout21))
                (portRef I3 (instanceRef core0_a0_des0_u0_u3_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_23_ "core0/a0/des0/u0/X<23>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_25_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_u3_Mram_dout12))
                (portRef I2 (instanceRef core0_a0_des0_u0_u3_Mram_dout111))
                (portRef I3 (instanceRef core0_a0_des0_u0_u3_Mram_dout21))
                (portRef I4 (instanceRef core0_a0_des0_u0_u3_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_22_ "core0/a0/des0/u0/X<22>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_26_xo_0_1))
                (portRef I5 (instanceRef core0_a0_des0_u0_u3_Mram_dout12))
                (portRef I4 (instanceRef core0_a0_des0_u0_u3_Mram_dout111))
                (portRef I4 (instanceRef core0_a0_des0_u0_u3_Mram_dout21))
                (portRef I5 (instanceRef core0_a0_des0_u0_u3_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_21_ "core0/a0/des0/u0/X<21>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_27_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_u3_Mram_dout12))
                (portRef I5 (instanceRef core0_a0_des0_u0_u3_Mram_dout111))
                (portRef I5 (instanceRef core0_a0_des0_u0_u3_Mram_dout21))
                (portRef I1 (instanceRef core0_a0_des0_u0_u3_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_20_ "core0/a0/des0/u0/X<20>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_28_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_u3_Mram_dout12))
                (portRef I3 (instanceRef core0_a0_des0_u0_u3_Mram_dout111))
                (portRef I1 (instanceRef core0_a0_des0_u0_u3_Mram_dout21))
                (portRef I0 (instanceRef core0_a0_des0_u0_u3_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_19_ "core0/a0/des0/u0/X<19>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_29_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_u3_Mram_dout12))
                (portRef I0 (instanceRef core0_a0_des0_u0_u3_Mram_dout111))
                (portRef I0 (instanceRef core0_a0_des0_u0_u3_Mram_dout21))
                (portRef I2 (instanceRef core0_a0_des0_u0_u3_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_18_ "core0/a0/des0/u0/X<18>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_30_xo_0_1))
                (portRef I5 (instanceRef core0_a0_des0_u0_u2_Mram_dout12))
                (portRef I4 (instanceRef core0_a0_des0_u0_u2_Mram_dout111))
                (portRef I1 (instanceRef core0_a0_des0_u0_u2_Mram_dout21))
                (portRef I4 (instanceRef core0_a0_des0_u0_u2_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_17_ "core0/a0/des0/u0/X<17>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_31_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_u2_Mram_dout12))
                (portRef I1 (instanceRef core0_a0_des0_u0_u2_Mram_dout111))
                (portRef I3 (instanceRef core0_a0_des0_u0_u2_Mram_dout21))
                (portRef I5 (instanceRef core0_a0_des0_u0_u2_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_16_ "core0/a0/des0/u0/X<16>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_32_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_u2_Mram_dout12))
                (portRef I3 (instanceRef core0_a0_des0_u0_u2_Mram_dout111))
                (portRef I5 (instanceRef core0_a0_des0_u0_u2_Mram_dout21))
                (portRef I3 (instanceRef core0_a0_des0_u0_u2_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_15_ "core0/a0/des0/u0/X<15>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_33_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_u2_Mram_dout12))
                (portRef I0 (instanceRef core0_a0_des0_u0_u2_Mram_dout111))
                (portRef I2 (instanceRef core0_a0_des0_u0_u2_Mram_dout21))
                (portRef I2 (instanceRef core0_a0_des0_u0_u2_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_14_ "core0/a0/des0/u0/X<14>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_34_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_u2_Mram_dout12))
                (portRef I5 (instanceRef core0_a0_des0_u0_u2_Mram_dout111))
                (portRef I4 (instanceRef core0_a0_des0_u0_u2_Mram_dout21))
                (portRef I1 (instanceRef core0_a0_des0_u0_u2_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_13_ "core0/a0/des0/u0/X<13>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_35_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_u2_Mram_dout12))
                (portRef I2 (instanceRef core0_a0_des0_u0_u2_Mram_dout111))
                (portRef I0 (instanceRef core0_a0_des0_u0_u2_Mram_dout21))
                (portRef I0 (instanceRef core0_a0_des0_u0_u2_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_12_ "core0/a0/des0/u0/X<12>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_36_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_u1_Mram_dout12))
                (portRef I1 (instanceRef core0_a0_des0_u0_u1_Mram_dout111))
                (portRef I3 (instanceRef core0_a0_des0_u0_u1_Mram_dout21))
                (portRef I1 (instanceRef core0_a0_des0_u0_u1_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_11_ "core0/a0/des0/u0/X<11>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_37_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_u1_Mram_dout12))
                (portRef I2 (instanceRef core0_a0_des0_u0_u1_Mram_dout111))
                (portRef I4 (instanceRef core0_a0_des0_u0_u1_Mram_dout21))
                (portRef I5 (instanceRef core0_a0_des0_u0_u1_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_10_ "core0/a0/des0/u0/X<10>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_38_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_u1_Mram_dout12))
                (portRef I4 (instanceRef core0_a0_des0_u0_u1_Mram_dout111))
                (portRef I5 (instanceRef core0_a0_des0_u0_u1_Mram_dout21))
                (portRef I2 (instanceRef core0_a0_des0_u0_u1_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_9_ "core0/a0/des0/u0/X<9>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_39_xo_0_1))
                (portRef I5 (instanceRef core0_a0_des0_u0_u1_Mram_dout12))
                (portRef I3 (instanceRef core0_a0_des0_u0_u1_Mram_dout111))
                (portRef I2 (instanceRef core0_a0_des0_u0_u1_Mram_dout21))
                (portRef I4 (instanceRef core0_a0_des0_u0_u1_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_8_ "core0/a0/des0/u0/X<8>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_40_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_u1_Mram_dout12))
                (portRef I0 (instanceRef core0_a0_des0_u0_u1_Mram_dout111))
                (portRef I1 (instanceRef core0_a0_des0_u0_u1_Mram_dout21))
                (portRef I3 (instanceRef core0_a0_des0_u0_u1_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_7_ "core0/a0/des0/u0/X<7>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_41_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_u1_Mram_dout12))
                (portRef I5 (instanceRef core0_a0_des0_u0_u1_Mram_dout111))
                (portRef I0 (instanceRef core0_a0_des0_u0_u1_Mram_dout21))
                (portRef I0 (instanceRef core0_a0_des0_u0_u1_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_6_ "core0/a0/des0/u0/X<6>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_42_xo_0_1))
                (portRef I3 (instanceRef core0_a0_des0_u0_u0_Mram_dout12))
                (portRef I5 (instanceRef core0_a0_des0_u0_u0_Mram_dout111))
                (portRef I3 (instanceRef core0_a0_des0_u0_u0_Mram_dout21))
                (portRef I1 (instanceRef core0_a0_des0_u0_u0_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_5_ "core0/a0/des0/u0/X<5>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_43_xo_0_1))
                (portRef I5 (instanceRef core0_a0_des0_u0_u0_Mram_dout12))
                (portRef I4 (instanceRef core0_a0_des0_u0_u0_Mram_dout111))
                (portRef I5 (instanceRef core0_a0_des0_u0_u0_Mram_dout21))
                (portRef I5 (instanceRef core0_a0_des0_u0_u0_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_4_ "core0/a0/des0/u0/X<4>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_44_xo_0_1))
                (portRef I4 (instanceRef core0_a0_des0_u0_u0_Mram_dout12))
                (portRef I3 (instanceRef core0_a0_des0_u0_u0_Mram_dout111))
                (portRef I1 (instanceRef core0_a0_des0_u0_u0_Mram_dout21))
                (portRef I2 (instanceRef core0_a0_des0_u0_u0_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_3_ "core0/a0/des0/u0/X<3>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_45_xo_0_1))
                (portRef I1 (instanceRef core0_a0_des0_u0_u0_Mram_dout12))
                (portRef I1 (instanceRef core0_a0_des0_u0_u0_Mram_dout111))
                (portRef I4 (instanceRef core0_a0_des0_u0_u0_Mram_dout21))
                (portRef I4 (instanceRef core0_a0_des0_u0_u0_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_2_ "core0/a0/des0/u0/X<2>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_46_xo_0_1))
                (portRef I2 (instanceRef core0_a0_des0_u0_u0_Mram_dout12))
                (portRef I0 (instanceRef core0_a0_des0_u0_u0_Mram_dout111))
                (portRef I2 (instanceRef core0_a0_des0_u0_u0_Mram_dout21))
                (portRef I0 (instanceRef core0_a0_des0_u0_u0_Mram_dout31))
              )
            )
            (net (rename core0_a0_des0_u0_X_1_ "core0/a0/des0/u0/X<1>")
              (joined
                (portRef O (instanceRef core0_a0_des0_u0_Mxor_X_47_xo_0_1))
                (portRef I0 (instanceRef core0_a0_des0_u0_u0_Mram_dout12))
                (portRef I2 (instanceRef core0_a0_des0_u0_u0_Mram_dout111))
                (portRef I0 (instanceRef core0_a0_des0_u0_u0_Mram_dout21))
                (portRef I3 (instanceRef core0_a0_des0_u0_u0_Mram_dout31))
              )
            )
            (net (rename core0_a0_d0_Mcount_cycle_xor_5_11 "core0/a0/d0/Mcount_cycle_xor<5>11")
              (joined
                (portRef O (instanceRef core0_a0_d0_Mcount_cycle_xor_5_111))
                (portRef I2 (instanceRef core0_a0_d0__n0050_inv1))
                (portRef I3 (instanceRef core0_a0_d0_valid_rstpot_renamed_152))
              )
            )
            (net (rename core0_a0_d0__n0059_inv1 "core0/a0/d0/_n0059_inv1")
              (joined
                (portRef CE (instanceRef core0_a0_d0_dna_shift_renamed_53))
                (portRef CE (instanceRef core0_a0_d0_dna_read_renamed_52))
                (portRef I0 (instanceRef core0_a0_d0__n0050_inv1))
                (portRef O (instanceRef core0_a0_d0__n0059_inv11))
                (portRef I1 (instanceRef core0_a0_d0_valid_rstpot_renamed_152))
              )
            )
            (net (rename core0_a0_d0_cycle_0_ "core0/a0/d0/cycle<0>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_cycle_0))
                (portRef I1 (instanceRef core0_a0_d0_Mcount_cycle_xor_5_111))
                (portRef I3 (instanceRef core0_a0_d0_Mcount_cycle_xor_3_11))
                (portRef I5 (instanceRef core0_a0_d0_cycle_5__GND_15_o_AND_12_o1))
                (portRef I2 (instanceRef core0_a0_d0_Mcount_cycle_xor_2_11))
                (portRef I1 (instanceRef core0_a0_d0_Mcount_cycle_xor_1_11))
                (portRef I5 (instanceRef core0_a0_d0_cycle_5__PWR_15_o_equal_9_o_5_1))
                (portRef I1 (instanceRef core0_a0_d0_Mcount_cycle_xor_4_11))
                (portRef I2 (instanceRef core0_a0_d0_Mcount_cycle_xor_5_11_renamed_157))
                (portRef I (instanceRef core0_a0_d0_Mcount_cycle_xor_0_11_INV_0))
              )
            )
            (net (rename core0_a0_d0_Mcount_div4 "core0/a0/d0/Mcount_div4")
              (joined
                (portRef D (instanceRef core0_a0_d0_div_4))
                (portRef O (instanceRef core0_a0_d0_Mcount_div_xor_4_11))
              )
            )
            (net (rename core0_a0_d0_Mcount_div3 "core0/a0/d0/Mcount_div3")
              (joined
                (portRef D (instanceRef core0_a0_d0_div_3))
                (portRef O (instanceRef core0_a0_d0_Mcount_div_xor_3_11))
              )
            )
            (net (rename core0_a0_d0_Mcount_div2 "core0/a0/d0/Mcount_div2")
              (joined
                (portRef D (instanceRef core0_a0_d0_div_2))
                (portRef O (instanceRef core0_a0_d0_Mcount_div_xor_2_11))
              )
            )
            (net (rename core0_a0_d0_Mcount_div1 "core0/a0/d0/Mcount_div1")
              (joined
                (portRef D (instanceRef core0_a0_d0_div_1))
                (portRef O (instanceRef core0_a0_d0_Mcount_div_xor_1_11))
              )
            )
            (net (rename core0_a0_d0_Mcount_div "core0/a0/d0/Mcount_div")
              (joined
                (portRef D (instanceRef core0_a0_d0_div_0))
                (portRef O (instanceRef core0_a0_d0_Mcount_div_xor_0_11_INV_0))
              )
            )
            (net (rename core0_a0_d0_Result_5_ "core0/a0/d0/Result<5>")
              (joined
                (portRef D (instanceRef core0_a0_d0_cycle_5))
                (portRef O (instanceRef core0_a0_d0_Mcount_cycle_xor_5_11_renamed_157))
              )
            )
            (net (rename core0_a0_d0_Result_4_ "core0/a0/d0/Result<4>")
              (joined
                (portRef D (instanceRef core0_a0_d0_cycle_4))
                (portRef O (instanceRef core0_a0_d0_Mcount_cycle_xor_4_11))
              )
            )
            (net (rename core0_a0_d0_Result_3_ "core0/a0/d0/Result<3>")
              (joined
                (portRef D (instanceRef core0_a0_d0_cycle_3))
                (portRef O (instanceRef core0_a0_d0_Mcount_cycle_xor_3_11))
              )
            )
            (net (rename core0_a0_d0_Result_2_ "core0/a0/d0/Result<2>")
              (joined
                (portRef D (instanceRef core0_a0_d0_cycle_2))
                (portRef O (instanceRef core0_a0_d0_Mcount_cycle_xor_2_11))
              )
            )
            (net (rename core0_a0_d0_Result_1_ "core0/a0/d0/Result<1>")
              (joined
                (portRef D (instanceRef core0_a0_d0_cycle_1))
                (portRef O (instanceRef core0_a0_d0_Mcount_cycle_xor_1_11))
              )
            )
            (net (rename core0_a0_d0_Result_0_ "core0/a0/d0/Result<0>")
              (joined
                (portRef D (instanceRef core0_a0_d0_cycle_0))
                (portRef O (instanceRef core0_a0_d0_Mcount_cycle_xor_0_11_INV_0))
              )
            )
            (net (rename core0_a0_d0__n0050_inv "core0/a0/d0/_n0050_inv")
              (joined
                (portRef CE (instanceRef core0_a0_d0_cycle_1))
                (portRef CE (instanceRef core0_a0_d0_cycle_2))
                (portRef CE (instanceRef core0_a0_d0_cycle_3))
                (portRef CE (instanceRef core0_a0_d0_cycle_4))
                (portRef CE (instanceRef core0_a0_d0_cycle_5))
                (portRef CE (instanceRef core0_a0_d0_cycle_0))
                (portRef O (instanceRef core0_a0_d0__n0050_inv1))
              )
            )
            (net (rename core0_a0_d0__n0054_inv "core0/a0/d0/_n0054_inv")
              (joined
                (portRef CE (instanceRef core0_a0_d0_dna_0))
                (portRef CE (instanceRef core0_a0_d0_dna_1))
                (portRef CE (instanceRef core0_a0_d0_dna_2))
                (portRef CE (instanceRef core0_a0_d0_dna_3))
                (portRef CE (instanceRef core0_a0_d0_dna_4))
                (portRef CE (instanceRef core0_a0_d0_dna_5))
                (portRef CE (instanceRef core0_a0_d0_dna_6))
                (portRef CE (instanceRef core0_a0_d0_dna_7))
                (portRef CE (instanceRef core0_a0_d0_dna_8))
                (portRef CE (instanceRef core0_a0_d0_dna_9))
                (portRef CE (instanceRef core0_a0_d0_dna_10))
                (portRef CE (instanceRef core0_a0_d0_dna_11))
                (portRef CE (instanceRef core0_a0_d0_dna_12))
                (portRef CE (instanceRef core0_a0_d0_dna_13))
                (portRef CE (instanceRef core0_a0_d0_dna_14))
                (portRef CE (instanceRef core0_a0_d0_dna_15))
                (portRef CE (instanceRef core0_a0_d0_dna_16))
                (portRef CE (instanceRef core0_a0_d0_dna_17))
                (portRef CE (instanceRef core0_a0_d0_dna_18))
                (portRef CE (instanceRef core0_a0_d0_dna_19))
                (portRef CE (instanceRef core0_a0_d0_dna_20))
                (portRef CE (instanceRef core0_a0_d0_dna_21))
                (portRef CE (instanceRef core0_a0_d0_dna_22))
                (portRef CE (instanceRef core0_a0_d0_dna_23))
                (portRef CE (instanceRef core0_a0_d0_dna_24))
                (portRef CE (instanceRef core0_a0_d0_dna_25))
                (portRef CE (instanceRef core0_a0_d0_dna_26))
                (portRef CE (instanceRef core0_a0_d0_dna_27))
                (portRef CE (instanceRef core0_a0_d0_dna_28))
                (portRef CE (instanceRef core0_a0_d0_dna_29))
                (portRef CE (instanceRef core0_a0_d0_dna_30))
                (portRef CE (instanceRef core0_a0_d0_dna_31))
                (portRef CE (instanceRef core0_a0_d0_dna_32))
                (portRef CE (instanceRef core0_a0_d0_dna_33))
                (portRef CE (instanceRef core0_a0_d0_dna_34))
                (portRef CE (instanceRef core0_a0_d0_dna_35))
                (portRef CE (instanceRef core0_a0_d0_dna_36))
                (portRef CE (instanceRef core0_a0_d0_dna_37))
                (portRef CE (instanceRef core0_a0_d0_dna_38))
                (portRef CE (instanceRef core0_a0_d0_dna_39))
                (portRef CE (instanceRef core0_a0_d0_dna_40))
                (portRef CE (instanceRef core0_a0_d0_dna_41))
                (portRef CE (instanceRef core0_a0_d0_dna_42))
                (portRef CE (instanceRef core0_a0_d0_dna_43))
                (portRef CE (instanceRef core0_a0_d0_dna_44))
                (portRef CE (instanceRef core0_a0_d0_dna_45))
                (portRef CE (instanceRef core0_a0_d0_dna_46))
                (portRef CE (instanceRef core0_a0_d0_dna_47))
                (portRef CE (instanceRef core0_a0_d0_dna_48))
                (portRef CE (instanceRef core0_a0_d0_dna_49))
                (portRef CE (instanceRef core0_a0_d0_dna_50))
                (portRef CE (instanceRef core0_a0_d0_dna_51))
                (portRef CE (instanceRef core0_a0_d0_dna_52))
                (portRef CE (instanceRef core0_a0_d0_dna_53))
                (portRef CE (instanceRef core0_a0_d0_dna_54))
                (portRef CE (instanceRef core0_a0_d0_dna_55))
                (portRef CE (instanceRef core0_a0_d0_dna_56))
                (portRef O (instanceRef core0_a0_d0__n0054_inv1))
              )
            )
            (net (rename core0_a0_d0_cycle_5__GND_15_o_AND_12_o "core0/a0/d0/cycle[5]_GND_15_o_AND_12_o")
              (joined
                (portRef D (instanceRef core0_a0_d0_dna_shift_renamed_53))
                (portRef O (instanceRef core0_a0_d0_cycle_5__GND_15_o_AND_12_o1))
                (portRef I4 (instanceRef core0_a0_d0__n0054_inv1))
              )
            )
            (net (rename core0_a0_d0_cycle_5__PWR_15_o_equal_9_o "core0/a0/d0/cycle[5]_PWR_15_o_equal_9_o")
              (joined
                (portRef D (instanceRef core0_a0_d0_dna_read_renamed_52))
                (portRef O (instanceRef core0_a0_d0_cycle_5__PWR_15_o_equal_9_o_5_1))
              )
            )
            (net (rename core0_a0_d0_dna_out "core0/a0/d0/dna_out")
              (joined
                (portRef D (instanceRef core0_a0_d0_dna_0))
                (portRef DOUT (instanceRef core0_a0_d0_dna0))
              )
            )
            (net (rename core0_a0_d0_dna_shift "core0/a0/d0/dna_shift")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_shift_renamed_53))
                (portRef SHIFT (instanceRef core0_a0_d0_dna0))
              )
            )
            (net (rename core0_a0_d0_dna_read "core0/a0/d0/dna_read")
              (joined
                (portRef Q (instanceRef core0_a0_d0_dna_read_renamed_52))
                (portRef READ (instanceRef core0_a0_d0_dna0))
              )
            )
            (net (rename core0_a0_d0_cycle_1_ "core0/a0/d0/cycle<1>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_cycle_1))
                (portRef I2 (instanceRef core0_a0_d0_Mcount_cycle_xor_5_111))
                (portRef I1 (instanceRef core0_a0_d0_Mcount_cycle_xor_3_11))
                (portRef I1 (instanceRef core0_a0_d0_cycle_5__GND_15_o_AND_12_o1))
                (portRef I1 (instanceRef core0_a0_d0_Mcount_cycle_xor_2_11))
                (portRef I0 (instanceRef core0_a0_d0_Mcount_cycle_xor_1_11))
                (portRef I4 (instanceRef core0_a0_d0_cycle_5__PWR_15_o_equal_9_o_5_1))
                (portRef I2 (instanceRef core0_a0_d0_Mcount_cycle_xor_4_11))
                (portRef I3 (instanceRef core0_a0_d0_Mcount_cycle_xor_5_11_renamed_157))
              )
            )
            (net (rename core0_a0_d0_cycle_2_ "core0/a0/d0/cycle<2>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_cycle_2))
                (portRef I3 (instanceRef core0_a0_d0_Mcount_cycle_xor_5_111))
                (portRef I2 (instanceRef core0_a0_d0_Mcount_cycle_xor_3_11))
                (portRef I2 (instanceRef core0_a0_d0_cycle_5__GND_15_o_AND_12_o1))
                (portRef I0 (instanceRef core0_a0_d0_Mcount_cycle_xor_2_11))
                (portRef I3 (instanceRef core0_a0_d0_cycle_5__PWR_15_o_equal_9_o_5_1))
                (portRef I3 (instanceRef core0_a0_d0_Mcount_cycle_xor_4_11))
                (portRef I4 (instanceRef core0_a0_d0_Mcount_cycle_xor_5_11_renamed_157))
              )
            )
            (net (rename core0_a0_d0_cycle_3_ "core0/a0/d0/cycle<3>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_cycle_3))
                (portRef I4 (instanceRef core0_a0_d0_Mcount_cycle_xor_5_111))
                (portRef I0 (instanceRef core0_a0_d0_Mcount_cycle_xor_3_11))
                (portRef I0 (instanceRef core0_a0_d0_cycle_5__GND_15_o_AND_12_o1))
                (portRef I2 (instanceRef core0_a0_d0_cycle_5__PWR_15_o_equal_9_o_5_1))
                (portRef I4 (instanceRef core0_a0_d0_Mcount_cycle_xor_4_11))
                (portRef I5 (instanceRef core0_a0_d0_Mcount_cycle_xor_5_11_renamed_157))
              )
            )
            (net (rename core0_a0_d0_cycle_4_ "core0/a0/d0/cycle<4>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_cycle_4))
                (portRef I0 (instanceRef core0_a0_d0_Mcount_cycle_xor_5_111))
                (portRef I3 (instanceRef core0_a0_d0_cycle_5__GND_15_o_AND_12_o1))
                (portRef I1 (instanceRef core0_a0_d0_cycle_5__PWR_15_o_equal_9_o_5_1))
                (portRef I0 (instanceRef core0_a0_d0_Mcount_cycle_xor_4_11))
                (portRef I1 (instanceRef core0_a0_d0_Mcount_cycle_xor_5_11_renamed_157))
              )
            )
            (net (rename core0_a0_d0_cycle_5_ "core0/a0/d0/cycle<5>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_cycle_5))
                (portRef I4 (instanceRef core0_a0_d0_cycle_5__GND_15_o_AND_12_o1))
                (portRef I1 (instanceRef core0_a0_d0__n0050_inv1))
                (portRef I0 (instanceRef core0_a0_d0_cycle_5__PWR_15_o_equal_9_o_5_1))
                (portRef I2 (instanceRef core0_a0_d0_valid_rstpot_renamed_152))
                (portRef I0 (instanceRef core0_a0_d0_Mcount_cycle_xor_5_11_renamed_157))
              )
            )
            (net (rename core0_a0_d0_div_0_ "core0/a0/d0/div<0>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_div_0))
                (portRef I1 (instanceRef core0_a0_d0_Mcount_div_xor_4_11))
                (portRef I1 (instanceRef core0_a0_d0_Mcount_div_xor_3_11))
                (portRef I1 (instanceRef core0_a0_d0_Mcount_div_xor_2_11))
                (portRef I0 (instanceRef core0_a0_d0__n0059_inv11))
                (portRef I1 (instanceRef core0_a0_d0_Mcount_div_xor_1_11))
                (portRef I1 (instanceRef core0_a0_d0__n0054_inv1))
                (portRef I (instanceRef core0_a0_d0_Mcount_div_xor_0_11_INV_0))
              )
            )
            (net (rename core0_a0_d0_div_1_ "core0/a0/d0/div<1>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_div_1))
                (portRef I2 (instanceRef core0_a0_d0_Mcount_div_xor_4_11))
                (portRef I2 (instanceRef core0_a0_d0_Mcount_div_xor_3_11))
                (portRef I2 (instanceRef core0_a0_d0_Mcount_div_xor_2_11))
                (portRef I1 (instanceRef core0_a0_d0__n0059_inv11))
                (portRef I0 (instanceRef core0_a0_d0_Mcount_div_xor_1_11))
                (portRef I2 (instanceRef core0_a0_d0__n0054_inv1))
              )
            )
            (net (rename core0_a0_d0_div_2_ "core0/a0/d0/div<2>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_div_2))
                (portRef I3 (instanceRef core0_a0_d0_Mcount_div_xor_4_11))
                (portRef I3 (instanceRef core0_a0_d0_Mcount_div_xor_3_11))
                (portRef I0 (instanceRef core0_a0_d0_Mcount_div_xor_2_11))
                (portRef I2 (instanceRef core0_a0_d0__n0059_inv11))
                (portRef I0 (instanceRef core0_a0_d0__n0054_inv1))
              )
            )
            (net (rename core0_a0_d0_div_3_ "core0/a0/d0/div<3>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_div_3))
                (portRef I4 (instanceRef core0_a0_d0_Mcount_div_xor_4_11))
                (portRef I0 (instanceRef core0_a0_d0_Mcount_div_xor_3_11))
                (portRef I4 (instanceRef core0_a0_d0__n0059_inv11))
                (portRef I5 (instanceRef core0_a0_d0__n0054_inv1))
              )
            )
            (net (rename core0_a0_d0_div_4_ "core0/a0/d0/div<4>")
              (joined
                (portRef Q (instanceRef core0_a0_d0_div_4))
                (portRef CLK (instanceRef core0_a0_d0_dna0))
                (portRef I0 (instanceRef core0_a0_d0_Mcount_div_xor_4_11))
                (portRef I3 (instanceRef core0_a0_d0__n0059_inv11))
                (portRef I3 (instanceRef core0_a0_d0__n0054_inv1))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_8 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>8")
              (joined
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_2_renamed_85))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_81))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_4_renamed_163))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_5 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<2>5")
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_51))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_0_1))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_4))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_1_renamed_63))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_6 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>6")
              (joined
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_9_1))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_6_1))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_1))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_2_renamed_85))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5__SW0))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_3))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_61))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_8_1))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_12_1))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_10_1))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_2 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<1>2")
              (joined
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_1_renamed_63))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_0_1))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_21))
              )
            )
            (net (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0_2 "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<0>2")
              (joined
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_6__))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_4__))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_3__))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_2__))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_1__))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_5__))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0__))
                (portRef O (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0_2_renamed_101))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5_2 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<5>2")
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5_21))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_8_1))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_12_1))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_10_1))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5__))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_2 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<11>2")
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_23))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_9_1))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_6_1))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_1))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_3 "core0/a0/c0/t_state[31]_t_count_tok[2]_select_97_OUT<0>3")
              (joined
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_1_1))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_1_renamed_64))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_6__))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_4__))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_3__))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_2__))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_1__))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_5__))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0__))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_1_renamed_99))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_31))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_31 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<7>31")
              (joined
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_5_renamed_86))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_311))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_4 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>4")
              (joined
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5_21))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_41))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_2_renamed_83))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_2_renamed_89))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_23))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_4_renamed_156))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_3_renamed_162))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_1_3))
              )
            )
            (net (rename core0_a0_c0_Mmux_t_count_23__GND_19_o_mux_23_OUT101 "core0/a0/c0/Mmux_t_count[23]_GND_19_o_mux_23_OUT101")
              (joined
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5_21))
                (portRef O (instanceRef core0_a0_c0_Mmux_t_count_23__GND_19_o_mux_23_OUT1011))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_22_renamed_92))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_3_renamed_162))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_2 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>2")
              (joined
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5_21))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_21))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_21))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_6__))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_4__))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_3__))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_2__))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_1__))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_5__))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0__))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_2_renamed_89))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_1_renamed_99))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_3_renamed_162))
                (portRef I3 (instanceRef core0_a0_c0_tx_start_h_rstpot1_renamed_169))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_1 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<7>1")
              (joined
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_2_renamed_83))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_11))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_1_renamed_63))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_8_1))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_12_1))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_10_1))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_2 "core0/a0/c0/t_state[31]_t_count_tok[2]_select_97_OUT<0>2")
              (joined
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_51))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_1_1))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_1_renamed_64))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_21))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_2__))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_1 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<1>1")
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_11))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_1_renamed_63))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_0_1))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_1 "core0/a0/c0/t_state[31]_t_count_tok[2]_select_97_OUT<0>1")
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_11))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_1_1))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_1_renamed_64))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5_1 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<5>1")
              (joined
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5_21))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_4))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5_11))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_12_ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_lut<12>")
              (joined
                (portRef LI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_12__))
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_12__INV_0))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_11_ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<11>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_11__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_12__))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_11_ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_lut<11>")
              (joined
                (portRef S (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_11__))
                (portRef LI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_11__))
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_11__INV_0))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_10_ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<10>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_10__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_11__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_11__))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_10_ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_lut<10>")
              (joined
                (portRef S (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_10__))
                (portRef LI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_10__))
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_10__INV_0))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_9_ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<9>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_9__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_10__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_10__))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_9_ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_lut<9>")
              (joined
                (portRef S (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_9__))
                (portRef LI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_9__))
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_9__INV_0))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_8_ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<8>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_8__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_9__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_9__))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_8_ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_lut<8>")
              (joined
                (portRef S (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_8__))
                (portRef LI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_8__))
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_8__INV_0))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_7_ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<7>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_7__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_8__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_8__))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_7_ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_lut<7>")
              (joined
                (portRef S (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_7__))
                (portRef LI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_7__))
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_7__INV_0))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_6_ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<6>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_6__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_7__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_7__))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_6_ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_lut<6>")
              (joined
                (portRef S (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_6__))
                (portRef LI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_6__))
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_6__INV_0))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_5_ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<5>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_5__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_6__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_6__))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_5_ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_lut<5>")
              (joined
                (portRef S (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_5__))
                (portRef LI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_5__))
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_5__INV_0))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_4_ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<4>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_4__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_5__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_5__))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_4_ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_lut<4>")
              (joined
                (portRef S (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_4__))
                (portRef LI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_4__))
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_4__INV_0))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_3_ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<3>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_3__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_4__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_4__))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_3_ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_lut<3>")
              (joined
                (portRef S (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_3__))
                (portRef LI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_3__))
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_3__INV_0))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_2_ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<2>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_2__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_3__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_3__))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_2_ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_lut<2>")
              (joined
                (portRef S (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_2__))
                (portRef LI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_2__))
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_2__INV_0))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_1_ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<1>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_1__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_2__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_2__))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_1_ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_lut<1>")
              (joined
                (portRef S (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_1__))
                (portRef LI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_1__))
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_1__INV_0))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_0_ "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<0>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_0__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_1__))
                (portRef CI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_1__))
              )
            )
            (net (rename core0_a0_c0_t_count_tok_0_ "core0/a0/c0/t_count_tok<0>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_t_count_tok_0))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_1_1))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_1_renamed_64))
                (portRef I2 (instanceRef core0_a0_c0_t_count_tok_2__GND_19_o_equal_65_o_2_1))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_2__SW0))
                (portRef I3 (instanceRef core0_a0_c0_Mmux_GND_19_o_GND_19_o_MUX_697_o11))
              )
            )
            (net (rename core0_a0_c0_t_count_rd_0_ "core0/a0/c0/t_count_rd<0>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_t_count_rd_0))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_2_renamed_82))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_1_3))
                (portRef S (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_0_3))
                (portRef I0 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In2_renamed_94))
              )
            )
            (net (rename core0_a0_c0_Mcount_baud_count4 "core0/a0/c0/Mcount_baud_count4")
              (joined
                (portRef D (instanceRef core0_a0_c0_baud_count_4))
                (portRef O (instanceRef core0_a0_c0_Mcount_baud_count_xor_4_11))
              )
            )
            (net (rename core0_a0_c0_Mcount_baud_count3 "core0/a0/c0/Mcount_baud_count3")
              (joined
                (portRef D (instanceRef core0_a0_c0_baud_count_3))
                (portRef O (instanceRef core0_a0_c0_Mcount_baud_count_xor_3_11))
              )
            )
            (net (rename core0_a0_c0_Mcount_baud_count2 "core0/a0/c0/Mcount_baud_count2")
              (joined
                (portRef D (instanceRef core0_a0_c0_baud_count_2))
                (portRef O (instanceRef core0_a0_c0_Mcount_baud_count_xor_2_11))
              )
            )
            (net (rename core0_a0_c0_Mcount_baud_count1 "core0/a0/c0/Mcount_baud_count1")
              (joined
                (portRef D (instanceRef core0_a0_c0_baud_count_1))
                (portRef O (instanceRef core0_a0_c0_Mcount_baud_count_xor_1_11))
              )
            )
            (net (rename core0_a0_c0_Mcount_baud_count "core0/a0/c0/Mcount_baud_count")
              (joined
                (portRef D (instanceRef core0_a0_c0_baud_count_0))
                (portRef O (instanceRef core0_a0_c0_Mcount_baud_count_xor_0_11))
              )
            )
            (net (rename core0_a0_c0_t_state_FSM_FFd1 "core0/a0/c0/t_state_FSM_FFd1")
              (joined
                (portRef Q (instanceRef core0_a0_c0_t_state_FSM_FFd1_renamed_54))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_11))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_11))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__GND_19_o_Select_108_o1))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_41))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_21))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__atmel_dout_Select_106_o1))
                (portRef I1 (instanceRef core0_a0_c0_out11))
                (portRef I0 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In41))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_2__SW0))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_22_renamed_92))
                (portRef I5 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In1_renamed_93))
                (portRef I3 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In3_renamed_95))
                (portRef I0 (instanceRef core0_a0_c0_t_state_FSM_FFd1_In_renamed_98))
                (portRef I4 (instanceRef core0_a0_c0_t_state_FSM_FFd3_In_renamed_100))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0_2_renamed_101))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_21))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_3_renamed_155))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_4_renamed_156))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_81))
                (portRef I3 (instanceRef core0_a0_c0__n02271))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_1_renamed_160))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_3))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_1_renamed_161))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0_2_SW0))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_1_3_SW0))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_3))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_2_renamed_166))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_61))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_311))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_11))
                (portRef I5 (instanceRef core0_a0_c0_t_state_FSM_FFd2_In3_F))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_21_renamed_91))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5_11))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5__))
              )
            )
            (net (rename core0_a0_c0_t_state_FSM_FFd2 "core0/a0/c0/t_state_FSM_FFd2")
              (joined
                (portRef Q (instanceRef core0_a0_c0_t_state_FSM_FFd2_renamed_57))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_11))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_11))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__GND_19_o_Select_108_o1))
                (portRef I3 (instanceRef core0_a0_c0__n0252_inv1))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_41))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_21))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__atmel_dout_Select_106_o1))
                (portRef I0 (instanceRef core0_a0_c0_out11))
                (portRef I1 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In41))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_5_renamed_80))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_2__))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_2_renamed_82))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_1_renamed_84))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_5_renamed_86))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_1_renamed_88))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_22_renamed_92))
                (portRef I4 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In1_renamed_93))
                (portRef I4 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In3_renamed_95))
                (portRef I1 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In4_renamed_96))
                (portRef I1 (instanceRef core0_a0_c0_t_state_FSM_FFd1_In_SW0))
                (portRef I2 (instanceRef core0_a0_c0_t_state_FSM_FFd3_In_renamed_100))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5__SW0))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0_2_renamed_101))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_21))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_3_renamed_155))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_31))
                (portRef I0 (instanceRef core0_a0_c0_Mmux_GND_19_o_GND_19_o_MUX_697_o11))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_81))
                (portRef I2 (instanceRef core0_a0_c0__n02271))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_1_renamed_160))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_3))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_1_renamed_161))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0_2_SW0))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_1_3_SW0))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_3_SW0))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_2_renamed_166))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_61))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_0_3_F))
                (portRef I0 (instanceRef core0_a0_c0_t_state_FSM_FFd2_In3_F))
                (portRef I0 (instanceRef core0_a0_c0_t_state_FSM_FFd2_In3_G))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_51))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_21_renamed_91))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5_11))
              )
            )
            (net (rename core0_a0_c0_t_state_FSM_FFd3 "core0/a0/c0/t_state_FSM_FFd3")
              (joined
                (portRef Q (instanceRef core0_a0_c0_t_state_FSM_FFd3_renamed_55))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_11))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_11))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__GND_19_o_Select_108_o1))
                (portRef I0 (instanceRef core0_a0_c0__n0252_inv1))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_41))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_21))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__atmel_dout_Select_106_o1))
                (portRef I2 (instanceRef core0_a0_c0_out11))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_5_renamed_80))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_2__))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_1_renamed_84))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_5_renamed_86))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_1_renamed_88))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_3_renamed_90))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_22_renamed_92))
                (portRef I3 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In1_renamed_93))
                (portRef I0 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In4_renamed_96))
                (portRef I0 (instanceRef core0_a0_c0_t_state_FSM_FFd1_In_SW0))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_3))
                (portRef I0 (instanceRef core0_a0_c0_t_state_FSM_FFd3_In_renamed_100))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5__SW0))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0_2_renamed_101))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_21))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_3_renamed_155))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_31))
                (portRef I4 (instanceRef core0_a0_c0_Mmux_GND_19_o_GND_19_o_MUX_697_o11))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_81))
                (portRef I1 (instanceRef core0_a0_c0__n02271))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_1_renamed_160))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_3))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_1_renamed_161))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0_2_SW0))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_1_3_SW0))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_3_SW0))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_2_renamed_166))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_61))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_0_3_F))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_0_3_G))
                (portRef S (instanceRef core0_a0_c0_t_state_FSM_FFd2_In3))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_51))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_21_renamed_91))
                (portRef I3 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In2_renamed_94))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5_11))
              )
            )
            (net (rename core0_a0_c0_t_state_FSM_FFd4 "core0/a0/c0/t_state_FSM_FFd4")
              (joined
                (portRef Q (instanceRef core0_a0_c0_t_state_FSM_FFd4_renamed_56))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_11))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_11))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__GND_19_o_Select_108_o1))
                (portRef I2 (instanceRef core0_a0_c0__n0252_inv1))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_41))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_21))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__atmel_dout_Select_106_o1))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_5_renamed_80))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_2__SW0))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_1_renamed_84))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_5_renamed_86))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_1_renamed_88))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_3_renamed_90))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_22_renamed_92))
                (portRef I1 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In3_renamed_95))
                (portRef I0 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In5_renamed_97))
                (portRef I1 (instanceRef core0_a0_c0_t_state_FSM_FFd1_In_renamed_98))
                (portRef I0 (instanceRef core0_a0_c0_t_state_FSM_FFd3_In_SW0))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5__SW0))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0_2_renamed_101))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_21))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_3_renamed_155))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5_11))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_31))
                (portRef I5 (instanceRef core0_a0_c0_Mmux_GND_19_o_GND_19_o_MUX_697_o11))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_81))
                (portRef I0 (instanceRef core0_a0_c0__n02271))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_1_renamed_160))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_3))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_1_renamed_161))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5__))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0_2_SW0))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_1_3_SW0))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_3))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_2_renamed_166))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_61))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_11))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_0_3_F))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_0_3_G))
                (portRef I3 (instanceRef core0_a0_c0_t_state_FSM_FFd2_In3_F))
                (portRef I2 (instanceRef core0_a0_c0_t_state_FSM_FFd2_In3_G))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_51))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_21_renamed_91))
              )
            )
            (net (rename core0_a0_c0_t_state_FSM_FFd1_In "core0/a0/c0/t_state_FSM_FFd1-In")
              (joined
                (portRef D (instanceRef core0_a0_c0_t_state_FSM_FFd1_renamed_54))
                (portRef O (instanceRef core0_a0_c0_t_state_FSM_FFd1_In_renamed_98))
              )
            )
            (net (rename core0_a0_c0_t_state_FSM_FFd2_In "core0/a0/c0/t_state_FSM_FFd2-In")
              (joined
                (portRef D (instanceRef core0_a0_c0_t_state_FSM_FFd2_renamed_57))
                (portRef O (instanceRef core0_a0_c0_t_state_FSM_FFd2_In3))
              )
            )
            (net (rename core0_a0_c0_t_state_FSM_FFd3_In "core0/a0/c0/t_state_FSM_FFd3-In")
              (joined
                (portRef D (instanceRef core0_a0_c0_t_state_FSM_FFd3_renamed_55))
                (portRef O (instanceRef core0_a0_c0_t_state_FSM_FFd3_In_renamed_100))
              )
            )
            (net (rename core0_a0_c0_t_state_FSM_FFd4_In "core0/a0/c0/t_state_FSM_FFd4-In")
              (joined
                (portRef D (instanceRef core0_a0_c0_t_state_FSM_FFd4_renamed_56))
                (portRef O (instanceRef core0_a0_c0_t_state_FSM_FFd4_In5_renamed_97))
              )
            )
            (net (rename core0_a0_c0_t_state_FSM_FFd4_In4 "core0/a0/c0/t_state_FSM_FFd4-In4")
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_FSM_FFd4_In41))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_3_renamed_90))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_0_3_G))
              )
            )
            (net (rename core0_a0_c0_baud_en_inv1_0 "core0/a0/c0/baud_en_inv1_0")
              (joined
                (portRef R (instanceRef core0_a0_c0_read_valid_renamed_58))
                (portRef R (instanceRef core0_a0_c0_done_renamed_61))
                (portRef O (instanceRef core0_a0_c0_baud_en_inv1_01_INV_0))
              )
            )
            (net (rename core0_a0_c0__n0252_inv "core0/a0/c0/_n0252_inv")
              (joined
                (portRef CE (instanceRef core0_a0_c0_dataout_0))
                (portRef CE (instanceRef core0_a0_c0_dataout_1))
                (portRef CE (instanceRef core0_a0_c0_dataout_2))
                (portRef CE (instanceRef core0_a0_c0_dataout_3))
                (portRef CE (instanceRef core0_a0_c0_dataout_4))
                (portRef CE (instanceRef core0_a0_c0_dataout_5))
                (portRef CE (instanceRef core0_a0_c0_dataout_6))
                (portRef CE (instanceRef core0_a0_c0_dataout_7))
                (portRef O (instanceRef core0_a0_c0__n0252_inv1))
              )
            )
            (net (rename core0_a0_c0_Reset_OR_DriverANDClockEnable1 "core0/a0/c0/Reset_OR_DriverANDClockEnable1")
              (joined
                (portRef O (instanceRef core0_a0_c0__n02271))
                (portRef I0 (instanceRef core0_a0_c0_wk_start_h_rstpot1_renamed_165))
              )
            )
            (net (rename core0_a0_c0_GND_19_o_GND_19_o_equal_64_o "core0/a0/c0/GND_19_o_GND_19_o_equal_64_o")
              (joined
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_11))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_11))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__GND_19_o_Select_108_o1))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5_21))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_5_renamed_80))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_2__))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_2_renamed_82))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_2_renamed_83))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_1_renamed_84))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_2_renamed_85))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_1_renamed_88))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_3_renamed_90))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_23))
                (portRef I2 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In3_renamed_95))
                (portRef I4 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In4_renamed_96))
                (portRef I2 (instanceRef core0_a0_c0_t_state_FSM_FFd1_In_renamed_98))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_3))
                (portRef I1 (instanceRef core0_a0_c0_t_state_FSM_FFd3_In_renamed_100))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5__SW0))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0_2_renamed_101))
                (portRef O (instanceRef core0_a0_c0_GND_19_o_GND_19_o_equal_64_o_23_3))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_4_renamed_156))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_1_3))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_3))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_0_3_F))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_0_3_G))
                (portRef I1 (instanceRef core0_a0_c0_t_state_FSM_FFd2_In3_G))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_51))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_9_1))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_8_1))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_6_1))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_12_1))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_1))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_10_1))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_21_renamed_91))
                (portRef I5 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In2_renamed_94))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5_11))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5__))
              )
            )
            (net (rename core0_a0_c0_t_count_tok_2__GND_19_o_equal_65_o "core0/a0/c0/t_count_tok[2]_GND_19_o_equal_65_o")
              (joined
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__GND_19_o_Select_108_o1))
                (portRef I4 (instanceRef core0_a0_c0__n0252_inv1))
                (portRef O (instanceRef core0_a0_c0_t_count_tok_2__GND_19_o_equal_65_o_2_1))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_5_renamed_80))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_1_renamed_84))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_21_renamed_91))
                (portRef I2 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In4_renamed_96))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_3_renamed_155))
                (portRef I4 (instanceRef core0_a0_c0_t_state_FSM_FFd2_In3_G))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_51))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5_11))
              )
            )
            (net (rename core0_a0_c0_baud_count_5__GND_19_o_equal_3_o "core0/a0/c0/baud_count[5]_GND_19_o_equal_3_o")
              (joined
                (portRef D (instanceRef core0_a0_c0_baud_en_renamed_62))
                (portRef O (instanceRef core0_a0_c0_baud_count_5__GND_19_o_equal_3_o_5_1))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_0_ "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<0>")
              (joined
                (portRef D (instanceRef core0_a0_c0_t_count_0))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_0_1))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_ "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<1>")
              (joined
                (portRef D (instanceRef core0_a0_c0_t_count_1))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_1_renamed_63))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_ "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<2>")
              (joined
                (portRef D (instanceRef core0_a0_c0_t_count_2))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_4))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_ "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>")
              (joined
                (portRef D (instanceRef core0_a0_c0_t_count_3))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_6_renamed_87))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_ "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<4>")
              (joined
                (portRef D (instanceRef core0_a0_c0_t_count_4))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_4))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5_ "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<5>")
              (joined
                (portRef D (instanceRef core0_a0_c0_t_count_5))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5__))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_6_ "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<6>")
              (joined
                (portRef D (instanceRef core0_a0_c0_t_count_6))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_6_1))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_ "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<7>")
              (joined
                (portRef D (instanceRef core0_a0_c0_t_count_7))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_6_renamed_81))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_8_ "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<8>")
              (joined
                (portRef D (instanceRef core0_a0_c0_t_count_8))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_8_1))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_9_ "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<9>")
              (joined
                (portRef D (instanceRef core0_a0_c0_t_count_9))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_9_1))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_10_ "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<10>")
              (joined
                (portRef D (instanceRef core0_a0_c0_t_count_10))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_10_1))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_ "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<11>")
              (joined
                (portRef D (instanceRef core0_a0_c0_t_count_11))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_1))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_12_ "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<12>")
              (joined
                (portRef D (instanceRef core0_a0_c0_t_count_12))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_12_1))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_ "core0/a0/c0/t_state[31]_t_count_tok[2]_select_97_OUT<0>")
              (joined
                (portRef D (instanceRef core0_a0_c0_t_count_tok_0))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_1_renamed_64))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_1_ "core0/a0/c0/t_state[31]_t_count_tok[2]_select_97_OUT<1>")
              (joined
                (portRef D (instanceRef core0_a0_c0_t_count_tok_1))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_1_1))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_2_ "core0/a0/c0/t_state[31]_t_count_tok[2]_select_97_OUT<2>")
              (joined
                (portRef D (instanceRef core0_a0_c0_t_count_tok_2))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_2__))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_0_ "core0/a0/c0/t_state[31]_t_count_rd[2]_select_99_OUT<0>")
              (joined
                (portRef D (instanceRef core0_a0_c0_t_count_rd_0))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_0_3))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_1_ "core0/a0/c0/t_state[31]_t_count_rd[2]_select_99_OUT<1>")
              (joined
                (portRef D (instanceRef core0_a0_c0_t_count_rd_1))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_1_3))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_ "core0/a0/c0/t_state[31]_t_count_rd[2]_select_99_OUT<2>")
              (joined
                (portRef D (instanceRef core0_a0_c0_t_count_rd_2))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_3))
              )
            )
            (net (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0_ "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<0>")
              (joined
                (portRef D (instanceRef core0_a0_c0_tok_tx_hold_0))
                (portRef O (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0__))
              )
            )
            (net (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_1_ "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<1>")
              (joined
                (portRef D (instanceRef core0_a0_c0_tok_tx_hold_1))
                (portRef O (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_1__))
              )
            )
            (net (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_2_ "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<2>")
              (joined
                (portRef D (instanceRef core0_a0_c0_tok_tx_hold_2))
                (portRef O (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_2__))
              )
            )
            (net (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_3_ "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<3>")
              (joined
                (portRef D (instanceRef core0_a0_c0_tok_tx_hold_3))
                (portRef O (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_3__))
              )
            )
            (net (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_4_ "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<4>")
              (joined
                (portRef D (instanceRef core0_a0_c0_tok_tx_hold_4))
                (portRef O (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_4__))
              )
            )
            (net (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_5_ "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<5>")
              (joined
                (portRef D (instanceRef core0_a0_c0_tok_tx_hold_5))
                (portRef O (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_5__))
              )
            )
            (net (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_6_ "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<6>")
              (joined
                (portRef D (instanceRef core0_a0_c0_tok_tx_hold_6))
                (portRef O (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_6__))
              )
            )
            (net (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_ "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<7>")
              (joined
                (portRef D (instanceRef core0_a0_c0_tok_tx_hold_7))
                (portRef O (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_3))
              )
            )
            (net (rename core0_a0_c0_t_state_31__GND_19_o_Select_108_o "core0/a0/c0/t_state[31]_GND_19_o_Select_108_o")
              (joined
                (portRef D (instanceRef core0_a0_c0_done_renamed_61))
                (portRef O (instanceRef core0_a0_c0_t_state_31__GND_19_o_Select_108_o1))
              )
            )
            (net (rename core0_a0_c0_t_state_31__atmel_dout_Select_106_o "core0/a0/c0/t_state[31]_atmel_dout_Select_106_o")
              (joined
                (portRef D (instanceRef core0_a0_c0_atmel_dout_renamed_59))
                (portRef O (instanceRef core0_a0_c0_t_state_31__atmel_dout_Select_106_o1))
              )
            )
            (net (rename core0_a0_c0_t_state_31__reduce_or_105_o "core0/a0/c0/t_state[31]_reduce_or_105_o")
              (joined
                (portRef D (instanceRef core0_a0_c0_atmel_t_renamed_60))
                (portRef O (instanceRef core0_a0_c0_out11))
              )
            )
            (net (rename core0_a0_c0_t_count_23__GND_19_o_sub_30_OUT_0_ "core0/a0/c0/t_count[23]_GND_19_o_sub_30_OUT<0>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_0__))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_0_1))
              )
            )
            (net (rename core0_a0_c0_t_count_23__GND_19_o_sub_30_OUT_1_ "core0/a0/c0/t_count[23]_GND_19_o_sub_30_OUT<1>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_1__))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_1_renamed_63))
              )
            )
            (net (rename core0_a0_c0_t_count_23__GND_19_o_sub_30_OUT_2_ "core0/a0/c0/t_count[23]_GND_19_o_sub_30_OUT<2>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_2__))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_1_renamed_88))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_3_renamed_90))
              )
            )
            (net (rename core0_a0_c0_t_count_23__GND_19_o_sub_30_OUT_3_ "core0/a0/c0/t_count[23]_GND_19_o_sub_30_OUT<3>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_3__))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_2_renamed_85))
              )
            )
            (net (rename core0_a0_c0_t_count_23__GND_19_o_sub_30_OUT_4_ "core0/a0/c0/t_count[23]_GND_19_o_sub_30_OUT<4>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_4__))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_2_renamed_83))
              )
            )
            (net (rename core0_a0_c0_t_count_23__GND_19_o_sub_30_OUT_5_ "core0/a0/c0/t_count[23]_GND_19_o_sub_30_OUT<5>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_5__))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5__SW0))
              )
            )
            (net (rename core0_a0_c0_t_count_23__GND_19_o_sub_30_OUT_6_ "core0/a0/c0/t_count[23]_GND_19_o_sub_30_OUT<6>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_6__))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_6_1))
              )
            )
            (net (rename core0_a0_c0_t_count_23__GND_19_o_sub_30_OUT_7_ "core0/a0/c0/t_count[23]_GND_19_o_sub_30_OUT<7>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_7__))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_3))
              )
            )
            (net (rename core0_a0_c0_t_count_23__GND_19_o_sub_30_OUT_8_ "core0/a0/c0/t_count[23]_GND_19_o_sub_30_OUT<8>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_8__))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_8_1))
              )
            )
            (net (rename core0_a0_c0_t_count_23__GND_19_o_sub_30_OUT_9_ "core0/a0/c0/t_count[23]_GND_19_o_sub_30_OUT<9>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_9__))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_9_1))
              )
            )
            (net (rename core0_a0_c0_t_count_23__GND_19_o_sub_30_OUT_10_ "core0/a0/c0/t_count[23]_GND_19_o_sub_30_OUT<10>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_10__))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_10_1))
              )
            )
            (net (rename core0_a0_c0_t_count_23__GND_19_o_sub_30_OUT_11_ "core0/a0/c0/t_count[23]_GND_19_o_sub_30_OUT<11>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_11__))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_1))
              )
            )
            (net (rename core0_a0_c0_t_count_23__GND_19_o_sub_30_OUT_12_ "core0/a0/c0/t_count[23]_GND_19_o_sub_30_OUT<12>")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_12__))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_12_1))
              )
            )
            (net (rename core0_a0_c0_GND_19_o_GND_19_o_MUX_697_o "core0/a0/c0/GND_19_o_GND_19_o_MUX_697_o")
              (joined
                (portRef D (instanceRef core0_a0_c0_read_valid_renamed_58))
                (portRef O (instanceRef core0_a0_c0_Mmux_GND_19_o_GND_19_o_MUX_697_o11))
              )
            )
            (net (rename core0_a0_c0_tx_start_h "core0/a0/c0/tx_start_h")
              (joined
                (portRef I1 (instanceRef core0_a0_c0_Mmux_t_count_23__GND_19_o_mux_23_OUT1011))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_21))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_6__SW0))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_4__SW0))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_3__SW0))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_2__SW0))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_1__SW0))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_5__SW0))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0__SW0))
                (portRef I2 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In1_renamed_93))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_1_renamed_99))
                (portRef Q (instanceRef core0_a0_c0_tx_start_h_renamed_146))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_81))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0_2_SW0))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_3_SW0))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_2_renamed_166))
                (portRef I0 (instanceRef core0_a0_c0_tx_start_h_rstpot1_renamed_169))
                (portRef I1 (instanceRef core0_a0_c0_t_state_FSM_FFd2_In3_F))
              )
            )
            (net (rename core0_a0_c0_wk_start_h "core0/a0/c0/wk_start_h")
              (joined
                (portRef I0 (instanceRef core0_a0_c0_Mmux_t_count_23__GND_19_o_mux_23_OUT1011))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_21))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_6__SW0))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_4__SW0))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_3__SW0))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_2__SW0))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_1__SW0))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_5__SW0))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0__SW0))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_2_renamed_89))
                (portRef I0 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In1_renamed_93))
                (portRef I4 (instanceRef core0_a0_c0_t_state_FSM_FFd1_In_renamed_98))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_1_renamed_99))
                (portRef Q (instanceRef core0_a0_c0_wk_start_h_renamed_145))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_21))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_81))
                (portRef I5 (instanceRef core0_a0_c0__n02271))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0_2_SW0))
                (portRef I2 (instanceRef core0_a0_c0_wk_start_h_rstpot1_renamed_165))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_3_SW0))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_2_renamed_166))
                (portRef I1 (instanceRef core0_a0_c0_tx_start_h_rstpot1_renamed_169))
                (portRef I2 (instanceRef core0_a0_c0_t_state_FSM_FFd2_In3_F))
              )
            )
            (net (rename core0_a0_c0_t_count_0_ "core0/a0/c0/t_count<0>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_t_count_0))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_0_1))
                (portRef I1 (instanceRef core0_a0_c0_GND_19_o_GND_19_o_equal_64_o_23_1_renamed_102))
                (portRef I0 (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_0__rt_renamed_131))
              )
            )
            (net (rename core0_a0_c0_t_count_1_ "core0/a0/c0/t_count<1>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_t_count_1))
                (portRef I0 (instanceRef core0_a0_c0_GND_19_o_GND_19_o_equal_64_o_23_1_renamed_102))
                (portRef I (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_1__INV_0))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_1_1_renamed_63))
              )
            )
            (net (rename core0_a0_c0_t_count_2_ "core0/a0/c0/t_count<2>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_t_count_2))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_1_renamed_88))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_2_renamed_89))
                (portRef I2 (instanceRef core0_a0_c0_GND_19_o_GND_19_o_equal_64_o_23_1_renamed_102))
                (portRef I (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_2__INV_0))
              )
            )
            (net (rename core0_a0_c0_t_count_3_ "core0/a0/c0/t_count<3>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_t_count_3))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_5_renamed_86))
                (portRef I3 (instanceRef core0_a0_c0_GND_19_o_GND_19_o_equal_64_o_23_1_renamed_102))
                (portRef I (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_3__INV_0))
              )
            )
            (net (rename core0_a0_c0_t_count_4_ "core0/a0/c0/t_count<4>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_t_count_4))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_4))
                (portRef I4 (instanceRef core0_a0_c0_GND_19_o_GND_19_o_equal_64_o_23_1_renamed_102))
                (portRef I (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_4__INV_0))
              )
            )
            (net (rename core0_a0_c0_t_count_5_ "core0/a0/c0/t_count<5>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_t_count_5))
                (portRef I5 (instanceRef core0_a0_c0_GND_19_o_GND_19_o_equal_64_o_23_1_renamed_102))
                (portRef I (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_5__INV_0))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5__))
              )
            )
            (net (rename core0_a0_c0_t_count_6_ "core0/a0/c0/t_count<6>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_t_count_6))
                (portRef I (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_6__INV_0))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_6_1))
                (portRef I4 (instanceRef core0_a0_c0_GND_19_o_GND_19_o_equal_64_o_23_2))
              )
            )
            (net (rename core0_a0_c0_t_count_7_ "core0/a0/c0/t_count<7>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_t_count_7))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_5_renamed_80))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_4_renamed_156))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_3_SW0))
                (portRef I (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_7__INV_0))
                (portRef I5 (instanceRef core0_a0_c0_GND_19_o_GND_19_o_equal_64_o_23_2))
              )
            )
            (net (rename core0_a0_c0_t_count_8_ "core0/a0/c0/t_count<8>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_t_count_8))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_8_1))
                (portRef I (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_8__INV_0))
                (portRef I3 (instanceRef core0_a0_c0_GND_19_o_GND_19_o_equal_64_o_23_2))
              )
            )
            (net (rename core0_a0_c0_t_count_9_ "core0/a0/c0/t_count<9>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_t_count_9))
                (portRef I (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_9__INV_0))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_9_1))
                (portRef I2 (instanceRef core0_a0_c0_GND_19_o_GND_19_o_equal_64_o_23_2))
              )
            )
            (net (rename core0_a0_c0_t_count_10_ "core0/a0/c0/t_count<10>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_t_count_10))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_10_1))
                (portRef I (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_10__INV_0))
                (portRef I1 (instanceRef core0_a0_c0_GND_19_o_GND_19_o_equal_64_o_23_2))
              )
            )
            (net (rename core0_a0_c0_t_count_11_ "core0/a0/c0/t_count<11>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_t_count_11))
                (portRef I (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_11__INV_0))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_1))
                (portRef I0 (instanceRef core0_a0_c0_GND_19_o_GND_19_o_equal_64_o_23_2))
              )
            )
            (net (rename core0_a0_c0_t_count_12_ "core0/a0/c0/t_count<12>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_t_count_12))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_12_1))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_31))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_3_renamed_162))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_4_renamed_163))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_311))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_11))
                (portRef I (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_lut_12__INV_0))
                (portRef I0 (instanceRef core0_a0_c0_GND_19_o_GND_19_o_equal_64_o_23_3))
              )
            )
            (net (rename core0_a0_c0_t_count_tok_1_ "core0/a0/c0/t_count_tok<1>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_t_count_tok_1))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_1_1))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_1_renamed_64))
                (portRef I1 (instanceRef core0_a0_c0_t_count_tok_2__GND_19_o_equal_65_o_2_1))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_2__SW0))
                (portRef I2 (instanceRef core0_a0_c0_Mmux_GND_19_o_GND_19_o_MUX_697_o11))
              )
            )
            (net (rename core0_a0_c0_t_count_tok_2_ "core0/a0/c0/t_count_tok<2>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_t_count_tok_2))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_1_1))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_1_renamed_64))
                (portRef I0 (instanceRef core0_a0_c0_t_count_tok_2__GND_19_o_equal_65_o_2_1))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_2__))
                (portRef I1 (instanceRef core0_a0_c0_Mmux_GND_19_o_GND_19_o_MUX_697_o11))
              )
            )
            (net (rename core0_a0_c0_t_count_rd_1_ "core0/a0/c0/t_count_rd<1>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_t_count_rd_1))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_2_renamed_82))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_1_3_SW0))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_1_3))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_0_3_F))
                (portRef I2 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In2_renamed_94))
              )
            )
            (net (rename core0_a0_c0_t_count_rd_2_ "core0/a0/c0/t_count_rd<2>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_t_count_rd_2))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_2_renamed_82))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_1_3_SW0))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_0_3_F))
                (portRef I1 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In2_renamed_94))
              )
            )
            (net (rename core0_a0_c0_tok_tx_hold_0_ "core0/a0/c0/tok_tx_hold<0>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_tok_tx_hold_0))
                (portRef D (instanceRef core0_a0_c0_dataout_0))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__atmel_dout_Select_106_o1))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0__))
              )
            )
            (net (rename core0_a0_c0_tok_tx_hold_1_ "core0/a0/c0/tok_tx_hold<1>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_tok_tx_hold_1))
                (portRef D (instanceRef core0_a0_c0_dataout_1))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_1__))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0__))
              )
            )
            (net (rename core0_a0_c0_tok_tx_hold_2_ "core0/a0/c0/tok_tx_hold<2>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_tok_tx_hold_2))
                (portRef D (instanceRef core0_a0_c0_dataout_2))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_2__))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_1__))
              )
            )
            (net (rename core0_a0_c0_tok_tx_hold_3_ "core0/a0/c0/tok_tx_hold<3>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_tok_tx_hold_3))
                (portRef D (instanceRef core0_a0_c0_dataout_3))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_3__))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_2__))
              )
            )
            (net (rename core0_a0_c0_tok_tx_hold_4_ "core0/a0/c0/tok_tx_hold<4>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_tok_tx_hold_4))
                (portRef D (instanceRef core0_a0_c0_dataout_4))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_4__))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_3__))
              )
            )
            (net (rename core0_a0_c0_tok_tx_hold_5_ "core0/a0/c0/tok_tx_hold<5>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_tok_tx_hold_5))
                (portRef D (instanceRef core0_a0_c0_dataout_5))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_4__))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_5__))
              )
            )
            (net (rename core0_a0_c0_tok_tx_hold_6_ "core0/a0/c0/tok_tx_hold<6>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_tok_tx_hold_6))
                (portRef D (instanceRef core0_a0_c0_dataout_6))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_6__))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_5__))
              )
            )
            (net (rename core0_a0_c0_tok_tx_hold_7_ "core0/a0/c0/tok_tx_hold<7>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_tok_tx_hold_7))
                (portRef D (instanceRef core0_a0_c0_dataout_7))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_6__))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_3))
              )
            )
            (net (rename core0_a0_c0_baud_count_0_ "core0/a0/c0/baud_count<0>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_baud_count_0))
                (portRef I4 (instanceRef core0_a0_c0_baud_count_5__GND_19_o_equal_3_o_5_1))
                (portRef I1 (instanceRef core0_a0_c0_Mcount_baud_count_xor_3_11))
                (portRef I0 (instanceRef core0_a0_c0_Mcount_baud_count_xor_1_11))
                (portRef I1 (instanceRef core0_a0_c0_Mcount_baud_count_xor_2_11))
                (portRef I0 (instanceRef core0_a0_c0_Mcount_baud_count_xor_0_11))
                (portRef I4 (instanceRef core0_a0_c0_Mcount_baud_count_xor_4_11))
              )
            )
            (net (rename core0_a0_c0_baud_count_1_ "core0/a0/c0/baud_count<1>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_baud_count_1))
                (portRef I3 (instanceRef core0_a0_c0_baud_count_5__GND_19_o_equal_3_o_5_1))
                (portRef I2 (instanceRef core0_a0_c0_Mcount_baud_count_xor_3_11))
                (portRef I1 (instanceRef core0_a0_c0_Mcount_baud_count_xor_1_11))
                (portRef I2 (instanceRef core0_a0_c0_Mcount_baud_count_xor_2_11))
                (portRef I4 (instanceRef core0_a0_c0_Mcount_baud_count_xor_0_11))
                (portRef I2 (instanceRef core0_a0_c0_Mcount_baud_count_xor_4_11))
              )
            )
            (net (rename core0_a0_c0_baud_count_2_ "core0/a0/c0/baud_count<2>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_baud_count_2))
                (portRef I2 (instanceRef core0_a0_c0_baud_count_5__GND_19_o_equal_3_o_5_1))
                (portRef I3 (instanceRef core0_a0_c0_Mcount_baud_count_xor_3_11))
                (portRef I0 (instanceRef core0_a0_c0_Mcount_baud_count_xor_2_11))
                (portRef I3 (instanceRef core0_a0_c0_Mcount_baud_count_xor_0_11))
                (portRef I1 (instanceRef core0_a0_c0_Mcount_baud_count_xor_4_11))
              )
            )
            (net (rename core0_a0_c0_baud_count_3_ "core0/a0/c0/baud_count<3>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_baud_count_3))
                (portRef I1 (instanceRef core0_a0_c0_baud_count_5__GND_19_o_equal_3_o_5_1))
                (portRef I0 (instanceRef core0_a0_c0_Mcount_baud_count_xor_3_11))
                (portRef I4 (instanceRef core0_a0_c0_Mcount_baud_count_xor_2_11))
                (portRef I2 (instanceRef core0_a0_c0_Mcount_baud_count_xor_0_11))
                (portRef I3 (instanceRef core0_a0_c0_Mcount_baud_count_xor_4_11))
              )
            )
            (net (rename core0_a0_c0_baud_count_4_ "core0/a0/c0/baud_count<4>")
              (joined
                (portRef Q (instanceRef core0_a0_c0_baud_count_4))
                (portRef I0 (instanceRef core0_a0_c0_baud_count_5__GND_19_o_equal_3_o_5_1))
                (portRef I3 (instanceRef core0_a0_c0_Mcount_baud_count_xor_2_11))
                (portRef I1 (instanceRef core0_a0_c0_Mcount_baud_count_xor_0_11))
                (portRef I0 (instanceRef core0_a0_c0_Mcount_baud_count_xor_4_11))
              )
            )
            (net (rename okCH_1_ "okCH<1>")
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef (member okCH 19))
                (portRef DI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_0__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_cy_0__))
                (portRef CI (instanceRef core0_a0_Mcount_timeout_xor_0__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_1__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_2__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_3__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_4__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_5__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_6__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_7__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_8__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_9__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_10__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_11__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_12__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_13__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_14__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_15__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_16__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_17__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_18__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_19__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_20__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_21__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_22__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_23__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_24__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_25__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_26__))
                (portRef DI (instanceRef core0_a0_Mcount_timeout_cy_27__))
                (portRef CI (instanceRef core0_a0_Mcompar_edna_19__atmel_status_fuses_19__not_equal_9_o_cy_0__))
                (portRef DIN (instanceRef core0_a0_d0_dna0))
                (portRef R (instanceRef core0_a0_c0_baud_en_renamed_62))
                (portRef R (instanceRef core0_a0_c0_t_count_tok_0))
                (portRef R (instanceRef core0_a0_c0_t_count_tok_1))
                (portRef R (instanceRef core0_a0_c0_t_count_tok_2))
                (portRef R (instanceRef core0_a0_c0_t_count_0))
                (portRef R (instanceRef core0_a0_c0_t_count_1))
                (portRef R (instanceRef core0_a0_c0_t_count_2))
                (portRef R (instanceRef core0_a0_c0_t_count_3))
                (portRef R (instanceRef core0_a0_c0_t_count_4))
                (portRef R (instanceRef core0_a0_c0_t_count_5))
                (portRef R (instanceRef core0_a0_c0_t_count_6))
                (portRef R (instanceRef core0_a0_c0_t_count_7))
                (portRef R (instanceRef core0_a0_c0_t_count_8))
                (portRef R (instanceRef core0_a0_c0_t_count_9))
                (portRef R (instanceRef core0_a0_c0_t_count_10))
                (portRef R (instanceRef core0_a0_c0_t_count_11))
                (portRef R (instanceRef core0_a0_c0_t_count_12))
                (portRef S (instanceRef core0_a0_c0_atmel_t_renamed_60))
                (portRef S (instanceRef core0_a0_c0_atmel_dout_renamed_59))
                (portRef R (instanceRef core0_a0_c0_t_state_FSM_FFd2_renamed_57))
                (portRef R (instanceRef core0_a0_c0_t_state_FSM_FFd4_renamed_56))
                (portRef R (instanceRef core0_a0_c0_t_state_FSM_FFd3_renamed_55))
                (portRef R (instanceRef core0_a0_c0_t_state_FSM_FFd1_renamed_54))
                (portRef R (instanceRef core0_a0_c0_baud_count_0))
                (portRef S (instanceRef core0_a0_c0_baud_count_3))
                (portRef S (instanceRef core0_a0_c0_baud_count_1))
                (portRef R (instanceRef core0_a0_c0_baud_count_2))
                (portRef S (instanceRef core0_a0_c0_baud_count_4))
                (portRef DI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_0__))
                (portRef D (instanceRef core0_a0_pc0_sync_sleep_flop))
                (portRef D (instanceRef core0_a0_pc0_sync_interrupt_flop))
                (portRef I4 (instanceRef core0_a0_pc0_reset_lut))
                (portRef CI (instanceRef core0_a0_pc0_parity_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_init_zero_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_address_loop_0__lsb_pc_pc_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_stack_loop_0__lsb_stack_stack_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_stack_loop_0__lsb_stack_stack_xorcy))
                (portRef CI (instanceRef core0_a0_pc0_address_loop_0__lsb_pc_pc_xorcy))
                (portRef DI (instanceRef core0_a0_pc0_address_loop_1__upper_pc_mid_pc_pc_muxcy))
                (portRef DI (instanceRef core0_a0_pc0_address_loop_2__upper_pc_mid_pc_pc_muxcy))
                (portRef DI (instanceRef core0_a0_pc0_address_loop_3__upper_pc_mid_pc_pc_muxcy))
                (portRef DI (instanceRef core0_a0_pc0_address_loop_4__upper_pc_mid_pc_pc_muxcy))
                (portRef DI (instanceRef core0_a0_pc0_address_loop_5__upper_pc_mid_pc_pc_muxcy))
                (portRef DI (instanceRef core0_a0_pc0_address_loop_6__upper_pc_mid_pc_pc_muxcy))
                (portRef DI (instanceRef core0_a0_pc0_address_loop_7__upper_pc_mid_pc_pc_muxcy))
                (portRef DI (instanceRef core0_a0_pc0_address_loop_8__upper_pc_mid_pc_pc_muxcy))
                (portRef DI (instanceRef core0_a0_pc0_address_loop_9__upper_pc_mid_pc_pc_muxcy))
                (portRef DI (instanceRef core0_a0_pc0_address_loop_10__upper_pc_mid_pc_pc_muxcy))
                (portRef LI (instanceRef core0_a0_pc0_arith_carry_xorcy))
                (portRef (member ADDRA 10) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRA 11) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRA 12) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRA 13) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 0) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 1) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 2) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 3) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 4) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 5) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 6) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 7) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 8) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 9) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 10) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 11) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 12) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member ADDRB 13) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 0) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 1) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 2) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 3) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 4) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 5) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 6) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 7) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 8) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 9) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 10) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 11) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 12) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 13) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 14) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 15) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 16) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 17) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 18) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 19) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 20) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 21) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 22) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 23) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 24) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 25) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 26) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 27) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 28) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIA 29) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 0) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 1) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 2) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 3) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 4) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 5) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 6) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 7) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 8) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 9) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 10) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 11) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 12) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 13) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 14) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIB 15) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIPA 0) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIPA 1) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIPA 2) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIPA 3) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIPB 0) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DIPB 1) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member WEA 0) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member WEA 1) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member WEA 2) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member WEA 3) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member WEB 0) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member WEB 1) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member WEB 2) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member WEB 3) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef CLKB (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef ENB (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef REGCEA (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef REGCEB (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef RSTA (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef RSTB (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef A0 (instanceRef core0_a0_Mshreg_async_dd_renamed_170))
                (portRef A1 (instanceRef core0_a0_Mshreg_async_dd_renamed_170))
                (portRef A2 (instanceRef core0_a0_Mshreg_async_dd_renamed_170))
                (portRef A3 (instanceRef core0_a0_Mshreg_async_dd_renamed_170))
              )
            )
            (net (rename core0_a0_c0_baud_en "core0/a0/c0/baud_en")
              (joined
                (portRef Q (instanceRef core0_a0_c0_baud_en_renamed_62))
                (portRef CE (instanceRef core0_a0_c0_t_count_tok_0))
                (portRef CE (instanceRef core0_a0_c0_t_count_tok_1))
                (portRef CE (instanceRef core0_a0_c0_t_count_tok_2))
                (portRef CE (instanceRef core0_a0_c0_t_count_0))
                (portRef CE (instanceRef core0_a0_c0_t_count_1))
                (portRef CE (instanceRef core0_a0_c0_t_count_2))
                (portRef CE (instanceRef core0_a0_c0_t_count_3))
                (portRef CE (instanceRef core0_a0_c0_t_count_4))
                (portRef CE (instanceRef core0_a0_c0_t_count_5))
                (portRef CE (instanceRef core0_a0_c0_t_count_6))
                (portRef CE (instanceRef core0_a0_c0_t_count_7))
                (portRef CE (instanceRef core0_a0_c0_t_count_8))
                (portRef CE (instanceRef core0_a0_c0_t_count_9))
                (portRef CE (instanceRef core0_a0_c0_t_count_10))
                (portRef CE (instanceRef core0_a0_c0_t_count_11))
                (portRef CE (instanceRef core0_a0_c0_t_count_12))
                (portRef CE (instanceRef core0_a0_c0_atmel_t_renamed_60))
                (portRef CE (instanceRef core0_a0_c0_atmel_dout_renamed_59))
                (portRef CE (instanceRef core0_a0_c0_tok_tx_hold_0))
                (portRef CE (instanceRef core0_a0_c0_tok_tx_hold_1))
                (portRef CE (instanceRef core0_a0_c0_tok_tx_hold_2))
                (portRef CE (instanceRef core0_a0_c0_tok_tx_hold_3))
                (portRef CE (instanceRef core0_a0_c0_tok_tx_hold_4))
                (portRef CE (instanceRef core0_a0_c0_tok_tx_hold_5))
                (portRef CE (instanceRef core0_a0_c0_tok_tx_hold_6))
                (portRef CE (instanceRef core0_a0_c0_tok_tx_hold_7))
                (portRef CE (instanceRef core0_a0_c0_t_count_rd_0))
                (portRef CE (instanceRef core0_a0_c0_t_count_rd_1))
                (portRef CE (instanceRef core0_a0_c0_t_count_rd_2))
                (portRef I1 (instanceRef core0_a0_c0__n0252_inv1))
                (portRef I0 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In3_renamed_95))
                (portRef I3 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In4_renamed_96))
                (portRef I3 (instanceRef core0_a0_c0_t_state_FSM_FFd1_In_renamed_98))
                (portRef I1 (instanceRef core0_a0_c0_t_state_FSM_FFd3_In_SW0))
                (portRef I4 (instanceRef core0_a0_c0__n02271))
                (portRef I2 (instanceRef core0_a0_c0_tx_start_h_rstpot1_renamed_169))
                (portRef I4 (instanceRef core0_a0_c0_t_state_FSM_FFd2_In3_F))
                (portRef I3 (instanceRef core0_a0_c0_t_state_FSM_FFd2_In3_G))
                (portRef I (instanceRef core0_a0_c0_baud_en_inv1_01_INV_0))
              )
            )
            (net (rename core0_a0_pc0_arith_carry_value "core0/a0/pc0/arith_carry_value")
              (joined
                (portRef D (instanceRef core0_a0_pc0_arith_carry_flop))
                (portRef O (instanceRef core0_a0_pc0_arith_carry_xorcy))
              )
            )
            (net (rename core0_a0_pc0_carry_lower_zero "core0/a0/pc0/carry_lower_zero")
              (joined
                (portRef CI (instanceRef core0_a0_pc0_middle_zero_muxcy))
                (portRef O (instanceRef core0_a0_pc0_lower_zero_muxcy))
              )
            )
            (net (rename core0_a0_pc0_arith_logical_value_7_ "core0/a0/pc0/arith_logical_value<7>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_7__arith_logical_flop))
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_7__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename core0_a0_pc0_carry_arith_logical_7_ "core0/a0/pc0/carry_arith_logical<7>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_7__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_arith_carry_xorcy))
              )
            )
            (net (rename core0_a0_pc0_arith_logical_value_6_ "core0/a0/pc0/arith_logical_value<6>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_6__arith_logical_flop))
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_6__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename core0_a0_pc0_carry_arith_logical_6_ "core0/a0/pc0/carry_arith_logical<6>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_6__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_data_path_loop_7__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_data_path_loop_7__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename core0_a0_pc0_arith_logical_value_5_ "core0/a0/pc0/arith_logical_value<5>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_5__arith_logical_flop))
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_5__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename core0_a0_pc0_carry_arith_logical_5_ "core0/a0/pc0/carry_arith_logical<5>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_5__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_data_path_loop_6__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_data_path_loop_6__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename core0_a0_pc0_arith_logical_value_4_ "core0/a0/pc0/arith_logical_value<4>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_4__arith_logical_flop))
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_4__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename core0_a0_pc0_carry_arith_logical_4_ "core0/a0/pc0/carry_arith_logical<4>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_4__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_data_path_loop_5__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_data_path_loop_5__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename core0_a0_pc0_arith_logical_value_3_ "core0/a0/pc0/arith_logical_value<3>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_3__arith_logical_flop))
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_3__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename core0_a0_pc0_carry_arith_logical_3_ "core0/a0/pc0/carry_arith_logical<3>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_3__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_data_path_loop_4__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_data_path_loop_4__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename core0_a0_pc0_arith_logical_value_2_ "core0/a0/pc0/arith_logical_value<2>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_2__arith_logical_flop))
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_2__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename core0_a0_pc0_carry_arith_logical_2_ "core0/a0/pc0/carry_arith_logical<2>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_2__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_data_path_loop_3__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_data_path_loop_3__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename core0_a0_pc0_arith_logical_value_1_ "core0/a0/pc0/arith_logical_value<1>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_1__arith_logical_flop))
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_1__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename core0_a0_pc0_carry_arith_logical_1_ "core0/a0/pc0/carry_arith_logical<1>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_1__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_data_path_loop_2__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_data_path_loop_2__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename core0_a0_pc0_parity "core0/a0/pc0/parity")
              (joined
                (portRef I2 (instanceRef core0_a0_pc0_carry_flag_lut))
                (portRef O (instanceRef core0_a0_pc0_parity_xorcy))
              )
            )
            (net (rename core0_a0_pc0_pc_value_11_ "core0/a0/pc0/pc_value<11>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_address_loop_11__pc_flop))
                (portRef O (instanceRef core0_a0_pc0_address_loop_11__upper_pc_pc_xorcy))
              )
            )
            (net (rename core0_a0_pc0_carry_pc_10_ "core0/a0/pc0/carry_pc<10>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_address_loop_10__upper_pc_mid_pc_pc_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_address_loop_11__upper_pc_pc_xorcy))
              )
            )
            (net (rename core0_a0_pc0_pc_value_10_ "core0/a0/pc0/pc_value<10>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_address_loop_10__pc_flop))
                (portRef O (instanceRef core0_a0_pc0_address_loop_10__upper_pc_pc_xorcy))
              )
            )
            (net (rename core0_a0_pc0_carry_pc_9_ "core0/a0/pc0/carry_pc<9>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_address_loop_9__upper_pc_mid_pc_pc_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_address_loop_10__upper_pc_pc_xorcy))
                (portRef CI (instanceRef core0_a0_pc0_address_loop_10__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename core0_a0_pc0_pc_value_9_ "core0/a0/pc0/pc_value<9>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_address_loop_9__pc_flop))
                (portRef O (instanceRef core0_a0_pc0_address_loop_9__upper_pc_pc_xorcy))
              )
            )
            (net (rename core0_a0_pc0_carry_pc_8_ "core0/a0/pc0/carry_pc<8>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_address_loop_8__upper_pc_mid_pc_pc_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_address_loop_9__upper_pc_pc_xorcy))
                (portRef CI (instanceRef core0_a0_pc0_address_loop_9__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename core0_a0_pc0_pc_value_8_ "core0/a0/pc0/pc_value<8>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_address_loop_8__pc_flop))
                (portRef O (instanceRef core0_a0_pc0_address_loop_8__upper_pc_pc_xorcy))
              )
            )
            (net (rename core0_a0_pc0_carry_pc_7_ "core0/a0/pc0/carry_pc<7>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_address_loop_7__upper_pc_mid_pc_pc_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_address_loop_8__upper_pc_pc_xorcy))
                (portRef CI (instanceRef core0_a0_pc0_address_loop_8__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename core0_a0_pc0_pc_value_7_ "core0/a0/pc0/pc_value<7>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_address_loop_7__pc_flop))
                (portRef O (instanceRef core0_a0_pc0_address_loop_7__upper_pc_pc_xorcy))
              )
            )
            (net (rename core0_a0_pc0_carry_pc_6_ "core0/a0/pc0/carry_pc<6>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_address_loop_6__upper_pc_mid_pc_pc_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_address_loop_7__upper_pc_pc_xorcy))
                (portRef CI (instanceRef core0_a0_pc0_address_loop_7__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename core0_a0_pc0_pc_value_6_ "core0/a0/pc0/pc_value<6>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_address_loop_6__pc_flop))
                (portRef O (instanceRef core0_a0_pc0_address_loop_6__upper_pc_pc_xorcy))
              )
            )
            (net (rename core0_a0_pc0_carry_pc_5_ "core0/a0/pc0/carry_pc<5>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_address_loop_5__upper_pc_mid_pc_pc_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_address_loop_6__upper_pc_pc_xorcy))
                (portRef CI (instanceRef core0_a0_pc0_address_loop_6__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename core0_a0_pc0_pc_value_5_ "core0/a0/pc0/pc_value<5>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_address_loop_5__pc_flop))
                (portRef O (instanceRef core0_a0_pc0_address_loop_5__upper_pc_pc_xorcy))
              )
            )
            (net (rename core0_a0_pc0_carry_pc_4_ "core0/a0/pc0/carry_pc<4>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_address_loop_4__upper_pc_mid_pc_pc_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_address_loop_5__upper_pc_pc_xorcy))
                (portRef CI (instanceRef core0_a0_pc0_address_loop_5__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename core0_a0_pc0_pc_value_4_ "core0/a0/pc0/pc_value<4>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_address_loop_4__pc_flop))
                (portRef O (instanceRef core0_a0_pc0_address_loop_4__upper_pc_pc_xorcy))
              )
            )
            (net (rename core0_a0_pc0_carry_pc_3_ "core0/a0/pc0/carry_pc<3>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_address_loop_3__upper_pc_mid_pc_pc_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_address_loop_4__upper_pc_pc_xorcy))
                (portRef CI (instanceRef core0_a0_pc0_address_loop_4__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename core0_a0_pc0_pc_value_3_ "core0/a0/pc0/pc_value<3>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_address_loop_3__pc_flop))
                (portRef O (instanceRef core0_a0_pc0_address_loop_3__upper_pc_pc_xorcy))
              )
            )
            (net (rename core0_a0_pc0_carry_pc_2_ "core0/a0/pc0/carry_pc<2>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_address_loop_2__upper_pc_mid_pc_pc_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_address_loop_3__upper_pc_pc_xorcy))
                (portRef CI (instanceRef core0_a0_pc0_address_loop_3__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename core0_a0_pc0_pc_value_2_ "core0/a0/pc0/pc_value<2>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_address_loop_2__pc_flop))
                (portRef O (instanceRef core0_a0_pc0_address_loop_2__upper_pc_pc_xorcy))
              )
            )
            (net (rename core0_a0_pc0_carry_pc_1_ "core0/a0/pc0/carry_pc<1>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_address_loop_1__upper_pc_mid_pc_pc_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_address_loop_2__upper_pc_pc_xorcy))
                (portRef CI (instanceRef core0_a0_pc0_address_loop_2__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename core0_a0_pc0_pc_value_1_ "core0/a0/pc0/pc_value<1>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_address_loop_1__pc_flop))
                (portRef O (instanceRef core0_a0_pc0_address_loop_1__upper_pc_pc_xorcy))
              )
            )
            (net (rename core0_a0_pc0_pc_value_0_ "core0/a0/pc0/pc_value<0>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_address_loop_0__pc_flop))
                (portRef O (instanceRef core0_a0_pc0_address_loop_0__lsb_pc_pc_xorcy))
              )
            )
            (net (rename core0_a0_pc0_carry_middle_zero "core0/a0/pc0/carry_middle_zero")
              (joined
                (portRef CI (instanceRef core0_a0_pc0_upper_zero_muxcy))
                (portRef O (instanceRef core0_a0_pc0_middle_zero_muxcy))
              )
            )
            (net (rename core0_a0_pc0_stack_pointer_value_4_ "core0/a0/pc0/stack_pointer_value<4>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_stack_loop_4__upper_stack_pointer_flop))
                (portRef O (instanceRef core0_a0_pc0_stack_loop_4__upper_stack_stack_xorcy))
              )
            )
            (net (rename core0_a0_pc0_stack_pointer_carry_4_ "core0/a0/pc0/stack_pointer_carry<4>")
              (joined
                (portRef I2 (instanceRef core0_a0_pc0_reset_lut))
                (portRef O (instanceRef core0_a0_pc0_stack_loop_4__upper_stack_stack_muxcy))
              )
            )
            (net (rename core0_a0_pc0_stack_pointer_value_3_ "core0/a0/pc0/stack_pointer_value<3>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_stack_loop_3__upper_stack_pointer_flop))
                (portRef O (instanceRef core0_a0_pc0_stack_loop_3__upper_stack_stack_xorcy))
              )
            )
            (net (rename core0_a0_pc0_stack_pointer_carry_3_ "core0/a0/pc0/stack_pointer_carry<3>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_stack_loop_3__upper_stack_stack_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_stack_loop_4__upper_stack_stack_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_stack_loop_4__upper_stack_stack_xorcy))
              )
            )
            (net (rename core0_a0_pc0_stack_pointer_value_2_ "core0/a0/pc0/stack_pointer_value<2>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_stack_loop_2__upper_stack_pointer_flop))
                (portRef O (instanceRef core0_a0_pc0_stack_loop_2__upper_stack_stack_xorcy))
              )
            )
            (net (rename core0_a0_pc0_stack_pointer_carry_2_ "core0/a0/pc0/stack_pointer_carry<2>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_stack_loop_2__upper_stack_stack_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_stack_loop_3__upper_stack_stack_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_stack_loop_3__upper_stack_stack_xorcy))
              )
            )
            (net (rename core0_a0_pc0_stack_pointer_value_1_ "core0/a0/pc0/stack_pointer_value<1>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_stack_loop_1__upper_stack_pointer_flop))
                (portRef O (instanceRef core0_a0_pc0_stack_loop_1__upper_stack_stack_xorcy))
              )
            )
            (net (rename core0_a0_pc0_stack_pointer_carry_1_ "core0/a0/pc0/stack_pointer_carry<1>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_stack_loop_1__upper_stack_stack_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_stack_loop_2__upper_stack_stack_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_stack_loop_2__upper_stack_stack_xorcy))
              )
            )
            (net (rename core0_a0_pc0_stack_pointer_value_0_ "core0/a0/pc0/stack_pointer_value<0>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_stack_loop_0__lsb_stack_pointer_flop))
                (portRef O (instanceRef core0_a0_pc0_stack_loop_0__lsb_stack_stack_xorcy))
              )
            )
            (net (rename core0_a0_pc0_stack_pointer_carry_0_ "core0/a0/pc0/stack_pointer_carry<0>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_stack_loop_0__lsb_stack_stack_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_stack_loop_1__upper_stack_stack_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_stack_loop_1__upper_stack_stack_xorcy))
              )
            )
            (net (rename core0_a0_pc0_lower_zero_sel "core0/a0/pc0/lower_zero_sel")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_lower_zero_lut))
                (portRef S (instanceRef core0_a0_pc0_lower_zero_muxcy))
              )
            )
            (net (rename core0_a0_pc0_lower_zero "core0/a0/pc0/lower_zero")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_lower_zero_lut))
                (portRef DI (instanceRef core0_a0_pc0_lower_zero_muxcy))
              )
            )
            (net (rename core0_a0_pc0_carry_pc_0_ "core0/a0/pc0/carry_pc<0>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_address_loop_0__lsb_pc_pc_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_address_loop_1__upper_pc_pc_xorcy))
                (portRef CI (instanceRef core0_a0_pc0_address_loop_1__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename core0_a0_pc0_carry_in_zero "core0/a0/pc0/carry_in_zero")
              (joined
                (portRef O (instanceRef core0_a0_pc0_init_zero_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_lower_zero_muxcy))
              )
            )
            (net (rename core0_a0_pc0_carry_lower_parity "core0/a0/pc0/carry_lower_parity")
              (joined
                (portRef O (instanceRef core0_a0_pc0_parity_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_parity_xorcy))
              )
            )
            (net (rename core0_a0_pc0_arith_logical_value_0_ "core0/a0/pc0/arith_logical_value<0>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_0__arith_logical_flop))
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_0__lsb_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename core0_a0_pc0_carry_arith_logical_0_ "core0/a0/pc0/carry_arith_logical<0>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_0__lsb_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_data_path_loop_1__upper_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_data_path_loop_1__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename core0_a0_pc0_half_arith_logical_7_ "core0/a0/pc0/half_arith_logical<7>")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_data_path_loop_7__arith_logical_lut))
                (portRef S (instanceRef core0_a0_pc0_data_path_loop_7__upper_arith_logical_arith_logical_muxcy))
                (portRef LI (instanceRef core0_a0_pc0_data_path_loop_7__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename core0_a0_pc0_logical_carry_mask_7_ "core0/a0/pc0/logical_carry_mask<7>")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_data_path_loop_7__arith_logical_lut))
                (portRef DI (instanceRef core0_a0_pc0_data_path_loop_7__upper_arith_logical_arith_logical_muxcy))
              )
            )
            (net (rename core0_a0_pc0_half_arith_logical_6_ "core0/a0/pc0/half_arith_logical<6>")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_data_path_loop_6__arith_logical_lut))
                (portRef S (instanceRef core0_a0_pc0_data_path_loop_6__upper_arith_logical_arith_logical_muxcy))
                (portRef LI (instanceRef core0_a0_pc0_data_path_loop_6__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename core0_a0_pc0_logical_carry_mask_6_ "core0/a0/pc0/logical_carry_mask<6>")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_data_path_loop_6__arith_logical_lut))
                (portRef DI (instanceRef core0_a0_pc0_data_path_loop_6__upper_arith_logical_arith_logical_muxcy))
              )
            )
            (net (rename core0_a0_pc0_half_arith_logical_5_ "core0/a0/pc0/half_arith_logical<5>")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_data_path_loop_5__arith_logical_lut))
                (portRef S (instanceRef core0_a0_pc0_data_path_loop_5__upper_arith_logical_arith_logical_muxcy))
                (portRef LI (instanceRef core0_a0_pc0_data_path_loop_5__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename core0_a0_pc0_logical_carry_mask_5_ "core0/a0/pc0/logical_carry_mask<5>")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_data_path_loop_5__arith_logical_lut))
                (portRef DI (instanceRef core0_a0_pc0_data_path_loop_5__upper_arith_logical_arith_logical_muxcy))
              )
            )
            (net (rename core0_a0_pc0_half_arith_logical_4_ "core0/a0/pc0/half_arith_logical<4>")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_data_path_loop_4__arith_logical_lut))
                (portRef S (instanceRef core0_a0_pc0_data_path_loop_4__upper_arith_logical_arith_logical_muxcy))
                (portRef LI (instanceRef core0_a0_pc0_data_path_loop_4__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename core0_a0_pc0_logical_carry_mask_4_ "core0/a0/pc0/logical_carry_mask<4>")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_data_path_loop_4__arith_logical_lut))
                (portRef DI (instanceRef core0_a0_pc0_data_path_loop_4__upper_arith_logical_arith_logical_muxcy))
              )
            )
            (net (rename core0_a0_pc0_half_arith_logical_3_ "core0/a0/pc0/half_arith_logical<3>")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_data_path_loop_3__arith_logical_lut))
                (portRef S (instanceRef core0_a0_pc0_data_path_loop_3__upper_arith_logical_arith_logical_muxcy))
                (portRef LI (instanceRef core0_a0_pc0_data_path_loop_3__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename core0_a0_pc0_logical_carry_mask_3_ "core0/a0/pc0/logical_carry_mask<3>")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_data_path_loop_3__arith_logical_lut))
                (portRef DI (instanceRef core0_a0_pc0_data_path_loop_3__upper_arith_logical_arith_logical_muxcy))
              )
            )
            (net (rename core0_a0_pc0_half_arith_logical_2_ "core0/a0/pc0/half_arith_logical<2>")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_data_path_loop_2__arith_logical_lut))
                (portRef S (instanceRef core0_a0_pc0_data_path_loop_2__upper_arith_logical_arith_logical_muxcy))
                (portRef LI (instanceRef core0_a0_pc0_data_path_loop_2__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename core0_a0_pc0_logical_carry_mask_2_ "core0/a0/pc0/logical_carry_mask<2>")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_data_path_loop_2__arith_logical_lut))
                (portRef DI (instanceRef core0_a0_pc0_data_path_loop_2__upper_arith_logical_arith_logical_muxcy))
              )
            )
            (net (rename core0_a0_pc0_half_arith_logical_1_ "core0/a0/pc0/half_arith_logical<1>")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_data_path_loop_1__arith_logical_lut))
                (portRef S (instanceRef core0_a0_pc0_data_path_loop_1__upper_arith_logical_arith_logical_muxcy))
                (portRef LI (instanceRef core0_a0_pc0_data_path_loop_1__upper_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename core0_a0_pc0_logical_carry_mask_1_ "core0/a0/pc0/logical_carry_mask<1>")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_data_path_loop_1__arith_logical_lut))
                (portRef DI (instanceRef core0_a0_pc0_data_path_loop_1__upper_arith_logical_arith_logical_muxcy))
              )
            )
            (net (rename core0_a0_pc0_half_arith_logical_0_ "core0/a0/pc0/half_arith_logical<0>")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_data_path_loop_0__arith_logical_lut))
                (portRef S (instanceRef core0_a0_pc0_data_path_loop_0__lsb_arith_logical_arith_logical_muxcy))
                (portRef LI (instanceRef core0_a0_pc0_data_path_loop_0__lsb_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename core0_a0_pc0_logical_carry_mask_0_ "core0/a0/pc0/logical_carry_mask<0>")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_data_path_loop_0__arith_logical_lut))
                (portRef DI (instanceRef core0_a0_pc0_data_path_loop_0__lsb_arith_logical_arith_logical_muxcy))
              )
            )
            (net (rename core0_a0_pc0_upper_parity "core0/a0/pc0/upper_parity")
              (joined
                (portRef O (instanceRef core0_a0_pc0_upper_parity_lut))
                (portRef LI (instanceRef core0_a0_pc0_parity_xorcy))
              )
            )
            (net (rename core0_a0_pc0_zero_flag_value "core0/a0/pc0/zero_flag_value")
              (joined
                (portRef D (instanceRef core0_a0_pc0_zero_flag_flop))
                (portRef O (instanceRef core0_a0_pc0_upper_zero_muxcy))
              )
            )
            (net (rename core0_a0_pc0_half_pc_11_ "core0/a0/pc0/half_pc<11>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_address_loop_11__upper_pc_low_int_vector_pc_lut))
                (portRef LI (instanceRef core0_a0_pc0_address_loop_11__upper_pc_pc_xorcy))
              )
            )
            (net (rename core0_a0_pc0_half_pc_10_ "core0/a0/pc0/half_pc<10>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_address_loop_10__upper_pc_low_int_vector_pc_lut))
                (portRef LI (instanceRef core0_a0_pc0_address_loop_10__upper_pc_pc_xorcy))
                (portRef S (instanceRef core0_a0_pc0_address_loop_10__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename core0_a0_pc0_half_pc_9_ "core0/a0/pc0/half_pc<9>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_address_loop_9__upper_pc_high_int_vector_pc_lut))
                (portRef LI (instanceRef core0_a0_pc0_address_loop_9__upper_pc_pc_xorcy))
                (portRef S (instanceRef core0_a0_pc0_address_loop_9__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename core0_a0_pc0_half_pc_8_ "core0/a0/pc0/half_pc<8>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_address_loop_8__upper_pc_high_int_vector_pc_lut))
                (portRef LI (instanceRef core0_a0_pc0_address_loop_8__upper_pc_pc_xorcy))
                (portRef S (instanceRef core0_a0_pc0_address_loop_8__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename core0_a0_pc0_half_pc_7_ "core0/a0/pc0/half_pc<7>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_address_loop_7__upper_pc_high_int_vector_pc_lut))
                (portRef LI (instanceRef core0_a0_pc0_address_loop_7__upper_pc_pc_xorcy))
                (portRef S (instanceRef core0_a0_pc0_address_loop_7__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename core0_a0_pc0_half_pc_6_ "core0/a0/pc0/half_pc<6>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_address_loop_6__upper_pc_high_int_vector_pc_lut))
                (portRef LI (instanceRef core0_a0_pc0_address_loop_6__upper_pc_pc_xorcy))
                (portRef S (instanceRef core0_a0_pc0_address_loop_6__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename core0_a0_pc0_half_pc_5_ "core0/a0/pc0/half_pc<5>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_address_loop_5__upper_pc_high_int_vector_pc_lut))
                (portRef LI (instanceRef core0_a0_pc0_address_loop_5__upper_pc_pc_xorcy))
                (portRef S (instanceRef core0_a0_pc0_address_loop_5__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename core0_a0_pc0_half_pc_4_ "core0/a0/pc0/half_pc<4>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_address_loop_4__upper_pc_high_int_vector_pc_lut))
                (portRef LI (instanceRef core0_a0_pc0_address_loop_4__upper_pc_pc_xorcy))
                (portRef S (instanceRef core0_a0_pc0_address_loop_4__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename core0_a0_pc0_half_pc_3_ "core0/a0/pc0/half_pc<3>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_address_loop_3__upper_pc_high_int_vector_pc_lut))
                (portRef LI (instanceRef core0_a0_pc0_address_loop_3__upper_pc_pc_xorcy))
                (portRef S (instanceRef core0_a0_pc0_address_loop_3__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename core0_a0_pc0_half_pc_2_ "core0/a0/pc0/half_pc<2>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_address_loop_2__upper_pc_high_int_vector_pc_lut))
                (portRef LI (instanceRef core0_a0_pc0_address_loop_2__upper_pc_pc_xorcy))
                (portRef S (instanceRef core0_a0_pc0_address_loop_2__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename core0_a0_pc0_half_pc_1_ "core0/a0/pc0/half_pc<1>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_address_loop_1__upper_pc_high_int_vector_pc_lut))
                (portRef LI (instanceRef core0_a0_pc0_address_loop_1__upper_pc_pc_xorcy))
                (portRef S (instanceRef core0_a0_pc0_address_loop_1__upper_pc_mid_pc_pc_muxcy))
              )
            )
            (net (rename core0_a0_pc0_half_pc_0_ "core0/a0/pc0/half_pc<0>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_address_loop_0__lsb_pc_high_int_vector_pc_lut))
                (portRef S (instanceRef core0_a0_pc0_address_loop_0__lsb_pc_pc_muxcy))
                (portRef LI (instanceRef core0_a0_pc0_address_loop_0__lsb_pc_pc_xorcy))
              )
            )
            (net (rename core0_a0_pc0_middle_zero_sel "core0/a0/pc0/middle_zero_sel")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_middle_zero_lut))
                (portRef S (instanceRef core0_a0_pc0_middle_zero_muxcy))
              )
            )
            (net (rename core0_a0_pc0_middle_zero "core0/a0/pc0/middle_zero")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_middle_zero_lut))
                (portRef DI (instanceRef core0_a0_pc0_middle_zero_muxcy))
              )
            )
            (net (rename core0_a0_pc0_sx_addr4_value "core0/a0/pc0/sx_addr4_value")
              (joined
                (portRef D (instanceRef core0_a0_pc0_sx_addr4_flop))
                (portRef O6 (instanceRef core0_a0_pc0_active_interrupt_lut))
              )
            )
            (net (rename core0_a0_pc0_active_interrupt_value "core0/a0/pc0/active_interrupt_value")
              (joined
                (portRef D (instanceRef core0_a0_pc0_active_interrupt_flop))
                (portRef O5 (instanceRef core0_a0_pc0_active_interrupt_lut))
              )
            )
            (net (rename core0_a0_pc0_half_pointer_value_4_ "core0/a0/pc0/half_pointer_value<4>")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_stack_loop_4__upper_stack_stack_pointer_lut))
                (portRef S (instanceRef core0_a0_pc0_stack_loop_4__upper_stack_stack_muxcy))
                (portRef LI (instanceRef core0_a0_pc0_stack_loop_4__upper_stack_stack_xorcy))
              )
            )
            (net (rename core0_a0_pc0_feed_pointer_value_4_ "core0/a0/pc0/feed_pointer_value<4>")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_stack_loop_4__upper_stack_stack_pointer_lut))
                (portRef DI (instanceRef core0_a0_pc0_stack_loop_4__upper_stack_stack_muxcy))
              )
            )
            (net (rename core0_a0_pc0_half_pointer_value_3_ "core0/a0/pc0/half_pointer_value<3>")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_stack_loop_3__upper_stack_stack_pointer_lut))
                (portRef S (instanceRef core0_a0_pc0_stack_loop_3__upper_stack_stack_muxcy))
                (portRef LI (instanceRef core0_a0_pc0_stack_loop_3__upper_stack_stack_xorcy))
              )
            )
            (net (rename core0_a0_pc0_feed_pointer_value_3_ "core0/a0/pc0/feed_pointer_value<3>")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_stack_loop_3__upper_stack_stack_pointer_lut))
                (portRef DI (instanceRef core0_a0_pc0_stack_loop_3__upper_stack_stack_muxcy))
              )
            )
            (net (rename core0_a0_pc0_half_pointer_value_2_ "core0/a0/pc0/half_pointer_value<2>")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_stack_loop_2__upper_stack_stack_pointer_lut))
                (portRef S (instanceRef core0_a0_pc0_stack_loop_2__upper_stack_stack_muxcy))
                (portRef LI (instanceRef core0_a0_pc0_stack_loop_2__upper_stack_stack_xorcy))
              )
            )
            (net (rename core0_a0_pc0_feed_pointer_value_2_ "core0/a0/pc0/feed_pointer_value<2>")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_stack_loop_2__upper_stack_stack_pointer_lut))
                (portRef DI (instanceRef core0_a0_pc0_stack_loop_2__upper_stack_stack_muxcy))
              )
            )
            (net (rename core0_a0_pc0_half_pointer_value_1_ "core0/a0/pc0/half_pointer_value<1>")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_stack_loop_1__upper_stack_stack_pointer_lut))
                (portRef S (instanceRef core0_a0_pc0_stack_loop_1__upper_stack_stack_muxcy))
                (portRef LI (instanceRef core0_a0_pc0_stack_loop_1__upper_stack_stack_xorcy))
              )
            )
            (net (rename core0_a0_pc0_feed_pointer_value_1_ "core0/a0/pc0/feed_pointer_value<1>")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_stack_loop_1__upper_stack_stack_pointer_lut))
                (portRef DI (instanceRef core0_a0_pc0_stack_loop_1__upper_stack_stack_muxcy))
              )
            )
            (net (rename core0_a0_pc0_half_pointer_value_0_ "core0/a0/pc0/half_pointer_value<0>")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_stack_loop_0__lsb_stack_stack_pointer_lut))
                (portRef S (instanceRef core0_a0_pc0_stack_loop_0__lsb_stack_stack_muxcy))
                (portRef LI (instanceRef core0_a0_pc0_stack_loop_0__lsb_stack_stack_xorcy))
              )
            )
            (net (rename core0_a0_pc0_feed_pointer_value_0_ "core0/a0/pc0/feed_pointer_value<0>")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_stack_loop_0__lsb_stack_stack_pointer_lut))
                (portRef DI (instanceRef core0_a0_pc0_stack_loop_0__lsb_stack_stack_muxcy))
              )
            )
            (net (rename core0_a0_pc0_t_state_value_2_ "core0/a0/pc0/t_state_value<2>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_t_state2_flop))
                (portRef O6 (instanceRef core0_a0_pc0_t_state_lut))
              )
            )
            (net (rename core0_a0_pc0_t_state_value_1_ "core0/a0/pc0/t_state_value<1>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_t_state1_flop))
                (portRef O5 (instanceRef core0_a0_pc0_t_state_lut))
              )
            )
            (net (rename core0_a0_pc0_alu_result_7_ "core0/a0/pc0/alu_result<7>")
              (joined
                (portRef DIC_1_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef DID_1_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_7__alu_mux_lut))
                (portRef I4 (instanceRef core0_a0_pc0_middle_zero_lut))
              )
            )
            (net (rename core0_a0_pc0_alu_result_6_ "core0/a0/pc0/alu_result<6>")
              (joined
                (portRef DIC_0_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef DID_0_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_6__alu_mux_lut))
                (portRef I3 (instanceRef core0_a0_pc0_middle_zero_lut))
              )
            )
            (net (rename core0_a0_pc0_alu_result_5_ "core0/a0/pc0/alu_result<5>")
              (joined
                (portRef DIA_1_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef DIB_1_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_5__alu_mux_lut))
                (portRef I2 (instanceRef core0_a0_pc0_middle_zero_lut))
              )
            )
            (net (rename core0_a0_pc0_alu_result_4_ "core0/a0/pc0/alu_result<4>")
              (joined
                (portRef DIA_0_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef DIB_0_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_4__alu_mux_lut))
                (portRef I4 (instanceRef core0_a0_pc0_lower_zero_lut))
              )
            )
            (net (rename core0_a0_pc0_alu_result_3_ "core0/a0/pc0/alu_result<3>")
              (joined
                (portRef DIC_1_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef DID_1_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_3__alu_mux_lut))
                (portRef I3 (instanceRef core0_a0_pc0_lower_zero_lut))
              )
            )
            (net (rename core0_a0_pc0_alu_result_2_ "core0/a0/pc0/alu_result<2>")
              (joined
                (portRef DIC_0_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef DID_0_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_2__alu_mux_lut))
                (portRef I2 (instanceRef core0_a0_pc0_lower_zero_lut))
              )
            )
            (net (rename core0_a0_pc0_alu_result_1_ "core0/a0/pc0/alu_result<1>")
              (joined
                (portRef DIA_1_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef DIB_1_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_1__alu_mux_lut))
                (portRef I1 (instanceRef core0_a0_pc0_lower_zero_lut))
              )
            )
            (net (rename core0_a0_pc0_alu_result_0_ "core0/a0/pc0/alu_result<0>")
              (joined
                (portRef DIA_0_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef DIB_0_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_0__alu_mux_lut))
                (portRef I0 (instanceRef core0_a0_pc0_lower_zero_lut))
              )
            )
            (net (rename core0_a0_pc0_shift_rotate_value_7_ "core0/a0/pc0/shift_rotate_value<7>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_7__low_hwbuild_shift_rotate_flop))
                (portRef O6 (instanceRef core0_a0_pc0_data_path_loop_6__msb_shift_rotate_shift_rotate_lut))
              )
            )
            (net (rename core0_a0_pc0_shift_rotate_value_6_ "core0/a0/pc0/shift_rotate_value<6>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_6__low_hwbuild_shift_rotate_flop))
                (portRef O5 (instanceRef core0_a0_pc0_data_path_loop_6__msb_shift_rotate_shift_rotate_lut))
              )
            )
            (net (rename core0_a0_pc0_shift_rotate_value_5_ "core0/a0/pc0/shift_rotate_value<5>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_5__low_hwbuild_shift_rotate_flop))
                (portRef O6 (instanceRef core0_a0_pc0_data_path_loop_4__mid_shift_rotate_shift_rotate_lut))
              )
            )
            (net (rename core0_a0_pc0_shift_rotate_value_4_ "core0/a0/pc0/shift_rotate_value<4>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_4__low_hwbuild_shift_rotate_flop))
                (portRef O5 (instanceRef core0_a0_pc0_data_path_loop_4__mid_shift_rotate_shift_rotate_lut))
              )
            )
            (net (rename core0_a0_pc0_shift_rotate_value_3_ "core0/a0/pc0/shift_rotate_value<3>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_3__low_hwbuild_shift_rotate_flop))
                (portRef O6 (instanceRef core0_a0_pc0_data_path_loop_2__mid_shift_rotate_shift_rotate_lut))
              )
            )
            (net (rename core0_a0_pc0_shift_rotate_value_2_ "core0/a0/pc0/shift_rotate_value<2>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_2__low_hwbuild_shift_rotate_flop))
                (portRef O5 (instanceRef core0_a0_pc0_data_path_loop_2__mid_shift_rotate_shift_rotate_lut))
              )
            )
            (net (rename core0_a0_pc0_shift_rotate_value_1_ "core0/a0/pc0/shift_rotate_value<1>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_1__low_hwbuild_shift_rotate_flop))
                (portRef O6 (instanceRef core0_a0_pc0_data_path_loop_0__lsb_shift_rotate_shift_rotate_lut))
              )
            )
            (net (rename core0_a0_pc0_shift_rotate_value_0_ "core0/a0/pc0/shift_rotate_value<0>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_0__low_hwbuild_shift_rotate_flop))
                (portRef O5 (instanceRef core0_a0_pc0_data_path_loop_0__lsb_shift_rotate_shift_rotate_lut))
              )
            )
            (net (rename core0_a0_pc0_pc_vector_11_ "core0/a0/pc0/pc_vector<11>")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_address_loop_10__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef core0_a0_pc0_address_loop_11__upper_pc_low_int_vector_pc_lut))
              )
            )
            (net (rename core0_a0_pc0_pc_vector_10_ "core0/a0/pc0/pc_vector<10>")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_address_loop_10__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef core0_a0_pc0_address_loop_10__upper_pc_low_int_vector_pc_lut))
              )
            )
            (net (rename core0_a0_pc0_pc_vector_9_ "core0/a0/pc0/pc_vector<9>")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_address_loop_8__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef core0_a0_pc0_address_loop_9__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename core0_a0_pc0_pc_vector_8_ "core0/a0/pc0/pc_vector<8>")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_address_loop_8__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef core0_a0_pc0_address_loop_8__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename core0_a0_pc0_pc_vector_7_ "core0/a0/pc0/pc_vector<7>")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_address_loop_6__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef core0_a0_pc0_address_loop_7__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename core0_a0_pc0_pc_vector_6_ "core0/a0/pc0/pc_vector<6>")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_address_loop_6__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef core0_a0_pc0_address_loop_6__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename core0_a0_pc0_pc_vector_5_ "core0/a0/pc0/pc_vector<5>")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_address_loop_4__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef core0_a0_pc0_address_loop_5__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename core0_a0_pc0_pc_vector_4_ "core0/a0/pc0/pc_vector<4>")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_address_loop_4__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef core0_a0_pc0_address_loop_4__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename core0_a0_pc0_pc_vector_3_ "core0/a0/pc0/pc_vector<3>")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_address_loop_2__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef core0_a0_pc0_address_loop_3__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename core0_a0_pc0_pc_vector_2_ "core0/a0/pc0/pc_vector<2>")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_address_loop_2__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef core0_a0_pc0_address_loop_2__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename core0_a0_pc0_pc_mode_1_ "core0/a0/pc0/pc_mode<1>")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_pc_mode1_lut))
                (portRef I4 (instanceRef core0_a0_pc0_address_loop_0__lsb_pc_high_int_vector_pc_lut))
                (portRef I4 (instanceRef core0_a0_pc0_address_loop_1__upper_pc_high_int_vector_pc_lut))
                (portRef I4 (instanceRef core0_a0_pc0_address_loop_2__upper_pc_high_int_vector_pc_lut))
                (portRef I4 (instanceRef core0_a0_pc0_address_loop_3__upper_pc_high_int_vector_pc_lut))
                (portRef I4 (instanceRef core0_a0_pc0_address_loop_4__upper_pc_high_int_vector_pc_lut))
                (portRef I4 (instanceRef core0_a0_pc0_address_loop_5__upper_pc_high_int_vector_pc_lut))
                (portRef I4 (instanceRef core0_a0_pc0_address_loop_6__upper_pc_high_int_vector_pc_lut))
                (portRef I4 (instanceRef core0_a0_pc0_address_loop_7__upper_pc_high_int_vector_pc_lut))
                (portRef I4 (instanceRef core0_a0_pc0_address_loop_8__upper_pc_high_int_vector_pc_lut))
                (portRef I4 (instanceRef core0_a0_pc0_address_loop_9__upper_pc_high_int_vector_pc_lut))
                (portRef I4 (instanceRef core0_a0_pc0_address_loop_10__upper_pc_low_int_vector_pc_lut))
                (portRef I4 (instanceRef core0_a0_pc0_address_loop_11__upper_pc_low_int_vector_pc_lut))
              )
            )
            (net (rename core0_a0_pc0_pc_mode_0_ "core0/a0/pc0/pc_mode<0>")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_pc_mode1_lut))
                (portRef I3 (instanceRef core0_a0_pc0_address_loop_0__lsb_pc_high_int_vector_pc_lut))
                (portRef I3 (instanceRef core0_a0_pc0_address_loop_1__upper_pc_high_int_vector_pc_lut))
                (portRef I3 (instanceRef core0_a0_pc0_address_loop_2__upper_pc_high_int_vector_pc_lut))
                (portRef I3 (instanceRef core0_a0_pc0_address_loop_3__upper_pc_high_int_vector_pc_lut))
                (portRef I3 (instanceRef core0_a0_pc0_address_loop_4__upper_pc_high_int_vector_pc_lut))
                (portRef I3 (instanceRef core0_a0_pc0_address_loop_5__upper_pc_high_int_vector_pc_lut))
                (portRef I3 (instanceRef core0_a0_pc0_address_loop_6__upper_pc_high_int_vector_pc_lut))
                (portRef I3 (instanceRef core0_a0_pc0_address_loop_7__upper_pc_high_int_vector_pc_lut))
                (portRef I3 (instanceRef core0_a0_pc0_address_loop_8__upper_pc_high_int_vector_pc_lut))
                (portRef I3 (instanceRef core0_a0_pc0_address_loop_9__upper_pc_high_int_vector_pc_lut))
                (portRef I3 (instanceRef core0_a0_pc0_address_loop_10__upper_pc_low_int_vector_pc_lut))
                (portRef I3 (instanceRef core0_a0_pc0_address_loop_11__upper_pc_low_int_vector_pc_lut))
                (portRef DI (instanceRef core0_a0_pc0_address_loop_0__lsb_pc_pc_muxcy))
              )
            )
            (net (rename core0_a0_pc0_shift_in_bit "core0/a0/pc0/shift_in_bit")
              (joined
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_0__lsb_shift_rotate_shift_bit_lut))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_0__lsb_shift_rotate_shift_rotate_lut))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_6__msb_shift_rotate_shift_rotate_lut))
              )
            )
            (net (rename core0_a0_pc0_pc_vector_1_ "core0/a0/pc0/pc_vector<1>")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_address_loop_0__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef core0_a0_pc0_address_loop_1__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename core0_a0_pc0_pc_vector_0_ "core0/a0/pc0/pc_vector<0>")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_address_loop_0__output_data_pc_vector_mux_lut))
                (portRef I1 (instanceRef core0_a0_pc0_address_loop_0__lsb_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename core0_a0_pc0_interrupt_enable_value "core0/a0/pc0/interrupt_enable_value")
              (joined
                (portRef D (instanceRef core0_a0_pc0_interrupt_enable_flop))
                (portRef O (instanceRef core0_a0_pc0_interrupt_enable_lut))
              )
            )
            (net (rename core0_a0_pc0_register_enable_value "core0/a0/pc0/register_enable_value")
              (joined
                (portRef D (instanceRef core0_a0_pc0_register_enable_flop))
                (portRef O6 (instanceRef core0_a0_pc0_register_enable_lut))
              )
            )
            (net (rename core0_a0_pc0_flag_enable_value "core0/a0/pc0/flag_enable_value")
              (joined
                (portRef D (instanceRef core0_a0_pc0_flag_enable_flop))
                (portRef O5 (instanceRef core0_a0_pc0_register_enable_lut))
              )
            )
            (net (rename core0_a0_pc0_shift_carry_value "core0/a0/pc0/shift_carry_value")
              (joined
                (portRef D (instanceRef core0_a0_pc0_shift_carry_flop))
                (portRef O (instanceRef core0_a0_pc0_shift_carry_lut))
              )
            )
            (net (rename core0_a0_pc0_bank_value "core0/a0/pc0/bank_value")
              (joined
                (portRef D (instanceRef core0_a0_pc0_bank_flop))
                (portRef O (instanceRef core0_a0_pc0_bank_lut))
              )
            )
            (net (rename core0_a0_pc0_upper_zero_sel "core0/a0/pc0/upper_zero_sel")
              (joined
                (portRef O (instanceRef core0_a0_pc0_upper_zero_lut))
                (portRef S (instanceRef core0_a0_pc0_upper_zero_muxcy))
              )
            )
            (net (rename core0_a0_pc0_carry_flag_value "core0/a0/pc0/carry_flag_value")
              (joined
                (portRef D (instanceRef core0_a0_pc0_carry_flag_flop))
                (portRef O6 (instanceRef core0_a0_pc0_carry_flag_lut))
                (portRef S (instanceRef core0_a0_pc0_init_zero_muxcy))
              )
            )
            (net (rename core0_a0_pc0_drive_carry_in_zero "core0/a0/pc0/drive_carry_in_zero")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_carry_flag_lut))
                (portRef DI (instanceRef core0_a0_pc0_init_zero_muxcy))
              )
            )
            (net (rename core0_a0_pc0_arith_logical_sel_2_ "core0/a0/pc0/arith_logical_sel<2>")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_alu_decode2_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_0__arith_logical_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_1__arith_logical_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_2__arith_logical_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_3__arith_logical_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_4__arith_logical_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_5__arith_logical_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_6__arith_logical_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_7__arith_logical_lut))
              )
            )
            (net (rename core0_a0_pc0_arith_logical_sel_1_ "core0/a0/pc0/arith_logical_sel<1>")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_alu_decode2_lut))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_0__arith_logical_lut))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_1__arith_logical_lut))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_2__arith_logical_lut))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_3__arith_logical_lut))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_4__arith_logical_lut))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_5__arith_logical_lut))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_6__arith_logical_lut))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_7__arith_logical_lut))
              )
            )
            (net (rename core0_a0_pc0_pc_mode_2_ "core0/a0/pc0/pc_mode<2>")
              (joined
                (portRef O (instanceRef core0_a0_pc0_pc_mode2_lut))
                (portRef I5 (instanceRef core0_a0_pc0_address_loop_0__lsb_pc_high_int_vector_pc_lut))
                (portRef I5 (instanceRef core0_a0_pc0_address_loop_1__upper_pc_high_int_vector_pc_lut))
                (portRef I5 (instanceRef core0_a0_pc0_address_loop_2__upper_pc_high_int_vector_pc_lut))
                (portRef I5 (instanceRef core0_a0_pc0_address_loop_3__upper_pc_high_int_vector_pc_lut))
                (portRef I5 (instanceRef core0_a0_pc0_address_loop_4__upper_pc_high_int_vector_pc_lut))
                (portRef I5 (instanceRef core0_a0_pc0_address_loop_5__upper_pc_high_int_vector_pc_lut))
                (portRef I5 (instanceRef core0_a0_pc0_address_loop_6__upper_pc_high_int_vector_pc_lut))
                (portRef I5 (instanceRef core0_a0_pc0_address_loop_7__upper_pc_high_int_vector_pc_lut))
                (portRef I5 (instanceRef core0_a0_pc0_address_loop_8__upper_pc_high_int_vector_pc_lut))
                (portRef I5 (instanceRef core0_a0_pc0_address_loop_9__upper_pc_high_int_vector_pc_lut))
                (portRef I5 (instanceRef core0_a0_pc0_address_loop_10__upper_pc_low_int_vector_pc_lut))
                (portRef I5 (instanceRef core0_a0_pc0_address_loop_11__upper_pc_low_int_vector_pc_lut))
              )
            )
            (net (rename core0_a0_pc0_pc_move_is_valid "core0/a0/pc0/pc_move_is_valid")
              (joined
                (portRef I3 (instanceRef core0_a0_pc0_push_pop_lut))
                (portRef O (instanceRef core0_a0_pc0_pc_move_is_valid_lut))
                (portRef I3 (instanceRef core0_a0_pc0_pc_mode1_lut))
              )
            )
            (net (rename core0_a0_pc0_use_zero_flag_value "core0/a0/pc0/use_zero_flag_value")
              (joined
                (portRef D (instanceRef core0_a0_pc0_use_zero_flag_flop))
                (portRef O6 (instanceRef core0_a0_pc0_use_zero_flag_lut))
              )
            )
            (net (rename core0_a0_pc0_strobe_type "core0/a0/pc0/strobe_type")
              (joined
                (portRef I3 (instanceRef core0_a0_pc0_spm_enable_lut))
                (portRef I3 (instanceRef core0_a0_pc0_read_strobe_lut))
                (portRef O5 (instanceRef core0_a0_pc0_use_zero_flag_lut))
              )
            )
            (net (rename core0_a0_pc0_lower_parity_sel "core0/a0/pc0/lower_parity_sel")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_lower_parity_lut))
                (portRef S (instanceRef core0_a0_pc0_parity_muxcy))
              )
            )
            (net (rename core0_a0_pc0_lower_parity "core0/a0/pc0/lower_parity")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_lower_parity_lut))
                (portRef DI (instanceRef core0_a0_pc0_parity_muxcy))
              )
            )
            (net (rename core0_a0_pc0_regbank_type "core0/a0/pc0/regbank_type")
              (joined
                (portRef O (instanceRef core0_a0_pc0_regbank_type_lut))
                (portRef I4 (instanceRef core0_a0_pc0_bank_lut))
              )
            )
            (net (rename core0_a0_pc0_write_strobe_value "core0/a0/pc0/write_strobe_value")
              (joined
                (portRef D (instanceRef core0_a0_pc0_write_strobe_flop))
                (portRef O6 (instanceRef core0_a0_pc0_read_strobe_lut))
              )
            )
            (net (rename core0_a0_pc0_read_strobe_value "core0/a0/pc0/read_strobe_value")
              (joined
                (portRef D (instanceRef core0_a0_pc0_read_strobe_flop))
                (portRef O5 (instanceRef core0_a0_pc0_read_strobe_lut))
              )
            )
            (net (rename core0_a0_pc0_spm_enable_value "core0/a0/pc0/spm_enable_value")
              (joined
                (portRef D (instanceRef core0_a0_pc0_spm_enable_flop))
                (portRef O6 (instanceRef core0_a0_pc0_spm_enable_lut))
              )
            )
            (net (rename core0_a0_pc0_k_write_strobe_value "core0/a0/pc0/k_write_strobe_value")
              (joined
                (portRef D (instanceRef core0_a0_pc0_k_write_strobe_flop))
                (portRef O5 (instanceRef core0_a0_pc0_spm_enable_lut))
              )
            )
            (net (rename core0_a0_pc0_register_enable_type "core0/a0/pc0/register_enable_type")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_register_enable_type_lut))
                (portRef I1 (instanceRef core0_a0_pc0_register_enable_lut))
              )
            )
            (net (rename core0_a0_pc0_flag_enable_type "core0/a0/pc0/flag_enable_type")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_register_enable_type_lut))
                (portRef I0 (instanceRef core0_a0_pc0_register_enable_lut))
              )
            )
            (net (rename core0_a0_pc0_arith_carry_in "core0/a0/pc0/arith_carry_in")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_alu_decode1_lut))
                (portRef CI (instanceRef core0_a0_pc0_data_path_loop_0__lsb_arith_logical_arith_logical_muxcy))
                (portRef CI (instanceRef core0_a0_pc0_data_path_loop_0__lsb_arith_logical_arith_logical_xorcy))
              )
            )
            (net (rename core0_a0_pc0_alu_mux_sel_value_1_ "core0/a0/pc0/alu_mux_sel_value<1>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_alu_mux_sel1_flop))
                (portRef O5 (instanceRef core0_a0_pc0_alu_decode1_lut))
              )
            )
            (net (rename core0_a0_pc0_arith_logical_sel_0_ "core0/a0/pc0/arith_logical_sel<0>")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_alu_decode0_lut))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_0__arith_logical_lut))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_1__arith_logical_lut))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_2__arith_logical_lut))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_3__arith_logical_lut))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_4__arith_logical_lut))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_5__arith_logical_lut))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_6__arith_logical_lut))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_7__arith_logical_lut))
              )
            )
            (net (rename core0_a0_pc0_alu_mux_sel_value_0_ "core0/a0/pc0/alu_mux_sel_value<0>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_alu_mux_sel0_flop))
                (portRef O5 (instanceRef core0_a0_pc0_alu_decode0_lut))
              )
            )
            (net (rename core0_a0_pc0_push_stack "core0/a0/pc0/push_stack")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_push_pop_lut))
                (portRef I2 (instanceRef core0_a0_pc0_stack_loop_0__lsb_stack_stack_pointer_lut))
                (portRef I2 (instanceRef core0_a0_pc0_stack_loop_1__upper_stack_stack_pointer_lut))
                (portRef I2 (instanceRef core0_a0_pc0_stack_loop_2__upper_stack_stack_pointer_lut))
                (portRef I2 (instanceRef core0_a0_pc0_stack_loop_3__upper_stack_stack_pointer_lut))
                (portRef I2 (instanceRef core0_a0_pc0_stack_loop_4__upper_stack_stack_pointer_lut))
              )
            )
            (net (rename core0_a0_pc0_pop_stack "core0/a0/pc0/pop_stack")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_push_pop_lut))
                (portRef I1 (instanceRef core0_a0_pc0_stack_loop_0__lsb_stack_stack_pointer_lut))
                (portRef I1 (instanceRef core0_a0_pc0_stack_loop_1__upper_stack_stack_pointer_lut))
                (portRef I1 (instanceRef core0_a0_pc0_stack_loop_2__upper_stack_stack_pointer_lut))
                (portRef I1 (instanceRef core0_a0_pc0_stack_loop_3__upper_stack_stack_pointer_lut))
                (portRef I1 (instanceRef core0_a0_pc0_stack_loop_4__upper_stack_stack_pointer_lut))
              )
            )
            (net (rename core0_a0_pc0_move_type "core0/a0/pc0/move_type")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_move_type_lut))
                (portRef I2 (instanceRef core0_a0_pc0_push_pop_lut))
                (portRef I2 (instanceRef core0_a0_pc0_pc_mode1_lut))
              )
            )
            (net (rename core0_a0_pc0_returni_type "core0/a0/pc0/returni_type")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_move_type_lut))
                (portRef I1 (instanceRef core0_a0_pc0_pc_mode1_lut))
              )
            )
            (net (rename core0_a0_pc0_int_enable_type "core0/a0/pc0/int_enable_type")
              (joined
                (portRef O6 (instanceRef core0_a0_pc0_int_enable_type_lut))
                (portRef I2 (instanceRef core0_a0_pc0_interrupt_enable_lut))
              )
            )
            (net (rename core0_a0_pc0_loadstar_type "core0/a0/pc0/loadstar_type")
              (joined
                (portRef O5 (instanceRef core0_a0_pc0_int_enable_type_lut))
                (portRef I4 (instanceRef core0_a0_pc0_active_interrupt_lut))
              )
            )
            (net (rename core0_a0_pc0_sx_6_ "core0/a0/pc0/sx<6>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_6__medium_spm_spm_ram))
                (portRef DOD_0_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_6__second_operand_out_port_lut))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_4__mid_shift_rotate_shift_rotate_lut))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_6__msb_shift_rotate_shift_rotate_lut))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_6__arith_logical_lut))
              )
            )
            (net (rename core0_a0_pc0_sx_7_ "core0/a0/pc0/sx<7>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_7__medium_spm_spm_ram))
                (portRef DOD_1_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_6__second_operand_out_port_lut))
                (portRef I1 (instanceRef core0_a0_pc0_shift_carry_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_0__lsb_shift_rotate_shift_bit_lut))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_6__msb_shift_rotate_shift_rotate_lut))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_7__arith_logical_lut))
              )
            )
            (net (rename core0_a0_pc0_sy_7_ "core0/a0/pc0/sy<7>")
              (joined
                (portRef DOC_1_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_6__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef core0_a0_pc0_address_loop_7__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename core0_a0_pc0_sy_6_ "core0/a0/pc0/sy<6>")
              (joined
                (portRef DOC_0_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_6__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef core0_a0_pc0_address_loop_6__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename core0_a0_pc0_sx_5_ "core0/a0/pc0/sx<5>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_5__medium_spm_spm_ram))
                (portRef DOB_1_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_4__second_operand_out_port_lut))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_4__mid_shift_rotate_shift_rotate_lut))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_6__msb_shift_rotate_shift_rotate_lut))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_5__arith_logical_lut))
              )
            )
            (net (rename core0_a0_pc0_sx_4_ "core0/a0/pc0/sx<4>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_4__medium_spm_spm_ram))
                (portRef DOB_0_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_4__second_operand_out_port_lut))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_2__mid_shift_rotate_shift_rotate_lut))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_4__mid_shift_rotate_shift_rotate_lut))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_4__arith_logical_lut))
              )
            )
            (net (rename core0_a0_pc0_sy_5_ "core0/a0/pc0/sy<5>")
              (joined
                (portRef DOA_1_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_4__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef core0_a0_pc0_address_loop_5__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename core0_a0_pc0_sy_4_ "core0/a0/pc0/sy<4>")
              (joined
                (portRef DOA_0_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_4__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef core0_a0_pc0_address_loop_4__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename core0_a0_pc0_sx_3_ "core0/a0/pc0/sx<3>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_3__medium_spm_spm_ram))
                (portRef DOD_1_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_2__second_operand_out_port_lut))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_2__mid_shift_rotate_shift_rotate_lut))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_4__mid_shift_rotate_shift_rotate_lut))
                (portRef I0 (instanceRef core0_a0_pc0_address_loop_11__upper_pc_low_int_vector_pc_lut))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_3__arith_logical_lut))
              )
            )
            (net (rename core0_a0_pc0_sx_2_ "core0/a0/pc0/sx<2>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_2__medium_spm_spm_ram))
                (portRef DOD_0_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_2__second_operand_out_port_lut))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_0__lsb_shift_rotate_shift_rotate_lut))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_2__mid_shift_rotate_shift_rotate_lut))
                (portRef I0 (instanceRef core0_a0_pc0_address_loop_10__upper_pc_low_int_vector_pc_lut))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_2__arith_logical_lut))
              )
            )
            (net (rename core0_a0_pc0_sy_3_ "core0/a0/pc0/sy<3>")
              (joined
                (portRef DOC_1_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_2__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef core0_a0_pc0_address_loop_3__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename core0_a0_pc0_sy_2_ "core0/a0/pc0/sy<2>")
              (joined
                (portRef DOC_0_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_2__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef core0_a0_pc0_address_loop_2__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename core0_a0_pc0_sx_1_ "core0/a0/pc0/sx<1>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_1__medium_spm_spm_ram))
                (portRef DOB_1_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_0__second_operand_out_port_lut))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_0__lsb_shift_rotate_shift_rotate_lut))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_2__mid_shift_rotate_shift_rotate_lut))
                (portRef I0 (instanceRef core0_a0_pc0_address_loop_9__upper_pc_high_int_vector_pc_lut))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_1__arith_logical_lut))
              )
            )
            (net (rename core0_a0_pc0_sx_0_ "core0/a0/pc0/sx<0>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_0__medium_spm_spm_ram))
                (portRef DOB_0_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_0__second_operand_out_port_lut))
                (portRef I0 (instanceRef core0_a0_pc0_shift_carry_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_0__lsb_shift_rotate_shift_bit_lut))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_0__lsb_shift_rotate_shift_rotate_lut))
                (portRef I0 (instanceRef core0_a0_pc0_address_loop_8__upper_pc_high_int_vector_pc_lut))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_0__arith_logical_lut))
              )
            )
            (net (rename core0_a0_pc0_sy_1_ "core0/a0/pc0/sy<1>")
              (joined
                (portRef DOA_1_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef I2 (instanceRef core0_a0_pc0_data_path_loop_0__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef core0_a0_pc0_address_loop_1__upper_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename core0_a0_pc0_sy_0_ "core0/a0/pc0/sy<0>")
              (joined
                (portRef DOA_0_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_0__output_data_sy_kk_mux_lut))
                (portRef I0 (instanceRef core0_a0_pc0_address_loop_0__lsb_pc_high_int_vector_pc_lut))
              )
            )
            (net (rename core0_a0_pc0_spm_data_7_ "core0/a0/pc0/spm_data<7>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_data_path_loop_7__medium_spm_spm_flop))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_7__alu_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_spm_ram_data_7_ "core0/a0/pc0/spm_ram_data<7>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_7__medium_spm_spm_flop))
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_7__medium_spm_spm_ram))
              )
            )
            (net (rename core0_a0_pc0_shift_rotate_result_7_ "core0/a0/pc0/shift_rotate_result<7>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_data_path_loop_7__low_hwbuild_shift_rotate_flop))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_7__alu_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_arith_logical_result_7_ "core0/a0/pc0/arith_logical_result<7>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_data_path_loop_7__arith_logical_flop))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_7__alu_mux_lut))
                (portRef I5 (instanceRef core0_a0_pc0_upper_parity_lut))
              )
            )
            (net (rename core0_a0_pc0_spm_data_6_ "core0/a0/pc0/spm_data<6>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_data_path_loop_6__medium_spm_spm_flop))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_6__alu_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_spm_ram_data_6_ "core0/a0/pc0/spm_ram_data<6>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_6__medium_spm_spm_flop))
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_6__medium_spm_spm_ram))
              )
            )
            (net (rename core0_a0_pc0_shift_rotate_result_6_ "core0/a0/pc0/shift_rotate_result<6>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_data_path_loop_6__low_hwbuild_shift_rotate_flop))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_6__alu_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_arith_logical_result_6_ "core0/a0/pc0/arith_logical_result<6>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_data_path_loop_6__arith_logical_flop))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_6__alu_mux_lut))
                (portRef I4 (instanceRef core0_a0_pc0_upper_parity_lut))
              )
            )
            (net (rename core0_a0_pc0_spm_data_5_ "core0/a0/pc0/spm_data<5>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_data_path_loop_5__medium_spm_spm_flop))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_5__alu_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_spm_ram_data_5_ "core0/a0/pc0/spm_ram_data<5>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_5__medium_spm_spm_flop))
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_5__medium_spm_spm_ram))
              )
            )
            (net (rename core0_a0_pc0_shift_rotate_result_5_ "core0/a0/pc0/shift_rotate_result<5>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_data_path_loop_5__low_hwbuild_shift_rotate_flop))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_5__alu_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_arith_logical_result_5_ "core0/a0/pc0/arith_logical_result<5>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_data_path_loop_5__arith_logical_flop))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_5__alu_mux_lut))
                (portRef I3 (instanceRef core0_a0_pc0_upper_parity_lut))
              )
            )
            (net (rename core0_a0_pc0_spm_data_4_ "core0/a0/pc0/spm_data<4>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_data_path_loop_4__medium_spm_spm_flop))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_4__alu_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_spm_ram_data_4_ "core0/a0/pc0/spm_ram_data<4>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_4__medium_spm_spm_flop))
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_4__medium_spm_spm_ram))
              )
            )
            (net (rename core0_a0_pc0_shift_rotate_result_4_ "core0/a0/pc0/shift_rotate_result<4>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_data_path_loop_4__low_hwbuild_shift_rotate_flop))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_4__alu_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_arith_logical_result_4_ "core0/a0/pc0/arith_logical_result<4>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_data_path_loop_4__arith_logical_flop))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_4__alu_mux_lut))
                (portRef I2 (instanceRef core0_a0_pc0_upper_parity_lut))
              )
            )
            (net (rename core0_a0_pc0_spm_data_3_ "core0/a0/pc0/spm_data<3>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_data_path_loop_3__medium_spm_spm_flop))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_3__alu_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_spm_ram_data_3_ "core0/a0/pc0/spm_ram_data<3>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_3__medium_spm_spm_flop))
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_3__medium_spm_spm_ram))
              )
            )
            (net (rename core0_a0_pc0_shift_rotate_result_3_ "core0/a0/pc0/shift_rotate_result<3>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_data_path_loop_3__low_hwbuild_shift_rotate_flop))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_3__alu_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_arith_logical_result_3_ "core0/a0/pc0/arith_logical_result<3>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_data_path_loop_3__arith_logical_flop))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_3__alu_mux_lut))
                (portRef I1 (instanceRef core0_a0_pc0_upper_parity_lut))
              )
            )
            (net (rename core0_a0_pc0_spm_data_2_ "core0/a0/pc0/spm_data<2>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_data_path_loop_2__medium_spm_spm_flop))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_2__alu_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_spm_ram_data_2_ "core0/a0/pc0/spm_ram_data<2>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_2__medium_spm_spm_flop))
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_2__medium_spm_spm_ram))
              )
            )
            (net (rename core0_a0_pc0_shift_rotate_result_2_ "core0/a0/pc0/shift_rotate_result<2>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_data_path_loop_2__low_hwbuild_shift_rotate_flop))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_2__alu_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_arith_logical_result_2_ "core0/a0/pc0/arith_logical_result<2>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_data_path_loop_2__arith_logical_flop))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_2__alu_mux_lut))
                (portRef I0 (instanceRef core0_a0_pc0_upper_parity_lut))
              )
            )
            (net (rename core0_a0_pc0_spm_data_1_ "core0/a0/pc0/spm_data<1>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_data_path_loop_1__medium_spm_spm_flop))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_1__alu_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_spm_ram_data_1_ "core0/a0/pc0/spm_ram_data<1>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_1__medium_spm_spm_flop))
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_1__medium_spm_spm_ram))
              )
            )
            (net (rename core0_a0_pc0_shift_rotate_result_1_ "core0/a0/pc0/shift_rotate_result<1>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_data_path_loop_1__low_hwbuild_shift_rotate_flop))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_1__alu_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_arith_logical_result_1_ "core0/a0/pc0/arith_logical_result<1>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_data_path_loop_1__arith_logical_flop))
                (portRef I3 (instanceRef core0_a0_pc0_lower_parity_lut))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_1__alu_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_spm_data_0_ "core0/a0/pc0/spm_data<0>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_data_path_loop_0__medium_spm_spm_flop))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_0__alu_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_spm_ram_data_0_ "core0/a0/pc0/spm_ram_data<0>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_data_path_loop_0__medium_spm_spm_flop))
                (portRef O (instanceRef core0_a0_pc0_data_path_loop_0__medium_spm_spm_ram))
              )
            )
            (net (rename core0_a0_pc0_shift_rotate_result_0_ "core0/a0/pc0/shift_rotate_result<0>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_data_path_loop_0__low_hwbuild_shift_rotate_flop))
                (portRef I1 (instanceRef core0_a0_pc0_data_path_loop_0__alu_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_arith_logical_result_0_ "core0/a0/pc0/arith_logical_result<0>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_data_path_loop_0__arith_logical_flop))
                (portRef I2 (instanceRef core0_a0_pc0_lower_parity_lut))
                (portRef I0 (instanceRef core0_a0_pc0_data_path_loop_0__alu_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_stack_pointer_4_ "core0/a0/pc0/stack_pointer<4>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_stack_loop_4__upper_stack_pointer_flop))
                (portRef ADDRA_4_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef ADDRB_4_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef ADDRC_4_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef ADDRD_4_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef ADDRA_4_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef ADDRB_4_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef ADDRC_4_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef ADDRD_4_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef I0 (instanceRef core0_a0_pc0_stack_loop_4__upper_stack_stack_pointer_lut))
              )
            )
            (net (rename core0_a0_pc0_stack_pointer_3_ "core0/a0/pc0/stack_pointer<3>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_stack_loop_3__upper_stack_pointer_flop))
                (portRef ADDRA_3_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef ADDRB_3_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef ADDRC_3_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef ADDRD_3_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef ADDRA_3_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef ADDRB_3_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef ADDRC_3_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef ADDRD_3_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef I0 (instanceRef core0_a0_pc0_stack_loop_3__upper_stack_stack_pointer_lut))
              )
            )
            (net (rename core0_a0_pc0_stack_pointer_2_ "core0/a0/pc0/stack_pointer<2>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_stack_loop_2__upper_stack_pointer_flop))
                (portRef ADDRA_2_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef ADDRB_2_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef ADDRC_2_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef ADDRD_2_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef ADDRA_2_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef ADDRB_2_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef ADDRC_2_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef ADDRD_2_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef I0 (instanceRef core0_a0_pc0_stack_loop_2__upper_stack_stack_pointer_lut))
              )
            )
            (net (rename core0_a0_pc0_stack_pointer_1_ "core0/a0/pc0/stack_pointer<1>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_stack_loop_1__upper_stack_pointer_flop))
                (portRef ADDRA_1_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef ADDRB_1_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef ADDRC_1_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef ADDRD_1_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef ADDRA_1_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef ADDRB_1_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef ADDRC_1_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef ADDRD_1_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef I0 (instanceRef core0_a0_pc0_stack_loop_1__upper_stack_stack_pointer_lut))
              )
            )
            (net (rename core0_a0_pc0_stack_pointer_0_ "core0/a0/pc0/stack_pointer<0>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_stack_loop_0__lsb_stack_pointer_flop))
                (portRef ADDRA_0_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef ADDRB_0_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef ADDRC_0_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef ADDRD_0_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef ADDRA_0_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef ADDRB_0_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef ADDRC_0_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef ADDRD_0_ (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef I0 (instanceRef core0_a0_pc0_stack_loop_0__lsb_stack_stack_pointer_lut))
              )
            )
            (net (rename core0_a0_pc0_stack_memory_11_ "core0/a0/pc0/stack_memory<11>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_address_loop_11__return_vector_flop))
                (portRef DOD_1_ (instanceRef core0_a0_pc0_stack_ram_high))
              )
            )
            (net (rename core0_a0_pc0_stack_memory_10_ "core0/a0/pc0/stack_memory<10>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_address_loop_10__return_vector_flop))
                (portRef DOD_0_ (instanceRef core0_a0_pc0_stack_ram_high))
              )
            )
            (net (rename core0_a0_pc0_stack_memory_9_ "core0/a0/pc0/stack_memory<9>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_address_loop_9__return_vector_flop))
                (portRef DOC_1_ (instanceRef core0_a0_pc0_stack_ram_high))
              )
            )
            (net (rename core0_a0_pc0_stack_memory_8_ "core0/a0/pc0/stack_memory<8>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_address_loop_8__return_vector_flop))
                (portRef DOC_0_ (instanceRef core0_a0_pc0_stack_ram_high))
              )
            )
            (net (rename core0_a0_pc0_stack_memory_7_ "core0/a0/pc0/stack_memory<7>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_address_loop_7__return_vector_flop))
                (portRef DOB_1_ (instanceRef core0_a0_pc0_stack_ram_high))
              )
            )
            (net (rename core0_a0_pc0_stack_memory_6_ "core0/a0/pc0/stack_memory<6>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_address_loop_6__return_vector_flop))
                (portRef DOB_0_ (instanceRef core0_a0_pc0_stack_ram_high))
              )
            )
            (net (rename core0_a0_pc0_stack_memory_5_ "core0/a0/pc0/stack_memory<5>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_address_loop_5__return_vector_flop))
                (portRef DOA_1_ (instanceRef core0_a0_pc0_stack_ram_high))
              )
            )
            (net (rename core0_a0_pc0_stack_memory_4_ "core0/a0/pc0/stack_memory<4>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_address_loop_4__return_vector_flop))
                (portRef DOA_0_ (instanceRef core0_a0_pc0_stack_ram_high))
              )
            )
            (net (rename core0_a0_pc0_stack_memory_3_ "core0/a0/pc0/stack_memory<3>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_address_loop_3__return_vector_flop))
                (portRef DOD_1_ (instanceRef core0_a0_pc0_stack_ram_low))
              )
            )
            (net (rename core0_a0_pc0_stack_memory_2_ "core0/a0/pc0/stack_memory<2>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_address_loop_2__return_vector_flop))
                (portRef DOD_0_ (instanceRef core0_a0_pc0_stack_ram_low))
              )
            )
            (net (rename core0_a0_pc0_stack_memory_1_ "core0/a0/pc0/stack_memory<1>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_address_loop_1__return_vector_flop))
                (portRef DOC_1_ (instanceRef core0_a0_pc0_stack_ram_low))
              )
            )
            (net (rename core0_a0_pc0_stack_memory_0_ "core0/a0/pc0/stack_memory<0>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_address_loop_0__return_vector_flop))
                (portRef DOC_0_ (instanceRef core0_a0_pc0_stack_ram_low))
              )
            )
            (net (rename core0_a0_pc0_n0028_1_ "core0/a0/pc0/n0028<1>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_stack_bit_flop))
                (portRef DOB_1_ (instanceRef core0_a0_pc0_stack_ram_low))
              )
            )
            (net (rename core0_a0_pc0_n0028_0_ "core0/a0/pc0/n0028<0>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_shadow_bank_flop))
                (portRef DOB_0_ (instanceRef core0_a0_pc0_stack_ram_low))
              )
            )
            (net (rename core0_a0_pc0_n0027_1_ "core0/a0/pc0/n0027<1>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_stack_zero_flop))
                (portRef DOA_1_ (instanceRef core0_a0_pc0_stack_ram_low))
              )
            )
            (net (rename core0_a0_pc0_n0027_0_ "core0/a0/pc0/n0027<0>")
              (joined
                (portRef D (instanceRef core0_a0_pc0_shadow_carry_flag_flop))
                (portRef DOA_0_ (instanceRef core0_a0_pc0_stack_ram_low))
              )
            )
            (net (rename core0_a0_pc0_special_bit "core0/a0/pc0/special_bit")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_stack_bit_flop))
                (portRef I4 (instanceRef core0_a0_pc0_t_state_lut))
              )
            )
            (net (rename core0_a0_pc0_shadow_bank "core0/a0/pc0/shadow_bank")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_shadow_bank_flop))
                (portRef I1 (instanceRef core0_a0_pc0_bank_lut))
              )
            )
            (net (rename core0_a0_pc0_shadow_zero_flag "core0/a0/pc0/shadow_zero_flag")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_shadow_zero_flag_flop))
                (portRef DI (instanceRef core0_a0_pc0_upper_zero_muxcy))
              )
            )
            (net (rename core0_a0_pc0_shadow_zero_value "core0/a0/pc0/shadow_zero_value")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_stack_zero_flop))
                (portRef D (instanceRef core0_a0_pc0_shadow_zero_flag_flop))
              )
            )
            (net (rename core0_a0_pc0_shadow_carry_flag "core0/a0/pc0/shadow_carry_flag")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_shadow_carry_flag_flop))
                (portRef I2 (instanceRef core0_a0_pc0_shift_carry_lut))
              )
            )
            (net (rename core0_a0_pc0_return_vector_11_ "core0/a0/pc0/return_vector<11>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_address_loop_11__return_vector_flop))
                (portRef I3 (instanceRef core0_a0_pc0_address_loop_10__output_data_pc_vector_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_return_vector_10_ "core0/a0/pc0/return_vector<10>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_address_loop_10__return_vector_flop))
                (portRef I1 (instanceRef core0_a0_pc0_address_loop_10__output_data_pc_vector_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_return_vector_9_ "core0/a0/pc0/return_vector<9>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_address_loop_9__return_vector_flop))
                (portRef I3 (instanceRef core0_a0_pc0_address_loop_8__output_data_pc_vector_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_return_vector_8_ "core0/a0/pc0/return_vector<8>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_address_loop_8__return_vector_flop))
                (portRef I1 (instanceRef core0_a0_pc0_address_loop_8__output_data_pc_vector_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_return_vector_7_ "core0/a0/pc0/return_vector<7>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_address_loop_7__return_vector_flop))
                (portRef I3 (instanceRef core0_a0_pc0_address_loop_6__output_data_pc_vector_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_return_vector_6_ "core0/a0/pc0/return_vector<6>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_address_loop_6__return_vector_flop))
                (portRef I1 (instanceRef core0_a0_pc0_address_loop_6__output_data_pc_vector_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_return_vector_5_ "core0/a0/pc0/return_vector<5>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_address_loop_5__return_vector_flop))
                (portRef I3 (instanceRef core0_a0_pc0_address_loop_4__output_data_pc_vector_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_return_vector_4_ "core0/a0/pc0/return_vector<4>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_address_loop_4__return_vector_flop))
                (portRef I1 (instanceRef core0_a0_pc0_address_loop_4__output_data_pc_vector_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_return_vector_3_ "core0/a0/pc0/return_vector<3>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_address_loop_3__return_vector_flop))
                (portRef I3 (instanceRef core0_a0_pc0_address_loop_2__output_data_pc_vector_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_return_vector_2_ "core0/a0/pc0/return_vector<2>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_address_loop_2__return_vector_flop))
                (portRef I1 (instanceRef core0_a0_pc0_address_loop_2__output_data_pc_vector_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_return_vector_1_ "core0/a0/pc0/return_vector<1>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_address_loop_1__return_vector_flop))
                (portRef I3 (instanceRef core0_a0_pc0_address_loop_0__output_data_pc_vector_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_return_vector_0_ "core0/a0/pc0/return_vector<0>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_address_loop_0__return_vector_flop))
                (portRef I1 (instanceRef core0_a0_pc0_address_loop_0__output_data_pc_vector_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_zero_flag "core0/a0/pc0/zero_flag")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_zero_flag_flop))
                (portRef DIA_1_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef I1 (instanceRef core0_a0_pc0_pc_move_is_valid_lut))
                (portRef I1 (instanceRef core0_a0_pc0_middle_zero_lut))
              )
            )
            (net (rename core0_a0_pc0_use_zero_flag "core0/a0/pc0/use_zero_flag")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_use_zero_flag_flop))
                (portRef I0 (instanceRef core0_a0_pc0_middle_zero_lut))
              )
            )
            (net (rename core0_a0_pc0_carry_flag "core0/a0/pc0/carry_flag")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_carry_flag_flop))
                (portRef DIA_0_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef I0 (instanceRef core0_a0_pc0_alu_decode1_lut))
                (portRef I1 (instanceRef core0_a0_pc0_lower_parity_lut))
                (portRef I0 (instanceRef core0_a0_pc0_pc_move_is_valid_lut))
                (portRef I3 (instanceRef core0_a0_pc0_data_path_loop_0__lsb_shift_rotate_shift_bit_lut))
              )
            )
            (net (rename core0_a0_pc0_shift_carry "core0/a0/pc0/shift_carry")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_shift_carry_flop))
                (portRef I0 (instanceRef core0_a0_pc0_carry_flag_lut))
              )
            )
            (net (rename core0_a0_pc0_arith_carry "core0/a0/pc0/arith_carry")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_arith_carry_flop))
                (portRef I1 (instanceRef core0_a0_pc0_carry_flag_lut))
              )
            )
            (net (rename core0_a0_pc0_sx_addr_4_ "core0/a0/pc0/sx_addr<4>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_sx_addr4_flop))
                (portRef ADDRB_4_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef ADDRD_4_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef ADDRB_4_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef ADDRD_4_ (instanceRef core0_a0_pc0_upper_reg_banks))
              )
            )
            (net (rename core0_a0_pc0_bank "core0/a0/pc0/bank")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_bank_flop))
                (portRef DIB_0_ (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef ADDRA_4_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef ADDRC_4_ (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef ADDRA_4_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef ADDRC_4_ (instanceRef core0_a0_pc0_upper_reg_banks))
                (portRef I3 (instanceRef core0_a0_pc0_bank_lut))
                (portRef I3 (instanceRef core0_a0_pc0_active_interrupt_lut))
              )
            )
            (net (rename core0_a0_pc0_spm_enable "core0/a0/pc0/spm_enable")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_spm_enable_flop))
                (portRef WE (instanceRef core0_a0_pc0_data_path_loop_0__medium_spm_spm_ram))
                (portRef WE (instanceRef core0_a0_pc0_data_path_loop_1__medium_spm_spm_ram))
                (portRef WE (instanceRef core0_a0_pc0_data_path_loop_2__medium_spm_spm_ram))
                (portRef WE (instanceRef core0_a0_pc0_data_path_loop_3__medium_spm_spm_ram))
                (portRef WE (instanceRef core0_a0_pc0_data_path_loop_4__medium_spm_spm_ram))
                (portRef WE (instanceRef core0_a0_pc0_data_path_loop_5__medium_spm_spm_ram))
                (portRef WE (instanceRef core0_a0_pc0_data_path_loop_6__medium_spm_spm_ram))
                (portRef WE (instanceRef core0_a0_pc0_data_path_loop_7__medium_spm_spm_ram))
              )
            )
            (net (rename core0_a0_pc0_register_enable "core0/a0/pc0/register_enable")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_register_enable_flop))
                (portRef WE (instanceRef core0_a0_pc0_lower_reg_banks))
                (portRef WE (instanceRef core0_a0_pc0_upper_reg_banks))
              )
            )
            (net (rename core0_a0_pc0_flag_enable "core0/a0/pc0/flag_enable")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_flag_enable_flop))
                (portRef CE (instanceRef core0_a0_pc0_carry_flag_flop))
                (portRef CE (instanceRef core0_a0_pc0_zero_flag_flop))
              )
            )
            (net (rename core0_a0_pc0_alu_mux_sel_1_ "core0/a0/pc0/alu_mux_sel<1>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_alu_mux_sel1_flop))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_0__alu_mux_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_1__alu_mux_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_2__alu_mux_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_3__alu_mux_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_4__alu_mux_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_5__alu_mux_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_6__alu_mux_lut))
                (portRef I5 (instanceRef core0_a0_pc0_data_path_loop_7__alu_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_alu_mux_sel_0_ "core0/a0/pc0/alu_mux_sel<0>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_alu_mux_sel0_flop))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_0__alu_mux_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_1__alu_mux_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_2__alu_mux_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_3__alu_mux_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_4__alu_mux_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_5__alu_mux_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_6__alu_mux_lut))
                (portRef I4 (instanceRef core0_a0_pc0_data_path_loop_7__alu_mux_lut))
              )
            )
            (net (rename core0_a0_pc0_active_interrupt "core0/a0/pc0/active_interrupt")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_active_interrupt_flop))
                (portRef D (instanceRef core0_a0_pc0_interrupt_ack_flop))
                (portRef R (instanceRef core0_a0_pc0_flag_enable_flop))
                (portRef R (instanceRef core0_a0_pc0_register_enable_flop))
                (portRef R (instanceRef core0_a0_pc0_k_write_strobe_flop))
                (portRef R (instanceRef core0_a0_pc0_spm_enable_flop))
                (portRef R (instanceRef core0_a0_pc0_write_strobe_flop))
                (portRef R (instanceRef core0_a0_pc0_read_strobe_flop))
                (portRef I4 (instanceRef core0_a0_pc0_push_pop_lut))
                (portRef I5 (instanceRef core0_a0_pc0_pc_mode2_lut))
                (portRef I4 (instanceRef core0_a0_pc0_interrupt_enable_lut))
                (portRef I4 (instanceRef core0_a0_pc0_pc_mode1_lut))
              )
            )
            (net (rename core0_a0_pc0_sync_interrupt "core0/a0/pc0/sync_interrupt")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_sync_interrupt_flop))
                (portRef I2 (instanceRef core0_a0_pc0_active_interrupt_lut))
              )
            )
            (net (rename core0_a0_pc0_interrupt_enable "core0/a0/pc0/interrupt_enable")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_interrupt_enable_flop))
                (portRef I0 (instanceRef core0_a0_pc0_interrupt_enable_lut))
                (portRef I0 (instanceRef core0_a0_pc0_active_interrupt_lut))
              )
            )
            (net (rename core0_a0_pc0_t_state_1_ "core0/a0/pc0/t_state<1>")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_t_state1_flop))
                (portRef CE (instanceRef core0_a0_pc0_address_loop_0__pc_flop))
                (portRef CE (instanceRef core0_a0_pc0_address_loop_1__pc_flop))
                (portRef CE (instanceRef core0_a0_pc0_address_loop_2__pc_flop))
                (portRef CE (instanceRef core0_a0_pc0_address_loop_3__pc_flop))
                (portRef CE (instanceRef core0_a0_pc0_address_loop_4__pc_flop))
                (portRef CE (instanceRef core0_a0_pc0_address_loop_5__pc_flop))
                (portRef CE (instanceRef core0_a0_pc0_address_loop_6__pc_flop))
                (portRef CE (instanceRef core0_a0_pc0_address_loop_7__pc_flop))
                (portRef CE (instanceRef core0_a0_pc0_address_loop_8__pc_flop))
                (portRef CE (instanceRef core0_a0_pc0_address_loop_9__pc_flop))
                (portRef CE (instanceRef core0_a0_pc0_address_loop_10__pc_flop))
                (portRef CE (instanceRef core0_a0_pc0_address_loop_11__pc_flop))
                (portRef WE (instanceRef core0_a0_pc0_stack_ram_low))
                (portRef WE (instanceRef core0_a0_pc0_stack_ram_high))
                (portRef I4 (instanceRef core0_a0_pc0_spm_enable_lut))
                (portRef I4 (instanceRef core0_a0_pc0_read_strobe_lut))
                (portRef I5 (instanceRef core0_a0_pc0_bank_lut))
                (portRef I4 (instanceRef core0_a0_pc0_register_enable_lut))
                (portRef I3 (instanceRef core0_a0_pc0_interrupt_enable_lut))
                (portRef I0 (instanceRef core0_a0_pc0_t_state_lut))
                (portRef I3 (instanceRef core0_a0_pc0_stack_loop_0__lsb_stack_stack_pointer_lut))
                (portRef I3 (instanceRef core0_a0_pc0_stack_loop_1__upper_stack_stack_pointer_lut))
                (portRef I3 (instanceRef core0_a0_pc0_stack_loop_2__upper_stack_stack_pointer_lut))
                (portRef I3 (instanceRef core0_a0_pc0_stack_loop_3__upper_stack_stack_pointer_lut))
                (portRef I3 (instanceRef core0_a0_pc0_stack_loop_4__upper_stack_stack_pointer_lut))
              )
            )
            (net (rename core0_a0_pc0_sync_sleep "core0/a0/pc0/sync_sleep")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_sync_sleep_flop))
                (portRef I2 (instanceRef core0_a0_pc0_t_state_lut))
              )
            )
            (net (rename core0_a0_pc0_internal_reset "core0/a0/pc0/internal_reset")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_internal_reset_flop))
                (portRef R (instanceRef core0_a0_pc0_bank_flop))
                (portRef R (instanceRef core0_a0_pc0_carry_flag_flop))
                (portRef R (instanceRef core0_a0_pc0_zero_flag_flop))
                (portRef R (instanceRef core0_a0_pc0_address_loop_0__pc_flop))
                (portRef R (instanceRef core0_a0_pc0_address_loop_1__pc_flop))
                (portRef R (instanceRef core0_a0_pc0_address_loop_2__pc_flop))
                (portRef R (instanceRef core0_a0_pc0_address_loop_3__pc_flop))
                (portRef R (instanceRef core0_a0_pc0_address_loop_4__pc_flop))
                (portRef R (instanceRef core0_a0_pc0_address_loop_5__pc_flop))
                (portRef R (instanceRef core0_a0_pc0_address_loop_6__pc_flop))
                (portRef R (instanceRef core0_a0_pc0_address_loop_7__pc_flop))
                (portRef R (instanceRef core0_a0_pc0_address_loop_8__pc_flop))
                (portRef R (instanceRef core0_a0_pc0_address_loop_9__pc_flop))
                (portRef R (instanceRef core0_a0_pc0_address_loop_10__pc_flop))
                (portRef R (instanceRef core0_a0_pc0_address_loop_11__pc_flop))
                (portRef R (instanceRef core0_a0_pc0_stack_loop_0__lsb_stack_pointer_flop))
                (portRef R (instanceRef core0_a0_pc0_stack_loop_1__upper_stack_pointer_flop))
                (portRef R (instanceRef core0_a0_pc0_stack_loop_2__upper_stack_pointer_flop))
                (portRef R (instanceRef core0_a0_pc0_stack_loop_3__upper_stack_pointer_flop))
                (portRef R (instanceRef core0_a0_pc0_stack_loop_4__upper_stack_pointer_flop))
                (portRef I1 (instanceRef core0_a0_pc0_reset_lut))
                (portRef I5 (instanceRef core0_a0_pc0_interrupt_enable_lut))
                (portRef I3 (instanceRef core0_a0_pc0_t_state_lut))
              )
            )
            (net (rename core0_a0_pc0_run "core0/a0/pc0/run")
              (joined
                (portRef Q (instanceRef core0_a0_pc0_run_flop))
                (portRef I0 (instanceRef core0_a0_pc0_reset_lut))
                (portRef DIB_1_ (instanceRef core0_a0_pc0_stack_ram_low))
              )
            )
            (net (rename core0_a0_pc0_internal_reset_value "core0/a0/pc0/internal_reset_value")
              (joined
                (portRef D (instanceRef core0_a0_pc0_internal_reset_flop))
                (portRef O6 (instanceRef core0_a0_pc0_reset_lut))
              )
            )
            (net (rename core0_a0_pc0_run_value "core0/a0/pc0/run_value")
              (joined
                (portRef D (instanceRef core0_a0_pc0_run_flop))
                (portRef O5 (instanceRef core0_a0_pc0_reset_lut))
              )
            )
            (net (rename core0_state_31__ti_addr_7__select_89_OUT_5_1 "core0/state[31]_ti_addr[7]_select_89_OUT<5>1")
              (joined
                (portRef O (instanceRef core0_state_31__ti_addr_7__select_89_OUT_5_1_renamed_158))
                (portRef I5 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_5_3))
              )
            )
            (net (rename core0_state_31__ti_addr_7__select_89_OUT_5_2 "core0/state[31]_ti_addr[7]_select_89_OUT<5>2")
              (joined
                (portRef O (instanceRef core0_state_31__ti_addr_7__select_89_OUT_5_2_renamed_65))
                (portRef I0 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_5_3))
              )
            )
            (net (rename core0_state_31__ti_addr_7__select_89_OUT_4_1 "core0/state[31]_ti_addr[7]_select_89_OUT<4>1")
              (joined
                (portRef O (instanceRef core0_state_31__ti_addr_7__select_89_OUT_4_1_renamed_66))
                (portRef I5 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_4_2))
              )
            )
            (net (rename core0_state_31__ti_addr_7__select_89_OUT_3_1 "core0/state[31]_ti_addr[7]_select_89_OUT<3>1")
              (joined
                (portRef I5 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_3_2))
                (portRef O (instanceRef core0_state_31__ti_addr_7__select_89_OUT_3_1_renamed_159))
              )
            )
            (net N2
              (joined
                (portRef I4 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_2__))
                (portRef O (instanceRef core0_state_31__ti_addr_7__select_89_OUT_2__SW0))
              )
            )
            (net (rename core0_state_FSM_FFd17_In1 "core0/state_FSM_FFd17-In1")
              (joined
                (portRef O (instanceRef core0_state_FSM_FFd17_In1_renamed_67))
                (portRef I5 (instanceRef core0_state_FSM_FFd17_In3_renamed_69))
              )
            )
            (net (rename core0_state_FSM_FFd17_In2 "core0/state_FSM_FFd17-In2")
              (joined
                (portRef O (instanceRef core0_state_FSM_FFd17_In2_renamed_68))
                (portRef I4 (instanceRef core0_state_FSM_FFd17_In3_renamed_69))
              )
            )
            (net (rename core0_state_FSM_FFd17_In3 "core0/state_FSM_FFd17-In3")
              (joined
                (portRef O (instanceRef core0_state_FSM_FFd17_In3_renamed_69))
                (portRef I2 (instanceRef core0_state_FSM_FFd17_In4))
              )
            )
            (net N4
              (joined
                (portRef O (instanceRef core0_state_state_31__GND_2_o_Select_96_o_SW0))
                (portRef I4 (instanceRef core0_state_state_31__GND_2_o_Select_96_o))
              )
            )
            (net N6
              (joined
                (portRef O (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1__SW0))
                (portRef I4 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1__))
              )
            )
            (net N8
              (joined
                (portRef O (instanceRef core0_state_31__ti_addr_7__select_89_OUT_6__SW0))
                (portRef I4 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_6__))
              )
            )
            (net N10
              (joined
                (portRef I4 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_7__))
                (portRef O (instanceRef core0_state_31__ti_addr_7__select_89_OUT_7__SW0))
              )
            )
            (net (rename core0_state_31__ti_addr_7__select_89_OUT_1_111 "core0/state[31]_ti_addr[7]_select_89_OUT<1>111")
              (joined
                (portRef O (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1_111_renamed_70))
                (portRef I4 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1_113))
              )
            )
            (net (rename core0_state_31__ti_addr_7__select_89_OUT_1_112 "core0/state[31]_ti_addr[7]_select_89_OUT<1>112")
              (joined
                (portRef O (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1_112_renamed_71))
                (portRef I5 (instanceRef core0_state_31__ti_addr_7__select_89_OUT_1_113))
              )
            )
            (net (rename core0_state_31__ti_dataout_15__select_93_OUT_0_11 "core0/state[31]_ti_dataout[15]_select_93_OUT<0>11")
              (joined
                (portRef O (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_11_renamed_72))
                (portRef I2 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_14))
              )
            )
            (net (rename core0_state_31__ti_dataout_15__select_93_OUT_0_12 "core0/state[31]_ti_dataout[15]_select_93_OUT<0>12")
              (joined
                (portRef O (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_12_renamed_73))
                (portRef I3 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_14))
              )
            )
            (net (rename core0_state_31__ti_dataout_15__select_93_OUT_0_13 "core0/state[31]_ti_dataout[15]_select_93_OUT<0>13")
              (joined
                (portRef O (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_13_renamed_74))
                (portRef I4 (instanceRef core0_state_31__ti_dataout_15__select_93_OUT_0_14))
              )
            )
            (net N12
              (joined
                (portRef O (instanceRef core0_state_FSM_FFd3_In_SW0))
                (portRef I1 (instanceRef core0_state_FSM_FFd3_In_renamed_75))
              )
            )
            (net N14
              (joined
                (portRef O (instanceRef core0_state__n0232_SW0))
                (portRef I5 (instanceRef core0_state__n0232))
              )
            )
            (net N16
              (joined
                (portRef O (instanceRef core0__n0189_10__SW0))
                (portRef I5 (instanceRef core0__n0189_10__))
              )
            )
            (net N18
              (joined
                (portRef O (instanceRef core0_GND_2_o_GND_2_o_equal_57_o_10__SW0))
                (portRef I5 (instanceRef core0_GND_2_o_GND_2_o_equal_57_o_10__))
              )
            )
            (net (rename core0_a0_timeout_31__GND_3_o_equal_3_o_31_ "core0/a0/timeout[31]_GND_3_o_equal_3_o<31>")
              (joined
                (portRef O (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_1_renamed_76))
                (portRef I0 (instanceRef core0_a0_stop_rstpot_renamed_151))
              )
            )
            (net (rename core0_a0_timeout_31__GND_3_o_equal_3_o_31_1 "core0/a0/timeout[31]_GND_3_o_equal_3_o<31>1")
              (joined
                (portRef O (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_2_renamed_77))
                (portRef I1 (instanceRef core0_a0_stop_rstpot_renamed_151))
              )
            )
            (net (rename core0_a0_timeout_31__GND_3_o_equal_3_o_31_2 "core0/a0/timeout[31]_GND_3_o_equal_3_o<31>2")
              (joined
                (portRef O (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_3_renamed_78))
                (portRef I2 (instanceRef core0_a0_stop_rstpot_renamed_151))
              )
            )
            (net (rename core0_a0_timeout_31__GND_3_o_equal_3_o_31_3 "core0/a0/timeout[31]_GND_3_o_equal_3_o<31>3")
              (joined
                (portRef O (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_4_renamed_79))
                (portRef I3 (instanceRef core0_a0_stop_rstpot_renamed_151))
              )
            )
            (net (rename core0_a0_timeout_31__GND_3_o_equal_3_o_31_4 "core0/a0/timeout[31]_GND_3_o_equal_3_o<31>4")
              (joined
                (portRef O (instanceRef core0_a0_timeout_31__GND_3_o_equal_3_o_31_5))
                (portRef I4 (instanceRef core0_a0_stop_rstpot_renamed_151))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_4 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<7>4")
              (joined
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_6_renamed_81))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_3))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_5 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<7>5")
              (joined
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_6_renamed_81))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_4_renamed_156))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_6 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<7>6")
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_5_renamed_80))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_6_renamed_81))
              )
            )
            (net N20
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_6__SW0))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_6__))
              )
            )
            (net N22
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_4__SW0))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_4__))
              )
            )
            (net N24
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_3__SW0))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_3__))
              )
            )
            (net N26
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_2__SW0))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_2__))
              )
            )
            (net N28
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_1__SW0))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_1__))
              )
            )
            (net N30
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_5__SW0))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_5__))
              )
            )
            (net N32
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0__SW0))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0__))
              )
            )
            (net N34
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_2__SW0))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_2__))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_1 "core0/a0/c0/t_state[31]_t_count_rd[2]_select_99_OUT<2>1")
              (joined
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_2_renamed_82))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_1_renamed_160))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_2 "core0/a0/c0/t_state[31]_t_count_rd[2]_select_99_OUT<2>2")
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_2_renamed_82))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_2_3))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_1 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<4>1")
              (joined
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_2_renamed_83))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_1_renamed_161))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_2 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<4>2")
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_2_renamed_83))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_4))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_3 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<4>3")
              (joined
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_4))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_3_renamed_162))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_1 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>1")
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_1_renamed_84))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_2_renamed_85))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_3 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>3")
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_2_renamed_85))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_6_renamed_87))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_5 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>5")
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_3_renamed_155))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_4_renamed_163))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_7 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>7")
              (joined
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_5_renamed_86))
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_4_renamed_163))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_9 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<3>9")
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_5_renamed_86))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_6_renamed_87))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_1 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<2>1")
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_1_renamed_88))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_4))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_2 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<2>2")
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_2_renamed_89))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_3_renamed_90))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_3 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<2>3")
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_3_renamed_90))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_2_4))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_21 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<11>21")
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_21_renamed_91))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_23))
              )
            )
            (net (rename core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_22 "core0/a0/c0/t_state[31]_t_count[23]_select_94_OUT<11>22")
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_22_renamed_92))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_11_23))
              )
            )
            (net (rename core0_a0_c0_t_state_FSM_FFd4_In1 "core0/a0/c0/t_state_FSM_FFd4-In1")
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_FSM_FFd4_In1_renamed_93))
                (portRef I4 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In2_renamed_94))
              )
            )
            (net (rename core0_a0_c0_t_state_FSM_FFd4_In2 "core0/a0/c0/t_state_FSM_FFd4-In2")
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_FSM_FFd4_In2_renamed_94))
                (portRef I5 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In3_renamed_95))
              )
            )
            (net (rename core0_a0_c0_t_state_FSM_FFd4_In3 "core0/a0/c0/t_state_FSM_FFd4-In3")
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_FSM_FFd4_In3_renamed_95))
                (portRef I2 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In5_renamed_97))
              )
            )
            (net (rename core0_a0_c0_t_state_FSM_FFd4_In5 "core0/a0/c0/t_state_FSM_FFd4-In5")
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_FSM_FFd4_In4_renamed_96))
                (portRef I1 (instanceRef core0_a0_c0_t_state_FSM_FFd4_In5_renamed_97))
              )
            )
            (net N36
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_FSM_FFd1_In_SW0))
                (portRef I5 (instanceRef core0_a0_c0_t_state_FSM_FFd1_In_renamed_98))
              )
            )
            (net (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_1 "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<7>1")
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_1_renamed_99))
                (portRef I5 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_3))
              )
            )
            (net (rename core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_2 "core0/a0/c0/t_state[31]_tok_tx_hold[7]_select_98_OUT<7>2")
              (joined
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_3))
                (portRef O (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_7_2_renamed_166))
              )
            )
            (net N38
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_FSM_FFd3_In_SW0))
                (portRef I3 (instanceRef core0_a0_c0_t_state_FSM_FFd3_In_renamed_100))
              )
            )
            (net N40
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5__SW0))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_5__))
              )
            )
            (net N42
              (joined
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0_2_renamed_101))
                (portRef O (instanceRef core0_a0_c0_t_state_31__tok_tx_hold_7__select_98_OUT_0_2_SW0))
              )
            )
            (net (rename core0_a0_c0_GND_19_o_GND_19_o_equal_64_o_renamed_0_23_ "core0/a0/c0/GND_19_o_GND_19_o_equal_64_o<23>")
              (joined
                (portRef O (instanceRef core0_a0_c0_GND_19_o_GND_19_o_equal_64_o_23_1_renamed_102))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_31))
                (portRef I4 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_3_renamed_162))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_4_renamed_163))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_311))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_11))
                (portRef I1 (instanceRef core0_a0_c0_GND_19_o_GND_19_o_equal_64_o_23_3))
              )
            )
            (net (rename core0_a0_c0_GND_19_o_GND_19_o_equal_64_o_23_1 "core0/a0/c0/GND_19_o_GND_19_o_equal_64_o<23>1")
              (joined
                (portRef O (instanceRef core0_a0_c0_GND_19_o_GND_19_o_equal_64_o_23_2))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_tok_2__select_97_OUT_0_31))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_4_3_renamed_162))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_3_4_renamed_163))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_311))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_11))
                (portRef I2 (instanceRef core0_a0_c0_GND_19_o_GND_19_o_equal_64_o_23_3))
              )
            )
            (net (rename core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_0__rt "core0/Msub_block_count[10]_GND_2_o_sub_56_OUT_cy<0>_rt")
              (joined
                (portRef O (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_0__rt_renamed_103))
                (portRef S (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_cy_0__))
                (portRef LI (instanceRef core0_Msub_block_count_10__GND_2_o_sub_56_OUT_xor_0__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_27__rt "core0/a0/Mcount_timeout_cy<27>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_27__rt_renamed_104))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_27__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_27__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_26__rt "core0/a0/Mcount_timeout_cy<26>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_26__rt_renamed_105))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_26__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_26__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_25__rt "core0/a0/Mcount_timeout_cy<25>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_25__rt_renamed_106))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_25__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_25__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_24__rt "core0/a0/Mcount_timeout_cy<24>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_24__rt_renamed_107))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_24__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_24__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_23__rt "core0/a0/Mcount_timeout_cy<23>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_23__rt_renamed_108))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_23__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_23__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_22__rt "core0/a0/Mcount_timeout_cy<22>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_22__rt_renamed_109))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_22__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_22__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_21__rt "core0/a0/Mcount_timeout_cy<21>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_21__rt_renamed_110))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_21__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_21__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_20__rt "core0/a0/Mcount_timeout_cy<20>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_20__rt_renamed_111))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_20__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_20__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_19__rt "core0/a0/Mcount_timeout_cy<19>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_19__rt_renamed_112))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_19__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_19__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_18__rt "core0/a0/Mcount_timeout_cy<18>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_18__rt_renamed_113))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_18__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_18__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_17__rt "core0/a0/Mcount_timeout_cy<17>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_17__rt_renamed_114))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_17__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_17__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_16__rt "core0/a0/Mcount_timeout_cy<16>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_16__rt_renamed_115))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_16__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_16__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_15__rt "core0/a0/Mcount_timeout_cy<15>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_15__rt_renamed_116))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_15__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_15__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_14__rt "core0/a0/Mcount_timeout_cy<14>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_14__rt_renamed_117))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_14__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_14__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_13__rt "core0/a0/Mcount_timeout_cy<13>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_13__rt_renamed_118))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_13__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_13__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_12__rt "core0/a0/Mcount_timeout_cy<12>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_12__rt_renamed_119))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_12__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_12__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_11__rt "core0/a0/Mcount_timeout_cy<11>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_11__rt_renamed_120))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_11__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_11__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_10__rt "core0/a0/Mcount_timeout_cy<10>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_10__rt_renamed_121))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_10__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_10__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_9__rt "core0/a0/Mcount_timeout_cy<9>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_9__rt_renamed_122))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_9__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_9__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_8__rt "core0/a0/Mcount_timeout_cy<8>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_8__rt_renamed_123))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_8__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_8__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_7__rt "core0/a0/Mcount_timeout_cy<7>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_7__rt_renamed_124))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_7__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_7__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_6__rt "core0/a0/Mcount_timeout_cy<6>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_6__rt_renamed_125))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_6__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_6__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_5__rt "core0/a0/Mcount_timeout_cy<5>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_5__rt_renamed_126))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_5__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_5__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_4__rt "core0/a0/Mcount_timeout_cy<4>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_4__rt_renamed_127))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_4__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_4__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_3__rt "core0/a0/Mcount_timeout_cy<3>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_3__rt_renamed_128))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_3__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_3__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_2__rt "core0/a0/Mcount_timeout_cy<2>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_2__rt_renamed_129))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_2__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_2__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_cy_1__rt "core0/a0/Mcount_timeout_cy<1>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_cy_1__rt_renamed_130))
                (portRef S (instanceRef core0_a0_Mcount_timeout_cy_1__))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_1__))
              )
            )
            (net (rename core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_0__rt "core0/a0/c0/Msub_t_count[23]_GND_19_o_sub_30_OUT_cy<0>_rt")
              (joined
                (portRef O (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_0__rt_renamed_131))
                (portRef S (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_cy_0__))
                (portRef LI (instanceRef core0_a0_c0_Msub_t_count_23__GND_19_o_sub_30_OUT_xor_0__))
              )
            )
            (net (rename core0_a0_Mcount_timeout_xor_28__rt "core0/a0/Mcount_timeout_xor<28>_rt")
              (joined
                (portRef O (instanceRef core0_a0_Mcount_timeout_xor_28__rt_renamed_132))
                (portRef LI (instanceRef core0_a0_Mcount_timeout_xor_28__))
              )
            )
            (net (rename core0_a0_valid_rstpot "core0/a0/valid_rstpot")
              (joined
                (portRef D (instanceRef core0_a0_valid_renamed_133))
                (portRef O (instanceRef core0_a0_valid_rstpot_renamed_147))
              )
            )
            (net (rename core0_a0_des_running_rstpot "core0/a0/des_running_rstpot")
              (joined
                (portRef D (instanceRef core0_a0_des_running_renamed_134))
                (portRef O (instanceRef core0_a0_des_running_rstpot_renamed_150))
              )
            )
            (net (rename core0_a0_edna_valid_rstpot "core0/a0/edna_valid_rstpot")
              (joined
                (portRef D (instanceRef core0_a0_edna_valid_renamed_135))
                (portRef O (instanceRef core0_a0_edna_valid_rstpot_renamed_167))
              )
            )
            (net (rename core0_a0_stop_rstpot "core0/a0/stop_rstpot")
              (joined
                (portRef D (instanceRef core0_a0_stop_renamed_136))
                (portRef O (instanceRef core0_a0_stop_rstpot_renamed_151))
              )
            )
            (net (rename core0_a0_d0_valid_rstpot "core0/a0/d0/valid_rstpot")
              (joined
                (portRef D (instanceRef core0_a0_d0_valid_renamed_137))
                (portRef O (instanceRef core0_a0_d0_valid_rstpot_renamed_152))
              )
            )
            (net (rename core0_state_FSM_FFd2_rstpot "core0/state_FSM_FFd2_rstpot")
              (joined
                (portRef D (instanceRef core0_state_FSM_FFd2_renamed_138))
                (portRef O (instanceRef core0_state_FSM_FFd2_rstpot_renamed_168))
              )
            )
            (net (rename core0_state_FSM_FFd5_rstpot "core0/state_FSM_FFd5_rstpot")
              (joined
                (portRef D (instanceRef core0_state_FSM_FFd5_renamed_139))
                (portRef O (instanceRef core0_state_FSM_FFd5_rstpot_renamed_149))
              )
            )
            (net (rename core0_state_FSM_FFd11_rstpot "core0/state_FSM_FFd11_rstpot")
              (joined
                (portRef D (instanceRef core0_state_FSM_FFd11_renamed_140))
                (portRef O (instanceRef core0_state_FSM_FFd11_rstpot_renamed_164))
              )
            )
            (net (rename core0_state_FSM_FFd12_rstpot "core0/state_FSM_FFd12_rstpot")
              (joined
                (portRef D (instanceRef core0_state_FSM_FFd12_renamed_141))
                (portRef O (instanceRef core0_state_FSM_FFd12_rstpot_renamed_153))
              )
            )
            (net (rename core0_hi_busy_rstpot "core0/hi_busy_rstpot")
              (joined
                (portRef D (instanceRef core0_hi_busy_renamed_142))
                (portRef O (instanceRef core0_hi_busy_rstpot1_INV_0))
              )
            )
            (net (rename core0_a0_atmel_status_valid_rstpot "core0/a0/atmel_status_valid_rstpot")
              (joined
                (portRef D (instanceRef core0_a0_atmel_status_valid_renamed_143))
                (portRef O (instanceRef core0_a0_atmel_status_valid_rstpot_renamed_154))
              )
            )
            (net (rename core0_a0_tok_done_flag_rstpot1 "core0/a0/tok_done_flag_rstpot1")
              (joined
                (portRef D (instanceRef core0_a0_tok_done_flag_renamed_144))
                (portRef O (instanceRef core0_a0_tok_done_flag_rstpot1_renamed_148))
              )
            )
            (net (rename core0_a0_c0_wk_start_h_rstpot1 "core0/a0/c0/wk_start_h_rstpot1")
              (joined
                (portRef D (instanceRef core0_a0_c0_wk_start_h_renamed_145))
                (portRef O (instanceRef core0_a0_c0_wk_start_h_rstpot1_renamed_165))
              )
            )
            (net (rename core0_a0_c0_tx_start_h_rstpot1 "core0/a0/c0/tx_start_h_rstpot1")
              (joined
                (portRef D (instanceRef core0_a0_c0_tx_start_h_renamed_146))
                (portRef O (instanceRef core0_a0_c0_tx_start_h_rstpot1_renamed_169))
              )
            )
            (net N44
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_1_3_SW0))
                (portRef I3 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_1_3))
              )
            )
            (net N46
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_3_SW0))
                (portRef I2 (instanceRef core0_a0_c0_t_state_31__t_count_23__select_94_OUT_7_3))
              )
            )
            (net N48
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_0_3_F))
                (portRef I0 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_0_3))
              )
            )
            (net N49
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_0_3_G))
                (portRef I1 (instanceRef core0_a0_c0_t_state_31__t_count_rd_2__select_99_OUT_0_3))
              )
            )
            (net N50
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_FSM_FFd2_In3_F))
                (portRef I0 (instanceRef core0_a0_c0_t_state_FSM_FFd2_In3))
              )
            )
            (net N51
              (joined
                (portRef O (instanceRef core0_a0_c0_t_state_FSM_FFd2_In3_G))
                (portRef I1 (instanceRef core0_a0_c0_t_state_FSM_FFd2_In3))
              )
            )
            (net (rename core0_a0_pm0_n0015_0_ "core0/a0/pm0/n0015<0>")
              (joined
                (portRef (member DIPB 3) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOPB 3) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pm0_n0015_1_ "core0/a0/pm0/n0015<1>")
              (joined
                (portRef (member DIPB 2) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOPB 2) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pm0_n0016_0_ "core0/a0/pm0/n0016<0>")
              (joined
                (portRef (member DIB 31) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 31) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pm0_n0016_1_ "core0/a0/pm0/n0016<1>")
              (joined
                (portRef (member DIB 30) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 30) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pm0_n0016_2_ "core0/a0/pm0/n0016<2>")
              (joined
                (portRef (member DIB 29) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 29) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pm0_n0016_3_ "core0/a0/pm0/n0016<3>")
              (joined
                (portRef (member DIB 28) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 28) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pm0_n0016_4_ "core0/a0/pm0/n0016<4>")
              (joined
                (portRef (member DIB 27) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 27) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pm0_n0016_5_ "core0/a0/pm0/n0016<5>")
              (joined
                (portRef (member DIB 26) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 26) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pm0_n0016_6_ "core0/a0/pm0/n0016<6>")
              (joined
                (portRef (member DIB 25) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 25) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pm0_n0016_7_ "core0/a0/pm0/n0016<7>")
              (joined
                (portRef (member DIB 24) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 24) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pm0_n0016_8_ "core0/a0/pm0/n0016<8>")
              (joined
                (portRef (member DIB 23) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 23) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pm0_n0016_9_ "core0/a0/pm0/n0016<9>")
              (joined
                (portRef (member DIB 22) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 22) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pm0_n0016_10_ "core0/a0/pm0/n0016<10>")
              (joined
                (portRef (member DIB 21) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 21) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pm0_n0016_11_ "core0/a0/pm0/n0016<11>")
              (joined
                (portRef (member DIB 20) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 20) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pm0_n0016_12_ "core0/a0/pm0/n0016<12>")
              (joined
                (portRef (member DIB 19) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 19) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pm0_n0016_13_ "core0/a0/pm0/n0016<13>")
              (joined
                (portRef (member DIB 18) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 18) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pm0_n0016_14_ "core0/a0/pm0/n0016<14>")
              (joined
                (portRef (member DIB 17) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 17) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_pm0_n0016_15_ "core0/a0/pm0/n0016<15>")
              (joined
                (portRef (member DIB 16) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
                (portRef (member DOB 16) (instanceRef core0_a0_pm0_ram_1k_generate_s6_kcpsm6_rom))
              )
            )
            (net (rename core0_a0_Mshreg_async_dd "core0/a0/Mshreg_async_dd")
              (joined
                (portRef Q (instanceRef core0_a0_Mshreg_async_dd_renamed_170))
                (portRef D (instanceRef core0_a0_async_dd_renamed_171))
              )
            )
          )
      )
    )
  )

  (design okCoreHarness
    (cellRef okCoreHarness
      (libraryRef okCoreHarness_lib)
    )
    (property PART (string "xc6slx45-2fgg484") (owner "Xilinx"))
  )
)

