{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition " "Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Wed Dec 18 02:08:22 2013 " "Info: Processing started: Wed Dec 18 02:08:22 2013" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off processor -c processor " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off processor -c processor" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst15\|overflow " "Warning: Node \"alu:inst15\|overflow\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 13 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst15\|dCopy\[7\] " "Warning: Node \"alu:inst15\|dCopy\[7\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst15\|d\[7\] " "Warning: Node \"alu:inst15\|d\[7\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst15\|dCopy\[6\] " "Warning: Node \"alu:inst15\|dCopy\[6\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst15\|d\[6\] " "Warning: Node \"alu:inst15\|d\[6\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst15\|dCopy\[5\] " "Warning: Node \"alu:inst15\|dCopy\[5\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst15\|d\[5\] " "Warning: Node \"alu:inst15\|d\[5\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst15\|dCopy\[4\] " "Warning: Node \"alu:inst15\|dCopy\[4\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst15\|d\[4\] " "Warning: Node \"alu:inst15\|d\[4\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst15\|dCopy\[3\] " "Warning: Node \"alu:inst15\|dCopy\[3\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst15\|d\[3\] " "Warning: Node \"alu:inst15\|d\[3\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst15\|dCopy\[2\] " "Warning: Node \"alu:inst15\|dCopy\[2\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst15\|d\[2\] " "Warning: Node \"alu:inst15\|d\[2\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst15\|dCopy\[1\] " "Warning: Node \"alu:inst15\|dCopy\[1\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst15\|d\[1\] " "Warning: Node \"alu:inst15\|d\[1\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst15\|dCopy\[0\] " "Warning: Node \"alu:inst15\|dCopy\[0\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1} { "Warning" "WTDB_COMB_LATCH_NODE" "alu:inst15\|d\[0\] " "Warning: Node \"alu:inst15\|d\[0\]\" is a latch" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk" "" } } } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "16 " "Warning: Found 16 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[12\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[13\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[15\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[1\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] " "Info: Detected ripple clock \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\] " "Info: Detected ripple clock \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[6\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\] " "Info: Detected ripple clock \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[5\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\] " "Info: Detected ripple clock \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[4\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\] " "Info: Detected ripple clock \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[3\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\] " "Info: Detected ripple clock \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[2\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\] " "Info: Detected ripple clock \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[1\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] " "Info: Detected ripple clock \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" as buffer" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_GATED_CLK" "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0 " "Info: Detected gated clock \"lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0\" as buffer" {  } { { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0" } } } }  } 0 0 "Detected gated clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clock_splitter:inst2\|out_clk1 " "Info: Detected ripple clock \"clock_splitter:inst2\|out_clk1\" as buffer" {  } { { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } } { "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "c:/altera/90sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clock_splitter:inst2\|out_clk1" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] register alu:inst15\|dCopy\[6\] 24.75 MHz 40.4 ns Internal " "Info: Clock \"clk\" has Internal fmax of 24.75 MHz between source register \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" and destination register \"alu:inst15\|dCopy\[6\]\" (period= 40.4 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "41.200 ns + Longest register register " "Info: + Longest register to register delay is 41.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 1 REG LC1_A26 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A26; Fanout = 13; REG Node = 'PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(12.600 ns) 15.400 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0 2 MEM EC4_A 1 " "Info: 2: + IC(2.800 ns) + CELL(12.600 ns) = 15.400 ns; Loc. = EC4_A; Fanout = 1; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 17.900 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\] 3 MEM EC4_A 2 " "Info: 3: + IC(0.000 ns) + CELL(2.500 ns) = 17.900 ns; Loc. = EC4_A; Fanout = 2; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 23.500 ns alu:inst15\|lpm_add_sub:Add0\|addcore:adder\|\$00006~0 4 COMB LC1_A21 22 " "Info: 4: + IC(2.900 ns) + CELL(2.700 ns) = 23.500 ns; Loc. = LC1_A21; Fanout = 22; COMB Node = 'alu:inst15\|lpm_add_sub:Add0\|addcore:adder\|\$00006~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] alu:inst15|lpm_add_sub:Add0|addcore:adder|$00006~0 } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 273 20 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(1.400 ns) 28.000 ns alu:inst15\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~COUT 5 COMB LC5_A20 2 " "Info: 5: + IC(3.100 ns) + CELL(1.400 ns) = 28.000 ns; Loc. = LC5_A20; Fanout = 2; COMB Node = 'alu:inst15\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[0\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { alu:inst15|lpm_add_sub:Add0|addcore:adder|$00006~0 alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 28.300 ns alu:inst15\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT 6 COMB LC6_A20 2 " "Info: 6: + IC(0.000 ns) + CELL(0.300 ns) = 28.300 ns; Loc. = LC6_A20; Fanout = 2; COMB Node = 'alu:inst15\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[1\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 28.600 ns alu:inst15\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT 7 COMB LC7_A20 2 " "Info: 7: + IC(0.000 ns) + CELL(0.300 ns) = 28.600 ns; Loc. = LC7_A20; Fanout = 2; COMB Node = 'alu:inst15\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[2\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 28.900 ns alu:inst15\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT 8 COMB LC8_A20 2 " "Info: 8: + IC(0.000 ns) + CELL(0.300 ns) = 28.900 ns; Loc. = LC8_A20; Fanout = 2; COMB Node = 'alu:inst15\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[3\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.100 ns) + CELL(0.300 ns) 30.300 ns alu:inst15\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT 9 COMB LC1_A22 2 " "Info: 9: + IC(1.100 ns) + CELL(0.300 ns) = 30.300 ns; Loc. = LC1_A22; Fanout = 2; COMB Node = 'alu:inst15\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[4\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.400 ns" { alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.300 ns) 30.600 ns alu:inst15\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT 10 COMB LC2_A22 2 " "Info: 10: + IC(0.000 ns) + CELL(0.300 ns) = 30.600 ns; Loc. = LC2_A22; Fanout = 2; COMB Node = 'alu:inst15\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[5\]~COUT'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.300 ns" { alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.200 ns) 31.800 ns alu:inst15\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\] 11 COMB LC3_A22 1 " "Info: 11: + IC(0.000 ns) + CELL(1.200 ns) = 31.800 ns; Loc. = LC3_A22; Fanout = 1; COMB Node = 'alu:inst15\|lpm_add_sub:Add4\|addcore:adder\|a_csnbuffer:result_node\|cs_buffer\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.200 ns" { alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] } "NODE_NAME" } } { "a_csnbuffer.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/a_csnbuffer.tdf" 25 13 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(1.700 ns) 36.300 ns alu:inst15\|Mux16~20 12 COMB LC7_A25 1 " "Info: 12: + IC(2.800 ns) + CELL(1.700 ns) = 36.300 ns; Loc. = LC7_A25; Fanout = 1; COMB Node = 'alu:inst15\|Mux16~20'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "4.500 ns" { alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] alu:inst15|Mux16~20 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.000 ns) 38.300 ns alu:inst15\|Mux16~16 13 COMB LC8_A25 1 " "Info: 13: + IC(0.000 ns) + CELL(2.000 ns) = 38.300 ns; Loc. = LC8_A25; Fanout = 1; COMB Node = 'alu:inst15\|Mux16~16'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.000 ns" { alu:inst15|Mux16~20 alu:inst15|Mux16~16 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 41.200 ns alu:inst15\|dCopy\[6\] 14 REG LC3_A25 1 " "Info: 14: + IC(0.500 ns) + CELL(2.400 ns) = 41.200 ns; Loc. = LC3_A25; Fanout = 1; REG Node = 'alu:inst15\|dCopy\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst15|Mux16~16 alu:inst15|dCopy[6] } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "28.000 ns ( 67.96 % ) " "Info: Total cell delay = 28.000 ns ( 67.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.200 ns ( 32.04 % ) " "Info: Total interconnect delay = 13.200 ns ( 32.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "41.200 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] alu:inst15|lpm_add_sub:Add0|addcore:adder|$00006~0 alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] alu:inst15|Mux16~20 alu:inst15|Mux16~16 alu:inst15|dCopy[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "41.200 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] {} alu:inst15|lpm_add_sub:Add0|addcore:adder|$00006~0 {} alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT {} alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] {} alu:inst15|Mux16~20 {} alu:inst15|Mux16~16 {} alu:inst15|dCopy[6] {} } { 0.000ns 2.800ns 0.000ns 2.900ns 3.100ns 0.000ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 2.800ns 0.000ns 0.500ns } { 0.000ns 12.600ns 2.500ns 2.700ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 1.700ns 2.000ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "28.300 ns - Smallest " "Info: - Smallest clock skew is 28.300 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 45.700 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 45.700 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk1 2 REG LC1_I13 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_I13; Fanout = 10; REG Node = 'clock_splitter:inst2\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk clock_splitter:inst2|out_clk1 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.000 ns) + CELL(1.400 ns) 18.800 ns PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 3 REG LC8_A26 11 " "Info: 3: + IC(9.000 ns) + CELL(1.400 ns) = 18.800 ns; Loc. = LC8_A26; Fanout = 11; REG Node = 'PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(12.600 ns) 34.200 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0 4 MEM EC8_A 1 " "Info: 4: + IC(2.800 ns) + CELL(12.600 ns) = 34.200 ns; Loc. = EC8_A; Fanout = 1; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 36.700 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\] 5 MEM EC8_A 17 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 36.700 ns; Loc. = EC8_A; Fanout = 17; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[14\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 42.500 ns alu:inst15\|dCopy\[1\]~9 6 COMB LC4_A25 8 " "Info: 6: + IC(3.100 ns) + CELL(2.700 ns) = 42.500 ns; Loc. = LC4_A25; Fanout = 8; COMB Node = 'alu:inst15\|dCopy\[1\]~9'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14] alu:inst15|dCopy[1]~9 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 45.700 ns alu:inst15\|dCopy\[6\] 7 REG LC3_A25 1 " "Info: 7: + IC(0.500 ns) + CELL(2.700 ns) = 45.700 ns; Loc. = LC3_A25; Fanout = 1; REG Node = 'alu:inst15\|dCopy\[6\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst15|dCopy[1]~9 alu:inst15|dCopy[6] } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "26.200 ns ( 57.33 % ) " "Info: Total cell delay = 26.200 ns ( 57.33 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "19.500 ns ( 42.67 % ) " "Info: Total interconnect delay = 19.500 ns ( 42.67 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "45.700 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14] alu:inst15|dCopy[1]~9 alu:inst15|dCopy[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "45.700 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} alu:inst15|dCopy[1]~9 {} alu:inst15|dCopy[6] {} } { 0.000ns 0.000ns 4.100ns 9.000ns 2.800ns 0.000ns 3.100ns 0.500ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 17.400 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 17.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk1 2 REG LC1_I13 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_I13; Fanout = 10; REG Node = 'clock_splitter:inst2\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk clock_splitter:inst2|out_clk1 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.000 ns) + CELL(0.000 ns) 17.400 ns PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 3 REG LC1_A26 13 " "Info: 3: + IC(9.000 ns) + CELL(0.000 ns) = 17.400 ns; Loc. = LC1_A26; Fanout = 13; REG Node = 'PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 24.71 % ) " "Info: Total cell delay = 4.300 ns ( 24.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.100 ns ( 75.29 % ) " "Info: Total interconnect delay = 13.100 ns ( 75.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.400 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.400 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns 9.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "45.700 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14] alu:inst15|dCopy[1]~9 alu:inst15|dCopy[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "45.700 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} alu:inst15|dCopy[1]~9 {} alu:inst15|dCopy[6] {} } { 0.000ns 0.000ns 4.100ns 9.000ns 2.800ns 0.000ns 3.100ns 0.500ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.400 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.400 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns 9.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns + " "Info: + Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "5.900 ns + " "Info: + Micro setup delay of destination is 5.900 ns" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 19 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "41.200 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] alu:inst15|lpm_add_sub:Add0|addcore:adder|$00006~0 alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] alu:inst15|Mux16~20 alu:inst15|Mux16~16 alu:inst15|dCopy[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "41.200 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] {} alu:inst15|lpm_add_sub:Add0|addcore:adder|$00006~0 {} alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[0]~COUT {} alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[1]~COUT {} alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[2]~COUT {} alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[3]~COUT {} alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[4]~COUT {} alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[5]~COUT {} alu:inst15|lpm_add_sub:Add4|addcore:adder|a_csnbuffer:result_node|cs_buffer[6] {} alu:inst15|Mux16~20 {} alu:inst15|Mux16~16 {} alu:inst15|dCopy[6] {} } { 0.000ns 2.800ns 0.000ns 2.900ns 3.100ns 0.000ns 0.000ns 0.000ns 1.100ns 0.000ns 0.000ns 2.800ns 0.000ns 0.500ns } { 0.000ns 12.600ns 2.500ns 2.700ns 1.400ns 0.300ns 0.300ns 0.300ns 0.300ns 0.300ns 1.200ns 1.700ns 2.000ns 2.400ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "45.700 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14] alu:inst15|dCopy[1]~9 alu:inst15|dCopy[6] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "45.700 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[14] {} alu:inst15|dCopy[1]~9 {} alu:inst15|dCopy[6] {} } { 0.000ns 0.000ns 4.100ns 9.000ns 2.800ns 0.000ns 3.100ns 0.500ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.400 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.400 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns 9.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Warning" "WTAN_CLOCK_WILL_NOT_OPERATE" "clk 144 " "Warning: Circuit may not operate. Detected 144 non-operational path(s) clocked by clock \"clk\" with clock skew larger than data delay. See Compilation Report for details." {  } {  } 0 0 "Circuit may not operate. Detected %2!d! non-operational path(s) clocked by clock \"%1!s!\" with clock skew larger than data delay. See Compilation Report for details." 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_NEGATIVE_HOLD_RESULT" "PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] alu:inst15\|d\[7\] clk 10.9 ns " "Info: Found hold time violation between source  pin or register \"PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]\" and destination pin or register \"alu:inst15\|d\[7\]\" for clock \"clk\" (Hold time is 10.9 ns)" { { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "39.500 ns + Largest " "Info: + Largest clock skew is 39.500 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 56.900 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 56.900 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk1 2 REG LC1_I13 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_I13; Fanout = 10; REG Node = 'clock_splitter:inst2\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk clock_splitter:inst2|out_clk1 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.000 ns) + CELL(1.400 ns) 18.800 ns PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 3 REG LC8_A26 11 " "Info: 3: + IC(9.000 ns) + CELL(1.400 ns) = 18.800 ns; Loc. = LC8_A26; Fanout = 11; REG Node = 'PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(12.600 ns) 34.200 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0 4 MEM EC4_A 1 " "Info: 4: + IC(2.800 ns) + CELL(12.600 ns) = 34.200 ns; Loc. = EC4_A; Fanout = 1; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 36.700 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\] 5 MEM EC4_A 2 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 36.700 ns; Loc. = EC4_A; Fanout = 2; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 42.300 ns alu:inst15\|lpm_add_sub:Add0\|addcore:adder\|\$00006~0 6 COMB LC1_A21 22 " "Info: 6: + IC(2.900 ns) + CELL(2.700 ns) = 42.300 ns; Loc. = LC1_A21; Fanout = 22; COMB Node = 'alu:inst15\|lpm_add_sub:Add0\|addcore:adder\|\$00006~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] alu:inst15|lpm_add_sub:Add0|addcore:adder|$00006~0 } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 273 20 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 48.100 ns alu:inst15\|d\[7\]~50 7 COMB LC3_A20 1 " "Info: 7: + IC(3.100 ns) + CELL(2.700 ns) = 48.100 ns; Loc. = LC3_A20; Fanout = 1; COMB Node = 'alu:inst15\|d\[7\]~50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { alu:inst15|lpm_add_sub:Add0|addcore:adder|$00006~0 alu:inst15|d[7]~50 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 51.300 ns alu:inst15\|d\[7\]~51 8 COMB LC4_A20 8 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 51.300 ns; Loc. = LC4_A20; Fanout = 8; COMB Node = 'alu:inst15\|d\[7\]~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst15|d[7]~50 alu:inst15|d[7]~51 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 56.900 ns alu:inst15\|d\[7\] 9 REG LC1_A18 1 " "Info: 9: + IC(2.900 ns) + CELL(2.700 ns) = 56.900 ns; Loc. = LC1_A18; Fanout = 1; REG Node = 'alu:inst15\|d\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { alu:inst15|d[7]~51 alu:inst15|d[7] } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "31.600 ns ( 55.54 % ) " "Info: Total cell delay = 31.600 ns ( 55.54 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "25.300 ns ( 44.46 % ) " "Info: Total interconnect delay = 25.300 ns ( 44.46 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "56.900 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] alu:inst15|lpm_add_sub:Add0|addcore:adder|$00006~0 alu:inst15|d[7]~50 alu:inst15|d[7]~51 alu:inst15|d[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "56.900 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] {} alu:inst15|lpm_add_sub:Add0|addcore:adder|$00006~0 {} alu:inst15|d[7]~50 {} alu:inst15|d[7]~51 {} alu:inst15|d[7] {} } { 0.000ns 0.000ns 4.100ns 9.000ns 2.800ns 0.000ns 2.900ns 3.100ns 0.500ns 2.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 17.400 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to source register is 17.400 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk1 2 REG LC1_I13 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_I13; Fanout = 10; REG Node = 'clock_splitter:inst2\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk clock_splitter:inst2|out_clk1 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.000 ns) + CELL(0.000 ns) 17.400 ns PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 3 REG LC1_A26 13 " "Info: 3: + IC(9.000 ns) + CELL(0.000 ns) = 17.400 ns; Loc. = LC1_A26; Fanout = 13; REG Node = 'PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.000 ns" { clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.300 ns ( 24.71 % ) " "Info: Total cell delay = 4.300 ns ( 24.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "13.100 ns ( 75.29 % ) " "Info: Total interconnect delay = 13.100 ns ( 75.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.400 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.400 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns 9.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "56.900 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] alu:inst15|lpm_add_sub:Add0|addcore:adder|$00006~0 alu:inst15|d[7]~50 alu:inst15|d[7]~51 alu:inst15|d[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "56.900 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] {} alu:inst15|lpm_add_sub:Add0|addcore:adder|$00006~0 {} alu:inst15|d[7]~50 {} alu:inst15|d[7]~51 {} alu:inst15|d[7] {} } { 0.000ns 0.000ns 4.100ns 9.000ns 2.800ns 0.000ns 2.900ns 3.100ns 0.500ns 2.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.400 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.400 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns 9.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "1.400 ns - " "Info: - Micro clock to output delay of source is 1.400 ns" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "27.200 ns - Shortest register register " "Info: - Shortest register to register delay is 27.200 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\] 1 REG LC1_A26 13 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A26; Fanout = 13; REG Node = 'PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(12.600 ns) 15.400 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0 2 MEM EC1_A 1 " "Info: 2: + IC(2.800 ns) + CELL(12.600 ns) = 15.400 ns; Loc. = EC1_A; Fanout = 1; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[2]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 17.900 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\] 3 MEM EC1_A 17 " "Info: 3: + IC(0.000 ns) + CELL(2.500 ns) = 17.900 ns; Loc. = EC1_A; Fanout = 17; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[2\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[2]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[2] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.700 ns) + CELL(2.700 ns) 24.300 ns alu:inst15\|Mux34~10 4 COMB LC4_A18 1 " "Info: 4: + IC(3.700 ns) + CELL(2.700 ns) = 24.300 ns; Loc. = LC4_A18; Fanout = 1; COMB Node = 'alu:inst15\|Mux34~10'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.400 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[2] alu:inst15|Mux34~10 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 33 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.400 ns) 27.200 ns alu:inst15\|d\[7\] 5 REG LC1_A18 1 " "Info: 5: + IC(0.500 ns) + CELL(2.400 ns) = 27.200 ns; Loc. = LC1_A18; Fanout = 1; REG Node = 'alu:inst15\|d\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.900 ns" { alu:inst15|Mux34~10 alu:inst15|d[7] } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "20.200 ns ( 74.26 % ) " "Info: Total cell delay = 20.200 ns ( 74.26 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "7.000 ns ( 25.74 % ) " "Info: Total interconnect delay = 7.000 ns ( 25.74 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.200 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[2]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[2] alu:inst15|Mux34~10 alu:inst15|d[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.200 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[2]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[2] {} alu:inst15|Mux34~10 {} alu:inst15|d[7] {} } { 0.000ns 2.800ns 0.000ns 3.700ns 0.500ns } { 0.000ns 12.600ns 2.500ns 2.700ns 2.400ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.000 ns + " "Info: + Micro hold delay of destination is 0.000 ns" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_INVERTED_CLOCK_FOUND" "" "Info: Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" {  } { { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "Delay path is controlled by inverted clocks -- if clock duty cycle is 50%, fmax is divided by two" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "56.900 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] alu:inst15|lpm_add_sub:Add0|addcore:adder|$00006~0 alu:inst15|d[7]~50 alu:inst15|d[7]~51 alu:inst15|d[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "56.900 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] {} alu:inst15|lpm_add_sub:Add0|addcore:adder|$00006~0 {} alu:inst15|d[7]~50 {} alu:inst15|d[7]~51 {} alu:inst15|d[7] {} } { 0.000ns 0.000ns 4.100ns 9.000ns 2.800ns 0.000ns 2.900ns 3.100ns 0.500ns 2.900ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "17.400 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "17.400 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} } { 0.000ns 0.000ns 4.100ns 9.000ns } { 0.000ns 2.900ns 1.400ns 0.000ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "27.200 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[2]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[2] alu:inst15|Mux34~10 alu:inst15|d[7] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "27.200 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[0] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[2]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[2] {} alu:inst15|Mux34~10 {} alu:inst15|d[7] {} } { 0.000ns 2.800ns 0.000ns 3.700ns 0.500ns } { 0.000ns 12.600ns 2.500ns 2.700ns 2.400ns } "" } }  } 0 0 "Found hold time violation between source  pin or register \"%1!s!\" and destination pin or register \"%2!s!\" for clock \"%3!s!\" (Hold time is %4!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk write_reg_rd\[5\] alu:inst15\|d\[5\] 68.900 ns register " "Info: tco from clock \"clk\" to destination pin \"write_reg_rd\[5\]\" through register \"alu:inst15\|d\[5\]\" is 68.900 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 57.300 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 57.300 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.900 ns) 2.900 ns clk 1 CLK PIN_91 3 " "Info: 1: + IC(0.000 ns) + CELL(2.900 ns) = 2.900 ns; Loc. = PIN_91; Fanout = 3; CLK Node = 'clk'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 8 -8 160 24 "clk" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(4.100 ns) + CELL(1.400 ns) 8.400 ns clock_splitter:inst2\|out_clk1 2 REG LC1_I13 10 " "Info: 2: + IC(4.100 ns) + CELL(1.400 ns) = 8.400 ns; Loc. = LC1_I13; Fanout = 10; REG Node = 'clock_splitter:inst2\|out_clk1'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.500 ns" { clk clock_splitter:inst2|out_clk1 } "NODE_NAME" } } { "clock_splitter.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/clock_splitter.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(9.000 ns) + CELL(1.400 ns) 18.800 ns PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\] 3 REG LC8_A26 11 " "Info: 3: + IC(9.000 ns) + CELL(1.400 ns) = 18.800 ns; Loc. = LC8_A26; Fanout = 11; REG Node = 'PC:inst3\|lpm_counter:pre_count_rtl_0\|alt_counter_f10ke:wysi_counter\|counter_cell\[7\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "10.400 ns" { clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] } "NODE_NAME" } } { "alt_counter_f10ke.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/alt_counter_f10ke.tdf" 329 15 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.800 ns) + CELL(12.600 ns) 34.200 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0 4 MEM EC4_A 1 " "Info: 4: + IC(2.800 ns) + CELL(12.600 ns) = 34.200 ns; Loc. = EC4_A; Fanout = 1; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]~mem_cell_ra0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.400 ns" { PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(2.500 ns) 36.700 ns lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\] 5 MEM EC4_A 2 " "Info: 5: + IC(0.000 ns) + CELL(2.500 ns) = 36.700 ns; Loc. = EC4_A; Fanout = 2; MEM Node = 'lpm_rom0:inst10\|lpm_rom:lpm_rom_component\|altrom:srom\|q\[0\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.500 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] } "NODE_NAME" } } { "altrom.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/altrom.tdf" 82 2 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.900 ns) + CELL(2.700 ns) 42.300 ns alu:inst15\|lpm_add_sub:Add0\|addcore:adder\|\$00006~0 6 COMB LC1_A21 22 " "Info: 6: + IC(2.900 ns) + CELL(2.700 ns) = 42.300 ns; Loc. = LC1_A21; Fanout = 22; COMB Node = 'alu:inst15\|lpm_add_sub:Add0\|addcore:adder\|\$00006~0'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.600 ns" { lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] alu:inst15|lpm_add_sub:Add0|addcore:adder|$00006~0 } "NODE_NAME" } } { "addcore.tdf" "" { Text "c:/altera/90sp2/quartus/libraries/megafunctions/addcore.tdf" 273 20 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.100 ns) + CELL(2.700 ns) 48.100 ns alu:inst15\|d\[7\]~50 7 COMB LC3_A20 1 " "Info: 7: + IC(3.100 ns) + CELL(2.700 ns) = 48.100 ns; Loc. = LC3_A20; Fanout = 1; COMB Node = 'alu:inst15\|d\[7\]~50'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.800 ns" { alu:inst15|lpm_add_sub:Add0|addcore:adder|$00006~0 alu:inst15|d[7]~50 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.500 ns) + CELL(2.700 ns) 51.300 ns alu:inst15\|d\[7\]~51 8 COMB LC4_A20 8 " "Info: 8: + IC(0.500 ns) + CELL(2.700 ns) = 51.300 ns; Loc. = LC4_A20; Fanout = 8; COMB Node = 'alu:inst15\|d\[7\]~51'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.200 ns" { alu:inst15|d[7]~50 alu:inst15|d[7]~51 } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(3.300 ns) + CELL(2.700 ns) 57.300 ns alu:inst15\|d\[5\] 9 REG LC1_A9 1 " "Info: 9: + IC(3.300 ns) + CELL(2.700 ns) = 57.300 ns; Loc. = LC1_A9; Fanout = 1; REG Node = 'alu:inst15\|d\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.000 ns" { alu:inst15|d[7]~51 alu:inst15|d[5] } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "31.600 ns ( 55.15 % ) " "Info: Total cell delay = 31.600 ns ( 55.15 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "25.700 ns ( 44.85 % ) " "Info: Total interconnect delay = 25.700 ns ( 44.85 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "57.300 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] alu:inst15|lpm_add_sub:Add0|addcore:adder|$00006~0 alu:inst15|d[7]~50 alu:inst15|d[7]~51 alu:inst15|d[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "57.300 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] {} alu:inst15|lpm_add_sub:Add0|addcore:adder|$00006~0 {} alu:inst15|d[7]~50 {} alu:inst15|d[7]~51 {} alu:inst15|d[5] {} } { 0.000ns 0.000ns 4.100ns 9.000ns 2.800ns 0.000ns 2.900ns 3.100ns 0.500ns 3.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.000 ns + " "Info: + Micro clock to output delay of source is 0.000 ns" {  } { { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "11.600 ns + Longest register pin " "Info: + Longest register to pin delay is 11.600 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns alu:inst15\|d\[5\] 1 REG LC1_A9 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LC1_A9; Fanout = 1; REG Node = 'alu:inst15\|d\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { alu:inst15|d[5] } "NODE_NAME" } } { "../ALU/ALU.vhd" "" { Text "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/ALU/ALU.vhd" 24 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.600 ns) + CELL(5.000 ns) 11.600 ns write_reg_rd\[5\] 2 PIN PIN_36 0 " "Info: 2: + IC(6.600 ns) + CELL(5.000 ns) = 11.600 ns; Loc. = PIN_36; Fanout = 0; PIN Node = 'write_reg_rd\[5\]'" {  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { alu:inst15|d[5] write_reg_rd[5] } "NODE_NAME" } } { "processor.bdf" "" { Schematic "C:/Users/Derek Nordgren/Documents/GitHub/284Processor/Processor/processor.bdf" { { 128 2736 2915 144 "write_reg_rd\[7..0\]" "" } { 120 2464 2568 136 "write_reg_rd\[7..0\]" "" } { 120 2664 2756 136 "write_reg_rd\[7..0\]" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "5.000 ns ( 43.10 % ) " "Info: Total cell delay = 5.000 ns ( 43.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.600 ns ( 56.90 % ) " "Info: Total interconnect delay = 6.600 ns ( 56.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { alu:inst15|d[5] write_reg_rd[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { alu:inst15|d[5] {} write_reg_rd[5] {} } { 0.000ns 6.600ns } { 0.000ns 5.000ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "57.300 ns" { clk clock_splitter:inst2|out_clk1 PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] alu:inst15|lpm_add_sub:Add0|addcore:adder|$00006~0 alu:inst15|d[7]~50 alu:inst15|d[7]~51 alu:inst15|d[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "57.300 ns" { clk {} clk~out {} clock_splitter:inst2|out_clk1 {} PC:inst3|lpm_counter:pre_count_rtl_0|alt_counter_f10ke:wysi_counter|counter_cell[7] {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0]~mem_cell_ra0 {} lpm_rom0:inst10|lpm_rom:lpm_rom_component|altrom:srom|q[0] {} alu:inst15|lpm_add_sub:Add0|addcore:adder|$00006~0 {} alu:inst15|d[7]~50 {} alu:inst15|d[7]~51 {} alu:inst15|d[5] {} } { 0.000ns 0.000ns 4.100ns 9.000ns 2.800ns 0.000ns 2.900ns 3.100ns 0.500ns 3.300ns } { 0.000ns 2.900ns 1.400ns 1.400ns 12.600ns 2.500ns 2.700ns 2.700ns 2.700ns 2.700ns } "" } } { "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/90sp2/quartus/bin/TimingClosureFloorplan.fld" "" "11.600 ns" { alu:inst15|d[5] write_reg_rd[5] } "NODE_NAME" } } { "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "c:/altera/90sp2/quartus/bin/Technology_Viewer.qrui" "11.600 ns" { alu:inst15|d[5] {} write_reg_rd[5] {} } { 0.000ns 6.600ns } { 0.000ns 5.000ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 21 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 21 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "193 " "Info: Peak virtual memory: 193 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Wed Dec 18 02:08:23 2013 " "Info: Processing ended: Wed Dec 18 02:08:23 2013" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Info: Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
