HelpInfo,E:\Microsemi\SynplifyPro\lib\html,fpgahelp.qhc,errormessages.mp,E:\Microsemi\SynplifyPro\bin\mbin\assistant
Implementation;Synthesis;RootName:SlowFast
Implementation;Synthesis|| CL260 ||@W:Pruning register bit 0 of temp[3:0]. If this is not the intended behavior, drive the input with valid values, or an input from the top level.||SlowFast.srr(33);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\synthesis\SlowFast.srr'/linenumber/33||SlowFast.v(30);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\hdl\SlowFast.v'/linenumber/30
Implementation;Synthesis|| MT530 ||@W:Found inferred clock SlowFast|Bclk which controls 3 sequential elements including temp[3:1]. This clock has no specified timing constraint which may adversely impact design performance. ||SlowFast.srr(116);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\synthesis\SlowFast.srr'/linenumber/116||slowfast.v(30);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_hw\hw8\hw8p2\hw8p2_parta\hdl\slowfast.v'/linenumber/30
Implementation;Synthesis|| MT530 ||@W:Found inferred clock SlowFast|Aclk which controls 5 sequential elements including dff_0.qbar. This clock has no specified timing constraint which may adversely impact design performance. ||SlowFast.srr(117);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\synthesis\SlowFast.srr'/linenumber/117||dff.v(28);liberoaction://cross_probe/hdl/file/'e:\repos\ecen5863_hw\hw8\hw8p2\hw8p2_parta\hdl\dff.v'/linenumber/28
Implementation;Synthesis|| MT420 ||@W:Found inferred clock SlowFast|Aclk with period 10.00ns. Please declare a user-defined clock on object "p:Aclk"||SlowFast.srr(243);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\synthesis\SlowFast.srr'/linenumber/243||null;null
Implementation;Synthesis|| MT420 ||@W:Found inferred clock SlowFast|Bclk with period 10.00ns. Please declare a user-defined clock on object "p:Bclk"||SlowFast.srr(244);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\synthesis\SlowFast.srr'/linenumber/244||null;null
Implementation;Synthesis|| MT320 ||@N: This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.||SlowFast.srr(260);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\synthesis\SlowFast.srr'/linenumber/260||null;null
Implementation;Synthesis|| MT322 ||@N: Clock constraints include only register-to-register paths associated with each individual clock.||SlowFast.srr(262);liberoaction://cross_probe/hdl/file/'E:\repos\ECEN5863_HW\HW8\HW8P2\HW8P2_PartA\synthesis\SlowFast.srr'/linenumber/262||null;null
