
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//less_clang_-O2:     file format elf64-littleaarch64


Disassembly of section .init:

00000000004017e0 <.init>:
  4017e0:	stp	x29, x30, [sp, #-16]!
  4017e4:	mov	x29, sp
  4017e8:	bl	401d20 <setlocale@plt+0x60>
  4017ec:	ldp	x29, x30, [sp], #16
  4017f0:	ret

Disassembly of section .plt:

0000000000401800 <memcpy@plt-0x20>:
  401800:	stp	x16, x30, [sp, #-16]!
  401804:	adrp	x16, 42e000 <winch@@Base+0x162ac>
  401808:	ldr	x17, [x16, #4088]
  40180c:	add	x16, x16, #0xff8
  401810:	br	x17
  401814:	nop
  401818:	nop
  40181c:	nop

0000000000401820 <memcpy@plt>:
  401820:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401824:	ldr	x17, [x16]
  401828:	add	x16, x16, #0x0
  40182c:	br	x17

0000000000401830 <strlen@plt>:
  401830:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401834:	ldr	x17, [x16, #8]
  401838:	add	x16, x16, #0x8
  40183c:	br	x17

0000000000401840 <exit@plt>:
  401840:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401844:	ldr	x17, [x16, #16]
  401848:	add	x16, x16, #0x10
  40184c:	br	x17

0000000000401850 <_setjmp@plt>:
  401850:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401854:	ldr	x17, [x16, #24]
  401858:	add	x16, x16, #0x18
  40185c:	br	x17

0000000000401860 <dup@plt>:
  401860:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401864:	ldr	x17, [x16, #32]
  401868:	add	x16, x16, #0x20
  40186c:	br	x17

0000000000401870 <sigprocmask@plt>:
  401870:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401874:	ldr	x17, [x16, #40]
  401878:	add	x16, x16, #0x28
  40187c:	br	x17

0000000000401880 <cfgetospeed@plt>:
  401880:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401884:	ldr	x17, [x16, #48]
  401888:	add	x16, x16, #0x30
  40188c:	br	x17

0000000000401890 <tputs@plt>:
  401890:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401894:	ldr	x17, [x16, #56]
  401898:	add	x16, x16, #0x38
  40189c:	br	x17

00000000004018a0 <fgets_unlocked@plt>:
  4018a0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  4018a4:	ldr	x17, [x16, #64]
  4018a8:	add	x16, x16, #0x40
  4018ac:	br	x17

00000000004018b0 <sprintf@plt>:
  4018b0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  4018b4:	ldr	x17, [x16, #72]
  4018b8:	add	x16, x16, #0x48
  4018bc:	br	x17

00000000004018c0 <putc@plt>:
  4018c0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  4018c4:	ldr	x17, [x16, #80]
  4018c8:	add	x16, x16, #0x50
  4018cc:	br	x17

00000000004018d0 <kill@plt>:
  4018d0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  4018d4:	ldr	x17, [x16, #88]
  4018d8:	add	x16, x16, #0x58
  4018dc:	br	x17

00000000004018e0 <lseek@plt>:
  4018e0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  4018e4:	ldr	x17, [x16, #96]
  4018e8:	add	x16, x16, #0x60
  4018ec:	br	x17

00000000004018f0 <tgoto@plt>:
  4018f0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  4018f4:	ldr	x17, [x16, #104]
  4018f8:	add	x16, x16, #0x68
  4018fc:	br	x17

0000000000401900 <snprintf@plt>:
  401900:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401904:	ldr	x17, [x16, #112]
  401908:	add	x16, x16, #0x70
  40190c:	br	x17

0000000000401910 <tcgetattr@plt>:
  401910:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401914:	ldr	x17, [x16, #120]
  401918:	add	x16, x16, #0x78
  40191c:	br	x17

0000000000401920 <fileno@plt>:
  401920:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401924:	ldr	x17, [x16, #128]
  401928:	add	x16, x16, #0x80
  40192c:	br	x17

0000000000401930 <signal@plt>:
  401930:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401934:	ldr	x17, [x16, #136]
  401938:	add	x16, x16, #0x88
  40193c:	br	x17

0000000000401940 <fclose@plt>:
  401940:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401944:	ldr	x17, [x16, #144]
  401948:	add	x16, x16, #0x90
  40194c:	br	x17

0000000000401950 <fsync@plt>:
  401950:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401954:	ldr	x17, [x16, #152]
  401958:	add	x16, x16, #0x98
  40195c:	br	x17

0000000000401960 <getpid@plt>:
  401960:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401964:	ldr	x17, [x16, #160]
  401968:	add	x16, x16, #0xa0
  40196c:	br	x17

0000000000401970 <nl_langinfo@plt>:
  401970:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401974:	ldr	x17, [x16, #168]
  401978:	add	x16, x16, #0xa8
  40197c:	br	x17

0000000000401980 <fopen@plt>:
  401980:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401984:	ldr	x17, [x16, #176]
  401988:	add	x16, x16, #0xb0
  40198c:	br	x17

0000000000401990 <time@plt>:
  401990:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401994:	ldr	x17, [x16, #184]
  401998:	add	x16, x16, #0xb8
  40199c:	br	x17

00000000004019a0 <open@plt>:
  4019a0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  4019a4:	ldr	x17, [x16, #192]
  4019a8:	add	x16, x16, #0xc0
  4019ac:	br	x17

00000000004019b0 <popen@plt>:
  4019b0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  4019b4:	ldr	x17, [x16, #200]
  4019b8:	add	x16, x16, #0xc8
  4019bc:	br	x17

00000000004019c0 <sigemptyset@plt>:
  4019c0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  4019c4:	ldr	x17, [x16, #208]
  4019c8:	add	x16, x16, #0xd0
  4019cc:	br	x17

00000000004019d0 <strncmp@plt>:
  4019d0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  4019d4:	ldr	x17, [x16, #216]
  4019d8:	add	x16, x16, #0xd8
  4019dc:	br	x17

00000000004019e0 <__libc_start_main@plt>:
  4019e0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  4019e4:	ldr	x17, [x16, #224]
  4019e8:	add	x16, x16, #0xe0
  4019ec:	br	x17

00000000004019f0 <strcat@plt>:
  4019f0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  4019f4:	ldr	x17, [x16, #232]
  4019f8:	add	x16, x16, #0xe8
  4019fc:	br	x17

0000000000401a00 <fgetc@plt>:
  401a00:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401a04:	ldr	x17, [x16, #240]
  401a08:	add	x16, x16, #0xf0
  401a0c:	br	x17

0000000000401a10 <tgetflag@plt>:
  401a10:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401a14:	ldr	x17, [x16, #248]
  401a18:	add	x16, x16, #0xf8
  401a1c:	br	x17

0000000000401a20 <memset@plt>:
  401a20:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401a24:	ldr	x17, [x16, #256]
  401a28:	add	x16, x16, #0x100
  401a2c:	br	x17

0000000000401a30 <sleep@plt>:
  401a30:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401a34:	ldr	x17, [x16, #264]
  401a38:	add	x16, x16, #0x108
  401a3c:	br	x17

0000000000401a40 <fchmod@plt>:
  401a40:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401a44:	ldr	x17, [x16, #272]
  401a48:	add	x16, x16, #0x110
  401a4c:	br	x17

0000000000401a50 <tgetent@plt>:
  401a50:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401a54:	ldr	x17, [x16, #280]
  401a58:	add	x16, x16, #0x118
  401a5c:	br	x17

0000000000401a60 <calloc@plt>:
  401a60:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401a64:	ldr	x17, [x16, #288]
  401a68:	add	x16, x16, #0x120
  401a6c:	br	x17

0000000000401a70 <tgetnum@plt>:
  401a70:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401a74:	ldr	x17, [x16, #296]
  401a78:	add	x16, x16, #0x128
  401a7c:	br	x17

0000000000401a80 <getc@plt>:
  401a80:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401a84:	ldr	x17, [x16, #304]
  401a88:	add	x16, x16, #0x130
  401a8c:	br	x17

0000000000401a90 <system@plt>:
  401a90:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401a94:	ldr	x17, [x16, #312]
  401a98:	add	x16, x16, #0x138
  401a9c:	br	x17

0000000000401aa0 <strerror@plt>:
  401aa0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401aa4:	ldr	x17, [x16, #320]
  401aa8:	add	x16, x16, #0x140
  401aac:	br	x17

0000000000401ab0 <close@plt>:
  401ab0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401ab4:	ldr	x17, [x16, #328]
  401ab8:	add	x16, x16, #0x148
  401abc:	br	x17

0000000000401ac0 <__gmon_start__@plt>:
  401ac0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401ac4:	ldr	x17, [x16, #336]
  401ac8:	add	x16, x16, #0x150
  401acc:	br	x17

0000000000401ad0 <write@plt>:
  401ad0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401ad4:	ldr	x17, [x16, #344]
  401ad8:	add	x16, x16, #0x158
  401adc:	br	x17

0000000000401ae0 <abort@plt>:
  401ae0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401ae4:	ldr	x17, [x16, #352]
  401ae8:	add	x16, x16, #0x160
  401aec:	br	x17

0000000000401af0 <strcmp@plt>:
  401af0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401af4:	ldr	x17, [x16, #360]
  401af8:	add	x16, x16, #0x168
  401afc:	br	x17

0000000000401b00 <__ctype_b_loc@plt>:
  401b00:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401b04:	ldr	x17, [x16, #368]
  401b08:	add	x16, x16, #0x170
  401b0c:	br	x17

0000000000401b10 <strtol@plt>:
  401b10:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401b14:	ldr	x17, [x16, #376]
  401b18:	add	x16, x16, #0x178
  401b1c:	br	x17

0000000000401b20 <free@plt>:
  401b20:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401b24:	ldr	x17, [x16, #384]
  401b28:	add	x16, x16, #0x180
  401b2c:	br	x17

0000000000401b30 <strchr@plt>:
  401b30:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401b34:	ldr	x17, [x16, #392]
  401b38:	add	x16, x16, #0x188
  401b3c:	br	x17

0000000000401b40 <rename@plt>:
  401b40:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401b44:	ldr	x17, [x16, #400]
  401b48:	add	x16, x16, #0x190
  401b4c:	br	x17

0000000000401b50 <strcpy@plt>:
  401b50:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401b54:	ldr	x17, [x16, #408]
  401b58:	add	x16, x16, #0x198
  401b5c:	br	x17

0000000000401b60 <read@plt>:
  401b60:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401b64:	ldr	x17, [x16, #416]
  401b68:	add	x16, x16, #0x1a0
  401b6c:	br	x17

0000000000401b70 <tcsetattr@plt>:
  401b70:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401b74:	ldr	x17, [x16, #424]
  401b78:	add	x16, x16, #0x1a8
  401b7c:	br	x17

0000000000401b80 <isatty@plt>:
  401b80:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401b84:	ldr	x17, [x16, #432]
  401b88:	add	x16, x16, #0x1b0
  401b8c:	br	x17

0000000000401b90 <iswupper@plt>:
  401b90:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401b94:	ldr	x17, [x16, #440]
  401b98:	add	x16, x16, #0x1b8
  401b9c:	br	x17

0000000000401ba0 <tgetstr@plt>:
  401ba0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401ba4:	ldr	x17, [x16, #448]
  401ba8:	add	x16, x16, #0x1c0
  401bac:	br	x17

0000000000401bb0 <__fxstat@plt>:
  401bb0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401bb4:	ldr	x17, [x16, #456]
  401bb8:	add	x16, x16, #0x1c8
  401bbc:	br	x17

0000000000401bc0 <strstr@plt>:
  401bc0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401bc4:	ldr	x17, [x16, #464]
  401bc8:	add	x16, x16, #0x1d0
  401bcc:	br	x17

0000000000401bd0 <realpath@plt>:
  401bd0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401bd4:	ldr	x17, [x16, #472]
  401bd8:	add	x16, x16, #0x1d8
  401bdc:	br	x17

0000000000401be0 <regexec@plt>:
  401be0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401be4:	ldr	x17, [x16, #480]
  401be8:	add	x16, x16, #0x1e0
  401bec:	br	x17

0000000000401bf0 <longjmp@plt>:
  401bf0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401bf4:	ldr	x17, [x16, #488]
  401bf8:	add	x16, x16, #0x1e8
  401bfc:	br	x17

0000000000401c00 <regfree@plt>:
  401c00:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401c04:	ldr	x17, [x16, #496]
  401c08:	add	x16, x16, #0x1f0
  401c0c:	br	x17

0000000000401c10 <regcomp@plt>:
  401c10:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401c14:	ldr	x17, [x16, #504]
  401c18:	add	x16, x16, #0x1f8
  401c1c:	br	x17

0000000000401c20 <strncpy@plt>:
  401c20:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401c24:	ldr	x17, [x16, #512]
  401c28:	add	x16, x16, #0x200
  401c2c:	br	x17

0000000000401c30 <pclose@plt>:
  401c30:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401c34:	ldr	x17, [x16, #520]
  401c38:	add	x16, x16, #0x208
  401c3c:	br	x17

0000000000401c40 <__errno_location@plt>:
  401c40:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401c44:	ldr	x17, [x16, #528]
  401c48:	add	x16, x16, #0x210
  401c4c:	br	x17

0000000000401c50 <getenv@plt>:
  401c50:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401c54:	ldr	x17, [x16, #536]
  401c58:	add	x16, x16, #0x218
  401c5c:	br	x17

0000000000401c60 <__xstat@plt>:
  401c60:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401c64:	ldr	x17, [x16, #544]
  401c68:	add	x16, x16, #0x220
  401c6c:	br	x17

0000000000401c70 <towlower@plt>:
  401c70:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401c74:	ldr	x17, [x16, #552]
  401c78:	add	x16, x16, #0x228
  401c7c:	br	x17

0000000000401c80 <fprintf@plt>:
  401c80:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401c84:	ldr	x17, [x16, #560]
  401c88:	add	x16, x16, #0x230
  401c8c:	br	x17

0000000000401c90 <fgets@plt>:
  401c90:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401c94:	ldr	x17, [x16, #568]
  401c98:	add	x16, x16, #0x238
  401c9c:	br	x17

0000000000401ca0 <creat@plt>:
  401ca0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401ca4:	ldr	x17, [x16, #576]
  401ca8:	add	x16, x16, #0x240
  401cac:	br	x17

0000000000401cb0 <ioctl@plt>:
  401cb0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401cb4:	ldr	x17, [x16, #584]
  401cb8:	add	x16, x16, #0x248
  401cbc:	br	x17

0000000000401cc0 <setlocale@plt>:
  401cc0:	adrp	x16, 42f000 <memcpy@GLIBC_2.17>
  401cc4:	ldr	x17, [x16, #592]
  401cc8:	add	x16, x16, #0x250
  401ccc:	br	x17

Disassembly of section .text:

0000000000401cd0 <clear@@Base-0x1d90>:
  401cd0:	mov	x29, #0x0                   	// #0
  401cd4:	mov	x30, #0x0                   	// #0
  401cd8:	mov	x5, x0
  401cdc:	ldr	x1, [sp]
  401ce0:	add	x2, sp, #0x8
  401ce4:	mov	x6, sp
  401ce8:	movz	x0, #0x0, lsl #48
  401cec:	movk	x0, #0x0, lsl #32
  401cf0:	movk	x0, #0x40, lsl #16
  401cf4:	movk	x0, #0x1ddc
  401cf8:	movz	x3, #0x0, lsl #48
  401cfc:	movk	x3, #0x0, lsl #32
  401d00:	movk	x3, #0x41, lsl #16
  401d04:	movk	x3, #0x8ca0
  401d08:	movz	x4, #0x0, lsl #48
  401d0c:	movk	x4, #0x0, lsl #32
  401d10:	movk	x4, #0x41, lsl #16
  401d14:	movk	x4, #0x8d20
  401d18:	bl	4019e0 <__libc_start_main@plt>
  401d1c:	bl	401ae0 <abort@plt>
  401d20:	adrp	x0, 42e000 <winch@@Base+0x162ac>
  401d24:	ldr	x0, [x0, #4064]
  401d28:	cbz	x0, 401d30 <setlocale@plt+0x70>
  401d2c:	b	401ac0 <__gmon_start__@plt>
  401d30:	ret
  401d34:	nop
  401d38:	adrp	x0, 432000 <winch@@Base+0x1a2ac>
  401d3c:	add	x0, x0, #0x7f0
  401d40:	adrp	x1, 432000 <winch@@Base+0x1a2ac>
  401d44:	add	x1, x1, #0x7f0
  401d48:	cmp	x1, x0
  401d4c:	b.eq	401d64 <setlocale@plt+0xa4>  // b.none
  401d50:	adrp	x1, 418000 <winch@@Base+0x2ac>
  401d54:	ldr	x1, [x1, #3392]
  401d58:	cbz	x1, 401d64 <setlocale@plt+0xa4>
  401d5c:	mov	x16, x1
  401d60:	br	x16
  401d64:	ret
  401d68:	adrp	x0, 432000 <winch@@Base+0x1a2ac>
  401d6c:	add	x0, x0, #0x7f0
  401d70:	adrp	x1, 432000 <winch@@Base+0x1a2ac>
  401d74:	add	x1, x1, #0x7f0
  401d78:	sub	x1, x1, x0
  401d7c:	lsr	x2, x1, #63
  401d80:	add	x1, x2, x1, asr #3
  401d84:	cmp	xzr, x1, asr #1
  401d88:	asr	x1, x1, #1
  401d8c:	b.eq	401da4 <setlocale@plt+0xe4>  // b.none
  401d90:	adrp	x2, 418000 <winch@@Base+0x2ac>
  401d94:	ldr	x2, [x2, #3400]
  401d98:	cbz	x2, 401da4 <setlocale@plt+0xe4>
  401d9c:	mov	x16, x2
  401da0:	br	x16
  401da4:	ret
  401da8:	stp	x29, x30, [sp, #-32]!
  401dac:	mov	x29, sp
  401db0:	str	x19, [sp, #16]
  401db4:	adrp	x19, 432000 <winch@@Base+0x1a2ac>
  401db8:	ldrb	w0, [x19, #2049]
  401dbc:	cbnz	w0, 401dcc <setlocale@plt+0x10c>
  401dc0:	bl	401d38 <setlocale@plt+0x78>
  401dc4:	mov	w0, #0x1                   	// #1
  401dc8:	strb	w0, [x19, #2049]
  401dcc:	ldr	x19, [sp, #16]
  401dd0:	ldp	x29, x30, [sp], #32
  401dd4:	ret
  401dd8:	b	401d68 <setlocale@plt+0xa8>
  401ddc:	stp	x29, x30, [sp, #-64]!
  401de0:	stp	x24, x23, [sp, #16]
  401de4:	stp	x22, x21, [sp, #32]
  401de8:	stp	x20, x19, [sp, #48]
  401dec:	mov	x19, x1
  401df0:	ldr	x8, [x19], #8
  401df4:	mov	w20, w0
  401df8:	adrp	x0, 418000 <winch@@Base+0x2ac>
  401dfc:	adrp	x21, 437000 <PC+0x4800>
  401e00:	adrp	x22, 437000 <PC+0x4800>
  401e04:	add	x0, x0, #0xd50
  401e08:	mov	x29, sp
  401e0c:	str	x8, [x21, #240]
  401e10:	str	wzr, [x22, #284]
  401e14:	bl	40a918 <clear@@Base+0x6eb8>
  401e18:	bl	40a994 <clear@@Base+0x6f34>
  401e1c:	cbnz	w0, 401e28 <setlocale@plt+0x168>
  401e20:	mov	w8, #0x1                   	// #1
  401e24:	str	w8, [x22, #284]
  401e28:	mov	w0, #0x1                   	// #1
  401e2c:	mov	w22, #0x1                   	// #1
  401e30:	bl	401b80 <isatty@plt>
  401e34:	adrp	x23, 437000 <PC+0x4800>
  401e38:	str	w0, [x23, #268]
  401e3c:	bl	411558 <clear@@Base+0xdaf8>
  401e40:	bl	40a384 <clear@@Base+0x6924>
  401e44:	bl	402864 <setlocale@plt+0xba4>
  401e48:	bl	40a23c <clear@@Base+0x67dc>
  401e4c:	bl	40507c <clear@@Base+0x161c>
  401e50:	bl	40e4e4 <clear@@Base+0xaa84>
  401e54:	bl	4072d0 <clear@@Base+0x3870>
  401e58:	bl	4137ac <clear@@Base+0xfd4c>
  401e5c:	bl	415e9c <error@@Base+0x1c3c>
  401e60:	ldr	x0, [x21, #240]
  401e64:	bl	40cc5c <clear@@Base+0x91fc>
  401e68:	adrp	x1, 418000 <winch@@Base+0x2ac>
  401e6c:	add	x1, x1, #0xd5b
  401e70:	bl	401af0 <strcmp@plt>
  401e74:	adrp	x21, 436000 <PC+0x3800>
  401e78:	cbnz	w0, 401e80 <setlocale@plt+0x1c0>
  401e7c:	str	w22, [x21, #756]
  401e80:	bl	415408 <error@@Base+0x11a8>
  401e84:	ldr	w8, [x21, #756]
  401e88:	adrp	x9, 41d000 <winch@@Base+0x52ac>
  401e8c:	adrp	x10, 418000 <winch@@Base+0x2ac>
  401e90:	add	x9, x9, #0x55c
  401e94:	add	x10, x10, #0xd60
  401e98:	cmp	w8, #0x0
  401e9c:	csel	x0, x10, x9, eq  // eq = none
  401ea0:	bl	40a918 <clear@@Base+0x6eb8>
  401ea4:	cbz	x0, 401edc <setlocale@plt+0x21c>
  401ea8:	mov	x21, x0
  401eac:	bl	401830 <strlen@plt>
  401eb0:	add	w8, w0, #0x1
  401eb4:	sxtw	x0, w8
  401eb8:	mov	w1, #0x1                   	// #1
  401ebc:	bl	401a60 <calloc@plt>
  401ec0:	cbnz	x0, 401ed0 <setlocale@plt+0x210>
  401ec4:	adrp	x0, 418000 <winch@@Base+0x2ac>
  401ec8:	add	x0, x0, #0xdf6
  401ecc:	b	4020b8 <setlocale@plt+0x3f8>
  401ed0:	mov	x1, x21
  401ed4:	bl	401b50 <strcpy@plt>
  401ed8:	bl	412af8 <clear@@Base+0xf098>
  401edc:	cmp	w20, #0x2
  401ee0:	sub	w24, w20, #0x1
  401ee4:	b.lt	401f4c <setlocale@plt+0x28c>  // b.tstop
  401ee8:	adrp	x21, 418000 <winch@@Base+0x2ac>
  401eec:	add	x21, x21, #0xd65
  401ef0:	ldr	x22, [x19]
  401ef4:	ldrb	w8, [x22]
  401ef8:	cmp	w8, #0x2d
  401efc:	b.eq	401f08 <setlocale@plt+0x248>  // b.none
  401f00:	cmp	w8, #0x2b
  401f04:	b.ne	401f10 <setlocale@plt+0x250>  // b.any
  401f08:	ldrb	w8, [x22, #1]
  401f0c:	cbnz	w8, 401f1c <setlocale@plt+0x25c>
  401f10:	bl	4135e8 <clear@@Base+0xfb88>
  401f14:	cbz	w0, 4020c8 <setlocale@plt+0x408>
  401f18:	ldr	x22, [x19]
  401f1c:	mov	x0, x22
  401f20:	mov	x1, x21
  401f24:	add	x19, x19, #0x8
  401f28:	sub	w24, w24, #0x1
  401f2c:	bl	401af0 <strcmp@plt>
  401f30:	cbz	w0, 401f4c <setlocale@plt+0x28c>
  401f34:	mov	x0, x22
  401f38:	bl	412af8 <clear@@Base+0xf098>
  401f3c:	sub	w20, w20, #0x1
  401f40:	cmp	w20, #0x1
  401f44:	b.gt	401ef0 <setlocale@plt+0x230>
  401f48:	mov	w24, wzr
  401f4c:	bl	4135e8 <clear@@Base+0xfb88>
  401f50:	cbnz	w0, 4020d4 <setlocale@plt+0x414>
  401f54:	adrp	x0, 418000 <winch@@Base+0x2ac>
  401f58:	add	x0, x0, #0xd68
  401f5c:	bl	40a918 <clear@@Base+0x6eb8>
  401f60:	adrp	x20, 437000 <PC+0x4800>
  401f64:	str	x0, [x20, #296]
  401f68:	cbz	x0, 401f74 <setlocale@plt+0x2b4>
  401f6c:	ldrb	w8, [x0]
  401f70:	cbnz	w8, 401f98 <setlocale@plt+0x2d8>
  401f74:	adrp	x0, 418000 <winch@@Base+0x2ac>
  401f78:	add	x0, x0, #0xd6f
  401f7c:	bl	40a918 <clear@@Base+0x6eb8>
  401f80:	str	x0, [x20, #296]
  401f84:	bl	40a994 <clear@@Base+0x6f34>
  401f88:	cbz	w0, 401f98 <setlocale@plt+0x2d8>
  401f8c:	adrp	x8, 418000 <winch@@Base+0x2ac>
  401f90:	add	x8, x8, #0xd76
  401f94:	str	x8, [x20, #296]
  401f98:	adrp	x0, 418000 <winch@@Base+0x2ac>
  401f9c:	add	x0, x0, #0xd79
  401fa0:	bl	40a918 <clear@@Base+0x6eb8>
  401fa4:	adrp	x20, 437000 <PC+0x4800>
  401fa8:	str	x0, [x20, #272]
  401fac:	bl	40a994 <clear@@Base+0x6f34>
  401fb0:	cbz	w0, 401fc0 <setlocale@plt+0x300>
  401fb4:	adrp	x8, 418000 <winch@@Base+0x2ac>
  401fb8:	add	x8, x8, #0xd82
  401fbc:	str	x8, [x20, #272]
  401fc0:	adrp	x8, 437000 <PC+0x4800>
  401fc4:	ldr	w8, [x8, #264]
  401fc8:	cbnz	w8, 401fdc <setlocale@plt+0x31c>
  401fcc:	mov	x1, xzr
  401fd0:	cmp	w24, #0x1
  401fd4:	b.ge	401ff8 <setlocale@plt+0x338>  // b.tcont
  401fd8:	b	40201c <setlocale@plt+0x35c>
  401fdc:	adrp	x0, 418000 <winch@@Base+0x2ac>
  401fe0:	add	x0, x0, #0xd91
  401fe4:	mov	x1, xzr
  401fe8:	bl	40d634 <clear@@Base+0x9bd4>
  401fec:	mov	x1, x0
  401ff0:	cmp	w24, #0x1
  401ff4:	b.lt	40201c <setlocale@plt+0x35c>  // b.tstop
  401ff8:	add	w20, w24, #0x1
  401ffc:	ldr	x0, [x19], #8
  402000:	bl	40d634 <clear@@Base+0x9bd4>
  402004:	mov	x0, xzr
  402008:	bl	40d608 <clear@@Base+0x9ba8>
  40200c:	sub	w20, w20, #0x1
  402010:	cmp	w20, #0x1
  402014:	mov	x1, x0
  402018:	b.gt	401ffc <setlocale@plt+0x33c>
  40201c:	ldr	w8, [x23, #268]
  402020:	cbnz	w8, 402044 <setlocale@plt+0x384>
  402024:	bl	40b964 <clear@@Base+0x7f04>
  402028:	cbnz	w0, 40203c <setlocale@plt+0x37c>
  40202c:	bl	40bc4c <clear@@Base+0x81ec>
  402030:	mov	w0, #0x1                   	// #1
  402034:	bl	40ba74 <clear@@Base+0x8014>
  402038:	cbz	w0, 40202c <setlocale@plt+0x36c>
  40203c:	mov	w0, wzr
  402040:	bl	4021c0 <setlocale@plt+0x500>
  402044:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  402048:	ldr	w8, [x8, #2104]
  40204c:	cbz	w8, 40206c <setlocale@plt+0x3ac>
  402050:	adrp	x8, 437000 <PC+0x4800>
  402054:	ldr	w8, [x8, #464]
  402058:	cbnz	w8, 40206c <setlocale@plt+0x3ac>
  40205c:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402060:	add	x0, x0, #0xda8
  402064:	mov	x1, xzr
  402068:	bl	414260 <error@@Base>
  40206c:	bl	418bec <winch@@Base+0xe98>
  402070:	mov	w0, #0x1                   	// #1
  402074:	bl	402314 <setlocale@plt+0x654>
  402078:	mov	w0, #0x1                   	// #1
  40207c:	bl	417d98 <winch@@Base+0x44>
  402080:	adrp	x19, 436000 <PC+0x3800>
  402084:	ldr	x8, [x19, #680]
  402088:	cbnz	x8, 4020a4 <setlocale@plt+0x3e4>
  40208c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  402090:	ldr	x0, [x8, #2000]
  402094:	adrp	x1, 418000 <winch@@Base+0x2ac>
  402098:	add	x1, x1, #0xd66
  40209c:	bl	401af0 <strcmp@plt>
  4020a0:	cbnz	w0, 402118 <setlocale@plt+0x458>
  4020a4:	bl	40d628 <clear@@Base+0x9bc8>
  4020a8:	cmp	w0, #0x1
  4020ac:	b.lt	4020e0 <setlocale@plt+0x420>  // b.tstop
  4020b0:	adrp	x0, 418000 <winch@@Base+0x2ac>
  4020b4:	add	x0, x0, #0xdd2
  4020b8:	mov	x1, xzr
  4020bc:	bl	414260 <error@@Base>
  4020c0:	mov	w0, #0x1                   	// #1
  4020c4:	bl	4021c0 <setlocale@plt+0x500>
  4020c8:	sub	w24, w20, #0x1
  4020cc:	bl	4135e8 <clear@@Base+0xfb88>
  4020d0:	cbz	w0, 401f54 <setlocale@plt+0x294>
  4020d4:	bl	4135fc <clear@@Base+0xfb9c>
  4020d8:	mov	w0, wzr
  4020dc:	bl	4021c0 <setlocale@plt+0x500>
  4020e0:	ldr	x0, [x19, #680]
  4020e4:	bl	41813c <winch@@Base+0x3e8>
  4020e8:	bl	418bd0 <winch@@Base+0xe7c>
  4020ec:	cbnz	w0, 402140 <setlocale@plt+0x480>
  4020f0:	bl	4188a8 <winch@@Base+0xb54>
  4020f4:	adrp	x8, 437000 <PC+0x4800>
  4020f8:	cmn	x0, #0x1
  4020fc:	str	x0, [x8, #248]
  402100:	b.eq	402140 <setlocale@plt+0x480>  // b.none
  402104:	adrp	x8, 437000 <PC+0x4800>
  402108:	ldr	w8, [x8, #508]
  40210c:	adrp	x9, 437000 <PC+0x4800>
  402110:	str	w8, [x9, #256]
  402114:	b	402160 <setlocale@plt+0x4a0>
  402118:	bl	40b964 <clear@@Base+0x7f04>
  40211c:	cbnz	w0, 402140 <setlocale@plt+0x480>
  402120:	adrp	x19, 437000 <PC+0x4800>
  402124:	ldr	w8, [x19, #476]
  402128:	cbz	w8, 402160 <setlocale@plt+0x4a0>
  40212c:	bl	40d628 <clear@@Base+0x9bc8>
  402130:	cmp	w0, #0x2
  402134:	b.lt	402148 <setlocale@plt+0x488>  // b.tstop
  402138:	str	wzr, [x19, #476]
  40213c:	b	402160 <setlocale@plt+0x4a0>
  402140:	mov	w0, #0x1                   	// #1
  402144:	bl	4021c0 <setlocale@plt+0x500>
  402148:	adrp	x8, 437000 <PC+0x4800>
  40214c:	ldr	w8, [x8, #532]
  402150:	cbnz	w8, 402160 <setlocale@plt+0x4a0>
  402154:	bl	40d498 <clear@@Base+0x9a38>
  402158:	adrp	x8, 437000 <PC+0x4800>
  40215c:	str	w0, [x8, #292]
  402160:	bl	403798 <setlocale@plt+0x1ad8>
  402164:	bl	4083d8 <clear@@Base+0x4978>
  402168:	mov	w0, wzr
  40216c:	bl	4021c0 <setlocale@plt+0x500>
  402170:	stp	x29, x30, [sp, #-32]!
  402174:	str	x19, [sp, #16]
  402178:	mov	x29, sp
  40217c:	mov	x19, x0
  402180:	bl	401830 <strlen@plt>
  402184:	add	w8, w0, #0x1
  402188:	sxtw	x0, w8
  40218c:	mov	w1, #0x1                   	// #1
  402190:	bl	401a60 <calloc@plt>
  402194:	cbz	x0, 4021a8 <setlocale@plt+0x4e8>
  402198:	mov	x1, x19
  40219c:	ldr	x19, [sp, #16]
  4021a0:	ldp	x29, x30, [sp], #32
  4021a4:	b	401b50 <strcpy@plt>
  4021a8:	adrp	x0, 418000 <winch@@Base+0x2ac>
  4021ac:	add	x0, x0, #0xdf6
  4021b0:	mov	x1, xzr
  4021b4:	bl	414260 <error@@Base>
  4021b8:	mov	w0, #0x1                   	// #1
  4021bc:	bl	4021c0 <setlocale@plt+0x500>
  4021c0:	stp	x29, x30, [sp, #-32]!
  4021c4:	str	x19, [sp, #16]
  4021c8:	mov	x29, sp
  4021cc:	tbz	w0, #31, 4021dc <setlocale@plt+0x51c>
  4021d0:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4021d4:	ldr	w19, [x8, #2096]
  4021d8:	b	4021e8 <setlocale@plt+0x528>
  4021dc:	mov	w19, w0
  4021e0:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4021e4:	str	w0, [x8, #2096]
  4021e8:	adrp	x8, 437000 <PC+0x4800>
  4021ec:	mov	w9, #0x1                   	// #1
  4021f0:	mov	x0, xzr
  4021f4:	str	w9, [x8, #280]
  4021f8:	bl	40b02c <clear@@Base+0x75cc>
  4021fc:	bl	40754c <clear@@Base+0x3aec>
  402200:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  402204:	ldr	w8, [x8, #2080]
  402208:	cbz	w8, 40221c <setlocale@plt+0x55c>
  40220c:	adrp	x8, 437000 <PC+0x4800>
  402210:	ldr	w8, [x8, #268]
  402214:	cbz	w8, 40221c <setlocale@plt+0x55c>
  402218:	bl	403a94 <clear@@Base+0x34>
  40221c:	bl	4038ac <setlocale@plt+0x1bec>
  402220:	bl	413ed4 <clear@@Base+0x10474>
  402224:	mov	w0, wzr
  402228:	bl	402314 <setlocale@plt+0x654>
  40222c:	bl	418c20 <winch@@Base+0xecc>
  402230:	mov	w0, w19
  402234:	bl	401840 <exit@plt>
  402238:	stp	x29, x30, [sp, #-16]!
  40223c:	mov	w1, w1
  402240:	sxtw	x0, w0
  402244:	mov	x29, sp
  402248:	bl	401a60 <calloc@plt>
  40224c:	cbz	x0, 402258 <setlocale@plt+0x598>
  402250:	ldp	x29, x30, [sp], #16
  402254:	ret
  402258:	adrp	x0, 418000 <winch@@Base+0x2ac>
  40225c:	add	x0, x0, #0xdf6
  402260:	mov	x1, xzr
  402264:	bl	414260 <error@@Base>
  402268:	mov	w0, #0x1                   	// #1
  40226c:	bl	4021c0 <setlocale@plt+0x500>
  402270:	b	402278 <setlocale@plt+0x5b8>
  402274:	add	x0, x0, #0x1
  402278:	ldrb	w8, [x0]
  40227c:	cmp	w8, #0x20
  402280:	b.eq	402274 <setlocale@plt+0x5b4>  // b.none
  402284:	cmp	w8, #0x9
  402288:	b.eq	402274 <setlocale@plt+0x5b4>  // b.none
  40228c:	ret
  402290:	ldrb	w10, [x1]
  402294:	cbz	w10, 402304 <setlocale@plt+0x644>
  402298:	mov	x8, x0
  40229c:	mov	x0, xzr
  4022a0:	add	x9, x1, #0x1
  4022a4:	ldrb	w11, [x8, x0]
  4022a8:	cbz	w2, 4022d0 <setlocale@plt+0x610>
  4022ac:	cbnz	w0, 4022c0 <setlocale@plt+0x600>
  4022b0:	sub	w12, w11, #0x61
  4022b4:	and	w12, w12, #0xff
  4022b8:	cmp	w12, #0x1a
  4022bc:	b.cc	40230c <setlocale@plt+0x64c>  // b.lo, b.ul, b.last
  4022c0:	sub	w12, w11, #0x41
  4022c4:	add	w13, w11, #0x20
  4022c8:	cmp	w12, #0x1a
  4022cc:	csel	w11, w13, w11, cc  // cc = lo, ul, last
  4022d0:	and	w12, w10, #0xff
  4022d4:	sub	w10, w10, #0x41
  4022d8:	and	w10, w10, #0xff
  4022dc:	cmp	w10, #0x1a
  4022e0:	ccmp	w0, #0x0, #0x4, cc  // cc = lo, ul, last
  4022e4:	add	w10, w12, #0x20
  4022e8:	csel	w10, w10, w12, ne  // ne = any
  4022ec:	cmp	w11, w10
  4022f0:	b.ne	402300 <setlocale@plt+0x640>  // b.any
  4022f4:	ldrb	w10, [x9, x0]
  4022f8:	add	x0, x0, #0x1
  4022fc:	cbnz	w10, 4022a4 <setlocale@plt+0x5e4>
  402300:	ret
  402304:	mov	w0, wzr
  402308:	ret
  40230c:	mov	w0, #0xffffffff            	// #-1
  402310:	ret
  402314:	sub	sp, sp, #0x70
  402318:	stp	x20, x19, [sp, #96]
  40231c:	adrp	x20, 432000 <winch@@Base+0x1a2ac>
  402320:	ldr	w8, [x20, #2120]
  402324:	stp	x29, x30, [sp, #64]
  402328:	str	x21, [sp, #80]
  40232c:	add	x29, sp, #0x40
  402330:	cmp	w8, w0
  402334:	b.eq	4024f8 <setlocale@plt+0x838>  // b.none
  402338:	mov	w19, w0
  40233c:	adrp	x8, 437000 <PC+0x4800>
  402340:	mov	w9, #0x8                   	// #8
  402344:	adrp	x21, 437000 <PC+0x4800>
  402348:	str	w9, [x8, #348]
  40234c:	cbz	w0, 4023c8 <setlocale@plt+0x708>
  402350:	ldr	w0, [x21, #644]
  402354:	mov	x1, sp
  402358:	bl	401910 <tcgetattr@plt>
  40235c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  402360:	ldrb	w9, [x8, #2184]
  402364:	tbnz	w9, #0, 402390 <setlocale@plt+0x6d0>
  402368:	ldp	q0, q1, [sp]
  40236c:	ldr	q2, [sp, #32]
  402370:	ldur	q3, [sp, #44]
  402374:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  402378:	add	x9, x9, #0x84c
  40237c:	mov	w10, #0x1                   	// #1
  402380:	stp	q0, q1, [x9]
  402384:	str	q2, [x9, #32]
  402388:	stur	q3, [x9, #44]
  40238c:	strb	w10, [x8, #2184]
  402390:	mov	x0, sp
  402394:	bl	401880 <cfgetospeed@plt>
  402398:	cmp	w0, #0xf
  40239c:	b.hi	4023ec <setlocale@plt+0x72c>  // b.pmore
  4023a0:	adrp	x9, 418000 <winch@@Base+0x2ac>
  4023a4:	mov	w8, w0
  4023a8:	add	x9, x9, #0xe0d
  4023ac:	adr	x10, 4023c0 <setlocale@plt+0x700>
  4023b0:	ldrb	w11, [x9, x8]
  4023b4:	add	x10, x10, x11, lsl #2
  4023b8:	mov	w8, wzr
  4023bc:	br	x10
  4023c0:	mov	w8, #0x1                   	// #1
  4023c4:	b	402480 <setlocale@plt+0x7c0>
  4023c8:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4023cc:	add	x8, x8, #0x84c
  4023d0:	ldp	q0, q1, [x8]
  4023d4:	ldr	q2, [x8, #32]
  4023d8:	ldur	q3, [x8, #44]
  4023dc:	stp	q0, q1, [sp]
  4023e0:	str	q2, [sp, #32]
  4023e4:	stur	q3, [sp, #44]
  4023e8:	b	4024dc <setlocale@plt+0x81c>
  4023ec:	mov	w8, #0x1001                	// #4097
  4023f0:	cmp	w0, w8
  4023f4:	b.eq	40247c <setlocale@plt+0x7bc>  // b.none
  4023f8:	mov	w8, #0x1002                	// #4098
  4023fc:	cmp	w0, w8
  402400:	b.ne	402488 <setlocale@plt+0x7c8>  // b.any
  402404:	mov	w8, #0x11                  	// #17
  402408:	b	402480 <setlocale@plt+0x7c0>
  40240c:	mov	w8, #0x2                   	// #2
  402410:	b	402480 <setlocale@plt+0x7c0>
  402414:	mov	w8, #0x3                   	// #3
  402418:	b	402480 <setlocale@plt+0x7c0>
  40241c:	mov	w8, #0x4                   	// #4
  402420:	b	402480 <setlocale@plt+0x7c0>
  402424:	mov	w8, #0x5                   	// #5
  402428:	b	402480 <setlocale@plt+0x7c0>
  40242c:	mov	w8, #0x6                   	// #6
  402430:	b	402480 <setlocale@plt+0x7c0>
  402434:	mov	w8, #0x7                   	// #7
  402438:	b	402480 <setlocale@plt+0x7c0>
  40243c:	mov	w8, #0x8                   	// #8
  402440:	b	402480 <setlocale@plt+0x7c0>
  402444:	mov	w8, #0x9                   	// #9
  402448:	b	402480 <setlocale@plt+0x7c0>
  40244c:	mov	w8, #0xa                   	// #10
  402450:	b	402480 <setlocale@plt+0x7c0>
  402454:	mov	w8, #0xb                   	// #11
  402458:	b	402480 <setlocale@plt+0x7c0>
  40245c:	mov	w8, #0xc                   	// #12
  402460:	b	402480 <setlocale@plt+0x7c0>
  402464:	mov	w8, #0xd                   	// #13
  402468:	b	402480 <setlocale@plt+0x7c0>
  40246c:	mov	w8, #0xe                   	// #14
  402470:	b	402480 <setlocale@plt+0x7c0>
  402474:	mov	w8, #0xf                   	// #15
  402478:	b	402480 <setlocale@plt+0x7c0>
  40247c:	mov	w8, #0x10                  	// #16
  402480:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  402484:	strh	w8, [x9, #2032]
  402488:	ldrb	w8, [sp, #19]
  40248c:	adrp	x9, 437000 <PC+0x4800>
  402490:	ldrb	w10, [sp, #20]
  402494:	strb	wzr, [sp, #32]
  402498:	str	w8, [x9, #324]
  40249c:	ldrb	w9, [sp, #31]
  4024a0:	adrp	x8, 437000 <PC+0x4800>
  4024a4:	str	w10, [x8, #320]
  4024a8:	adrp	x8, 437000 <PC+0x4800>
  4024ac:	str	w9, [x8, #384]
  4024b0:	ldr	w8, [sp, #12]
  4024b4:	mov	w9, #0x100                 	// #256
  4024b8:	strh	w9, [sp, #22]
  4024bc:	ldr	w9, [sp, #4]
  4024c0:	mov	w10, #0xffffff85            	// #-123
  4024c4:	and	w8, w8, w10
  4024c8:	str	w8, [sp, #12]
  4024cc:	mov	w8, #0x1805                	// #6149
  4024d0:	and	w9, w9, #0xffffffc7
  4024d4:	orr	w8, w9, w8
  4024d8:	str	w8, [sp, #4]
  4024dc:	ldr	w0, [x21, #644]
  4024e0:	bl	401950 <fsync@plt>
  4024e4:	ldr	w0, [x21, #644]
  4024e8:	mov	x2, sp
  4024ec:	mov	w1, #0x1                   	// #1
  4024f0:	bl	401b70 <tcsetattr@plt>
  4024f4:	str	w19, [x20, #2120]
  4024f8:	ldp	x20, x19, [sp, #96]
  4024fc:	ldr	x21, [sp, #80]
  402500:	ldp	x29, x30, [sp, #64]
  402504:	add	sp, sp, #0x70
  402508:	ret
  40250c:	sub	sp, sp, #0x30
  402510:	add	x2, sp, #0x8
  402514:	mov	w0, #0x2                   	// #2
  402518:	mov	w1, #0x5413                	// #21523
  40251c:	stp	x29, x30, [sp, #16]
  402520:	stp	x20, x19, [sp, #32]
  402524:	add	x29, sp, #0x10
  402528:	bl	401cb0 <ioctl@plt>
  40252c:	adrp	x20, 437000 <PC+0x4800>
  402530:	cbz	w0, 40256c <setlocale@plt+0x8ac>
  402534:	mov	w19, wzr
  402538:	adrp	x0, 418000 <winch@@Base+0x2ac>
  40253c:	add	x0, x0, #0xe45
  402540:	bl	40a918 <clear@@Base+0x6eb8>
  402544:	cbz	x0, 40257c <setlocale@plt+0x8bc>
  402548:	mov	w2, #0xa                   	// #10
  40254c:	mov	x1, xzr
  402550:	bl	401b10 <strtol@plt>
  402554:	str	w0, [x20, #328]
  402558:	cmp	w0, #0x0
  40255c:	b.le	4025d0 <setlocale@plt+0x910>
  402560:	adrp	x20, 437000 <PC+0x4800>
  402564:	cbnz	w19, 40266c <setlocale@plt+0x9ac>
  402568:	b	4025e0 <setlocale@plt+0x920>
  40256c:	ldrh	w0, [sp, #8]
  402570:	ldrh	w19, [sp, #10]
  402574:	cbnz	w0, 4025d4 <setlocale@plt+0x914>
  402578:	b	402538 <setlocale@plt+0x878>
  40257c:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402580:	add	x0, x0, #0xe4b
  402584:	bl	403df8 <clear@@Base+0x398>
  402588:	cbz	x0, 4025a4 <setlocale@plt+0x8e4>
  40258c:	mov	w2, #0xa                   	// #10
  402590:	mov	x1, xzr
  402594:	bl	401b10 <strtol@plt>
  402598:	cmp	w0, #0x0
  40259c:	b.gt	4025d4 <setlocale@plt+0x914>
  4025a0:	b	4025c4 <setlocale@plt+0x904>
  4025a4:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4025a8:	ldrb	w8, [x8, #3252]
  4025ac:	tbnz	w8, #0, 4025c4 <setlocale@plt+0x904>
  4025b0:	adrp	x0, 418000 <winch@@Base+0x2ac>
  4025b4:	add	x0, x0, #0xe4b
  4025b8:	bl	401a70 <tgetnum@plt>
  4025bc:	cmp	w0, #0x0
  4025c0:	b.gt	4025d4 <setlocale@plt+0x914>
  4025c4:	ldr	w0, [x20, #328]
  4025c8:	cmp	w0, #0x0
  4025cc:	b.gt	402560 <setlocale@plt+0x8a0>
  4025d0:	mov	w0, #0x18                  	// #24
  4025d4:	str	w0, [x20, #328]
  4025d8:	adrp	x20, 437000 <PC+0x4800>
  4025dc:	cbnz	w19, 40266c <setlocale@plt+0x9ac>
  4025e0:	adrp	x0, 418000 <winch@@Base+0x2ac>
  4025e4:	add	x0, x0, #0xe4e
  4025e8:	bl	40a918 <clear@@Base+0x6eb8>
  4025ec:	cbz	x0, 40260c <setlocale@plt+0x94c>
  4025f0:	mov	w2, #0xa                   	// #10
  4025f4:	mov	x1, xzr
  4025f8:	bl	401b10 <strtol@plt>
  4025fc:	str	w0, [x20, #340]
  402600:	cmp	w0, #0x0
  402604:	b.gt	402670 <setlocale@plt+0x9b0>
  402608:	b	402668 <setlocale@plt+0x9a8>
  40260c:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402610:	add	x0, x0, #0xe56
  402614:	bl	403df8 <clear@@Base+0x398>
  402618:	cbz	x0, 402638 <setlocale@plt+0x978>
  40261c:	mov	w2, #0xa                   	// #10
  402620:	mov	x1, xzr
  402624:	bl	401b10 <strtol@plt>
  402628:	mov	x19, x0
  40262c:	cmp	w19, #0x0
  402630:	b.gt	40266c <setlocale@plt+0x9ac>
  402634:	b	40265c <setlocale@plt+0x99c>
  402638:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40263c:	ldrb	w8, [x8, #3252]
  402640:	tbnz	w8, #0, 40265c <setlocale@plt+0x99c>
  402644:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402648:	add	x0, x0, #0xe56
  40264c:	bl	401a70 <tgetnum@plt>
  402650:	mov	w19, w0
  402654:	cmp	w19, #0x0
  402658:	b.gt	40266c <setlocale@plt+0x9ac>
  40265c:	ldr	w0, [x20, #340]
  402660:	cmp	w0, #0x0
  402664:	b.gt	402670 <setlocale@plt+0x9b0>
  402668:	mov	w19, #0x50                  	// #80
  40266c:	str	w19, [x20, #340]
  402670:	ldp	x20, x19, [sp, #32]
  402674:	ldp	x29, x30, [sp, #16]
  402678:	add	sp, sp, #0x30
  40267c:	ret
  402680:	stp	x29, x30, [sp, #-32]!
  402684:	mov	w8, w0
  402688:	str	x19, [sp, #16]
  40268c:	adrp	x19, 432000 <winch@@Base+0x1a2ac>
  402690:	sub	w8, w8, #0x1
  402694:	mov	x29, sp
  402698:	mov	x0, xzr
  40269c:	add	x19, x19, #0x88c
  4026a0:	cmp	w8, #0x27
  4026a4:	str	x19, [x29, #24]
  4026a8:	b.hi	402858 <setlocale@plt+0xb98>  // b.pmore
  4026ac:	adrp	x9, 418000 <winch@@Base+0x2ac>
  4026b0:	add	x9, x9, #0xe1d
  4026b4:	adr	x10, 4026c4 <setlocale@plt+0xa04>
  4026b8:	ldrb	w11, [x9, x8]
  4026bc:	add	x10, x10, x11, lsl #2
  4026c0:	br	x10
  4026c4:	adrp	x0, 418000 <winch@@Base+0x2ac>
  4026c8:	add	x0, x0, #0xe59
  4026cc:	bl	403df8 <clear@@Base+0x398>
  4026d0:	cbnz	x0, 402858 <setlocale@plt+0xb98>
  4026d4:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4026d8:	ldrb	w8, [x8, #3252]
  4026dc:	tbnz	w8, #0, 4027f8 <setlocale@plt+0xb38>
  4026e0:	adrp	x0, 418000 <winch@@Base+0x2ac>
  4026e4:	add	x0, x0, #0xe59
  4026e8:	b	402850 <setlocale@plt+0xb90>
  4026ec:	adrp	x0, 418000 <winch@@Base+0x2ac>
  4026f0:	add	x0, x0, #0xe5c
  4026f4:	bl	403df8 <clear@@Base+0x398>
  4026f8:	cbnz	x0, 402858 <setlocale@plt+0xb98>
  4026fc:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  402700:	ldrb	w8, [x8, #3252]
  402704:	tbnz	w8, #0, 4027f8 <setlocale@plt+0xb38>
  402708:	adrp	x0, 418000 <winch@@Base+0x2ac>
  40270c:	add	x0, x0, #0xe5c
  402710:	b	402850 <setlocale@plt+0xb90>
  402714:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402718:	add	x0, x0, #0xe5f
  40271c:	bl	403df8 <clear@@Base+0x398>
  402720:	cbnz	x0, 402858 <setlocale@plt+0xb98>
  402724:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  402728:	ldrb	w8, [x8, #3252]
  40272c:	tbnz	w8, #0, 4027f8 <setlocale@plt+0xb38>
  402730:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402734:	add	x0, x0, #0xe5f
  402738:	b	402850 <setlocale@plt+0xb90>
  40273c:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402740:	add	x0, x0, #0xe62
  402744:	bl	403df8 <clear@@Base+0x398>
  402748:	cbnz	x0, 402858 <setlocale@plt+0xb98>
  40274c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  402750:	ldrb	w8, [x8, #3252]
  402754:	tbnz	w8, #0, 4027f8 <setlocale@plt+0xb38>
  402758:	adrp	x0, 418000 <winch@@Base+0x2ac>
  40275c:	add	x0, x0, #0xe62
  402760:	b	402850 <setlocale@plt+0xb90>
  402764:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402768:	add	x0, x0, #0xe65
  40276c:	bl	403df8 <clear@@Base+0x398>
  402770:	cbnz	x0, 402858 <setlocale@plt+0xb98>
  402774:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  402778:	ldrb	w8, [x8, #3252]
  40277c:	tbnz	w8, #0, 4027f8 <setlocale@plt+0xb38>
  402780:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402784:	add	x0, x0, #0xe65
  402788:	b	402850 <setlocale@plt+0xb90>
  40278c:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402790:	add	x0, x0, #0xe68
  402794:	bl	403df8 <clear@@Base+0x398>
  402798:	cbnz	x0, 402858 <setlocale@plt+0xb98>
  40279c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4027a0:	ldrb	w8, [x8, #3252]
  4027a4:	tbnz	w8, #0, 4027f8 <setlocale@plt+0xb38>
  4027a8:	adrp	x0, 418000 <winch@@Base+0x2ac>
  4027ac:	add	x0, x0, #0xe68
  4027b0:	b	402850 <setlocale@plt+0xb90>
  4027b4:	adrp	x0, 418000 <winch@@Base+0x2ac>
  4027b8:	add	x0, x0, #0xe6b
  4027bc:	bl	403df8 <clear@@Base+0x398>
  4027c0:	cbnz	x0, 402858 <setlocale@plt+0xb98>
  4027c4:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4027c8:	ldrb	w8, [x8, #3252]
  4027cc:	tbnz	w8, #0, 4027f8 <setlocale@plt+0xb38>
  4027d0:	adrp	x0, 418000 <winch@@Base+0x2ac>
  4027d4:	add	x0, x0, #0xe6b
  4027d8:	b	402850 <setlocale@plt+0xb90>
  4027dc:	adrp	x0, 418000 <winch@@Base+0x2ac>
  4027e0:	add	x0, x0, #0xe6e
  4027e4:	bl	403df8 <clear@@Base+0x398>
  4027e8:	cbnz	x0, 402858 <setlocale@plt+0xb98>
  4027ec:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4027f0:	ldrb	w8, [x8, #3252]
  4027f4:	tbz	w8, #0, 402848 <setlocale@plt+0xb88>
  4027f8:	mov	x0, xzr
  4027fc:	b	402858 <setlocale@plt+0xb98>
  402800:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402804:	add	x0, x0, #0xe71
  402808:	bl	403df8 <clear@@Base+0x398>
  40280c:	cbnz	x0, 402858 <setlocale@plt+0xb98>
  402810:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  402814:	ldrb	w8, [x8, #3252]
  402818:	tbnz	w8, #0, 402830 <setlocale@plt+0xb70>
  40281c:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402820:	add	x0, x0, #0xe71
  402824:	add	x1, x29, #0x18
  402828:	bl	401ba0 <tgetstr@plt>
  40282c:	cbnz	x0, 402858 <setlocale@plt+0xb98>
  402830:	mov	w8, #0x7f                  	// #127
  402834:	b	40283c <setlocale@plt+0xb7c>
  402838:	mov	w8, #0xb                   	// #11
  40283c:	mov	x0, x19
  402840:	strh	w8, [x19]
  402844:	b	402858 <setlocale@plt+0xb98>
  402848:	adrp	x0, 418000 <winch@@Base+0x2ac>
  40284c:	add	x0, x0, #0xe6e
  402850:	add	x1, x29, #0x18
  402854:	bl	401ba0 <tgetstr@plt>
  402858:	ldr	x19, [sp, #16]
  40285c:	ldp	x29, x30, [sp], #32
  402860:	ret
  402864:	stp	x29, x30, [sp, #-96]!
  402868:	stp	x28, x27, [sp, #16]
  40286c:	stp	x26, x25, [sp, #32]
  402870:	stp	x24, x23, [sp, #48]
  402874:	stp	x22, x21, [sp, #64]
  402878:	stp	x20, x19, [sp, #80]
  40287c:	mov	x29, sp
  402880:	sub	sp, sp, #0x810
  402884:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402888:	add	x0, x0, #0xe74
  40288c:	bl	40a918 <clear@@Base+0x6eb8>
  402890:	bl	40a994 <clear@@Base+0x6f34>
  402894:	cmp	w0, #0x0
  402898:	adrp	x0, 418000 <winch@@Base+0x2ac>
  40289c:	cset	w8, eq  // eq = none
  4028a0:	adrp	x9, 42f000 <winch@@Base+0x172ac>
  4028a4:	add	x0, x0, #0xe87
  4028a8:	str	w8, [x9, #636]
  4028ac:	bl	40a918 <clear@@Base+0x6eb8>
  4028b0:	adrp	x8, 418000 <winch@@Base+0x2ac>
  4028b4:	add	x8, x8, #0xe8c
  4028b8:	cmp	x0, #0x0
  4028bc:	adrp	x22, 432000 <winch@@Base+0x1a2ac>
  4028c0:	csel	x1, x8, x0, eq  // eq = none
  4028c4:	mov	x0, sp
  4028c8:	strb	wzr, [x22, #3252]
  4028cc:	bl	401a50 <tgetent@plt>
  4028d0:	cmp	w0, #0x1
  4028d4:	b.eq	4028e0 <setlocale@plt+0xc20>  // b.none
  4028d8:	mov	w8, #0x1                   	// #1
  4028dc:	strb	w8, [x22, #3252]
  4028e0:	adrp	x0, 418000 <winch@@Base+0x2ac>
  4028e4:	add	x0, x0, #0xe94
  4028e8:	bl	403df8 <clear@@Base+0x398>
  4028ec:	cbz	x0, 402910 <setlocale@plt+0xc50>
  4028f0:	ldrb	w8, [x0]
  4028f4:	cmp	w8, #0x0
  4028f8:	cset	w9, ne  // ne = any
  4028fc:	cmp	w8, #0x30
  402900:	cset	w8, ne  // ne = any
  402904:	and	w0, w9, w8
  402908:	cbnz	w0, 402928 <setlocale@plt+0xc68>
  40290c:	b	402930 <setlocale@plt+0xc70>
  402910:	ldrb	w8, [x22, #3252]
  402914:	tbnz	w8, #0, 402930 <setlocale@plt+0xc70>
  402918:	adrp	x0, 418000 <winch@@Base+0x2ac>
  40291c:	add	x0, x0, #0xe94
  402920:	bl	401a10 <tgetflag@plt>
  402924:	cbz	w0, 402930 <setlocale@plt+0xc70>
  402928:	mov	w8, #0x1                   	// #1
  40292c:	strb	w8, [x22, #3252]
  402930:	bl	40250c <setlocale@plt+0x84c>
  402934:	bl	415148 <error@@Base+0xee8>
  402938:	adrp	x0, 418000 <winch@@Base+0x2ac>
  40293c:	add	x0, x0, #0xe97
  402940:	bl	403df8 <clear@@Base+0x398>
  402944:	cbz	x0, 402964 <setlocale@plt+0xca4>
  402948:	ldrb	w8, [x0]
  40294c:	cmp	w8, #0x0
  402950:	cset	w9, ne  // ne = any
  402954:	cmp	w8, #0x30
  402958:	cset	w8, ne  // ne = any
  40295c:	and	w0, w9, w8
  402960:	b	402980 <setlocale@plt+0xcc0>
  402964:	ldrb	w8, [x22, #3252]
  402968:	tbz	w8, #0, 402974 <setlocale@plt+0xcb4>
  40296c:	mov	w0, wzr
  402970:	b	402980 <setlocale@plt+0xcc0>
  402974:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402978:	add	x0, x0, #0xe97
  40297c:	bl	401a10 <tgetflag@plt>
  402980:	adrp	x8, 437000 <PC+0x4800>
  402984:	str	w0, [x8, #356]
  402988:	adrp	x0, 418000 <winch@@Base+0x2ac>
  40298c:	add	x0, x0, #0xe9a
  402990:	bl	403df8 <clear@@Base+0x398>
  402994:	cbz	x0, 4029b4 <setlocale@plt+0xcf4>
  402998:	ldrb	w8, [x0]
  40299c:	cmp	w8, #0x0
  4029a0:	cset	w9, ne  // ne = any
  4029a4:	cmp	w8, #0x30
  4029a8:	cset	w8, ne  // ne = any
  4029ac:	and	w0, w9, w8
  4029b0:	b	4029d0 <setlocale@plt+0xd10>
  4029b4:	ldrb	w8, [x22, #3252]
  4029b8:	tbz	w8, #0, 4029c4 <setlocale@plt+0xd04>
  4029bc:	mov	w0, wzr
  4029c0:	b	4029d0 <setlocale@plt+0xd10>
  4029c4:	adrp	x0, 418000 <winch@@Base+0x2ac>
  4029c8:	add	x0, x0, #0xe9a
  4029cc:	bl	401a10 <tgetflag@plt>
  4029d0:	adrp	x8, 437000 <PC+0x4800>
  4029d4:	str	w0, [x8, #308]
  4029d8:	adrp	x0, 418000 <winch@@Base+0x2ac>
  4029dc:	add	x0, x0, #0xe9d
  4029e0:	bl	403df8 <clear@@Base+0x398>
  4029e4:	cbz	x0, 402a04 <setlocale@plt+0xd44>
  4029e8:	ldrb	w8, [x0]
  4029ec:	cmp	w8, #0x0
  4029f0:	cset	w9, ne  // ne = any
  4029f4:	cmp	w8, #0x30
  4029f8:	cset	w8, ne  // ne = any
  4029fc:	and	w0, w9, w8
  402a00:	b	402a20 <setlocale@plt+0xd60>
  402a04:	ldrb	w8, [x22, #3252]
  402a08:	tbz	w8, #0, 402a14 <setlocale@plt+0xd54>
  402a0c:	mov	w0, wzr
  402a10:	b	402a20 <setlocale@plt+0xd60>
  402a14:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402a18:	add	x0, x0, #0xe9d
  402a1c:	bl	401a10 <tgetflag@plt>
  402a20:	adrp	x23, 437000 <PC+0x4800>
  402a24:	str	w0, [x23, #312]
  402a28:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402a2c:	add	x0, x0, #0xea0
  402a30:	bl	403df8 <clear@@Base+0x398>
  402a34:	cbz	x0, 402a54 <setlocale@plt+0xd94>
  402a38:	ldrb	w8, [x0]
  402a3c:	cmp	w8, #0x0
  402a40:	cset	w9, ne  // ne = any
  402a44:	cmp	w8, #0x30
  402a48:	cset	w8, ne  // ne = any
  402a4c:	and	w0, w9, w8
  402a50:	b	402a70 <setlocale@plt+0xdb0>
  402a54:	ldrb	w8, [x22, #3252]
  402a58:	tbz	w8, #0, 402a64 <setlocale@plt+0xda4>
  402a5c:	mov	w0, wzr
  402a60:	b	402a70 <setlocale@plt+0xdb0>
  402a64:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402a68:	add	x0, x0, #0xea0
  402a6c:	bl	401a10 <tgetflag@plt>
  402a70:	adrp	x19, 437000 <PC+0x4800>
  402a74:	str	w0, [x19, #352]
  402a78:	adrp	x0, 419000 <winch@@Base+0x12ac>
  402a7c:	add	x0, x0, #0x8dd
  402a80:	bl	403df8 <clear@@Base+0x398>
  402a84:	cbz	x0, 402aa4 <setlocale@plt+0xde4>
  402a88:	ldrb	w8, [x0]
  402a8c:	cmp	w8, #0x0
  402a90:	cset	w9, ne  // ne = any
  402a94:	cmp	w8, #0x30
  402a98:	cset	w8, ne  // ne = any
  402a9c:	and	w0, w9, w8
  402aa0:	b	402ac0 <setlocale@plt+0xe00>
  402aa4:	ldrb	w8, [x22, #3252]
  402aa8:	tbz	w8, #0, 402ab4 <setlocale@plt+0xdf4>
  402aac:	mov	w0, wzr
  402ab0:	b	402ac0 <setlocale@plt+0xe00>
  402ab4:	adrp	x0, 419000 <winch@@Base+0x12ac>
  402ab8:	add	x0, x0, #0x8dd
  402abc:	bl	401a10 <tgetflag@plt>
  402ac0:	adrp	x8, 437000 <PC+0x4800>
  402ac4:	str	w0, [x8, #372]
  402ac8:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402acc:	add	x0, x0, #0xea3
  402ad0:	bl	403df8 <clear@@Base+0x398>
  402ad4:	cbz	x0, 402ae8 <setlocale@plt+0xe28>
  402ad8:	mov	w2, #0xa                   	// #10
  402adc:	mov	x1, xzr
  402ae0:	bl	401b10 <strtol@plt>
  402ae4:	b	402b04 <setlocale@plt+0xe44>
  402ae8:	ldrb	w8, [x22, #3252]
  402aec:	tbz	w8, #0, 402af8 <setlocale@plt+0xe38>
  402af0:	mov	w0, #0xffffffff            	// #-1
  402af4:	b	402b04 <setlocale@plt+0xe44>
  402af8:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402afc:	add	x0, x0, #0xea3
  402b00:	bl	401a70 <tgetnum@plt>
  402b04:	bic	w8, w0, w0, asr #31
  402b08:	adrp	x9, 437000 <PC+0x4800>
  402b0c:	adrp	x10, 437000 <PC+0x4800>
  402b10:	str	w8, [x9, #316]
  402b14:	adrp	x9, 437000 <PC+0x4800>
  402b18:	str	w8, [x10, #344]
  402b1c:	adrp	x10, 437000 <PC+0x4800>
  402b20:	str	w8, [x9, #332]
  402b24:	adrp	x9, 437000 <PC+0x4800>
  402b28:	str	w8, [x10, #376]
  402b2c:	adrp	x10, 437000 <PC+0x4800>
  402b30:	cmp	w0, #0x1
  402b34:	str	w8, [x9, #368]
  402b38:	adrp	x9, 437000 <PC+0x4800>
  402b3c:	str	w8, [x10, #380]
  402b40:	adrp	x10, 437000 <PC+0x4800>
  402b44:	str	w8, [x9, #336]
  402b48:	str	w8, [x10, #364]
  402b4c:	b.lt	402b58 <setlocale@plt+0xe98>  // b.tstop
  402b50:	adrp	x8, 437000 <PC+0x4800>
  402b54:	str	wzr, [x8, #580]
  402b58:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  402b5c:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402b60:	add	x8, x8, #0x8b4
  402b64:	add	x0, x0, #0xea6
  402b68:	stur	x8, [x29, #-16]
  402b6c:	bl	403df8 <clear@@Base+0x398>
  402b70:	cbz	x0, 402ba8 <setlocale@plt+0xee8>
  402b74:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  402b78:	str	x0, [x8, #3256]
  402b7c:	ldrb	w8, [x0]
  402b80:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  402b84:	strb	w8, [x9, #2048]
  402b88:	adrp	x0, 41e000 <winch@@Base+0x62ac>
  402b8c:	add	x0, x0, #0x1b8
  402b90:	bl	403df8 <clear@@Base+0x398>
  402b94:	cbnz	x0, 402be0 <setlocale@plt+0xf20>
  402b98:	ldrb	w8, [x22, #3252]
  402b9c:	tbz	w8, #0, 402bd0 <setlocale@plt+0xf10>
  402ba0:	mov	x0, xzr
  402ba4:	b	402be0 <setlocale@plt+0xf20>
  402ba8:	ldrb	w8, [x22, #3252]
  402bac:	tbnz	w8, #0, 402b88 <setlocale@plt+0xec8>
  402bb0:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402bb4:	add	x0, x0, #0xea6
  402bb8:	sub	x1, x29, #0x10
  402bbc:	bl	401ba0 <tgetstr@plt>
  402bc0:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  402bc4:	str	x0, [x8, #3256]
  402bc8:	cbnz	x0, 402b7c <setlocale@plt+0xebc>
  402bcc:	b	402b88 <setlocale@plt+0xec8>
  402bd0:	adrp	x0, 41e000 <winch@@Base+0x62ac>
  402bd4:	add	x0, x0, #0x1b8
  402bd8:	sub	x1, x29, #0x10
  402bdc:	bl	401ba0 <tgetstr@plt>
  402be0:	adrp	x24, 418000 <winch@@Base+0x2ac>
  402be4:	add	x24, x24, #0xf00
  402be8:	cmp	x0, #0x0
  402bec:	csel	x8, x24, x0, eq  // eq = none
  402bf0:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  402bf4:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  402bf8:	add	x0, x0, #0xbb0
  402bfc:	str	x8, [x9, #3264]
  402c00:	bl	403df8 <clear@@Base+0x398>
  402c04:	cbnz	x0, 402c28 <setlocale@plt+0xf68>
  402c08:	ldrb	w8, [x22, #3252]
  402c0c:	tbz	w8, #0, 402c18 <setlocale@plt+0xf58>
  402c10:	mov	x0, xzr
  402c14:	b	402c28 <setlocale@plt+0xf68>
  402c18:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  402c1c:	add	x0, x0, #0xbb0
  402c20:	sub	x1, x29, #0x10
  402c24:	bl	401ba0 <tgetstr@plt>
  402c28:	cmp	x0, #0x0
  402c2c:	csel	x8, x24, x0, eq  // eq = none
  402c30:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402c34:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  402c38:	add	x0, x0, #0xea9
  402c3c:	str	x8, [x9, #3272]
  402c40:	bl	403df8 <clear@@Base+0x398>
  402c44:	cbnz	x0, 402c68 <setlocale@plt+0xfa8>
  402c48:	ldrb	w8, [x22, #3252]
  402c4c:	tbz	w8, #0, 402c58 <setlocale@plt+0xf98>
  402c50:	mov	x0, xzr
  402c54:	b	402c68 <setlocale@plt+0xfa8>
  402c58:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402c5c:	add	x0, x0, #0xea9
  402c60:	sub	x1, x29, #0x10
  402c64:	bl	401ba0 <tgetstr@plt>
  402c68:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  402c6c:	str	x0, [x8, #2112]
  402c70:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402c74:	add	x0, x0, #0xeac
  402c78:	bl	403df8 <clear@@Base+0x398>
  402c7c:	cbnz	x0, 402ca0 <setlocale@plt+0xfe0>
  402c80:	ldrb	w8, [x22, #3252]
  402c84:	tbz	w8, #0, 402c90 <setlocale@plt+0xfd0>
  402c88:	mov	x0, xzr
  402c8c:	b	402ca0 <setlocale@plt+0xfe0>
  402c90:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402c94:	add	x0, x0, #0xeac
  402c98:	sub	x1, x29, #0x10
  402c9c:	bl	401ba0 <tgetstr@plt>
  402ca0:	adrp	x8, 418000 <winch@@Base+0x2ac>
  402ca4:	add	x8, x8, #0xeb8
  402ca8:	cmp	x0, #0x0
  402cac:	csel	x8, x8, x0, eq  // eq = none
  402cb0:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402cb4:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  402cb8:	add	x0, x0, #0xec9
  402cbc:	str	x8, [x9, #3280]
  402cc0:	bl	403df8 <clear@@Base+0x398>
  402cc4:	cbnz	x0, 402ce8 <setlocale@plt+0x1028>
  402cc8:	ldrb	w8, [x22, #3252]
  402ccc:	tbz	w8, #0, 402cd8 <setlocale@plt+0x1018>
  402cd0:	mov	x0, xzr
  402cd4:	b	402ce8 <setlocale@plt+0x1028>
  402cd8:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402cdc:	add	x0, x0, #0xec9
  402ce0:	sub	x1, x29, #0x10
  402ce4:	bl	401ba0 <tgetstr@plt>
  402ce8:	adrp	x8, 418000 <winch@@Base+0x2ac>
  402cec:	add	x8, x8, #0xed3
  402cf0:	cmp	x0, #0x0
  402cf4:	csel	x8, x8, x0, eq  // eq = none
  402cf8:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402cfc:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  402d00:	add	x0, x0, #0xee4
  402d04:	str	x8, [x9, #3288]
  402d08:	bl	403df8 <clear@@Base+0x398>
  402d0c:	cbnz	x0, 402d30 <setlocale@plt+0x1070>
  402d10:	ldrb	w8, [x22, #3252]
  402d14:	tbz	w8, #0, 402d20 <setlocale@plt+0x1060>
  402d18:	mov	x0, xzr
  402d1c:	b	402d30 <setlocale@plt+0x1070>
  402d20:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402d24:	add	x0, x0, #0xee4
  402d28:	sub	x1, x29, #0x10
  402d2c:	bl	401ba0 <tgetstr@plt>
  402d30:	cmp	x0, #0x0
  402d34:	csel	x8, x24, x0, eq  // eq = none
  402d38:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402d3c:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  402d40:	add	x0, x0, #0xff4
  402d44:	str	x8, [x9, #3296]
  402d48:	bl	403df8 <clear@@Base+0x398>
  402d4c:	cbnz	x0, 402d70 <setlocale@plt+0x10b0>
  402d50:	ldrb	w8, [x22, #3252]
  402d54:	tbz	w8, #0, 402d60 <setlocale@plt+0x10a0>
  402d58:	mov	x0, xzr
  402d5c:	b	402d70 <setlocale@plt+0x10b0>
  402d60:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402d64:	add	x0, x0, #0xff4
  402d68:	sub	x1, x29, #0x10
  402d6c:	bl	401ba0 <tgetstr@plt>
  402d70:	cmp	x0, #0x0
  402d74:	csel	x8, x24, x0, eq  // eq = none
  402d78:	adrp	x0, 41e000 <winch@@Base+0x62ac>
  402d7c:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  402d80:	add	x0, x0, #0x8
  402d84:	str	x8, [x9, #3304]
  402d88:	bl	403df8 <clear@@Base+0x398>
  402d8c:	adrp	x20, 432000 <winch@@Base+0x1a2ac>
  402d90:	cbz	x0, 402da4 <setlocale@plt+0x10e4>
  402d94:	str	x0, [x20, #3312]
  402d98:	ldrb	w8, [x0]
  402d9c:	cbnz	w8, 402de0 <setlocale@plt+0x1120>
  402da0:	b	402dd0 <setlocale@plt+0x1110>
  402da4:	ldrb	w8, [x22, #3252]
  402da8:	cmp	w8, #0x1
  402dac:	b.ne	402db8 <setlocale@plt+0x10f8>  // b.any
  402db0:	str	xzr, [x20, #3312]
  402db4:	b	402dd0 <setlocale@plt+0x1110>
  402db8:	adrp	x0, 41e000 <winch@@Base+0x62ac>
  402dbc:	add	x0, x0, #0x8
  402dc0:	sub	x1, x29, #0x10
  402dc4:	bl	401ba0 <tgetstr@plt>
  402dc8:	str	x0, [x20, #3312]
  402dcc:	cbnz	x0, 402d98 <setlocale@plt+0x10d8>
  402dd0:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  402dd4:	mov	w9, #0x1                   	// #1
  402dd8:	str	w9, [x8, #2104]
  402ddc:	str	x24, [x20, #3312]
  402de0:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402de4:	add	x0, x0, #0xee7
  402de8:	bl	403df8 <clear@@Base+0x398>
  402dec:	cbnz	x0, 402e10 <setlocale@plt+0x1150>
  402df0:	ldrb	w8, [x22, #3252]
  402df4:	tbz	w8, #0, 402e00 <setlocale@plt+0x1140>
  402df8:	mov	x0, xzr
  402dfc:	b	402e10 <setlocale@plt+0x1150>
  402e00:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402e04:	add	x0, x0, #0xee7
  402e08:	sub	x1, x29, #0x10
  402e0c:	bl	401ba0 <tgetstr@plt>
  402e10:	ldr	w9, [x19, #352]
  402e14:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  402e18:	str	x0, [x8, #3320]
  402e1c:	cbz	w9, 402e3c <setlocale@plt+0x117c>
  402e20:	cbz	x0, 402e2c <setlocale@plt+0x116c>
  402e24:	ldrb	w9, [x0]
  402e28:	cbnz	w9, 402e3c <setlocale@plt+0x117c>
  402e2c:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  402e30:	mov	w10, #0x1                   	// #1
  402e34:	str	w10, [x9, #2104]
  402e38:	str	x24, [x8, #3320]
  402e3c:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402e40:	add	x0, x0, #0xeea
  402e44:	bl	403df8 <clear@@Base+0x398>
  402e48:	adrp	x19, 432000 <winch@@Base+0x1a2ac>
  402e4c:	cbz	x0, 402e60 <setlocale@plt+0x11a0>
  402e50:	str	x0, [x19, #3328]
  402e54:	ldrb	w8, [x0]
  402e58:	cbnz	w8, 402ea4 <setlocale@plt+0x11e4>
  402e5c:	b	402e8c <setlocale@plt+0x11cc>
  402e60:	ldrb	w8, [x22, #3252]
  402e64:	cmp	w8, #0x1
  402e68:	b.ne	402e74 <setlocale@plt+0x11b4>  // b.any
  402e6c:	str	xzr, [x19, #3328]
  402e70:	b	402e8c <setlocale@plt+0x11cc>
  402e74:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402e78:	add	x0, x0, #0xeea
  402e7c:	sub	x1, x29, #0x10
  402e80:	bl	401ba0 <tgetstr@plt>
  402e84:	str	x0, [x19, #3328]
  402e88:	cbnz	x0, 402e54 <setlocale@plt+0x1194>
  402e8c:	adrp	x10, 41d000 <winch@@Base+0x52ac>
  402e90:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  402e94:	mov	w9, #0x1                   	// #1
  402e98:	add	x10, x10, #0x217
  402e9c:	str	w9, [x8, #2104]
  402ea0:	str	x10, [x19, #3328]
  402ea4:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402ea8:	add	x0, x0, #0xeed
  402eac:	bl	403df8 <clear@@Base+0x398>
  402eb0:	adrp	x25, 432000 <winch@@Base+0x1a2ac>
  402eb4:	cbz	x0, 402ecc <setlocale@plt+0x120c>
  402eb8:	str	x0, [x25, #3336]
  402ebc:	ldrb	w8, [x0]
  402ec0:	cbz	w8, 402ef8 <setlocale@plt+0x1238>
  402ec4:	mov	w8, #0x1                   	// #1
  402ec8:	b	402f00 <setlocale@plt+0x1240>
  402ecc:	ldrb	w8, [x22, #3252]
  402ed0:	cmp	w8, #0x1
  402ed4:	b.ne	402ee0 <setlocale@plt+0x1220>  // b.any
  402ed8:	str	xzr, [x25, #3336]
  402edc:	b	402ef8 <setlocale@plt+0x1238>
  402ee0:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402ee4:	add	x0, x0, #0xeed
  402ee8:	sub	x1, x29, #0x10
  402eec:	bl	401ba0 <tgetstr@plt>
  402ef0:	str	x0, [x25, #3336]
  402ef4:	cbnz	x0, 402ebc <setlocale@plt+0x11fc>
  402ef8:	mov	w8, wzr
  402efc:	str	x24, [x25, #3336]
  402f00:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402f04:	adrp	x9, 437000 <PC+0x4800>
  402f08:	add	x0, x0, #0xef0
  402f0c:	str	w8, [x9, #360]
  402f10:	bl	403df8 <clear@@Base+0x398>
  402f14:	adrp	x20, 432000 <winch@@Base+0x1a2ac>
  402f18:	adrp	x21, 432000 <winch@@Base+0x1a2ac>
  402f1c:	cbz	x0, 402f3c <setlocale@plt+0x127c>
  402f20:	str	x0, [x20, #3344]
  402f24:	adrp	x0, 41e000 <winch@@Base+0x62ac>
  402f28:	add	x0, x0, #0x45
  402f2c:	bl	403df8 <clear@@Base+0x398>
  402f30:	cbz	x0, 402f50 <setlocale@plt+0x1290>
  402f34:	mov	x19, x0
  402f38:	b	402fe0 <setlocale@plt+0x1320>
  402f3c:	ldrb	w8, [x22, #3252]
  402f40:	cmp	w8, #0x1
  402f44:	b.ne	402f64 <setlocale@plt+0x12a4>  // b.any
  402f48:	str	xzr, [x20, #3344]
  402f4c:	b	402f7c <setlocale@plt+0x12bc>
  402f50:	ldrb	w8, [x22, #3252]
  402f54:	cmp	w8, #0x1
  402f58:	b.ne	402f8c <setlocale@plt+0x12cc>  // b.any
  402f5c:	str	xzr, [x21, #3352]
  402f60:	b	402fa8 <setlocale@plt+0x12e8>
  402f64:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402f68:	add	x0, x0, #0xef0
  402f6c:	sub	x1, x29, #0x10
  402f70:	bl	401ba0 <tgetstr@plt>
  402f74:	str	x0, [x20, #3344]
  402f78:	cbnz	x0, 402f24 <setlocale@plt+0x1264>
  402f7c:	str	x24, [x20, #3344]
  402f80:	str	x24, [x21, #3352]
  402f84:	mov	x19, x24
  402f88:	b	402fe4 <setlocale@plt+0x1324>
  402f8c:	adrp	x0, 41e000 <winch@@Base+0x62ac>
  402f90:	add	x0, x0, #0x45
  402f94:	sub	x1, x29, #0x10
  402f98:	bl	401ba0 <tgetstr@plt>
  402f9c:	mov	x19, x0
  402fa0:	str	x0, [x21, #3352]
  402fa4:	cbnz	x0, 402fe4 <setlocale@plt+0x1324>
  402fa8:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  402fac:	add	x0, x0, #0xe29
  402fb0:	bl	403df8 <clear@@Base+0x398>
  402fb4:	cbnz	x0, 402fd8 <setlocale@plt+0x1318>
  402fb8:	ldrb	w8, [x22, #3252]
  402fbc:	tbz	w8, #0, 402fc8 <setlocale@plt+0x1308>
  402fc0:	mov	x0, xzr
  402fc4:	b	402fd8 <setlocale@plt+0x1318>
  402fc8:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  402fcc:	add	x0, x0, #0xe29
  402fd0:	sub	x1, x29, #0x10
  402fd4:	bl	401ba0 <tgetstr@plt>
  402fd8:	cmp	x0, #0x0
  402fdc:	csel	x19, x24, x0, eq  // eq = none
  402fe0:	str	x19, [x21, #3352]
  402fe4:	ldr	x26, [x20, #3344]
  402fe8:	adrp	x0, 418000 <winch@@Base+0x2ac>
  402fec:	add	x0, x0, #0xef3
  402ff0:	bl	403df8 <clear@@Base+0x398>
  402ff4:	cbz	x0, 40301c <setlocale@plt+0x135c>
  402ff8:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  402ffc:	str	x0, [x8, #3360]
  403000:	adrp	x0, 418000 <winch@@Base+0x2ac>
  403004:	add	x0, x0, #0xef6
  403008:	bl	403df8 <clear@@Base+0x398>
  40300c:	cbz	x0, 403034 <setlocale@plt+0x1374>
  403010:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403014:	str	x0, [x8, #3368]
  403018:	b	4030d8 <setlocale@plt+0x1418>
  40301c:	ldrb	w8, [x22, #3252]
  403020:	cmp	w8, #0x1
  403024:	b.ne	40304c <setlocale@plt+0x138c>  // b.any
  403028:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40302c:	str	xzr, [x8, #3360]
  403030:	b	403068 <setlocale@plt+0x13a8>
  403034:	ldrb	w8, [x22, #3252]
  403038:	cmp	w8, #0x1
  40303c:	b.ne	40307c <setlocale@plt+0x13bc>  // b.any
  403040:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403044:	str	xzr, [x8, #3368]
  403048:	b	403098 <setlocale@plt+0x13d8>
  40304c:	adrp	x0, 418000 <winch@@Base+0x2ac>
  403050:	add	x0, x0, #0xef3
  403054:	sub	x1, x29, #0x10
  403058:	bl	401ba0 <tgetstr@plt>
  40305c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403060:	str	x0, [x8, #3360]
  403064:	cbnz	x0, 403000 <setlocale@plt+0x1340>
  403068:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40306c:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  403070:	str	x26, [x8, #3360]
  403074:	str	x19, [x9, #3368]
  403078:	b	4030d8 <setlocale@plt+0x1418>
  40307c:	adrp	x0, 418000 <winch@@Base+0x2ac>
  403080:	add	x0, x0, #0xef6
  403084:	sub	x1, x29, #0x10
  403088:	bl	401ba0 <tgetstr@plt>
  40308c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403090:	str	x0, [x8, #3368]
  403094:	cbnz	x0, 4030d8 <setlocale@plt+0x1418>
  403098:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  40309c:	add	x0, x0, #0xe29
  4030a0:	bl	403df8 <clear@@Base+0x398>
  4030a4:	cbnz	x0, 4030c8 <setlocale@plt+0x1408>
  4030a8:	ldrb	w8, [x22, #3252]
  4030ac:	tbz	w8, #0, 4030b8 <setlocale@plt+0x13f8>
  4030b0:	mov	x0, xzr
  4030b4:	b	4030c8 <setlocale@plt+0x1408>
  4030b8:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  4030bc:	add	x0, x0, #0xe29
  4030c0:	sub	x1, x29, #0x10
  4030c4:	bl	401ba0 <tgetstr@plt>
  4030c8:	cmp	x0, #0x0
  4030cc:	csel	x8, x24, x0, eq  // eq = none
  4030d0:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  4030d4:	str	x8, [x9, #3368]
  4030d8:	ldr	x19, [x20, #3344]
  4030dc:	ldr	x26, [x21, #3352]
  4030e0:	adrp	x0, 418000 <winch@@Base+0x2ac>
  4030e4:	add	x0, x0, #0xef9
  4030e8:	bl	403df8 <clear@@Base+0x398>
  4030ec:	cbz	x0, 403114 <setlocale@plt+0x1454>
  4030f0:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4030f4:	str	x0, [x8, #3376]
  4030f8:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  4030fc:	add	x0, x0, #0xe29
  403100:	bl	403df8 <clear@@Base+0x398>
  403104:	cbz	x0, 40312c <setlocale@plt+0x146c>
  403108:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40310c:	str	x0, [x8, #3384]
  403110:	b	4031d0 <setlocale@plt+0x1510>
  403114:	ldrb	w8, [x22, #3252]
  403118:	cmp	w8, #0x1
  40311c:	b.ne	403144 <setlocale@plt+0x1484>  // b.any
  403120:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403124:	str	xzr, [x8, #3376]
  403128:	b	403160 <setlocale@plt+0x14a0>
  40312c:	ldrb	w8, [x22, #3252]
  403130:	cmp	w8, #0x1
  403134:	b.ne	403174 <setlocale@plt+0x14b4>  // b.any
  403138:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40313c:	str	xzr, [x8, #3384]
  403140:	b	403190 <setlocale@plt+0x14d0>
  403144:	adrp	x0, 418000 <winch@@Base+0x2ac>
  403148:	add	x0, x0, #0xef9
  40314c:	sub	x1, x29, #0x10
  403150:	bl	401ba0 <tgetstr@plt>
  403154:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403158:	str	x0, [x8, #3376]
  40315c:	cbnz	x0, 4030f8 <setlocale@plt+0x1438>
  403160:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403164:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  403168:	str	x19, [x8, #3376]
  40316c:	str	x26, [x9, #3384]
  403170:	b	4031d0 <setlocale@plt+0x1510>
  403174:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  403178:	add	x0, x0, #0xe29
  40317c:	sub	x1, x29, #0x10
  403180:	bl	401ba0 <tgetstr@plt>
  403184:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403188:	str	x0, [x8, #3384]
  40318c:	cbnz	x0, 4031d0 <setlocale@plt+0x1510>
  403190:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  403194:	add	x0, x0, #0xe29
  403198:	bl	403df8 <clear@@Base+0x398>
  40319c:	cbnz	x0, 4031c0 <setlocale@plt+0x1500>
  4031a0:	ldrb	w8, [x22, #3252]
  4031a4:	tbz	w8, #0, 4031b0 <setlocale@plt+0x14f0>
  4031a8:	mov	x0, xzr
  4031ac:	b	4031c0 <setlocale@plt+0x1500>
  4031b0:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  4031b4:	add	x0, x0, #0xe29
  4031b8:	sub	x1, x29, #0x10
  4031bc:	bl	401ba0 <tgetstr@plt>
  4031c0:	cmp	x0, #0x0
  4031c4:	csel	x8, x24, x0, eq  // eq = none
  4031c8:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  4031cc:	str	x8, [x9, #3384]
  4031d0:	ldr	x19, [x20, #3344]
  4031d4:	ldr	x20, [x21, #3352]
  4031d8:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  4031dc:	add	x0, x0, #0xff6
  4031e0:	bl	403df8 <clear@@Base+0x398>
  4031e4:	cbz	x0, 40320c <setlocale@plt+0x154c>
  4031e8:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4031ec:	str	x0, [x8, #3392]
  4031f0:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  4031f4:	add	x0, x0, #0xe29
  4031f8:	bl	403df8 <clear@@Base+0x398>
  4031fc:	cbz	x0, 403224 <setlocale@plt+0x1564>
  403200:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403204:	str	x0, [x8, #3400]
  403208:	b	4032c8 <setlocale@plt+0x1608>
  40320c:	ldrb	w8, [x22, #3252]
  403210:	cmp	w8, #0x1
  403214:	b.ne	40323c <setlocale@plt+0x157c>  // b.any
  403218:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40321c:	str	xzr, [x8, #3392]
  403220:	b	403258 <setlocale@plt+0x1598>
  403224:	ldrb	w8, [x22, #3252]
  403228:	cmp	w8, #0x1
  40322c:	b.ne	40326c <setlocale@plt+0x15ac>  // b.any
  403230:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403234:	str	xzr, [x8, #3400]
  403238:	b	403288 <setlocale@plt+0x15c8>
  40323c:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  403240:	add	x0, x0, #0xff6
  403244:	sub	x1, x29, #0x10
  403248:	bl	401ba0 <tgetstr@plt>
  40324c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403250:	str	x0, [x8, #3392]
  403254:	cbnz	x0, 4031f0 <setlocale@plt+0x1530>
  403258:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40325c:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  403260:	str	x19, [x8, #3392]
  403264:	str	x20, [x9, #3400]
  403268:	b	4032c8 <setlocale@plt+0x1608>
  40326c:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  403270:	add	x0, x0, #0xe29
  403274:	sub	x1, x29, #0x10
  403278:	bl	401ba0 <tgetstr@plt>
  40327c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403280:	str	x0, [x8, #3400]
  403284:	cbnz	x0, 4032c8 <setlocale@plt+0x1608>
  403288:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  40328c:	add	x0, x0, #0xe29
  403290:	bl	403df8 <clear@@Base+0x398>
  403294:	cbnz	x0, 4032b8 <setlocale@plt+0x15f8>
  403298:	ldrb	w8, [x22, #3252]
  40329c:	tbz	w8, #0, 4032a8 <setlocale@plt+0x15e8>
  4032a0:	mov	x0, xzr
  4032a4:	b	4032b8 <setlocale@plt+0x15f8>
  4032a8:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  4032ac:	add	x0, x0, #0xe29
  4032b0:	sub	x1, x29, #0x10
  4032b4:	bl	401ba0 <tgetstr@plt>
  4032b8:	cmp	x0, #0x0
  4032bc:	csel	x8, x24, x0, eq  // eq = none
  4032c0:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  4032c4:	str	x8, [x9, #3400]
  4032c8:	adrp	x0, 418000 <winch@@Base+0x2ac>
  4032cc:	add	x0, x0, #0xefc
  4032d0:	bl	403df8 <clear@@Base+0x398>
  4032d4:	cbnz	x0, 4032f8 <setlocale@plt+0x1638>
  4032d8:	ldrb	w8, [x22, #3252]
  4032dc:	tbz	w8, #0, 4032e8 <setlocale@plt+0x1628>
  4032e0:	mov	x0, xzr
  4032e4:	b	4032f8 <setlocale@plt+0x1638>
  4032e8:	adrp	x0, 418000 <winch@@Base+0x2ac>
  4032ec:	add	x0, x0, #0xefc
  4032f0:	sub	x1, x29, #0x10
  4032f4:	bl	401ba0 <tgetstr@plt>
  4032f8:	cmp	x0, #0x0
  4032fc:	csel	x8, x24, x0, eq  // eq = none
  403300:	adrp	x0, 41e000 <winch@@Base+0x62ac>
  403304:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  403308:	add	x0, x0, #0x129
  40330c:	str	x8, [x9, #3408]
  403310:	bl	403df8 <clear@@Base+0x398>
  403314:	adrp	x19, 432000 <winch@@Base+0x1a2ac>
  403318:	cbz	x0, 40333c <setlocale@plt+0x167c>
  40331c:	ldrb	w8, [x0]
  403320:	cmp	w8, #0x0
  403324:	cset	w9, ne  // ne = any
  403328:	cmp	w8, #0x30
  40332c:	cset	w8, ne  // ne = any
  403330:	and	w0, w9, w8
  403334:	cbnz	w0, 4033a0 <setlocale@plt+0x16e0>
  403338:	b	403354 <setlocale@plt+0x1694>
  40333c:	ldrb	w8, [x22, #3252]
  403340:	tbnz	w8, #0, 403354 <setlocale@plt+0x1694>
  403344:	adrp	x0, 41e000 <winch@@Base+0x62ac>
  403348:	add	x0, x0, #0x129
  40334c:	bl	401a10 <tgetflag@plt>
  403350:	cbnz	w0, 4033a0 <setlocale@plt+0x16e0>
  403354:	adrp	x0, 418000 <winch@@Base+0x2ac>
  403358:	add	x0, x0, #0xf01
  40335c:	bl	403df8 <clear@@Base+0x398>
  403360:	cbz	x0, 403374 <setlocale@plt+0x16b4>
  403364:	str	x0, [x19, #3416]
  403368:	ldrb	w8, [x0]
  40336c:	cbnz	w8, 4033ac <setlocale@plt+0x16ec>
  403370:	b	4033a0 <setlocale@plt+0x16e0>
  403374:	ldrb	w8, [x22, #3252]
  403378:	cmp	w8, #0x1
  40337c:	b.ne	403388 <setlocale@plt+0x16c8>  // b.any
  403380:	str	xzr, [x19, #3416]
  403384:	b	4033a0 <setlocale@plt+0x16e0>
  403388:	adrp	x0, 418000 <winch@@Base+0x2ac>
  40338c:	add	x0, x0, #0xf01
  403390:	sub	x1, x29, #0x10
  403394:	bl	401ba0 <tgetstr@plt>
  403398:	str	x0, [x19, #3416]
  40339c:	cbnz	x0, 403368 <setlocale@plt+0x16a8>
  4033a0:	adrp	x8, 418000 <winch@@Base+0x2ac>
  4033a4:	add	x8, x8, #0xeff
  4033a8:	str	x8, [x19, #3416]
  4033ac:	adrp	x0, 419000 <winch@@Base+0x12ac>
  4033b0:	add	x0, x0, #0xc8e
  4033b4:	bl	403df8 <clear@@Base+0x398>
  4033b8:	cbnz	x0, 4033dc <setlocale@plt+0x171c>
  4033bc:	ldrb	w8, [x22, #3252]
  4033c0:	tbz	w8, #0, 4033cc <setlocale@plt+0x170c>
  4033c4:	mov	x0, xzr
  4033c8:	b	4033dc <setlocale@plt+0x171c>
  4033cc:	adrp	x0, 419000 <winch@@Base+0x12ac>
  4033d0:	add	x0, x0, #0xc8e
  4033d4:	sub	x1, x29, #0x10
  4033d8:	bl	401ba0 <tgetstr@plt>
  4033dc:	ldr	x8, [x25, #3336]
  4033e0:	cmp	x0, #0x0
  4033e4:	csel	x19, x24, x0, eq  // eq = none
  4033e8:	ldrb	w9, [x8]
  4033ec:	cbz	w9, 40342c <setlocale@plt+0x176c>
  4033f0:	ldur	x20, [x29, #-16]
  4033f4:	mov	x0, x8
  4033f8:	mov	w1, wzr
  4033fc:	mov	w2, wzr
  403400:	bl	4018f0 <tgoto@plt>
  403404:	mov	x1, x0
  403408:	mov	x0, x20
  40340c:	bl	401b50 <strcpy@plt>
  403410:	ldur	x20, [x29, #-16]
  403414:	mov	x0, x20
  403418:	bl	401830 <strlen@plt>
  40341c:	add	x8, x0, x20
  403420:	add	x8, x8, #0x1
  403424:	stur	x8, [x29, #-16]
  403428:	b	403430 <setlocale@plt+0x1770>
  40342c:	mov	x20, x24
  403430:	ldrb	w9, [x19]
  403434:	ldrb	w8, [x20]
  403438:	adrp	x26, 437000 <PC+0x4800>
  40343c:	cbz	w9, 40348c <setlocale@plt+0x17cc>
  403440:	cbz	w8, 4034a8 <setlocale@plt+0x17e8>
  403444:	ldr	w1, [x26, #328]
  403448:	adrp	x21, 403000 <setlocale@plt+0x1340>
  40344c:	add	x21, x21, #0xed8
  403450:	adrp	x27, 432000 <winch@@Base+0x1a2ac>
  403454:	mov	x0, x19
  403458:	mov	x2, x21
  40345c:	str	wzr, [x27, #3472]
  403460:	bl	401890 <tputs@plt>
  403464:	ldr	w1, [x26, #328]
  403468:	ldr	w28, [x27, #3472]
  40346c:	mov	x0, x20
  403470:	mov	x2, x21
  403474:	str	wzr, [x27, #3472]
  403478:	bl	401890 <tputs@plt>
  40347c:	ldr	w8, [x27, #3472]
  403480:	cmp	w28, w8
  403484:	csel	x20, x19, x20, lt  // lt = tstop
  403488:	b	4034ac <setlocale@plt+0x17ec>
  40348c:	cbnz	w8, 4034ac <setlocale@plt+0x17ec>
  403490:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403494:	mov	w9, #0x1                   	// #1
  403498:	adrp	x20, 418000 <winch@@Base+0x2ac>
  40349c:	str	w9, [x8, #2104]
  4034a0:	add	x20, x20, #0xf04
  4034a4:	b	4034ac <setlocale@plt+0x17ec>
  4034a8:	mov	x20, x19
  4034ac:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  4034b0:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4034b4:	add	x0, x0, #0xa7f
  4034b8:	str	x20, [x8, #3424]
  4034bc:	bl	403df8 <clear@@Base+0x398>
  4034c0:	cbnz	x0, 4034e4 <setlocale@plt+0x1824>
  4034c4:	ldrb	w8, [x22, #3252]
  4034c8:	tbz	w8, #0, 4034d4 <setlocale@plt+0x1814>
  4034cc:	mov	x0, xzr
  4034d0:	b	4034e4 <setlocale@plt+0x1824>
  4034d4:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  4034d8:	add	x0, x0, #0xa7f
  4034dc:	sub	x1, x29, #0x10
  4034e0:	bl	401ba0 <tgetstr@plt>
  4034e4:	ldr	x8, [x25, #3336]
  4034e8:	cmp	x0, #0x0
  4034ec:	csel	x19, x24, x0, eq  // eq = none
  4034f0:	ldrb	w9, [x8]
  4034f4:	cbz	w9, 403538 <setlocale@plt+0x1878>
  4034f8:	ldr	w9, [x26, #328]
  4034fc:	ldur	x20, [x29, #-16]
  403500:	mov	x0, x8
  403504:	mov	w1, wzr
  403508:	sub	w2, w9, #0x1
  40350c:	bl	4018f0 <tgoto@plt>
  403510:	mov	x1, x0
  403514:	mov	x0, x20
  403518:	bl	401b50 <strcpy@plt>
  40351c:	ldur	x20, [x29, #-16]
  403520:	mov	x0, x20
  403524:	bl	401830 <strlen@plt>
  403528:	add	x8, x0, x20
  40352c:	add	x8, x8, #0x1
  403530:	stur	x8, [x29, #-16]
  403534:	b	40353c <setlocale@plt+0x187c>
  403538:	mov	x20, x24
  40353c:	ldrb	w9, [x19]
  403540:	ldrb	w8, [x20]
  403544:	cbz	w9, 403594 <setlocale@plt+0x18d4>
  403548:	cbz	w8, 4035b0 <setlocale@plt+0x18f0>
  40354c:	ldr	w1, [x26, #328]
  403550:	adrp	x21, 403000 <setlocale@plt+0x1340>
  403554:	add	x21, x21, #0xed8
  403558:	adrp	x25, 432000 <winch@@Base+0x1a2ac>
  40355c:	mov	x0, x19
  403560:	mov	x2, x21
  403564:	str	wzr, [x25, #3472]
  403568:	bl	401890 <tputs@plt>
  40356c:	ldr	w1, [x26, #328]
  403570:	ldr	w27, [x25, #3472]
  403574:	mov	x0, x20
  403578:	mov	x2, x21
  40357c:	str	wzr, [x25, #3472]
  403580:	bl	401890 <tputs@plt>
  403584:	ldr	w8, [x25, #3472]
  403588:	cmp	w27, w8
  40358c:	csel	x20, x19, x20, lt  // lt = tstop
  403590:	b	4035b4 <setlocale@plt+0x18f4>
  403594:	cbnz	w8, 4035b4 <setlocale@plt+0x18f4>
  403598:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40359c:	mov	w9, #0x1                   	// #1
  4035a0:	adrp	x20, 418000 <winch@@Base+0x2ac>
  4035a4:	str	w9, [x8, #2104]
  4035a8:	add	x20, x20, #0xf08
  4035ac:	b	4035b4 <setlocale@plt+0x18f4>
  4035b0:	mov	x20, x19
  4035b4:	adrp	x0, 418000 <winch@@Base+0x2ac>
  4035b8:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4035bc:	add	x0, x0, #0xf0a
  4035c0:	str	x20, [x8, #3432]
  4035c4:	bl	403df8 <clear@@Base+0x398>
  4035c8:	cbnz	x0, 4035ec <setlocale@plt+0x192c>
  4035cc:	ldrb	w8, [x22, #3252]
  4035d0:	tbz	w8, #0, 4035dc <setlocale@plt+0x191c>
  4035d4:	mov	x0, xzr
  4035d8:	b	4035ec <setlocale@plt+0x192c>
  4035dc:	adrp	x0, 418000 <winch@@Base+0x2ac>
  4035e0:	add	x0, x0, #0xf0a
  4035e4:	sub	x1, x29, #0x10
  4035e8:	bl	401ba0 <tgetstr@plt>
  4035ec:	adrp	x8, 418000 <winch@@Base+0x2ac>
  4035f0:	add	x8, x8, #0xf08
  4035f4:	cmp	x0, #0x0
  4035f8:	csel	x8, x8, x0, eq  // eq = none
  4035fc:	adrp	x0, 41e000 <winch@@Base+0x62ac>
  403600:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  403604:	add	x0, x0, #0x10e
  403608:	str	x8, [x9, #3440]
  40360c:	bl	403df8 <clear@@Base+0x398>
  403610:	cbnz	x0, 403634 <setlocale@plt+0x1974>
  403614:	ldrb	w8, [x22, #3252]
  403618:	tbz	w8, #0, 403624 <setlocale@plt+0x1964>
  40361c:	mov	x0, xzr
  403620:	b	403634 <setlocale@plt+0x1974>
  403624:	adrp	x0, 41e000 <winch@@Base+0x62ac>
  403628:	add	x0, x0, #0x10e
  40362c:	sub	x1, x29, #0x10
  403630:	bl	401ba0 <tgetstr@plt>
  403634:	cmp	x0, #0x0
  403638:	csel	x19, x24, x0, eq  // eq = none
  40363c:	adrp	x0, 418000 <winch@@Base+0x2ac>
  403640:	add	x0, x0, #0xf0d
  403644:	bl	403df8 <clear@@Base+0x398>
  403648:	cbnz	x0, 403658 <setlocale@plt+0x1998>
  40364c:	ldrb	w8, [x22, #3252]
  403650:	tbz	w8, #0, 403680 <setlocale@plt+0x19c0>
  403654:	mov	x0, xzr
  403658:	ldr	w8, [x23, #312]
  40365c:	cbz	w8, 403698 <setlocale@plt+0x19d8>
  403660:	ldrb	w8, [x19]
  403664:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  403668:	str	x19, [x9, #3448]
  40366c:	cbnz	w8, 403720 <setlocale@plt+0x1a60>
  403670:	adrp	x8, 433000 <PC+0x800>
  403674:	mov	w9, #0x1                   	// #1
  403678:	str	w9, [x8, #2040]
  40367c:	b	403720 <setlocale@plt+0x1a60>
  403680:	adrp	x0, 418000 <winch@@Base+0x2ac>
  403684:	add	x0, x0, #0xf0d
  403688:	sub	x1, x29, #0x10
  40368c:	bl	401ba0 <tgetstr@plt>
  403690:	ldr	w8, [x23, #312]
  403694:	cbnz	w8, 403660 <setlocale@plt+0x19a0>
  403698:	cmp	x0, #0x0
  40369c:	csel	x20, x24, x0, eq  // eq = none
  4036a0:	ldrb	w9, [x19]
  4036a4:	ldrb	w8, [x20]
  4036a8:	cbz	w9, 4036f8 <setlocale@plt+0x1a38>
  4036ac:	cbz	w8, 403714 <setlocale@plt+0x1a54>
  4036b0:	ldr	w1, [x26, #328]
  4036b4:	adrp	x21, 403000 <setlocale@plt+0x1340>
  4036b8:	add	x21, x21, #0xed8
  4036bc:	adrp	x22, 432000 <winch@@Base+0x1a2ac>
  4036c0:	mov	x0, x19
  4036c4:	mov	x2, x21
  4036c8:	str	wzr, [x22, #3472]
  4036cc:	bl	401890 <tputs@plt>
  4036d0:	ldr	w1, [x26, #328]
  4036d4:	ldr	w23, [x22, #3472]
  4036d8:	mov	x0, x20
  4036dc:	mov	x2, x21
  4036e0:	str	wzr, [x22, #3472]
  4036e4:	bl	401890 <tputs@plt>
  4036e8:	ldr	w8, [x22, #3472]
  4036ec:	cmp	w23, w8
  4036f0:	csel	x19, x19, x20, lt  // lt = tstop
  4036f4:	b	403660 <setlocale@plt+0x19a0>
  4036f8:	cbnz	w8, 403718 <setlocale@plt+0x1a58>
  4036fc:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403700:	mov	w9, #0x1                   	// #1
  403704:	adrp	x19, 418000 <winch@@Base+0x2ac>
  403708:	str	w9, [x8, #2104]
  40370c:	add	x19, x19, #0xf00
  403710:	b	403660 <setlocale@plt+0x19a0>
  403714:	mov	x20, x19
  403718:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40371c:	str	x20, [x8, #3448]
  403720:	add	sp, sp, #0x810
  403724:	ldp	x20, x19, [sp, #80]
  403728:	ldp	x22, x21, [sp, #64]
  40372c:	ldp	x24, x23, [sp, #48]
  403730:	ldp	x26, x25, [sp, #32]
  403734:	ldp	x28, x27, [sp, #16]
  403738:	ldp	x29, x30, [sp], #96
  40373c:	ret
  403740:	adrp	x8, 437000 <PC+0x4800>
  403744:	ldr	w8, [x8, #456]
  403748:	cbz	w8, 403768 <setlocale@plt+0x1aa8>
  40374c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403750:	adrp	x9, 437000 <PC+0x4800>
  403754:	ldr	x0, [x8, #3280]
  403758:	ldr	w1, [x9, #328]
  40375c:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  403760:	add	x2, x2, #0xe14
  403764:	b	401890 <tputs@plt>
  403768:	ret
  40376c:	adrp	x8, 437000 <PC+0x4800>
  403770:	ldr	w8, [x8, #456]
  403774:	cbz	w8, 403794 <setlocale@plt+0x1ad4>
  403778:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40377c:	adrp	x9, 437000 <PC+0x4800>
  403780:	ldr	x0, [x8, #3288]
  403784:	ldr	w1, [x9, #328]
  403788:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  40378c:	add	x2, x2, #0xe14
  403790:	b	401890 <tputs@plt>
  403794:	ret
  403798:	stp	x29, x30, [sp, #-32]!
  40379c:	adrp	x8, 437000 <PC+0x4800>
  4037a0:	ldr	w8, [x8, #476]
  4037a4:	stp	x20, x19, [sp, #16]
  4037a8:	adrp	x19, 437000 <PC+0x4800>
  4037ac:	mov	x29, sp
  4037b0:	cbz	w8, 4037c0 <setlocale@plt+0x1b00>
  4037b4:	adrp	x8, 437000 <PC+0x4800>
  4037b8:	ldr	w8, [x8, #292]
  4037bc:	cbnz	w8, 40382c <setlocale@plt+0x1b6c>
  4037c0:	adrp	x8, 437000 <PC+0x4800>
  4037c4:	ldr	w8, [x8, #532]
  4037c8:	cbnz	w8, 4037e4 <setlocale@plt+0x1b24>
  4037cc:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4037d0:	ldr	x0, [x8, #3296]
  4037d4:	ldr	w1, [x19, #328]
  4037d8:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  4037dc:	add	x2, x2, #0xe14
  4037e0:	bl	401890 <tputs@plt>
  4037e4:	adrp	x8, 437000 <PC+0x4800>
  4037e8:	ldr	w8, [x8, #480]
  4037ec:	cbnz	w8, 403808 <setlocale@plt+0x1b48>
  4037f0:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4037f4:	ldr	x0, [x8, #3264]
  4037f8:	ldr	w1, [x19, #328]
  4037fc:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  403800:	add	x2, x2, #0xe14
  403804:	bl	401890 <tputs@plt>
  403808:	adrp	x8, 437000 <PC+0x4800>
  40380c:	ldr	w8, [x8, #456]
  403810:	cbz	w8, 40382c <setlocale@plt+0x1b6c>
  403814:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403818:	ldr	x0, [x8, #3280]
  40381c:	ldr	w1, [x19, #328]
  403820:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  403824:	add	x2, x2, #0xe14
  403828:	bl	401890 <tputs@plt>
  40382c:	adrp	x8, 437000 <PC+0x4800>
  403830:	ldr	w8, [x8, #468]
  403834:	cbz	w8, 403864 <setlocale@plt+0x1ba4>
  403838:	ldr	w8, [x19, #328]
  40383c:	cmp	w8, #0x2
  403840:	b.lt	40387c <setlocale@plt+0x1bbc>  // b.tstop
  403844:	mov	w20, #0x1                   	// #1
  403848:	mov	w0, #0xa                   	// #10
  40384c:	bl	413e14 <clear@@Base+0x103b4>
  403850:	ldr	w8, [x19, #328]
  403854:	add	w20, w20, #0x1
  403858:	cmp	w20, w8
  40385c:	b.lt	403848 <setlocale@plt+0x1b88>  // b.tstop
  403860:	b	40387c <setlocale@plt+0x1bbc>
  403864:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403868:	ldr	x0, [x8, #3440]
  40386c:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  403870:	add	x2, x2, #0xe14
  403874:	mov	w1, #0x1                   	// #1
  403878:	bl	401890 <tputs@plt>
  40387c:	ldp	x20, x19, [sp, #16]
  403880:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403884:	mov	w9, #0x1                   	// #1
  403888:	strb	w9, [x8, #3456]
  40388c:	ldp	x29, x30, [sp], #32
  403890:	ret
  403894:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403898:	ldr	x0, [x8, #3440]
  40389c:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  4038a0:	add	x2, x2, #0xe14
  4038a4:	mov	w1, #0x1                   	// #1
  4038a8:	b	401890 <tputs@plt>
  4038ac:	stp	x29, x30, [sp, #-32]!
  4038b0:	stp	x20, x19, [sp, #16]
  4038b4:	adrp	x19, 432000 <winch@@Base+0x1a2ac>
  4038b8:	ldrb	w8, [x19, #3456]
  4038bc:	mov	x29, sp
  4038c0:	cmp	w8, #0x1
  4038c4:	b.ne	403954 <setlocale@plt+0x1c94>  // b.any
  4038c8:	adrp	x8, 437000 <PC+0x4800>
  4038cc:	ldr	w8, [x8, #476]
  4038d0:	cbz	w8, 4038e0 <setlocale@plt+0x1c20>
  4038d4:	adrp	x8, 437000 <PC+0x4800>
  4038d8:	ldr	w8, [x8, #292]
  4038dc:	cbnz	w8, 403950 <setlocale@plt+0x1c90>
  4038e0:	adrp	x8, 437000 <PC+0x4800>
  4038e4:	ldr	w8, [x8, #456]
  4038e8:	adrp	x20, 437000 <PC+0x4800>
  4038ec:	cbz	w8, 403908 <setlocale@plt+0x1c48>
  4038f0:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4038f4:	ldr	x0, [x8, #3288]
  4038f8:	ldr	w1, [x20, #328]
  4038fc:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  403900:	add	x2, x2, #0xe14
  403904:	bl	401890 <tputs@plt>
  403908:	adrp	x8, 437000 <PC+0x4800>
  40390c:	ldr	w8, [x8, #480]
  403910:	cbnz	w8, 40392c <setlocale@plt+0x1c6c>
  403914:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403918:	ldr	x0, [x8, #3272]
  40391c:	ldr	w1, [x20, #328]
  403920:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  403924:	add	x2, x2, #0xe14
  403928:	bl	401890 <tputs@plt>
  40392c:	adrp	x8, 437000 <PC+0x4800>
  403930:	ldr	w8, [x8, #532]
  403934:	cbnz	w8, 403950 <setlocale@plt+0x1c90>
  403938:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40393c:	ldr	x0, [x8, #3304]
  403940:	ldr	w1, [x20, #328]
  403944:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  403948:	add	x2, x2, #0xe14
  40394c:	bl	401890 <tputs@plt>
  403950:	strb	wzr, [x19, #3456]
  403954:	ldp	x20, x19, [sp, #16]
  403958:	ldp	x29, x30, [sp], #32
  40395c:	ret
  403960:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403964:	ldr	x0, [x8, #3424]
  403968:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  40396c:	add	x2, x2, #0xe14
  403970:	mov	w1, #0x1                   	// #1
  403974:	b	401890 <tputs@plt>
  403978:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40397c:	adrp	x9, 437000 <PC+0x4800>
  403980:	ldr	x0, [x8, #3448]
  403984:	ldr	w1, [x9, #328]
  403988:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  40398c:	add	x2, x2, #0xe14
  403990:	b	401890 <tputs@plt>
  403994:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403998:	ldrb	w8, [x8, #3456]
  40399c:	cmp	w8, #0x1
  4039a0:	b.ne	4039bc <setlocale@plt+0x1cfc>  // b.any
  4039a4:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4039a8:	ldr	x0, [x8, #3432]
  4039ac:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  4039b0:	add	x2, x2, #0xe14
  4039b4:	mov	w1, #0x1                   	// #1
  4039b8:	b	401890 <tputs@plt>
  4039bc:	ret
  4039c0:	ret
  4039c4:	stp	x29, x30, [sp, #-16]!
  4039c8:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4039cc:	ldr	x8, [x8, #3336]
  4039d0:	mov	w2, w0
  4039d4:	mov	w1, wzr
  4039d8:	mov	x29, sp
  4039dc:	mov	x0, x8
  4039e0:	bl	4018f0 <tgoto@plt>
  4039e4:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  4039e8:	add	x2, x2, #0xe14
  4039ec:	mov	w1, #0x1                   	// #1
  4039f0:	ldp	x29, x30, [sp], #16
  4039f4:	b	401890 <tputs@plt>
  4039f8:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4039fc:	ldr	x0, [x8, #3408]
  403a00:	ldrb	w8, [x0]
  403a04:	cbz	w8, 403a1c <setlocale@plt+0x1d5c>
  403a08:	adrp	x8, 437000 <PC+0x4800>
  403a0c:	ldr	w1, [x8, #328]
  403a10:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  403a14:	add	x2, x2, #0xe14
  403a18:	b	401890 <tputs@plt>
  403a1c:	ret
  403a20:	adrp	x8, 437000 <PC+0x4800>
  403a24:	ldr	w8, [x8, #500]
  403a28:	cmp	w8, #0x2
  403a2c:	b.ne	403a54 <setlocale@plt+0x1d94>  // b.any
  403a30:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403a34:	ldr	x0, [x8, #3408]
  403a38:	ldrb	w8, [x0]
  403a3c:	cbz	w8, 403a5c <setlocale@plt+0x1d9c>
  403a40:	adrp	x8, 437000 <PC+0x4800>
  403a44:	ldr	w1, [x8, #328]
  403a48:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  403a4c:	add	x2, x2, #0xe14
  403a50:	b	401890 <tputs@plt>
  403a54:	mov	w0, #0x7                   	// #7
  403a58:	b	413e14 <clear@@Base+0x103b4>
  403a5c:	ret

0000000000403a60 <clear@@Base>:
  403a60:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403a64:	adrp	x9, 437000 <PC+0x4800>
  403a68:	ldr	x0, [x8, #3328]
  403a6c:	ldr	w1, [x9, #328]
  403a70:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  403a74:	add	x2, x2, #0xe14
  403a78:	b	401890 <tputs@plt>
  403a7c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403a80:	ldr	x0, [x8, #3312]
  403a84:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  403a88:	add	x2, x2, #0xe14
  403a8c:	mov	w1, #0x1                   	// #1
  403a90:	b	401890 <tputs@plt>
  403a94:	stp	x29, x30, [sp, #-32]!
  403a98:	adrp	x8, 437000 <PC+0x4800>
  403a9c:	ldr	w8, [x8, #568]
  403aa0:	str	x19, [sp, #16]
  403aa4:	mov	x29, sp
  403aa8:	cbz	w8, 403ac8 <clear@@Base+0x68>
  403aac:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403ab0:	ldrb	w8, [x8, #3456]
  403ab4:	cmp	w8, #0x1
  403ab8:	b.ne	403ae4 <clear@@Base+0x84>  // b.any
  403abc:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403ac0:	add	x8, x8, #0xd68
  403ac4:	b	403ad0 <clear@@Base+0x70>
  403ac8:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403acc:	add	x8, x8, #0xd70
  403ad0:	ldr	x0, [x8]
  403ad4:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  403ad8:	add	x2, x2, #0xe14
  403adc:	mov	w1, #0x1                   	// #1
  403ae0:	bl	401890 <tputs@plt>
  403ae4:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403ae8:	ldr	w19, [x8, #3460]
  403aec:	cbz	w19, 403b38 <clear@@Base+0xd8>
  403af0:	bl	403b70 <clear@@Base+0x110>
  403af4:	adrp	x8, 437000 <PC+0x4800>
  403af8:	ldr	w8, [x8, #352]
  403afc:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  403b00:	adrp	x10, 432000 <winch@@Base+0x1a2ac>
  403b04:	add	x9, x9, #0xcf0
  403b08:	add	x10, x10, #0xcf8
  403b0c:	cmp	w8, #0x0
  403b10:	csel	x8, x9, x10, eq  // eq = none
  403b14:	ldr	x0, [x8]
  403b18:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  403b1c:	add	x2, x2, #0xe14
  403b20:	mov	w1, #0x1                   	// #1
  403b24:	bl	401890 <tputs@plt>
  403b28:	mov	w0, w19
  403b2c:	ldr	x19, [sp, #16]
  403b30:	ldp	x29, x30, [sp], #32
  403b34:	b	403c20 <clear@@Base+0x1c0>
  403b38:	adrp	x8, 437000 <PC+0x4800>
  403b3c:	ldr	w8, [x8, #352]
  403b40:	cbz	w8, 403b50 <clear@@Base+0xf0>
  403b44:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403b48:	ldr	x0, [x8, #3320]
  403b4c:	b	403b58 <clear@@Base+0xf8>
  403b50:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403b54:	ldr	x0, [x8, #3312]
  403b58:	ldr	x19, [sp, #16]
  403b5c:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  403b60:	add	x2, x2, #0xe14
  403b64:	mov	w1, #0x1                   	// #1
  403b68:	ldp	x29, x30, [sp], #32
  403b6c:	b	401890 <tputs@plt>
  403b70:	stp	x29, x30, [sp, #-32]!
  403b74:	str	x19, [sp, #16]
  403b78:	adrp	x19, 432000 <winch@@Base+0x1a2ac>
  403b7c:	ldr	w8, [x19, #3460]
  403b80:	mov	x29, sp
  403b84:	tbnz	w8, #3, 403bbc <clear@@Base+0x15c>
  403b88:	tbnz	w8, #2, 403bdc <clear@@Base+0x17c>
  403b8c:	tbnz	w8, #1, 403bfc <clear@@Base+0x19c>
  403b90:	tbz	w8, #0, 403bac <clear@@Base+0x14c>
  403b94:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403b98:	ldr	x0, [x8, #3368]
  403b9c:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  403ba0:	add	x2, x2, #0xe14
  403ba4:	mov	w1, #0x1                   	// #1
  403ba8:	bl	401890 <tputs@plt>
  403bac:	str	wzr, [x19, #3460]
  403bb0:	ldr	x19, [sp, #16]
  403bb4:	ldp	x29, x30, [sp], #32
  403bb8:	ret
  403bbc:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403bc0:	ldr	x0, [x8, #3352]
  403bc4:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  403bc8:	add	x2, x2, #0xe14
  403bcc:	mov	w1, #0x1                   	// #1
  403bd0:	bl	401890 <tputs@plt>
  403bd4:	ldr	w8, [x19, #3460]
  403bd8:	tbz	w8, #2, 403b8c <clear@@Base+0x12c>
  403bdc:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403be0:	ldr	x0, [x8, #3400]
  403be4:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  403be8:	add	x2, x2, #0xe14
  403bec:	mov	w1, #0x1                   	// #1
  403bf0:	bl	401890 <tputs@plt>
  403bf4:	ldr	w8, [x19, #3460]
  403bf8:	tbz	w8, #1, 403b90 <clear@@Base+0x130>
  403bfc:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403c00:	ldr	x0, [x8, #3384]
  403c04:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  403c08:	add	x2, x2, #0xe14
  403c0c:	mov	w1, #0x1                   	// #1
  403c10:	bl	401890 <tputs@plt>
  403c14:	ldr	w8, [x19, #3460]
  403c18:	tbnz	w8, #0, 403b94 <clear@@Base+0x134>
  403c1c:	b	403bac <clear@@Base+0x14c>
  403c20:	stp	x29, x30, [sp, #-48]!
  403c24:	adrp	x8, 42f000 <winch@@Base+0x172ac>
  403c28:	ldr	w8, [x8, #1840]
  403c2c:	lsl	w9, w0, #26
  403c30:	stp	x20, x19, [sp, #32]
  403c34:	str	x21, [sp, #16]
  403c38:	and	w8, w8, w9, asr #31
  403c3c:	orr	w19, w8, w0
  403c40:	lsr	w20, w19, #3
  403c44:	mov	x29, sp
  403c48:	tbz	w19, #0, 403c64 <clear@@Base+0x204>
  403c4c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403c50:	ldr	x0, [x8, #3360]
  403c54:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  403c58:	add	x2, x2, #0xe14
  403c5c:	mov	w1, #0x1                   	// #1
  403c60:	bl	401890 <tputs@plt>
  403c64:	and	w20, w20, #0x8
  403c68:	and	w21, w19, #0xffffff9f
  403c6c:	tbnz	w19, #1, 403cac <clear@@Base+0x24c>
  403c70:	orr	w20, w20, w21
  403c74:	tbnz	w19, #2, 403ccc <clear@@Base+0x26c>
  403c78:	tbz	w20, #3, 403c94 <clear@@Base+0x234>
  403c7c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403c80:	ldr	x0, [x8, #3344]
  403c84:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  403c88:	add	x2, x2, #0xe14
  403c8c:	mov	w1, #0x1                   	// #1
  403c90:	bl	401890 <tputs@plt>
  403c94:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403c98:	str	w20, [x8, #3460]
  403c9c:	ldp	x20, x19, [sp, #32]
  403ca0:	ldr	x21, [sp, #16]
  403ca4:	ldp	x29, x30, [sp], #48
  403ca8:	ret
  403cac:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403cb0:	ldr	x0, [x8, #3376]
  403cb4:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  403cb8:	add	x2, x2, #0xe14
  403cbc:	mov	w1, #0x1                   	// #1
  403cc0:	bl	401890 <tputs@plt>
  403cc4:	orr	w20, w20, w21
  403cc8:	tbz	w19, #2, 403c78 <clear@@Base+0x218>
  403ccc:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403cd0:	ldr	x0, [x8, #3392]
  403cd4:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  403cd8:	add	x2, x2, #0xe14
  403cdc:	mov	w1, #0x1                   	// #1
  403ce0:	bl	401890 <tputs@plt>
  403ce4:	tbnz	w20, #3, 403c7c <clear@@Base+0x21c>
  403ce8:	b	403c94 <clear@@Base+0x234>
  403cec:	adrp	x8, 42f000 <winch@@Base+0x172ac>
  403cf0:	ldr	w8, [x8, #1840]
  403cf4:	lsl	w9, w0, #26
  403cf8:	and	w8, w8, w9, asr #31
  403cfc:	orr	w8, w8, w0
  403d00:	lsr	w9, w8, #3
  403d04:	and	w9, w9, #0x8
  403d08:	and	w8, w8, #0xffffff9f
  403d0c:	orr	w0, w9, w8
  403d10:	ret
  403d14:	stp	x29, x30, [sp, #-32]!
  403d18:	adrp	x8, 42f000 <winch@@Base+0x172ac>
  403d1c:	ldr	w8, [x8, #1840]
  403d20:	lsl	w9, w0, #26
  403d24:	adrp	x10, 432000 <winch@@Base+0x1a2ac>
  403d28:	ldr	w10, [x10, #3460]
  403d2c:	and	w8, w8, w9, asr #31
  403d30:	orr	w8, w8, w0
  403d34:	lsr	w9, w8, #3
  403d38:	and	w8, w8, #0xffffff8f
  403d3c:	and	w9, w9, #0x8
  403d40:	orr	w8, w9, w8
  403d44:	and	w9, w10, #0xffffffef
  403d48:	cmp	w8, w9
  403d4c:	str	x19, [sp, #16]
  403d50:	mov	x29, sp
  403d54:	b.ne	403d64 <clear@@Base+0x304>  // b.any
  403d58:	ldr	x19, [sp, #16]
  403d5c:	ldp	x29, x30, [sp], #32
  403d60:	ret
  403d64:	mov	w19, w0
  403d68:	bl	403b70 <clear@@Base+0x110>
  403d6c:	mov	w0, w19
  403d70:	ldr	x19, [sp, #16]
  403d74:	ldp	x29, x30, [sp], #32
  403d78:	b	403c20 <clear@@Base+0x1c0>
  403d7c:	adrp	x8, 42f000 <winch@@Base+0x172ac>
  403d80:	ldr	w8, [x8, #1840]
  403d84:	lsl	w9, w0, #26
  403d88:	lsl	w10, w1, #26
  403d8c:	and	w9, w8, w9, asr #31
  403d90:	and	w8, w8, w10, asr #31
  403d94:	orr	w9, w9, w0
  403d98:	orr	w8, w8, w1
  403d9c:	lsr	w10, w9, #3
  403da0:	lsr	w11, w8, #3
  403da4:	and	w9, w9, #0xffffff9f
  403da8:	and	w8, w8, #0xffffff9f
  403dac:	and	w10, w10, #0x8
  403db0:	and	w11, w11, #0x8
  403db4:	orr	w9, w10, w9
  403db8:	orr	w8, w11, w8
  403dbc:	cmp	w9, w8
  403dc0:	cset	w0, eq  // eq = none
  403dc4:	ret
  403dc8:	adrp	x8, 42f000 <winch@@Base+0x172ac>
  403dcc:	ldr	w8, [x8, #636]
  403dd0:	cbz	w8, 403de0 <clear@@Base+0x380>
  403dd4:	adrp	x0, 418000 <winch@@Base+0x2ac>
  403dd8:	add	x0, x0, #0xf10
  403ddc:	b	413f4c <clear@@Base+0x104ec>
  403de0:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403de4:	ldr	x0, [x8, #3416]
  403de8:	adrp	x2, 413000 <clear@@Base+0xf5a0>
  403dec:	add	x2, x2, #0xe14
  403df0:	mov	w1, #0x1                   	// #1
  403df4:	b	401890 <tputs@plt>
  403df8:	sub	sp, sp, #0x70
  403dfc:	adrp	x8, 42f000 <winch@@Base+0x172ac>
  403e00:	ldr	w8, [x8, #636]
  403e04:	stp	x20, x19, [sp, #96]
  403e08:	mov	x19, x0
  403e0c:	stp	x29, x30, [sp, #64]
  403e10:	stp	x22, x21, [sp, #80]
  403e14:	add	x29, sp, #0x40
  403e18:	cbz	w8, 403e98 <clear@@Base+0x438>
  403e1c:	adrp	x21, 432000 <winch@@Base+0x1a2ac>
  403e20:	ldr	x20, [x21, #3464]
  403e24:	cbz	x20, 403e40 <clear@@Base+0x3e0>
  403e28:	ldr	x0, [x20, #8]
  403e2c:	mov	x1, x19
  403e30:	bl	401af0 <strcmp@plt>
  403e34:	cbz	w0, 403ebc <clear@@Base+0x45c>
  403e38:	ldr	x20, [x20]
  403e3c:	cbnz	x20, 403e28 <clear@@Base+0x3c8>
  403e40:	mov	w0, #0x1                   	// #1
  403e44:	mov	w1, #0x18                  	// #24
  403e48:	bl	402238 <setlocale@plt+0x578>
  403e4c:	mov	x20, x0
  403e50:	mov	x0, x19
  403e54:	bl	402170 <setlocale@plt+0x4b0>
  403e58:	str	x0, [x20, #8]
  403e5c:	mov	x0, x19
  403e60:	bl	401830 <strlen@plt>
  403e64:	add	w0, w0, #0x3
  403e68:	mov	w1, #0x1                   	// #1
  403e6c:	bl	402238 <setlocale@plt+0x578>
  403e70:	adrp	x1, 418000 <winch@@Base+0x2ac>
  403e74:	mov	x22, x20
  403e78:	add	x1, x1, #0xf15
  403e7c:	mov	x2, x19
  403e80:	str	x0, [x22, #16]!
  403e84:	bl	4018b0 <sprintf@plt>
  403e88:	ldr	x8, [x21, #3464]
  403e8c:	str	x8, [x20]
  403e90:	str	x20, [x21, #3464]
  403e94:	b	403ec0 <clear@@Base+0x460>
  403e98:	adrp	x2, 418000 <winch@@Base+0x2ac>
  403e9c:	add	x2, x2, #0xf1a
  403ea0:	mov	x0, sp
  403ea4:	mov	w1, #0x40                  	// #64
  403ea8:	mov	x3, x19
  403eac:	bl	401900 <snprintf@plt>
  403eb0:	mov	x0, sp
  403eb4:	bl	40a918 <clear@@Base+0x6eb8>
  403eb8:	b	403ec4 <clear@@Base+0x464>
  403ebc:	add	x22, x20, #0x10
  403ec0:	ldr	x0, [x22]
  403ec4:	ldp	x20, x19, [sp, #96]
  403ec8:	ldp	x22, x21, [sp, #80]
  403ecc:	ldp	x29, x30, [sp, #64]
  403ed0:	add	sp, sp, #0x70
  403ed4:	ret
  403ed8:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  403edc:	ldr	w9, [x8, #3472]
  403ee0:	add	w9, w9, #0x1
  403ee4:	str	w9, [x8, #3472]
  403ee8:	ret
  403eec:	stp	x29, x30, [sp, #-64]!
  403ef0:	cmp	w2, #0x0
  403ef4:	stp	x22, x21, [sp, #32]
  403ef8:	mov	w21, w0
  403efc:	csetm	w0, eq  // eq = none
  403f00:	str	x23, [sp, #16]
  403f04:	stp	x20, x19, [sp, #48]
  403f08:	mov	x29, sp
  403f0c:	mov	w22, w3
  403f10:	mov	w19, w2
  403f14:	mov	w20, w1
  403f18:	bl	414ffc <error@@Base+0xd9c>
  403f1c:	cmn	x0, #0x1
  403f20:	b.eq	403f2c <clear@@Base+0x4cc>  // b.none
  403f24:	bl	40481c <clear@@Base+0xdbc>
  403f28:	cbz	w0, 403f50 <clear@@Base+0x4f0>
  403f2c:	cbz	w19, 403f74 <clear@@Base+0x514>
  403f30:	adrp	x0, 418000 <winch@@Base+0x2ac>
  403f34:	add	x0, x0, #0xf2a
  403f38:	b	403f88 <clear@@Base+0x528>
  403f3c:	cmp	w0, w21
  403f40:	b.ne	403f50 <clear@@Base+0x4f0>  // b.any
  403f44:	cmp	w22, #0x2
  403f48:	sub	w22, w22, #0x1
  403f4c:	b.lt	403fa0 <clear@@Base+0x540>  // b.tstop
  403f50:	bl	4046d8 <clear@@Base+0xc78>
  403f54:	cmp	w0, #0xa
  403f58:	b.eq	403f64 <clear@@Base+0x504>  // b.none
  403f5c:	cmn	w0, #0x1
  403f60:	b.ne	403f3c <clear@@Base+0x4dc>  // b.any
  403f64:	cbz	w19, 403f80 <clear@@Base+0x520>
  403f68:	adrp	x0, 418000 <winch@@Base+0x2ac>
  403f6c:	add	x0, x0, #0xf55
  403f70:	b	403f88 <clear@@Base+0x528>
  403f74:	adrp	x0, 418000 <winch@@Base+0x2ac>
  403f78:	add	x0, x0, #0xf3e
  403f7c:	b	403f88 <clear@@Base+0x528>
  403f80:	adrp	x0, 418000 <winch@@Base+0x2ac>
  403f84:	add	x0, x0, #0xf6c
  403f88:	ldp	x20, x19, [sp, #48]
  403f8c:	ldp	x22, x21, [sp, #32]
  403f90:	ldr	x23, [sp, #16]
  403f94:	mov	x1, xzr
  403f98:	ldp	x29, x30, [sp], #64
  403f9c:	b	414260 <error@@Base>
  403fa0:	cbnz	w19, 403fa8 <clear@@Base+0x548>
  403fa4:	bl	404b80 <clear@@Base+0x1120>
  403fa8:	adrp	x8, 404000 <clear@@Base+0x5a0>
  403fac:	adrp	x9, 404000 <clear@@Base+0x5a0>
  403fb0:	add	x8, x8, #0xb80
  403fb4:	add	x9, x9, #0x6d8
  403fb8:	cmp	w19, #0x0
  403fbc:	csel	x22, x9, x8, ne  // ne = any
  403fc0:	blr	x22
  403fc4:	cmn	w0, #0x1
  403fc8:	b.eq	404004 <clear@@Base+0x5a4>  // b.none
  403fcc:	mov	w23, wzr
  403fd0:	b	403fe4 <clear@@Base+0x584>
  403fd4:	add	w23, w23, #0x1
  403fd8:	blr	x22
  403fdc:	cmn	w0, #0x1
  403fe0:	b.eq	404004 <clear@@Base+0x5a4>  // b.none
  403fe4:	cmp	w0, w21
  403fe8:	b.eq	403fd4 <clear@@Base+0x574>  // b.none
  403fec:	cmp	w0, w20
  403ff0:	b.ne	403fd8 <clear@@Base+0x578>  // b.any
  403ff4:	cmp	w23, #0x0
  403ff8:	b.le	404010 <clear@@Base+0x5b0>
  403ffc:	sub	w23, w23, #0x1
  404000:	b	403fd8 <clear@@Base+0x578>
  404004:	adrp	x0, 418000 <winch@@Base+0x2ac>
  404008:	add	x0, x0, #0xf86
  40400c:	b	403f88 <clear@@Base+0x528>
  404010:	bl	404578 <clear@@Base+0xb18>
  404014:	cmp	w19, #0x0
  404018:	ldp	x20, x19, [sp, #48]
  40401c:	ldp	x22, x21, [sp, #32]
  404020:	ldr	x23, [sp, #16]
  404024:	mov	w8, #0xffffffff            	// #-1
  404028:	cneg	w1, w8, eq  // eq = none
  40402c:	ldp	x29, x30, [sp], #64
  404030:	b	40e2ec <clear@@Base+0xa88c>
  404034:	sub	sp, sp, #0xe0
  404038:	stp	x24, x23, [sp, #176]
  40403c:	adrp	x23, 432000 <winch@@Base+0x1a2ac>
  404040:	stp	x26, x25, [sp, #160]
  404044:	ldr	x25, [x23, #3480]
  404048:	stp	x29, x30, [sp, #128]
  40404c:	str	x27, [sp, #144]
  404050:	stp	x22, x21, [sp, #192]
  404054:	stp	x20, x19, [sp, #208]
  404058:	add	x29, sp, #0x80
  40405c:	cbz	x25, 404508 <clear@@Base+0xaa8>
  404060:	ldr	x9, [x25]
  404064:	mov	w8, #0x8024                	// #32804
  404068:	add	x20, x25, x8
  40406c:	cmp	x9, x25
  404070:	b.eq	40409c <clear@@Base+0x63c>  // b.none
  404074:	ldur	x8, [x20, #20]
  404078:	ldr	x10, [x9, #32]
  40407c:	cmp	x8, x10
  404080:	b.ne	4040a0 <clear@@Base+0x640>  // b.any
  404084:	ldr	w10, [x20, #28]
  404088:	ldr	w11, [x9, #40]
  40408c:	cmp	w10, w11
  404090:	b.cs	4040a0 <clear@@Base+0x640>  // b.hs, b.nlast
  404094:	add	x8, x9, x10
  404098:	b	4044d4 <clear@@Base+0xa74>
  40409c:	ldur	x8, [x20, #20]
  4040a0:	and	x24, x8, #0x3ff
  4040a4:	add	x21, x25, x24, lsl #5
  4040a8:	ldr	x19, [x21, #48]!
  4040ac:	sub	x22, x21, #0x10
  4040b0:	cmp	x19, x22
  4040b4:	b.eq	4040d0 <clear@@Base+0x670>  // b.none
  4040b8:	ldr	x9, [x19, #32]
  4040bc:	cmp	x9, x8
  4040c0:	b.eq	404170 <clear@@Base+0x710>  // b.none
  4040c4:	ldr	x19, [x19, #16]
  4040c8:	cmp	x19, x22
  4040cc:	b.ne	4040b8 <clear@@Base+0x658>  // b.any
  4040d0:	ldr	x19, [x25, #8]
  4040d4:	cmp	x19, x25
  4040d8:	b.eq	4040e8 <clear@@Base+0x688>  // b.none
  4040dc:	ldr	x8, [x19, #32]
  4040e0:	cmn	x8, #0x1
  4040e4:	b.eq	404190 <clear@@Base+0x730>  // b.none
  4040e8:	adrp	x26, 437000 <PC+0x4800>
  4040ec:	ldr	w8, [x26, #536]
  4040f0:	cbz	w8, 4040fc <clear@@Base+0x69c>
  4040f4:	ldrb	w8, [x20]
  4040f8:	tbz	w8, #0, 404114 <clear@@Base+0x6b4>
  4040fc:	adrp	x8, 42f000 <winch@@Base+0x172ac>
  404100:	ldr	w8, [x8, #640]
  404104:	tbnz	w8, #31, 404114 <clear@@Base+0x6b4>
  404108:	ldr	w9, [x20, #12]
  40410c:	cmp	w9, w8
  404110:	b.ge	404190 <clear@@Base+0x730>  // b.tcont
  404114:	mov	w0, #0x1                   	// #1
  404118:	mov	w1, #0x2030                	// #8240
  40411c:	bl	401a60 <calloc@plt>
  404120:	cbz	x0, 404188 <clear@@Base+0x728>
  404124:	ldr	w8, [x20, #12]
  404128:	mov	x9, #0xffffffffffffffff    	// #-1
  40412c:	mov	x19, x0
  404130:	add	w8, w8, #0x1
  404134:	str	w8, [x20, #12]
  404138:	str	x9, [x0, #32]
  40413c:	str	x25, [x0]
  404140:	ldr	x8, [x25, #8]
  404144:	add	x9, x25, #0x20
  404148:	str	x8, [x0, #8]
  40414c:	ldr	x8, [x25, #8]
  404150:	str	x0, [x8]
  404154:	ldr	x8, [x25, #48]
  404158:	str	x0, [x25, #8]
  40415c:	stp	x8, x9, [x0, #16]
  404160:	ldr	x8, [x25, #48]
  404164:	str	x0, [x8, #24]
  404168:	str	x0, [x25, #48]
  40416c:	b	404190 <clear@@Base+0x730>
  404170:	ldr	w9, [x20, #28]
  404174:	ldr	w10, [x19, #40]
  404178:	cmp	w9, w10
  40417c:	b.cs	4041c0 <clear@@Base+0x760>  // b.hs, b.nlast
  404180:	mov	w26, wzr
  404184:	b	404444 <clear@@Base+0x9e4>
  404188:	str	wzr, [x26, #536]
  40418c:	ldr	x19, [x25, #8]
  404190:	ldp	x9, x8, [x19, #16]
  404194:	str	x8, [x9, #24]
  404198:	ldr	x8, [x19, #24]
  40419c:	str	x9, [x8, #16]
  4041a0:	ldur	x8, [x20, #20]
  4041a4:	str	wzr, [x19, #40]
  4041a8:	str	x8, [x19, #32]
  4041ac:	ldr	x9, [x21]
  4041b0:	stp	x9, x22, [x19, #16]
  4041b4:	ldr	x9, [x21]
  4041b8:	str	x19, [x9, #24]
  4041bc:	str	x19, [x21]
  4041c0:	ldr	w9, [x19, #40]
  4041c4:	mov	w26, wzr
  4041c8:	mov	w10, #0x8020                	// #32800
  4041cc:	lsl	x11, x8, #13
  4041d0:	add	x8, x25, x10
  4041d4:	add	x20, x11, w9, uxtw
  4041d8:	adrp	x27, 437000 <PC+0x4800>
  4041dc:	cbz	x25, 40422c <clear@@Base+0x7cc>
  4041e0:	ldr	w9, [x27, #388]
  4041e4:	cbnz	w9, 40422c <clear@@Base+0x7cc>
  4041e8:	ldr	w9, [x8, #4]
  4041ec:	tbnz	w9, #3, 404204 <clear@@Base+0x7a4>
  4041f0:	tbnz	w9, #4, 404218 <clear@@Base+0x7b8>
  4041f4:	ldr	x9, [x8, #40]
  4041f8:	cmn	x9, #0x1
  4041fc:	b.ne	404224 <clear@@Base+0x7c4>  // b.any
  404200:	b	40422c <clear@@Base+0x7cc>
  404204:	adrp	x9, 41c000 <winch@@Base+0x42ac>
  404208:	ldrsw	x9, [x9, #3648]
  40420c:	cmn	x9, #0x1
  404210:	b.ne	404224 <clear@@Base+0x7c4>  // b.any
  404214:	b	40422c <clear@@Base+0x7cc>
  404218:	mov	x9, xzr
  40421c:	cmn	x9, #0x1
  404220:	b.eq	40422c <clear@@Base+0x7cc>  // b.none
  404224:	cmp	x20, x9
  404228:	b.ge	404508 <clear@@Base+0xaa8>  // b.tcont
  40422c:	ldr	x9, [x8, #8]
  404230:	cmp	x20, x9
  404234:	b.eq	404264 <clear@@Base+0x804>  // b.none
  404238:	ldrb	w9, [x8, #4]
  40423c:	tbz	w9, #0, 4044dc <clear@@Base+0xa7c>
  404240:	ldr	w0, [x8]
  404244:	mov	x1, x20
  404248:	mov	w2, wzr
  40424c:	bl	4018e0 <lseek@plt>
  404250:	cmn	x0, #0x1
  404254:	b.eq	4044e4 <clear@@Base+0xa84>  // b.none
  404258:	ldr	x25, [x23, #3480]
  40425c:	mov	w8, #0x8028                	// #32808
  404260:	str	x20, [x25, x8]
  404264:	adrp	x8, 42f000 <winch@@Base+0x172ac>
  404268:	ldr	w9, [x8, #644]
  40426c:	cmn	w9, #0x1
  404270:	b.eq	404290 <clear@@Base+0x830>  // b.none
  404274:	ldr	w10, [x19, #40]
  404278:	mov	w11, #0xffffffff            	// #-1
  40427c:	mov	w21, #0x1                   	// #1
  404280:	add	x10, x19, x10
  404284:	strb	w9, [x10, #44]
  404288:	str	w11, [x8, #644]
  40428c:	b	404304 <clear@@Base+0x8a4>
  404290:	mov	w8, #0x8020                	// #32800
  404294:	add	x8, x25, x8
  404298:	ldrb	w9, [x8, #4]
  40429c:	tbnz	w9, #3, 4042e8 <clear@@Base+0x888>
  4042a0:	ldr	w9, [x19, #40]
  4042a4:	ldr	w0, [x8]
  4042a8:	mov	w8, #0x2000                	// #8192
  4042ac:	add	x10, x19, x9
  4042b0:	add	x1, x10, #0x2c
  4042b4:	sub	w2, w8, w9
  4042b8:	bl	413a68 <clear@@Base+0x10008>
  4042bc:	cmn	w0, #0x2
  4042c0:	b.eq	404508 <clear@@Base+0xaa8>  // b.none
  4042c4:	mov	w21, w0
  4042c8:	tbz	w0, #31, 404304 <clear@@Base+0x8a4>
  4042cc:	adrp	x0, 418000 <winch@@Base+0x2ac>
  4042d0:	add	x0, x0, #0xfa5
  4042d4:	mov	x1, xzr
  4042d8:	bl	414260 <error@@Base>
  4042dc:	bl	403a7c <clear@@Base+0x1c>
  4042e0:	mov	w21, wzr
  4042e4:	b	404304 <clear@@Base+0x8a4>
  4042e8:	adrp	x8, 419000 <winch@@Base+0x12ac>
  4042ec:	add	x8, x8, #0xd78
  4042f0:	ldr	w9, [x19, #40]
  4042f4:	ldrb	w8, [x8, x20]
  4042f8:	mov	w21, #0x1                   	// #1
  4042fc:	add	x9, x19, x9
  404300:	strb	w8, [x9, #44]
  404304:	cmp	w21, #0x1
  404308:	b.lt	404340 <clear@@Base+0x8e0>  // b.tstop
  40430c:	adrp	x8, 437000 <PC+0x4800>
  404310:	ldr	w8, [x8, #284]
  404314:	cbnz	w8, 404340 <clear@@Base+0x8e0>
  404318:	adrp	x8, 42f000 <winch@@Base+0x172ac>
  40431c:	ldr	w0, [x8, #632]
  404320:	tbnz	w0, #31, 404340 <clear@@Base+0x8e0>
  404324:	ldr	w8, [x19, #40]
  404328:	mov	w22, w21
  40432c:	mov	x2, x22
  404330:	add	x8, x19, x8
  404334:	add	x1, x8, #0x2c
  404338:	bl	401ad0 <write@plt>
  40433c:	b	404344 <clear@@Base+0x8e4>
  404340:	mov	w22, w21
  404344:	ldr	x25, [x23, #3480]
  404348:	mov	w8, #0x8028                	// #32808
  40434c:	add	x8, x25, x8
  404350:	ldr	x9, [x8]
  404354:	add	x9, x9, x22
  404358:	str	x9, [x8]
  40435c:	ldr	w9, [x19, #40]
  404360:	add	w9, w9, w21
  404364:	str	w9, [x19, #40]
  404368:	cbnz	w21, 404444 <clear@@Base+0x9e4>
  40436c:	str	x20, [x8, #32]
  404370:	ldr	w8, [x27, #388]
  404374:	cbz	w8, 404434 <clear@@Base+0x9d4>
  404378:	cbnz	w26, 404394 <clear@@Base+0x934>
  40437c:	bl	415e6c <error@@Base+0x1c0c>
  404380:	str	x0, [sp]
  404384:	adrp	x0, 419000 <winch@@Base+0x12ac>
  404388:	add	x0, x0, #0xcb3
  40438c:	mov	x1, sp
  404390:	bl	4149a8 <error@@Base+0x748>
  404394:	mov	w0, #0x1                   	// #1
  404398:	mov	w26, #0x1                   	// #1
  40439c:	bl	401a30 <sleep@plt>
  4043a0:	adrp	x8, 437000 <PC+0x4800>
  4043a4:	ldr	w8, [x8, #588]
  4043a8:	cmp	w8, #0x1
  4043ac:	b.ne	404434 <clear@@Base+0x9d4>  // b.any
  4043b0:	ldr	x8, [x23, #3480]
  4043b4:	cbz	x8, 4043d0 <clear@@Base+0x970>
  4043b8:	mov	w9, #0x8038                	// #32824
  4043bc:	add	x8, x8, x9
  4043c0:	ldr	x9, [x8]
  4043c4:	ldr	w8, [x8, #8]
  4043c8:	add	x20, x8, x9, lsl #13
  4043cc:	b	4043d4 <clear@@Base+0x974>
  4043d0:	mov	x20, #0xffffffffffffffff    	// #-1
  4043d4:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4043d8:	ldr	x0, [x8, #2064]
  4043dc:	bl	40d78c <clear@@Base+0x9d2c>
  4043e0:	mov	x1, x0
  4043e4:	mov	x2, sp
  4043e8:	mov	w0, wzr
  4043ec:	bl	401c60 <__xstat@plt>
  4043f0:	cbnz	w0, 404430 <clear@@Base+0x9d0>
  4043f4:	adrp	x9, 437000 <PC+0x4800>
  4043f8:	ldr	x8, [sp, #8]
  4043fc:	ldr	x9, [x9, #392]
  404400:	cmp	x8, x9
  404404:	b.ne	4044fc <clear@@Base+0xa9c>  // b.any
  404408:	adrp	x9, 437000 <PC+0x4800>
  40440c:	ldr	x8, [sp]
  404410:	ldr	x9, [x9, #400]
  404414:	cmp	x8, x9
  404418:	b.ne	4044fc <clear@@Base+0xa9c>  // b.any
  40441c:	cmn	x20, #0x1
  404420:	b.eq	404430 <clear@@Base+0x9d0>  // b.none
  404424:	ldr	x8, [sp, #48]
  404428:	cmp	x8, x20
  40442c:	b.lt	4044fc <clear@@Base+0xa9c>  // b.tstop
  404430:	mov	w26, #0x1                   	// #1
  404434:	adrp	x8, 437000 <PC+0x4800>
  404438:	ldr	w8, [x8, #640]
  40443c:	cbnz	w8, 404508 <clear@@Base+0xaa8>
  404440:	ldr	x25, [x23, #3480]
  404444:	ldr	x8, [x25]
  404448:	cmp	x8, x19
  40444c:	b.eq	4044ac <clear@@Base+0xa4c>  // b.none
  404450:	ldp	x9, x8, [x19]
  404454:	str	x8, [x9, #8]
  404458:	ldr	x8, [x19, #8]
  40445c:	str	x9, [x8]
  404460:	ldr	x8, [x23, #3480]
  404464:	ldr	x8, [x8]
  404468:	str	x8, [x19]
  40446c:	ldr	x25, [x23, #3480]
  404470:	str	x25, [x19, #8]
  404474:	ldr	x8, [x25]
  404478:	add	x10, x25, x24, lsl #5
  40447c:	str	x19, [x8, #8]
  404480:	str	x19, [x25]
  404484:	ldp	x9, x8, [x19, #16]
  404488:	str	x8, [x9, #24]
  40448c:	ldr	x8, [x19, #24]
  404490:	str	x9, [x8, #16]
  404494:	ldr	x8, [x10, #48]
  404498:	add	x9, x10, #0x20
  40449c:	stp	x8, x9, [x19, #16]
  4044a0:	ldr	x8, [x10, #48]
  4044a4:	str	x19, [x8, #24]
  4044a8:	str	x19, [x10, #48]
  4044ac:	mov	w8, #0x8040                	// #32832
  4044b0:	ldr	w8, [x25, x8]
  4044b4:	ldr	w9, [x19, #40]
  4044b8:	cmp	w8, w9
  4044bc:	b.cc	4044d0 <clear@@Base+0xa70>  // b.lo, b.ul, b.last
  4044c0:	mov	w8, #0x8038                	// #32824
  4044c4:	add	x8, x25, x8
  4044c8:	ldr	x8, [x8]
  4044cc:	b	4041c8 <clear@@Base+0x768>
  4044d0:	add	x8, x19, x8
  4044d4:	ldrb	w0, [x8, #44]
  4044d8:	b	40450c <clear@@Base+0xaac>
  4044dc:	mov	w0, #0x3f                  	// #63
  4044e0:	b	40450c <clear@@Base+0xaac>
  4044e4:	adrp	x0, 418000 <winch@@Base+0x2ac>
  4044e8:	add	x0, x0, #0xf9a
  4044ec:	mov	x1, xzr
  4044f0:	bl	414260 <error@@Base>
  4044f4:	bl	403a7c <clear@@Base+0x1c>
  4044f8:	b	404508 <clear@@Base+0xaa8>
  4044fc:	adrp	x8, 437000 <PC+0x4800>
  404500:	mov	w9, #0x2                   	// #2
  404504:	str	w9, [x8, #412]
  404508:	mov	w0, #0xffffffff            	// #-1
  40450c:	ldp	x20, x19, [sp, #208]
  404510:	ldp	x22, x21, [sp, #192]
  404514:	ldp	x24, x23, [sp, #176]
  404518:	ldp	x26, x25, [sp, #160]
  40451c:	ldr	x27, [sp, #144]
  404520:	ldp	x29, x30, [sp, #128]
  404524:	add	sp, sp, #0xe0
  404528:	ret
  40452c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  404530:	ldr	x8, [x8, #3480]
  404534:	mov	x0, #0xffffffffffffffff    	// #-1
  404538:	cbz	x8, 404560 <clear@@Base+0xb00>
  40453c:	adrp	x9, 437000 <PC+0x4800>
  404540:	ldr	w9, [x9, #388]
  404544:	cbnz	w9, 404560 <clear@@Base+0xb00>
  404548:	mov	w9, #0x8024                	// #32804
  40454c:	add	x8, x8, x9
  404550:	ldr	w9, [x8]
  404554:	tbnz	w9, #3, 404564 <clear@@Base+0xb04>
  404558:	tbnz	w9, #4, 404570 <clear@@Base+0xb10>
  40455c:	ldur	x0, [x8, #36]
  404560:	ret
  404564:	adrp	x8, 41c000 <winch@@Base+0x42ac>
  404568:	ldrsw	x0, [x8, #3648]
  40456c:	ret
  404570:	mov	x0, xzr
  404574:	ret
  404578:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40457c:	ldr	x8, [x8, #3480]
  404580:	cbz	x8, 40459c <clear@@Base+0xb3c>
  404584:	mov	w9, #0x8038                	// #32824
  404588:	add	x8, x8, x9
  40458c:	ldr	x9, [x8]
  404590:	ldr	w8, [x8, #8]
  404594:	add	x0, x8, x9, lsl #13
  404598:	ret
  40459c:	mov	x0, #0xffffffffffffffff    	// #-1
  4045a0:	ret
  4045a4:	stp	x29, x30, [sp, #-32]!
  4045a8:	stp	x20, x19, [sp, #16]
  4045ac:	mov	w19, w0
  4045b0:	cmn	w0, #0x1
  4045b4:	adrp	x20, 42f000 <winch@@Base+0x172ac>
  4045b8:	mov	x29, sp
  4045bc:	b.eq	4045dc <clear@@Base+0xb7c>  // b.none
  4045c0:	ldr	w8, [x20, #644]
  4045c4:	cmn	w8, #0x1
  4045c8:	b.eq	4045dc <clear@@Base+0xb7c>  // b.none
  4045cc:	adrp	x0, 418000 <winch@@Base+0x2ac>
  4045d0:	add	x0, x0, #0xfb0
  4045d4:	mov	x1, xzr
  4045d8:	bl	414260 <error@@Base>
  4045dc:	str	w19, [x20, #644]
  4045e0:	ldp	x20, x19, [sp, #16]
  4045e4:	ldp	x29, x30, [sp], #32
  4045e8:	ret
  4045ec:	stp	x29, x30, [sp, #-64]!
  4045f0:	stp	x20, x19, [sp, #48]
  4045f4:	adrp	x19, 42f000 <winch@@Base+0x172ac>
  4045f8:	ldr	w0, [x19, #632]
  4045fc:	stp	x24, x23, [sp, #16]
  404600:	stp	x22, x21, [sp, #32]
  404604:	mov	x29, sp
  404608:	tbnz	w0, #31, 4046c4 <clear@@Base+0xc64>
  40460c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  404610:	ldrb	w9, [x8, #3488]
  404614:	tbnz	w9, #0, 4046b0 <clear@@Base+0xc50>
  404618:	adrp	x20, 432000 <winch@@Base+0x1a2ac>
  40461c:	ldr	x9, [x20, #3480]
  404620:	mov	w10, #0x8048                	// #32840
  404624:	ldr	x9, [x9, x10]
  404628:	cmn	x9, #0x1
  40462c:	b.ne	4046b0 <clear@@Base+0xc50>  // b.any
  404630:	adrp	x0, 418000 <winch@@Base+0x2ac>
  404634:	mov	w9, #0x1                   	// #1
  404638:	add	x0, x0, #0xfc5
  40463c:	mov	x1, xzr
  404640:	strb	w9, [x8, #3488]
  404644:	bl	4149a8 <error@@Base+0x748>
  404648:	ldr	x8, [x20, #3480]
  40464c:	mov	w21, #0x8038                	// #32824
  404650:	mov	w22, #0x8040                	// #32832
  404654:	mov	w23, #0x1ffe                	// #8190
  404658:	adrp	x24, 437000 <PC+0x4800>
  40465c:	b	404680 <clear@@Base+0xc20>
  404660:	ldr	x11, [x9]
  404664:	mov	w10, wzr
  404668:	add	x11, x11, #0x1
  40466c:	str	x11, [x9]
  404670:	str	w10, [x9, #8]
  404674:	ldrb	w9, [x24, #640]
  404678:	tst	w9, #0x3
  40467c:	b.ne	4046ac <clear@@Base+0xc4c>  // b.any
  404680:	cbz	x8, 4046ac <clear@@Base+0xc4c>
  404684:	bl	404034 <clear@@Base+0x5d4>
  404688:	cmn	w0, #0x1
  40468c:	b.eq	4046ac <clear@@Base+0xc4c>  // b.none
  404690:	ldr	x8, [x20, #3480]
  404694:	ldr	w10, [x8, x22]
  404698:	add	x9, x8, x21
  40469c:	cmp	w10, w23
  4046a0:	b.hi	404660 <clear@@Base+0xc00>  // b.pmore
  4046a4:	add	w10, w10, #0x1
  4046a8:	b	404670 <clear@@Base+0xc10>
  4046ac:	ldr	w0, [x19, #632]
  4046b0:	bl	401ab0 <close@plt>
  4046b4:	mov	w8, #0xffffffff            	// #-1
  4046b8:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  4046bc:	str	w8, [x19, #632]
  4046c0:	str	xzr, [x9, #2088]
  4046c4:	ldp	x20, x19, [sp, #48]
  4046c8:	ldp	x22, x21, [sp, #32]
  4046cc:	ldp	x24, x23, [sp, #16]
  4046d0:	ldp	x29, x30, [sp], #64
  4046d4:	ret
  4046d8:	stp	x29, x30, [sp, #-32]!
  4046dc:	str	x19, [sp, #16]
  4046e0:	adrp	x19, 432000 <winch@@Base+0x1a2ac>
  4046e4:	ldr	x8, [x19, #3480]
  4046e8:	mov	x29, sp
  4046ec:	cbz	x8, 404728 <clear@@Base+0xcc8>
  4046f0:	bl	404034 <clear@@Base+0x5d4>
  4046f4:	cmn	w0, #0x1
  4046f8:	b.eq	404740 <clear@@Base+0xce0>  // b.none
  4046fc:	ldr	x8, [x19, #3480]
  404700:	mov	w9, #0x8040                	// #32832
  404704:	mov	w10, #0x8038                	// #32824
  404708:	mov	w11, #0x1ffe                	// #8190
  40470c:	ldr	w9, [x8, x9]
  404710:	add	x8, x8, x10
  404714:	cmp	w9, w11
  404718:	b.hi	404730 <clear@@Base+0xcd0>  // b.pmore
  40471c:	add	w9, w9, #0x1
  404720:	str	w9, [x8, #8]
  404724:	b	404740 <clear@@Base+0xce0>
  404728:	mov	w0, #0xffffffff            	// #-1
  40472c:	b	404740 <clear@@Base+0xce0>
  404730:	ldr	x9, [x8]
  404734:	str	wzr, [x8, #8]
  404738:	add	x9, x9, #0x1
  40473c:	str	x9, [x8]
  404740:	ldr	x19, [sp, #16]
  404744:	ldp	x29, x30, [sp], #32
  404748:	ret
  40474c:	stp	x29, x30, [sp, #-64]!
  404750:	stp	x20, x19, [sp, #48]
  404754:	adrp	x20, 432000 <winch@@Base+0x1a2ac>
  404758:	ldr	x8, [x20, #3480]
  40475c:	stp	x24, x23, [sp, #16]
  404760:	stp	x22, x21, [sp, #32]
  404764:	mov	w9, #0x8028                	// #32808
  404768:	ldr	x10, [x8, x9]
  40476c:	mov	w9, #0x1fff                	// #8191
  404770:	mov	w11, #0x3ffe                	// #16382
  404774:	mov	x29, sp
  404778:	add	x9, x10, x9
  40477c:	add	x11, x10, x11
  404780:	cmp	x9, #0x0
  404784:	csel	x9, x11, x9, lt  // lt = tstop
  404788:	cmp	x10, #0x1
  40478c:	b.lt	404808 <clear@@Base+0xda8>  // b.tstop
  404790:	adrp	x19, 418000 <winch@@Base+0x2ac>
  404794:	mov	x21, xzr
  404798:	mov	w23, wzr
  40479c:	asr	x22, x9, #13
  4047a0:	add	x19, x19, #0xfd7
  4047a4:	adrp	x24, 42f000 <winch@@Base+0x172ac>
  4047a8:	ldr	x9, [x8]
  4047ac:	cmp	x9, x8
  4047b0:	b.eq	4047cc <clear@@Base+0xd6c>  // b.none
  4047b4:	ldr	x10, [x9, #32]
  4047b8:	cmp	x10, x21
  4047bc:	b.eq	4047e4 <clear@@Base+0xd84>  // b.none
  4047c0:	ldr	x9, [x9]
  4047c4:	cmp	x9, x8
  4047c8:	b.ne	4047b4 <clear@@Base+0xd54>  // b.any
  4047cc:	cbnz	w23, 4047f4 <clear@@Base+0xd94>
  4047d0:	mov	x0, x19
  4047d4:	mov	x1, xzr
  4047d8:	bl	414260 <error@@Base>
  4047dc:	mov	w23, #0x1                   	// #1
  4047e0:	b	4047f4 <clear@@Base+0xd94>
  4047e4:	ldr	w0, [x24, #632]
  4047e8:	ldr	w2, [x9, #40]
  4047ec:	add	x1, x9, #0x2c
  4047f0:	bl	401ad0 <write@plt>
  4047f4:	add	x21, x21, #0x1
  4047f8:	cmp	x21, x22
  4047fc:	b.ge	404808 <clear@@Base+0xda8>  // b.tcont
  404800:	ldr	x8, [x20, #3480]
  404804:	b	4047a8 <clear@@Base+0xd48>
  404808:	ldp	x20, x19, [sp, #48]
  40480c:	ldp	x22, x21, [sp, #32]
  404810:	ldp	x24, x23, [sp, #16]
  404814:	ldp	x29, x30, [sp], #64
  404818:	ret
  40481c:	stp	x29, x30, [sp, #-64]!
  404820:	stp	x20, x19, [sp, #48]
  404824:	adrp	x20, 432000 <winch@@Base+0x1a2ac>
  404828:	ldr	x8, [x20, #3480]
  40482c:	stp	x24, x23, [sp, #16]
  404830:	stp	x22, x21, [sp, #32]
  404834:	mov	x29, sp
  404838:	cbz	x8, 404994 <clear@@Base+0xf34>
  40483c:	adrp	x9, 437000 <PC+0x4800>
  404840:	ldr	w10, [x9, #388]
  404844:	mov	w9, #0x8024                	// #32804
  404848:	mov	x19, x0
  40484c:	add	x9, x8, x9
  404850:	cbz	w10, 404860 <clear@@Base+0xe00>
  404854:	mov	x10, #0xffffffffffffffff    	// #-1
  404858:	tbz	x19, #63, 404890 <clear@@Base+0xe30>
  40485c:	b	4048a0 <clear@@Base+0xe40>
  404860:	ldr	w10, [x9]
  404864:	tbnz	w10, #3, 404878 <clear@@Base+0xe18>
  404868:	tbnz	w10, #4, 404888 <clear@@Base+0xe28>
  40486c:	ldur	x10, [x9, #36]
  404870:	tbz	x19, #63, 404890 <clear@@Base+0xe30>
  404874:	b	4048a0 <clear@@Base+0xe40>
  404878:	adrp	x10, 41c000 <winch@@Base+0x42ac>
  40487c:	ldrsw	x10, [x10, #3648]
  404880:	tbz	x19, #63, 404890 <clear@@Base+0xe30>
  404884:	b	4048a0 <clear@@Base+0xe40>
  404888:	mov	x10, xzr
  40488c:	tbnz	x19, #63, 4048a0 <clear@@Base+0xe40>
  404890:	cmn	x10, #0x1
  404894:	b.eq	4048a8 <clear@@Base+0xe48>  // b.none
  404898:	cmp	x10, x19
  40489c:	b.ge	4048a8 <clear@@Base+0xe48>  // b.tcont
  4048a0:	mov	w0, #0x1                   	// #1
  4048a4:	b	404998 <clear@@Base+0xf38>
  4048a8:	ldrb	w11, [x9]
  4048ac:	lsr	x10, x19, #13
  4048b0:	tbnz	w11, #0, 4048c0 <clear@@Base+0xe60>
  4048b4:	ldur	x11, [x9, #4]
  4048b8:	cmp	x11, x19
  4048bc:	b.ne	4048e8 <clear@@Base+0xe88>  // b.any
  4048c0:	mov	w8, #0x1fff                	// #8191
  4048c4:	add	x8, x19, x8
  4048c8:	cmp	x19, #0x0
  4048cc:	csel	x8, x8, x19, lt  // lt = tstop
  4048d0:	and	w8, w8, #0xffffe000
  4048d4:	sub	w8, w19, w8
  4048d8:	mov	w0, wzr
  4048dc:	stur	x10, [x9, #20]
  4048e0:	str	w8, [x9, #28]
  4048e4:	b	404998 <clear@@Base+0xf38>
  4048e8:	ubfx	x12, x19, #13, #10
  4048ec:	add	x13, x8, x12, lsl #5
  4048f0:	ldr	x12, [x13, #48]
  4048f4:	add	x13, x13, #0x20
  4048f8:	cmp	x12, x13
  4048fc:	b.eq	404918 <clear@@Base+0xeb8>  // b.none
  404900:	ldr	x14, [x12, #32]
  404904:	cmp	x14, x10
  404908:	b.eq	4048c0 <clear@@Base+0xe60>  // b.none
  40490c:	ldr	x12, [x12, #16]
  404910:	cmp	x12, x13
  404914:	b.ne	404900 <clear@@Base+0xea0>  // b.any
  404918:	cmp	x11, x19
  40491c:	b.gt	4048a0 <clear@@Base+0xe40>
  404920:	b.ge	404994 <clear@@Base+0xf34>  // b.tcont
  404924:	mov	w21, #0x8028                	// #32808
  404928:	mov	w22, #0x8040                	// #32832
  40492c:	mov	w23, #0x1ffe                	// #8190
  404930:	adrp	x24, 437000 <PC+0x4800>
  404934:	cbz	x8, 4048a0 <clear@@Base+0xe40>
  404938:	bl	404034 <clear@@Base+0x5d4>
  40493c:	cmn	w0, #0x1
  404940:	b.eq	4048a0 <clear@@Base+0xe40>  // b.none
  404944:	ldr	x8, [x20, #3480]
  404948:	ldr	w10, [x8, x22]
  40494c:	add	x9, x8, x21
  404950:	cmp	w10, w23
  404954:	b.hi	404960 <clear@@Base+0xf00>  // b.pmore
  404958:	add	w10, w10, #0x1
  40495c:	b	404970 <clear@@Base+0xf10>
  404960:	ldr	x11, [x9, #16]
  404964:	mov	w10, wzr
  404968:	add	x11, x11, #0x1
  40496c:	str	x11, [x9, #16]
  404970:	str	w10, [x9, #24]
  404974:	ldrb	w10, [x24, #640]
  404978:	tst	w10, #0x3
  40497c:	b.ne	4048a0 <clear@@Base+0xe40>  // b.any
  404980:	ldr	x9, [x9]
  404984:	mov	w0, wzr
  404988:	cmp	x9, x19
  40498c:	b.lt	404934 <clear@@Base+0xed4>  // b.tstop
  404990:	b	404998 <clear@@Base+0xf38>
  404994:	mov	w0, wzr
  404998:	ldp	x20, x19, [sp, #48]
  40499c:	ldp	x22, x21, [sp, #32]
  4049a0:	ldp	x24, x23, [sp, #16]
  4049a4:	ldp	x29, x30, [sp], #64
  4049a8:	ret
  4049ac:	stp	x29, x30, [sp, #-32]!
  4049b0:	str	x19, [sp, #16]
  4049b4:	adrp	x19, 432000 <winch@@Base+0x1a2ac>
  4049b8:	ldr	x8, [x19, #3480]
  4049bc:	mov	x29, sp
  4049c0:	cbz	x8, 404a8c <clear@@Base+0x102c>
  4049c4:	mov	w9, #0x8020                	// #32800
  4049c8:	add	x9, x8, x9
  4049cc:	ldrb	w10, [x9, #4]
  4049d0:	tbz	w10, #0, 4049e8 <clear@@Base+0xf88>
  4049d4:	ldr	w0, [x9]
  4049d8:	bl	40cc00 <clear@@Base+0x91a0>
  4049dc:	ldr	x8, [x19, #3480]
  4049e0:	mov	w9, #0x8048                	// #32840
  4049e4:	str	x0, [x8, x9]
  4049e8:	cbz	x8, 404a54 <clear@@Base+0xff4>
  4049ec:	adrp	x9, 437000 <PC+0x4800>
  4049f0:	ldr	w9, [x9, #388]
  4049f4:	cbnz	w9, 404a54 <clear@@Base+0xff4>
  4049f8:	mov	w9, #0x8024                	// #32804
  4049fc:	add	x9, x8, x9
  404a00:	ldr	w10, [x9]
  404a04:	tbnz	w10, #3, 404a1c <clear@@Base+0xfbc>
  404a08:	tbnz	w10, #4, 404aa4 <clear@@Base+0x1044>
  404a0c:	ldur	x0, [x9, #36]
  404a10:	cmn	x0, #0x1
  404a14:	b.ne	404aa8 <clear@@Base+0x1048>  // b.any
  404a18:	b	404a54 <clear@@Base+0xff4>
  404a1c:	adrp	x9, 41c000 <winch@@Base+0x42ac>
  404a20:	ldrsw	x0, [x9, #3648]
  404a24:	cmn	x0, #0x1
  404a28:	b.ne	404aa8 <clear@@Base+0x1048>  // b.any
  404a2c:	b	404a54 <clear@@Base+0xff4>
  404a30:	ldr	x11, [x9]
  404a34:	mov	w10, wzr
  404a38:	add	x11, x11, #0x1
  404a3c:	str	x11, [x9]
  404a40:	str	w10, [x9, #8]
  404a44:	adrp	x9, 437000 <PC+0x4800>
  404a48:	ldrb	w9, [x9, #640]
  404a4c:	tst	w9, #0x3
  404a50:	b.ne	404a9c <clear@@Base+0x103c>  // b.any
  404a54:	cbz	x8, 404a8c <clear@@Base+0x102c>
  404a58:	bl	404034 <clear@@Base+0x5d4>
  404a5c:	cmn	w0, #0x1
  404a60:	b.eq	404a8c <clear@@Base+0x102c>  // b.none
  404a64:	ldr	x8, [x19, #3480]
  404a68:	mov	w9, #0x8040                	// #32832
  404a6c:	mov	w11, #0x1ffe                	// #8190
  404a70:	ldr	w10, [x8, x9]
  404a74:	mov	w9, #0x8038                	// #32824
  404a78:	add	x9, x8, x9
  404a7c:	cmp	w10, w11
  404a80:	b.hi	404a30 <clear@@Base+0xfd0>  // b.pmore
  404a84:	add	w10, w10, #0x1
  404a88:	b	404a40 <clear@@Base+0xfe0>
  404a8c:	mov	w0, wzr
  404a90:	ldr	x19, [sp, #16]
  404a94:	ldp	x29, x30, [sp], #32
  404a98:	ret
  404a9c:	mov	w0, #0x1                   	// #1
  404aa0:	b	404a90 <clear@@Base+0x1030>
  404aa4:	mov	x0, xzr
  404aa8:	ldr	x19, [sp, #16]
  404aac:	ldp	x29, x30, [sp], #32
  404ab0:	b	40481c <clear@@Base+0xdbc>
  404ab4:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  404ab8:	ldr	x8, [x8, #3480]
  404abc:	cbz	x8, 404b00 <clear@@Base+0x10a0>
  404ac0:	mov	w9, #0x8024                	// #32804
  404ac4:	ldrb	w9, [x8, x9]
  404ac8:	tbnz	w9, #0, 404b00 <clear@@Base+0x10a0>
  404acc:	ldr	x9, [x8]
  404ad0:	cmp	x9, x8
  404ad4:	b.eq	404b04 <clear@@Base+0x10a4>  // b.none
  404ad8:	mov	x0, xzr
  404adc:	ldr	x10, [x9, #32]
  404ae0:	ldr	w11, [x9, #40]
  404ae4:	ldr	x9, [x9]
  404ae8:	add	x10, x11, x10, lsl #13
  404aec:	cmp	x10, x0
  404af0:	csel	x0, x10, x0, gt
  404af4:	cmp	x9, x8
  404af8:	b.ne	404adc <clear@@Base+0x107c>  // b.any
  404afc:	b	40481c <clear@@Base+0xdbc>
  404b00:	b	4049ac <clear@@Base+0xf4c>
  404b04:	mov	x0, xzr
  404b08:	b	40481c <clear@@Base+0xdbc>
  404b0c:	stp	x29, x30, [sp, #-16]!
  404b10:	mov	x0, xzr
  404b14:	mov	x29, sp
  404b18:	bl	40481c <clear@@Base+0xdbc>
  404b1c:	cbz	w0, 404b6c <clear@@Base+0x110c>
  404b20:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  404b24:	ldr	x9, [x8, #3480]
  404b28:	ldr	x8, [x9]
  404b2c:	cmp	x8, x9
  404b30:	b.eq	404b74 <clear@@Base+0x1114>  // b.none
  404b34:	mov	w10, #0x8038                	// #32824
  404b38:	add	x10, x9, x10
  404b3c:	mov	x11, x8
  404b40:	ldr	x12, [x11, #32]
  404b44:	ldr	x13, [x8, #32]
  404b48:	cmp	x12, x13
  404b4c:	csel	x8, x11, x8, lt  // lt = tstop
  404b50:	ldr	x11, [x11]
  404b54:	cmp	x11, x9
  404b58:	b.ne	404b40 <clear@@Base+0x10e0>  // b.any
  404b5c:	ldr	x8, [x8, #32]
  404b60:	mov	w0, wzr
  404b64:	str	wzr, [x10, #8]
  404b68:	str	x8, [x10]
  404b6c:	ldp	x29, x30, [sp], #16
  404b70:	ret
  404b74:	mov	w0, #0x1                   	// #1
  404b78:	ldp	x29, x30, [sp], #16
  404b7c:	ret
  404b80:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  404b84:	ldr	x10, [x8, #3480]
  404b88:	cbz	x10, 404bec <clear@@Base+0x118c>
  404b8c:	mov	w8, #0x8024                	// #32804
  404b90:	add	x8, x10, x8
  404b94:	ldr	w9, [x8, #28]
  404b98:	cbz	w9, 404ba8 <clear@@Base+0x1148>
  404b9c:	sub	w9, w9, #0x1
  404ba0:	str	w9, [x8, #28]
  404ba4:	b	404034 <clear@@Base+0x5d4>
  404ba8:	ldur	x9, [x8, #20]
  404bac:	subs	x9, x9, #0x1
  404bb0:	b.lt	404bec <clear@@Base+0x118c>  // b.tstop
  404bb4:	ldrb	w11, [x8]
  404bb8:	tbnz	w11, #0, 404bf4 <clear@@Base+0x1194>
  404bbc:	and	x11, x9, #0x3ff
  404bc0:	add	x11, x10, x11, lsl #5
  404bc4:	ldr	x10, [x11, #48]
  404bc8:	add	x11, x11, #0x20
  404bcc:	cmp	x10, x11
  404bd0:	b.eq	404bec <clear@@Base+0x118c>  // b.none
  404bd4:	ldr	x12, [x10, #32]
  404bd8:	cmp	x12, x9
  404bdc:	b.eq	404bf4 <clear@@Base+0x1194>  // b.none
  404be0:	ldr	x10, [x10, #16]
  404be4:	cmp	x10, x11
  404be8:	b.ne	404bd4 <clear@@Base+0x1174>  // b.any
  404bec:	mov	w0, #0xffffffff            	// #-1
  404bf0:	ret
  404bf4:	stur	x9, [x8, #20]
  404bf8:	mov	w9, #0x1fff                	// #8191
  404bfc:	str	w9, [x8, #28]
  404c00:	b	404034 <clear@@Base+0x5d4>
  404c04:	tbnz	w0, #31, 404c34 <clear@@Base+0x11d4>
  404c08:	lsl	w8, w0, #10
  404c0c:	mov	w9, #0x1fff                	// #8191
  404c10:	mov	w10, #0x3ffe                	// #16382
  404c14:	add	w9, w8, w9
  404c18:	add	w8, w8, w10
  404c1c:	cmp	w9, #0x0
  404c20:	csel	w8, w8, w9, lt  // lt = tstop
  404c24:	asr	w8, w8, #13
  404c28:	cmp	w8, #0x1
  404c2c:	csinc	w8, w8, wzr, gt
  404c30:	b	404c38 <clear@@Base+0x11d8>
  404c34:	mov	w8, #0xffffffff            	// #-1
  404c38:	adrp	x9, 42f000 <winch@@Base+0x172ac>
  404c3c:	str	w8, [x9, #640]
  404c40:	ret
  404c44:	stp	x29, x30, [sp, #-32]!
  404c48:	str	x19, [sp, #16]
  404c4c:	adrp	x19, 432000 <winch@@Base+0x1a2ac>
  404c50:	ldr	x8, [x19, #3480]
  404c54:	mov	x29, sp
  404c58:	cbz	x8, 404cfc <clear@@Base+0x129c>
  404c5c:	mov	w9, #0x8020                	// #32800
  404c60:	add	x9, x8, x9
  404c64:	ldrb	w10, [x9, #4]
  404c68:	tbnz	w10, #0, 404c78 <clear@@Base+0x1218>
  404c6c:	mov	x8, #0xffffffffffffffff    	// #-1
  404c70:	str	x8, [x9, #40]
  404c74:	b	404cfc <clear@@Base+0x129c>
  404c78:	ldr	x10, [x8]
  404c7c:	cmp	x10, x8
  404c80:	b.eq	404c98 <clear@@Base+0x1238>  // b.none
  404c84:	mov	x11, #0xffffffffffffffff    	// #-1
  404c88:	str	x11, [x10, #32]
  404c8c:	ldr	x10, [x10]
  404c90:	cmp	x10, x8
  404c94:	b.ne	404c88 <clear@@Base+0x1228>  // b.any
  404c98:	ldr	w0, [x9]
  404c9c:	bl	40cc00 <clear@@Base+0x91a0>
  404ca0:	ldr	x9, [x19, #3480]
  404ca4:	mov	w8, #0x8020                	// #32800
  404ca8:	mov	w10, #0x8048                	// #32840
  404cac:	mov	w11, #0x8028                	// #32808
  404cb0:	mov	w12, #0x8038                	// #32824
  404cb4:	mov	w13, #0x8040                	// #32832
  404cb8:	add	x8, x9, x8
  404cbc:	str	x0, [x9, x10]
  404cc0:	str	xzr, [x9, x11]
  404cc4:	str	xzr, [x9, x12]
  404cc8:	str	wzr, [x9, x13]
  404ccc:	cbnz	x0, 404ce4 <clear@@Base+0x1284>
  404cd0:	ldr	w9, [x8, #4]
  404cd4:	mov	x10, #0xffffffffffffffff    	// #-1
  404cd8:	str	x10, [x8, #40]
  404cdc:	and	w9, w9, #0xfffffffe
  404ce0:	str	w9, [x8, #4]
  404ce4:	ldr	w0, [x8]
  404ce8:	mov	x1, xzr
  404cec:	mov	w2, wzr
  404cf0:	bl	4018e0 <lseek@plt>
  404cf4:	cmn	x0, #0x1
  404cf8:	b.eq	404d08 <clear@@Base+0x12a8>  // b.none
  404cfc:	ldr	x19, [sp, #16]
  404d00:	ldp	x29, x30, [sp], #32
  404d04:	ret
  404d08:	ldr	x19, [sp, #16]
  404d0c:	adrp	x0, 418000 <winch@@Base+0x2ac>
  404d10:	add	x0, x0, #0xff7
  404d14:	mov	x1, xzr
  404d18:	ldp	x29, x30, [sp], #32
  404d1c:	b	414260 <error@@Base>
  404d20:	stp	x29, x30, [sp, #-16]!
  404d24:	mov	w1, #0x1                   	// #1
  404d28:	mov	w2, wzr
  404d2c:	mov	x29, sp
  404d30:	bl	4018e0 <lseek@plt>
  404d34:	cmn	x0, #0x1
  404d38:	cset	w0, ne  // ne = any
  404d3c:	ldp	x29, x30, [sp], #16
  404d40:	ret
  404d44:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  404d48:	ldr	x8, [x8, #3480]
  404d4c:	mov	w9, #0x8028                	// #32808
  404d50:	add	x8, x8, x9
  404d54:	ldr	x9, [x8]
  404d58:	str	x9, [x8, #32]
  404d5c:	ret
  404d60:	stp	x29, x30, [sp, #-48]!
  404d64:	stp	x22, x21, [sp, #16]
  404d68:	stp	x20, x19, [sp, #32]
  404d6c:	adrp	x21, 432000 <winch@@Base+0x1a2ac>
  404d70:	ldr	x8, [x21, #2064]
  404d74:	mov	w19, w0
  404d78:	mov	x29, sp
  404d7c:	mov	w20, w1
  404d80:	mov	x0, x8
  404d84:	bl	40d7e4 <clear@@Base+0x9d84>
  404d88:	adrp	x22, 432000 <winch@@Base+0x1a2ac>
  404d8c:	str	x0, [x22, #3480]
  404d90:	cbnz	x0, 404e2c <clear@@Base+0x13cc>
  404d94:	mov	w0, #0x1                   	// #1
  404d98:	mov	w1, #0x8050                	// #32848
  404d9c:	bl	401a60 <calloc@plt>
  404da0:	mov	w9, #0x8020                	// #32800
  404da4:	mov	x1, x0
  404da8:	mov	x8, xzr
  404dac:	mov	w10, #0xffffffff            	// #-1
  404db0:	mov	x11, #0xffffffffffffffff    	// #-1
  404db4:	add	x9, x0, x9
  404db8:	str	x0, [x22, #3480]
  404dbc:	stp	x0, x0, [x0]
  404dc0:	stp	w10, w20, [x9]
  404dc4:	str	x11, [x9, #40]
  404dc8:	add	x9, x1, x8
  404dcc:	add	x8, x8, #0x40
  404dd0:	add	x10, x9, #0x20
  404dd4:	add	x11, x9, #0x40
  404dd8:	cmp	x8, #0x8, lsl #12
  404ddc:	stp	x10, x10, [x9, #48]
  404de0:	stp	x11, x11, [x9, #80]
  404de4:	b.ne	404dc8 <clear@@Base+0x1368>  // b.any
  404de8:	tbz	w20, #0, 404e20 <clear@@Base+0x13c0>
  404dec:	mov	w1, #0x1                   	// #1
  404df0:	mov	w0, w19
  404df4:	mov	w2, wzr
  404df8:	bl	4018e0 <lseek@plt>
  404dfc:	cmn	x0, #0x1
  404e00:	b.eq	404e0c <clear@@Base+0x13ac>  // b.none
  404e04:	ldr	x1, [x22, #3480]
  404e08:	b	404e20 <clear@@Base+0x13c0>
  404e0c:	ldr	x1, [x22, #3480]
  404e10:	mov	w8, #0x8024                	// #32804
  404e14:	ldr	w9, [x1, x8]
  404e18:	and	w9, w9, #0xfffffffe
  404e1c:	str	w9, [x1, x8]
  404e20:	ldr	x0, [x21, #2064]
  404e24:	bl	40d7ec <clear@@Base+0x9d8c>
  404e28:	ldr	x0, [x22, #3480]
  404e2c:	mov	w8, #0x8020                	// #32800
  404e30:	add	x8, x0, x8
  404e34:	ldr	w9, [x8]
  404e38:	cmn	w9, #0x1
  404e3c:	b.ne	404e44 <clear@@Base+0x13e4>  // b.any
  404e40:	str	w19, [x8]
  404e44:	ldp	x20, x19, [sp, #32]
  404e48:	ldp	x22, x21, [sp, #16]
  404e4c:	ldp	x29, x30, [sp], #48
  404e50:	b	404c44 <clear@@Base+0x11e4>
  404e54:	stp	x29, x30, [sp, #-32]!
  404e58:	stp	x20, x19, [sp, #16]
  404e5c:	adrp	x19, 432000 <winch@@Base+0x1a2ac>
  404e60:	ldr	x0, [x19, #3480]
  404e64:	mov	x29, sp
  404e68:	cbz	x0, 404f1c <clear@@Base+0x14bc>
  404e6c:	mov	w8, #0x8024                	// #32804
  404e70:	ldr	w8, [x0, x8]
  404e74:	mov	w9, #0xd                   	// #13
  404e78:	mov	w20, #0x1                   	// #1
  404e7c:	tst	w8, w9
  404e80:	b.eq	404ef0 <clear@@Base+0x1490>  // b.none
  404e84:	tbnz	w8, #1, 404ef0 <clear@@Base+0x1490>
  404e88:	ldr	x8, [x0]
  404e8c:	cmp	x8, x0
  404e90:	b.eq	404eb4 <clear@@Base+0x1454>  // b.none
  404e94:	ldp	x10, x9, [x8]
  404e98:	mov	x0, x8
  404e9c:	str	x9, [x10, #8]
  404ea0:	ldr	x9, [x8, #8]
  404ea4:	str	x10, [x9]
  404ea8:	bl	401b20 <free@plt>
  404eac:	ldr	x0, [x19, #3480]
  404eb0:	b	404e88 <clear@@Base+0x1428>
  404eb4:	mov	w9, #0x8024                	// #32804
  404eb8:	mov	x8, xzr
  404ebc:	mov	w10, #0x8030                	// #32816
  404ec0:	add	x9, x0, x9
  404ec4:	str	wzr, [x0, x10]
  404ec8:	add	x10, x0, x8
  404ecc:	add	x8, x8, #0x40
  404ed0:	add	x11, x10, #0x20
  404ed4:	add	x12, x10, #0x40
  404ed8:	cmp	x8, #0x8, lsl #12
  404edc:	stp	x11, x11, [x10, #48]
  404ee0:	stp	x12, x12, [x10, #80]
  404ee4:	b.ne	404ec8 <clear@@Base+0x1468>  // b.any
  404ee8:	ldr	w8, [x9]
  404eec:	mov	w20, wzr
  404ef0:	tbnz	w8, #1, 404f1c <clear@@Base+0x14bc>
  404ef4:	tst	w8, #0xc
  404ef8:	b.ne	404f0c <clear@@Base+0x14ac>  // b.any
  404efc:	mov	w8, #0x8020                	// #32800
  404f00:	ldr	w0, [x0, x8]
  404f04:	bl	401ab0 <close@plt>
  404f08:	ldr	x0, [x19, #3480]
  404f0c:	mov	w8, #0x8020                	// #32800
  404f10:	mov	w9, #0xffffffff            	// #-1
  404f14:	str	w9, [x0, x8]
  404f18:	cbz	w20, 404f28 <clear@@Base+0x14c8>
  404f1c:	ldp	x20, x19, [sp, #16]
  404f20:	ldp	x29, x30, [sp], #32
  404f24:	ret
  404f28:	bl	401b20 <free@plt>
  404f2c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  404f30:	str	xzr, [x19, #3480]
  404f34:	ldr	x0, [x8, #2064]
  404f38:	ldp	x20, x19, [sp, #16]
  404f3c:	mov	x1, xzr
  404f40:	ldp	x29, x30, [sp], #32
  404f44:	b	40d7ec <clear@@Base+0x9d8c>
  404f48:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  404f4c:	ldr	x8, [x8, #3480]
  404f50:	cbz	x8, 404f60 <clear@@Base+0x1500>
  404f54:	mov	w9, #0x8024                	// #32804
  404f58:	ldr	w0, [x8, x9]
  404f5c:	ret
  404f60:	mov	w0, wzr
  404f64:	ret
  404f68:	stp	x29, x30, [sp, #-48]!
  404f6c:	stp	x22, x21, [sp, #16]
  404f70:	stp	x20, x19, [sp, #32]
  404f74:	mov	x22, x3
  404f78:	mov	x21, x2
  404f7c:	mov	x19, x1
  404f80:	mov	x20, x0
  404f84:	mov	x29, sp
  404f88:	cbz	x0, 404fbc <clear@@Base+0x155c>
  404f8c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  404f90:	ldr	w8, [x8, #3496]
  404f94:	cbz	w8, 404fbc <clear@@Base+0x155c>
  404f98:	ldrb	w9, [x20]
  404f9c:	cbz	w9, 405004 <clear@@Base+0x15a4>
  404fa0:	add	x8, x20, #0x1
  404fa4:	sub	w9, w9, #0x20
  404fa8:	and	w9, w9, #0xff
  404fac:	cmp	w9, #0x5e
  404fb0:	b.hi	405004 <clear@@Base+0x15a4>  // b.pmore
  404fb4:	ldrb	w9, [x8], #1
  404fb8:	cbnz	w9, 404fa4 <clear@@Base+0x1544>
  404fbc:	cbz	x20, 405004 <clear@@Base+0x15a4>
  404fc0:	ldrb	w8, [x20]
  404fc4:	cbz	w8, 405004 <clear@@Base+0x15a4>
  404fc8:	cmp	w8, #0x2a
  404fcc:	b.ne	404ff4 <clear@@Base+0x1594>  // b.any
  404fd0:	ldrb	w8, [x20, #1]
  404fd4:	cbz	w8, 405004 <clear@@Base+0x15a4>
  404fd8:	mov	x0, x20
  404fdc:	ldrb	w8, [x0, #2]!
  404fe0:	cbz	w8, 405004 <clear@@Base+0x15a4>
  404fe4:	mov	w1, #0x6e                  	// #110
  404fe8:	bl	401b30 <strchr@plt>
  404fec:	cbnz	x0, 405004 <clear@@Base+0x15a4>
  404ff0:	b	405008 <clear@@Base+0x15a8>
  404ff4:	mov	w1, #0x6e                  	// #110
  404ff8:	mov	x0, x20
  404ffc:	bl	401b30 <strchr@plt>
  405000:	cbz	x0, 405068 <clear@@Base+0x1608>
  405004:	mov	x20, x22
  405008:	ldrb	w8, [x20]
  40500c:	cmp	w8, #0x2a
  405010:	b.ne	405068 <clear@@Base+0x1608>  // b.any
  405014:	ldrb	w9, [x20, #1]
  405018:	sub	w8, w9, #0x64
  40501c:	cmp	w8, #0x11
  405020:	b.hi	405048 <clear@@Base+0x15e8>  // b.pmore
  405024:	adrp	x9, 419000 <winch@@Base+0x12ac>
  405028:	add	x9, x9, #0x8
  40502c:	adr	x10, 405040 <clear@@Base+0x15e0>
  405030:	ldrb	w11, [x9, x8]
  405034:	add	x10, x10, x11, lsl #2
  405038:	mov	w8, #0x2                   	// #2
  40503c:	br	x10
  405040:	mov	w8, #0x4                   	// #4
  405044:	b	405060 <clear@@Base+0x1600>
  405048:	cbz	w9, 405068 <clear@@Base+0x1608>
  40504c:	mov	w8, wzr
  405050:	b	405060 <clear@@Base+0x1600>
  405054:	mov	w8, #0x8                   	// #8
  405058:	b	405060 <clear@@Base+0x1600>
  40505c:	mov	w8, #0x1                   	// #1
  405060:	add	x20, x20, #0x2
  405064:	str	w8, [x21]
  405068:	str	x20, [x19]
  40506c:	ldp	x20, x19, [sp, #32]
  405070:	ldp	x22, x21, [sp, #16]
  405074:	ldp	x29, x30, [sp], #48
  405078:	ret
  40507c:	stp	x29, x30, [sp, #-32]!
  405080:	adrp	x1, 418000 <winch@@Base+0x2ac>
  405084:	add	x1, x1, #0xf00
  405088:	mov	w0, #0x6                   	// #6
  40508c:	stp	x20, x19, [sp, #16]
  405090:	mov	x29, sp
  405094:	bl	401cc0 <setlocale@plt>
  405098:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40509c:	add	x0, x0, #0x50c
  4050a0:	bl	40a918 <clear@@Base+0x6eb8>
  4050a4:	cbz	x0, 405124 <clear@@Base+0x16c4>
  4050a8:	ldrb	w8, [x0]
  4050ac:	mov	x19, x0
  4050b0:	cbz	w8, 405124 <clear@@Base+0x16c4>
  4050b4:	adrp	x8, 42f000 <winch@@Base+0x172ac>
  4050b8:	ldr	x1, [x8, #1152]
  4050bc:	cbz	x1, 4050e4 <clear@@Base+0x1684>
  4050c0:	adrp	x20, 42f000 <winch@@Base+0x172ac>
  4050c4:	add	x20, x20, #0x490
  4050c8:	mov	x0, x19
  4050cc:	bl	401af0 <strcmp@plt>
  4050d0:	cbz	w0, 4050e0 <clear@@Base+0x1680>
  4050d4:	ldr	x1, [x20], #16
  4050d8:	cbnz	x1, 4050c8 <clear@@Base+0x1668>
  4050dc:	b	4050e4 <clear@@Base+0x1684>
  4050e0:	ldur	x19, [x20, #-8]
  4050e4:	adrp	x8, 42f000 <winch@@Base+0x172ac>
  4050e8:	ldr	x1, [x8, #648]
  4050ec:	cbz	x1, 40510c <clear@@Base+0x16ac>
  4050f0:	adrp	x20, 42f000 <winch@@Base+0x172ac>
  4050f4:	add	x20, x20, #0x2a0
  4050f8:	mov	x0, x19
  4050fc:	bl	401af0 <strcmp@plt>
  405100:	cbz	w0, 4052fc <clear@@Base+0x189c>
  405104:	ldr	x1, [x20], #24
  405108:	cbnz	x1, 4050f8 <clear@@Base+0x1698>
  40510c:	adrp	x0, 419000 <winch@@Base+0x12ac>
  405110:	add	x0, x0, #0x539
  405114:	mov	x1, xzr
  405118:	bl	414260 <error@@Base>
  40511c:	mov	w0, #0x1                   	// #1
  405120:	bl	4021c0 <setlocale@plt+0x500>
  405124:	adrp	x0, 419000 <winch@@Base+0x12ac>
  405128:	add	x0, x0, #0x518
  40512c:	bl	40a918 <clear@@Base+0x6eb8>
  405130:	mov	x19, x0
  405134:	bl	40a994 <clear@@Base+0x6f34>
  405138:	cbz	w0, 405180 <clear@@Base+0x1720>
  40513c:	mov	w0, #0xe                   	// #14
  405140:	bl	401970 <nl_langinfo@plt>
  405144:	cbz	x0, 4051b8 <clear@@Base+0x1758>
  405148:	ldrb	w8, [x0]
  40514c:	mov	x19, x0
  405150:	cbz	w8, 4051b8 <clear@@Base+0x1758>
  405154:	adrp	x8, 42f000 <winch@@Base+0x172ac>
  405158:	ldr	x1, [x8, #1152]
  40515c:	cbz	x1, 405190 <clear@@Base+0x1730>
  405160:	adrp	x20, 42f000 <winch@@Base+0x172ac>
  405164:	add	x20, x20, #0x490
  405168:	mov	x0, x19
  40516c:	bl	401af0 <strcmp@plt>
  405170:	cbz	w0, 40518c <clear@@Base+0x172c>
  405174:	ldr	x1, [x20], #16
  405178:	cbnz	x1, 405168 <clear@@Base+0x1708>
  40517c:	b	405190 <clear@@Base+0x1730>
  405180:	mov	x0, x19
  405184:	bl	405f34 <clear@@Base+0x24d4>
  405188:	b	405314 <clear@@Base+0x18b4>
  40518c:	ldur	x19, [x20, #-8]
  405190:	adrp	x8, 42f000 <winch@@Base+0x172ac>
  405194:	ldr	x1, [x8, #648]
  405198:	cbz	x1, 4051b8 <clear@@Base+0x1758>
  40519c:	adrp	x20, 42f000 <winch@@Base+0x172ac>
  4051a0:	add	x20, x20, #0x2a0
  4051a4:	mov	x0, x19
  4051a8:	bl	401af0 <strcmp@plt>
  4051ac:	cbz	w0, 4052fc <clear@@Base+0x189c>
  4051b0:	ldr	x1, [x20], #24
  4051b4:	cbnz	x1, 4051a4 <clear@@Base+0x1744>
  4051b8:	adrp	x0, 419000 <winch@@Base+0x12ac>
  4051bc:	add	x0, x0, #0x524
  4051c0:	bl	40a918 <clear@@Base+0x6eb8>
  4051c4:	mov	x19, x0
  4051c8:	cbnz	x0, 4051f4 <clear@@Base+0x1794>
  4051cc:	adrp	x0, 419000 <winch@@Base+0x12ac>
  4051d0:	add	x0, x0, #0x52b
  4051d4:	bl	40a918 <clear@@Base+0x6eb8>
  4051d8:	mov	x19, x0
  4051dc:	cbnz	x0, 4051f4 <clear@@Base+0x1794>
  4051e0:	adrp	x0, 419000 <winch@@Base+0x12ac>
  4051e4:	add	x0, x0, #0x534
  4051e8:	bl	40a918 <clear@@Base+0x6eb8>
  4051ec:	mov	x19, x0
  4051f0:	cbz	x0, 4052b0 <clear@@Base+0x1850>
  4051f4:	adrp	x1, 419000 <winch@@Base+0x12ac>
  4051f8:	add	x1, x1, #0x360
  4051fc:	mov	x0, x19
  405200:	bl	401bc0 <strstr@plt>
  405204:	cbnz	x0, 405244 <clear@@Base+0x17e4>
  405208:	adrp	x1, 419000 <winch@@Base+0x12ac>
  40520c:	add	x1, x1, #0x4a
  405210:	mov	x0, x19
  405214:	bl	401bc0 <strstr@plt>
  405218:	cbnz	x0, 405244 <clear@@Base+0x17e4>
  40521c:	adrp	x1, 419000 <winch@@Base+0x12ac>
  405220:	add	x1, x1, #0x36b
  405224:	mov	x0, x19
  405228:	bl	401bc0 <strstr@plt>
  40522c:	cbnz	x0, 405244 <clear@@Base+0x17e4>
  405230:	adrp	x1, 419000 <winch@@Base+0x12ac>
  405234:	add	x1, x1, #0x366
  405238:	mov	x0, x19
  40523c:	bl	401bc0 <strstr@plt>
  405240:	cbz	x0, 4052b0 <clear@@Base+0x1850>
  405244:	adrp	x8, 42f000 <winch@@Base+0x172ac>
  405248:	ldr	x1, [x8, #1152]
  40524c:	cbz	x1, 405278 <clear@@Base+0x1818>
  405250:	adrp	x20, 42f000 <winch@@Base+0x172ac>
  405254:	adrp	x19, 419000 <winch@@Base+0x12ac>
  405258:	add	x20, x20, #0x490
  40525c:	add	x19, x19, #0x4a
  405260:	mov	x0, x19
  405264:	bl	401af0 <strcmp@plt>
  405268:	cbz	w0, 405284 <clear@@Base+0x1824>
  40526c:	ldr	x1, [x20], #16
  405270:	cbnz	x1, 405260 <clear@@Base+0x1800>
  405274:	b	405288 <clear@@Base+0x1828>
  405278:	adrp	x19, 419000 <winch@@Base+0x12ac>
  40527c:	add	x19, x19, #0x4a
  405280:	b	405288 <clear@@Base+0x1828>
  405284:	ldur	x19, [x20, #-8]
  405288:	adrp	x8, 42f000 <winch@@Base+0x172ac>
  40528c:	ldr	x1, [x8, #648]
  405290:	cbz	x1, 4052b0 <clear@@Base+0x1850>
  405294:	adrp	x20, 42f000 <winch@@Base+0x172ac>
  405298:	add	x20, x20, #0x2a0
  40529c:	mov	x0, x19
  4052a0:	bl	401af0 <strcmp@plt>
  4052a4:	cbz	w0, 4052fc <clear@@Base+0x189c>
  4052a8:	ldr	x1, [x20], #24
  4052ac:	cbnz	x1, 40529c <clear@@Base+0x183c>
  4052b0:	bl	401b00 <__ctype_b_loc@plt>
  4052b4:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  4052b8:	mov	x8, xzr
  4052bc:	add	x9, x9, #0xdc0
  4052c0:	mov	w10, #0x3                   	// #3
  4052c4:	mov	w11, #0x2                   	// #2
  4052c8:	b	4052dc <clear@@Base+0x187c>
  4052cc:	strb	wzr, [x9, x8]
  4052d0:	add	x8, x8, #0x1
  4052d4:	cmp	x8, #0x100
  4052d8:	b.eq	405314 <clear@@Base+0x18b4>  // b.none
  4052dc:	ldr	x12, [x0]
  4052e0:	ldrh	w12, [x12, x8, lsl #1]
  4052e4:	tbnz	w12, #14, 4052cc <clear@@Base+0x186c>
  4052e8:	tbnz	w12, #1, 4052f4 <clear@@Base+0x1894>
  4052ec:	strb	w10, [x9, x8]
  4052f0:	b	4052d0 <clear@@Base+0x1870>
  4052f4:	strb	w11, [x9, x8]
  4052f8:	b	4052d0 <clear@@Base+0x1870>
  4052fc:	ldur	x0, [x20, #-8]
  405300:	bl	405f34 <clear@@Base+0x24d4>
  405304:	ldur	x8, [x20, #-16]
  405308:	cbz	x8, 405314 <clear@@Base+0x18b4>
  40530c:	mov	w9, #0x1                   	// #1
  405310:	str	w9, [x8]
  405314:	adrp	x0, 419000 <winch@@Base+0x12ac>
  405318:	add	x0, x0, #0x4dc
  40531c:	bl	40a918 <clear@@Base+0x6eb8>
  405320:	adrp	x19, 42f000 <winch@@Base+0x172ac>
  405324:	adrp	x1, 432000 <winch@@Base+0x1a2ac>
  405328:	add	x19, x19, #0x730
  40532c:	adrp	x3, 419000 <winch@@Base+0x12ac>
  405330:	add	x1, x1, #0xdb0
  405334:	add	x3, x3, #0x4e7
  405338:	mov	x2, x19
  40533c:	bl	404f68 <clear@@Base+0x1508>
  405340:	adrp	x0, 419000 <winch@@Base+0x12ac>
  405344:	add	x0, x0, #0x4f0
  405348:	bl	40a918 <clear@@Base+0x6eb8>
  40534c:	mov	x2, x19
  405350:	ldp	x20, x19, [sp, #16]
  405354:	adrp	x1, 432000 <winch@@Base+0x1a2ac>
  405358:	adrp	x3, 419000 <winch@@Base+0x12ac>
  40535c:	add	x1, x1, #0xdb8
  405360:	add	x3, x3, #0x4fe
  405364:	ldp	x29, x30, [sp], #32
  405368:	b	404f68 <clear@@Base+0x1508>
  40536c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  405370:	ldr	w8, [x8, #3496]
  405374:	cbz	w8, 4053b8 <clear@@Base+0x1958>
  405378:	adrp	x8, 430000 <winch@@Base+0x182ac>
  40537c:	ldr	x9, [x8, #3112]
  405380:	ldr	x8, [x9]
  405384:	cmp	x8, x0
  405388:	b.ls	4053d4 <clear@@Base+0x1974>  // b.plast
  40538c:	adrp	x8, 437000 <PC+0x4800>
  405390:	ldr	w8, [x8, #540]
  405394:	cmp	w8, #0x2
  405398:	b.ne	4053b0 <clear@@Base+0x1950>  // b.any
  40539c:	adrp	x8, 431000 <winch@@Base+0x192ac>
  4053a0:	ldr	x9, [x8, #1096]
  4053a4:	ldr	x8, [x9]
  4053a8:	cmp	x8, x0
  4053ac:	b.ls	405438 <clear@@Base+0x19d8>  // b.plast
  4053b0:	mov	w0, wzr
  4053b4:	ret
  4053b8:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  4053bc:	and	x8, x0, #0xff
  4053c0:	add	x9, x9, #0xdc0
  4053c4:	ldrb	w8, [x9, x8]
  4053c8:	and	w8, w8, #0x1
  4053cc:	mov	w0, w8
  4053d0:	ret
  4053d4:	adrp	x8, 430000 <winch@@Base+0x182ac>
  4053d8:	ldr	w11, [x8, #3120]
  4053dc:	mov	w10, wzr
  4053e0:	cmp	w10, w11
  4053e4:	b.ge	40538c <clear@@Base+0x192c>  // b.tcont
  4053e8:	sub	w8, w11, #0x1
  4053ec:	add	w11, w10, w8
  4053f0:	cmp	w11, #0x0
  4053f4:	cinc	w12, w11, lt  // lt = tstop
  4053f8:	asr	w11, w12, #1
  4053fc:	add	x13, x9, w11, sxtw #4
  405400:	ldr	x13, [x13, #8]
  405404:	cmp	x13, x0
  405408:	b.cs	40541c <clear@@Base+0x19bc>  // b.hs, b.nlast
  40540c:	cmp	w11, w8
  405410:	add	w10, w11, #0x1
  405414:	b.lt	4053ec <clear@@Base+0x198c>  // b.tstop
  405418:	b	40538c <clear@@Base+0x192c>
  40541c:	sbfx	x8, x12, #1, #31
  405420:	lsl	x8, x8, #4
  405424:	ldr	x8, [x9, x8]
  405428:	cmp	x8, x0
  40542c:	mov	w8, #0x1                   	// #1
  405430:	b.hi	4053e0 <clear@@Base+0x1980>  // b.pmore
  405434:	b	4053cc <clear@@Base+0x196c>
  405438:	adrp	x8, 431000 <winch@@Base+0x192ac>
  40543c:	ldr	w11, [x8, #1104]
  405440:	mov	w10, wzr
  405444:	cmp	w10, w11
  405448:	b.ge	4053b0 <clear@@Base+0x1950>  // b.tcont
  40544c:	sub	w8, w11, #0x1
  405450:	add	w11, w10, w8
  405454:	cmp	w11, #0x0
  405458:	cinc	w12, w11, lt  // lt = tstop
  40545c:	asr	w11, w12, #1
  405460:	add	x13, x9, w11, sxtw #4
  405464:	ldr	x13, [x13, #8]
  405468:	cmp	x13, x0
  40546c:	b.cs	405480 <clear@@Base+0x1a20>  // b.hs, b.nlast
  405470:	cmp	w11, w8
  405474:	add	w10, w11, #0x1
  405478:	b.lt	405450 <clear@@Base+0x19f0>  // b.tstop
  40547c:	b	4053b0 <clear@@Base+0x1950>
  405480:	sbfx	x8, x12, #1, #31
  405484:	lsl	x8, x8, #4
  405488:	ldr	x8, [x9, x8]
  40548c:	cmp	x8, x0
  405490:	mov	w8, #0x1                   	// #1
  405494:	b.hi	405444 <clear@@Base+0x19e4>  // b.pmore
  405498:	b	4053cc <clear@@Base+0x196c>
  40549c:	adrp	x8, 430000 <winch@@Base+0x182ac>
  4054a0:	ldr	x9, [x8, #3112]
  4054a4:	ldr	x8, [x9]
  4054a8:	cmp	x8, x0
  4054ac:	b.ls	4054dc <clear@@Base+0x1a7c>  // b.plast
  4054b0:	adrp	x8, 437000 <PC+0x4800>
  4054b4:	ldr	w8, [x8, #540]
  4054b8:	cmp	w8, #0x2
  4054bc:	b.ne	4054d4 <clear@@Base+0x1a74>  // b.any
  4054c0:	adrp	x8, 431000 <winch@@Base+0x192ac>
  4054c4:	ldr	x9, [x8, #1096]
  4054c8:	ldr	x8, [x9]
  4054cc:	cmp	x8, x0
  4054d0:	b.ls	405540 <clear@@Base+0x1ae0>  // b.plast
  4054d4:	mov	w0, wzr
  4054d8:	ret
  4054dc:	adrp	x8, 430000 <winch@@Base+0x182ac>
  4054e0:	ldr	w11, [x8, #3120]
  4054e4:	mov	w10, wzr
  4054e8:	cmp	w10, w11
  4054ec:	b.ge	4054b0 <clear@@Base+0x1a50>  // b.tcont
  4054f0:	sub	w8, w11, #0x1
  4054f4:	add	w11, w10, w8
  4054f8:	cmp	w11, #0x0
  4054fc:	cinc	w12, w11, lt  // lt = tstop
  405500:	asr	w11, w12, #1
  405504:	add	x13, x9, w11, sxtw #4
  405508:	ldr	x13, [x13, #8]
  40550c:	cmp	x13, x0
  405510:	b.cs	405524 <clear@@Base+0x1ac4>  // b.hs, b.nlast
  405514:	cmp	w11, w8
  405518:	add	w10, w11, #0x1
  40551c:	b.lt	4054f4 <clear@@Base+0x1a94>  // b.tstop
  405520:	b	4054b0 <clear@@Base+0x1a50>
  405524:	sbfx	x8, x12, #1, #31
  405528:	lsl	x8, x8, #4
  40552c:	ldr	x8, [x9, x8]
  405530:	cmp	x8, x0
  405534:	mov	w8, #0x1                   	// #1
  405538:	b.hi	4054e8 <clear@@Base+0x1a88>  // b.pmore
  40553c:	b	4055a0 <clear@@Base+0x1b40>
  405540:	adrp	x8, 431000 <winch@@Base+0x192ac>
  405544:	ldr	w11, [x8, #1104]
  405548:	mov	w10, wzr
  40554c:	cmp	w10, w11
  405550:	b.ge	4054d4 <clear@@Base+0x1a74>  // b.tcont
  405554:	sub	w8, w11, #0x1
  405558:	add	w11, w10, w8
  40555c:	cmp	w11, #0x0
  405560:	cinc	w12, w11, lt  // lt = tstop
  405564:	asr	w11, w12, #1
  405568:	add	x13, x9, w11, sxtw #4
  40556c:	ldr	x13, [x13, #8]
  405570:	cmp	x13, x0
  405574:	b.cs	405588 <clear@@Base+0x1b28>  // b.hs, b.nlast
  405578:	cmp	w11, w8
  40557c:	add	w10, w11, #0x1
  405580:	b.lt	405558 <clear@@Base+0x1af8>  // b.tstop
  405584:	b	4054d4 <clear@@Base+0x1a74>
  405588:	sbfx	x8, x12, #1, #31
  40558c:	lsl	x8, x8, #4
  405590:	ldr	x8, [x9, x8]
  405594:	cmp	x8, x0
  405598:	mov	w8, #0x1                   	// #1
  40559c:	b.hi	40554c <clear@@Base+0x1aec>  // b.pmore
  4055a0:	mov	w0, w8
  4055a4:	ret
  4055a8:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  4055ac:	and	x8, x0, #0xff
  4055b0:	add	x9, x9, #0xdc0
  4055b4:	ldrb	w8, [x9, x8]
  4055b8:	and	w0, w8, #0x2
  4055bc:	ret
  4055c0:	stp	x29, x30, [sp, #-16]!
  4055c4:	and	x3, x0, #0xff
  4055c8:	cmp	x3, #0x80
  4055cc:	mov	x29, sp
  4055d0:	b.cc	4055fc <clear@@Base+0x1b9c>  // b.lo, b.ul, b.last
  4055d4:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4055d8:	ldr	w8, [x8, #3496]
  4055dc:	cbz	w8, 4055fc <clear@@Base+0x1b9c>
  4055e0:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4055e4:	ldr	x2, [x8, #3504]
  4055e8:	adrp	x0, 432000 <winch@@Base+0x1a2ac>
  4055ec:	add	x0, x0, #0xec0
  4055f0:	mov	w1, #0x20                  	// #32
  4055f4:	bl	401900 <snprintf@plt>
  4055f8:	b	40566c <clear@@Base+0x1c0c>
  4055fc:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  405600:	add	x9, x9, #0xdc0
  405604:	ldrb	w8, [x9, x3]
  405608:	tbnz	w8, #1, 405620 <clear@@Base+0x1bc0>
  40560c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  405610:	add	x8, x8, #0xec0
  405614:	strb	w0, [x8]
  405618:	strb	wzr, [x8, #1]
  40561c:	b	40566c <clear@@Base+0x1c0c>
  405620:	cmp	x3, #0x1b
  405624:	b.ne	40563c <clear@@Base+0x1bdc>  // b.any
  405628:	mov	w9, #0x5345                	// #21317
  40562c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  405630:	movk	w9, #0x43, lsl #16
  405634:	str	w9, [x8, #3776]
  405638:	b	40566c <clear@@Base+0x1c0c>
  40563c:	cmp	x3, #0x7f
  405640:	b.hi	4055e0 <clear@@Base+0x1b80>  // b.pmore
  405644:	eor	x8, x3, #0x40
  405648:	ldrb	w9, [x9, x8]
  40564c:	tbnz	w9, #1, 4055e0 <clear@@Base+0x1b80>
  405650:	adrp	x0, 432000 <winch@@Base+0x1a2ac>
  405654:	adrp	x2, 419000 <winch@@Base+0x12ac>
  405658:	add	x0, x0, #0xec0
  40565c:	add	x2, x2, #0x508
  405660:	mov	w1, #0x20                  	// #32
  405664:	mov	w3, w8
  405668:	bl	401900 <snprintf@plt>
  40566c:	adrp	x0, 432000 <winch@@Base+0x1a2ac>
  405670:	add	x0, x0, #0xec0
  405674:	ldp	x29, x30, [sp], #16
  405678:	ret
  40567c:	sub	sp, sp, #0x20
  405680:	cmp	x0, #0x1b
  405684:	stp	x29, x30, [sp, #16]
  405688:	add	x29, sp, #0x10
  40568c:	b.ne	4056a4 <clear@@Base+0x1c44>  // b.any
  405690:	mov	w9, #0x5345                	// #21317
  405694:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  405698:	movk	w9, #0x43, lsl #16
  40569c:	str	w9, [x8, #3808]
  4056a0:	b	405724 <clear@@Base+0x1cc4>
  4056a4:	mov	x3, x0
  4056a8:	cmp	x0, #0x7f
  4056ac:	b.hi	4056c0 <clear@@Base+0x1c60>  // b.pmore
  4056b0:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4056b4:	add	x8, x8, #0xdc0
  4056b8:	ldrb	w9, [x8, x3]
  4056bc:	tbnz	w9, #1, 405798 <clear@@Base+0x1d38>
  4056c0:	adrp	x8, 430000 <winch@@Base+0x182ac>
  4056c4:	ldr	x8, [x8, #3112]
  4056c8:	ldr	x9, [x8]
  4056cc:	cmp	x9, x3
  4056d0:	b.ls	405738 <clear@@Base+0x1cd8>  // b.plast
  4056d4:	adrp	x8, 437000 <PC+0x4800>
  4056d8:	ldr	w8, [x8, #540]
  4056dc:	cmp	w8, #0x2
  4056e0:	b.ne	4056f8 <clear@@Base+0x1c98>  // b.any
  4056e4:	adrp	x8, 431000 <winch@@Base+0x192ac>
  4056e8:	ldr	x8, [x8, #1096]
  4056ec:	ldr	x9, [x8]
  4056f0:	cmp	x9, x3
  4056f4:	b.ls	4057c4 <clear@@Base+0x1d64>  // b.plast
  4056f8:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4056fc:	add	x8, x8, #0xee0
  405700:	lsr	x9, x3, #31
  405704:	str	x8, [sp, #8]
  405708:	cmp	x9, #0x0
  40570c:	mov	w8, #0xfffd                	// #65533
  405710:	csel	x1, x8, x3, ne  // ne = any
  405714:	add	x0, sp, #0x8
  405718:	bl	405858 <clear@@Base+0x1df8>
  40571c:	ldr	x8, [sp, #8]
  405720:	strb	wzr, [x8]
  405724:	ldp	x29, x30, [sp, #16]
  405728:	adrp	x0, 432000 <winch@@Base+0x1a2ac>
  40572c:	add	x0, x0, #0xee0
  405730:	add	sp, sp, #0x20
  405734:	ret
  405738:	adrp	x9, 430000 <winch@@Base+0x182ac>
  40573c:	ldr	w10, [x9, #3120]
  405740:	mov	w9, wzr
  405744:	cmp	w9, w10
  405748:	b.ge	4056d4 <clear@@Base+0x1c74>  // b.tcont
  40574c:	sub	w11, w10, #0x1
  405750:	add	w10, w9, w11
  405754:	cmp	w10, #0x0
  405758:	cinc	w12, w10, lt  // lt = tstop
  40575c:	asr	w10, w12, #1
  405760:	add	x13, x8, w10, sxtw #4
  405764:	ldr	x13, [x13, #8]
  405768:	cmp	x13, x3
  40576c:	b.cs	405780 <clear@@Base+0x1d20>  // b.hs, b.nlast
  405770:	cmp	w10, w11
  405774:	add	w9, w10, #0x1
  405778:	b.lt	405750 <clear@@Base+0x1cf0>  // b.tstop
  40577c:	b	4056d4 <clear@@Base+0x1c74>
  405780:	sbfx	x11, x12, #1, #31
  405784:	lsl	x11, x11, #4
  405788:	ldr	x11, [x8, x11]
  40578c:	cmp	x11, x3
  405790:	b.hi	405744 <clear@@Base+0x1ce4>  // b.pmore
  405794:	b	405820 <clear@@Base+0x1dc0>
  405798:	eor	x9, x3, #0x40
  40579c:	ldrb	w8, [x8, x9]
  4057a0:	tbnz	w8, #1, 40583c <clear@@Base+0x1ddc>
  4057a4:	adrp	x0, 432000 <winch@@Base+0x1a2ac>
  4057a8:	adrp	x2, 419000 <winch@@Base+0x12ac>
  4057ac:	eor	w3, w3, #0x40
  4057b0:	add	x0, x0, #0xee0
  4057b4:	add	x2, x2, #0x508
  4057b8:	mov	w1, #0x20                  	// #32
  4057bc:	bl	401900 <snprintf@plt>
  4057c0:	b	405724 <clear@@Base+0x1cc4>
  4057c4:	adrp	x9, 431000 <winch@@Base+0x192ac>
  4057c8:	ldr	w10, [x9, #1104]
  4057cc:	mov	w9, wzr
  4057d0:	cmp	w9, w10
  4057d4:	b.ge	4056f8 <clear@@Base+0x1c98>  // b.tcont
  4057d8:	sub	w11, w10, #0x1
  4057dc:	add	w10, w9, w11
  4057e0:	cmp	w10, #0x0
  4057e4:	cinc	w12, w10, lt  // lt = tstop
  4057e8:	asr	w10, w12, #1
  4057ec:	add	x13, x8, w10, sxtw #4
  4057f0:	ldr	x13, [x13, #8]
  4057f4:	cmp	x13, x3
  4057f8:	b.cs	40580c <clear@@Base+0x1dac>  // b.hs, b.nlast
  4057fc:	cmp	w10, w11
  405800:	add	w9, w10, #0x1
  405804:	b.lt	4057dc <clear@@Base+0x1d7c>  // b.tstop
  405808:	b	4056f8 <clear@@Base+0x1c98>
  40580c:	sbfx	x11, x12, #1, #31
  405810:	lsl	x11, x11, #4
  405814:	ldr	x11, [x8, x11]
  405818:	cmp	x11, x3
  40581c:	b.hi	4057d0 <clear@@Base+0x1d70>  // b.pmore
  405820:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  405824:	ldr	x2, [x8, #3512]
  405828:	adrp	x0, 432000 <winch@@Base+0x1a2ac>
  40582c:	add	x0, x0, #0xee0
  405830:	mov	w1, #0x20                  	// #32
  405834:	bl	401900 <snprintf@plt>
  405838:	b	405724 <clear@@Base+0x1cc4>
  40583c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  405840:	ldr	x2, [x8, #3504]
  405844:	adrp	x0, 432000 <winch@@Base+0x1a2ac>
  405848:	add	x0, x0, #0xee0
  40584c:	mov	w1, #0x20                  	// #32
  405850:	bl	401900 <snprintf@plt>
  405854:	b	405724 <clear@@Base+0x1cc4>
  405858:	cmp	x1, #0x80
  40585c:	b.cc	405884 <clear@@Base+0x1e24>  // b.lo, b.ul, b.last
  405860:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  405864:	ldr	w8, [x8, #3496]
  405868:	cbz	w8, 405884 <clear@@Base+0x1e24>
  40586c:	cmp	x1, #0x7ff
  405870:	b.hi	405898 <clear@@Base+0x1e38>  // b.pmore
  405874:	ldr	x8, [x0]
  405878:	ubfx	x9, x1, #6, #26
  40587c:	orr	w9, w9, #0xc0
  405880:	b	40594c <clear@@Base+0x1eec>
  405884:	ldr	x8, [x0]
  405888:	add	x9, x8, #0x1
  40588c:	str	x9, [x0]
  405890:	strb	w1, [x8]
  405894:	ret
  405898:	lsr	x8, x1, #16
  40589c:	cbnz	x8, 4058b0 <clear@@Base+0x1e50>
  4058a0:	ldr	x8, [x0]
  4058a4:	ubfx	x9, x1, #12, #20
  4058a8:	orr	w9, w9, #0xe0
  4058ac:	b	405934 <clear@@Base+0x1ed4>
  4058b0:	lsr	x8, x1, #21
  4058b4:	cbnz	x8, 4058c8 <clear@@Base+0x1e68>
  4058b8:	ldr	x8, [x0]
  4058bc:	ubfx	x9, x1, #18, #14
  4058c0:	orr	w9, w9, #0xf0
  4058c4:	b	40591c <clear@@Base+0x1ebc>
  4058c8:	lsr	x8, x1, #26
  4058cc:	cbnz	x8, 4058e0 <clear@@Base+0x1e80>
  4058d0:	ldr	x8, [x0]
  4058d4:	ubfx	x9, x1, #24, #8
  4058d8:	orr	w9, w9, #0xf0
  4058dc:	b	405904 <clear@@Base+0x1ea4>
  4058e0:	ldr	x8, [x0]
  4058e4:	mov	w9, #0xf0                  	// #240
  4058e8:	bfxil	w9, w1, #30, #1
  4058ec:	add	x10, x8, #0x1
  4058f0:	str	x10, [x0]
  4058f4:	strb	w9, [x8]
  4058f8:	ldr	x8, [x0]
  4058fc:	mov	w9, #0x80                  	// #128
  405900:	bfxil	w9, w1, #24, #6
  405904:	add	x10, x8, #0x1
  405908:	str	x10, [x0]
  40590c:	strb	w9, [x8]
  405910:	ldr	x8, [x0]
  405914:	mov	w9, #0x80                  	// #128
  405918:	bfxil	w9, w1, #18, #6
  40591c:	add	x10, x8, #0x1
  405920:	str	x10, [x0]
  405924:	strb	w9, [x8]
  405928:	ldr	x8, [x0]
  40592c:	mov	w9, #0x80                  	// #128
  405930:	bfxil	w9, w1, #12, #6
  405934:	add	x10, x8, #0x1
  405938:	str	x10, [x0]
  40593c:	strb	w9, [x8]
  405940:	ldr	x8, [x0]
  405944:	mov	w9, #0x80                  	// #128
  405948:	bfxil	w9, w1, #6, #6
  40594c:	add	x10, x8, #0x1
  405950:	str	x10, [x0]
  405954:	strb	w9, [x8]
  405958:	ldr	x8, [x0]
  40595c:	mov	w9, #0x80                  	// #128
  405960:	bfxil	w9, w1, #0, #6
  405964:	add	x10, x8, #0x1
  405968:	str	x10, [x0]
  40596c:	strb	w9, [x8]
  405970:	ret
  405974:	tbnz	w0, #7, 405980 <clear@@Base+0x1f20>
  405978:	mov	w0, #0x1                   	// #1
  40597c:	ret
  405980:	and	w8, w0, #0xff
  405984:	and	w9, w8, #0xe0
  405988:	cmp	w9, #0xc0
  40598c:	b.ne	405998 <clear@@Base+0x1f38>  // b.any
  405990:	mov	w0, #0x2                   	// #2
  405994:	ret
  405998:	and	w9, w8, #0xf0
  40599c:	cmp	w9, #0xe0
  4059a0:	b.ne	4059ac <clear@@Base+0x1f4c>  // b.any
  4059a4:	mov	w0, #0x3                   	// #3
  4059a8:	ret
  4059ac:	and	w9, w8, #0xf8
  4059b0:	cmp	w9, #0xf0
  4059b4:	b.ne	4059c0 <clear@@Base+0x1f60>  // b.any
  4059b8:	mov	w0, #0x4                   	// #4
  4059bc:	ret
  4059c0:	and	w9, w8, #0xfc
  4059c4:	cmp	w9, #0xf8
  4059c8:	b.ne	4059d4 <clear@@Base+0x1f74>  // b.any
  4059cc:	mov	w0, #0x5                   	// #5
  4059d0:	ret
  4059d4:	and	w8, w8, #0xfe
  4059d8:	cmp	w8, #0xfc
  4059dc:	mov	w8, #0x6                   	// #6
  4059e0:	csinc	w0, w8, wzr, eq  // eq = none
  4059e4:	ret
  4059e8:	ldrb	w9, [x0]
  4059ec:	cmp	w9, #0xfd
  4059f0:	b.hi	405a68 <clear@@Base+0x2008>  // b.pmore
  4059f4:	tbnz	w9, #7, 405a00 <clear@@Base+0x1fa0>
  4059f8:	mov	w8, #0x1                   	// #1
  4059fc:	b	405a60 <clear@@Base+0x2000>
  405a00:	and	w8, w9, #0xe0
  405a04:	cmp	w8, #0xc0
  405a08:	b.ne	405a14 <clear@@Base+0x1fb4>  // b.any
  405a0c:	mov	w8, #0x2                   	// #2
  405a10:	b	405a60 <clear@@Base+0x2000>
  405a14:	and	w8, w9, #0xf0
  405a18:	cmp	w8, #0xe0
  405a1c:	b.ne	405a28 <clear@@Base+0x1fc8>  // b.any
  405a20:	mov	w8, #0x3                   	// #3
  405a24:	b	405a60 <clear@@Base+0x2000>
  405a28:	and	w8, w9, #0xf8
  405a2c:	cmp	w8, #0xf0
  405a30:	b.ne	405a3c <clear@@Base+0x1fdc>  // b.any
  405a34:	mov	w8, #0x4                   	// #4
  405a38:	b	405a60 <clear@@Base+0x2000>
  405a3c:	and	w8, w9, #0xfc
  405a40:	cmp	w8, #0xf8
  405a44:	b.ne	405a50 <clear@@Base+0x1ff0>  // b.any
  405a48:	mov	w8, #0x5                   	// #5
  405a4c:	b	405a60 <clear@@Base+0x2000>
  405a50:	and	w8, w9, #0xfe
  405a54:	cmp	w8, #0xfc
  405a58:	mov	w8, #0x6                   	// #6
  405a5c:	csinc	w8, w8, wzr, eq  // eq = none
  405a60:	cmp	w8, w1
  405a64:	b.le	405a74 <clear@@Base+0x2014>
  405a68:	mov	w8, wzr
  405a6c:	mov	w0, w8
  405a70:	ret
  405a74:	cmp	w8, #0x1
  405a78:	b.eq	405ae0 <clear@@Base+0x2080>  // b.none
  405a7c:	cmp	w8, #0x2
  405a80:	b.ne	405a90 <clear@@Base+0x2030>  // b.any
  405a84:	cmp	w9, #0xc2
  405a88:	b.cc	405a68 <clear@@Base+0x2008>  // b.lo, b.ul, b.last
  405a8c:	b	405ab8 <clear@@Base+0x2058>
  405a90:	mov	w10, #0x8                   	// #8
  405a94:	sub	w10, w10, w8
  405a98:	mov	w11, #0xffffffff            	// #-1
  405a9c:	lsl	w10, w11, w10
  405aa0:	cmp	w9, w10, uxtb
  405aa4:	b.ne	405ab8 <clear@@Base+0x2058>  // b.any
  405aa8:	ldrb	w9, [x0, #1]
  405aac:	and	w9, w10, w9
  405ab0:	cmp	w9, #0x80
  405ab4:	b.eq	405a68 <clear@@Base+0x2008>  // b.none
  405ab8:	add	x9, x0, #0x1
  405abc:	sub	x8, x8, #0x1
  405ac0:	ldrb	w10, [x9]
  405ac4:	and	w10, w10, #0xc0
  405ac8:	cmp	w10, #0x80
  405acc:	b.ne	405a68 <clear@@Base+0x2008>  // b.any
  405ad0:	subs	x8, x8, #0x1
  405ad4:	add	x9, x9, #0x1
  405ad8:	b.ne	405ac0 <clear@@Base+0x2060>  // b.any
  405adc:	mov	w8, #0x1                   	// #1
  405ae0:	mov	w0, w8
  405ae4:	ret
  405ae8:	ldr	x8, [x0]
  405aec:	add	x8, x8, #0x1
  405af0:	cmp	x8, x1
  405af4:	str	x8, [x0]
  405af8:	b.cs	405b24 <clear@@Base+0x20c4>  // b.hs, b.nlast
  405afc:	ldrsb	w11, [x8], #1
  405b00:	mvn	w9, w11
  405b04:	orr	w10, w9, #0xffffff00
  405b08:	tst	w10, #0xc0
  405b0c:	cset	w9, ne  // ne = any
  405b10:	tst	w10, #0xfe
  405b14:	cset	w10, eq  // eq = none
  405b18:	tbz	w11, #31, 405b24 <clear@@Base+0x20c4>
  405b1c:	orr	w9, w9, w10
  405b20:	tbnz	w9, #0, 405af0 <clear@@Base+0x2090>
  405b24:	ret
  405b28:	ldrb	w8, [x0]
  405b2c:	tbnz	w8, #7, 405b38 <clear@@Base+0x20d8>
  405b30:	mov	x0, x8
  405b34:	ret
  405b38:	and	w9, w8, #0xe0
  405b3c:	cmp	w9, #0xc0
  405b40:	b.ne	405b5c <clear@@Base+0x20fc>  // b.any
  405b44:	ldrb	w9, [x0, #1]
  405b48:	and	x10, x8, #0x1f
  405b4c:	and	x8, x9, #0x3f
  405b50:	bfi	x8, x10, #6, #5
  405b54:	mov	x0, x8
  405b58:	ret
  405b5c:	and	w9, w8, #0xf0
  405b60:	cmp	w9, #0xe0
  405b64:	b.ne	405b8c <clear@@Base+0x212c>  // b.any
  405b68:	ldrb	w9, [x0, #1]
  405b6c:	ldrb	w10, [x0, #2]
  405b70:	and	x8, x8, #0xf
  405b74:	lsl	x8, x8, #12
  405b78:	and	x9, x9, #0x3f
  405b7c:	bfi	x8, x9, #6, #6
  405b80:	bfxil	x8, x10, #0, #6
  405b84:	mov	x0, x8
  405b88:	ret
  405b8c:	and	w9, w8, #0xf8
  405b90:	cmp	w9, #0xf0
  405b94:	b.ne	405bb0 <clear@@Base+0x2150>  // b.any
  405b98:	ldrb	w9, [x0, #1]
  405b9c:	ldrb	w10, [x0, #2]
  405ba0:	ldrb	w11, [x0, #3]
  405ba4:	and	x8, x8, #0x7
  405ba8:	lsl	x8, x8, #18
  405bac:	b	405c30 <clear@@Base+0x21d0>
  405bb0:	and	w9, w8, #0xfc
  405bb4:	cmp	w9, #0xf8
  405bb8:	b.ne	405bf8 <clear@@Base+0x2198>  // b.any
  405bbc:	ldrb	w9, [x0, #1]
  405bc0:	ldrb	w10, [x0, #2]
  405bc4:	ldrb	w11, [x0, #3]
  405bc8:	and	x8, x8, #0x3
  405bcc:	ldrb	w12, [x0, #4]
  405bd0:	lsl	x8, x8, #24
  405bd4:	and	x9, x9, #0x3f
  405bd8:	and	x10, x10, #0x3f
  405bdc:	bfi	x8, x9, #18, #6
  405be0:	bfi	x8, x10, #12, #6
  405be4:	and	x9, x11, #0x3f
  405be8:	bfi	x8, x9, #6, #6
  405bec:	bfxil	x8, x12, #0, #6
  405bf0:	mov	x0, x8
  405bf4:	ret
  405bf8:	and	w9, w8, #0xfe
  405bfc:	cmp	w9, #0xfc
  405c00:	b.ne	405b30 <clear@@Base+0x20d0>  // b.any
  405c04:	ldrb	w9, [x0, #1]
  405c08:	ldrb	w10, [x0, #2]
  405c0c:	and	x8, x8, #0x1
  405c10:	lsl	x8, x8, #30
  405c14:	and	x9, x9, #0x3f
  405c18:	bfi	x8, x9, #24, #6
  405c1c:	and	x10, x10, #0x3f
  405c20:	ldrb	w9, [x0, #3]
  405c24:	bfi	x8, x10, #18, #6
  405c28:	ldrb	w10, [x0, #4]
  405c2c:	ldrb	w11, [x0, #5]
  405c30:	and	x9, x9, #0x3f
  405c34:	bfi	x8, x9, #12, #6
  405c38:	and	x9, x10, #0x3f
  405c3c:	bfi	x8, x9, #6, #6
  405c40:	bfxil	x8, x11, #0, #6
  405c44:	mov	x0, x8
  405c48:	ret
  405c4c:	stp	x29, x30, [sp, #-48]!
  405c50:	stp	x20, x19, [sp, #32]
  405c54:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  405c58:	ldr	w8, [x8, #3496]
  405c5c:	ldr	x20, [x0]
  405c60:	mov	x19, x0
  405c64:	str	x21, [sp, #16]
  405c68:	mov	x29, sp
  405c6c:	cbz	w8, 405ca4 <clear@@Base+0x2244>
  405c70:	cmp	w1, #0x0
  405c74:	b.le	405c98 <clear@@Base+0x2238>
  405c78:	ldrb	w8, [x20]
  405c7c:	tbnz	w8, #7, 405cbc <clear@@Base+0x225c>
  405c80:	mov	w8, #0x1                   	// #1
  405c84:	b	405d40 <clear@@Base+0x22e0>
  405c88:	ldrb	w8, [x20, #-1]!
  405c8c:	and	w8, w8, #0xc0
  405c90:	cmp	w8, #0x80
  405c94:	b.ne	405ce8 <clear@@Base+0x2288>  // b.any
  405c98:	cmp	x20, x2
  405c9c:	b.hi	405c88 <clear@@Base+0x2228>  // b.pmore
  405ca0:	b	405ce0 <clear@@Base+0x2280>
  405ca4:	cmp	w1, #0x1
  405ca8:	b.lt	405cd0 <clear@@Base+0x2270>  // b.tstop
  405cac:	cmp	x20, x2
  405cb0:	b.cs	405ce0 <clear@@Base+0x2280>  // b.hs, b.nlast
  405cb4:	ldrb	w0, [x20], #1
  405cb8:	b	405d64 <clear@@Base+0x2304>
  405cbc:	and	w9, w8, #0xe0
  405cc0:	cmp	w9, #0xc0
  405cc4:	b.ne	405cf4 <clear@@Base+0x2294>  // b.any
  405cc8:	mov	w8, #0x2                   	// #2
  405ccc:	b	405d40 <clear@@Base+0x22e0>
  405cd0:	cmp	x20, x2
  405cd4:	b.ls	405ce0 <clear@@Base+0x2280>  // b.plast
  405cd8:	ldrb	w0, [x20, #-1]!
  405cdc:	b	405d64 <clear@@Base+0x2304>
  405ce0:	mov	x0, xzr
  405ce4:	b	405d64 <clear@@Base+0x2304>
  405ce8:	mov	x0, x20
  405cec:	bl	405b28 <clear@@Base+0x20c8>
  405cf0:	b	405d64 <clear@@Base+0x2304>
  405cf4:	and	w9, w8, #0xf0
  405cf8:	cmp	w9, #0xe0
  405cfc:	b.ne	405d08 <clear@@Base+0x22a8>  // b.any
  405d00:	mov	w8, #0x3                   	// #3
  405d04:	b	405d40 <clear@@Base+0x22e0>
  405d08:	and	w9, w8, #0xf8
  405d0c:	cmp	w9, #0xf0
  405d10:	b.ne	405d1c <clear@@Base+0x22bc>  // b.any
  405d14:	mov	w8, #0x4                   	// #4
  405d18:	b	405d40 <clear@@Base+0x22e0>
  405d1c:	and	w9, w8, #0xfc
  405d20:	cmp	w9, #0xf8
  405d24:	b.ne	405d30 <clear@@Base+0x22d0>  // b.any
  405d28:	mov	w8, #0x5                   	// #5
  405d2c:	b	405d40 <clear@@Base+0x22e0>
  405d30:	and	w8, w8, #0xfe
  405d34:	cmp	w8, #0xfc
  405d38:	mov	w8, #0x6                   	// #6
  405d3c:	csinc	x8, x8, xzr, eq  // eq = none
  405d40:	add	x21, x20, x8
  405d44:	cmp	x21, x2
  405d48:	b.ls	405d58 <clear@@Base+0x22f8>  // b.plast
  405d4c:	mov	x0, xzr
  405d50:	mov	x20, x2
  405d54:	b	405d64 <clear@@Base+0x2304>
  405d58:	mov	x0, x20
  405d5c:	bl	405b28 <clear@@Base+0x20c8>
  405d60:	mov	x20, x21
  405d64:	str	x20, [x19]
  405d68:	ldp	x20, x19, [sp, #32]
  405d6c:	ldr	x21, [sp, #16]
  405d70:	ldp	x29, x30, [sp], #48
  405d74:	ret
  405d78:	adrp	x8, 430000 <winch@@Base+0x182ac>
  405d7c:	ldr	x9, [x8, #2840]
  405d80:	ldr	x8, [x9]
  405d84:	cmp	x8, x0
  405d88:	b.ls	405db8 <clear@@Base+0x2358>  // b.plast
  405d8c:	adrp	x8, 437000 <PC+0x4800>
  405d90:	ldr	w8, [x8, #540]
  405d94:	cmp	w8, #0x2
  405d98:	b.eq	405db0 <clear@@Base+0x2350>  // b.none
  405d9c:	adrp	x8, 431000 <winch@@Base+0x192ac>
  405da0:	ldr	x9, [x8, #1096]
  405da4:	ldr	x8, [x9]
  405da8:	cmp	x8, x0
  405dac:	b.ls	405e1c <clear@@Base+0x23bc>  // b.plast
  405db0:	mov	w0, wzr
  405db4:	ret
  405db8:	adrp	x8, 430000 <winch@@Base+0x182ac>
  405dbc:	ldr	w11, [x8, #2848]
  405dc0:	mov	w10, wzr
  405dc4:	cmp	w10, w11
  405dc8:	b.ge	405d8c <clear@@Base+0x232c>  // b.tcont
  405dcc:	sub	w8, w11, #0x1
  405dd0:	add	w11, w10, w8
  405dd4:	cmp	w11, #0x0
  405dd8:	cinc	w12, w11, lt  // lt = tstop
  405ddc:	asr	w11, w12, #1
  405de0:	add	x13, x9, w11, sxtw #4
  405de4:	ldr	x13, [x13, #8]
  405de8:	cmp	x13, x0
  405dec:	b.cs	405e00 <clear@@Base+0x23a0>  // b.hs, b.nlast
  405df0:	cmp	w11, w8
  405df4:	add	w10, w11, #0x1
  405df8:	b.lt	405dd0 <clear@@Base+0x2370>  // b.tstop
  405dfc:	b	405d8c <clear@@Base+0x232c>
  405e00:	sbfx	x8, x12, #1, #31
  405e04:	lsl	x8, x8, #4
  405e08:	ldr	x8, [x9, x8]
  405e0c:	cmp	x8, x0
  405e10:	mov	w8, #0x1                   	// #1
  405e14:	b.hi	405dc4 <clear@@Base+0x2364>  // b.pmore
  405e18:	b	405e7c <clear@@Base+0x241c>
  405e1c:	adrp	x8, 431000 <winch@@Base+0x192ac>
  405e20:	ldr	w11, [x8, #1104]
  405e24:	mov	w10, wzr
  405e28:	cmp	w10, w11
  405e2c:	b.ge	405db0 <clear@@Base+0x2350>  // b.tcont
  405e30:	sub	w8, w11, #0x1
  405e34:	add	w11, w10, w8
  405e38:	cmp	w11, #0x0
  405e3c:	cinc	w12, w11, lt  // lt = tstop
  405e40:	asr	w11, w12, #1
  405e44:	add	x13, x9, w11, sxtw #4
  405e48:	ldr	x13, [x13, #8]
  405e4c:	cmp	x13, x0
  405e50:	b.cs	405e64 <clear@@Base+0x2404>  // b.hs, b.nlast
  405e54:	cmp	w11, w8
  405e58:	add	w10, w11, #0x1
  405e5c:	b.lt	405e34 <clear@@Base+0x23d4>  // b.tstop
  405e60:	b	405db0 <clear@@Base+0x2350>
  405e64:	sbfx	x8, x12, #1, #31
  405e68:	lsl	x8, x8, #4
  405e6c:	ldr	x8, [x9, x8]
  405e70:	cmp	x8, x0
  405e74:	mov	w8, #0x1                   	// #1
  405e78:	b.hi	405e28 <clear@@Base+0x23c8>  // b.pmore
  405e7c:	mov	w0, w8
  405e80:	ret
  405e84:	adrp	x8, 431000 <winch@@Base+0x192ac>
  405e88:	ldr	x9, [x8, #776]
  405e8c:	ldr	x8, [x9]
  405e90:	cmp	x8, x0
  405e94:	b.ls	405ea0 <clear@@Base+0x2440>  // b.plast
  405e98:	mov	w0, wzr
  405e9c:	ret
  405ea0:	adrp	x8, 431000 <winch@@Base+0x192ac>
  405ea4:	ldr	w11, [x8, #784]
  405ea8:	mov	w10, wzr
  405eac:	cmp	w10, w11
  405eb0:	b.ge	405e98 <clear@@Base+0x2438>  // b.tcont
  405eb4:	sub	w8, w11, #0x1
  405eb8:	add	w11, w10, w8
  405ebc:	cmp	w11, #0x0
  405ec0:	cinc	w12, w11, lt  // lt = tstop
  405ec4:	asr	w11, w12, #1
  405ec8:	add	x13, x9, w11, sxtw #4
  405ecc:	ldr	x13, [x13, #8]
  405ed0:	cmp	x13, x0
  405ed4:	b.cs	405ee8 <clear@@Base+0x2488>  // b.hs, b.nlast
  405ed8:	cmp	w11, w8
  405edc:	add	w10, w11, #0x1
  405ee0:	b.lt	405eb8 <clear@@Base+0x2458>  // b.tstop
  405ee4:	b	405e98 <clear@@Base+0x2438>
  405ee8:	sbfx	x8, x12, #1, #31
  405eec:	lsl	x8, x8, #4
  405ef0:	ldr	x8, [x9, x8]
  405ef4:	cmp	x8, x0
  405ef8:	mov	w8, #0x1                   	// #1
  405efc:	b.hi	405eac <clear@@Base+0x244c>  // b.pmore
  405f00:	mov	w0, w8
  405f04:	ret
  405f08:	cmp	x0, #0x644
  405f0c:	b.ne	405f2c <clear@@Base+0x24cc>  // b.any
  405f10:	sub	x8, x1, #0x622
  405f14:	cmp	x8, #0x5
  405f18:	b.hi	405f2c <clear@@Base+0x24cc>  // b.pmore
  405f1c:	adrp	x9, 419000 <winch@@Base+0x12ac>
  405f20:	add	x9, x9, #0x1c
  405f24:	ldr	w0, [x9, x8, lsl #2]
  405f28:	ret
  405f2c:	mov	w0, wzr
  405f30:	ret
  405f34:	stp	x29, x30, [sp, #-96]!
  405f38:	stp	x26, x25, [sp, #32]
  405f3c:	stp	x24, x23, [sp, #48]
  405f40:	stp	x22, x21, [sp, #64]
  405f44:	stp	x20, x19, [sp, #80]
  405f48:	ldrb	w8, [x0]
  405f4c:	adrp	x24, 432000 <winch@@Base+0x1a2ac>
  405f50:	add	x24, x24, #0xdc0
  405f54:	str	x27, [sp, #16]
  405f58:	mov	x29, sp
  405f5c:	cbz	w8, 40604c <clear@@Base+0x25ec>
  405f60:	adrp	x19, 432000 <winch@@Base+0x1a2ac>
  405f64:	adrp	x25, 432000 <winch@@Base+0x1a2ac>
  405f68:	adrp	x22, 419000 <winch@@Base+0x12ac>
  405f6c:	adrp	x23, 419000 <winch@@Base+0x12ac>
  405f70:	mov	x21, x0
  405f74:	mov	w20, wzr
  405f78:	add	x19, x19, #0xdc0
  405f7c:	mov	w26, #0xa                   	// #10
  405f80:	add	x25, x25, #0xec0
  405f84:	add	x22, x22, #0x55e
  405f88:	add	x23, x23, #0x54e
  405f8c:	mov	w27, wzr
  405f90:	add	x21, x21, #0x1
  405f94:	and	w9, w8, #0xff
  405f98:	sub	w10, w9, #0x30
  405f9c:	cmp	w10, #0xa
  405fa0:	b.cs	405fbc <clear@@Base+0x255c>  // b.hs, b.nlast
  405fa4:	mul	w9, w27, w26
  405fa8:	add	w9, w9, w8, uxtb
  405fac:	ldrb	w8, [x21], #1
  405fb0:	sub	w27, w9, #0x30
  405fb4:	cbnz	w8, 405f94 <clear@@Base+0x2534>
  405fb8:	b	406040 <clear@@Base+0x25e0>
  405fbc:	cmp	w9, #0x2e
  405fc0:	b.eq	405fdc <clear@@Base+0x257c>  // b.none
  405fc4:	cmp	w9, #0x62
  405fc8:	b.eq	405fe4 <clear@@Base+0x2584>  // b.none
  405fcc:	cmp	w9, #0x63
  405fd0:	b.ne	405fec <clear@@Base+0x258c>  // b.any
  405fd4:	mov	w20, #0x2                   	// #2
  405fd8:	b	406000 <clear@@Base+0x25a0>
  405fdc:	mov	w20, wzr
  405fe0:	b	406000 <clear@@Base+0x25a0>
  405fe4:	mov	w20, #0x3                   	// #3
  405fe8:	b	406000 <clear@@Base+0x25a0>
  405fec:	mov	x0, x23
  405ff0:	mov	x1, xzr
  405ff4:	bl	414260 <error@@Base>
  405ff8:	mov	w0, #0x1                   	// #1
  405ffc:	bl	4021c0 <setlocale@plt+0x500>
  406000:	add	w27, w27, #0x1
  406004:	b	406018 <clear@@Base+0x25b8>
  406008:	sub	w27, w27, #0x1
  40600c:	cmp	w27, #0x1
  406010:	strb	w20, [x19], #1
  406014:	b.le	406038 <clear@@Base+0x25d8>
  406018:	cmp	x19, x25
  40601c:	b.cc	406008 <clear@@Base+0x25a8>  // b.lo, b.ul, b.last
  406020:	mov	x0, x22
  406024:	mov	x1, xzr
  406028:	bl	414260 <error@@Base>
  40602c:	mov	w0, #0x1                   	// #1
  406030:	bl	4021c0 <setlocale@plt+0x500>
  406034:	b	406008 <clear@@Base+0x25a8>
  406038:	ldrb	w8, [x21]
  40603c:	cbnz	w8, 405f8c <clear@@Base+0x252c>
  406040:	cmp	x19, x25
  406044:	b.cc	406054 <clear@@Base+0x25f4>  // b.lo, b.ul, b.last
  406048:	b	406068 <clear@@Base+0x2608>
  40604c:	mov	w20, wzr
  406050:	mov	x19, x24
  406054:	sub	x8, x24, x19
  406058:	add	x2, x8, #0x100
  40605c:	mov	x0, x19
  406060:	mov	w1, w20
  406064:	bl	401a20 <memset@plt>
  406068:	ldp	x20, x19, [sp, #80]
  40606c:	ldp	x22, x21, [sp, #64]
  406070:	ldp	x24, x23, [sp, #48]
  406074:	ldp	x26, x25, [sp, #32]
  406078:	ldr	x27, [sp, #16]
  40607c:	ldp	x29, x30, [sp], #96
  406080:	ret
  406084:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  406088:	adrp	x8, 433000 <PC+0x800>
  40608c:	add	x9, x9, #0xf00
  406090:	str	x9, [x8, #1792]
  406094:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  406098:	adrp	x9, 433000 <PC+0x800>
  40609c:	strb	wzr, [x8, #3840]
  4060a0:	adrp	x8, 433000 <PC+0x800>
  4060a4:	str	wzr, [x9, #1800]
  4060a8:	adrp	x9, 433000 <PC+0x800>
  4060ac:	str	wzr, [x8, #1804]
  4060b0:	adrp	x8, 433000 <PC+0x800>
  4060b4:	strb	wzr, [x9, #1808]
  4060b8:	adrp	x9, 431000 <winch@@Base+0x192ac>
  4060bc:	str	wzr, [x8, #1812]
  4060c0:	mov	w8, #0xffffffff            	// #-1
  4060c4:	str	w8, [x9, #1264]
  4060c8:	ret
  4060cc:	adrp	x8, 433000 <PC+0x800>
  4060d0:	adrp	x9, 433000 <PC+0x800>
  4060d4:	adrp	x10, 433000 <PC+0x800>
  4060d8:	adrp	x11, 431000 <winch@@Base+0x192ac>
  4060dc:	mov	w12, #0xffffffff            	// #-1
  4060e0:	str	wzr, [x8, #1816]
  4060e4:	str	wzr, [x9, #1800]
  4060e8:	str	wzr, [x10, #1812]
  4060ec:	str	w12, [x11, #1264]
  4060f0:	ret
  4060f4:	sub	sp, sp, #0x60
  4060f8:	stp	x29, x30, [sp, #16]
  4060fc:	stp	x26, x25, [sp, #32]
  406100:	stp	x24, x23, [sp, #48]
  406104:	stp	x22, x21, [sp, #64]
  406108:	stp	x20, x19, [sp, #80]
  40610c:	add	x29, sp, #0x10
  406110:	mov	x19, x0
  406114:	bl	401830 <strlen@plt>
  406118:	ldrb	w8, [x19]
  40611c:	cbz	w8, 4061dc <clear@@Base+0x277c>
  406120:	mov	x21, xzr
  406124:	add	x20, x19, x0
  406128:	mov	w23, #0x1                   	// #1
  40612c:	adrp	x24, 432000 <winch@@Base+0x1a2ac>
  406130:	adrp	x25, 433000 <PC+0x800>
  406134:	adrp	x26, 433000 <PC+0x800>
  406138:	b	406160 <clear@@Base+0x2700>
  40613c:	mov	w8, wzr
  406140:	ldr	w9, [x25, #1800]
  406144:	ldr	w10, [x26, #1816]
  406148:	add	w9, w9, w8
  40614c:	add	w8, w10, w8
  406150:	str	w9, [x25, #1800]
  406154:	str	w8, [x26, #1816]
  406158:	ldrb	w8, [x19]
  40615c:	cbz	w8, 4061dc <clear@@Base+0x277c>
  406160:	add	x0, sp, #0x8
  406164:	mov	w1, #0x1                   	// #1
  406168:	mov	x2, x20
  40616c:	mov	x22, x21
  406170:	str	x19, [sp, #8]
  406174:	bl	405c4c <clear@@Base+0x21ec>
  406178:	ldr	x8, [sp, #8]
  40617c:	mov	x21, x0
  406180:	cmp	x19, x8
  406184:	b.cs	40619c <clear@@Base+0x273c>  // b.hs, b.nlast
  406188:	ldrb	w0, [x19], #1
  40618c:	bl	413e14 <clear@@Base+0x103b4>
  406190:	ldr	x8, [sp, #8]
  406194:	cmp	x19, x8
  406198:	b.cc	406188 <clear@@Base+0x2728>  // b.lo, b.ul, b.last
  40619c:	ldr	w8, [x24, #3496]
  4061a0:	cbz	w8, 4061d4 <clear@@Base+0x2774>
  4061a4:	mov	x0, x21
  4061a8:	bl	405d78 <clear@@Base+0x2318>
  4061ac:	cbnz	w0, 40613c <clear@@Base+0x26dc>
  4061b0:	mov	x0, x22
  4061b4:	mov	x1, x21
  4061b8:	bl	405f08 <clear@@Base+0x24a8>
  4061bc:	cbnz	w0, 40613c <clear@@Base+0x26dc>
  4061c0:	mov	x0, x21
  4061c4:	bl	405e84 <clear@@Base+0x2424>
  4061c8:	cmp	w0, #0x0
  4061cc:	cinc	w8, w23, ne  // ne = any
  4061d0:	b	406140 <clear@@Base+0x26e0>
  4061d4:	mov	w8, #0x1                   	// #1
  4061d8:	b	406140 <clear@@Base+0x26e0>
  4061dc:	ldp	x20, x19, [sp, #80]
  4061e0:	ldp	x22, x21, [sp, #64]
  4061e4:	ldp	x24, x23, [sp, #48]
  4061e8:	ldp	x26, x25, [sp, #32]
  4061ec:	ldp	x29, x30, [sp, #16]
  4061f0:	add	sp, sp, #0x60
  4061f4:	ret
  4061f8:	sub	sp, sp, #0x30
  4061fc:	stp	x20, x19, [sp, #32]
  406200:	adrp	x20, 432000 <winch@@Base+0x1a2ac>
  406204:	add	x20, x20, #0xf00
  406208:	mov	x0, x20
  40620c:	stp	x29, x30, [sp, #16]
  406210:	add	x29, sp, #0x10
  406214:	str	x20, [sp, #8]
  406218:	bl	401830 <strlen@plt>
  40621c:	ldrb	w8, [x20]
  406220:	cbz	w8, 406250 <clear@@Base+0x27f0>
  406224:	mov	w19, wzr
  406228:	add	x20, x20, x0
  40622c:	add	x0, sp, #0x8
  406230:	mov	w1, #0x1                   	// #1
  406234:	mov	x2, x20
  406238:	bl	405c4c <clear@@Base+0x21ec>
  40623c:	ldr	x8, [sp, #8]
  406240:	add	w19, w19, #0x1
  406244:	ldrb	w8, [x8]
  406248:	cbnz	w8, 40622c <clear@@Base+0x27cc>
  40624c:	b	406254 <clear@@Base+0x27f4>
  406250:	mov	w19, wzr
  406254:	mov	w0, w19
  406258:	ldp	x20, x19, [sp, #32]
  40625c:	ldp	x29, x30, [sp, #16]
  406260:	add	sp, sp, #0x30
  406264:	ret
  406268:	adrp	x8, 433000 <PC+0x800>
  40626c:	adrp	x9, 433000 <PC+0x800>
  406270:	str	x0, [x8, #1824]
  406274:	str	w1, [x9, #1832]
  406278:	cbz	x0, 406280 <clear@@Base+0x2820>
  40627c:	str	x0, [x0, #16]
  406280:	ret
  406284:	stp	x29, x30, [sp, #-64]!
  406288:	stp	x24, x23, [sp, #16]
  40628c:	stp	x22, x21, [sp, #32]
  406290:	stp	x20, x19, [sp, #48]
  406294:	ldrb	w8, [x1]
  406298:	mov	x29, sp
  40629c:	cbz	w8, 406320 <clear@@Base+0x28c0>
  4062a0:	adrp	x8, 437000 <PC+0x4800>
  4062a4:	ldr	w8, [x8, #528]
  4062a8:	mov	w20, w2
  4062ac:	mov	x21, x1
  4062b0:	mov	x19, x0
  4062b4:	cbz	w8, 4062c4 <clear@@Base+0x2864>
  4062b8:	ldr	x22, [x19]
  4062bc:	ldr	x23, [x22, #24]
  4062c0:	cbnz	x23, 406340 <clear@@Base+0x28e0>
  4062c4:	ldr	x22, [x19, #8]
  4062c8:	cmp	x22, x19
  4062cc:	b.eq	4062e0 <clear@@Base+0x2880>  // b.none
  4062d0:	ldr	x0, [x22, #24]
  4062d4:	mov	x1, x21
  4062d8:	bl	401af0 <strcmp@plt>
  4062dc:	cbz	w0, 406318 <clear@@Base+0x28b8>
  4062e0:	mov	w0, #0x1                   	// #1
  4062e4:	mov	w1, #0x28                  	// #40
  4062e8:	bl	402238 <setlocale@plt+0x578>
  4062ec:	mov	x22, x0
  4062f0:	mov	x0, x21
  4062f4:	bl	402170 <setlocale@plt+0x4b0>
  4062f8:	str	x0, [x22, #24]
  4062fc:	str	w20, [x22, #32]
  406300:	str	x19, [x22]
  406304:	ldr	x8, [x19, #8]
  406308:	str	x8, [x22, #8]
  40630c:	ldr	x8, [x19, #8]
  406310:	str	x22, [x8]
  406314:	str	x22, [x19, #8]
  406318:	ldr	x8, [x22]
  40631c:	str	x8, [x19, #16]
  406320:	ldp	x20, x19, [sp, #48]
  406324:	ldp	x22, x21, [sp, #32]
  406328:	ldp	x24, x23, [sp, #16]
  40632c:	ldp	x29, x30, [sp], #64
  406330:	ret
  406334:	ldr	x23, [x24, #24]
  406338:	mov	x22, x24
  40633c:	cbz	x23, 4062c4 <clear@@Base+0x2864>
  406340:	ldr	x24, [x22]
  406344:	mov	x0, x23
  406348:	mov	x1, x21
  40634c:	bl	401af0 <strcmp@plt>
  406350:	cbnz	w0, 406334 <clear@@Base+0x28d4>
  406354:	ldr	x8, [x22, #8]
  406358:	mov	x0, x23
  40635c:	str	x24, [x8]
  406360:	ldr	x9, [x22]
  406364:	str	x8, [x9, #8]
  406368:	bl	401b20 <free@plt>
  40636c:	mov	x0, x22
  406370:	bl	401b20 <free@plt>
  406374:	b	406334 <clear@@Base+0x28d4>
  406378:	stp	x29, x30, [sp, #-32]!
  40637c:	stp	x20, x19, [sp, #16]
  406380:	adrp	x19, 433000 <PC+0x800>
  406384:	ldr	x0, [x19, #1824]
  406388:	mov	x29, sp
  40638c:	cbz	x0, 4063bc <clear@@Base+0x295c>
  406390:	adrp	x8, 431000 <winch@@Base+0x192ac>
  406394:	ldr	x8, [x8, #1208]
  406398:	cmp	x0, x8
  40639c:	b.eq	4063bc <clear@@Base+0x295c>  // b.none
  4063a0:	adrp	x1, 432000 <winch@@Base+0x1a2ac>
  4063a4:	add	x1, x1, #0xf00
  4063a8:	mov	w2, #0x1                   	// #1
  4063ac:	mov	w20, #0x1                   	// #1
  4063b0:	bl	406284 <clear@@Base+0x2824>
  4063b4:	ldr	x8, [x19, #1824]
  4063b8:	str	w20, [x8, #32]
  4063bc:	ldp	x20, x19, [sp, #16]
  4063c0:	ldp	x29, x30, [sp], #32
  4063c4:	ret
  4063c8:	sub	sp, sp, #0x80
  4063cc:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4063d0:	ldr	w8, [x8, #3496]
  4063d4:	stp	x20, x19, [sp, #112]
  4063d8:	mov	w19, w0
  4063dc:	stp	x29, x30, [sp, #32]
  4063e0:	stp	x28, x27, [sp, #48]
  4063e4:	stp	x26, x25, [sp, #64]
  4063e8:	stp	x24, x23, [sp, #80]
  4063ec:	stp	x22, x21, [sp, #96]
  4063f0:	add	x29, sp, #0x20
  4063f4:	cbz	w8, 40644c <clear@@Base+0x29ec>
  4063f8:	adrp	x21, 433000 <PC+0x800>
  4063fc:	ldr	w8, [x21, #1812]
  406400:	adrp	x22, 433000 <PC+0x800>
  406404:	cbz	w8, 406464 <clear@@Base+0x2a04>
  406408:	and	w9, w19, #0xc0
  40640c:	cmp	w9, #0x80
  406410:	b.ne	40645c <clear@@Base+0x29fc>  // b.any
  406414:	ldrsw	x9, [x22, #1844]
  406418:	adrp	x10, 433000 <PC+0x800>
  40641c:	add	x10, x10, #0x72c
  406420:	add	w1, w9, #0x1
  406424:	cmp	w1, w8
  406428:	str	w1, [x22, #1844]
  40642c:	strb	w19, [x10, x9]
  406430:	b.lt	406c8c <clear@@Base+0x322c>  // b.tstop
  406434:	adrp	x0, 433000 <PC+0x800>
  406438:	add	x0, x0, #0x72c
  40643c:	bl	4059e8 <clear@@Base+0x1f88>
  406440:	cbz	w0, 4065f0 <clear@@Base+0x2b90>
  406444:	ldr	w20, [x21, #1812]
  406448:	b	40647c <clear@@Base+0x2a1c>
  40644c:	adrp	x8, 433000 <PC+0x800>
  406450:	strb	w19, [x8, #1836]
  406454:	mov	w20, #0x1                   	// #1
  406458:	b	406480 <clear@@Base+0x2a20>
  40645c:	str	wzr, [x21, #1812]
  406460:	bl	403a20 <setlocale@plt+0x1d60>
  406464:	mov	w20, #0x1                   	// #1
  406468:	adrp	x8, 433000 <PC+0x800>
  40646c:	str	w20, [x22, #1844]
  406470:	strb	w19, [x8, #1836]
  406474:	tbnz	w19, #7, 4065c0 <clear@@Base+0x2b60>
  406478:	str	w20, [x21, #1812]
  40647c:	str	wzr, [x21, #1812]
  406480:	adrp	x21, 433000 <PC+0x800>
  406484:	ldrb	w8, [x21, #1808]
  406488:	cmp	w8, #0x1
  40648c:	b.ne	406510 <clear@@Base+0x2ab0>  // b.any
  406490:	adrp	x19, 432000 <winch@@Base+0x1a2ac>
  406494:	add	x19, x19, #0xf00
  406498:	mov	x0, x19
  40649c:	strb	wzr, [x21, #1808]
  4064a0:	bl	401830 <strlen@plt>
  4064a4:	sxtw	x9, w20
  4064a8:	add	x10, x0, x9
  4064ac:	cmp	x10, #0x7ff
  4064b0:	b.cs	406c10 <clear@@Base+0x31b0>  // b.hs, b.nlast
  4064b4:	adrp	x10, 433000 <PC+0x800>
  4064b8:	mov	x8, x0
  4064bc:	ldr	x0, [x10, #1792]
  4064c0:	add	x8, x19, x8
  4064c4:	cmp	x8, x0
  4064c8:	b.cc	4064e4 <clear@@Base+0x2a84>  // b.lo, b.ul, b.last
  4064cc:	ldrb	w11, [x8]
  4064d0:	ldr	x0, [x10, #1792]
  4064d4:	strb	w11, [x8, x9]
  4064d8:	sub	x8, x8, #0x1
  4064dc:	cmp	x8, x0
  4064e0:	b.cs	4064cc <clear@@Base+0x2a6c>  // b.hs, b.nlast
  4064e4:	cmp	w20, #0x1
  4064e8:	b.lt	406c78 <clear@@Base+0x3218>  // b.tstop
  4064ec:	adrp	x8, 433000 <PC+0x800>
  4064f0:	add	x8, x8, #0x72c
  4064f4:	ldrb	w11, [x8], #1
  4064f8:	strb	w11, [x0], #1
  4064fc:	ldr	x11, [x10, #1792]
  406500:	add	x12, x11, x9
  406504:	cmp	x0, x12
  406508:	b.cc	4064f4 <clear@@Base+0x2a94>  // b.lo, b.ul, b.last
  40650c:	b	406c74 <clear@@Base+0x3214>
  406510:	bl	408118 <clear@@Base+0x46b8>
  406514:	cmp	w20, #0x1
  406518:	b.ne	406bf0 <clear@@Base+0x3190>  // b.any
  40651c:	cbz	w0, 406bf0 <clear@@Base+0x3190>
  406520:	adrp	x22, 433000 <PC+0x800>
  406524:	ldr	x8, [x22, #1824]
  406528:	adrp	x9, 431000 <winch@@Base+0x192ac>
  40652c:	ldr	x9, [x9, #1160]
  406530:	mov	w10, #0x4                   	// #4
  406534:	cmp	x8, #0x0
  406538:	cset	w11, eq  // eq = none
  40653c:	lsl	w12, w11, #1
  406540:	bfi	w10, w11, #1, #1
  406544:	cmp	x8, x9
  406548:	csel	w1, w10, w12, eq  // eq = none
  40654c:	mov	w0, w19
  406550:	bl	40acc8 <clear@@Base+0x7268>
  406554:	sub	w8, w0, #0x1
  406558:	cmp	w8, #0x64
  40655c:	b.hi	406be8 <clear@@Base+0x3188>  // b.pmore
  406560:	adrp	x9, 419000 <winch@@Base+0x12ac>
  406564:	add	x9, x9, #0x576
  406568:	adr	x10, 406580 <clear@@Base+0x2b20>
  40656c:	ldrh	w11, [x9, x8, lsl #1]
  406570:	add	x10, x10, x11, lsl #2
  406574:	mov	w19, w0
  406578:	mov	w0, wzr
  40657c:	br	x10
  406580:	adrp	x28, 433000 <PC+0x800>
  406584:	cmp	w19, #0xf
  406588:	adrp	x24, 433000 <PC+0x800>
  40658c:	adrp	x27, 433000 <PC+0x800>
  406590:	b.eq	4066c0 <clear@@Base+0x2c60>  // b.none
  406594:	ldrb	w8, [x28, #1848]
  406598:	cbz	w8, 4066c0 <clear@@Base+0x2c60>
  40659c:	ldr	x1, [x24, #1864]
  4065a0:	cmp	w19, #0x12
  4065a4:	b.eq	406d10 <clear@@Base+0x32b0>  // b.none
  4065a8:	cmp	w19, #0x11
  4065ac:	b.ne	406d7c <clear@@Base+0x331c>  // b.any
  4065b0:	adrp	x0, 433000 <PC+0x800>
  4065b4:	add	x0, x0, #0x750
  4065b8:	bl	40af78 <clear@@Base+0x7518>
  4065bc:	b	406e6c <clear@@Base+0x340c>
  4065c0:	mvn	w8, w19
  4065c4:	tst	w8, #0xc0
  4065c8:	b.ne	406c10 <clear@@Base+0x31b0>  // b.any
  4065cc:	and	w8, w19, #0xfe
  4065d0:	cmp	w8, #0xfe
  4065d4:	b.eq	406c10 <clear@@Base+0x31b0>  // b.none
  4065d8:	mov	w0, w19
  4065dc:	bl	405974 <clear@@Base+0x1f14>
  4065e0:	mov	w8, w0
  4065e4:	mov	w0, wzr
  4065e8:	str	w8, [x21, #1812]
  4065ec:	b	406c90 <clear@@Base+0x3230>
  4065f0:	str	wzr, [x21, #1812]
  4065f4:	b	406c10 <clear@@Base+0x31b0>
  4065f8:	ldr	x23, [x22, #1824]
  4065fc:	adrp	x8, 433000 <PC+0x800>
  406600:	strb	wzr, [x8, #1848]
  406604:	cbz	x23, 4071f8 <clear@@Base+0x3798>
  406608:	adrp	x9, 431000 <winch@@Base+0x192ac>
  40660c:	ldr	w8, [x9, #1264]
  406610:	tbz	w8, #31, 40662c <clear@@Base+0x2bcc>
  406614:	adrp	x8, 433000 <PC+0x800>
  406618:	ldr	w8, [x8, #1792]
  40661c:	adrp	x10, 432000 <winch@@Base+0x1a2ac>
  406620:	add	x10, x10, #0xf00
  406624:	sub	w8, w8, w10
  406628:	str	w8, [x9, #1264]
  40662c:	ldr	x24, [x23, #16]
  406630:	adrp	x20, 432000 <winch@@Base+0x1a2ac>
  406634:	sxtw	x21, w8
  406638:	add	x20, x20, #0xf00
  40663c:	cmp	w19, #0xd
  406640:	cset	w8, eq  // eq = none
  406644:	ldr	x24, [x24, w8, uxtw #3]
  406648:	cmp	x24, x23
  40664c:	b.eq	4071f8 <clear@@Base+0x3798>  // b.none
  406650:	ldr	x22, [x24, #24]
  406654:	mov	x0, x20
  406658:	mov	x2, x21
  40665c:	mov	x1, x22
  406660:	bl	4019d0 <strncmp@plt>
  406664:	cbnz	w0, 40663c <clear@@Base+0x2bdc>
  406668:	adrp	x8, 418000 <winch@@Base+0x2ac>
  40666c:	add	x8, x8, #0xf00
  406670:	cmp	x22, #0x0
  406674:	adrp	x9, 433000 <PC+0x800>
  406678:	str	x24, [x23, #16]
  40667c:	csel	x19, x8, x22, eq  // eq = none
  406680:	str	wzr, [x9, #1804]
  406684:	bl	407ee4 <clear@@Base+0x4484>
  406688:	bl	403a7c <clear@@Base+0x1c>
  40668c:	mov	x0, x20
  406690:	mov	x1, x19
  406694:	bl	401b50 <strcpy@plt>
  406698:	ldrb	w8, [x20]
  40669c:	adrp	x19, 433000 <PC+0x800>
  4066a0:	str	x20, [x19, #1792]
  4066a4:	cbz	w8, 406c8c <clear@@Base+0x322c>
  4066a8:	bl	407b30 <clear@@Base+0x40d0>
  4066ac:	ldr	x8, [x19, #1792]
  4066b0:	mov	w0, wzr
  4066b4:	ldrb	w8, [x8]
  4066b8:	cbnz	w8, 4066a8 <clear@@Base+0x2c48>
  4066bc:	b	406c90 <clear@@Base+0x3230>
  4066c0:	adrp	x23, 433000 <PC+0x800>
  4066c4:	ldr	x0, [x23, #1856]
  4066c8:	cbz	x0, 4066d4 <clear@@Base+0x2c74>
  4066cc:	bl	401b20 <free@plt>
  4066d0:	str	xzr, [x23, #1856]
  4066d4:	bl	40bd90 <clear@@Base+0x8330>
  4066d8:	mov	x20, x0
  4066dc:	bl	401830 <strlen@plt>
  4066e0:	adrp	x25, 433000 <PC+0x800>
  4066e4:	ldr	x26, [x25, #1792]
  4066e8:	mov	x22, x0
  4066ec:	ldrb	w8, [x26]
  4066f0:	orr	w9, w8, #0x20
  4066f4:	cmp	w9, #0x20
  4066f8:	b.eq	40671c <clear@@Base+0x2cbc>  // b.none
  4066fc:	b	40670c <clear@@Base+0x2cac>
  406700:	bl	407b30 <clear@@Base+0x40d0>
  406704:	ldr	x26, [x25, #1792]
  406708:	ldrb	w8, [x26]
  40670c:	orr	w8, w8, #0x20
  406710:	and	w8, w8, #0xff
  406714:	cmp	w8, #0x20
  406718:	b.ne	406700 <clear@@Base+0x2ca0>  // b.any
  40671c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  406720:	add	x8, x8, #0xf00
  406724:	cmp	x26, x8
  406728:	b.eq	406d30 <clear@@Base+0x32d0>  // b.none
  40672c:	b.ls	406750 <clear@@Base+0x2cf0>  // b.plast
  406730:	adrp	x21, 432000 <winch@@Base+0x1a2ac>
  406734:	add	x21, x21, #0xf00
  406738:	ldrb	w8, [x21]
  40673c:	cmp	w8, #0x20
  406740:	b.ne	406d88 <clear@@Base+0x3328>  // b.any
  406744:	add	x21, x21, #0x1
  406748:	cmp	x26, x21
  40674c:	b.ne	406738 <clear@@Base+0x2cd8>  // b.any
  406750:	mov	x21, x26
  406754:	adrp	x28, 433000 <PC+0x800>
  406758:	adrp	x24, 433000 <PC+0x800>
  40675c:	adrp	x23, 433000 <PC+0x800>
  406760:	cbz	x21, 406d30 <clear@@Base+0x32d0>
  406764:	adrp	x20, 433000 <PC+0x800>
  406768:	ldr	x0, [x20, #1896]
  40676c:	str	x21, [x27, #1888]
  406770:	cbz	x0, 40677c <clear@@Base+0x2d1c>
  406774:	bl	401b20 <free@plt>
  406778:	ldr	x26, [x25, #1792]
  40677c:	sub	w8, w26, w21
  406780:	add	w0, w8, #0x1
  406784:	mov	w1, #0x1                   	// #1
  406788:	bl	402238 <setlocale@plt+0x578>
  40678c:	ldr	x8, [x25, #1792]
  406790:	mov	x1, x21
  406794:	str	x0, [x20, #1896]
  406798:	sub	x2, x8, x21
  40679c:	bl	401c20 <strncpy@plt>
  4067a0:	ldr	x8, [x25, #1792]
  4067a4:	adrp	x9, 431000 <winch@@Base+0x192ac>
  4067a8:	ldrb	w22, [x8]
  4067ac:	strb	wzr, [x8]
  4067b0:	ldrb	w8, [x21]
  4067b4:	ldrb	w9, [x9, #1112]
  4067b8:	cmp	w8, w9
  4067bc:	b.ne	406d1c <clear@@Base+0x32bc>  // b.any
  4067c0:	add	x21, x21, #0x1
  4067c4:	mov	x0, x21
  4067c8:	bl	40bdbc <clear@@Base+0x835c>
  4067cc:	cbz	x0, 406d1c <clear@@Base+0x32bc>
  4067d0:	mov	x20, x0
  4067d4:	bl	40c1d0 <clear@@Base+0x8770>
  4067d8:	str	x0, [x23, #1856]
  4067dc:	mov	x0, x20
  4067e0:	bl	401b20 <free@plt>
  4067e4:	b	406d28 <clear@@Base+0x32c8>
  4067e8:	adrp	x20, 433000 <PC+0x800>
  4067ec:	ldr	x21, [x20, #1792]
  4067f0:	adrp	x19, 432000 <winch@@Base+0x1a2ac>
  4067f4:	add	x19, x19, #0xf00
  4067f8:	adrp	x8, 433000 <PC+0x800>
  4067fc:	cmp	x21, x19
  406800:	strb	wzr, [x8, #1848]
  406804:	b.eq	406d08 <clear@@Base+0x32a8>  // b.none
  406808:	bl	407d44 <clear@@Base+0x42e4>
  40680c:	ldr	x8, [x20, #1792]
  406810:	sub	w9, w21, w8
  406814:	sxtw	x9, w9
  406818:	ldrb	w10, [x8, x9]
  40681c:	strb	w10, [x8], #1
  406820:	cbnz	w10, 406818 <clear@@Base+0x2db8>
  406824:	ldr	x0, [x20, #1792]
  406828:	adrp	x8, 431000 <winch@@Base+0x192ac>
  40682c:	mov	w9, #0xffffffff            	// #-1
  406830:	str	w9, [x8, #1264]
  406834:	bl	4079e0 <clear@@Base+0x3f80>
  406838:	ldr	x8, [x20, #1792]
  40683c:	adrp	x9, 433000 <PC+0x800>
  406840:	ldrb	w10, [x19]
  406844:	ldrb	w9, [x9, #1832]
  406848:	cmp	x8, x19
  40684c:	cset	w8, eq  // eq = none
  406850:	cmp	w10, #0x0
  406854:	and	w8, w9, w8
  406858:	cset	w9, eq  // eq = none
  40685c:	and	w0, w8, w9
  406860:	b	406c90 <clear@@Base+0x3230>
  406864:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  406868:	ldrb	w8, [x8, #3840]
  40686c:	adrp	x9, 433000 <PC+0x800>
  406870:	strb	wzr, [x9, #1848]
  406874:	cbz	w8, 406d08 <clear@@Base+0x32a8>
  406878:	adrp	x8, 433000 <PC+0x800>
  40687c:	str	wzr, [x8, #1804]
  406880:	bl	407ee4 <clear@@Base+0x4484>
  406884:	adrp	x8, 433000 <PC+0x800>
  406888:	ldr	x9, [x8, #1792]
  40688c:	strb	wzr, [x9]
  406890:	ldr	x0, [x8, #1792]
  406894:	adrp	x8, 431000 <winch@@Base+0x192ac>
  406898:	mov	w9, #0xffffffff            	// #-1
  40689c:	str	w9, [x8, #1264]
  4068a0:	bl	4079e0 <clear@@Base+0x3f80>
  4068a4:	adrp	x8, 433000 <PC+0x800>
  4068a8:	ldr	w8, [x8, #1832]
  4068ac:	and	w0, w8, #0x1
  4068b0:	b	406c90 <clear@@Base+0x3230>
  4068b4:	adrp	x8, 433000 <PC+0x800>
  4068b8:	strb	wzr, [x8, #1848]
  4068bc:	b	406c88 <clear@@Base+0x3228>
  4068c0:	adrp	x8, 433000 <PC+0x800>
  4068c4:	strb	wzr, [x8, #1848]
  4068c8:	bl	407d44 <clear@@Base+0x42e4>
  4068cc:	b	406c8c <clear@@Base+0x322c>
  4068d0:	adrp	x19, 433000 <PC+0x800>
  4068d4:	ldr	x8, [x19, #1792]
  4068d8:	adrp	x20, 432000 <winch@@Base+0x1a2ac>
  4068dc:	add	x20, x20, #0xf00
  4068e0:	adrp	x9, 433000 <PC+0x800>
  4068e4:	cmp	x8, x20
  4068e8:	strb	wzr, [x9, #1848]
  4068ec:	b.ls	40690c <clear@@Base+0x2eac>  // b.plast
  4068f0:	ldurb	w9, [x8, #-1]
  4068f4:	cmp	w9, #0x20
  4068f8:	b.ne	40690c <clear@@Base+0x2eac>  // b.any
  4068fc:	bl	407d44 <clear@@Base+0x42e4>
  406900:	ldr	x8, [x19, #1792]
  406904:	cmp	x8, x20
  406908:	b.hi	4068f0 <clear@@Base+0x2e90>  // b.pmore
  40690c:	cmp	x8, x20
  406910:	b.ls	406c8c <clear@@Base+0x322c>  // b.plast
  406914:	ldurb	w8, [x8, #-1]
  406918:	cmp	w8, #0x20
  40691c:	b.eq	406c8c <clear@@Base+0x322c>  // b.none
  406920:	bl	407d44 <clear@@Base+0x42e4>
  406924:	ldr	x8, [x19, #1792]
  406928:	mov	w0, wzr
  40692c:	cmp	x8, x20
  406930:	b.hi	406914 <clear@@Base+0x2eb4>  // b.pmore
  406934:	b	406c90 <clear@@Base+0x3230>
  406938:	adrp	x8, 433000 <PC+0x800>
  40693c:	adrp	x19, 433000 <PC+0x800>
  406940:	strb	wzr, [x8, #1848]
  406944:	ldr	x8, [x19, #1792]
  406948:	ldrb	w8, [x8]
  40694c:	cbz	w8, 406c8c <clear@@Base+0x322c>
  406950:	cmp	w8, #0x20
  406954:	b.eq	406960 <clear@@Base+0x2f00>  // b.none
  406958:	bl	407b30 <clear@@Base+0x40d0>
  40695c:	b	406944 <clear@@Base+0x2ee4>
  406960:	bl	407b30 <clear@@Base+0x40d0>
  406964:	ldr	x8, [x19, #1792]
  406968:	mov	w0, wzr
  40696c:	ldrb	w8, [x8]
  406970:	cmp	w8, #0x20
  406974:	b.eq	406960 <clear@@Base+0x2f00>  // b.none
  406978:	b	406c90 <clear@@Base+0x3230>
  40697c:	adrp	x8, 433000 <PC+0x800>
  406980:	mov	w0, wzr
  406984:	strb	wzr, [x8, #1848]
  406988:	b	406c90 <clear@@Base+0x3230>
  40698c:	adrp	x19, 433000 <PC+0x800>
  406990:	ldr	x8, [x19, #1792]
  406994:	adrp	x9, 433000 <PC+0x800>
  406998:	strb	wzr, [x9, #1848]
  40699c:	ldrb	w8, [x8]
  4069a0:	cbz	w8, 406c8c <clear@@Base+0x322c>
  4069a4:	bl	407b30 <clear@@Base+0x40d0>
  4069a8:	ldr	x20, [x19, #1792]
  4069ac:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4069b0:	add	x8, x8, #0xf00
  4069b4:	cmp	x20, x8
  4069b8:	b.eq	406c8c <clear@@Base+0x322c>  // b.none
  4069bc:	bl	407d44 <clear@@Base+0x42e4>
  4069c0:	ldr	x8, [x19, #1792]
  4069c4:	sub	w9, w20, w8
  4069c8:	sxtw	x9, w9
  4069cc:	ldrb	w10, [x8, x9]
  4069d0:	strb	w10, [x8], #1
  4069d4:	cbnz	w10, 4069cc <clear@@Base+0x2f6c>
  4069d8:	ldr	x0, [x19, #1792]
  4069dc:	adrp	x8, 431000 <winch@@Base+0x192ac>
  4069e0:	mov	w9, #0xffffffff            	// #-1
  4069e4:	str	w9, [x8, #1264]
  4069e8:	b	406a08 <clear@@Base+0x2fa8>
  4069ec:	adrp	x8, 433000 <PC+0x800>
  4069f0:	adrp	x9, 433000 <PC+0x800>
  4069f4:	strb	wzr, [x8, #1848]
  4069f8:	str	wzr, [x9, #1804]
  4069fc:	bl	407ee4 <clear@@Base+0x4484>
  406a00:	adrp	x8, 433000 <PC+0x800>
  406a04:	ldr	x0, [x8, #1792]
  406a08:	bl	4079e0 <clear@@Base+0x3f80>
  406a0c:	b	406c8c <clear@@Base+0x322c>
  406a10:	adrp	x19, 433000 <PC+0x800>
  406a14:	ldr	x8, [x19, #1792]
  406a18:	adrp	x9, 433000 <PC+0x800>
  406a1c:	strb	wzr, [x9, #1848]
  406a20:	ldrb	w8, [x8]
  406a24:	cbz	w8, 406c8c <clear@@Base+0x322c>
  406a28:	bl	407b30 <clear@@Base+0x40d0>
  406a2c:	ldr	x8, [x19, #1792]
  406a30:	mov	w0, wzr
  406a34:	ldrb	w8, [x8]
  406a38:	cbnz	w8, 406a28 <clear@@Base+0x2fc8>
  406a3c:	b	406c90 <clear@@Base+0x3230>
  406a40:	adrp	x19, 433000 <PC+0x800>
  406a44:	ldr	x21, [x19, #1792]
  406a48:	adrp	x20, 432000 <winch@@Base+0x1a2ac>
  406a4c:	add	x20, x20, #0xf00
  406a50:	mov	w0, wzr
  406a54:	adrp	x8, 433000 <PC+0x800>
  406a58:	cmp	x21, x20
  406a5c:	strb	wzr, [x8, #1848]
  406a60:	b.ls	406c90 <clear@@Base+0x3230>  // b.plast
  406a64:	ldurb	w8, [x21, #-1]
  406a68:	adrp	x22, 431000 <winch@@Base+0x192ac>
  406a6c:	mov	w23, #0xffffffff            	// #-1
  406a70:	cmp	w8, #0x20
  406a74:	b.ne	406ac0 <clear@@Base+0x3060>  // b.any
  406a78:	bl	407d44 <clear@@Base+0x42e4>
  406a7c:	ldr	x8, [x19, #1792]
  406a80:	sub	w9, w21, w8
  406a84:	sxtw	x9, w9
  406a88:	ldrb	w10, [x8, x9]
  406a8c:	strb	w10, [x8], #1
  406a90:	cbnz	w10, 406a88 <clear@@Base+0x3028>
  406a94:	ldr	x0, [x19, #1792]
  406a98:	str	w23, [x22, #1264]
  406a9c:	bl	4079e0 <clear@@Base+0x3f80>
  406aa0:	ldr	x21, [x19, #1792]
  406aa4:	cmp	x21, x20
  406aa8:	b.ls	406c8c <clear@@Base+0x322c>  // b.plast
  406aac:	ldurb	w8, [x21, #-1]
  406ab0:	mov	w0, wzr
  406ab4:	cmp	w8, #0x20
  406ab8:	b.eq	406a78 <clear@@Base+0x3018>  // b.none
  406abc:	b	406c90 <clear@@Base+0x3230>
  406ac0:	bl	407d44 <clear@@Base+0x42e4>
  406ac4:	ldr	x8, [x19, #1792]
  406ac8:	sub	w9, w21, w8
  406acc:	sxtw	x9, w9
  406ad0:	ldrb	w10, [x8, x9]
  406ad4:	strb	w10, [x8], #1
  406ad8:	cbnz	w10, 406ad0 <clear@@Base+0x3070>
  406adc:	ldr	x0, [x19, #1792]
  406ae0:	str	w23, [x22, #1264]
  406ae4:	bl	4079e0 <clear@@Base+0x3f80>
  406ae8:	ldr	x21, [x19, #1792]
  406aec:	cmp	x21, x20
  406af0:	b.ls	406c8c <clear@@Base+0x322c>  // b.plast
  406af4:	ldurb	w8, [x21, #-1]
  406af8:	mov	w0, wzr
  406afc:	cmp	w8, #0x20
  406b00:	b.ne	406ac0 <clear@@Base+0x3060>  // b.any
  406b04:	b	406c90 <clear@@Base+0x3230>
  406b08:	adrp	x19, 433000 <PC+0x800>
  406b0c:	ldr	x8, [x19, #1792]
  406b10:	adrp	x9, 433000 <PC+0x800>
  406b14:	strb	wzr, [x9, #1848]
  406b18:	adrp	x20, 432000 <winch@@Base+0x1a2ac>
  406b1c:	ldrb	w8, [x8]
  406b20:	add	x20, x20, #0xf00
  406b24:	adrp	x21, 431000 <winch@@Base+0x192ac>
  406b28:	mov	w22, #0xffffffff            	// #-1
  406b2c:	cmp	w8, #0x20
  406b30:	b.ne	406b94 <clear@@Base+0x3134>  // b.any
  406b34:	b	406b4c <clear@@Base+0x30ec>
  406b38:	mov	x8, x20
  406b3c:	ldrb	w8, [x8]
  406b40:	mov	w0, wzr
  406b44:	cmp	w8, #0x20
  406b48:	b.ne	406c90 <clear@@Base+0x3230>  // b.any
  406b4c:	bl	407b30 <clear@@Base+0x40d0>
  406b50:	ldr	x23, [x19, #1792]
  406b54:	cmp	x23, x20
  406b58:	b.eq	406b38 <clear@@Base+0x30d8>  // b.none
  406b5c:	bl	407d44 <clear@@Base+0x42e4>
  406b60:	ldr	x8, [x19, #1792]
  406b64:	sub	w9, w23, w8
  406b68:	sxtw	x9, w9
  406b6c:	ldrb	w10, [x8, x9]
  406b70:	strb	w10, [x8], #1
  406b74:	cbnz	w10, 406b6c <clear@@Base+0x310c>
  406b78:	ldr	x0, [x19, #1792]
  406b7c:	str	w22, [x21, #1264]
  406b80:	bl	4079e0 <clear@@Base+0x3f80>
  406b84:	ldr	x8, [x19, #1792]
  406b88:	b	406b3c <clear@@Base+0x30dc>
  406b8c:	mov	x8, x20
  406b90:	ldrb	w8, [x20]
  406b94:	orr	w8, w8, #0x20
  406b98:	and	w8, w8, #0xff
  406b9c:	cmp	w8, #0x20
  406ba0:	b.eq	406c8c <clear@@Base+0x322c>  // b.none
  406ba4:	bl	407b30 <clear@@Base+0x40d0>
  406ba8:	ldr	x23, [x19, #1792]
  406bac:	cmp	x23, x20
  406bb0:	b.eq	406b8c <clear@@Base+0x312c>  // b.none
  406bb4:	bl	407d44 <clear@@Base+0x42e4>
  406bb8:	ldr	x8, [x19, #1792]
  406bbc:	sub	w9, w23, w8
  406bc0:	sxtw	x9, w9
  406bc4:	ldrb	w10, [x8, x9]
  406bc8:	strb	w10, [x8], #1
  406bcc:	cbnz	w10, 406bc4 <clear@@Base+0x3164>
  406bd0:	ldr	x0, [x19, #1792]
  406bd4:	str	w22, [x21, #1264]
  406bd8:	bl	4079e0 <clear@@Base+0x3f80>
  406bdc:	ldr	x8, [x19, #1792]
  406be0:	ldrb	w8, [x8]
  406be4:	b	406b94 <clear@@Base+0x3134>
  406be8:	adrp	x8, 433000 <PC+0x800>
  406bec:	strb	wzr, [x8, #1848]
  406bf0:	adrp	x19, 432000 <winch@@Base+0x1a2ac>
  406bf4:	add	x19, x19, #0xf00
  406bf8:	mov	x0, x19
  406bfc:	bl	401830 <strlen@plt>
  406c00:	sxtw	x9, w20
  406c04:	add	x10, x0, x9
  406c08:	cmp	x10, #0x7ff
  406c0c:	b.cc	406c1c <clear@@Base+0x31bc>  // b.lo, b.ul, b.last
  406c10:	bl	403a20 <setlocale@plt+0x1d60>
  406c14:	mov	w0, #0x2                   	// #2
  406c18:	b	406c90 <clear@@Base+0x3230>
  406c1c:	adrp	x10, 433000 <PC+0x800>
  406c20:	mov	x8, x0
  406c24:	ldr	x0, [x10, #1792]
  406c28:	add	x8, x19, x8
  406c2c:	cmp	x8, x0
  406c30:	b.cc	406c4c <clear@@Base+0x31ec>  // b.lo, b.ul, b.last
  406c34:	ldrb	w11, [x8]
  406c38:	ldr	x0, [x10, #1792]
  406c3c:	strb	w11, [x8, x9]
  406c40:	sub	x8, x8, #0x1
  406c44:	cmp	x8, x0
  406c48:	b.cs	406c34 <clear@@Base+0x31d4>  // b.hs, b.nlast
  406c4c:	cmp	w20, #0x1
  406c50:	b.lt	406c78 <clear@@Base+0x3218>  // b.tstop
  406c54:	adrp	x8, 433000 <PC+0x800>
  406c58:	add	x8, x8, #0x72c
  406c5c:	ldrb	w11, [x8], #1
  406c60:	strb	w11, [x0], #1
  406c64:	ldr	x11, [x10, #1792]
  406c68:	add	x12, x11, x9
  406c6c:	cmp	x0, x12
  406c70:	b.cc	406c5c <clear@@Base+0x31fc>  // b.lo, b.ul, b.last
  406c74:	mov	x0, x11
  406c78:	adrp	x8, 431000 <winch@@Base+0x192ac>
  406c7c:	mov	w9, #0xffffffff            	// #-1
  406c80:	str	w9, [x8, #1264]
  406c84:	bl	4079e0 <clear@@Base+0x3f80>
  406c88:	bl	407b30 <clear@@Base+0x40d0>
  406c8c:	mov	w0, wzr
  406c90:	ldp	x20, x19, [sp, #112]
  406c94:	ldp	x22, x21, [sp, #96]
  406c98:	ldp	x24, x23, [sp, #80]
  406c9c:	ldp	x26, x25, [sp, #64]
  406ca0:	ldp	x28, x27, [sp, #48]
  406ca4:	ldp	x29, x30, [sp, #32]
  406ca8:	add	sp, sp, #0x80
  406cac:	ret
  406cb0:	mov	w8, #0x1                   	// #1
  406cb4:	mov	w0, wzr
  406cb8:	strb	w8, [x21, #1808]
  406cbc:	b	406c90 <clear@@Base+0x3230>
  406cc0:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  406cc4:	ldrb	w8, [x8, #3840]
  406cc8:	adrp	x9, 433000 <PC+0x800>
  406ccc:	strb	wzr, [x9, #1848]
  406cd0:	cbz	w8, 406d08 <clear@@Base+0x32a8>
  406cd4:	adrp	x8, 433000 <PC+0x800>
  406cd8:	str	wzr, [x8, #1804]
  406cdc:	bl	407ee4 <clear@@Base+0x4484>
  406ce0:	adrp	x8, 433000 <PC+0x800>
  406ce4:	ldr	x9, [x8, #1792]
  406ce8:	strb	wzr, [x9]
  406cec:	ldr	x0, [x8, #1792]
  406cf0:	adrp	x8, 431000 <winch@@Base+0x192ac>
  406cf4:	mov	w9, #0xffffffff            	// #-1
  406cf8:	str	w9, [x8, #1264]
  406cfc:	bl	4079e0 <clear@@Base+0x3f80>
  406d00:	mov	w0, #0x1                   	// #1
  406d04:	b	406c90 <clear@@Base+0x3230>
  406d08:	mov	w0, #0x1                   	// #1
  406d0c:	b	406c90 <clear@@Base+0x3230>
  406d10:	adrp	x0, 433000 <PC+0x800>
  406d14:	add	x0, x0, #0x750
  406d18:	b	406e68 <clear@@Base+0x3408>
  406d1c:	mov	x0, x21
  406d20:	bl	40c1d0 <clear@@Base+0x8770>
  406d24:	str	x0, [x23, #1856]
  406d28:	ldr	x8, [x25, #1792]
  406d2c:	strb	w22, [x8]
  406d30:	ldr	x20, [x23, #1856]
  406d34:	cbz	x20, 4071f8 <clear@@Base+0x3798>
  406d38:	cmp	w19, #0xf
  406d3c:	b.eq	406e70 <clear@@Base+0x3410>  // b.none
  406d40:	adrp	x0, 433000 <PC+0x800>
  406d44:	mov	w8, #0x1                   	// #1
  406d48:	add	x0, x0, #0x750
  406d4c:	mov	x1, x20
  406d50:	strb	w8, [x28, #1848]
  406d54:	bl	40ae4c <clear@@Base+0x73ec>
  406d58:	cmp	w19, #0x12
  406d5c:	b.eq	406e5c <clear@@Base+0x33fc>  // b.none
  406d60:	cmp	w19, #0x11
  406d64:	b.ne	406d7c <clear@@Base+0x331c>  // b.any
  406d68:	adrp	x0, 433000 <PC+0x800>
  406d6c:	add	x0, x0, #0x750
  406d70:	mov	x1, xzr
  406d74:	bl	40af78 <clear@@Base+0x7518>
  406d78:	b	406e6c <clear@@Base+0x340c>
  406d7c:	adrp	x20, 419000 <winch@@Base+0x12ac>
  406d80:	add	x20, x20, #0x675
  406d84:	b	406e70 <clear@@Base+0x3410>
  406d88:	adrp	x9, 431000 <winch@@Base+0x192ac>
  406d8c:	ldrb	w9, [x9, #1116]
  406d90:	adrp	x10, 431000 <winch@@Base+0x192ac>
  406d94:	adrp	x24, 432000 <winch@@Base+0x1a2ac>
  406d98:	mov	w8, wzr
  406d9c:	stur	w9, [x29, #-12]
  406da0:	ldrb	w9, [x10, #1112]
  406da4:	mov	w28, wzr
  406da8:	sxtw	x23, w22
  406dac:	add	x24, x24, #0xf00
  406db0:	str	w9, [sp, #16]
  406db4:	mov	x9, #0xffffffff00000000    	// #-4294967296
  406db8:	add	x9, x9, x22, lsl #32
  406dbc:	asr	x9, x9, #32
  406dc0:	str	x9, [sp, #8]
  406dc4:	b	406dd8 <clear@@Base+0x3378>
  406dc8:	mov	w8, wzr
  406dcc:	add	x24, x24, #0x1
  406dd0:	cmp	x24, x26
  406dd4:	b.cs	406754 <clear@@Base+0x2cf4>  // b.hs, b.nlast
  406dd8:	cbnz	w8, 406dc8 <clear@@Base+0x3368>
  406ddc:	cmp	w22, #0x1
  406de0:	b.lt	406e04 <clear@@Base+0x33a4>  // b.tstop
  406de4:	add	x8, x24, x23
  406de8:	cmp	x8, x26
  406dec:	b.cs	406e04 <clear@@Base+0x33a4>  // b.hs, b.nlast
  406df0:	mov	x0, x24
  406df4:	mov	x1, x20
  406df8:	mov	x2, x23
  406dfc:	bl	4019d0 <strncmp@plt>
  406e00:	cbz	w0, 406e38 <clear@@Base+0x33d8>
  406e04:	ldrb	w9, [x24]
  406e08:	cbz	w28, 406e20 <clear@@Base+0x33c0>
  406e0c:	ldur	w10, [x29, #-12]
  406e10:	mov	w8, wzr
  406e14:	cmp	w9, w10
  406e18:	csel	w28, wzr, w28, eq  // eq = none
  406e1c:	b	406dcc <clear@@Base+0x336c>
  406e20:	ldr	w8, [sp, #16]
  406e24:	cmp	w9, w8
  406e28:	b.ne	406e48 <clear@@Base+0x33e8>  // b.any
  406e2c:	mov	w8, wzr
  406e30:	mov	w28, #0x1                   	// #1
  406e34:	b	406dcc <clear@@Base+0x336c>
  406e38:	ldr	x8, [sp, #8]
  406e3c:	add	x24, x24, x8
  406e40:	mov	w8, #0x1                   	// #1
  406e44:	b	406dcc <clear@@Base+0x336c>
  406e48:	cmp	w9, #0x20
  406e4c:	mov	w28, wzr
  406e50:	mov	w8, wzr
  406e54:	csinc	x21, x21, x24, ne  // ne = any
  406e58:	b	406dcc <clear@@Base+0x336c>
  406e5c:	adrp	x0, 433000 <PC+0x800>
  406e60:	add	x0, x0, #0x750
  406e64:	mov	x1, xzr
  406e68:	bl	40afd8 <clear@@Base+0x7578>
  406e6c:	mov	x20, x0
  406e70:	adrp	x22, 433000 <PC+0x800>
  406e74:	ldr	x23, [x22, #1792]
  406e78:	ldr	x8, [x27, #1888]
  406e7c:	str	x20, [x24, #1864]
  406e80:	cmp	x23, x8
  406e84:	b.ls	406eec <clear@@Base+0x348c>  // b.plast
  406e88:	adrp	x19, 432000 <winch@@Base+0x1a2ac>
  406e8c:	add	x19, x19, #0xf00
  406e90:	adrp	x20, 431000 <winch@@Base+0x192ac>
  406e94:	mov	w21, #0xffffffff            	// #-1
  406e98:	b	406ea8 <clear@@Base+0x3448>
  406e9c:	mov	x23, x19
  406ea0:	cmp	x23, x8
  406ea4:	b.ls	406ee8 <clear@@Base+0x3488>  // b.plast
  406ea8:	cmp	x23, x19
  406eac:	b.eq	406e9c <clear@@Base+0x343c>  // b.none
  406eb0:	bl	407d44 <clear@@Base+0x42e4>
  406eb4:	ldr	x8, [x22, #1792]
  406eb8:	sub	w9, w23, w8
  406ebc:	sxtw	x9, w9
  406ec0:	ldrb	w10, [x8, x9]
  406ec4:	strb	w10, [x8], #1
  406ec8:	cbnz	w10, 406ec0 <clear@@Base+0x3460>
  406ecc:	ldr	x0, [x22, #1792]
  406ed0:	str	w21, [x20, #1264]
  406ed4:	bl	4079e0 <clear@@Base+0x3f80>
  406ed8:	ldr	x23, [x22, #1792]
  406edc:	ldr	x8, [x27, #1888]
  406ee0:	cmp	x23, x8
  406ee4:	b.hi	406ea8 <clear@@Base+0x3448>  // b.pmore
  406ee8:	ldr	x20, [x24, #1864]
  406eec:	cbz	x20, 406fc4 <clear@@Base+0x3564>
  406ef0:	mov	x0, x20
  406ef4:	bl	401830 <strlen@plt>
  406ef8:	stur	x20, [x29, #-8]
  406efc:	ldrb	w8, [x20]
  406f00:	cbz	w8, 4070a4 <clear@@Base+0x3644>
  406f04:	adrp	x21, 432000 <winch@@Base+0x1a2ac>
  406f08:	mov	x27, x24
  406f0c:	add	x19, x20, x0
  406f10:	add	x21, x21, #0xf00
  406f14:	adrp	x23, 431000 <winch@@Base+0x192ac>
  406f18:	mov	w24, #0xffffffff            	// #-1
  406f1c:	b	406f38 <clear@@Base+0x34d8>
  406f20:	str	w24, [x23, #1264]
  406f24:	bl	4079e0 <clear@@Base+0x3f80>
  406f28:	bl	407b30 <clear@@Base+0x40d0>
  406f2c:	ldur	x20, [x29, #-8]
  406f30:	ldrb	w8, [x20]
  406f34:	cbz	w8, 4070a0 <clear@@Base+0x3640>
  406f38:	sub	x0, x29, #0x8
  406f3c:	mov	w1, #0x1                   	// #1
  406f40:	mov	x2, x19
  406f44:	bl	405c4c <clear@@Base+0x21ec>
  406f48:	ldur	x26, [x29, #-8]
  406f4c:	mov	x0, x21
  406f50:	sub	x25, x26, x20
  406f54:	bl	401830 <strlen@plt>
  406f58:	sxtw	x9, w25
  406f5c:	add	x10, x9, x0
  406f60:	cmp	x10, #0x7fe
  406f64:	b.hi	4071ec <clear@@Base+0x378c>  // b.pmore
  406f68:	mov	x8, x0
  406f6c:	ldr	x0, [x22, #1792]
  406f70:	add	x8, x21, x8
  406f74:	cmp	x8, x0
  406f78:	b.cc	406f9c <clear@@Base+0x353c>  // b.lo, b.ul, b.last
  406f7c:	sub	w10, w26, w20
  406f80:	sxtw	x10, w10
  406f84:	ldrb	w11, [x8]
  406f88:	ldr	x0, [x22, #1792]
  406f8c:	strb	w11, [x8, x10]
  406f90:	sub	x8, x8, #0x1
  406f94:	cmp	x8, x0
  406f98:	b.cs	406f84 <clear@@Base+0x3524>  // b.hs, b.nlast
  406f9c:	cmp	w25, #0x1
  406fa0:	b.lt	406f20 <clear@@Base+0x34c0>  // b.tstop
  406fa4:	ldrb	w8, [x20], #1
  406fa8:	strb	w8, [x0], #1
  406fac:	ldr	x8, [x22, #1792]
  406fb0:	add	x10, x8, x9
  406fb4:	cmp	x0, x10
  406fb8:	b.cc	406fa4 <clear@@Base+0x3544>  // b.lo, b.ul, b.last
  406fbc:	mov	x0, x8
  406fc0:	b	406f20 <clear@@Base+0x34c0>
  406fc4:	adrp	x8, 433000 <PC+0x800>
  406fc8:	ldr	x20, [x8, #1896]
  406fcc:	strb	wzr, [x28, #1848]
  406fd0:	mov	x0, x20
  406fd4:	bl	401830 <strlen@plt>
  406fd8:	stur	x20, [x29, #-8]
  406fdc:	ldrb	w8, [x20]
  406fe0:	cbz	w8, 406c8c <clear@@Base+0x322c>
  406fe4:	adrp	x21, 432000 <winch@@Base+0x1a2ac>
  406fe8:	add	x19, x20, x0
  406fec:	add	x21, x21, #0xf00
  406ff0:	adrp	x23, 431000 <winch@@Base+0x192ac>
  406ff4:	mov	w24, #0xffffffff            	// #-1
  406ff8:	b	407014 <clear@@Base+0x35b4>
  406ffc:	str	w24, [x23, #1264]
  407000:	bl	4079e0 <clear@@Base+0x3f80>
  407004:	bl	407b30 <clear@@Base+0x40d0>
  407008:	ldur	x20, [x29, #-8]
  40700c:	ldrb	w8, [x20]
  407010:	cbz	w8, 406c8c <clear@@Base+0x322c>
  407014:	sub	x0, x29, #0x8
  407018:	mov	w1, #0x1                   	// #1
  40701c:	mov	x2, x19
  407020:	bl	405c4c <clear@@Base+0x21ec>
  407024:	ldur	x26, [x29, #-8]
  407028:	mov	x0, x21
  40702c:	sub	x25, x26, x20
  407030:	bl	401830 <strlen@plt>
  407034:	sxtw	x9, w25
  407038:	add	x10, x9, x0
  40703c:	cmp	x10, #0x7fe
  407040:	b.hi	4071ec <clear@@Base+0x378c>  // b.pmore
  407044:	mov	x8, x0
  407048:	ldr	x0, [x22, #1792]
  40704c:	add	x8, x21, x8
  407050:	cmp	x8, x0
  407054:	b.cc	407078 <clear@@Base+0x3618>  // b.lo, b.ul, b.last
  407058:	sub	w10, w26, w20
  40705c:	sxtw	x10, w10
  407060:	ldrb	w11, [x8]
  407064:	ldr	x0, [x22, #1792]
  407068:	strb	w11, [x8, x10]
  40706c:	sub	x8, x8, #0x1
  407070:	cmp	x8, x0
  407074:	b.cs	407060 <clear@@Base+0x3600>  // b.hs, b.nlast
  407078:	cmp	w25, #0x1
  40707c:	b.lt	406ffc <clear@@Base+0x359c>  // b.tstop
  407080:	ldrb	w8, [x20], #1
  407084:	strb	w8, [x0], #1
  407088:	ldr	x8, [x22, #1792]
  40708c:	add	x10, x8, x9
  407090:	cmp	x0, x10
  407094:	b.cc	407080 <clear@@Base+0x3620>  // b.lo, b.ul, b.last
  407098:	mov	x0, x8
  40709c:	b	406ffc <clear@@Base+0x359c>
  4070a0:	ldr	x20, [x27, #1864]
  4070a4:	mov	x0, x20
  4070a8:	bl	40cad8 <clear@@Base+0x9078>
  4070ac:	cbz	w0, 406c90 <clear@@Base+0x3230>
  4070b0:	ldr	x20, [x22, #1792]
  4070b4:	adrp	x19, 432000 <winch@@Base+0x1a2ac>
  4070b8:	add	x19, x19, #0xf00
  4070bc:	cmp	x20, x19
  4070c0:	b.ls	407108 <clear@@Base+0x36a8>  // b.plast
  4070c4:	adrp	x9, 431000 <winch@@Base+0x192ac>
  4070c8:	ldurb	w8, [x20, #-1]
  4070cc:	ldrb	w9, [x9, #1116]
  4070d0:	cmp	w8, w9
  4070d4:	b.ne	407108 <clear@@Base+0x36a8>  // b.any
  4070d8:	bl	407d44 <clear@@Base+0x42e4>
  4070dc:	ldr	x8, [x22, #1792]
  4070e0:	sub	w9, w20, w8
  4070e4:	sxtw	x9, w9
  4070e8:	ldrb	w10, [x8, x9]
  4070ec:	strb	w10, [x8], #1
  4070f0:	cbnz	w10, 4070e8 <clear@@Base+0x3688>
  4070f4:	ldr	x0, [x22, #1792]
  4070f8:	adrp	x8, 431000 <winch@@Base+0x192ac>
  4070fc:	mov	w9, #0xffffffff            	// #-1
  407100:	str	w9, [x8, #1264]
  407104:	bl	4079e0 <clear@@Base+0x3f80>
  407108:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40710c:	add	x0, x0, #0x667
  407110:	bl	40a918 <clear@@Base+0x6eb8>
  407114:	adrp	x8, 419000 <winch@@Base+0x12ac>
  407118:	add	x8, x8, #0xa2d
  40711c:	cmp	x0, #0x0
  407120:	csel	x21, x8, x0, eq  // eq = none
  407124:	mov	x0, x21
  407128:	bl	401830 <strlen@plt>
  40712c:	stur	x21, [x29, #-8]
  407130:	ldrb	w8, [x21]
  407134:	cbz	w8, 406c8c <clear@@Base+0x322c>
  407138:	add	x20, x21, x0
  40713c:	adrp	x23, 431000 <winch@@Base+0x192ac>
  407140:	mov	w24, #0xffffffff            	// #-1
  407144:	b	407160 <clear@@Base+0x3700>
  407148:	str	w24, [x23, #1264]
  40714c:	bl	4079e0 <clear@@Base+0x3f80>
  407150:	bl	407b30 <clear@@Base+0x40d0>
  407154:	ldur	x21, [x29, #-8]
  407158:	ldrb	w8, [x21]
  40715c:	cbz	w8, 406c8c <clear@@Base+0x322c>
  407160:	sub	x0, x29, #0x8
  407164:	mov	w1, #0x1                   	// #1
  407168:	mov	x2, x20
  40716c:	bl	405c4c <clear@@Base+0x21ec>
  407170:	ldur	x26, [x29, #-8]
  407174:	mov	x0, x19
  407178:	sub	x25, x26, x21
  40717c:	bl	401830 <strlen@plt>
  407180:	sxtw	x9, w25
  407184:	add	x10, x9, x0
  407188:	cmp	x10, #0x7fe
  40718c:	b.hi	4071ec <clear@@Base+0x378c>  // b.pmore
  407190:	mov	x8, x0
  407194:	ldr	x0, [x22, #1792]
  407198:	add	x8, x19, x8
  40719c:	cmp	x8, x0
  4071a0:	b.cc	4071c4 <clear@@Base+0x3764>  // b.lo, b.ul, b.last
  4071a4:	sub	w10, w26, w21
  4071a8:	sxtw	x10, w10
  4071ac:	ldrb	w11, [x8]
  4071b0:	ldr	x0, [x22, #1792]
  4071b4:	strb	w11, [x8, x10]
  4071b8:	sub	x8, x8, #0x1
  4071bc:	cmp	x8, x0
  4071c0:	b.cs	4071ac <clear@@Base+0x374c>  // b.hs, b.nlast
  4071c4:	cmp	w25, #0x1
  4071c8:	b.lt	407148 <clear@@Base+0x36e8>  // b.tstop
  4071cc:	ldrb	w8, [x21], #1
  4071d0:	strb	w8, [x0], #1
  4071d4:	ldr	x8, [x22, #1792]
  4071d8:	add	x10, x8, x9
  4071dc:	cmp	x0, x10
  4071e0:	b.cc	4071cc <clear@@Base+0x376c>  // b.lo, b.ul, b.last
  4071e4:	mov	x0, x8
  4071e8:	b	407148 <clear@@Base+0x36e8>
  4071ec:	bl	403a20 <setlocale@plt+0x1d60>
  4071f0:	bl	403a20 <setlocale@plt+0x1d60>
  4071f4:	strb	wzr, [x28, #1848]
  4071f8:	bl	403a20 <setlocale@plt+0x1d60>
  4071fc:	b	406c8c <clear@@Base+0x322c>
  407200:	sub	sp, sp, #0x30
  407204:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  407208:	add	x9, x9, #0xf00
  40720c:	ldrb	w8, [x9]
  407210:	stp	x20, x19, [sp, #32]
  407214:	mov	x19, x0
  407218:	mov	x20, xzr
  40721c:	sub	w10, w8, #0x30
  407220:	cmp	w10, #0x9
  407224:	stp	x29, x30, [sp, #16]
  407228:	add	x29, sp, #0x10
  40722c:	str	x9, [sp, #8]
  407230:	b.hi	407264 <clear@@Base+0x3804>  // b.pmore
  407234:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  407238:	add	x9, x9, #0xf01
  40723c:	mov	w10, #0xa                   	// #10
  407240:	mul	x11, x20, x10
  407244:	str	x9, [sp, #8]
  407248:	add	x11, x11, w8, uxtb
  40724c:	ldrb	w8, [x9], #1
  407250:	sub	x20, x11, #0x30
  407254:	sub	w12, w8, #0x30
  407258:	cmp	w12, #0xa
  40725c:	b.cc	407240 <clear@@Base+0x37e0>  // b.lo, b.ul, b.last
  407260:	sub	x9, x9, #0x1
  407264:	str	xzr, [x19]
  407268:	ldrb	w8, [x9], #1
  40726c:	cmp	w8, #0x2e
  407270:	str	x9, [sp, #8]
  407274:	b.ne	40728c <clear@@Base+0x382c>  // b.any
  407278:	add	x0, sp, #0x8
  40727c:	add	x2, sp, #0x4
  407280:	mov	x1, xzr
  407284:	bl	413688 <clear@@Base+0xfc28>
  407288:	str	x0, [x19]
  40728c:	mov	x0, x20
  407290:	ldp	x20, x19, [sp, #32]
  407294:	ldp	x29, x30, [sp, #16]
  407298:	add	sp, sp, #0x30
  40729c:	ret
  4072a0:	adrp	x0, 432000 <winch@@Base+0x1a2ac>
  4072a4:	add	x0, x0, #0xf00
  4072a8:	ret
  4072ac:	adrp	x8, 433000 <PC+0x800>
  4072b0:	ldr	x8, [x8, #1824]
  4072b4:	cbz	x8, 4072c8 <clear@@Base+0x3868>
  4072b8:	ldr	x8, [x8, #16]
  4072bc:	ldr	x8, [x8, #8]
  4072c0:	ldr	x0, [x8, #24]
  4072c4:	ret
  4072c8:	mov	x0, xzr
  4072cc:	ret
  4072d0:	adrp	x0, 407000 <clear@@Base+0x35a0>
  4072d4:	add	x0, x0, #0x528
  4072d8:	mov	x1, xzr
  4072dc:	mov	w2, wzr
  4072e0:	mov	w3, wzr
  4072e4:	b	4072e8 <clear@@Base+0x3888>
  4072e8:	stp	x29, x30, [sp, #-96]!
  4072ec:	stp	x28, x27, [sp, #16]
  4072f0:	stp	x26, x25, [sp, #32]
  4072f4:	stp	x24, x23, [sp, #48]
  4072f8:	stp	x22, x21, [sp, #64]
  4072fc:	stp	x20, x19, [sp, #80]
  407300:	mov	x29, sp
  407304:	sub	sp, sp, #0x820
  407308:	mov	x20, x1
  40730c:	mov	x19, x0
  407310:	stp	w3, w2, [x29, #-16]
  407314:	bl	407700 <clear@@Base+0x3ca0>
  407318:	cbz	x0, 4073a8 <clear@@Base+0x3948>
  40731c:	adrp	x1, 419000 <winch@@Base+0x12ac>
  407320:	add	x1, x1, #0x166
  407324:	mov	x22, x0
  407328:	bl	401980 <fopen@plt>
  40732c:	mov	x21, x0
  407330:	mov	x0, x22
  407334:	bl	401b20 <free@plt>
  407338:	cbz	x21, 4073a8 <clear@@Base+0x3948>
  40733c:	add	x0, sp, #0x10
  407340:	mov	w1, #0x800                 	// #2048
  407344:	mov	x2, x21
  407348:	bl	4018a0 <fgets_unlocked@plt>
  40734c:	cbz	x0, 4073a0 <clear@@Base+0x3940>
  407350:	mov	x8, #0x6c2e                	// #27694
  407354:	ldp	x9, x10, [sp, #16]
  407358:	mov	x11, #0x7473                	// #29811
  40735c:	movk	x8, #0x7365, lsl #16
  407360:	movk	x11, #0x726f, lsl #16
  407364:	ldur	x12, [sp, #27]
  407368:	mov	x13, #0x7972                	// #31090
  40736c:	movk	x8, #0x2d73, lsl #32
  407370:	movk	x11, #0x2d79, lsl #32
  407374:	movk	x13, #0x662d, lsl #16
  407378:	movk	x8, #0x6968, lsl #48
  40737c:	movk	x11, #0x6966, lsl #48
  407380:	movk	x13, #0x6c69, lsl #32
  407384:	movk	x13, #0x3a65, lsl #48
  407388:	eor	x8, x9, x8
  40738c:	eor	x9, x10, x11
  407390:	eor	x10, x12, x13
  407394:	orr	x8, x8, x9
  407398:	orr	x8, x8, x10
  40739c:	cbz	x8, 4073d8 <clear@@Base+0x3978>
  4073a0:	mov	x0, x21
  4073a4:	bl	401940 <fclose@plt>
  4073a8:	mov	x0, x20
  4073ac:	mov	x1, xzr
  4073b0:	mov	x2, xzr
  4073b4:	blr	x19
  4073b8:	add	sp, sp, #0x820
  4073bc:	ldp	x20, x19, [sp, #80]
  4073c0:	ldp	x22, x21, [sp, #64]
  4073c4:	ldp	x24, x23, [sp, #48]
  4073c8:	ldp	x26, x25, [sp, #32]
  4073cc:	ldp	x28, x27, [sp, #16]
  4073d0:	ldp	x29, x30, [sp], #96
  4073d4:	ret
  4073d8:	add	x0, sp, #0x10
  4073dc:	mov	w1, #0x800                 	// #2048
  4073e0:	mov	x2, x21
  4073e4:	add	x22, sp, #0x10
  4073e8:	bl	4018a0 <fgets_unlocked@plt>
  4073ec:	cbz	x0, 4073a0 <clear@@Base+0x3940>
  4073f0:	mov	x26, #0x732e                	// #29486
  4073f4:	movk	x26, #0x6165, lsl #16
  4073f8:	orr	x8, x22, #0x1
  4073fc:	movk	x26, #0x6372, lsl #32
  407400:	mov	w27, #0x732e                	// #29486
  407404:	mov	w28, #0x6c65                	// #27749
  407408:	mov	w22, #0x6d2e                	// #27950
  40740c:	mov	x24, xzr
  407410:	mov	x23, xzr
  407414:	movk	x26, #0x68, lsl #48
  407418:	movk	w27, #0x6568, lsl #16
  40741c:	movk	w28, #0x6c, lsl #16
  407420:	movk	w22, #0x7261, lsl #16
  407424:	mov	w25, #0x6b                  	// #107
  407428:	str	x8, [sp, #8]
  40742c:	b	407450 <clear@@Base+0x39f0>
  407430:	adrp	x23, 431000 <winch@@Base+0x192ac>
  407434:	sub	x24, x29, #0xc
  407438:	add	x23, x23, #0x460
  40743c:	add	x0, sp, #0x10
  407440:	mov	w1, #0x800                 	// #2048
  407444:	mov	x2, x21
  407448:	bl	4018a0 <fgets_unlocked@plt>
  40744c:	cbz	x0, 4073a0 <clear@@Base+0x3940>
  407450:	add	x8, sp, #0x10
  407454:	ldrb	w9, [x8]
  407458:	cbz	w9, 407480 <clear@@Base+0x3a20>
  40745c:	cmp	w9, #0xd
  407460:	b.eq	40747c <clear@@Base+0x3a1c>  // b.none
  407464:	cmp	w9, #0xa
  407468:	b.eq	40747c <clear@@Base+0x3a1c>  // b.none
  40746c:	add	x8, x8, #0x1
  407470:	ldrb	w9, [x8]
  407474:	cbnz	w9, 40745c <clear@@Base+0x39fc>
  407478:	b	407480 <clear@@Base+0x3a20>
  40747c:	strb	wzr, [x8]
  407480:	ldr	x8, [sp, #16]
  407484:	cmp	x8, x26
  407488:	b.eq	407430 <clear@@Base+0x39d0>  // b.none
  40748c:	ldr	w8, [sp, #16]
  407490:	ldur	w9, [sp, #19]
  407494:	eor	w8, w8, w27
  407498:	eor	w9, w9, w28
  40749c:	orr	w8, w8, w9
  4074a0:	cbz	w8, 4074ec <clear@@Base+0x3a8c>
  4074a4:	ldr	w8, [sp, #16]
  4074a8:	ldrh	w9, [sp, #20]
  4074ac:	eor	w8, w8, w22
  4074b0:	eor	w9, w9, w25
  4074b4:	orr	w8, w8, w9
  4074b8:	cbz	w8, 4074fc <clear@@Base+0x3a9c>
  4074bc:	ldrb	w8, [sp, #16]
  4074c0:	cmp	w8, #0x6d
  4074c4:	b.eq	407504 <clear@@Base+0x3aa4>  // b.none
  4074c8:	cmp	w8, #0x22
  4074cc:	b.ne	40743c <clear@@Base+0x39dc>  // b.any
  4074d0:	cbz	x23, 40743c <clear@@Base+0x39dc>
  4074d4:	cbz	x24, 407514 <clear@@Base+0x3ab4>
  4074d8:	ldr	w8, [x24]
  4074dc:	subs	w8, w8, #0x1
  4074e0:	b.lt	407514 <clear@@Base+0x3ab4>  // b.tstop
  4074e4:	str	w8, [x24]
  4074e8:	b	40743c <clear@@Base+0x39dc>
  4074ec:	adrp	x23, 431000 <winch@@Base+0x192ac>
  4074f0:	sub	x24, x29, #0x10
  4074f4:	add	x23, x23, #0x4c0
  4074f8:	b	40743c <clear@@Base+0x39dc>
  4074fc:	mov	x23, xzr
  407500:	b	40743c <clear@@Base+0x39dc>
  407504:	add	x2, sp, #0x10
  407508:	mov	x0, x20
  40750c:	mov	x1, xzr
  407510:	b	407520 <clear@@Base+0x3ac0>
  407514:	ldr	x2, [sp, #8]
  407518:	mov	x0, x20
  40751c:	mov	x1, x23
  407520:	blr	x19
  407524:	b	40743c <clear@@Base+0x39dc>
  407528:	cbz	x1, 40753c <clear@@Base+0x3adc>
  40752c:	mov	x0, x1
  407530:	mov	x1, x2
  407534:	mov	w2, wzr
  407538:	b	406284 <clear@@Base+0x2824>
  40753c:	cbz	x2, 407548 <clear@@Base+0x3ae8>
  407540:	mov	x0, x2
  407544:	b	411c3c <clear@@Base+0xe1dc>
  407548:	ret
  40754c:	sub	sp, sp, #0xc0
  407550:	adrp	x8, 431000 <winch@@Base+0x192ac>
  407554:	adrp	x9, 431000 <winch@@Base+0x192ac>
  407558:	ldr	w8, [x8, #1152]
  40755c:	ldr	w9, [x9, #1248]
  407560:	adrp	x10, 435000 <PC+0x2800>
  407564:	ldr	w10, [x10, #2568]
  407568:	stp	x29, x30, [sp, #128]
  40756c:	orr	w8, w9, w8
  407570:	str	x23, [sp, #144]
  407574:	orr	w8, w8, w10
  407578:	stp	x22, x21, [sp, #160]
  40757c:	stp	x20, x19, [sp, #176]
  407580:	add	x29, sp, #0x80
  407584:	cbz	w8, 4076e8 <clear@@Base+0x3c88>
  407588:	bl	407700 <clear@@Base+0x3ca0>
  40758c:	cbz	x0, 4076e8 <clear@@Base+0x3c88>
  407590:	mov	x19, x0
  407594:	bl	401830 <strlen@plt>
  407598:	add	w1, w0, #0x1
  40759c:	mov	w0, #0x1                   	// #1
  4075a0:	bl	402238 <setlocale@plt+0x578>
  4075a4:	mov	x1, x19
  4075a8:	mov	x20, x0
  4075ac:	bl	401b50 <strcpy@plt>
  4075b0:	bl	401830 <strlen@plt>
  4075b4:	add	x8, x0, x20
  4075b8:	ldurb	w9, [x8, #-1]
  4075bc:	mov	w10, #0x51                  	// #81
  4075c0:	adrp	x1, 419000 <winch@@Base+0x12ac>
  4075c4:	add	x1, x1, #0x13d
  4075c8:	cmp	w9, #0x51
  4075cc:	mov	w9, #0x5a                  	// #90
  4075d0:	csel	w9, w9, w10, eq  // eq = none
  4075d4:	mov	x0, x20
  4075d8:	sturb	w9, [x8, #-1]
  4075dc:	bl	401980 <fopen@plt>
  4075e0:	cbz	x0, 4076d8 <clear@@Base+0x3c78>
  4075e4:	mov	x21, x0
  4075e8:	bl	401920 <fileno@plt>
  4075ec:	mov	w1, w0
  4075f0:	mov	x2, sp
  4075f4:	mov	w0, wzr
  4075f8:	bl	401bb0 <__fxstat@plt>
  4075fc:	tbnz	w0, #31, 407620 <clear@@Base+0x3bc0>
  407600:	ldr	w8, [sp, #16]
  407604:	and	w8, w8, #0xf000
  407608:	cmp	w8, #0x8, lsl #12
  40760c:	b.ne	407620 <clear@@Base+0x3bc0>  // b.any
  407610:	mov	x0, x21
  407614:	bl	401920 <fileno@plt>
  407618:	mov	w1, #0x180                 	// #384
  40761c:	bl	401a40 <fchmod@plt>
  407620:	adrp	x0, 419000 <winch@@Base+0x12ac>
  407624:	add	x0, x0, #0x640
  407628:	bl	40a918 <clear@@Base+0x6eb8>
  40762c:	cbz	x0, 407644 <clear@@Base+0x3be4>
  407630:	mov	w2, #0xa                   	// #10
  407634:	mov	x1, xzr
  407638:	bl	401b10 <strtol@plt>
  40763c:	cmp	w0, #0x0
  407640:	b.gt	407648 <clear@@Base+0x3be8>
  407644:	mov	w0, #0x64                  	// #100
  407648:	adrp	x8, 431000 <winch@@Base+0x192ac>
  40764c:	mvn	w22, w0
  407650:	add	x8, x8, #0x460
  407654:	ldr	x8, [x8]
  407658:	add	w22, w22, #0x1
  40765c:	ldr	x9, [x8, #24]
  407660:	cbnz	x9, 407654 <clear@@Base+0x3bf4>
  407664:	adrp	x8, 431000 <winch@@Base+0x192ac>
  407668:	mvn	w23, w0
  40766c:	add	x8, x8, #0x4c0
  407670:	ldr	x8, [x8]
  407674:	add	w23, w23, #0x1
  407678:	ldr	x9, [x8, #24]
  40767c:	cbnz	x9, 407670 <clear@@Base+0x3c10>
  407680:	adrp	x1, 41c000 <winch@@Base+0x42ac>
  407684:	adrp	x2, 419000 <winch@@Base+0x12ac>
  407688:	add	x1, x1, #0xfee
  40768c:	add	x2, x2, #0x64d
  407690:	mov	x0, x21
  407694:	bl	401c80 <fprintf@plt>
  407698:	adrp	x0, 407000 <clear@@Base+0x35a0>
  40769c:	add	x0, x0, #0x7d0
  4076a0:	mov	x1, sp
  4076a4:	mov	w2, w22
  4076a8:	mov	w3, w23
  4076ac:	stp	xzr, x21, [sp]
  4076b0:	bl	4072e8 <clear@@Base+0x3888>
  4076b4:	adrp	x1, 419000 <winch@@Base+0x12ac>
  4076b8:	add	x1, x1, #0x661
  4076bc:	mov	x0, x21
  4076c0:	bl	411b54 <clear@@Base+0xe0f4>
  4076c4:	mov	x0, x21
  4076c8:	bl	401940 <fclose@plt>
  4076cc:	mov	x0, x20
  4076d0:	mov	x1, x19
  4076d4:	bl	401b40 <rename@plt>
  4076d8:	mov	x0, x20
  4076dc:	bl	401b20 <free@plt>
  4076e0:	mov	x0, x19
  4076e4:	bl	401b20 <free@plt>
  4076e8:	ldp	x20, x19, [sp, #176]
  4076ec:	ldp	x22, x21, [sp, #160]
  4076f0:	ldr	x23, [sp, #144]
  4076f4:	ldp	x29, x30, [sp, #128]
  4076f8:	add	sp, sp, #0xc0
  4076fc:	ret
  407700:	stp	x29, x30, [sp, #-48]!
  407704:	adrp	x0, 419000 <winch@@Base+0x12ac>
  407708:	add	x0, x0, #0x686
  40770c:	str	x21, [sp, #16]
  407710:	stp	x20, x19, [sp, #32]
  407714:	mov	x29, sp
  407718:	bl	40a918 <clear@@Base+0x6eb8>
  40771c:	mov	x19, x0
  407720:	bl	40a994 <clear@@Base+0x6f34>
  407724:	cbz	w0, 40777c <clear@@Base+0x3d1c>
  407728:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40772c:	add	x0, x0, #0x69d
  407730:	bl	40a918 <clear@@Base+0x6eb8>
  407734:	mov	x19, x0
  407738:	bl	40a994 <clear@@Base+0x6f34>
  40773c:	cbnz	w0, 4077b8 <clear@@Base+0x3d58>
  407740:	mov	x0, x19
  407744:	bl	401830 <strlen@plt>
  407748:	add	w21, w0, #0xa
  40774c:	mov	w1, #0x1                   	// #1
  407750:	mov	w0, w21
  407754:	bl	402238 <setlocale@plt+0x578>
  407758:	adrp	x2, 419000 <winch@@Base+0x12ac>
  40775c:	adrp	x4, 419000 <winch@@Base+0x12ac>
  407760:	sxtw	x1, w21
  407764:	add	x2, x2, #0x6a2
  407768:	add	x4, x4, #0x6a8
  40776c:	mov	x3, x19
  407770:	mov	x20, x0
  407774:	bl	401900 <snprintf@plt>
  407778:	b	4077bc <clear@@Base+0x3d5c>
  40777c:	adrp	x1, 418000 <winch@@Base+0x2ac>
  407780:	add	x1, x1, #0xd66
  407784:	mov	x0, x19
  407788:	bl	401af0 <strcmp@plt>
  40778c:	cbz	w0, 4077b8 <clear@@Base+0x3d58>
  407790:	adrp	x1, 419000 <winch@@Base+0x12ac>
  407794:	add	x1, x1, #0x693
  407798:	mov	x0, x19
  40779c:	bl	401af0 <strcmp@plt>
  4077a0:	cbz	w0, 4077b8 <clear@@Base+0x3d58>
  4077a4:	mov	x0, x19
  4077a8:	ldp	x20, x19, [sp, #32]
  4077ac:	ldr	x21, [sp, #16]
  4077b0:	ldp	x29, x30, [sp], #48
  4077b4:	b	402170 <setlocale@plt+0x4b0>
  4077b8:	mov	x20, xzr
  4077bc:	mov	x0, x20
  4077c0:	ldp	x20, x19, [sp, #32]
  4077c4:	ldr	x21, [sp, #16]
  4077c8:	ldp	x29, x30, [sp], #48
  4077cc:	ret
  4077d0:	stp	x29, x30, [sp, #-80]!
  4077d4:	stp	x22, x21, [sp, #48]
  4077d8:	stp	x20, x19, [sp, #64]
  4077dc:	mov	x20, x2
  4077e0:	mov	x21, x1
  4077e4:	mov	x19, x0
  4077e8:	str	x25, [sp, #16]
  4077ec:	stp	x24, x23, [sp, #32]
  4077f0:	mov	x29, sp
  4077f4:	cbz	x1, 4078a8 <clear@@Base+0x3e48>
  4077f8:	ldr	x8, [x19]
  4077fc:	cmp	x8, x21
  407800:	b.eq	4078a8 <clear@@Base+0x3e48>  // b.none
  407804:	cbz	x8, 407858 <clear@@Base+0x3df8>
  407808:	ldr	x24, [x8]
  40780c:	ldr	x2, [x24, #24]
  407810:	add	x25, x24, #0x20
  407814:	cbz	x2, 407854 <clear@@Base+0x3df4>
  407818:	ldr	x22, [x19, #8]
  40781c:	adrp	x23, 419000 <winch@@Base+0x12ac>
  407820:	add	x23, x23, #0x6b1
  407824:	b	407838 <clear@@Base+0x3dd8>
  407828:	ldr	x24, [x24]
  40782c:	ldr	x2, [x24, #24]
  407830:	add	x25, x24, #0x20
  407834:	cbz	x2, 407854 <clear@@Base+0x3df4>
  407838:	ldr	w8, [x24, #32]
  40783c:	cbz	w8, 407828 <clear@@Base+0x3dc8>
  407840:	mov	x0, x22
  407844:	mov	x1, x23
  407848:	bl	401c80 <fprintf@plt>
  40784c:	str	wzr, [x25]
  407850:	b	407828 <clear@@Base+0x3dc8>
  407854:	str	wzr, [x25]
  407858:	ldr	x0, [x19, #8]
  40785c:	adrp	x8, 431000 <winch@@Base+0x192ac>
  407860:	add	x8, x8, #0x460
  407864:	cmp	x21, x8
  407868:	str	x21, [x19]
  40786c:	b.eq	407894 <clear@@Base+0x3e34>  // b.none
  407870:	adrp	x8, 431000 <winch@@Base+0x192ac>
  407874:	add	x8, x8, #0x4c0
  407878:	cmp	x21, x8
  40787c:	b.ne	4078a8 <clear@@Base+0x3e48>  // b.any
  407880:	adrp	x1, 41c000 <winch@@Base+0x42ac>
  407884:	adrp	x2, 419000 <winch@@Base+0x12ac>
  407888:	add	x1, x1, #0xfee
  40788c:	add	x2, x2, #0x67f
  407890:	b	4078a4 <clear@@Base+0x3e44>
  407894:	adrp	x1, 41c000 <winch@@Base+0x42ac>
  407898:	adrp	x2, 419000 <winch@@Base+0x12ac>
  40789c:	add	x1, x1, #0xfee
  4078a0:	add	x2, x2, #0x677
  4078a4:	bl	401c80 <fprintf@plt>
  4078a8:	cbz	x20, 4078d8 <clear@@Base+0x3e78>
  4078ac:	cbz	x21, 4079c8 <clear@@Base+0x3f68>
  4078b0:	ldr	x0, [x19, #8]
  4078b4:	mov	x2, x20
  4078b8:	ldp	x20, x19, [sp, #64]
  4078bc:	ldp	x22, x21, [sp, #48]
  4078c0:	ldp	x24, x23, [sp, #32]
  4078c4:	ldr	x25, [sp, #16]
  4078c8:	adrp	x1, 419000 <winch@@Base+0x12ac>
  4078cc:	add	x1, x1, #0x6b1
  4078d0:	ldp	x29, x30, [sp], #80
  4078d4:	b	401c80 <fprintf@plt>
  4078d8:	adrp	x8, 431000 <winch@@Base+0x192ac>
  4078dc:	ldr	w8, [x8, #1152]
  4078e0:	cbz	w8, 407950 <clear@@Base+0x3ef0>
  4078e4:	ldr	x0, [x19, #8]
  4078e8:	adrp	x1, 41c000 <winch@@Base+0x42ac>
  4078ec:	adrp	x2, 419000 <winch@@Base+0x12ac>
  4078f0:	add	x1, x1, #0xfee
  4078f4:	add	x2, x2, #0x677
  4078f8:	bl	401c80 <fprintf@plt>
  4078fc:	adrp	x8, 431000 <winch@@Base+0x192ac>
  407900:	ldr	x22, [x8, #1120]
  407904:	ldr	x2, [x22, #24]
  407908:	add	x23, x22, #0x20
  40790c:	cbz	x2, 40794c <clear@@Base+0x3eec>
  407910:	ldr	x20, [x19, #8]
  407914:	adrp	x21, 419000 <winch@@Base+0x12ac>
  407918:	add	x21, x21, #0x6b1
  40791c:	b	407930 <clear@@Base+0x3ed0>
  407920:	ldr	x22, [x22]
  407924:	ldr	x2, [x22, #24]
  407928:	add	x23, x22, #0x20
  40792c:	cbz	x2, 40794c <clear@@Base+0x3eec>
  407930:	ldr	w8, [x22, #32]
  407934:	cbz	w8, 407920 <clear@@Base+0x3ec0>
  407938:	mov	x0, x20
  40793c:	mov	x1, x21
  407940:	bl	401c80 <fprintf@plt>
  407944:	str	wzr, [x23]
  407948:	b	407920 <clear@@Base+0x3ec0>
  40794c:	str	wzr, [x23]
  407950:	adrp	x8, 431000 <winch@@Base+0x192ac>
  407954:	ldr	w8, [x8, #1248]
  407958:	cbz	w8, 4079c8 <clear@@Base+0x3f68>
  40795c:	ldr	x0, [x19, #8]
  407960:	adrp	x1, 41c000 <winch@@Base+0x42ac>
  407964:	adrp	x2, 419000 <winch@@Base+0x12ac>
  407968:	add	x1, x1, #0xfee
  40796c:	add	x2, x2, #0x67f
  407970:	bl	401c80 <fprintf@plt>
  407974:	adrp	x8, 431000 <winch@@Base+0x192ac>
  407978:	ldr	x21, [x8, #1216]
  40797c:	ldr	x2, [x21, #24]
  407980:	add	x22, x21, #0x20
  407984:	cbz	x2, 4079c4 <clear@@Base+0x3f64>
  407988:	ldr	x19, [x19, #8]
  40798c:	adrp	x20, 419000 <winch@@Base+0x12ac>
  407990:	add	x20, x20, #0x6b1
  407994:	b	4079a8 <clear@@Base+0x3f48>
  407998:	ldr	x21, [x21]
  40799c:	ldr	x2, [x21, #24]
  4079a0:	add	x22, x21, #0x20
  4079a4:	cbz	x2, 4079c4 <clear@@Base+0x3f64>
  4079a8:	ldr	w8, [x21, #32]
  4079ac:	cbz	w8, 407998 <clear@@Base+0x3f38>
  4079b0:	mov	x0, x19
  4079b4:	mov	x1, x20
  4079b8:	bl	401c80 <fprintf@plt>
  4079bc:	str	wzr, [x22]
  4079c0:	b	407998 <clear@@Base+0x3f38>
  4079c4:	str	wzr, [x22]
  4079c8:	ldp	x20, x19, [sp, #64]
  4079cc:	ldp	x22, x21, [sp, #48]
  4079d0:	ldp	x24, x23, [sp, #32]
  4079d4:	ldr	x25, [sp, #16]
  4079d8:	ldp	x29, x30, [sp], #80
  4079dc:	ret
  4079e0:	sub	sp, sp, #0x50
  4079e4:	stp	x29, x30, [sp, #16]
  4079e8:	str	x23, [sp, #32]
  4079ec:	stp	x22, x21, [sp, #48]
  4079f0:	stp	x20, x19, [sp, #64]
  4079f4:	add	x29, sp, #0x10
  4079f8:	mov	x19, x0
  4079fc:	bl	403a7c <clear@@Base+0x1c>
  407a00:	adrp	x21, 433000 <PC+0x800>
  407a04:	ldr	x20, [x21, #1792]
  407a08:	ldrb	w8, [x20]
  407a0c:	cbz	w8, 407af0 <clear@@Base+0x4090>
  407a10:	adrp	x22, 433000 <PC+0x800>
  407a14:	adrp	x23, 437000 <PC+0x4800>
  407a18:	mov	x0, x20
  407a1c:	str	x20, [x29, #24]
  407a20:	bl	401830 <strlen@plt>
  407a24:	add	x2, x20, x0
  407a28:	add	x0, x29, #0x18
  407a2c:	mov	w1, #0x1                   	// #1
  407a30:	bl	405c4c <clear@@Base+0x21ec>
  407a34:	ldr	w8, [x29, #24]
  407a38:	mov	x1, x0
  407a3c:	sub	x3, x29, #0x4
  407a40:	mov	x0, x20
  407a44:	sub	w2, w8, w20
  407a48:	mov	x4, xzr
  407a4c:	bl	407c64 <clear@@Base+0x4204>
  407a50:	ldr	w8, [x22, #1800]
  407a54:	ldur	w9, [x29, #-4]
  407a58:	ldr	w10, [x23, #340]
  407a5c:	add	w8, w9, w8
  407a60:	cmp	w8, w10
  407a64:	b.ge	407ae4 <clear@@Base+0x4084>  // b.tcont
  407a68:	ldr	x8, [x29, #24]
  407a6c:	str	x8, [x21, #1792]
  407a70:	bl	413f4c <clear@@Base+0x104ec>
  407a74:	ldur	w8, [x29, #-4]
  407a78:	ldr	w9, [x22, #1800]
  407a7c:	ldr	x20, [x21, #1792]
  407a80:	add	w8, w9, w8
  407a84:	str	w8, [x22, #1800]
  407a88:	ldrb	w8, [x20]
  407a8c:	cbnz	w8, 407a18 <clear@@Base+0x3fb8>
  407a90:	b	407af0 <clear@@Base+0x4090>
  407a94:	mov	x0, x20
  407a98:	str	x20, [x29, #24]
  407a9c:	bl	401830 <strlen@plt>
  407aa0:	add	x2, x20, x0
  407aa4:	add	x0, x29, #0x18
  407aa8:	mov	w1, #0x1                   	// #1
  407aac:	bl	405c4c <clear@@Base+0x21ec>
  407ab0:	ldr	w8, [x29, #24]
  407ab4:	mov	x1, x0
  407ab8:	sub	x3, x29, #0x4
  407abc:	mov	x0, x20
  407ac0:	sub	w2, w8, w20
  407ac4:	mov	x4, xzr
  407ac8:	bl	407c64 <clear@@Base+0x4204>
  407acc:	ldur	w8, [x29, #-4]
  407ad0:	cmp	w8, #0x0
  407ad4:	b.gt	407b20 <clear@@Base+0x40c0>
  407ad8:	ldr	x8, [x29, #24]
  407adc:	str	x8, [x21, #1792]
  407ae0:	bl	413f4c <clear@@Base+0x104ec>
  407ae4:	ldr	x20, [x21, #1792]
  407ae8:	ldrb	w8, [x20]
  407aec:	cbnz	w8, 407a94 <clear@@Base+0x4034>
  407af0:	cmp	x20, x19
  407af4:	b.ls	407b08 <clear@@Base+0x40a8>  // b.plast
  407af8:	bl	407d44 <clear@@Base+0x42e4>
  407afc:	ldr	x8, [x21, #1792]
  407b00:	cmp	x8, x19
  407b04:	b.hi	407af8 <clear@@Base+0x4098>  // b.pmore
  407b08:	ldp	x20, x19, [sp, #64]
  407b0c:	ldp	x22, x21, [sp, #48]
  407b10:	ldr	x23, [sp, #32]
  407b14:	ldp	x29, x30, [sp, #16]
  407b18:	add	sp, sp, #0x50
  407b1c:	ret
  407b20:	ldr	x20, [x21, #1792]
  407b24:	cmp	x20, x19
  407b28:	b.hi	407af8 <clear@@Base+0x4098>  // b.pmore
  407b2c:	b	407b08 <clear@@Base+0x40a8>
  407b30:	sub	sp, sp, #0x40
  407b34:	stp	x20, x19, [sp, #48]
  407b38:	adrp	x20, 433000 <PC+0x800>
  407b3c:	ldr	x19, [x20, #1792]
  407b40:	stp	x29, x30, [sp, #16]
  407b44:	str	x21, [sp, #32]
  407b48:	add	x29, sp, #0x10
  407b4c:	ldrb	w8, [x19]
  407b50:	cbz	w8, 407c50 <clear@@Base+0x41f0>
  407b54:	mov	x0, x19
  407b58:	str	x19, [x29, #24]
  407b5c:	bl	401830 <strlen@plt>
  407b60:	add	x2, x19, x0
  407b64:	add	x0, x29, #0x18
  407b68:	mov	w1, #0x1                   	// #1
  407b6c:	bl	405c4c <clear@@Base+0x21ec>
  407b70:	ldr	w8, [x29, #24]
  407b74:	mov	x1, x0
  407b78:	sub	x3, x29, #0x4
  407b7c:	mov	x0, x19
  407b80:	sub	w2, w8, w19
  407b84:	mov	x4, xzr
  407b88:	bl	407c64 <clear@@Base+0x4204>
  407b8c:	adrp	x21, 433000 <PC+0x800>
  407b90:	ldur	w8, [x29, #-4]
  407b94:	ldr	w10, [x21, #1800]
  407b98:	adrp	x9, 437000 <PC+0x4800>
  407b9c:	ldr	w9, [x9, #340]
  407ba0:	mov	x19, x0
  407ba4:	add	w8, w8, w10
  407ba8:	cmp	w8, w9
  407bac:	b.ge	407bc8 <clear@@Base+0x4168>  // b.tcont
  407bb0:	sub	w9, w9, #0x1
  407bb4:	cmp	w8, w9
  407bb8:	b.ne	407bcc <clear@@Base+0x416c>  // b.any
  407bbc:	ldr	x8, [x20, #1792]
  407bc0:	ldrb	w8, [x8, #1]
  407bc4:	cbz	w8, 407bcc <clear@@Base+0x416c>
  407bc8:	bl	407fc8 <clear@@Base+0x4568>
  407bcc:	ldr	x8, [x29, #24]
  407bd0:	ldur	w9, [x29, #-4]
  407bd4:	ldr	w10, [x21, #1800]
  407bd8:	mov	x0, x19
  407bdc:	str	x8, [x20, #1792]
  407be0:	add	w8, w10, w9
  407be4:	str	w8, [x21, #1800]
  407be8:	bl	413f4c <clear@@Base+0x104ec>
  407bec:	ldr	x8, [x20, #1792]
  407bf0:	ldrb	w8, [x8]
  407bf4:	cbz	w8, 407c50 <clear@@Base+0x41f0>
  407bf8:	ldr	x19, [x29, #24]
  407bfc:	mov	x0, x19
  407c00:	bl	401830 <strlen@plt>
  407c04:	add	x2, x19, x0
  407c08:	add	x0, x29, #0x18
  407c0c:	mov	w1, #0x1                   	// #1
  407c10:	bl	405c4c <clear@@Base+0x21ec>
  407c14:	ldr	w8, [x29, #24]
  407c18:	mov	x1, x0
  407c1c:	sub	x3, x29, #0x4
  407c20:	mov	x0, x19
  407c24:	sub	w2, w8, w19
  407c28:	mov	x4, xzr
  407c2c:	bl	407c64 <clear@@Base+0x4204>
  407c30:	ldur	w8, [x29, #-4]
  407c34:	cmp	w8, #0x0
  407c38:	b.gt	407c50 <clear@@Base+0x41f0>
  407c3c:	bl	413f4c <clear@@Base+0x104ec>
  407c40:	ldr	x19, [x29, #24]
  407c44:	str	x19, [x20, #1792]
  407c48:	ldrb	w8, [x19]
  407c4c:	cbnz	w8, 407bfc <clear@@Base+0x419c>
  407c50:	ldp	x20, x19, [sp, #48]
  407c54:	ldr	x21, [sp, #32]
  407c58:	ldp	x29, x30, [sp, #16]
  407c5c:	add	sp, sp, #0x40
  407c60:	ret
  407c64:	sub	sp, sp, #0x40
  407c68:	stp	x22, x21, [sp, #32]
  407c6c:	stp	x20, x19, [sp, #48]
  407c70:	mov	x19, x4
  407c74:	mov	x20, x3
  407c78:	mov	x22, x1
  407c7c:	cmp	w2, #0x1
  407c80:	stp	x29, x30, [sp, #16]
  407c84:	add	x29, sp, #0x10
  407c88:	str	x0, [sp, #8]
  407c8c:	b.ne	407cc8 <clear@@Base+0x4268>  // b.any
  407c90:	sxtw	x0, w22
  407c94:	bl	4055c0 <clear@@Base+0x1b60>
  407c98:	mov	x21, x0
  407c9c:	bl	401830 <strlen@plt>
  407ca0:	cbz	x20, 407ca8 <clear@@Base+0x4248>
  407ca4:	str	w0, [x20]
  407ca8:	cbz	x19, 407cb0 <clear@@Base+0x4250>
  407cac:	str	w0, [x19]
  407cb0:	mov	x0, x21
  407cb4:	ldp	x20, x19, [sp, #48]
  407cb8:	ldp	x22, x21, [sp, #32]
  407cbc:	ldp	x29, x30, [sp, #16]
  407cc0:	add	sp, sp, #0x40
  407cc4:	ret
  407cc8:	mov	x0, x22
  407ccc:	bl	40567c <clear@@Base+0x1c1c>
  407cd0:	mov	x21, x0
  407cd4:	mov	x0, x22
  407cd8:	bl	405d78 <clear@@Base+0x2318>
  407cdc:	cbz	w0, 407cec <clear@@Base+0x428c>
  407ce0:	mov	w0, wzr
  407ce4:	cbnz	x20, 407ca4 <clear@@Base+0x4244>
  407ce8:	b	407ca8 <clear@@Base+0x4248>
  407cec:	mov	x0, x22
  407cf0:	bl	40549c <clear@@Base+0x1a3c>
  407cf4:	cbz	w0, 407d08 <clear@@Base+0x42a8>
  407cf8:	mov	x0, x21
  407cfc:	bl	401830 <strlen@plt>
  407d00:	cbnz	x20, 407ca4 <clear@@Base+0x4244>
  407d04:	b	407ca8 <clear@@Base+0x4248>
  407d08:	adrp	x2, 432000 <winch@@Base+0x1a2ac>
  407d0c:	add	x2, x2, #0xf00
  407d10:	add	x0, sp, #0x8
  407d14:	mov	w1, #0xffffffff            	// #-1
  407d18:	bl	405c4c <clear@@Base+0x21ec>
  407d1c:	mov	x1, x22
  407d20:	bl	405f08 <clear@@Base+0x24a8>
  407d24:	cbnz	w0, 407ce0 <clear@@Base+0x4280>
  407d28:	mov	x0, x22
  407d2c:	bl	405e84 <clear@@Base+0x2424>
  407d30:	cmp	w0, #0x0
  407d34:	mov	w8, #0x1                   	// #1
  407d38:	cinc	w0, w8, ne  // ne = any
  407d3c:	cbnz	x20, 407ca4 <clear@@Base+0x4244>
  407d40:	b	407ca8 <clear@@Base+0x4248>
  407d44:	sub	sp, sp, #0x70
  407d48:	stp	x20, x19, [sp, #96]
  407d4c:	adrp	x20, 433000 <PC+0x800>
  407d50:	stp	x22, x21, [sp, #80]
  407d54:	ldr	x22, [x20, #1792]
  407d58:	adrp	x19, 432000 <winch@@Base+0x1a2ac>
  407d5c:	add	x19, x19, #0xf00
  407d60:	stp	x29, x30, [sp, #32]
  407d64:	cmp	x22, x19
  407d68:	stp	x26, x25, [sp, #48]
  407d6c:	stp	x24, x23, [sp, #64]
  407d70:	add	x29, sp, #0x20
  407d74:	str	xzr, [sp]
  407d78:	b.ls	407ec8 <clear@@Base+0x4468>  // b.plast
  407d7c:	str	x22, [sp, #8]
  407d80:	add	x0, sp, #0x8
  407d84:	mov	w1, #0xffffffff            	// #-1
  407d88:	mov	x2, x19
  407d8c:	bl	405c4c <clear@@Base+0x21ec>
  407d90:	mov	x1, x0
  407d94:	ldr	x0, [sp, #8]
  407d98:	add	x3, sp, #0x4
  407d9c:	mov	x4, sp
  407da0:	sub	w2, w22, w0
  407da4:	bl	407c64 <clear@@Base+0x4204>
  407da8:	ldr	w8, [sp, #4]
  407dac:	ldr	x22, [sp, #8]
  407db0:	cmp	w8, #0x0
  407db4:	b.gt	407dc0 <clear@@Base+0x4360>
  407db8:	cmp	x22, x19
  407dbc:	b.hi	407d80 <clear@@Base+0x4320>  // b.pmore
  407dc0:	adrp	x23, 433000 <PC+0x800>
  407dc4:	adrp	x21, 433000 <PC+0x800>
  407dc8:	ldr	w10, [x23, #1816]
  407dcc:	ldr	w9, [x21, #1800]
  407dd0:	add	w11, w8, w10
  407dd4:	cmp	w9, w11
  407dd8:	b.ge	407e94 <clear@@Base+0x4434>  // b.tcont
  407ddc:	adrp	x22, 433000 <PC+0x800>
  407de0:	ldrsw	x8, [x22, #1804]
  407de4:	add	x24, x19, x8
  407de8:	cmp	w8, #0x1
  407dec:	stur	x24, [x29, #-8]
  407df0:	b.lt	407e68 <clear@@Base+0x4408>  // b.tstop
  407df4:	adrp	x25, 437000 <PC+0x4800>
  407df8:	ldr	w8, [x25, #340]
  407dfc:	sub	w8, w8, w10
  407e00:	cmp	w8, #0x2
  407e04:	b.lt	407e68 <clear@@Base+0x4408>  // b.tstop
  407e08:	mov	w26, wzr
  407e0c:	sub	x0, x29, #0x8
  407e10:	mov	w1, #0xffffffff            	// #-1
  407e14:	mov	x2, x19
  407e18:	bl	405c4c <clear@@Base+0x21ec>
  407e1c:	mov	x1, x0
  407e20:	ldur	x0, [x29, #-8]
  407e24:	sub	x3, x29, #0xc
  407e28:	mov	x4, xzr
  407e2c:	sub	w2, w24, w0
  407e30:	bl	407c64 <clear@@Base+0x4204>
  407e34:	ldr	w8, [x25, #340]
  407e38:	ldr	w9, [x23, #1816]
  407e3c:	ldur	x24, [x29, #-8]
  407e40:	sub	w8, w8, w9
  407e44:	cmp	w8, #0x0
  407e48:	cinc	w8, w8, lt  // lt = tstop
  407e4c:	cmp	x24, x19
  407e50:	b.ls	407e68 <clear@@Base+0x4408>  // b.plast
  407e54:	ldur	w9, [x29, #-12]
  407e58:	asr	w8, w8, #1
  407e5c:	add	w26, w9, w26
  407e60:	cmp	w26, w8
  407e64:	b.lt	407e0c <clear@@Base+0x43ac>  // b.tstop
  407e68:	ldr	x19, [x20, #1792]
  407e6c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  407e70:	add	x8, x8, #0xf00
  407e74:	sub	w8, w24, w8
  407e78:	str	w8, [x22, #1804]
  407e7c:	bl	407ee4 <clear@@Base+0x4484>
  407e80:	mov	x0, x19
  407e84:	bl	4079e0 <clear@@Base+0x3f80>
  407e88:	ldr	x22, [sp, #8]
  407e8c:	ldr	w8, [sp, #4]
  407e90:	ldr	w9, [x21, #1800]
  407e94:	ldr	w10, [sp]
  407e98:	sub	w8, w9, w8
  407e9c:	str	w8, [x21, #1800]
  407ea0:	str	x22, [x20, #1792]
  407ea4:	subs	w8, w10, #0x1
  407ea8:	str	w8, [sp]
  407eac:	b.lt	407ec8 <clear@@Base+0x4468>  // b.tstop
  407eb0:	bl	403dc8 <clear@@Base+0x368>
  407eb4:	ldr	w8, [sp]
  407eb8:	sub	w9, w8, #0x1
  407ebc:	cmp	w8, #0x0
  407ec0:	str	w9, [sp]
  407ec4:	b.gt	407eb0 <clear@@Base+0x4450>
  407ec8:	ldp	x20, x19, [sp, #96]
  407ecc:	ldp	x22, x21, [sp, #80]
  407ed0:	ldp	x24, x23, [sp, #64]
  407ed4:	ldp	x26, x25, [sp, #48]
  407ed8:	ldp	x29, x30, [sp, #32]
  407edc:	add	sp, sp, #0x70
  407ee0:	ret
  407ee4:	stp	x29, x30, [sp, #-64]!
  407ee8:	stp	x22, x21, [sp, #32]
  407eec:	adrp	x21, 433000 <PC+0x800>
  407ef0:	adrp	x22, 433000 <PC+0x800>
  407ef4:	ldr	w8, [x21, #1800]
  407ef8:	ldr	w9, [x22, #1816]
  407efc:	str	x23, [sp, #16]
  407f00:	stp	x20, x19, [sp, #48]
  407f04:	mov	x29, sp
  407f08:	cmp	w8, w9
  407f0c:	b.le	407f98 <clear@@Base+0x4538>
  407f10:	adrp	x19, 433000 <PC+0x800>
  407f14:	adrp	x20, 432000 <winch@@Base+0x1a2ac>
  407f18:	add	x19, x19, #0x700
  407f1c:	add	x20, x20, #0xf00
  407f20:	b	407f40 <clear@@Base+0x44e0>
  407f24:	ldr	w8, [x29, #28]
  407f28:	ldr	w9, [x21, #1800]
  407f2c:	ldr	w10, [x22, #1816]
  407f30:	sub	w8, w9, w8
  407f34:	cmp	w8, w10
  407f38:	str	w8, [x21, #1800]
  407f3c:	b.le	407f98 <clear@@Base+0x4538>
  407f40:	ldr	w23, [x19]
  407f44:	mov	w1, #0xffffffff            	// #-1
  407f48:	mov	x0, x19
  407f4c:	mov	x2, x20
  407f50:	bl	405c4c <clear@@Base+0x21ec>
  407f54:	mov	x1, x0
  407f58:	ldr	x0, [x19]
  407f5c:	add	x3, x29, #0x1c
  407f60:	add	x4, x29, #0x18
  407f64:	sub	w2, w23, w0
  407f68:	bl	407c64 <clear@@Base+0x4204>
  407f6c:	ldr	w8, [x29, #24]
  407f70:	subs	w8, w8, #0x1
  407f74:	str	w8, [x29, #24]
  407f78:	b.lt	407f24 <clear@@Base+0x44c4>  // b.tstop
  407f7c:	bl	403dc8 <clear@@Base+0x368>
  407f80:	ldr	w8, [x29, #24]
  407f84:	sub	w9, w8, #0x1
  407f88:	cmp	w8, #0x0
  407f8c:	str	w9, [x29, #24]
  407f90:	b.gt	407f7c <clear@@Base+0x451c>
  407f94:	b	407f24 <clear@@Base+0x44c4>
  407f98:	adrp	x8, 433000 <PC+0x800>
  407f9c:	ldrsw	x8, [x8, #1804]
  407fa0:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  407fa4:	ldp	x20, x19, [sp, #48]
  407fa8:	ldp	x22, x21, [sp, #32]
  407fac:	ldr	x23, [sp, #16]
  407fb0:	add	x9, x9, #0xf00
  407fb4:	add	x8, x9, x8
  407fb8:	adrp	x9, 433000 <PC+0x800>
  407fbc:	str	x8, [x9, #1792]
  407fc0:	ldp	x29, x30, [sp], #64
  407fc4:	ret
  407fc8:	sub	sp, sp, #0x50
  407fcc:	stp	x22, x21, [sp, #48]
  407fd0:	stp	x20, x19, [sp, #64]
  407fd4:	adrp	x21, 433000 <PC+0x800>
  407fd8:	adrp	x20, 437000 <PC+0x4800>
  407fdc:	adrp	x22, 433000 <PC+0x800>
  407fe0:	ldrsw	x8, [x21, #1804]
  407fe4:	ldr	w9, [x20, #340]
  407fe8:	ldr	w10, [x22, #1816]
  407fec:	adrp	x11, 432000 <winch@@Base+0x1a2ac>
  407ff0:	add	x11, x11, #0xf00
  407ff4:	add	x19, x11, x8
  407ff8:	sub	w8, w9, w10
  407ffc:	stp	x29, x30, [sp, #16]
  408000:	add	x29, sp, #0x10
  408004:	cmp	w8, #0x2
  408008:	str	x23, [sp, #32]
  40800c:	str	x19, [x29, #24]
  408010:	b.lt	4080cc <clear@@Base+0x466c>  // b.tstop
  408014:	mov	w23, wzr
  408018:	ldrb	w8, [x19]
  40801c:	cbz	w8, 4080cc <clear@@Base+0x466c>
  408020:	mov	x0, x19
  408024:	bl	401830 <strlen@plt>
  408028:	add	x2, x19, x0
  40802c:	add	x0, x29, #0x18
  408030:	mov	w1, #0x1                   	// #1
  408034:	bl	405c4c <clear@@Base+0x21ec>
  408038:	ldr	w8, [x29, #24]
  40803c:	mov	x1, x0
  408040:	mov	x3, sp
  408044:	mov	x0, x19
  408048:	sub	w2, w8, w19
  40804c:	mov	x4, xzr
  408050:	bl	407c64 <clear@@Base+0x4204>
  408054:	ldr	w8, [sp]
  408058:	ldr	w9, [x20, #340]
  40805c:	ldr	w10, [x22, #1816]
  408060:	ldr	x19, [x29, #24]
  408064:	add	w23, w8, w23
  408068:	sub	w8, w9, w10
  40806c:	cmp	w8, #0x0
  408070:	cinc	w8, w8, lt  // lt = tstop
  408074:	cmp	w23, w8, asr #1
  408078:	b.lt	408018 <clear@@Base+0x45b8>  // b.tstop
  40807c:	b	4080cc <clear@@Base+0x466c>
  408080:	mov	x0, x19
  408084:	str	x19, [sp]
  408088:	bl	401830 <strlen@plt>
  40808c:	add	x2, x19, x0
  408090:	mov	x0, sp
  408094:	mov	w1, #0x1                   	// #1
  408098:	bl	405c4c <clear@@Base+0x21ec>
  40809c:	ldr	w8, [sp]
  4080a0:	mov	x1, x0
  4080a4:	sub	x3, x29, #0x4
  4080a8:	mov	x0, x19
  4080ac:	sub	w2, w8, w19
  4080b0:	mov	x4, xzr
  4080b4:	bl	407c64 <clear@@Base+0x4204>
  4080b8:	ldur	w8, [x29, #-4]
  4080bc:	cmp	w8, #0x0
  4080c0:	b.gt	4080d8 <clear@@Base+0x4678>
  4080c4:	ldr	x19, [sp]
  4080c8:	str	x19, [x29, #24]
  4080cc:	ldrb	w8, [x19]
  4080d0:	cbnz	w8, 408080 <clear@@Base+0x4620>
  4080d4:	b	4080dc <clear@@Base+0x467c>
  4080d8:	ldr	x19, [x29, #24]
  4080dc:	adrp	x8, 433000 <PC+0x800>
  4080e0:	ldr	x20, [x8, #1792]
  4080e4:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4080e8:	add	x8, x8, #0xf00
  4080ec:	sub	w8, w19, w8
  4080f0:	str	w8, [x21, #1804]
  4080f4:	bl	407ee4 <clear@@Base+0x4484>
  4080f8:	mov	x0, x20
  4080fc:	bl	4079e0 <clear@@Base+0x3f80>
  408100:	ldp	x20, x19, [sp, #64]
  408104:	ldp	x22, x21, [sp, #48]
  408108:	ldr	x23, [sp, #32]
  40810c:	ldp	x29, x30, [sp, #16]
  408110:	add	sp, sp, #0x50
  408114:	ret
  408118:	adrp	x8, 433000 <PC+0x800>
  40811c:	ldr	w8, [x8, #1904]
  408120:	cmp	w8, #0x0
  408124:	cset	w9, ne  // ne = any
  408128:	cmp	w8, #0x16
  40812c:	cset	w8, ne  // ne = any
  408130:	and	w0, w9, w8
  408134:	ret
  408138:	sub	sp, sp, #0x20
  40813c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  408140:	adrp	x0, 419000 <winch@@Base+0x12ac>
  408144:	add	x8, x8, #0x7e8
  408148:	add	x0, x0, #0x89d
  40814c:	add	x1, sp, #0x8
  408150:	stp	x29, x30, [sp, #16]
  408154:	add	x29, sp, #0x10
  408158:	str	x8, [sp, #8]
  40815c:	bl	414260 <error@@Base>
  408160:	ldp	x29, x30, [sp, #16]
  408164:	add	sp, sp, #0x20
  408168:	ret
  40816c:	sub	sp, sp, #0xe0
  408170:	stp	x20, x19, [sp, #208]
  408174:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  408178:	adrp	x20, 433000 <PC+0x800>
  40817c:	stp	x22, x21, [sp, #192]
  408180:	ldr	x0, [x20, #1912]
  408184:	ldr	x21, [x8, #2112]
  408188:	stp	x29, x30, [sp, #128]
  40818c:	str	x27, [sp, #144]
  408190:	stp	x26, x25, [sp, #160]
  408194:	stp	x24, x23, [sp, #176]
  408198:	add	x29, sp, #0x80
  40819c:	cbz	x0, 4081e4 <clear@@Base+0x4784>
  4081a0:	ldp	x8, x19, [x0]
  4081a4:	str	x8, [x20, #1912]
  4081a8:	bl	401b20 <free@plt>
  4081ac:	mov	w8, #0x40000000            	// #1073741824
  4081b0:	cmp	x19, x8
  4081b4:	b.ne	4081ec <clear@@Base+0x478c>  // b.any
  4081b8:	adrp	x8, 433000 <PC+0x800>
  4081bc:	ldr	w8, [x8, #1904]
  4081c0:	cmp	w8, #0xf
  4081c4:	b.eq	4081d8 <clear@@Base+0x4778>  // b.none
  4081c8:	cmp	w8, #0x6
  4081cc:	b.eq	4082d4 <clear@@Base+0x4874>  // b.none
  4081d0:	cmp	w8, #0x5
  4081d4:	b.ne	4081e4 <clear@@Base+0x4784>  // b.any
  4081d8:	mov	w19, #0xa                   	// #10
  4081dc:	cbnz	x21, 4081f0 <clear@@Base+0x4790>
  4081e0:	b	4082dc <clear@@Base+0x487c>
  4081e4:	bl	418c2c <winch@@Base+0xed8>
  4081e8:	sxtw	x19, w0
  4081ec:	cbz	x21, 4082dc <clear@@Base+0x487c>
  4081f0:	ldrb	w8, [x21]
  4081f4:	cbz	x8, 4082dc <clear@@Base+0x487c>
  4081f8:	cmp	x19, x8
  4081fc:	str	x19, [sp]
  408200:	b.ne	4082dc <clear@@Base+0x487c>  // b.any
  408204:	mov	x8, sp
  408208:	mov	x22, xzr
  40820c:	add	x23, x21, #0x1
  408210:	mov	w24, #0x40000000            	// #1073741824
  408214:	add	x25, x8, #0x8
  408218:	adrp	x26, 433000 <PC+0x800>
  40821c:	ldrb	w8, [x23, x22]
  408220:	cbz	w8, 408298 <clear@@Base+0x4838>
  408224:	ldr	x0, [x20, #1912]
  408228:	add	x21, x22, #0x1
  40822c:	cbz	x0, 408268 <clear@@Base+0x4808>
  408230:	ldp	x8, x27, [x0]
  408234:	str	x8, [x20, #1912]
  408238:	bl	401b20 <free@plt>
  40823c:	cmp	x27, x24
  408240:	b.ne	408270 <clear@@Base+0x4810>  // b.any
  408244:	ldr	w8, [x26, #1904]
  408248:	cmp	w8, #0xf
  40824c:	b.eq	408260 <clear@@Base+0x4800>  // b.none
  408250:	cmp	w8, #0x6
  408254:	b.eq	408290 <clear@@Base+0x4830>  // b.none
  408258:	cmp	w8, #0x5
  40825c:	b.ne	408268 <clear@@Base+0x4808>  // b.any
  408260:	mov	w27, #0xa                   	// #10
  408264:	b	408270 <clear@@Base+0x4810>
  408268:	bl	418c2c <winch@@Base+0xed8>
  40826c:	sxtw	x27, w0
  408270:	cmp	x22, #0x7d
  408274:	str	x27, [x25, x22, lsl #3]
  408278:	b.hi	4082a0 <clear@@Base+0x4840>  // b.pmore
  40827c:	ldrb	w8, [x23, x22]
  408280:	mov	x22, x21
  408284:	cmp	x27, x8
  408288:	b.eq	40821c <clear@@Base+0x47bc>  // b.none
  40828c:	b	4082a0 <clear@@Base+0x4840>
  408290:	mov	w27, #0x67                  	// #103
  408294:	b	408270 <clear@@Base+0x4810>
  408298:	mov	w19, #0xa                   	// #10
  40829c:	b	4082dc <clear@@Base+0x487c>
  4082a0:	cmp	w21, #0x1
  4082a4:	b.lt	4082dc <clear@@Base+0x487c>  // b.tstop
  4082a8:	mov	x22, sp
  4082ac:	ldr	x23, [x22, x21, lsl #3]
  4082b0:	mov	w0, #0x1                   	// #1
  4082b4:	mov	w1, #0x10                  	// #16
  4082b8:	bl	402238 <setlocale@plt+0x578>
  4082bc:	ldr	x8, [x20, #1912]
  4082c0:	subs	x21, x21, #0x1
  4082c4:	stp	x8, x23, [x0]
  4082c8:	str	x0, [x20, #1912]
  4082cc:	b.gt	4082ac <clear@@Base+0x484c>
  4082d0:	b	4082dc <clear@@Base+0x487c>
  4082d4:	mov	w19, #0x67                  	// #103
  4082d8:	cbnz	x21, 4081f0 <clear@@Base+0x4790>
  4082dc:	mov	w0, w19
  4082e0:	ldp	x20, x19, [sp, #208]
  4082e4:	ldp	x22, x21, [sp, #192]
  4082e8:	ldp	x24, x23, [sp, #176]
  4082ec:	ldp	x26, x25, [sp, #160]
  4082f0:	ldr	x27, [sp, #144]
  4082f4:	ldp	x29, x30, [sp, #128]
  4082f8:	add	sp, sp, #0xe0
  4082fc:	ret
  408300:	stp	x29, x30, [sp, #-32]!
  408304:	str	x19, [sp, #16]
  408308:	mov	x19, x0
  40830c:	mov	w0, #0x1                   	// #1
  408310:	mov	w1, #0x10                  	// #16
  408314:	mov	x29, sp
  408318:	bl	402238 <setlocale@plt+0x578>
  40831c:	adrp	x8, 433000 <PC+0x800>
  408320:	ldr	x9, [x8, #1912]
  408324:	stp	x9, x19, [x0]
  408328:	ldr	x19, [sp, #16]
  40832c:	str	x0, [x8, #1912]
  408330:	ldp	x29, x30, [sp], #32
  408334:	ret
  408338:	stp	x29, x30, [sp, #-48]!
  40833c:	stp	x22, x21, [sp, #16]
  408340:	stp	x20, x19, [sp, #32]
  408344:	mov	x29, sp
  408348:	mov	x19, x0
  40834c:	bl	401830 <strlen@plt>
  408350:	add	x8, x19, x0
  408354:	sub	x20, x8, #0x1
  408358:	cmp	x20, x19
  40835c:	b.cc	408388 <clear@@Base+0x4928>  // b.lo, b.ul, b.last
  408360:	adrp	x21, 433000 <PC+0x800>
  408364:	ldrb	w22, [x20], #-1
  408368:	mov	w0, #0x1                   	// #1
  40836c:	mov	w1, #0x10                  	// #16
  408370:	bl	402238 <setlocale@plt+0x578>
  408374:	ldr	x8, [x21, #1912]
  408378:	cmp	x20, x19
  40837c:	stp	x8, x22, [x0]
  408380:	str	x0, [x21, #1912]
  408384:	b.cs	408364 <clear@@Base+0x4904>  // b.hs, b.nlast
  408388:	ldp	x20, x19, [sp, #32]
  40838c:	ldp	x22, x21, [sp, #16]
  408390:	ldp	x29, x30, [sp], #48
  408394:	ret
  408398:	stp	x29, x30, [sp, #-32]!
  40839c:	str	x19, [sp, #16]
  4083a0:	mov	x29, sp
  4083a4:	bl	40816c <clear@@Base+0x470c>
  4083a8:	sxtw	x19, w0
  4083ac:	mov	w0, #0x1                   	// #1
  4083b0:	mov	w1, #0x10                  	// #16
  4083b4:	bl	402238 <setlocale@plt+0x578>
  4083b8:	adrp	x8, 433000 <PC+0x800>
  4083bc:	ldr	x9, [x8, #1912]
  4083c0:	stp	x9, x19, [x0]
  4083c4:	str	x0, [x8, #1912]
  4083c8:	mov	x0, x19
  4083cc:	ldr	x19, [sp, #16]
  4083d0:	ldp	x29, x30, [sp], #32
  4083d4:	ret
  4083d8:	sub	sp, sp, #0xa0
  4083dc:	adrp	x8, 437000 <PC+0x4800>
  4083e0:	ldr	w8, [x8, #328]
  4083e4:	stp	x28, x27, [sp, #80]
  4083e8:	stp	x26, x25, [sp, #96]
  4083ec:	stp	x24, x23, [sp, #112]
  4083f0:	add	w9, w8, #0x1
  4083f4:	cmp	w9, #0x0
  4083f8:	add	w9, w8, #0x2
  4083fc:	csinc	w8, w9, w8, lt  // lt = tstop
  408400:	stp	x22, x21, [sp, #128]
  408404:	stp	x20, x19, [sp, #144]
  408408:	adrp	x22, 433000 <PC+0x800>
  40840c:	mov	w10, #0x1                   	// #1
  408410:	adrp	x11, 437000 <PC+0x4800>
  408414:	mov	w0, #0x65                  	// #101
  408418:	adrp	x21, 433000 <PC+0x800>
  40841c:	adrp	x23, 433000 <PC+0x800>
  408420:	adrp	x24, 433000 <PC+0x800>
  408424:	adrp	x20, 437000 <PC+0x4800>
  408428:	adrp	x28, 433000 <PC+0x800>
  40842c:	adrp	x19, 433000 <PC+0x800>
  408430:	adrp	x25, 432000 <winch@@Base+0x1a2ac>
  408434:	asr	w8, w8, #1
  408438:	stp	x29, x30, [sp, #64]
  40843c:	add	x29, sp, #0x40
  408440:	str	w8, [x11, #304]
  408444:	str	w10, [x22, #1920]
  408448:	b	408454 <clear@@Base+0x49f4>
  40844c:	bl	409e08 <clear@@Base+0x63a8>
  408450:	mov	w0, #0x65                  	// #101
  408454:	mov	w27, w0
  408458:	b	408470 <clear@@Base+0x4a10>
  40845c:	mov	w0, #0x3a                  	// #58
  408460:	bl	413e14 <clear@@Base+0x103b4>
  408464:	bl	403a7c <clear@@Base+0x1c>
  408468:	ldr	w8, [x20, #640]
  40846c:	cbz	w8, 408598 <clear@@Base+0x4b38>
  408470:	ldr	w8, [x21, #1904]
  408474:	cbz	w8, 408480 <clear@@Base+0x4a20>
  408478:	str	wzr, [x21, #1904]
  40847c:	bl	403740 <setlocale@plt+0x1a80>
  408480:	bl	406378 <clear@@Base+0x2918>
  408484:	ldr	w8, [x20, #640]
  408488:	str	xzr, [x23, #1928]
  40848c:	str	xzr, [x24, #1936]
  408490:	cbz	w8, 4084ac <clear@@Base+0x4a4c>
  408494:	bl	417ec8 <winch@@Base+0x174>
  408498:	adrp	x8, 437000 <PC+0x4800>
  40849c:	ldr	w8, [x8, #280]
  4084a0:	cbz	w8, 4084ac <clear@@Base+0x4a4c>
  4084a4:	mov	w0, #0xffffffff            	// #-1
  4084a8:	bl	4021c0 <setlocale@plt+0x500>
  4084ac:	bl	4039c0 <setlocale@plt+0x1d00>
  4084b0:	bl	406084 <clear@@Base+0x2624>
  4084b4:	ldr	x8, [x28, #1912]
  4084b8:	cbz	x8, 4084cc <clear@@Base+0x4a6c>
  4084bc:	ldr	x8, [x8, #8]
  4084c0:	mov	w9, #0x40000000            	// #1073741824
  4084c4:	cmp	x8, x9
  4084c8:	b.ne	408468 <clear@@Base+0x4a08>  // b.any
  4084cc:	bl	409c9c <clear@@Base+0x623c>
  4084d0:	mov	w0, #0xfffffffe            	// #-2
  4084d4:	bl	414ffc <error@@Base+0xd9c>
  4084d8:	str	x0, [x19, #1944]
  4084dc:	bl	413784 <clear@@Base+0xfd24>
  4084e0:	cmp	w0, #0x2
  4084e4:	adrp	x26, 437000 <PC+0x4800>
  4084e8:	b.ne	40850c <clear@@Base+0x4aac>  // b.any
  4084ec:	bl	40cc9c <clear@@Base+0x923c>
  4084f0:	cbz	w0, 40850c <clear@@Base+0x4aac>
  4084f4:	bl	404f48 <clear@@Base+0x14e8>
  4084f8:	tbnz	w0, #3, 40850c <clear@@Base+0x4aac>
  4084fc:	ldr	x0, [x25, #2064]
  408500:	bl	40d5e8 <clear@@Base+0x9b88>
  408504:	cbnz	x0, 40850c <clear@@Base+0x4aac>
  408508:	bl	4021c0 <setlocale@plt+0x500>
  40850c:	adrp	x8, 437000 <PC+0x4800>
  408510:	ldr	w8, [x8, #476]
  408514:	cbz	w8, 408534 <clear@@Base+0x4ad4>
  408518:	bl	40ccfc <clear@@Base+0x929c>
  40851c:	cbz	w0, 408534 <clear@@Base+0x4ad4>
  408520:	bl	404f48 <clear@@Base+0x14e8>
  408524:	tbnz	w0, #3, 408534 <clear@@Base+0x4ad4>
  408528:	ldr	x0, [x25, #2064]
  40852c:	bl	40d5e8 <clear@@Base+0x9b88>
  408530:	cbz	x0, 408588 <clear@@Base+0x4b28>
  408534:	ldr	w8, [x26, #416]
  408538:	cbnz	w8, 408540 <clear@@Base+0x4ae0>
  40853c:	bl	403a94 <clear@@Base+0x34>
  408540:	bl	4060cc <clear@@Base+0x266c>
  408544:	str	wzr, [x26, #416]
  408548:	bl	415de0 <error@@Base+0x1b80>
  40854c:	mov	x26, x0
  408550:	bl	4176b0 <error@@Base+0x3450>
  408554:	cbz	w0, 408564 <clear@@Base+0x4b04>
  408558:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40855c:	add	x0, x0, #0x9b7
  408560:	bl	413f4c <clear@@Base+0x104ec>
  408564:	cbz	x26, 40845c <clear@@Base+0x49fc>
  408568:	ldrb	w8, [x26]
  40856c:	cbz	w8, 40845c <clear@@Base+0x49fc>
  408570:	mov	w0, #0x8                   	// #8
  408574:	bl	403c20 <clear@@Base+0x1c0>
  408578:	mov	x0, x26
  40857c:	bl	413f4c <clear@@Base+0x104ec>
  408580:	bl	403b70 <clear@@Base+0x110>
  408584:	b	408464 <clear@@Base+0x4a04>
  408588:	bl	4021c0 <setlocale@plt+0x500>
  40858c:	ldr	w8, [x26, #416]
  408590:	cbnz	w8, 408540 <clear@@Base+0x4ae0>
  408594:	b	40853c <clear@@Base+0x4adc>
  408598:	cmp	w27, #0x65
  40859c:	b.ne	4085b4 <clear@@Base+0x4b54>  // b.any
  4085a0:	bl	40816c <clear@@Base+0x470c>
  4085a4:	ldr	w8, [x20, #640]
  4085a8:	str	w0, [sp, #4]
  4085ac:	mov	w0, #0x65                  	// #101
  4085b0:	cbnz	w8, 408454 <clear@@Base+0x49f4>
  4085b4:	mov	w0, w27
  4085b8:	cmp	w0, #0x65
  4085bc:	mov	w26, w0
  4085c0:	b.ne	408728 <clear@@Base+0x4cc8>  // b.any
  4085c4:	ldr	w8, [x21, #1904]
  4085c8:	ldr	w26, [sp, #4]
  4085cc:	cmp	w8, #0x37
  4085d0:	b.hi	4085f8 <clear@@Base+0x4b98>  // b.pmore
  4085d4:	adrp	x11, 419000 <winch@@Base+0x12ac>
  4085d8:	add	x11, x11, #0x6b6
  4085dc:	adr	x9, 4085ec <clear@@Base+0x4b8c>
  4085e0:	ldrb	w10, [x11, x8]
  4085e4:	add	x9, x9, x10, lsl #2
  4085e8:	br	x9
  4085ec:	bl	4061f8 <clear@@Base+0x2798>
  4085f0:	cmp	w0, #0x0
  4085f4:	b.le	408638 <clear@@Base+0x4bd8>
  4085f8:	cmp	w26, #0xd
  4085fc:	b.eq	40844c <clear@@Base+0x49ec>  // b.none
  408600:	cmp	w26, #0xa
  408604:	b.eq	40844c <clear@@Base+0x49ec>  // b.none
  408608:	mov	w0, w26
  40860c:	bl	4063c8 <clear@@Base+0x2968>
  408610:	cmp	w0, #0x1
  408614:	b.eq	408ccc <clear@@Base+0x526c>  // b.none
  408618:	ldr	w8, [x21, #1904]
  40861c:	sub	w8, w8, #0x23
  408620:	cmp	w8, #0x1
  408624:	b.hi	408b24 <clear@@Base+0x50c4>  // b.pmore
  408628:	bl	4061f8 <clear@@Base+0x2798>
  40862c:	cmp	w0, #0x2
  408630:	b.lt	408b24 <clear@@Base+0x50c4>  // b.tstop
  408634:	b	40844c <clear@@Base+0x49ec>
  408638:	sub	w8, w26, #0x5
  40863c:	cmp	w8, #0x3b
  408640:	b.hi	408608 <clear@@Base+0x4ba8>  // b.pmore
  408644:	adrp	x11, 419000 <winch@@Base+0x12ac>
  408648:	add	x11, x11, #0x72a
  40864c:	adr	x9, 40844c <clear@@Base+0x49ec>
  408650:	ldrh	w10, [x11, x8, lsl #1]
  408654:	add	x9, x9, x10, lsl #2
  408658:	mov	w8, #0x1000                	// #4096
  40865c:	br	x9
  408660:	ldr	w8, [x21, #1904]
  408664:	cmp	w8, #0x37
  408668:	b.eq	4085f8 <clear@@Base+0x4b98>  // b.none
  40866c:	mov	w8, #0x200                 	// #512
  408670:	b	408b14 <clear@@Base+0x50b4>
  408674:	cmp	w26, #0x2e
  408678:	b.eq	4085f8 <clear@@Base+0x4b98>  // b.none
  40867c:	sub	w8, w26, #0x30
  408680:	cmp	w8, #0xa
  408684:	b.cc	4085f8 <clear@@Base+0x4b98>  // b.lo, b.ul, b.last
  408688:	mov	w1, #0xf                   	// #15
  40868c:	mov	w0, w26
  408690:	bl	40acc8 <clear@@Base+0x7268>
  408694:	cmp	w0, #0x64
  408698:	b.ne	4085f8 <clear@@Base+0x4b98>  // b.any
  40869c:	adrp	x0, 433000 <PC+0x800>
  4086a0:	add	x0, x0, #0x7a0
  4086a4:	bl	407200 <clear@@Base+0x37a0>
  4086a8:	ldr	w8, [x21, #1904]
  4086ac:	str	x0, [x23, #1928]
  4086b0:	cbz	w8, 4086bc <clear@@Base+0x4c5c>
  4086b4:	str	wzr, [x21, #1904]
  4086b8:	bl	403740 <setlocale@plt+0x1a80>
  4086bc:	bl	406378 <clear@@Base+0x2918>
  4086c0:	ldr	w8, [x21, #1904]
  4086c4:	cbz	w8, 4086e8 <clear@@Base+0x4c88>
  4086c8:	mov	w0, w26
  4086cc:	bl	4063c8 <clear@@Base+0x2968>
  4086d0:	cmp	w0, #0x1
  4086d4:	b.eq	408cd4 <clear@@Base+0x5274>  // b.none
  4086d8:	bl	4061f8 <clear@@Base+0x2798>
  4086dc:	cbz	w0, 408cdc <clear@@Base+0x527c>
  4086e0:	bl	4072a0 <clear@@Base+0x3840>
  4086e4:	b	4086f4 <clear@@Base+0x4c94>
  4086e8:	add	x0, sp, #0x14
  4086ec:	strb	w26, [sp, #20]
  4086f0:	strb	wzr, [sp, #21]
  4086f4:	add	x1, sp, #0x18
  4086f8:	str	xzr, [sp, #24]
  4086fc:	bl	40a630 <clear@@Base+0x6bd0>
  408700:	ldr	x27, [sp, #24]
  408704:	mov	w26, w0
  408708:	cbz	x27, 408728 <clear@@Base+0x4cc8>
  40870c:	mov	x0, x27
  408710:	bl	401830 <strlen@plt>
  408714:	add	x8, x27, x0
  408718:	sub	x19, x8, #0x1
  40871c:	cmp	x19, x27
  408720:	b.cs	4087c0 <clear@@Base+0x4d60>  // b.hs, b.nlast
  408724:	adrp	x19, 433000 <PC+0x800>
  408728:	cmp	w26, #0x16
  40872c:	b.ne	40880c <clear@@Base+0x4dac>  // b.any
  408730:	ldr	w8, [x21, #1904]
  408734:	cmp	w8, #0x16
  408738:	b.eq	408b24 <clear@@Base+0x50c4>  // b.none
  40873c:	bl	406084 <clear@@Base+0x2624>
  408740:	mov	w8, #0x16                  	// #22
  408744:	str	w8, [x21, #1904]
  408748:	bl	40376c <setlocale@plt+0x1aac>
  40874c:	bl	403a94 <clear@@Base+0x34>
  408750:	bl	4060cc <clear@@Base+0x266c>
  408754:	adrp	x0, 419000 <winch@@Base+0x12ac>
  408758:	add	x0, x0, #0x9b8
  40875c:	bl	4060f4 <clear@@Base+0x2694>
  408760:	mov	w1, #0x1                   	// #1
  408764:	mov	x0, xzr
  408768:	bl	406268 <clear@@Base+0x2808>
  40876c:	ldr	w0, [sp, #4]
  408770:	bl	4063c8 <clear@@Base+0x2968>
  408774:	b	408b24 <clear@@Base+0x50c4>
  408778:	ldr	x8, [x24, #1936]
  40877c:	cbnz	x8, 408788 <clear@@Base+0x4d28>
  408780:	bl	4061f8 <clear@@Base+0x2798>
  408784:	cbz	w0, 408b78 <clear@@Base+0x5118>
  408788:	adrp	x8, 433000 <PC+0x800>
  40878c:	ldrb	w8, [x8, #1972]
  408790:	cmp	w8, #0x1
  408794:	b.ne	408854 <clear@@Base+0x4df4>  // b.any
  408798:	cmp	w26, #0xa
  40879c:	b.eq	4087a8 <clear@@Base+0x4d48>  // b.none
  4087a0:	cmp	w26, #0xd
  4087a4:	b.ne	408b3c <clear@@Base+0x50dc>  // b.any
  4087a8:	ldr	x8, [x24, #1936]
  4087ac:	cbz	x8, 408d20 <clear@@Base+0x52c0>
  4087b0:	adrp	x8, 433000 <PC+0x800>
  4087b4:	strb	wzr, [x8, #1972]
  4087b8:	bl	406084 <clear@@Base+0x2624>
  4087bc:	b	4088b0 <clear@@Base+0x4e50>
  4087c0:	mov	x25, x24
  4087c4:	mov	x24, x23
  4087c8:	mov	x23, x22
  4087cc:	ldrb	w22, [x19], #-1
  4087d0:	mov	w0, #0x1                   	// #1
  4087d4:	mov	w1, #0x10                  	// #16
  4087d8:	bl	402238 <setlocale@plt+0x578>
  4087dc:	ldr	x8, [x28, #1912]
  4087e0:	cmp	x19, x27
  4087e4:	stp	x8, x22, [x0]
  4087e8:	str	x0, [x28, #1912]
  4087ec:	b.cs	4087cc <clear@@Base+0x4d6c>  // b.hs, b.nlast
  4087f0:	mov	x22, x23
  4087f4:	mov	x23, x24
  4087f8:	mov	x24, x25
  4087fc:	adrp	x19, 433000 <PC+0x800>
  408800:	adrp	x25, 432000 <winch@@Base+0x1a2ac>
  408804:	cmp	w26, #0x16
  408808:	b.eq	408730 <clear@@Base+0x4cd0>  // b.none
  40880c:	bl	406084 <clear@@Base+0x2624>
  408810:	sub	w8, w26, #0x2
  408814:	cmp	w8, #0x63
  408818:	b.hi	40949c <clear@@Base+0x5a3c>  // b.pmore
  40881c:	adrp	x11, 419000 <winch@@Base+0x12ac>
  408820:	add	x11, x11, #0x7a2
  408824:	adr	x9, 408454 <clear@@Base+0x49f4>
  408828:	ldrh	w10, [x11, x8, lsl #1]
  40882c:	add	x9, x9, x10, lsl #2
  408830:	mov	w0, w26
  408834:	br	x9
  408838:	str	w26, [x21, #1904]
  40883c:	bl	40376c <setlocale@plt+0x1aac>
  408840:	bl	403a94 <clear@@Base+0x34>
  408844:	bl	4060cc <clear@@Base+0x266c>
  408848:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40884c:	add	x0, x0, #0x9ac
  408850:	b	408994 <clear@@Base+0x4f34>
  408854:	ldr	x8, [x24, #1936]
  408858:	cbnz	x8, 4085f8 <clear@@Base+0x4b98>
  40885c:	adrp	x8, 437000 <PC+0x4800>
  408860:	ldr	w8, [x8, #324]
  408864:	cmp	w8, w26
  408868:	b.eq	4085f8 <clear@@Base+0x4b98>  // b.none
  40886c:	adrp	x8, 437000 <PC+0x4800>
  408870:	ldr	w8, [x8, #348]
  408874:	cmp	w8, w26
  408878:	b.eq	4085f8 <clear@@Base+0x4b98>  // b.none
  40887c:	adrp	x8, 437000 <PC+0x4800>
  408880:	ldr	w8, [x8, #320]
  408884:	cmp	w8, w26
  408888:	b.eq	4085f8 <clear@@Base+0x4b98>  // b.none
  40888c:	mov	w0, w26
  408890:	bl	413834 <clear@@Base+0xfdd4>
  408894:	str	x0, [x24, #1936]
  408898:	cbz	x0, 408d38 <clear@@Base+0x52d8>
  40889c:	sub	w8, w26, #0x61
  4088a0:	cmp	w8, #0x1a
  4088a4:	cset	w8, cc  // cc = lo, ul, last
  4088a8:	adrp	x9, 433000 <PC+0x800>
  4088ac:	str	w8, [x9, #1980]
  4088b0:	adrp	x8, 433000 <PC+0x800>
  4088b4:	ldr	w3, [x8, #1968]
  4088b8:	and	w8, w3, #0xffffffbf
  4088bc:	cmp	w8, #0x1
  4088c0:	b.ne	408cf4 <clear@@Base+0x5294>  // b.any
  4088c4:	ldr	x0, [x24, #1936]
  4088c8:	bl	4135ac <clear@@Base+0xfb4c>
  4088cc:	cbz	w0, 408cec <clear@@Base+0x528c>
  4088d0:	ldr	x0, [x24, #1936]
  4088d4:	bl	4135c4 <clear@@Base+0xfb64>
  4088d8:	mov	w8, #0x2f                  	// #47
  4088dc:	mov	x25, x0
  4088e0:	str	w8, [x21, #1904]
  4088e4:	bl	40376c <setlocale@plt+0x1aac>
  4088e8:	bl	403a94 <clear@@Base+0x34>
  4088ec:	bl	4060cc <clear@@Base+0x266c>
  4088f0:	mov	x0, x25
  4088f4:	adrp	x25, 432000 <winch@@Base+0x1a2ac>
  4088f8:	b	408994 <clear@@Base+0x4f34>
  4088fc:	ldr	x8, [x23, #1928]
  408900:	mov	w9, #0x2                   	// #2
  408904:	b	4089a8 <clear@@Base+0x4f48>
  408908:	mov	w8, #0x6                   	// #6
  40890c:	str	w8, [x21, #1904]
  408910:	bl	40376c <setlocale@plt+0x1aac>
  408914:	bl	403a94 <clear@@Base+0x34>
  408918:	bl	4060cc <clear@@Base+0x266c>
  40891c:	adrp	x0, 419000 <winch@@Base+0x12ac>
  408920:	add	x0, x0, #0x65f
  408924:	bl	4060f4 <clear@@Base+0x2694>
  408928:	mov	w1, #0x1                   	// #1
  40892c:	mov	x0, xzr
  408930:	bl	406268 <clear@@Base+0x2808>
  408934:	b	408b2c <clear@@Base+0x50cc>
  408938:	adrp	x8, 433000 <PC+0x800>
  40893c:	str	wzr, [x8, #1968]
  408940:	b	408ae4 <clear@@Base+0x5084>
  408944:	adrp	x8, 437000 <PC+0x4800>
  408948:	ldr	w8, [x8, #284]
  40894c:	cbnz	w8, 409240 <clear@@Base+0x57e0>
  408950:	adrp	x8, 431000 <winch@@Base+0x192ac>
  408954:	ldr	x25, [x8, #1208]
  408958:	mov	w8, #0x9                   	// #9
  40895c:	str	w8, [x21, #1904]
  408960:	bl	40376c <setlocale@plt+0x1aac>
  408964:	bl	403a94 <clear@@Base+0x34>
  408968:	bl	4060cc <clear@@Base+0x266c>
  40896c:	adrp	x0, 419000 <winch@@Base+0x12ac>
  408970:	add	x0, x0, #0x8a5
  408974:	b	4089f0 <clear@@Base+0x4f90>
  408978:	mov	w8, #0xa                   	// #10
  40897c:	str	w8, [x21, #1904]
  408980:	bl	40376c <setlocale@plt+0x1aac>
  408984:	bl	403a94 <clear@@Base+0x34>
  408988:	bl	4060cc <clear@@Base+0x266c>
  40898c:	adrp	x0, 419000 <winch@@Base+0x12ac>
  408990:	add	x0, x0, #0x97e
  408994:	bl	4060f4 <clear@@Base+0x2694>
  408998:	mov	x0, xzr
  40899c:	b	408acc <clear@@Base+0x506c>
  4089a0:	ldr	x8, [x23, #1928]
  4089a4:	mov	w9, #0x1                   	// #1
  4089a8:	cmp	x8, #0x0
  4089ac:	str	w9, [x22, #1920]
  4089b0:	b.gt	408b20 <clear@@Base+0x50c0>
  4089b4:	mov	w8, #0x1                   	// #1
  4089b8:	str	x8, [x23, #1928]
  4089bc:	b	408b20 <clear@@Base+0x50c0>
  4089c0:	adrp	x8, 437000 <PC+0x4800>
  4089c4:	ldr	w8, [x8, #284]
  4089c8:	cbnz	w8, 409240 <clear@@Base+0x57e0>
  4089cc:	adrp	x8, 431000 <winch@@Base+0x192ac>
  4089d0:	ldr	x25, [x8, #1256]
  4089d4:	mov	w8, #0x1b                  	// #27
  4089d8:	str	w8, [x21, #1904]
  4089dc:	bl	40376c <setlocale@plt+0x1aac>
  4089e0:	bl	403a94 <clear@@Base+0x34>
  4089e4:	bl	4060cc <clear@@Base+0x266c>
  4089e8:	adrp	x0, 419000 <winch@@Base+0x12ac>
  4089ec:	add	x0, x0, #0x90b
  4089f0:	bl	4060f4 <clear@@Base+0x2694>
  4089f4:	mov	x0, x25
  4089f8:	adrp	x25, 432000 <winch@@Base+0x1a2ac>
  4089fc:	b	408acc <clear@@Base+0x506c>
  408a00:	adrp	x8, 437000 <PC+0x4800>
  408a04:	ldr	w8, [x8, #284]
  408a08:	cbnz	w8, 409240 <clear@@Base+0x57e0>
  408a0c:	mov	w8, #0x25                  	// #37
  408a10:	str	w8, [x21, #1904]
  408a14:	bl	40376c <setlocale@plt+0x1aac>
  408a18:	bl	403a94 <clear@@Base+0x34>
  408a1c:	bl	4060cc <clear@@Base+0x266c>
  408a20:	adrp	x0, 419000 <winch@@Base+0x12ac>
  408a24:	add	x0, x0, #0x9a4
  408a28:	bl	4060f4 <clear@@Base+0x2694>
  408a2c:	mov	x0, xzr
  408a30:	mov	w1, wzr
  408a34:	bl	406268 <clear@@Base+0x2808>
  408a38:	bl	40816c <clear@@Base+0x470c>
  408a3c:	adrp	x8, 437000 <PC+0x4800>
  408a40:	ldr	w8, [x8, #324]
  408a44:	mov	w9, w0
  408a48:	str	w9, [sp, #4]
  408a4c:	cmp	w8, w0
  408a50:	mov	w0, #0x65                  	// #101
  408a54:	b.eq	408454 <clear@@Base+0x49f4>  // b.none
  408a58:	adrp	x8, 437000 <PC+0x4800>
  408a5c:	ldr	w8, [x8, #348]
  408a60:	cmp	w8, w9
  408a64:	b.eq	408454 <clear@@Base+0x49f4>  // b.none
  408a68:	adrp	x8, 437000 <PC+0x4800>
  408a6c:	ldr	w8, [x8, #320]
  408a70:	cmp	w8, w9
  408a74:	b.eq	408454 <clear@@Base+0x49f4>  // b.none
  408a78:	ldr	w27, [sp, #4]
  408a7c:	mov	w8, #0x2e                  	// #46
  408a80:	cmp	w27, #0xd
  408a84:	ccmp	w27, #0xa, #0x4, ne  // ne = any
  408a88:	csel	w27, w27, w8, ne  // ne = any
  408a8c:	mov	w0, w27
  408a90:	bl	4115d0 <clear@@Base+0xdb70>
  408a94:	cbnz	w0, 408d14 <clear@@Base+0x52b4>
  408a98:	adrp	x9, 431000 <winch@@Base+0x192ac>
  408a9c:	ldr	x26, [x9, #1256]
  408aa0:	adrp	x8, 433000 <PC+0x800>
  408aa4:	strb	w27, [x8, #1976]
  408aa8:	mov	w8, #0x25                  	// #37
  408aac:	str	w8, [x21, #1904]
  408ab0:	bl	40376c <setlocale@plt+0x1aac>
  408ab4:	bl	403a94 <clear@@Base+0x34>
  408ab8:	bl	4060cc <clear@@Base+0x266c>
  408abc:	adrp	x0, 419000 <winch@@Base+0x12ac>
  408ac0:	add	x0, x0, #0x90b
  408ac4:	bl	4060f4 <clear@@Base+0x2694>
  408ac8:	mov	x0, x26
  408acc:	mov	w1, wzr
  408ad0:	bl	406268 <clear@@Base+0x2808>
  408ad4:	b	408b24 <clear@@Base+0x50c4>
  408ad8:	mov	w8, #0x1                   	// #1
  408adc:	adrp	x9, 433000 <PC+0x800>
  408ae0:	str	w8, [x9, #1968]
  408ae4:	adrp	x8, 433000 <PC+0x800>
  408ae8:	strb	wzr, [x8, #1972]
  408aec:	bl	409d3c <clear@@Base+0x62dc>
  408af0:	b	408b24 <clear@@Base+0x50c4>
  408af4:	mov	w8, #0x2001                	// #8193
  408af8:	b	408b1c <clear@@Base+0x50bc>
  408afc:	ldr	w8, [x21, #1904]
  408b00:	cmp	w8, #0x37
  408b04:	b.eq	4085f8 <clear@@Base+0x4b98>  // b.none
  408b08:	mov	w8, #0x400                 	// #1024
  408b0c:	b	408b14 <clear@@Base+0x50b4>
  408b10:	mov	w8, #0x100                 	// #256
  408b14:	ldr	w9, [x22, #1920]
  408b18:	eor	w8, w9, w8
  408b1c:	str	w8, [x22, #1920]
  408b20:	bl	409a68 <clear@@Base+0x6008>
  408b24:	bl	40816c <clear@@Base+0x470c>
  408b28:	str	w0, [sp, #4]
  408b2c:	ldr	w8, [x20, #640]
  408b30:	mov	w0, #0x65                  	// #101
  408b34:	cbz	w8, 4085b8 <clear@@Base+0x4b58>
  408b38:	b	408454 <clear@@Base+0x49f4>
  408b3c:	ldr	x8, [x24, #1936]
  408b40:	cbz	x8, 408bc8 <clear@@Base+0x5168>
  408b44:	adrp	x8, 437000 <PC+0x4800>
  408b48:	ldr	w8, [x8, #324]
  408b4c:	cmp	w8, w26
  408b50:	b.eq	408ce4 <clear@@Base+0x5284>  // b.none
  408b54:	adrp	x8, 437000 <PC+0x4800>
  408b58:	ldr	w8, [x8, #348]
  408b5c:	cmp	w8, w26
  408b60:	b.eq	408ce4 <clear@@Base+0x5284>  // b.none
  408b64:	adrp	x8, 437000 <PC+0x4800>
  408b68:	ldr	w8, [x8, #320]
  408b6c:	cmp	w8, w26
  408b70:	b.ne	408b24 <clear@@Base+0x50c4>  // b.any
  408b74:	b	408ce4 <clear@@Base+0x5284>
  408b78:	adrp	x8, 433000 <PC+0x800>
  408b7c:	ldr	w9, [x8, #1968]
  408b80:	ands	w8, w9, #0xffffffbf
  408b84:	b.eq	408c70 <clear@@Base+0x5210>  // b.none
  408b88:	sub	w10, w26, #0x10
  408b8c:	cmp	w10, #0x1d
  408b90:	b.hi	408788 <clear@@Base+0x4d28>  // b.pmore
  408b94:	adrp	x13, 419000 <winch@@Base+0x12ac>
  408b98:	add	x13, x13, #0x6ee
  408b9c:	adr	x11, 408788 <clear@@Base+0x4d28>
  408ba0:	ldrh	w12, [x13, x10, lsl #1]
  408ba4:	add	x11, x11, x12, lsl #2
  408ba8:	br	x11
  408bac:	eor	w8, w9, #0x40
  408bb0:	b	408cbc <clear@@Base+0x525c>
  408bb4:	ldr	w8, [x21, #1904]
  408bb8:	cmp	w8, #0x37
  408bbc:	b.eq	408608 <clear@@Base+0x4ba8>  // b.none
  408bc0:	mov	w8, #0x4                   	// #4
  408bc4:	b	408b14 <clear@@Base+0x50b4>
  408bc8:	mov	w0, w26
  408bcc:	bl	4063c8 <clear@@Base+0x2968>
  408bd0:	cmp	w0, #0x1
  408bd4:	b.eq	408ce4 <clear@@Base+0x5284>  // b.none
  408bd8:	bl	4072a0 <clear@@Base+0x3840>
  408bdc:	stur	x0, [x29, #-8]
  408be0:	ldrb	w8, [x0]
  408be4:	adrp	x9, 433000 <PC+0x800>
  408be8:	sub	x0, x29, #0x8
  408bec:	sub	x1, x29, #0x10
  408bf0:	sub	w8, w8, #0x61
  408bf4:	cmp	w8, #0x1a
  408bf8:	cset	w8, cc  // cc = lo, ul, last
  408bfc:	sub	x2, x29, #0x14
  408c00:	stur	wzr, [x29, #-20]
  408c04:	str	w8, [x9, #1980]
  408c08:	bl	413884 <clear@@Base+0xfe24>
  408c0c:	str	x0, [x24, #1936]
  408c10:	cbz	x0, 408c8c <clear@@Base+0x522c>
  408c14:	bl	406084 <clear@@Base+0x2624>
  408c18:	bl	409d3c <clear@@Base+0x62dc>
  408c1c:	ldur	x8, [x29, #-16]
  408c20:	stur	x8, [x29, #-8]
  408c24:	ldrb	w8, [x8]
  408c28:	cbz	w8, 408b24 <clear@@Base+0x50c4>
  408c2c:	adrp	x9, 433000 <PC+0x800>
  408c30:	ldr	w9, [x9, #1980]
  408c34:	and	w10, w8, #0xff
  408c38:	sub	w8, w8, #0x61
  408c3c:	and	w8, w8, #0xff
  408c40:	cmp	w9, #0x0
  408c44:	sub	w11, w10, #0x20
  408c48:	ccmp	w8, #0x1a, #0x2, eq  // eq = none
  408c4c:	csel	w0, w11, w10, cc  // cc = lo, ul, last
  408c50:	bl	4063c8 <clear@@Base+0x2968>
  408c54:	cbnz	w0, 408ce4 <clear@@Base+0x5284>
  408c58:	ldur	x8, [x29, #-8]
  408c5c:	add	x9, x8, #0x1
  408c60:	stur	x9, [x29, #-8]
  408c64:	ldrb	w8, [x8, #1]
  408c68:	cbnz	w8, 408c2c <clear@@Base+0x51cc>
  408c6c:	b	408b24 <clear@@Base+0x50c4>
  408c70:	cmp	w26, #0x5f
  408c74:	b.ne	408788 <clear@@Base+0x4d28>  // b.any
  408c78:	mov	w8, #0x1                   	// #1
  408c7c:	adrp	x9, 433000 <PC+0x800>
  408c80:	strb	w8, [x9, #1972]
  408c84:	bl	409d3c <clear@@Base+0x62dc>
  408c88:	b	408b24 <clear@@Base+0x50c4>
  408c8c:	ldur	w8, [x29, #-20]
  408c90:	cmp	w8, #0x1
  408c94:	b.eq	408b24 <clear@@Base+0x50c4>  // b.none
  408c98:	bl	403a20 <setlocale@plt+0x1d60>
  408c9c:	b	408b24 <clear@@Base+0x50c4>
  408ca0:	cmp	w8, #0x3
  408ca4:	mov	w8, #0x3                   	// #3
  408ca8:	csinc	w8, w8, wzr, ne  // ne = any
  408cac:	b	408cbc <clear@@Base+0x525c>
  408cb0:	cmp	w8, #0x2
  408cb4:	mov	w8, #0x1                   	// #1
  408cb8:	cinc	w8, w8, ne  // ne = any
  408cbc:	adrp	x9, 433000 <PC+0x800>
  408cc0:	str	w8, [x9, #1968]
  408cc4:	bl	409d3c <clear@@Base+0x62dc>
  408cc8:	b	408b24 <clear@@Base+0x50c4>
  408ccc:	mov	w0, #0x65                  	// #101
  408cd0:	b	408454 <clear@@Base+0x49f4>
  408cd4:	mov	w0, #0x65                  	// #101
  408cd8:	b	408454 <clear@@Base+0x49f4>
  408cdc:	mov	w0, #0x65                  	// #101
  408ce0:	b	408454 <clear@@Base+0x49f4>
  408ce4:	mov	w0, #0x65                  	// #101
  408ce8:	b	408454 <clear@@Base+0x49f4>
  408cec:	adrp	x8, 433000 <PC+0x800>
  408cf0:	ldr	w3, [x8, #1968]
  408cf4:	adrp	x8, 433000 <PC+0x800>
  408cf8:	ldr	x0, [x24, #1936]
  408cfc:	ldr	w1, [x8, #1980]
  408d00:	adrp	x2, 418000 <winch@@Base+0x2ac>
  408d04:	add	x2, x2, #0xf00
  408d08:	bl	4131d0 <clear@@Base+0xf770>
  408d0c:	mov	w0, #0x65                  	// #101
  408d10:	b	408454 <clear@@Base+0x49f4>
  408d14:	str	w27, [sp, #4]
  408d18:	mov	w0, #0x65                  	// #101
  408d1c:	b	408454 <clear@@Base+0x49f4>
  408d20:	bl	4072a0 <clear@@Base+0x3840>
  408d24:	str	x0, [sp, #32]
  408d28:	adrp	x0, 419000 <winch@@Base+0x12ac>
  408d2c:	add	x1, sp, #0x20
  408d30:	add	x0, x0, #0x9ba
  408d34:	b	408d50 <clear@@Base+0x52f0>
  408d38:	mov	w0, w26
  408d3c:	bl	412ab8 <clear@@Base+0xf058>
  408d40:	str	x0, [sp, #32]
  408d44:	adrp	x0, 419000 <winch@@Base+0x12ac>
  408d48:	add	x1, sp, #0x20
  408d4c:	add	x0, x0, #0x9d2
  408d50:	bl	414260 <error@@Base>
  408d54:	mov	w0, #0x65                  	// #101
  408d58:	b	408454 <clear@@Base+0x49f4>
  408d5c:	bl	404f48 <clear@@Base+0x14e8>
  408d60:	mov	w8, w0
  408d64:	mov	w0, #0x65                  	// #101
  408d68:	tbnz	w8, #3, 408454 <clear@@Base+0x49f4>
  408d6c:	mov	w8, #0x1a                  	// #26
  408d70:	str	w8, [x21, #1904]
  408d74:	bl	40376c <setlocale@plt+0x1aac>
  408d78:	bl	403a94 <clear@@Base+0x34>
  408d7c:	bl	4060cc <clear@@Base+0x266c>
  408d80:	adrp	x0, 419000 <winch@@Base+0x12ac>
  408d84:	add	x0, x0, #0x980
  408d88:	bl	4060f4 <clear@@Base+0x2694>
  408d8c:	mov	x0, xzr
  408d90:	mov	w1, wzr
  408d94:	bl	406268 <clear@@Base+0x2808>
  408d98:	bl	40816c <clear@@Base+0x470c>
  408d9c:	adrp	x8, 437000 <PC+0x4800>
  408da0:	ldr	w8, [x8, #324]
  408da4:	str	w0, [sp, #4]
  408da8:	cmp	w8, w0
  408dac:	mov	w0, #0x65                  	// #101
  408db0:	b.eq	408454 <clear@@Base+0x49f4>  // b.none
  408db4:	adrp	x8, 437000 <PC+0x4800>
  408db8:	ldr	w8, [x8, #348]
  408dbc:	ldr	w9, [sp, #4]
  408dc0:	cmp	w8, w9
  408dc4:	b.eq	408454 <clear@@Base+0x49f4>  // b.none
  408dc8:	adrp	x8, 437000 <PC+0x4800>
  408dcc:	ldr	w8, [x8, #320]
  408dd0:	ldr	w9, [sp, #4]
  408dd4:	cmp	w8, w9
  408dd8:	b.eq	408454 <clear@@Base+0x49f4>  // b.none
  408ddc:	ldr	w8, [sp, #4]
  408de0:	mov	w0, #0x65                  	// #101
  408de4:	cmp	w8, #0xa
  408de8:	b.eq	408454 <clear@@Base+0x49f4>  // b.none
  408dec:	ldr	w8, [sp, #4]
  408df0:	cmp	w8, #0xd
  408df4:	b.eq	408454 <clear@@Base+0x49f4>  // b.none
  408df8:	ldr	w0, [sp, #4]
  408dfc:	cmp	w26, #0x3f
  408e00:	csetm	w1, eq  // eq = none
  408e04:	bl	411740 <clear@@Base+0xdce0>
  408e08:	b	408e98 <clear@@Base+0x5438>
  408e0c:	ldr	x8, [x23, #1928]
  408e10:	cmp	x8, #0x0
  408e14:	b.gt	408e20 <clear@@Base+0x53c0>
  408e18:	mov	w8, #0x1                   	// #1
  408e1c:	str	x8, [x23, #1928]
  408e20:	bl	415f7c <error@@Base+0x1d1c>
  408e24:	bl	403a94 <clear@@Base+0x34>
  408e28:	bl	413ed4 <clear@@Base+0x10474>
  408e2c:	ldr	w0, [x23, #1928]
  408e30:	b	409608 <clear@@Base+0x5ba8>
  408e34:	ldr	x8, [x23, #1928]
  408e38:	cmp	x8, #0x0
  408e3c:	b.gt	409664 <clear@@Base+0x5c04>
  408e40:	b	409658 <clear@@Base+0x5bf8>
  408e44:	ldr	x8, [x23, #1928]
  408e48:	adrp	x19, 437000 <PC+0x4800>
  408e4c:	cmp	x8, #0x1
  408e50:	b.lt	408e58 <clear@@Base+0x53f8>  // b.tstop
  408e54:	str	w8, [x19, #304]
  408e58:	bl	415f7c <error@@Base+0x1d1c>
  408e5c:	bl	403a94 <clear@@Base+0x34>
  408e60:	bl	413ed4 <clear@@Base+0x10474>
  408e64:	ldr	w0, [x19, #304]
  408e68:	mov	w1, wzr
  408e6c:	mov	w2, wzr
  408e70:	bl	40d40c <clear@@Base+0x99ac>
  408e74:	b	408f4c <clear@@Base+0x54ec>
  408e78:	bl	404f48 <clear@@Base+0x14e8>
  408e7c:	tbz	w0, #0, 408e8c <clear@@Base+0x542c>
  408e80:	bl	404c44 <clear@@Base+0x11e4>
  408e84:	bl	410a64 <clear@@Base+0xd004>
  408e88:	bl	416190 <error@@Base+0x1f30>
  408e8c:	bl	415f7c <error@@Base+0x1d1c>
  408e90:	bl	403a94 <clear@@Base+0x34>
  408e94:	bl	413ed4 <clear@@Base+0x10474>
  408e98:	bl	40e1f8 <clear@@Base+0xa798>
  408e9c:	mov	w0, #0x65                  	// #101
  408ea0:	b	408454 <clear@@Base+0x49f4>
  408ea4:	ldr	x8, [x23, #1928]
  408ea8:	cmp	x8, #0x0
  408eac:	b.gt	408eb8 <clear@@Base+0x5458>
  408eb0:	mov	w8, #0x1                   	// #1
  408eb4:	str	x8, [x23, #1928]
  408eb8:	bl	415f7c <error@@Base+0x1d1c>
  408ebc:	bl	403a94 <clear@@Base+0x34>
  408ec0:	bl	413ed4 <clear@@Base+0x10474>
  408ec4:	adrp	x8, 437000 <PC+0x4800>
  408ec8:	ldr	w8, [x8, #524]
  408ecc:	ldr	x0, [x23, #1928]
  408ed0:	cmp	w8, #0x2
  408ed4:	b.ne	408eec <clear@@Base+0x548c>  // b.any
  408ed8:	cmp	x0, #0x2
  408edc:	b.lt	408eec <clear@@Base+0x548c>  // b.tstop
  408ee0:	ldr	x0, [x19, #1944]
  408ee4:	bl	40de54 <clear@@Base+0xa3f4>
  408ee8:	ldr	x0, [x23, #1928]
  408eec:	b	4095e8 <clear@@Base+0x5b88>
  408ef0:	ldr	x8, [x23, #1928]
  408ef4:	cmp	x8, #0x0
  408ef8:	b.gt	409620 <clear@@Base+0x5bc0>
  408efc:	b	409614 <clear@@Base+0x5bb4>
  408f00:	ldr	x8, [x23, #1928]
  408f04:	adrp	x19, 437000 <PC+0x4800>
  408f08:	cmp	x8, #0x1
  408f0c:	b.lt	408f14 <clear@@Base+0x54b4>  // b.tstop
  408f10:	str	w8, [x19, #304]
  408f14:	bl	415f7c <error@@Base+0x1d1c>
  408f18:	bl	403a94 <clear@@Base+0x34>
  408f1c:	bl	413ed4 <clear@@Base+0x10474>
  408f20:	adrp	x8, 437000 <PC+0x4800>
  408f24:	ldr	w8, [x8, #524]
  408f28:	cmp	w8, #0x2
  408f2c:	b.ne	408f3c <clear@@Base+0x54dc>  // b.any
  408f30:	adrp	x8, 433000 <PC+0x800>
  408f34:	ldr	x0, [x8, #1944]
  408f38:	bl	40de54 <clear@@Base+0xa3f4>
  408f3c:	ldr	w0, [x19, #304]
  408f40:	mov	w1, wzr
  408f44:	mov	w2, wzr
  408f48:	bl	40d290 <clear@@Base+0x9830>
  408f4c:	mov	w0, #0x65                  	// #101
  408f50:	adrp	x19, 433000 <PC+0x800>
  408f54:	b	408454 <clear@@Base+0x49f4>
  408f58:	bl	415f7c <error@@Base+0x1d1c>
  408f5c:	bl	403a94 <clear@@Base+0x34>
  408f60:	bl	413ed4 <clear@@Base+0x10474>
  408f64:	ldr	x0, [x23, #1928]
  408f68:	cmp	x0, #0x0
  408f6c:	b.gt	4094fc <clear@@Base+0x5a9c>
  408f70:	bl	40def0 <clear@@Base+0xa490>
  408f74:	mov	w0, #0x65                  	// #101
  408f78:	b	408454 <clear@@Base+0x49f4>
  408f7c:	ldr	x8, [x23, #1928]
  408f80:	cmp	x8, #0x0
  408f84:	b.gt	408f90 <clear@@Base+0x5530>
  408f88:	mov	w8, #0x1                   	// #1
  408f8c:	str	x8, [x23, #1928]
  408f90:	bl	415f7c <error@@Base+0x1d1c>
  408f94:	bl	403a94 <clear@@Base+0x34>
  408f98:	bl	413ed4 <clear@@Base+0x10474>
  408f9c:	ldr	x0, [x23, #1928]
  408fa0:	b	4094fc <clear@@Base+0x5a9c>
  408fa4:	mov	w8, #0x12                  	// #18
  408fa8:	str	w8, [x21, #1904]
  408fac:	bl	40376c <setlocale@plt+0x1aac>
  408fb0:	bl	403a94 <clear@@Base+0x34>
  408fb4:	bl	4060cc <clear@@Base+0x266c>
  408fb8:	adrp	x0, 419000 <winch@@Base+0x12ac>
  408fbc:	add	x0, x0, #0x998
  408fc0:	bl	4060f4 <clear@@Base+0x2694>
  408fc4:	mov	x0, xzr
  408fc8:	mov	w1, wzr
  408fcc:	bl	406268 <clear@@Base+0x2808>
  408fd0:	bl	40816c <clear@@Base+0x470c>
  408fd4:	adrp	x8, 437000 <PC+0x4800>
  408fd8:	ldr	w8, [x8, #324]
  408fdc:	str	w0, [sp, #4]
  408fe0:	cmp	w8, w0
  408fe4:	mov	w0, #0x65                  	// #101
  408fe8:	b.eq	408454 <clear@@Base+0x49f4>  // b.none
  408fec:	adrp	x8, 437000 <PC+0x4800>
  408ff0:	ldr	w8, [x8, #348]
  408ff4:	ldr	w9, [sp, #4]
  408ff8:	cmp	w8, w9
  408ffc:	b.eq	408454 <clear@@Base+0x49f4>  // b.none
  409000:	adrp	x8, 437000 <PC+0x4800>
  409004:	ldr	w8, [x8, #320]
  409008:	ldr	w9, [sp, #4]
  40900c:	cmp	w8, w9
  409010:	b.eq	408454 <clear@@Base+0x49f4>  // b.none
  409014:	ldr	w8, [sp, #4]
  409018:	mov	w0, #0x65                  	// #101
  40901c:	cmp	w8, #0xa
  409020:	b.eq	408454 <clear@@Base+0x49f4>  // b.none
  409024:	ldr	w8, [sp, #4]
  409028:	cmp	w8, #0xd
  40902c:	b.eq	408454 <clear@@Base+0x49f4>  // b.none
  409030:	bl	415f7c <error@@Base+0x1d1c>
  409034:	bl	403a94 <clear@@Base+0x34>
  409038:	bl	413ed4 <clear@@Base+0x10474>
  40903c:	ldr	w0, [sp, #4]
  409040:	bl	4118ec <clear@@Base+0xde8c>
  409044:	mov	w0, #0x65                  	// #101
  409048:	b	408454 <clear@@Base+0x49f4>
  40904c:	bl	404f48 <clear@@Base+0x14e8>
  409050:	mov	w8, w0
  409054:	mov	w0, #0x65                  	// #101
  409058:	tbnz	w8, #3, 408454 <clear@@Base+0x49f4>
  40905c:	bl	415f7c <error@@Base+0x1d1c>
  409060:	bl	403a94 <clear@@Base+0x34>
  409064:	bl	413ed4 <clear@@Base+0x10474>
  409068:	adrp	x8, 437000 <PC+0x4800>
  40906c:	adrp	x10, 437000 <PC+0x4800>
  409070:	ldr	w11, [x8, #432]
  409074:	ldr	w12, [x10, #540]
  409078:	adrp	x0, 418000 <winch@@Base+0x2ac>
  40907c:	adrp	x9, 433000 <PC+0x800>
  409080:	adrp	x13, 433000 <PC+0x800>
  409084:	add	x0, x0, #0xd91
  409088:	str	wzr, [x8, #432]
  40908c:	str	w11, [x9, #1960]
  409090:	str	w12, [x13, #1964]
  409094:	str	wzr, [x10, #540]
  409098:	bl	40b02c <clear@@Base+0x75cc>
  40909c:	mov	w0, #0x65                  	// #101
  4090a0:	b	408454 <clear@@Base+0x49f4>
  4090a4:	bl	418bb8 <winch@@Base+0xe64>
  4090a8:	cbz	w0, 409688 <clear@@Base+0x5c28>
  4090ac:	adrp	x0, 419000 <winch@@Base+0x12ac>
  4090b0:	add	x0, x0, #0x90d
  4090b4:	b	409248 <clear@@Base+0x57e8>
  4090b8:	ldr	x8, [x23, #1928]
  4090bc:	adrp	x26, 433000 <PC+0x800>
  4090c0:	tbnz	x8, #63, 4096fc <clear@@Base+0x5c9c>
  4090c4:	cmp	x8, #0x64
  4090c8:	b.gt	4090dc <clear@@Base+0x567c>
  4090cc:	cmp	x8, #0x64
  4090d0:	b.ne	409708 <clear@@Base+0x5ca8>  // b.any
  4090d4:	ldr	x8, [x26, #1952]
  4090d8:	cbz	x8, 409708 <clear@@Base+0x5ca8>
  4090dc:	mov	w8, #0x64                  	// #100
  4090e0:	b	409700 <clear@@Base+0x5ca0>
  4090e4:	bl	418bb8 <winch@@Base+0xe64>
  4090e8:	cbz	w0, 409728 <clear@@Base+0x5cc8>
  4090ec:	adrp	x0, 419000 <winch@@Base+0x12ac>
  4090f0:	add	x0, x0, #0x931
  4090f4:	b	409248 <clear@@Base+0x57e8>
  4090f8:	ldr	x8, [x25, #2064]
  4090fc:	cbz	x8, 40913c <clear@@Base+0x56dc>
  409100:	bl	404f48 <clear@@Base+0x14e8>
  409104:	tbz	w0, #3, 40913c <clear@@Base+0x56dc>
  409108:	adrp	x8, 433000 <PC+0x800>
  40910c:	adrp	x9, 433000 <PC+0x800>
  409110:	ldr	w8, [x8, #1960]
  409114:	ldr	w9, [x9, #1964]
  409118:	adrp	x10, 437000 <PC+0x4800>
  40911c:	adrp	x11, 437000 <PC+0x4800>
  409120:	mov	w0, #0x1                   	// #1
  409124:	str	w8, [x10, #432]
  409128:	str	w9, [x11, #540]
  40912c:	bl	40bb50 <clear@@Base+0x80f0>
  409130:	mov	w8, w0
  409134:	mov	w0, #0x65                  	// #101
  409138:	cbz	w8, 408454 <clear@@Base+0x49f4>
  40913c:	ldr	x8, [sp, #24]
  409140:	cbz	x8, 40914c <clear@@Base+0x56ec>
  409144:	ldrb	w0, [x8]
  409148:	bl	4021c0 <setlocale@plt+0x500>
  40914c:	mov	w0, wzr
  409150:	bl	4021c0 <setlocale@plt+0x500>
  409154:	mov	w0, #0x65                  	// #101
  409158:	b	408454 <clear@@Base+0x49f4>
  40915c:	bl	404f48 <clear@@Base+0x14e8>
  409160:	mov	w8, w0
  409164:	mov	w0, #0x65                  	// #101
  409168:	tbnz	w8, #3, 408454 <clear@@Base+0x49f4>
  40916c:	bl	415f7c <error@@Base+0x1d1c>
  409170:	bl	403a94 <clear@@Base+0x34>
  409174:	bl	413ed4 <clear@@Base+0x10474>
  409178:	bl	415dd0 <error@@Base+0x1b70>
  40917c:	str	x0, [sp, #8]
  409180:	adrp	x0, 419000 <winch@@Base+0x12ac>
  409184:	add	x0, x0, #0xcb3
  409188:	add	x1, sp, #0x8
  40918c:	b	40924c <clear@@Base+0x57ec>
  409190:	ldr	x8, [x23, #1928]
  409194:	cmp	x8, #0x0
  409198:	b.gt	4091a4 <clear@@Base+0x5744>
  40919c:	mov	w8, #0x1                   	// #1
  4091a0:	str	x8, [x23, #1928]
  4091a4:	bl	415f7c <error@@Base+0x1d1c>
  4091a8:	bl	403a94 <clear@@Base+0x34>
  4091ac:	bl	413ed4 <clear@@Base+0x10474>
  4091b0:	adrp	x8, 437000 <PC+0x4800>
  4091b4:	ldr	w8, [x8, #524]
  4091b8:	ldr	x0, [x23, #1928]
  4091bc:	cmp	w8, #0x2
  4091c0:	b.ne	4091d8 <clear@@Base+0x5778>  // b.any
  4091c4:	cmp	x0, #0x2
  4091c8:	b.lt	4091d8 <clear@@Base+0x5778>  // b.tstop
  4091cc:	ldr	x0, [x19, #1944]
  4091d0:	bl	40de54 <clear@@Base+0xa3f4>
  4091d4:	ldr	x0, [x23, #1928]
  4091d8:	mov	w1, #0x1                   	// #1
  4091dc:	b	4095ec <clear@@Base+0x5b8c>
  4091e0:	ldr	x8, [x23, #1928]
  4091e4:	cmp	x8, #0x0
  4091e8:	b.gt	4091f4 <clear@@Base+0x5794>
  4091ec:	mov	w8, #0x1                   	// #1
  4091f0:	str	x8, [x23, #1928]
  4091f4:	bl	415f7c <error@@Base+0x1d1c>
  4091f8:	bl	403a94 <clear@@Base+0x34>
  4091fc:	bl	413ed4 <clear@@Base+0x10474>
  409200:	ldr	w0, [x23, #1928]
  409204:	mov	w1, #0x1                   	// #1
  409208:	b	40960c <clear@@Base+0x5bac>
  40920c:	bl	415f7c <error@@Base+0x1d1c>
  409210:	bl	403a94 <clear@@Base+0x34>
  409214:	bl	413ed4 <clear@@Base+0x10474>
  409218:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40921c:	add	x8, x8, #0x7e8
  409220:	adrp	x0, 419000 <winch@@Base+0x12ac>
  409224:	stur	x8, [x29, #-8]
  409228:	add	x0, x0, #0x89d
  40922c:	sub	x1, x29, #0x8
  409230:	b	40924c <clear@@Base+0x57ec>
  409234:	adrp	x8, 437000 <PC+0x4800>
  409238:	ldr	w8, [x8, #284]
  40923c:	cbz	w8, 40977c <clear@@Base+0x5d1c>
  409240:	adrp	x0, 419000 <winch@@Base+0x12ac>
  409244:	add	x0, x0, #0x8af
  409248:	mov	x1, xzr
  40924c:	bl	414260 <error@@Base>
  409250:	mov	w0, #0x65                  	// #101
  409254:	b	408454 <clear@@Base+0x49f4>
  409258:	ldr	x8, [x23, #1928]
  40925c:	cmp	x8, #0x1
  409260:	b.lt	409614 <clear@@Base+0x5bb4>  // b.tstop
  409264:	adrp	x9, 437000 <PC+0x4800>
  409268:	str	w8, [x9, #444]
  40926c:	b	409620 <clear@@Base+0x5bc0>
  409270:	ldr	x8, [x23, #1928]
  409274:	cmp	x8, #0x1
  409278:	b.lt	409658 <clear@@Base+0x5bf8>  // b.tstop
  40927c:	adrp	x9, 437000 <PC+0x4800>
  409280:	str	w8, [x9, #444]
  409284:	b	409664 <clear@@Base+0x5c04>
  409288:	ldr	x0, [x23, #1928]
  40928c:	cmp	x0, #0x0
  409290:	b.gt	40929c <clear@@Base+0x583c>
  409294:	mov	w0, #0x1                   	// #1
  409298:	str	x0, [x23, #1928]
  40929c:	bl	40bbbc <clear@@Base+0x815c>
  4092a0:	mov	w8, w0
  4092a4:	mov	w0, #0x65                  	// #101
  4092a8:	cbz	w8, 408454 <clear@@Base+0x49f4>
  4092ac:	adrp	x0, 419000 <winch@@Base+0x12ac>
  4092b0:	add	x0, x0, #0x971
  4092b4:	b	409248 <clear@@Base+0x57e8>
  4092b8:	bl	4160a4 <error@@Base+0x1e44>
  4092bc:	mov	w0, #0x65                  	// #101
  4092c0:	b	408454 <clear@@Base+0x49f4>
  4092c4:	ldr	x8, [x23, #1928]
  4092c8:	cmp	x8, #0x0
  4092cc:	b.gt	4092dc <clear@@Base+0x587c>
  4092d0:	bl	412a98 <clear@@Base+0xf038>
  4092d4:	sxtw	x8, w0
  4092d8:	str	x8, [x23, #1928]
  4092dc:	bl	415f7c <error@@Base+0x1d1c>
  4092e0:	bl	403a94 <clear@@Base+0x34>
  4092e4:	bl	413ed4 <clear@@Base+0x10474>
  4092e8:	adrp	x8, 437000 <PC+0x4800>
  4092ec:	ldr	w8, [x8, #524]
  4092f0:	cmp	w8, #0x2
  4092f4:	b.ne	409300 <clear@@Base+0x58a0>  // b.any
  4092f8:	ldr	x0, [x19, #1944]
  4092fc:	bl	40de54 <clear@@Base+0xa3f4>
  409300:	ldr	w0, [x23, #1928]
  409304:	mov	w1, #0x1                   	// #1
  409308:	b	4095ec <clear@@Base+0x5b8c>
  40930c:	ldr	x8, [x23, #1928]
  409310:	cmp	x8, #0x1
  409314:	b.lt	409824 <clear@@Base+0x5dc4>  // b.tstop
  409318:	adrp	x9, 437000 <PC+0x4800>
  40931c:	str	w8, [x9, #484]
  409320:	b	409850 <clear@@Base+0x5df0>
  409324:	ldr	x8, [x23, #1928]
  409328:	cmp	x8, #0x1
  40932c:	b.lt	409884 <clear@@Base+0x5e24>  // b.tstop
  409330:	adrp	x9, 437000 <PC+0x4800>
  409334:	str	w8, [x9, #484]
  409338:	b	4098b0 <clear@@Base+0x5e50>
  40933c:	ldr	x8, [x23, #1928]
  409340:	cmp	x8, #0x0
  409344:	b.gt	409350 <clear@@Base+0x58f0>
  409348:	mov	w8, #0x1                   	// #1
  40934c:	str	x8, [x23, #1928]
  409350:	bl	409a68 <clear@@Base+0x6008>
  409354:	bl	415f7c <error@@Base+0x1d1c>
  409358:	bl	403a94 <clear@@Base+0x34>
  40935c:	bl	413ed4 <clear@@Base+0x10474>
  409360:	ldr	w1, [x23, #1928]
  409364:	mov	x0, xzr
  409368:	mov	w2, wzr
  40936c:	bl	409b74 <clear@@Base+0x6114>
  409370:	mov	w0, #0x65                  	// #101
  409374:	b	408454 <clear@@Base+0x49f4>
  409378:	ldr	w8, [x22, #1920]
  40937c:	ldr	x9, [x23, #1928]
  409380:	orr	w8, w8, #0x200
  409384:	cmp	x9, #0x0
  409388:	str	w8, [x22, #1920]
  40938c:	b.gt	409350 <clear@@Base+0x58f0>
  409390:	b	409348 <clear@@Base+0x58e8>
  409394:	ldr	w26, [x22, #1920]
  409398:	ldr	x9, [x23, #1928]
  40939c:	mov	w8, #0x1                   	// #1
  4093a0:	tst	w26, #0x1
  4093a4:	and	w10, w26, #0xfffffffc
  4093a8:	cinc	w8, w8, ne  // ne = any
  4093ac:	orr	w8, w8, w10
  4093b0:	b	4093d4 <clear@@Base+0x5974>
  4093b4:	ldr	w26, [x22, #1920]
  4093b8:	mov	w8, #0x1                   	// #1
  4093bc:	ldr	x9, [x23, #1928]
  4093c0:	tst	w26, #0x1
  4093c4:	and	w10, w26, #0xfffffffc
  4093c8:	cinc	w8, w8, ne  // ne = any
  4093cc:	orr	w8, w10, w8
  4093d0:	orr	w8, w8, #0x200
  4093d4:	cmp	x9, #0x0
  4093d8:	str	w8, [x22, #1920]
  4093dc:	b.gt	4093e8 <clear@@Base+0x5988>
  4093e0:	mov	w8, #0x1                   	// #1
  4093e4:	str	x8, [x23, #1928]
  4093e8:	bl	409a68 <clear@@Base+0x6008>
  4093ec:	bl	415f7c <error@@Base+0x1d1c>
  4093f0:	bl	403a94 <clear@@Base+0x34>
  4093f4:	bl	413ed4 <clear@@Base+0x10474>
  4093f8:	ldr	w1, [x23, #1928]
  4093fc:	mov	x0, xzr
  409400:	mov	w2, wzr
  409404:	bl	409b74 <clear@@Base+0x6114>
  409408:	str	w26, [x22, #1920]
  40940c:	mov	w0, #0x65                  	// #101
  409410:	b	408454 <clear@@Base+0x49f4>
  409414:	adrp	x8, 437000 <PC+0x4800>
  409418:	ldr	w8, [x8, #524]
  40941c:	cbz	w8, 409428 <clear@@Base+0x59c8>
  409420:	ldr	x0, [x19, #1944]
  409424:	bl	40de54 <clear@@Base+0xa3f4>
  409428:	mov	w0, wzr
  40942c:	bl	409984 <clear@@Base+0x5f24>
  409430:	b	408454 <clear@@Base+0x49f4>
  409434:	bl	415f7c <error@@Base+0x1d1c>
  409438:	bl	403a94 <clear@@Base+0x34>
  40943c:	bl	413ed4 <clear@@Base+0x10474>
  409440:	ldr	x0, [x23, #1928]
  409444:	tbz	x0, #63, 409450 <clear@@Base+0x59f0>
  409448:	mov	x0, xzr
  40944c:	str	xzr, [x23, #1928]
  409450:	adrp	x8, 437000 <PC+0x4800>
  409454:	ldr	w1, [x8, #508]
  409458:	bl	40e2ec <clear@@Base+0xa88c>
  40945c:	mov	w0, #0x65                  	// #101
  409460:	b	408454 <clear@@Base+0x49f4>
  409464:	bl	404f48 <clear@@Base+0x14e8>
  409468:	mov	w8, w0
  40946c:	mov	w0, #0x65                  	// #101
  409470:	tbnz	w8, #3, 408454 <clear@@Base+0x49f4>
  409474:	ldr	x26, [x25, #2064]
  409478:	mov	x0, x26
  40947c:	bl	40d5b4 <clear@@Base+0x9b54>
  409480:	cbz	x0, 40949c <clear@@Base+0x5a3c>
  409484:	bl	40b04c <clear@@Base+0x75ec>
  409488:	cbz	w0, 409968 <clear@@Base+0x5f08>
  40948c:	mov	x0, x26
  409490:	bl	40b5b0 <clear@@Base+0x7b50>
  409494:	mov	w0, #0x65                  	// #101
  409498:	b	408454 <clear@@Base+0x49f4>
  40949c:	bl	403a20 <setlocale@plt+0x1d60>
  4094a0:	mov	w0, #0x65                  	// #101
  4094a4:	b	408454 <clear@@Base+0x49f4>
  4094a8:	ldr	x0, [x23, #1928]
  4094ac:	cmp	x0, #0x0
  4094b0:	b.le	4098d4 <clear@@Base+0x5e74>
  4094b4:	bl	418ae0 <winch@@Base+0xd8c>
  4094b8:	cbnz	x0, 409900 <clear@@Base+0x5ea0>
  4094bc:	b	4098e4 <clear@@Base+0x5e84>
  4094c0:	ldr	x0, [x23, #1928]
  4094c4:	cmp	x0, #0x0
  4094c8:	b.le	4098f0 <clear@@Base+0x5e90>
  4094cc:	bl	418b4c <winch@@Base+0xdf8>
  4094d0:	cbnz	x0, 409900 <clear@@Base+0x5ea0>
  4094d4:	b	40995c <clear@@Base+0x5efc>
  4094d8:	mov	w0, #0x1                   	// #1
  4094dc:	bl	409984 <clear@@Base+0x5f24>
  4094e0:	b	408454 <clear@@Base+0x49f4>
  4094e4:	bl	415f7c <error@@Base+0x1d1c>
  4094e8:	bl	403a94 <clear@@Base+0x34>
  4094ec:	bl	413ed4 <clear@@Base+0x10474>
  4094f0:	ldr	x0, [x23, #1928]
  4094f4:	cmp	x0, #0x0
  4094f8:	b.le	409950 <clear@@Base+0x5ef0>
  4094fc:	bl	40e358 <clear@@Base+0xa8f8>
  409500:	mov	w0, #0x65                  	// #101
  409504:	b	408454 <clear@@Base+0x49f4>
  409508:	adrp	x8, 437000 <PC+0x4800>
  40950c:	adrp	x9, 437000 <PC+0x4800>
  409510:	mov	w10, #0x1                   	// #1
  409514:	str	wzr, [x8, #432]
  409518:	b	409530 <clear@@Base+0x5ad0>
  40951c:	bl	4103a0 <clear@@Base+0xc940>
  409520:	adrp	x8, 437000 <PC+0x4800>
  409524:	adrp	x9, 437000 <PC+0x4800>
  409528:	mov	w10, #0x1                   	// #1
  40952c:	str	w0, [x8, #432]
  409530:	str	w10, [x9, #412]
  409534:	mov	w0, #0x65                  	// #101
  409538:	b	408454 <clear@@Base+0x49f4>
  40953c:	mov	w8, #0x3e                  	// #62
  409540:	str	w8, [x21, #1904]
  409544:	bl	40376c <setlocale@plt+0x1aac>
  409548:	bl	403a94 <clear@@Base+0x34>
  40954c:	bl	4060cc <clear@@Base+0x266c>
  409550:	adrp	x0, 419000 <winch@@Base+0x12ac>
  409554:	add	x0, x0, #0x98b
  409558:	bl	4060f4 <clear@@Base+0x2694>
  40955c:	mov	x0, xzr
  409560:	mov	w1, wzr
  409564:	bl	406268 <clear@@Base+0x2808>
  409568:	bl	40816c <clear@@Base+0x470c>
  40956c:	adrp	x8, 437000 <PC+0x4800>
  409570:	ldr	w8, [x8, #324]
  409574:	str	w0, [sp, #4]
  409578:	cmp	w8, w0
  40957c:	mov	w0, #0x65                  	// #101
  409580:	b.eq	408454 <clear@@Base+0x49f4>  // b.none
  409584:	adrp	x8, 437000 <PC+0x4800>
  409588:	ldr	w8, [x8, #348]
  40958c:	ldr	w9, [sp, #4]
  409590:	cmp	w8, w9
  409594:	b.eq	408454 <clear@@Base+0x49f4>  // b.none
  409598:	adrp	x8, 437000 <PC+0x4800>
  40959c:	ldr	w8, [x8, #320]
  4095a0:	ldr	w9, [sp, #4]
  4095a4:	cmp	w8, w9
  4095a8:	b.eq	408454 <clear@@Base+0x49f4>  // b.none
  4095ac:	ldr	w8, [sp, #4]
  4095b0:	mov	w0, #0x65                  	// #101
  4095b4:	cmp	w8, #0xa
  4095b8:	b.eq	408454 <clear@@Base+0x49f4>  // b.none
  4095bc:	ldr	w8, [sp, #4]
  4095c0:	cmp	w8, #0xd
  4095c4:	b.eq	408454 <clear@@Base+0x49f4>  // b.none
  4095c8:	ldr	w0, [sp, #4]
  4095cc:	bl	411808 <clear@@Base+0xdda8>
  4095d0:	b	408e98 <clear@@Base+0x5438>
  4095d4:	bl	415f7c <error@@Base+0x1d1c>
  4095d8:	bl	403a94 <clear@@Base+0x34>
  4095dc:	bl	413ed4 <clear@@Base+0x10474>
  4095e0:	adrp	x8, 437000 <PC+0x4800>
  4095e4:	ldr	w0, [x8, #496]
  4095e8:	mov	w1, wzr
  4095ec:	mov	w2, wzr
  4095f0:	b	40964c <clear@@Base+0x5bec>
  4095f4:	bl	415f7c <error@@Base+0x1d1c>
  4095f8:	bl	403a94 <clear@@Base+0x34>
  4095fc:	bl	413ed4 <clear@@Base+0x10474>
  409600:	adrp	x8, 437000 <PC+0x4800>
  409604:	ldr	w0, [x8, #496]
  409608:	mov	w1, wzr
  40960c:	mov	w2, wzr
  409610:	b	40967c <clear@@Base+0x5c1c>
  409614:	bl	412a98 <clear@@Base+0xf038>
  409618:	sxtw	x8, w0
  40961c:	str	x8, [x23, #1928]
  409620:	bl	415f7c <error@@Base+0x1d1c>
  409624:	bl	403a94 <clear@@Base+0x34>
  409628:	bl	413ed4 <clear@@Base+0x10474>
  40962c:	adrp	x8, 437000 <PC+0x4800>
  409630:	ldr	w8, [x8, #524]
  409634:	cbz	w8, 409640 <clear@@Base+0x5be0>
  409638:	ldr	x0, [x19, #1944]
  40963c:	bl	40de54 <clear@@Base+0xa3f4>
  409640:	ldr	w0, [x23, #1928]
  409644:	mov	w2, #0x1                   	// #1
  409648:	mov	w1, wzr
  40964c:	bl	40d290 <clear@@Base+0x9830>
  409650:	mov	w0, #0x65                  	// #101
  409654:	b	408454 <clear@@Base+0x49f4>
  409658:	bl	412a98 <clear@@Base+0xf038>
  40965c:	sxtw	x8, w0
  409660:	str	x8, [x23, #1928]
  409664:	bl	415f7c <error@@Base+0x1d1c>
  409668:	bl	403a94 <clear@@Base+0x34>
  40966c:	bl	413ed4 <clear@@Base+0x10474>
  409670:	ldr	w0, [x23, #1928]
  409674:	mov	w2, #0x1                   	// #1
  409678:	mov	w1, wzr
  40967c:	bl	40d40c <clear@@Base+0x99ac>
  409680:	mov	w0, #0x65                  	// #101
  409684:	b	408454 <clear@@Base+0x49f4>
  409688:	ldr	x0, [x23, #1928]
  40968c:	cmp	x0, #0x0
  409690:	b.gt	40969c <clear@@Base+0x5c3c>
  409694:	mov	w0, #0x1                   	// #1
  409698:	str	x0, [x23, #1928]
  40969c:	bl	40ba74 <clear@@Base+0x8014>
  4096a0:	mov	w8, w0
  4096a4:	mov	w0, #0x65                  	// #101
  4096a8:	cbz	w8, 408454 <clear@@Base+0x49f4>
  4096ac:	bl	413784 <clear@@Base+0xfd24>
  4096b0:	cbz	w0, 4096cc <clear@@Base+0x5c6c>
  4096b4:	bl	40cc9c <clear@@Base+0x923c>
  4096b8:	cbz	w0, 4096cc <clear@@Base+0x5c6c>
  4096bc:	bl	404f48 <clear@@Base+0x14e8>
  4096c0:	tbnz	w0, #3, 4096cc <clear@@Base+0x5c6c>
  4096c4:	mov	w0, wzr
  4096c8:	bl	4021c0 <setlocale@plt+0x500>
  4096cc:	ldr	x8, [x23, #1928]
  4096d0:	adrp	x9, 419000 <winch@@Base+0x12ac>
  4096d4:	add	x9, x9, #0x91a
  4096d8:	adrp	x0, 419000 <winch@@Base+0x12ac>
  4096dc:	cmp	x8, #0x1
  4096e0:	adrp	x8, 418000 <winch@@Base+0x2ac>
  4096e4:	add	x8, x8, #0xf00
  4096e8:	csel	x8, x9, x8, gt
  4096ec:	str	x8, [sp, #8]
  4096f0:	add	x0, x0, #0x922
  4096f4:	add	x1, sp, #0x8
  4096f8:	b	40924c <clear@@Base+0x57ec>
  4096fc:	mov	x8, xzr
  409700:	str	x8, [x23, #1928]
  409704:	str	xzr, [x26, #1952]
  409708:	bl	415f7c <error@@Base+0x1d1c>
  40970c:	bl	403a94 <clear@@Base+0x34>
  409710:	bl	413ed4 <clear@@Base+0x10474>
  409714:	ldr	w0, [x23, #1928]
  409718:	ldr	x1, [x26, #1952]
  40971c:	bl	40e400 <clear@@Base+0xa9a0>
  409720:	mov	w0, #0x65                  	// #101
  409724:	b	408454 <clear@@Base+0x49f4>
  409728:	ldr	x0, [x23, #1928]
  40972c:	cmp	x0, #0x0
  409730:	b.gt	40973c <clear@@Base+0x5cdc>
  409734:	mov	w0, #0x1                   	// #1
  409738:	str	x0, [x23, #1928]
  40973c:	bl	40bb50 <clear@@Base+0x80f0>
  409740:	mov	w8, w0
  409744:	mov	w0, #0x65                  	// #101
  409748:	cbz	w8, 408454 <clear@@Base+0x49f4>
  40974c:	ldr	x8, [x23, #1928]
  409750:	adrp	x9, 419000 <winch@@Base+0x12ac>
  409754:	add	x9, x9, #0x91a
  409758:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40975c:	cmp	x8, #0x1
  409760:	adrp	x8, 418000 <winch@@Base+0x2ac>
  409764:	add	x8, x8, #0xf00
  409768:	csel	x8, x9, x8, gt
  40976c:	str	x8, [sp, #8]
  409770:	add	x0, x0, #0x942
  409774:	add	x1, sp, #0x8
  409778:	b	40924c <clear@@Base+0x57ec>
  40977c:	bl	404f48 <clear@@Base+0x14e8>
  409780:	mov	w8, w0
  409784:	mov	w0, #0x65                  	// #101
  409788:	tbnz	w8, #3, 408454 <clear@@Base+0x49f4>
  40978c:	ldr	x0, [x25, #2064]
  409790:	bl	40d78c <clear@@Base+0x9d2c>
  409794:	adrp	x1, 418000 <winch@@Base+0x2ac>
  409798:	add	x1, x1, #0xd66
  40979c:	bl	401af0 <strcmp@plt>
  4097a0:	cbz	w0, 409978 <clear@@Base+0x5f18>
  4097a4:	ldr	x0, [x25, #2064]
  4097a8:	bl	40d834 <clear@@Base+0x9dd4>
  4097ac:	cbz	x0, 4097c0 <clear@@Base+0x5d60>
  4097b0:	adrp	x0, 419000 <winch@@Base+0x12ac>
  4097b4:	add	x0, x0, #0x8e0
  4097b8:	mov	x1, xzr
  4097bc:	bl	414260 <error@@Base>
  4097c0:	adrp	x8, 431000 <winch@@Base+0x192ac>
  4097c4:	ldr	x26, [x8, #1256]
  4097c8:	mov	w8, #0x1b                  	// #27
  4097cc:	str	w8, [x21, #1904]
  4097d0:	bl	40376c <setlocale@plt+0x1aac>
  4097d4:	bl	403a94 <clear@@Base+0x34>
  4097d8:	bl	4060cc <clear@@Base+0x266c>
  4097dc:	adrp	x0, 419000 <winch@@Base+0x12ac>
  4097e0:	add	x0, x0, #0x90b
  4097e4:	bl	4060f4 <clear@@Base+0x2694>
  4097e8:	mov	x0, x26
  4097ec:	mov	w1, wzr
  4097f0:	bl	406268 <clear@@Base+0x2808>
  4097f4:	bl	409c9c <clear@@Base+0x623c>
  4097f8:	bl	415f7c <error@@Base+0x1d1c>
  4097fc:	bl	403a94 <clear@@Base+0x34>
  409800:	bl	413ed4 <clear@@Base+0x10474>
  409804:	adrp	x8, 437000 <PC+0x4800>
  409808:	ldr	x0, [x8, #272]
  40980c:	mov	w1, wzr
  409810:	bl	4154ac <error@@Base+0x124c>
  409814:	mov	x1, xzr
  409818:	bl	411144 <clear@@Base+0xd6e4>
  40981c:	mov	w0, #0x65                  	// #101
  409820:	b	408454 <clear@@Base+0x49f4>
  409824:	adrp	x8, 437000 <PC+0x4800>
  409828:	ldr	w8, [x8, #484]
  40982c:	cmp	w8, #0x0
  409830:	b.gt	409848 <clear@@Base+0x5de8>
  409834:	adrp	x8, 437000 <PC+0x4800>
  409838:	ldr	w8, [x8, #340]
  40983c:	cmp	w8, #0x0
  409840:	cinc	w8, w8, lt  // lt = tstop
  409844:	asr	w8, w8, #1
  409848:	sxtw	x8, w8
  40984c:	str	x8, [x23, #1928]
  409850:	adrp	x9, 437000 <PC+0x4800>
  409854:	ldrsw	x10, [x9, #432]
  409858:	cmp	x8, x10
  40985c:	b.le	409868 <clear@@Base+0x5e08>
  409860:	mov	x8, x10
  409864:	str	x10, [x23, #1928]
  409868:	sub	w8, w10, w8
  40986c:	adrp	x10, 437000 <PC+0x4800>
  409870:	mov	w11, #0x1                   	// #1
  409874:	str	w8, [x9, #432]
  409878:	str	w11, [x10, #412]
  40987c:	mov	w0, #0x65                  	// #101
  409880:	b	408454 <clear@@Base+0x49f4>
  409884:	adrp	x8, 437000 <PC+0x4800>
  409888:	ldr	w8, [x8, #484]
  40988c:	cmp	w8, #0x0
  409890:	b.gt	4098a8 <clear@@Base+0x5e48>
  409894:	adrp	x8, 437000 <PC+0x4800>
  409898:	ldr	w8, [x8, #340]
  40989c:	cmp	w8, #0x0
  4098a0:	cinc	w8, w8, lt  // lt = tstop
  4098a4:	asr	w8, w8, #1
  4098a8:	sxtw	x9, w8
  4098ac:	str	x9, [x23, #1928]
  4098b0:	adrp	x9, 437000 <PC+0x4800>
  4098b4:	ldr	w10, [x9, #432]
  4098b8:	adrp	x11, 437000 <PC+0x4800>
  4098bc:	mov	w12, #0x1                   	// #1
  4098c0:	str	w12, [x11, #412]
  4098c4:	add	w8, w10, w8
  4098c8:	str	w8, [x9, #432]
  4098cc:	mov	w0, #0x65                  	// #101
  4098d0:	b	408454 <clear@@Base+0x49f4>
  4098d4:	mov	w0, #0x1                   	// #1
  4098d8:	str	x0, [x23, #1928]
  4098dc:	bl	418ae0 <winch@@Base+0xd8c>
  4098e0:	cbnz	x0, 409900 <clear@@Base+0x5ea0>
  4098e4:	adrp	x0, 419000 <winch@@Base+0x12ac>
  4098e8:	add	x0, x0, #0x955
  4098ec:	b	409248 <clear@@Base+0x57e8>
  4098f0:	mov	w0, #0x1                   	// #1
  4098f4:	str	x0, [x23, #1928]
  4098f8:	bl	418b4c <winch@@Base+0xdf8>
  4098fc:	cbz	x0, 40995c <clear@@Base+0x5efc>
  409900:	mov	x26, x0
  409904:	bl	415f7c <error@@Base+0x1d1c>
  409908:	bl	403a94 <clear@@Base+0x34>
  40990c:	bl	413ed4 <clear@@Base+0x10474>
  409910:	mov	x0, x26
  409914:	bl	40b02c <clear@@Base+0x75cc>
  409918:	mov	w8, w0
  40991c:	mov	w0, #0x65                  	// #101
  409920:	cbnz	w8, 408454 <clear@@Base+0x49f4>
  409924:	bl	4188a8 <winch@@Base+0xb54>
  409928:	mov	x8, x0
  40992c:	cmn	x0, #0x1
  409930:	mov	w0, #0x65                  	// #101
  409934:	b.eq	408454 <clear@@Base+0x49f4>  // b.none
  409938:	adrp	x9, 437000 <PC+0x4800>
  40993c:	ldr	w1, [x9, #508]
  409940:	mov	x0, x8
  409944:	bl	40dfb8 <clear@@Base+0xa558>
  409948:	mov	w0, #0x65                  	// #101
  40994c:	b	408454 <clear@@Base+0x49f4>
  409950:	bl	40e240 <clear@@Base+0xa7e0>
  409954:	mov	w0, #0x65                  	// #101
  409958:	b	408454 <clear@@Base+0x49f4>
  40995c:	adrp	x0, 419000 <winch@@Base+0x12ac>
  409960:	add	x0, x0, #0x961
  409964:	b	409248 <clear@@Base+0x57e8>
  409968:	mov	x0, x26
  40996c:	bl	40d4fc <clear@@Base+0x9a9c>
  409970:	mov	w0, #0x65                  	// #101
  409974:	b	408454 <clear@@Base+0x49f4>
  409978:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40997c:	add	x0, x0, #0x8c5
  409980:	b	409248 <clear@@Base+0x57e8>
  409984:	stp	x29, x30, [sp, #-64]!
  409988:	str	x23, [sp, #16]
  40998c:	stp	x22, x21, [sp, #32]
  409990:	stp	x20, x19, [sp, #48]
  409994:	mov	x29, sp
  409998:	mov	w19, w0
  40999c:	bl	404f48 <clear@@Base+0x14e8>
  4099a0:	tbnz	w0, #3, 409a50 <clear@@Base+0x5ff0>
  4099a4:	bl	415f7c <error@@Base+0x1d1c>
  4099a8:	bl	403a94 <clear@@Base+0x34>
  4099ac:	bl	413ed4 <clear@@Base+0x10474>
  4099b0:	bl	40e240 <clear@@Base+0xa7e0>
  4099b4:	bl	40452c <clear@@Base+0xacc>
  4099b8:	adrp	x21, 437000 <PC+0x4800>
  4099bc:	ldr	w9, [x21, #640]
  4099c0:	cmp	w19, #0x0
  4099c4:	adrp	x23, 437000 <PC+0x4800>
  4099c8:	csinv	x8, x0, xzr, ne  // ne = any
  4099cc:	adrp	x22, 437000 <PC+0x4800>
  4099d0:	mov	w10, #0x1                   	// #1
  4099d4:	str	x8, [x23, #424]
  4099d8:	str	w10, [x22, #388]
  4099dc:	cbnz	w9, 409a20 <clear@@Base+0x5fc0>
  4099e0:	mov	x20, x0
  4099e4:	cbz	w19, 4099f0 <clear@@Base+0x5f90>
  4099e8:	cmp	x8, x20
  4099ec:	b.gt	409a1c <clear@@Base+0x5fbc>
  4099f0:	bl	409c9c <clear@@Base+0x623c>
  4099f4:	mov	w0, #0x1                   	// #1
  4099f8:	mov	w1, wzr
  4099fc:	mov	w2, wzr
  409a00:	bl	40d290 <clear@@Base+0x9830>
  409a04:	ldr	w8, [x21, #640]
  409a08:	cbnz	w8, 409a20 <clear@@Base+0x5fc0>
  409a0c:	cbz	w19, 4099f0 <clear@@Base+0x5f90>
  409a10:	ldr	x8, [x23, #424]
  409a14:	cmp	x8, x20
  409a18:	b.le	4099f0 <clear@@Base+0x5f90>
  409a1c:	bl	403a20 <setlocale@plt+0x1d60>
  409a20:	str	wzr, [x22, #388]
  409a24:	bl	404d44 <clear@@Base+0x12e4>
  409a28:	ldr	w8, [x21, #640]
  409a2c:	cmp	w19, #0x0
  409a30:	mov	w9, #0x32                  	// #50
  409a34:	mov	w10, #0x38                  	// #56
  409a38:	csel	w9, w10, w9, ne  // ne = any
  409a3c:	tst	w8, #0x3
  409a40:	ccmp	w8, #0x0, #0x4, eq  // eq = none
  409a44:	mov	w8, #0x65                  	// #101
  409a48:	csel	w0, w9, w8, ne  // ne = any
  409a4c:	b	409a54 <clear@@Base+0x5ff4>
  409a50:	mov	w0, #0x65                  	// #101
  409a54:	ldp	x20, x19, [sp, #48]
  409a58:	ldp	x22, x21, [sp, #32]
  409a5c:	ldr	x23, [sp, #16]
  409a60:	ldp	x29, x30, [sp], #64
  409a64:	ret
  409a68:	stp	x29, x30, [sp, #-32]!
  409a6c:	str	x19, [sp, #16]
  409a70:	adrp	x19, 433000 <PC+0x800>
  409a74:	ldr	w8, [x19, #1920]
  409a78:	mov	w9, #0xf                   	// #15
  409a7c:	mov	w10, #0x5                   	// #5
  409a80:	mov	w11, #0x37                  	// #55
  409a84:	tst	w8, #0x1
  409a88:	csel	w9, w10, w9, eq  // eq = none
  409a8c:	tst	w8, #0x2000
  409a90:	csel	w8, w9, w11, eq  // eq = none
  409a94:	adrp	x9, 433000 <PC+0x800>
  409a98:	mov	x29, sp
  409a9c:	str	w8, [x9, #1904]
  409aa0:	bl	40376c <setlocale@plt+0x1aac>
  409aa4:	bl	403a94 <clear@@Base+0x34>
  409aa8:	bl	4060cc <clear@@Base+0x266c>
  409aac:	ldr	w8, [x19, #1920]
  409ab0:	tbnz	w8, #8, 409b20 <clear@@Base+0x60c0>
  409ab4:	tbnz	w8, #10, 409b34 <clear@@Base+0x60d4>
  409ab8:	tbnz	w8, #9, 409b48 <clear@@Base+0x60e8>
  409abc:	tbnz	w8, #2, 409b5c <clear@@Base+0x60fc>
  409ac0:	tbz	w8, #12, 409ad4 <clear@@Base+0x6074>
  409ac4:	adrp	x0, 419000 <winch@@Base+0x12ac>
  409ac8:	add	x0, x0, #0xa21
  409acc:	bl	4060f4 <clear@@Base+0x2694>
  409ad0:	ldr	w8, [x19, #1920]
  409ad4:	adrp	x9, 419000 <winch@@Base+0x12ac>
  409ad8:	adrp	x10, 419000 <winch@@Base+0x12ac>
  409adc:	add	x9, x9, #0xa2d
  409ae0:	add	x10, x10, #0x675
  409ae4:	tst	w8, #0x1
  409ae8:	adrp	x11, 419000 <winch@@Base+0x12ac>
  409aec:	add	x11, x11, #0xa2c
  409af0:	csel	x9, x10, x9, eq  // eq = none
  409af4:	tst	w8, #0x2000
  409af8:	csel	x0, x9, x11, eq  // eq = none
  409afc:	bl	4060f4 <clear@@Base+0x2694>
  409b00:	adrp	x8, 431000 <winch@@Base+0x192ac>
  409b04:	ldr	x0, [x8, #1160]
  409b08:	ldr	x19, [sp, #16]
  409b0c:	adrp	x8, 437000 <PC+0x4800>
  409b10:	str	wzr, [x8, #416]
  409b14:	mov	w1, wzr
  409b18:	ldp	x29, x30, [sp], #32
  409b1c:	b	406268 <clear@@Base+0x2808>
  409b20:	adrp	x0, 419000 <winch@@Base+0x12ac>
  409b24:	add	x0, x0, #0x9f4
  409b28:	bl	4060f4 <clear@@Base+0x2694>
  409b2c:	ldr	w8, [x19, #1920]
  409b30:	tbz	w8, #10, 409ab8 <clear@@Base+0x6058>
  409b34:	adrp	x0, 419000 <winch@@Base+0x12ac>
  409b38:	add	x0, x0, #0x9ff
  409b3c:	bl	4060f4 <clear@@Base+0x2694>
  409b40:	ldr	w8, [x19, #1920]
  409b44:	tbz	w8, #9, 409abc <clear@@Base+0x605c>
  409b48:	adrp	x0, 419000 <winch@@Base+0x12ac>
  409b4c:	add	x0, x0, #0xa0b
  409b50:	bl	4060f4 <clear@@Base+0x2694>
  409b54:	ldr	w8, [x19, #1920]
  409b58:	tbz	w8, #2, 409ac0 <clear@@Base+0x6060>
  409b5c:	adrp	x0, 419000 <winch@@Base+0x12ac>
  409b60:	add	x0, x0, #0xa17
  409b64:	bl	4060f4 <clear@@Base+0x2694>
  409b68:	ldr	w8, [x19, #1920]
  409b6c:	tbnz	w8, #12, 409ac4 <clear@@Base+0x6064>
  409b70:	b	409ad4 <clear@@Base+0x6074>
  409b74:	stp	x29, x30, [sp, #-64]!
  409b78:	stp	x24, x23, [sp, #16]
  409b7c:	stp	x22, x21, [sp, #32]
  409b80:	stp	x20, x19, [sp, #48]
  409b84:	mov	x29, sp
  409b88:	mov	w20, w2
  409b8c:	mov	w22, w1
  409b90:	mov	x21, x0
  409b94:	bl	40b4a4 <clear@@Base+0x7a44>
  409b98:	adrp	x23, 433000 <PC+0x800>
  409b9c:	ldr	w8, [x23, #1920]
  409ba0:	mov	x19, x0
  409ba4:	tbnz	w8, #10, 409bb0 <clear@@Base+0x6150>
  409ba8:	mov	w24, wzr
  409bac:	b	409bd8 <clear@@Base+0x6178>
  409bb0:	tbnz	w8, #0, 409bc0 <clear@@Base+0x6160>
  409bb4:	bl	40bae0 <clear@@Base+0x8080>
  409bb8:	cbnz	w0, 409c84 <clear@@Base+0x6224>
  409bbc:	b	409bc8 <clear@@Base+0x6168>
  409bc0:	bl	40b964 <clear@@Base+0x7f04>
  409bc4:	cbnz	w0, 409c84 <clear@@Base+0x6224>
  409bc8:	ldr	w8, [x23, #1920]
  409bcc:	mov	w24, #0x1                   	// #1
  409bd0:	and	w8, w8, #0xfffffbff
  409bd4:	str	w8, [x23, #1920]
  409bd8:	mov	w0, w8
  409bdc:	mov	x1, x21
  409be0:	mov	w2, w22
  409be4:	bl	416a04 <error@@Base+0x27a4>
  409be8:	ldr	w8, [x23, #1920]
  409bec:	and	w9, w8, #0xfffffffb
  409bf0:	str	w9, [x23, #1920]
  409bf4:	cbz	w0, 409c84 <clear@@Base+0x6224>
  409bf8:	mov	w22, w0
  409bfc:	tbnz	w22, #31, 409c4c <clear@@Base+0x61ec>
  409c00:	tbz	w8, #9, 409c4c <clear@@Base+0x61ec>
  409c04:	mov	w0, #0x1                   	// #1
  409c08:	tbnz	w8, #0, 409c18 <clear@@Base+0x61b8>
  409c0c:	bl	40bb50 <clear@@Base+0x80f0>
  409c10:	cbz	w0, 409c20 <clear@@Base+0x61c0>
  409c14:	b	409c4c <clear@@Base+0x61ec>
  409c18:	bl	40ba74 <clear@@Base+0x8014>
  409c1c:	cbnz	w0, 409c4c <clear@@Base+0x61ec>
  409c20:	ldr	w0, [x23, #1920]
  409c24:	mov	x1, x21
  409c28:	mov	w2, w22
  409c2c:	bl	416a04 <error@@Base+0x27a4>
  409c30:	ldr	w8, [x23, #1920]
  409c34:	mov	w22, w0
  409c38:	mov	w24, #0x1                   	// #1
  409c3c:	and	w9, w8, #0xfffffffb
  409c40:	str	w9, [x23, #1920]
  409c44:	cbnz	w0, 409bfc <clear@@Base+0x619c>
  409c48:	b	409c84 <clear@@Base+0x6224>
  409c4c:	cbnz	w20, 409c68 <clear@@Base+0x6208>
  409c50:	cmp	w22, #0x1
  409c54:	b.lt	409c68 <clear@@Base+0x6208>  // b.tstop
  409c58:	adrp	x0, 419000 <winch@@Base+0x12ac>
  409c5c:	add	x0, x0, #0xa2f
  409c60:	mov	x1, xzr
  409c64:	bl	414260 <error@@Base>
  409c68:	cbz	w24, 409c84 <clear@@Base+0x6224>
  409c6c:	mov	x0, x19
  409c70:	ldp	x20, x19, [sp, #48]
  409c74:	ldp	x22, x21, [sp, #32]
  409c78:	ldp	x24, x23, [sp, #16]
  409c7c:	ldp	x29, x30, [sp], #64
  409c80:	b	40b5b0 <clear@@Base+0x7b50>
  409c84:	mov	x0, x19
  409c88:	ldp	x20, x19, [sp, #48]
  409c8c:	ldp	x22, x21, [sp, #32]
  409c90:	ldp	x24, x23, [sp, #16]
  409c94:	ldp	x29, x30, [sp], #64
  409c98:	b	40b5a0 <clear@@Base+0x7b40>
  409c9c:	stp	x29, x30, [sp, #-48]!
  409ca0:	stp	x22, x21, [sp, #16]
  409ca4:	stp	x20, x19, [sp, #32]
  409ca8:	mov	x29, sp
  409cac:	bl	415354 <error@@Base+0x10f4>
  409cb0:	cbz	w0, 409cd0 <clear@@Base+0x6270>
  409cb4:	adrp	x8, 437000 <PC+0x4800>
  409cb8:	ldr	x0, [x8, #248]
  409cbc:	cmn	x0, #0x1
  409cc0:	b.eq	409d24 <clear@@Base+0x62c4>  // b.none
  409cc4:	adrp	x8, 437000 <PC+0x4800>
  409cc8:	ldr	w1, [x8, #256]
  409ccc:	b	409d2c <clear@@Base+0x62cc>
  409cd0:	adrp	x8, 437000 <PC+0x4800>
  409cd4:	ldr	w8, [x8, #412]
  409cd8:	cbz	w8, 409d14 <clear@@Base+0x62b4>
  409cdc:	adrp	x19, 437000 <PC+0x4800>
  409ce0:	adrp	x20, 437000 <PC+0x4800>
  409ce4:	ldr	w22, [x19, #468]
  409ce8:	ldr	w21, [x20, #388]
  409cec:	mov	w9, #0x1                   	// #1
  409cf0:	cmp	w8, #0x2
  409cf4:	str	w9, [x19, #468]
  409cf8:	str	wzr, [x20, #388]
  409cfc:	b.ne	409d08 <clear@@Base+0x62a8>  // b.any
  409d00:	bl	40bc0c <clear@@Base+0x81ac>
  409d04:	bl	40def0 <clear@@Base+0xa490>
  409d08:	bl	40e1f8 <clear@@Base+0xa798>
  409d0c:	str	w22, [x19, #468]
  409d10:	str	w21, [x20, #388]
  409d14:	ldp	x20, x19, [sp, #32]
  409d18:	ldp	x22, x21, [sp, #16]
  409d1c:	ldp	x29, x30, [sp], #48
  409d20:	ret
  409d24:	mov	w1, #0x1                   	// #1
  409d28:	mov	x0, xzr
  409d2c:	ldp	x20, x19, [sp, #32]
  409d30:	ldp	x22, x21, [sp, #16]
  409d34:	ldp	x29, x30, [sp], #48
  409d38:	b	40dfb8 <clear@@Base+0xa558>
  409d3c:	stp	x29, x30, [sp, #-32]!
  409d40:	stp	x20, x19, [sp, #16]
  409d44:	adrp	x8, 433000 <PC+0x800>
  409d48:	ldr	w20, [x8, #1968]
  409d4c:	adrp	x9, 418000 <winch@@Base+0x2ac>
  409d50:	adrp	x8, 419000 <winch@@Base+0x12ac>
  409d54:	add	x9, x9, #0xd66
  409d58:	add	x8, x8, #0xa41
  409d5c:	adrp	x10, 433000 <PC+0x800>
  409d60:	mov	w11, #0x2f                  	// #47
  409d64:	tst	w20, #0xffffffbf
  409d68:	mov	x29, sp
  409d6c:	csel	x19, x8, x9, eq  // eq = none
  409d70:	str	w11, [x10, #1904]
  409d74:	bl	40376c <setlocale@plt+0x1aac>
  409d78:	bl	403a94 <clear@@Base+0x34>
  409d7c:	bl	4060cc <clear@@Base+0x266c>
  409d80:	mov	x0, x19
  409d84:	bl	4060f4 <clear@@Base+0x2694>
  409d88:	adrp	x8, 433000 <PC+0x800>
  409d8c:	ldrb	w8, [x8, #1972]
  409d90:	cmp	w8, #0x1
  409d94:	b.eq	409dbc <clear@@Base+0x635c>  // b.none
  409d98:	and	w19, w20, #0xffffffbf
  409d9c:	tbnz	w20, #6, 409dcc <clear@@Base+0x636c>
  409da0:	cmp	w19, #0x2
  409da4:	b.eq	409de0 <clear@@Base+0x6380>  // b.none
  409da8:	cmp	w19, #0x3
  409dac:	b.ne	409dec <clear@@Base+0x638c>  // b.any
  409db0:	adrp	x0, 419000 <winch@@Base+0x12ac>
  409db4:	add	x0, x0, #0x90b
  409db8:	b	409de8 <clear@@Base+0x6388>
  409dbc:	mov	x0, x19
  409dc0:	bl	4060f4 <clear@@Base+0x2694>
  409dc4:	and	w19, w20, #0xffffffbf
  409dc8:	tbz	w20, #6, 409da0 <clear@@Base+0x6340>
  409dcc:	adrp	x0, 419000 <winch@@Base+0x12ac>
  409dd0:	add	x0, x0, #0xa43
  409dd4:	bl	4060f4 <clear@@Base+0x2694>
  409dd8:	cmp	w19, #0x2
  409ddc:	b.ne	409da8 <clear@@Base+0x6348>  // b.any
  409de0:	adrp	x0, 419000 <winch@@Base+0x12ac>
  409de4:	add	x0, x0, #0x97e
  409de8:	bl	4060f4 <clear@@Base+0x2694>
  409dec:	adrp	x8, 437000 <PC+0x4800>
  409df0:	str	wzr, [x8, #416]
  409df4:	ldp	x20, x19, [sp, #16]
  409df8:	mov	x0, xzr
  409dfc:	mov	w1, wzr
  409e00:	ldp	x29, x30, [sp], #32
  409e04:	b	406268 <clear@@Base+0x2808>
  409e08:	stp	x29, x30, [sp, #-32]!
  409e0c:	stp	x20, x19, [sp, #16]
  409e10:	mov	x29, sp
  409e14:	bl	415f7c <error@@Base+0x1d1c>
  409e18:	bl	403a94 <clear@@Base+0x34>
  409e1c:	bl	413ed4 <clear@@Base+0x10474>
  409e20:	bl	4072a0 <clear@@Base+0x3840>
  409e24:	adrp	x8, 433000 <PC+0x800>
  409e28:	ldr	w8, [x8, #1904]
  409e2c:	sub	w8, w8, #0x5
  409e30:	cmp	w8, #0x32
  409e34:	b.hi	409fe4 <clear@@Base+0x6584>  // b.pmore
  409e38:	adrp	x9, 419000 <winch@@Base+0x12ac>
  409e3c:	add	x9, x9, #0x86a
  409e40:	adr	x10, 409e54 <clear@@Base+0x63f4>
  409e44:	ldrb	w11, [x9, x8]
  409e48:	add	x10, x10, x11, lsl #2
  409e4c:	mov	x19, x0
  409e50:	br	x10
  409e54:	adrp	x8, 433000 <PC+0x800>
  409e58:	ldr	w1, [x8, #1928]
  409e5c:	mov	x0, x19
  409e60:	ldp	x20, x19, [sp, #16]
  409e64:	mov	w2, wzr
  409e68:	ldp	x29, x30, [sp], #32
  409e6c:	b	409b74 <clear@@Base+0x6114>
  409e70:	add	x19, x19, #0x1
  409e74:	ldrb	w8, [x19]
  409e78:	cmp	w8, #0x2b
  409e7c:	b.eq	409e70 <clear@@Base+0x6410>  // b.none
  409e80:	cmp	w8, #0x20
  409e84:	b.eq	409e70 <clear@@Base+0x6410>  // b.none
  409e88:	adrp	x20, 432000 <winch@@Base+0x1a2ac>
  409e8c:	ldr	x0, [x20, #2056]
  409e90:	cbz	x0, 409e9c <clear@@Base+0x643c>
  409e94:	bl	401b20 <free@plt>
  409e98:	ldrb	w8, [x19]
  409e9c:	cbz	w8, 409fe0 <clear@@Base+0x6580>
  409ea0:	mov	x0, x19
  409ea4:	bl	402170 <setlocale@plt+0x4b0>
  409ea8:	str	x0, [x20, #2056]
  409eac:	b	409fe4 <clear@@Base+0x6584>
  409eb0:	adrp	x8, 437000 <PC+0x4800>
  409eb4:	ldr	w8, [x8, #284]
  409eb8:	cbnz	w8, 409fe4 <clear@@Base+0x6584>
  409ebc:	mov	x0, x19
  409ec0:	bl	40b7ac <clear@@Base+0x7d4c>
  409ec4:	ldp	x20, x19, [sp, #16]
  409ec8:	ldp	x29, x30, [sp], #32
  409ecc:	b	418008 <winch@@Base+0x2b4>
  409ed0:	ldrb	w8, [x19]
  409ed4:	cmp	w8, #0x21
  409ed8:	b.eq	409ef8 <clear@@Base+0x6498>  // b.none
  409edc:	adrp	x20, 433000 <PC+0x800>
  409ee0:	ldr	x0, [x20, #1984]
  409ee4:	cbz	x0, 409eec <clear@@Base+0x648c>
  409ee8:	bl	401b20 <free@plt>
  409eec:	mov	x0, x19
  409ef0:	bl	40c078 <clear@@Base+0x8618>
  409ef4:	str	x0, [x20, #1984]
  409ef8:	adrp	x8, 437000 <PC+0x4800>
  409efc:	ldr	w8, [x8, #284]
  409f00:	cbnz	w8, 409fe4 <clear@@Base+0x6584>
  409f04:	adrp	x8, 433000 <PC+0x800>
  409f08:	ldr	x0, [x8, #1984]
  409f0c:	cbnz	x0, 409f18 <clear@@Base+0x64b8>
  409f10:	adrp	x0, 418000 <winch@@Base+0x2ac>
  409f14:	add	x0, x0, #0xf00
  409f18:	ldp	x20, x19, [sp, #16]
  409f1c:	adrp	x1, 419000 <winch@@Base+0x12ac>
  409f20:	add	x1, x1, #0x9e8
  409f24:	ldp	x29, x30, [sp], #32
  409f28:	b	411144 <clear@@Base+0xd6e4>
  409f2c:	adrp	x8, 433000 <PC+0x800>
  409f30:	ldrb	w0, [x19]
  409f34:	ldrb	w1, [x19, #1]
  409f38:	ldr	w3, [x8, #1928]
  409f3c:	mov	w2, #0x1                   	// #1
  409f40:	b	409f58 <clear@@Base+0x64f8>
  409f44:	adrp	x8, 433000 <PC+0x800>
  409f48:	ldrb	w0, [x19, #1]
  409f4c:	ldrb	w1, [x19]
  409f50:	ldr	w3, [x8, #1928]
  409f54:	mov	w2, wzr
  409f58:	ldp	x20, x19, [sp, #16]
  409f5c:	ldp	x29, x30, [sp], #32
  409f60:	b	403eec <clear@@Base+0x48c>
  409f64:	adrp	x8, 437000 <PC+0x4800>
  409f68:	ldr	w8, [x8, #284]
  409f6c:	cbnz	w8, 409fe4 <clear@@Base+0x6584>
  409f70:	adrp	x8, 433000 <PC+0x800>
  409f74:	ldrb	w0, [x8, #1976]
  409f78:	mov	x1, x19
  409f7c:	bl	411350 <clear@@Base+0xd8f0>
  409f80:	ldp	x20, x19, [sp, #16]
  409f84:	adrp	x0, 419000 <winch@@Base+0x12ac>
  409f88:	add	x0, x0, #0x9ee
  409f8c:	mov	x1, xzr
  409f90:	ldp	x29, x30, [sp], #32
  409f94:	b	414260 <error@@Base>
  409f98:	adrp	x20, 433000 <PC+0x800>
  409f9c:	adrp	x8, 433000 <PC+0x800>
  409fa0:	adrp	x9, 433000 <PC+0x800>
  409fa4:	ldr	x0, [x20, #1936]
  409fa8:	ldr	w1, [x8, #1980]
  409fac:	ldr	w3, [x9, #1968]
  409fb0:	mov	x2, x19
  409fb4:	bl	4131d0 <clear@@Base+0xf770>
  409fb8:	str	xzr, [x20, #1936]
  409fbc:	b	409fe4 <clear@@Base+0x6584>
  409fc0:	adrp	x8, 433000 <PC+0x800>
  409fc4:	ldr	w9, [x8, #1920]
  409fc8:	mov	x0, x19
  409fcc:	eor	w1, w9, #0x100
  409fd0:	str	w1, [x8, #1920]
  409fd4:	ldp	x20, x19, [sp, #16]
  409fd8:	ldp	x29, x30, [sp], #32
  409fdc:	b	41770c <error@@Base+0x34ac>
  409fe0:	str	xzr, [x20, #2056]
  409fe4:	ldp	x20, x19, [sp, #16]
  409fe8:	ldp	x29, x30, [sp], #32
  409fec:	ret
  409ff0:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  409ff4:	ldr	w8, [x8, #3496]
  409ff8:	lsl	w9, w0, #2
  409ffc:	cmp	w8, #0x0
  40a000:	csel	w8, w0, w9, eq  // eq = none
  40a004:	add	w0, w8, #0x1
  40a008:	ret
  40a00c:	stp	x29, x30, [sp, #-32]!
  40a010:	stp	x20, x19, [sp, #16]
  40a014:	mov	w20, w0
  40a018:	mov	w0, #0x4                   	// #4
  40a01c:	mov	w1, w20
  40a020:	mov	x29, sp
  40a024:	bl	402238 <setlocale@plt+0x578>
  40a028:	cmp	w20, #0x1
  40a02c:	mov	x19, x0
  40a030:	b.lt	40a048 <clear@@Base+0x65e8>  // b.tstop
  40a034:	mov	w8, w20
  40a038:	lsl	x2, x8, #2
  40a03c:	mov	w1, #0xff                  	// #255
  40a040:	mov	x0, x19
  40a044:	bl	401a20 <memset@plt>
  40a048:	mov	x0, x19
  40a04c:	ldp	x20, x19, [sp, #16]
  40a050:	ldp	x29, x30, [sp], #32
  40a054:	ret
  40a058:	sub	sp, sp, #0x80
  40a05c:	stp	x24, x23, [sp, #80]
  40a060:	stp	x22, x21, [sp, #96]
  40a064:	stp	x20, x19, [sp, #112]
  40a068:	mov	w21, w4
  40a06c:	mov	x23, x3
  40a070:	mov	x22, x2
  40a074:	mov	x19, x1
  40a078:	mov	x20, x0
  40a07c:	stp	x29, x30, [sp, #32]
  40a080:	stp	x28, x27, [sp, #48]
  40a084:	stp	x26, x25, [sp, #64]
  40a088:	add	x29, sp, #0x20
  40a08c:	cbz	x3, 40a098 <clear@@Base+0x6638>
  40a090:	ldrsw	x0, [x23]
  40a094:	b	40a0a0 <clear@@Base+0x6640>
  40a098:	mov	x0, x19
  40a09c:	bl	401830 <strlen@plt>
  40a0a0:	cmp	x0, #0x1
  40a0a4:	mov	x26, x20
  40a0a8:	str	x19, [sp, #16]
  40a0ac:	stur	x20, [x29, #-8]
  40a0b0:	b.lt	40a1fc <clear@@Base+0x679c>  // b.tstop
  40a0b4:	str	x23, [sp, #8]
  40a0b8:	add	x24, x19, x0
  40a0bc:	adrp	x27, 432000 <winch@@Base+0x1a2ac>
  40a0c0:	mov	x28, x20
  40a0c4:	mov	x23, x19
  40a0c8:	mov	x26, x20
  40a0cc:	b	40a0e8 <clear@@Base+0x6688>
  40a0d0:	ldur	x28, [x29, #-8]
  40a0d4:	ldr	x23, [sp, #16]
  40a0d8:	cmp	x28, x26
  40a0dc:	csel	x26, x28, x26, hi  // hi = pmore
  40a0e0:	cmp	x23, x24
  40a0e4:	b.cs	40a1dc <clear@@Base+0x677c>  // b.hs, b.nlast
  40a0e8:	add	x0, sp, #0x10
  40a0ec:	mov	w1, #0x1                   	// #1
  40a0f0:	mov	x2, x24
  40a0f4:	bl	405c4c <clear@@Base+0x21ec>
  40a0f8:	mov	x25, x0
  40a0fc:	tbz	w21, #1, 40a154 <clear@@Base+0x66f4>
  40a100:	cmp	x25, #0x8
  40a104:	b.ne	40a154 <clear@@Base+0x66f4>  // b.any
  40a108:	ldur	x9, [x29, #-8]
  40a10c:	cmp	x9, x20
  40a110:	b.ls	40a154 <clear@@Base+0x66f4>  // b.plast
  40a114:	ldr	w8, [x27, #3496]
  40a118:	sub	x9, x9, #0x1
  40a11c:	cmp	x9, x20
  40a120:	stur	x9, [x29, #-8]
  40a124:	b.ls	40a0d0 <clear@@Base+0x6670>  // b.plast
  40a128:	cbz	w8, 40a0d0 <clear@@Base+0x6670>
  40a12c:	ldrb	w10, [x9]
  40a130:	tbz	w10, #7, 40a0d0 <clear@@Base+0x6670>
  40a134:	mvn	w11, w10
  40a138:	and	w11, w11, #0xc0
  40a13c:	sub	x9, x9, #0x1
  40a140:	cbnz	w11, 40a11c <clear@@Base+0x66bc>
  40a144:	and	w10, w10, #0xfe
  40a148:	cmp	w10, #0xfe
  40a14c:	b.eq	40a11c <clear@@Base+0x66bc>  // b.none
  40a150:	b	40a0d0 <clear@@Base+0x6670>
  40a154:	tbz	w21, #3, 40a19c <clear@@Base+0x673c>
  40a158:	orr	x8, x25, #0x80
  40a15c:	cmp	x8, #0x9b
  40a160:	b.ne	40a19c <clear@@Base+0x673c>  // b.any
  40a164:	ldr	x8, [sp, #16]
  40a168:	add	x8, x8, #0x1
  40a16c:	cmp	x8, x24
  40a170:	str	x8, [sp, #16]
  40a174:	b.cs	40a0d0 <clear@@Base+0x6670>  // b.hs, b.nlast
  40a178:	add	x9, x8, #0x1
  40a17c:	str	x9, [sp, #16]
  40a180:	ldrb	w0, [x8]
  40a184:	bl	40f1a0 <clear@@Base+0xb740>
  40a188:	cbz	w0, 40a0d0 <clear@@Base+0x6670>
  40a18c:	ldr	x8, [sp, #16]
  40a190:	cmp	x8, x24
  40a194:	b.cc	40a178 <clear@@Base+0x6718>  // b.lo, b.ul, b.last
  40a198:	b	40a0d0 <clear@@Base+0x6670>
  40a19c:	tbz	w21, #0, 40a1b8 <clear@@Base+0x6758>
  40a1a0:	mov	w0, w25
  40a1a4:	bl	401b90 <iswupper@plt>
  40a1a8:	cbz	w0, 40a1b8 <clear@@Base+0x6758>
  40a1ac:	mov	w0, w25
  40a1b0:	bl	401c70 <towlower@plt>
  40a1b4:	mov	w25, w0
  40a1b8:	sub	x0, x29, #0x8
  40a1bc:	mov	x1, x25
  40a1c0:	bl	405858 <clear@@Base+0x1df8>
  40a1c4:	cbz	x22, 40a0d0 <clear@@Base+0x6670>
  40a1c8:	sub	x9, x28, x20
  40a1cc:	sub	w8, w23, w19
  40a1d0:	sbfiz	x9, x9, #2, #32
  40a1d4:	str	w8, [x22, x9]
  40a1d8:	b	40a0d0 <clear@@Base+0x6670>
  40a1dc:	tbz	w21, #2, 40a22c <clear@@Base+0x67cc>
  40a1e0:	ldr	x23, [sp, #8]
  40a1e4:	cmp	x26, x20
  40a1e8:	b.ls	40a1fc <clear@@Base+0x679c>  // b.plast
  40a1ec:	mov	x8, x26
  40a1f0:	ldrb	w9, [x8, #-1]!
  40a1f4:	cmp	w9, #0xd
  40a1f8:	csel	x26, x8, x26, eq  // eq = none
  40a1fc:	strb	wzr, [x26]
  40a200:	cbz	x23, 40a20c <clear@@Base+0x67ac>
  40a204:	sub	w8, w26, w20
  40a208:	str	w8, [x23]
  40a20c:	ldp	x20, x19, [sp, #112]
  40a210:	ldp	x22, x21, [sp, #96]
  40a214:	ldp	x24, x23, [sp, #80]
  40a218:	ldp	x26, x25, [sp, #64]
  40a21c:	ldp	x28, x27, [sp, #48]
  40a220:	ldp	x29, x30, [sp, #32]
  40a224:	add	sp, sp, #0x80
  40a228:	ret
  40a22c:	ldr	x23, [sp, #8]
  40a230:	strb	wzr, [x26]
  40a234:	cbnz	x23, 40a204 <clear@@Base+0x67a4>
  40a238:	b	40a20c <clear@@Base+0x67ac>
  40a23c:	stp	x29, x30, [sp, #-16]!
  40a240:	adrp	x8, 433000 <PC+0x800>
  40a244:	ldr	x0, [x8, #1992]
  40a248:	mov	x29, sp
  40a24c:	bl	40a278 <clear@@Base+0x6818>
  40a250:	adrp	x8, 433000 <PC+0x800>
  40a254:	ldr	x0, [x8, #2000]
  40a258:	bl	40a278 <clear@@Base+0x6818>
  40a25c:	adrp	x8, 433000 <PC+0x800>
  40a260:	ldr	x0, [x8, #2008]
  40a264:	bl	40a278 <clear@@Base+0x6818>
  40a268:	adrp	x8, 433000 <PC+0x800>
  40a26c:	ldr	x0, [x8, #2016]
  40a270:	ldp	x29, x30, [sp], #16
  40a274:	b	40a278 <clear@@Base+0x6818>
  40a278:	stp	x29, x30, [sp, #-80]!
  40a27c:	stp	x26, x25, [sp, #16]
  40a280:	stp	x24, x23, [sp, #32]
  40a284:	stp	x22, x21, [sp, #48]
  40a288:	stp	x20, x19, [sp, #64]
  40a28c:	mov	x29, sp
  40a290:	cbz	x0, 40a36c <clear@@Base+0x690c>
  40a294:	adrp	x21, 419000 <winch@@Base+0x12ac>
  40a298:	mov	x19, x0
  40a29c:	add	x21, x21, #0xafb
  40a2a0:	mov	w22, #0x7f                  	// #127
  40a2a4:	b	40a2b0 <clear@@Base+0x6850>
  40a2a8:	ldr	x19, [x19]
  40a2ac:	cbz	x19, 40a36c <clear@@Base+0x690c>
  40a2b0:	ldp	x23, x8, [x19, #8]
  40a2b4:	sub	x8, x8, x23
  40a2b8:	cmp	w8, #0x1
  40a2bc:	b.lt	40a2a8 <clear@@Base+0x6848>  // b.tstop
  40a2c0:	add	x24, x23, w8, sxtw
  40a2c4:	mov	x25, x23
  40a2c8:	b	40a2d8 <clear@@Base+0x6878>
  40a2cc:	mov	x20, x21
  40a2d0:	ldrb	w8, [x20]
  40a2d4:	cbnz	w8, 40a34c <clear@@Base+0x68ec>
  40a2d8:	ldrb	w8, [x25]
  40a2dc:	cmp	w8, #0xb
  40a2e0:	b.ne	40a30c <clear@@Base+0x68ac>  // b.any
  40a2e4:	ldrb	w0, [x25, #1]
  40a2e8:	bl	402680 <setlocale@plt+0x9c0>
  40a2ec:	ldrb	w26, [x25, #2]
  40a2f0:	add	x25, x25, x26
  40a2f4:	cbz	x0, 40a2cc <clear@@Base+0x686c>
  40a2f8:	mov	x20, x0
  40a2fc:	bl	401830 <strlen@plt>
  40a300:	cmp	w0, w26
  40a304:	b.gt	40a2cc <clear@@Base+0x686c>
  40a308:	b	40a2d0 <clear@@Base+0x6870>
  40a30c:	cbnz	w8, 40a360 <clear@@Base+0x6900>
  40a310:	strb	wzr, [x23], #1
  40a314:	cmp	x23, x25
  40a318:	b.hi	40a328 <clear@@Base+0x68c8>  // b.pmore
  40a31c:	strb	w22, [x23], #1
  40a320:	cmp	x23, x25
  40a324:	b.ls	40a31c <clear@@Base+0x68bc>  // b.plast
  40a328:	ldrsb	w8, [x25, #1]
  40a32c:	add	x23, x25, #0x2
  40a330:	tbz	w8, #31, 40a33c <clear@@Base+0x68dc>
  40a334:	ldrb	w8, [x23], #1
  40a338:	cbnz	w8, 40a334 <clear@@Base+0x68d4>
  40a33c:	cmp	x23, x24
  40a340:	mov	x25, x23
  40a344:	b.cc	40a2d8 <clear@@Base+0x6878>  // b.lo, b.ul, b.last
  40a348:	b	40a2a8 <clear@@Base+0x6848>
  40a34c:	add	x9, x20, #0x1
  40a350:	strb	w8, [x23], #1
  40a354:	ldrb	w8, [x9], #1
  40a358:	cbnz	w8, 40a350 <clear@@Base+0x68f0>
  40a35c:	b	40a2d8 <clear@@Base+0x6878>
  40a360:	add	x25, x25, #0x1
  40a364:	strb	w8, [x23], #1
  40a368:	b	40a2d8 <clear@@Base+0x6878>
  40a36c:	ldp	x20, x19, [sp, #64]
  40a370:	ldp	x22, x21, [sp, #48]
  40a374:	ldp	x24, x23, [sp, #32]
  40a378:	ldp	x26, x25, [sp, #16]
  40a37c:	ldp	x29, x30, [sp], #80
  40a380:	ret
  40a384:	stp	x29, x30, [sp, #-32]!
  40a388:	mov	w0, #0x1                   	// #1
  40a38c:	mov	w1, #0x18                  	// #24
  40a390:	str	x19, [sp, #16]
  40a394:	mov	x29, sp
  40a398:	bl	401a60 <calloc@plt>
  40a39c:	cbz	x0, 40a3c4 <clear@@Base+0x6964>
  40a3a0:	adrp	x9, 433000 <PC+0x800>
  40a3a4:	ldr	x10, [x9, #1992]
  40a3a8:	adrp	x8, 431000 <winch@@Base+0x192ac>
  40a3ac:	add	x8, x8, #0x4f4
  40a3b0:	add	x11, x8, #0x1f1
  40a3b4:	stp	x8, x11, [x0, #8]
  40a3b8:	str	x10, [x0]
  40a3bc:	str	x0, [x9, #1992]
  40a3c0:	b	40a3d4 <clear@@Base+0x6974>
  40a3c4:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40a3c8:	add	x0, x0, #0xa99
  40a3cc:	mov	x1, xzr
  40a3d0:	bl	414260 <error@@Base>
  40a3d4:	mov	w0, #0x1                   	// #1
  40a3d8:	mov	w1, #0x18                  	// #24
  40a3dc:	bl	401a60 <calloc@plt>
  40a3e0:	cbz	x0, 40a408 <clear@@Base+0x69a8>
  40a3e4:	adrp	x9, 433000 <PC+0x800>
  40a3e8:	ldr	x10, [x9, #2000]
  40a3ec:	adrp	x8, 431000 <winch@@Base+0x192ac>
  40a3f0:	add	x8, x8, #0x6e5
  40a3f4:	add	x11, x8, #0xc9
  40a3f8:	stp	x8, x11, [x0, #8]
  40a3fc:	str	x10, [x0]
  40a400:	str	x0, [x9, #2000]
  40a404:	b	40a418 <clear@@Base+0x69b8>
  40a408:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40a40c:	add	x0, x0, #0xab9
  40a410:	mov	x1, xzr
  40a414:	bl	414260 <error@@Base>
  40a418:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40a41c:	add	x0, x0, #0xa5d
  40a420:	bl	402170 <setlocale@plt+0x4b0>
  40a424:	cbz	x0, 40a454 <clear@@Base+0x69f4>
  40a428:	mov	w1, #0x1                   	// #1
  40a42c:	mov	x19, x0
  40a430:	bl	40a9b0 <clear@@Base+0x6f50>
  40a434:	tbz	w0, #31, 40a44c <clear@@Base+0x69ec>
  40a438:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40a43c:	add	x0, x0, #0xade
  40a440:	add	x1, x29, #0x18
  40a444:	str	x19, [x29, #24]
  40a448:	bl	414260 <error@@Base>
  40a44c:	mov	x0, x19
  40a450:	bl	401b20 <free@plt>
  40a454:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40a458:	adrp	x1, 419000 <winch@@Base+0x12ac>
  40a45c:	add	x0, x0, #0xa6f
  40a460:	add	x1, x1, #0xa7e
  40a464:	mov	w2, #0x1                   	// #1
  40a468:	bl	40a558 <clear@@Base+0x6af8>
  40a46c:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40a470:	adrp	x1, 419000 <winch@@Base+0x12ac>
  40a474:	add	x0, x0, #0xa8b
  40a478:	add	x1, x1, #0xa93
  40a47c:	mov	w2, wzr
  40a480:	bl	40a558 <clear@@Base+0x6af8>
  40a484:	ldr	x19, [sp, #16]
  40a488:	ldp	x29, x30, [sp], #32
  40a48c:	ret
  40a490:	stp	x29, x30, [sp, #-32]!
  40a494:	stp	x20, x19, [sp, #16]
  40a498:	mov	x29, sp
  40a49c:	cbz	w1, 40a4d0 <clear@@Base+0x6a70>
  40a4a0:	mov	w20, w1
  40a4a4:	mov	x19, x0
  40a4a8:	mov	w0, #0x1                   	// #1
  40a4ac:	mov	w1, #0x18                  	// #24
  40a4b0:	bl	401a60 <calloc@plt>
  40a4b4:	cbz	x0, 40a4dc <clear@@Base+0x6a7c>
  40a4b8:	adrp	x8, 433000 <PC+0x800>
  40a4bc:	ldr	x9, [x8, #1992]
  40a4c0:	add	x10, x19, w20, sxtw
  40a4c4:	stp	x19, x10, [x0, #8]
  40a4c8:	str	x0, [x8, #1992]
  40a4cc:	str	x9, [x0]
  40a4d0:	ldp	x20, x19, [sp, #16]
  40a4d4:	ldp	x29, x30, [sp], #32
  40a4d8:	ret
  40a4dc:	ldp	x20, x19, [sp, #16]
  40a4e0:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40a4e4:	add	x0, x0, #0xa99
  40a4e8:	mov	x1, xzr
  40a4ec:	ldp	x29, x30, [sp], #32
  40a4f0:	b	414260 <error@@Base>
  40a4f4:	stp	x29, x30, [sp, #-32]!
  40a4f8:	stp	x20, x19, [sp, #16]
  40a4fc:	mov	x29, sp
  40a500:	cbz	w1, 40a534 <clear@@Base+0x6ad4>
  40a504:	mov	w20, w1
  40a508:	mov	x19, x0
  40a50c:	mov	w0, #0x1                   	// #1
  40a510:	mov	w1, #0x18                  	// #24
  40a514:	bl	401a60 <calloc@plt>
  40a518:	cbz	x0, 40a540 <clear@@Base+0x6ae0>
  40a51c:	adrp	x8, 433000 <PC+0x800>
  40a520:	ldr	x9, [x8, #2000]
  40a524:	add	x10, x19, w20, sxtw
  40a528:	stp	x19, x10, [x0, #8]
  40a52c:	str	x0, [x8, #2000]
  40a530:	str	x9, [x0]
  40a534:	ldp	x20, x19, [sp, #16]
  40a538:	ldp	x29, x30, [sp], #32
  40a53c:	ret
  40a540:	ldp	x20, x19, [sp, #16]
  40a544:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40a548:	add	x0, x0, #0xab9
  40a54c:	mov	x1, xzr
  40a550:	ldp	x29, x30, [sp], #32
  40a554:	b	414260 <error@@Base>
  40a558:	stp	x29, x30, [sp, #-48]!
  40a55c:	stp	x20, x19, [sp, #32]
  40a560:	mov	w19, w2
  40a564:	mov	x20, x1
  40a568:	str	x21, [sp, #16]
  40a56c:	mov	x29, sp
  40a570:	cbz	x0, 40a5d0 <clear@@Base+0x6b70>
  40a574:	adrp	x8, 433000 <PC+0x800>
  40a578:	mov	x21, x0
  40a57c:	ldr	x0, [x8, #2008]
  40a580:	add	x2, x29, #0x18
  40a584:	mov	x1, x21
  40a588:	bl	40a648 <clear@@Base+0x6be8>
  40a58c:	cmp	w0, #0x1
  40a590:	b.eq	40a5c8 <clear@@Base+0x6b68>  // b.none
  40a594:	mov	x0, x21
  40a598:	bl	401c50 <getenv@plt>
  40a59c:	str	x0, [x29, #24]
  40a5a0:	cbz	x0, 40a5ac <clear@@Base+0x6b4c>
  40a5a4:	ldrb	w8, [x0]
  40a5a8:	cbnz	w8, 40a5d8 <clear@@Base+0x6b78>
  40a5ac:	adrp	x8, 433000 <PC+0x800>
  40a5b0:	ldr	x0, [x8, #2016]
  40a5b4:	add	x2, x29, #0x18
  40a5b8:	mov	x1, x21
  40a5bc:	bl	40a648 <clear@@Base+0x6be8>
  40a5c0:	cmp	w0, #0x1
  40a5c4:	b.ne	40a5d0 <clear@@Base+0x6b70>  // b.any
  40a5c8:	ldr	x0, [x29, #24]
  40a5cc:	cbnz	x0, 40a5d8 <clear@@Base+0x6b78>
  40a5d0:	mov	x0, x20
  40a5d4:	cbz	w19, 40a620 <clear@@Base+0x6bc0>
  40a5d8:	bl	402170 <setlocale@plt+0x4b0>
  40a5dc:	mov	x20, x0
  40a5e0:	cbz	x0, 40a610 <clear@@Base+0x6bb0>
  40a5e4:	mov	x0, x20
  40a5e8:	mov	w1, w19
  40a5ec:	bl	40a9b0 <clear@@Base+0x6f50>
  40a5f0:	tbz	w0, #31, 40a608 <clear@@Base+0x6ba8>
  40a5f4:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40a5f8:	add	x0, x0, #0xade
  40a5fc:	add	x1, x29, #0x18
  40a600:	str	x20, [x29, #24]
  40a604:	bl	414260 <error@@Base>
  40a608:	mov	x0, x20
  40a60c:	bl	401b20 <free@plt>
  40a610:	ldp	x20, x19, [sp, #32]
  40a614:	ldr	x21, [sp, #16]
  40a618:	ldp	x29, x30, [sp], #48
  40a61c:	ret
  40a620:	bl	40bfb8 <clear@@Base+0x8558>
  40a624:	mov	x20, x0
  40a628:	cbnz	x0, 40a5e4 <clear@@Base+0x6b84>
  40a62c:	b	40a610 <clear@@Base+0x6bb0>
  40a630:	adrp	x8, 433000 <PC+0x800>
  40a634:	ldr	x8, [x8, #1992]
  40a638:	mov	x2, x1
  40a63c:	mov	x1, x0
  40a640:	mov	x0, x8
  40a644:	b	40a648 <clear@@Base+0x6be8>
  40a648:	stp	x29, x30, [sp, #-48]!
  40a64c:	str	x21, [sp, #16]
  40a650:	stp	x20, x19, [sp, #32]
  40a654:	mov	x29, sp
  40a658:	cbz	x0, 40a788 <clear@@Base+0x6d28>
  40a65c:	mov	x8, x0
  40a660:	sub	x9, x1, #0x1
  40a664:	b	40a678 <clear@@Base+0x6c18>
  40a668:	cmp	w0, #0x64
  40a66c:	b.ne	40a730 <clear@@Base+0x6cd0>  // b.any
  40a670:	ldr	x8, [x8]
  40a674:	cbz	x8, 40a788 <clear@@Base+0x6d28>
  40a678:	ldp	x11, x10, [x8, #8]
  40a67c:	str	xzr, [x2]
  40a680:	cmp	x11, x10
  40a684:	b.cs	40a670 <clear@@Base+0x6c10>  // b.hs, b.nlast
  40a688:	mov	x12, x1
  40a68c:	b	40a6a4 <clear@@Base+0x6c44>
  40a690:	cbz	w13, 40a700 <clear@@Base+0x6ca0>
  40a694:	add	x11, x11, #0x1
  40a698:	cmp	x11, x10
  40a69c:	add	x12, x12, #0x1
  40a6a0:	b.cs	40a670 <clear@@Base+0x6c10>  // b.hs, b.nlast
  40a6a4:	ldrb	w13, [x11]
  40a6a8:	ldrb	w14, [x12]
  40a6ac:	cmp	w13, w14
  40a6b0:	b.eq	40a690 <clear@@Base+0x6c30>  // b.none
  40a6b4:	cbz	w14, 40a728 <clear@@Base+0x6cc8>
  40a6b8:	add	x12, x11, #0x1
  40a6bc:	cbz	w13, 40a6cc <clear@@Base+0x6c6c>
  40a6c0:	ldrb	w11, [x12], #1
  40a6c4:	cbnz	w11, 40a6c0 <clear@@Base+0x6c60>
  40a6c8:	b	40a6dc <clear@@Base+0x6c7c>
  40a6cc:	ldrb	w12, [x12]
  40a6d0:	cmp	w12, #0x67
  40a6d4:	b.eq	40a788 <clear@@Base+0x6d28>  // b.none
  40a6d8:	add	x12, x11, #0x1
  40a6dc:	sub	x11, x12, #0x1
  40a6e0:	ldrsb	w12, [x11, #1]!
  40a6e4:	cmp	w12, #0x7f
  40a6e8:	b.eq	40a6e0 <clear@@Base+0x6c80>  // b.none
  40a6ec:	tbz	w12, #31, 40a6f8 <clear@@Base+0x6c98>
  40a6f0:	ldrb	w12, [x11, #1]!
  40a6f4:	cbnz	w12, 40a6f0 <clear@@Base+0x6c90>
  40a6f8:	mov	x12, x9
  40a6fc:	b	40a694 <clear@@Base+0x6c34>
  40a700:	add	x10, x11, #0x1
  40a704:	ldrb	w0, [x10], #1
  40a708:	cmp	w0, #0x7f
  40a70c:	b.eq	40a704 <clear@@Base+0x6ca4>  // b.none
  40a710:	cmp	w0, #0x67
  40a714:	b.eq	40a788 <clear@@Base+0x6d28>  // b.none
  40a718:	tbz	w0, #7, 40a668 <clear@@Base+0x6c08>
  40a71c:	and	w0, w0, #0x7f
  40a720:	str	x10, [x2]
  40a724:	b	40a668 <clear@@Base+0x6c08>
  40a728:	mov	w0, #0x16                  	// #22
  40a72c:	b	40a78c <clear@@Base+0x6d2c>
  40a730:	cmp	w0, #0x66
  40a734:	b.eq	40a788 <clear@@Base+0x6d28>  // b.none
  40a738:	cmp	w0, #0x44
  40a73c:	b.eq	40a79c <clear@@Base+0x6d3c>  // b.none
  40a740:	cmp	w0, #0x40
  40a744:	b.ne	40a78c <clear@@Base+0x6d2c>  // b.any
  40a748:	bl	40816c <clear@@Base+0x470c>
  40a74c:	mov	w19, w0
  40a750:	bl	40816c <clear@@Base+0x470c>
  40a754:	bl	40816c <clear@@Base+0x470c>
  40a758:	cmp	w19, #0x23
  40a75c:	b.eq	40a8cc <clear@@Base+0x6e6c>  // b.none
  40a760:	cmp	w19, #0x60
  40a764:	b.eq	40a8b4 <clear@@Base+0x6e54>  // b.none
  40a768:	cmp	w19, #0x61
  40a76c:	b.ne	40a8f8 <clear@@Base+0x6e98>  // b.any
  40a770:	adrp	x8, 437000 <PC+0x4800>
  40a774:	ldr	w8, [x8, #456]
  40a778:	cmp	w8, #0x2
  40a77c:	mov	w8, #0x42                  	// #66
  40a780:	cinc	w0, w8, eq  // eq = none
  40a784:	b	40a78c <clear@@Base+0x6d2c>
  40a788:	mov	w0, #0x64                  	// #100
  40a78c:	ldp	x20, x19, [sp, #32]
  40a790:	ldr	x21, [sp, #16]
  40a794:	ldp	x29, x30, [sp], #48
  40a798:	ret
  40a79c:	bl	40816c <clear@@Base+0x470c>
  40a7a0:	and	w9, w0, #0xff
  40a7a4:	sub	w8, w9, #0x30
  40a7a8:	cmp	w8, #0x9
  40a7ac:	b.hi	40a8f8 <clear@@Base+0x6e98>  // b.pmore
  40a7b0:	mov	w19, wzr
  40a7b4:	mov	w20, #0xa                   	// #10
  40a7b8:	madd	w8, w19, w20, w9
  40a7bc:	sub	w19, w8, #0x30
  40a7c0:	bl	40816c <clear@@Base+0x470c>
  40a7c4:	and	w9, w0, #0xff
  40a7c8:	sub	w10, w9, #0x30
  40a7cc:	cmp	w10, #0xa
  40a7d0:	b.cc	40a7b8 <clear@@Base+0x6d58>  // b.lo, b.ul, b.last
  40a7d4:	mov	w8, w0
  40a7d8:	mov	w0, #0x65                  	// #101
  40a7dc:	tbnz	w19, #31, 40a78c <clear@@Base+0x6d2c>
  40a7e0:	and	w8, w8, #0xff
  40a7e4:	cmp	w8, #0x3b
  40a7e8:	b.ne	40a78c <clear@@Base+0x6d2c>  // b.any
  40a7ec:	bl	40816c <clear@@Base+0x470c>
  40a7f0:	and	w9, w0, #0xff
  40a7f4:	sub	w8, w9, #0x30
  40a7f8:	cmp	w8, #0x9
  40a7fc:	b.hi	40a8f8 <clear@@Base+0x6e98>  // b.pmore
  40a800:	mov	w20, wzr
  40a804:	mov	w21, #0xa                   	// #10
  40a808:	madd	w8, w20, w21, w9
  40a80c:	sub	w20, w8, #0x30
  40a810:	bl	40816c <clear@@Base+0x470c>
  40a814:	and	w9, w0, #0xff
  40a818:	sub	w10, w9, #0x30
  40a81c:	cmp	w10, #0xa
  40a820:	b.cc	40a808 <clear@@Base+0x6da8>  // b.lo, b.ul, b.last
  40a824:	mov	w8, w0
  40a828:	cmp	w20, #0x1
  40a82c:	mov	w0, #0x65                  	// #101
  40a830:	b.lt	40a78c <clear@@Base+0x6d2c>  // b.tstop
  40a834:	and	w8, w8, #0xff
  40a838:	cmp	w8, #0x3b
  40a83c:	b.ne	40a78c <clear@@Base+0x6d2c>  // b.any
  40a840:	bl	40816c <clear@@Base+0x470c>
  40a844:	and	w8, w0, #0xff
  40a848:	sub	w9, w8, #0x30
  40a84c:	cmp	w9, #0x9
  40a850:	b.hi	40a8f8 <clear@@Base+0x6e98>  // b.pmore
  40a854:	mov	w20, wzr
  40a858:	mov	w21, #0xa                   	// #10
  40a85c:	madd	w8, w20, w21, w8
  40a860:	sub	w20, w8, #0x30
  40a864:	bl	40816c <clear@@Base+0x470c>
  40a868:	and	w8, w0, #0xff
  40a86c:	sub	w9, w8, #0x30
  40a870:	cmp	w9, #0xa
  40a874:	b.cc	40a85c <clear@@Base+0x6dfc>  // b.lo, b.ul, b.last
  40a878:	subs	w1, w20, #0x1
  40a87c:	b.lt	40a8f8 <clear@@Base+0x6e98>  // b.tstop
  40a880:	cmp	w19, #0x40
  40a884:	b.eq	40a8b4 <clear@@Base+0x6e54>  // b.none
  40a888:	cmp	w19, #0x41
  40a88c:	b.eq	40a770 <clear@@Base+0x6d10>  // b.none
  40a890:	and	w8, w0, #0xff
  40a894:	cmp	w8, #0x6d
  40a898:	mov	w0, #0x65                  	// #101
  40a89c:	b.ne	40a78c <clear@@Base+0x6d2c>  // b.any
  40a8a0:	adrp	x8, 437000 <PC+0x4800>
  40a8a4:	ldr	w8, [x8, #328]
  40a8a8:	cmp	w8, w20
  40a8ac:	b.gt	40a8e4 <clear@@Base+0x6e84>
  40a8b0:	b	40a78c <clear@@Base+0x6d2c>
  40a8b4:	adrp	x8, 437000 <PC+0x4800>
  40a8b8:	ldr	w8, [x8, #456]
  40a8bc:	cmp	w8, #0x2
  40a8c0:	mov	w8, #0x42                  	// #66
  40a8c4:	cinc	w0, w8, ne  // ne = any
  40a8c8:	b	40a78c <clear@@Base+0x6d2c>
  40a8cc:	adrp	x8, 437000 <PC+0x4800>
  40a8d0:	ldr	w8, [x8, #328]
  40a8d4:	sub	w9, w0, #0x20
  40a8d8:	cmp	w8, w9
  40a8dc:	b.le	40a8f8 <clear@@Base+0x6e98>
  40a8e0:	sub	w1, w0, #0x21
  40a8e4:	mov	w0, #0x23                  	// #35
  40a8e8:	bl	411740 <clear@@Base+0xdce0>
  40a8ec:	adrp	x8, 437000 <PC+0x4800>
  40a8f0:	mov	w9, #0x1                   	// #1
  40a8f4:	str	w9, [x8, #412]
  40a8f8:	mov	w0, #0x65                  	// #101
  40a8fc:	b	40a78c <clear@@Base+0x6d2c>
  40a900:	adrp	x8, 433000 <PC+0x800>
  40a904:	ldr	x8, [x8, #2000]
  40a908:	mov	x2, x1
  40a90c:	mov	x1, x0
  40a910:	mov	x0, x8
  40a914:	b	40a648 <clear@@Base+0x6be8>
  40a918:	stp	x29, x30, [sp, #-32]!
  40a91c:	adrp	x8, 433000 <PC+0x800>
  40a920:	ldr	x8, [x8, #2008]
  40a924:	str	x19, [sp, #16]
  40a928:	mov	x29, sp
  40a92c:	mov	x19, x0
  40a930:	add	x2, x29, #0x18
  40a934:	mov	x0, x8
  40a938:	mov	x1, x19
  40a93c:	bl	40a648 <clear@@Base+0x6be8>
  40a940:	cmp	w0, #0x1
  40a944:	b.ne	40a950 <clear@@Base+0x6ef0>  // b.any
  40a948:	ldr	x0, [x29, #24]
  40a94c:	b	40a988 <clear@@Base+0x6f28>
  40a950:	mov	x0, x19
  40a954:	bl	401c50 <getenv@plt>
  40a958:	str	x0, [x29, #24]
  40a95c:	cbz	x0, 40a968 <clear@@Base+0x6f08>
  40a960:	ldrb	w8, [x0]
  40a964:	cbnz	w8, 40a988 <clear@@Base+0x6f28>
  40a968:	adrp	x8, 433000 <PC+0x800>
  40a96c:	ldr	x0, [x8, #2016]
  40a970:	add	x2, x29, #0x18
  40a974:	mov	x1, x19
  40a978:	bl	40a648 <clear@@Base+0x6be8>
  40a97c:	ldr	x8, [x29, #24]
  40a980:	cmp	w0, #0x1
  40a984:	csel	x0, x8, xzr, eq  // eq = none
  40a988:	ldr	x19, [sp, #16]
  40a98c:	ldp	x29, x30, [sp], #32
  40a990:	ret
  40a994:	cbz	x0, 40a9a8 <clear@@Base+0x6f48>
  40a998:	ldrb	w8, [x0]
  40a99c:	cmp	w8, #0x0
  40a9a0:	cset	w0, eq  // eq = none
  40a9a4:	ret
  40a9a8:	mov	w0, #0x1                   	// #1
  40a9ac:	ret
  40a9b0:	stp	x29, x30, [sp, #-96]!
  40a9b4:	adrp	x8, 437000 <PC+0x4800>
  40a9b8:	ldr	w8, [x8, #284]
  40a9bc:	str	x27, [sp, #16]
  40a9c0:	stp	x26, x25, [sp, #32]
  40a9c4:	stp	x24, x23, [sp, #48]
  40a9c8:	stp	x22, x21, [sp, #64]
  40a9cc:	stp	x20, x19, [sp, #80]
  40a9d0:	mov	x29, sp
  40a9d4:	cbz	w8, 40a9e0 <clear@@Base+0x6f80>
  40a9d8:	mov	w0, #0x1                   	// #1
  40a9dc:	b	40ab30 <clear@@Base+0x70d0>
  40a9e0:	mov	w20, w1
  40a9e4:	mov	w1, wzr
  40a9e8:	bl	4019a0 <open@plt>
  40a9ec:	tbnz	w0, #31, 40a9d8 <clear@@Base+0x6f78>
  40a9f0:	mov	w23, w0
  40a9f4:	bl	40cc00 <clear@@Base+0x91a0>
  40a9f8:	cmp	x0, #0x2
  40a9fc:	b.le	40ab24 <clear@@Base+0x70c4>
  40aa00:	sxtw	x21, w0
  40aa04:	mov	x22, x0
  40aa08:	mov	w1, #0x1                   	// #1
  40aa0c:	mov	x0, x21
  40aa10:	bl	401a60 <calloc@plt>
  40aa14:	cbz	x0, 40ab24 <clear@@Base+0x70c4>
  40aa18:	mov	x19, x0
  40aa1c:	mov	w0, w23
  40aa20:	mov	x1, xzr
  40aa24:	mov	w2, wzr
  40aa28:	bl	4018e0 <lseek@plt>
  40aa2c:	cmn	x0, #0x1
  40aa30:	b.eq	40ab1c <clear@@Base+0x70bc>  // b.none
  40aa34:	and	x2, x22, #0xffffffff
  40aa38:	mov	w0, w23
  40aa3c:	mov	x1, x19
  40aa40:	bl	401b60 <read@plt>
  40aa44:	mov	x24, x0
  40aa48:	mov	w0, w23
  40aa4c:	bl	401ab0 <close@plt>
  40aa50:	cmp	x24, x22
  40aa54:	b.ne	40ab4c <clear@@Base+0x70ec>  // b.any
  40aa58:	ldrb	w9, [x19]
  40aa5c:	lsl	x8, x22, #32
  40aa60:	cbnz	w9, 40ab58 <clear@@Base+0x70f8>
  40aa64:	ldrb	w9, [x19, #1]
  40aa68:	cmp	w9, #0x4d
  40aa6c:	b.ne	40ab58 <clear@@Base+0x70f8>  // b.any
  40aa70:	ldrb	w9, [x19, #2]
  40aa74:	cmp	w9, #0x2b
  40aa78:	b.ne	40ab58 <clear@@Base+0x70f8>  // b.any
  40aa7c:	ldrb	w9, [x19, #3]
  40aa80:	cmp	w9, #0x47
  40aa84:	b.ne	40ab58 <clear@@Base+0x70f8>  // b.any
  40aa88:	mov	x9, #0xfffd00000000        	// #281462091808768
  40aa8c:	movk	x9, #0xffff, lsl #48
  40aa90:	add	x9, x8, x9
  40aa94:	asr	x9, x9, #32
  40aa98:	ldrb	w9, [x19, x9]
  40aa9c:	cmp	w9, #0x45
  40aaa0:	b.ne	40ab2c <clear@@Base+0x70cc>  // b.any
  40aaa4:	mov	x9, #0xfffffffe00000000    	// #-8589934592
  40aaa8:	add	x9, x8, x9
  40aaac:	asr	x9, x9, #32
  40aab0:	ldrb	w9, [x19, x9]
  40aab4:	cmp	w9, #0x6e
  40aab8:	b.ne	40ab2c <clear@@Base+0x70cc>  // b.any
  40aabc:	mov	x9, #0xffffffff00000000    	// #-4294967296
  40aac0:	add	x8, x8, x9
  40aac4:	asr	x8, x8, #32
  40aac8:	ldrb	w8, [x19, x8]
  40aacc:	cmp	w8, #0x64
  40aad0:	b.ne	40ab2c <clear@@Base+0x70cc>  // b.any
  40aad4:	adrp	x8, 433000 <PC+0x800>
  40aad8:	adrp	x9, 433000 <PC+0x800>
  40aadc:	add	x22, x19, #0x4
  40aae0:	add	x8, x8, #0x7e0
  40aae4:	add	x9, x9, #0x7d8
  40aae8:	cmp	w20, #0x0
  40aaec:	adrp	x23, 419000 <winch@@Base+0x12ac>
  40aaf0:	adrp	x19, 419000 <winch@@Base+0x12ac>
  40aaf4:	adrp	x20, 419000 <winch@@Base+0x12ac>
  40aaf8:	adrp	x21, 419000 <winch@@Base+0x12ac>
  40aafc:	add	x23, x23, #0xa47
  40ab00:	add	x19, x19, #0xa99
  40ab04:	adrp	x24, 433000 <PC+0x800>
  40ab08:	add	x20, x20, #0xab9
  40ab0c:	adrp	x25, 433000 <PC+0x800>
  40ab10:	csel	x26, x9, x8, eq  // eq = none
  40ab14:	add	x21, x21, #0xafd
  40ab18:	b	40abe4 <clear@@Base+0x7184>
  40ab1c:	mov	x0, x19
  40ab20:	bl	401b20 <free@plt>
  40ab24:	mov	w0, w23
  40ab28:	bl	401ab0 <close@plt>
  40ab2c:	mov	w0, #0xffffffff            	// #-1
  40ab30:	ldp	x20, x19, [sp, #80]
  40ab34:	ldp	x22, x21, [sp, #64]
  40ab38:	ldp	x24, x23, [sp, #48]
  40ab3c:	ldp	x26, x25, [sp, #32]
  40ab40:	ldr	x27, [sp, #16]
  40ab44:	ldp	x29, x30, [sp], #96
  40ab48:	ret
  40ab4c:	mov	x0, x19
  40ab50:	bl	401b20 <free@plt>
  40ab54:	b	40ab2c <clear@@Base+0x70cc>
  40ab58:	mov	x9, #0xffffffff00000000    	// #-4294967296
  40ab5c:	add	x9, x8, x9
  40ab60:	asr	x9, x9, #32
  40ab64:	ldrb	w9, [x19, x9]
  40ab68:	cbz	w9, 40ab80 <clear@@Base+0x7120>
  40ab6c:	mov	x9, #0xfffffffe00000000    	// #-8589934592
  40ab70:	add	x8, x8, x9
  40ab74:	asr	x8, x8, #32
  40ab78:	ldrb	w8, [x19, x8]
  40ab7c:	cbnz	w8, 40ab2c <clear@@Base+0x70cc>
  40ab80:	cbz	w22, 40abc8 <clear@@Base+0x7168>
  40ab84:	mov	w0, #0x1                   	// #1
  40ab88:	mov	w1, #0x18                  	// #24
  40ab8c:	bl	401a60 <calloc@plt>
  40ab90:	cbz	x0, 40abb8 <clear@@Base+0x7158>
  40ab94:	adrp	x9, 433000 <PC+0x800>
  40ab98:	ldr	x10, [x9, #1992]
  40ab9c:	mov	x8, x0
  40aba0:	add	x11, x19, x21
  40aba4:	mov	w0, wzr
  40aba8:	stp	x19, x11, [x8, #8]
  40abac:	str	x10, [x8]
  40abb0:	str	x8, [x9, #1992]
  40abb4:	b	40ab30 <clear@@Base+0x70d0>
  40abb8:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40abbc:	add	x0, x0, #0xa99
  40abc0:	mov	x1, xzr
  40abc4:	bl	414260 <error@@Base>
  40abc8:	mov	w0, wzr
  40abcc:	b	40ab30 <clear@@Base+0x70d0>
  40abd0:	mov	x0, x21
  40abd4:	mov	x1, xzr
  40abd8:	bl	414260 <error@@Base>
  40abdc:	add	x8, x22, x27
  40abe0:	add	x22, x8, #0x3
  40abe4:	ldrb	w8, [x22]
  40abe8:	sub	w8, w8, #0x63
  40abec:	cmp	w8, #0x15
  40abf0:	b.hi	40ab2c <clear@@Base+0x70cc>  // b.pmore
  40abf4:	adr	x9, 40ab2c <clear@@Base+0x70cc>
  40abf8:	ldrb	w10, [x23, x8]
  40abfc:	add	x9, x9, x10, lsl #2
  40ac00:	br	x9
  40ac04:	ldrb	w8, [x22, #1]
  40ac08:	ldrb	w9, [x22, #2]
  40ac0c:	add	x27, x8, x9, lsl #6
  40ac10:	cbz	w27, 40abdc <clear@@Base+0x717c>
  40ac14:	mov	w0, #0x1                   	// #1
  40ac18:	mov	w1, #0x18                  	// #24
  40ac1c:	bl	401a60 <calloc@plt>
  40ac20:	cbz	x0, 40acb8 <clear@@Base+0x7258>
  40ac24:	ldr	x9, [x24, #1992]
  40ac28:	add	x8, x22, #0x3
  40ac2c:	add	x10, x8, x27
  40ac30:	stp	x8, x10, [x0, #8]
  40ac34:	str	x9, [x0]
  40ac38:	str	x0, [x24, #1992]
  40ac3c:	b	40abdc <clear@@Base+0x717c>
  40ac40:	ldrb	w8, [x22, #1]
  40ac44:	ldrb	w9, [x22, #2]
  40ac48:	add	x27, x8, x9, lsl #6
  40ac4c:	cbz	w27, 40abdc <clear@@Base+0x717c>
  40ac50:	mov	w0, #0x1                   	// #1
  40ac54:	mov	w1, #0x18                  	// #24
  40ac58:	bl	401a60 <calloc@plt>
  40ac5c:	cbz	x0, 40acc0 <clear@@Base+0x7260>
  40ac60:	ldr	x9, [x25, #2000]
  40ac64:	add	x8, x22, #0x3
  40ac68:	add	x10, x8, x27
  40ac6c:	stp	x8, x10, [x0, #8]
  40ac70:	str	x9, [x0]
  40ac74:	str	x0, [x25, #2000]
  40ac78:	b	40abdc <clear@@Base+0x717c>
  40ac7c:	ldrb	w8, [x22, #1]
  40ac80:	ldrb	w9, [x22, #2]
  40ac84:	add	x27, x8, x9, lsl #6
  40ac88:	cbz	w27, 40abdc <clear@@Base+0x717c>
  40ac8c:	mov	w0, #0x1                   	// #1
  40ac90:	mov	w1, #0x18                  	// #24
  40ac94:	bl	401a60 <calloc@plt>
  40ac98:	cbz	x0, 40abd0 <clear@@Base+0x7170>
  40ac9c:	ldr	x9, [x26]
  40aca0:	add	x8, x22, #0x3
  40aca4:	add	x10, x8, x27
  40aca8:	stp	x8, x10, [x0, #8]
  40acac:	str	x9, [x0]
  40acb0:	str	x0, [x26]
  40acb4:	b	40abdc <clear@@Base+0x717c>
  40acb8:	mov	x0, x19
  40acbc:	b	40abd4 <clear@@Base+0x7174>
  40acc0:	mov	x0, x20
  40acc4:	b	40abd4 <clear@@Base+0x7174>
  40acc8:	sub	sp, sp, #0x60
  40accc:	adrp	x8, 437000 <PC+0x4800>
  40acd0:	ldr	w8, [x8, #324]
  40acd4:	stp	x20, x19, [sp, #80]
  40acd8:	mov	w20, #0x1                   	// #1
  40acdc:	stp	x29, x30, [sp, #32]
  40ace0:	cmp	w8, w0
  40ace4:	stp	x24, x23, [sp, #48]
  40ace8:	stp	x22, x21, [sp, #64]
  40acec:	add	x29, sp, #0x20
  40acf0:	b.eq	40ae30 <clear@@Base+0x73d0>  // b.none
  40acf4:	adrp	x8, 437000 <PC+0x4800>
  40acf8:	ldr	w8, [x8, #348]
  40acfc:	cmp	w8, w0
  40ad00:	b.eq	40ae30 <clear@@Base+0x73d0>  // b.none
  40ad04:	adrp	x8, 437000 <PC+0x4800>
  40ad08:	ldr	w8, [x8, #320]
  40ad0c:	cmp	w8, w0
  40ad10:	b.ne	40ad1c <clear@@Base+0x72bc>  // b.any
  40ad14:	mov	w20, #0x2                   	// #2
  40ad18:	b	40ae30 <clear@@Base+0x73d0>
  40ad1c:	adrp	x20, 433000 <PC+0x800>
  40ad20:	ldr	x8, [x20, #2000]
  40ad24:	mov	w19, w1
  40ad28:	strb	w0, [sp, #4]
  40ad2c:	add	x1, sp, #0x4
  40ad30:	sub	x2, x29, #0x8
  40ad34:	mov	x0, x8
  40ad38:	strb	wzr, [sp, #5]
  40ad3c:	add	x22, sp, #0x4
  40ad40:	bl	40a648 <clear@@Base+0x6be8>
  40ad44:	cmp	w0, #0x16
  40ad48:	b.ne	40ad94 <clear@@Base+0x7334>  // b.any
  40ad4c:	mov	x21, xzr
  40ad50:	mov	x23, #0x100000000           	// #4294967296
  40ad54:	mov	x24, #0x100000000           	// #4294967296
  40ad58:	bl	40816c <clear@@Base+0x470c>
  40ad5c:	ldr	x8, [x20, #2000]
  40ad60:	add	x9, x22, x21
  40ad64:	strb	w0, [x9, #1]
  40ad68:	add	x1, sp, #0x4
  40ad6c:	sub	x2, x29, #0x8
  40ad70:	mov	x0, x8
  40ad74:	strb	wzr, [x9, #2]
  40ad78:	bl	40a648 <clear@@Base+0x6be8>
  40ad7c:	add	x21, x21, #0x1
  40ad80:	cmp	w0, #0x16
  40ad84:	add	x24, x24, x23
  40ad88:	b.eq	40ad58 <clear@@Base+0x72f8>  // b.none
  40ad8c:	asr	x22, x24, #32
  40ad90:	b	40ad9c <clear@@Base+0x733c>
  40ad94:	mov	x21, xzr
  40ad98:	mov	w22, #0x1                   	// #1
  40ad9c:	sub	w8, w0, #0x3
  40ada0:	cmp	w8, #0x2
  40ada4:	cset	w8, cc  // cc = lo, ul, last
  40ada8:	tst	w8, w19, lsr #3
  40adac:	mov	w8, #0x64                  	// #100
  40adb0:	csel	w9, w8, w0, ne  // ne = any
  40adb4:	sub	w10, w9, #0xd
  40adb8:	cmp	w10, #0x2
  40adbc:	cset	w10, cc  // cc = lo, ul, last
  40adc0:	tst	w10, w19, lsr #1
  40adc4:	csel	w20, w8, w9, ne  // ne = any
  40adc8:	tbnz	w19, #2, 40ade8 <clear@@Base+0x7388>
  40adcc:	tbnz	w19, #0, 40ae0c <clear@@Base+0x73ac>
  40add0:	cmp	w20, #0x64
  40add4:	b.eq	40ae0c <clear@@Base+0x73ac>  // b.none
  40add8:	ldur	x0, [x29, #-8]
  40addc:	cbz	x0, 40ae30 <clear@@Base+0x73d0>
  40ade0:	bl	408338 <clear@@Base+0x48d8>
  40ade4:	b	40ae30 <clear@@Base+0x73d0>
  40ade8:	cmp	w20, #0x12
  40adec:	b.hi	40adcc <clear@@Base+0x736c>  // b.pmore
  40adf0:	mov	w8, #0x1                   	// #1
  40adf4:	mov	w9, #0x8000                	// #32768
  40adf8:	lsl	w8, w8, w20
  40adfc:	movk	w9, #0x6, lsl #16
  40ae00:	tst	w8, w9
  40ae04:	b.eq	40adcc <clear@@Base+0x736c>  // b.none
  40ae08:	mov	w20, #0x64                  	// #100
  40ae0c:	cbz	w21, 40ae30 <clear@@Base+0x73d0>
  40ae10:	add	x8, sp, #0x4
  40ae14:	sub	x19, x8, #0x1
  40ae18:	ldrb	w0, [x19, x22]
  40ae1c:	sub	x21, x22, #0x1
  40ae20:	bl	408300 <clear@@Base+0x48a0>
  40ae24:	cmp	x22, #0x2
  40ae28:	mov	x22, x21
  40ae2c:	b.gt	40ae18 <clear@@Base+0x73b8>
  40ae30:	mov	w0, w20
  40ae34:	ldp	x20, x19, [sp, #80]
  40ae38:	ldp	x22, x21, [sp, #64]
  40ae3c:	ldp	x24, x23, [sp, #48]
  40ae40:	ldp	x29, x30, [sp, #32]
  40ae44:	add	sp, sp, #0x60
  40ae48:	ret
  40ae4c:	stp	x29, x30, [sp, #-96]!
  40ae50:	stp	x28, x27, [sp, #16]
  40ae54:	stp	x26, x25, [sp, #32]
  40ae58:	stp	x24, x23, [sp, #48]
  40ae5c:	stp	x22, x21, [sp, #64]
  40ae60:	stp	x20, x19, [sp, #80]
  40ae64:	mov	x29, sp
  40ae68:	mov	x19, x1
  40ae6c:	mov	x20, x0
  40ae70:	bl	40bd90 <clear@@Base+0x8330>
  40ae74:	mov	x21, x0
  40ae78:	bl	401830 <strlen@plt>
  40ae7c:	mov	x22, x0
  40ae80:	mov	x0, x19
  40ae84:	bl	402270 <setlocale@plt+0x5b0>
  40ae88:	mov	x23, x0
  40ae8c:	str	x0, [x20]
  40ae90:	bl	401830 <strlen@plt>
  40ae94:	add	x24, x23, x0
  40ae98:	cmp	x24, x19
  40ae9c:	str	x24, [x20, #8]
  40aea0:	b.ls	40af5c <clear@@Base+0x74fc>  // b.plast
  40aea4:	mov	x9, #0xffffffff00000000    	// #-4294967296
  40aea8:	add	x9, x9, x22, lsl #32
  40aeac:	mov	w8, wzr
  40aeb0:	mov	w28, wzr
  40aeb4:	sxtw	x23, w22
  40aeb8:	adrp	x25, 431000 <winch@@Base+0x192ac>
  40aebc:	asr	x26, x9, #32
  40aec0:	adrp	x27, 431000 <winch@@Base+0x192ac>
  40aec4:	b	40aedc <clear@@Base+0x747c>
  40aec8:	mov	w28, wzr
  40aecc:	mov	w8, wzr
  40aed0:	add	x19, x19, #0x1
  40aed4:	cmp	x19, x24
  40aed8:	b.cs	40af5c <clear@@Base+0x74fc>  // b.hs, b.nlast
  40aedc:	cbnz	w8, 40aecc <clear@@Base+0x746c>
  40aee0:	cmp	w22, #0x1
  40aee4:	b.lt	40af08 <clear@@Base+0x74a8>  // b.tstop
  40aee8:	add	x8, x19, x23
  40aeec:	cmp	x8, x24
  40aef0:	b.cs	40af08 <clear@@Base+0x74a8>  // b.hs, b.nlast
  40aef4:	mov	x0, x19
  40aef8:	mov	x1, x21
  40aefc:	mov	x2, x23
  40af00:	bl	4019d0 <strncmp@plt>
  40af04:	cbz	w0, 40af3c <clear@@Base+0x74dc>
  40af08:	ldrb	w9, [x19]
  40af0c:	cbz	w28, 40af24 <clear@@Base+0x74c4>
  40af10:	ldrb	w10, [x27, #1116]
  40af14:	mov	w8, wzr
  40af18:	cmp	w9, w10
  40af1c:	csel	w28, wzr, w28, eq  // eq = none
  40af20:	b	40aed0 <clear@@Base+0x7470>
  40af24:	ldrb	w8, [x25, #1112]
  40af28:	cmp	w9, w8
  40af2c:	b.ne	40af48 <clear@@Base+0x74e8>  // b.any
  40af30:	mov	w8, wzr
  40af34:	mov	w28, #0x1                   	// #1
  40af38:	b	40aed0 <clear@@Base+0x7470>
  40af3c:	add	x19, x19, x26
  40af40:	mov	w8, #0x1                   	// #1
  40af44:	b	40aed0 <clear@@Base+0x7470>
  40af48:	cmp	w9, #0x20
  40af4c:	b.ne	40aec8 <clear@@Base+0x7468>  // b.any
  40af50:	strb	wzr, [x19]
  40af54:	ldr	x24, [x20, #8]
  40af58:	b	40aec8 <clear@@Base+0x7468>
  40af5c:	ldp	x20, x19, [sp, #80]
  40af60:	ldp	x22, x21, [sp, #64]
  40af64:	ldp	x24, x23, [sp, #48]
  40af68:	ldp	x26, x25, [sp, #32]
  40af6c:	ldp	x28, x27, [sp, #16]
  40af70:	ldp	x29, x30, [sp], #96
  40af74:	ret
  40af78:	stp	x29, x30, [sp, #-32]!
  40af7c:	stp	x20, x19, [sp, #16]
  40af80:	mov	x19, x0
  40af84:	mov	x29, sp
  40af88:	cbz	x1, 40afa0 <clear@@Base+0x7540>
  40af8c:	mov	x0, x1
  40af90:	mov	x20, x1
  40af94:	bl	401830 <strlen@plt>
  40af98:	add	x9, x20, x0
  40af9c:	b	40afa4 <clear@@Base+0x7544>
  40afa0:	ldr	x9, [x19]
  40afa4:	ldr	x8, [x19, #8]
  40afa8:	cmp	x9, x8
  40afac:	b.cs	40afc8 <clear@@Base+0x7568>  // b.hs, b.nlast
  40afb0:	sub	x9, x9, #0x1
  40afb4:	ldrb	w10, [x9, #1]!
  40afb8:	cbz	w10, 40afb4 <clear@@Base+0x7554>
  40afbc:	cmp	x9, x8
  40afc0:	csel	x0, x9, xzr, cc  // cc = lo, ul, last
  40afc4:	b	40afcc <clear@@Base+0x756c>
  40afc8:	mov	x0, xzr
  40afcc:	ldp	x20, x19, [sp, #16]
  40afd0:	ldp	x29, x30, [sp], #32
  40afd4:	ret
  40afd8:	cbz	x1, 40aff0 <clear@@Base+0x7590>
  40afdc:	ldr	x8, [x0]
  40afe0:	cmp	x8, x1
  40afe4:	b.cs	40b024 <clear@@Base+0x75c4>  // b.hs, b.nlast
  40afe8:	sub	x8, x1, #0x1
  40afec:	b	40aff4 <clear@@Base+0x7594>
  40aff0:	ldr	x8, [x0, #8]
  40aff4:	add	x8, x8, #0x1
  40aff8:	ldrb	w9, [x8, #-1]!
  40affc:	cbz	w9, 40aff8 <clear@@Base+0x7598>
  40b000:	ldr	x9, [x0]
  40b004:	cmp	x8, x9
  40b008:	b.ls	40b024 <clear@@Base+0x75c4>  // b.plast
  40b00c:	cmp	x8, x9
  40b010:	ldrb	w10, [x8, #-1]!
  40b014:	b.ls	40b01c <clear@@Base+0x75bc>  // b.plast
  40b018:	cbnz	w10, 40b00c <clear@@Base+0x75ac>
  40b01c:	add	x0, x8, #0x1
  40b020:	ret
  40b024:	mov	x0, xzr
  40b028:	ret
  40b02c:	cbz	x0, 40b048 <clear@@Base+0x75e8>
  40b030:	stp	x29, x30, [sp, #-16]!
  40b034:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40b038:	ldr	x1, [x8, #2064]
  40b03c:	mov	x29, sp
  40b040:	bl	40d634 <clear@@Base+0x9bd4>
  40b044:	ldp	x29, x30, [sp], #16
  40b048:	b	40b04c <clear@@Base+0x75ec>
  40b04c:	sub	sp, sp, #0xe0
  40b050:	str	x25, [sp, #160]
  40b054:	adrp	x25, 432000 <winch@@Base+0x1a2ac>
  40b058:	ldr	x8, [x25, #2064]
  40b05c:	stp	x29, x30, [sp, #144]
  40b060:	stp	x24, x23, [sp, #176]
  40b064:	stp	x22, x21, [sp, #192]
  40b068:	cmp	x8, x0
  40b06c:	stp	x20, x19, [sp, #208]
  40b070:	add	x29, sp, #0x90
  40b074:	b.eq	40b328 <clear@@Base+0x78c8>  // b.none
  40b078:	mov	x20, x0
  40b07c:	bl	4045ec <clear@@Base+0xb8c>
  40b080:	ldr	x0, [x25, #2064]
  40b084:	cbz	x0, 40b0cc <clear@@Base+0x766c>
  40b088:	mov	w1, #0x1                   	// #1
  40b08c:	bl	40d7cc <clear@@Base+0x9d6c>
  40b090:	ldr	x21, [x25, #2064]
  40b094:	cbz	x21, 40b0d0 <clear@@Base+0x7670>
  40b098:	bl	404f48 <clear@@Base+0x14e8>
  40b09c:	mov	w19, w0
  40b0a0:	bl	40b4d4 <clear@@Base+0x7a74>
  40b0a4:	tbz	w19, #3, 40b0d0 <clear@@Base+0x7670>
  40b0a8:	mov	x0, x21
  40b0ac:	bl	40d7dc <clear@@Base+0x9d7c>
  40b0b0:	cmp	w0, #0x1
  40b0b4:	b.gt	40b0d0 <clear@@Base+0x7670>
  40b0b8:	mov	x0, x21
  40b0bc:	bl	40d4fc <clear@@Base+0x9a9c>
  40b0c0:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40b0c4:	ldr	x21, [x8, #2072]
  40b0c8:	b	40b0d0 <clear@@Base+0x7670>
  40b0cc:	mov	x21, xzr
  40b0d0:	cbz	x20, 40b118 <clear@@Base+0x76b8>
  40b0d4:	mov	x0, x20
  40b0d8:	bl	40d78c <clear@@Base+0x9d2c>
  40b0dc:	bl	402170 <setlocale@plt+0x4b0>
  40b0e0:	mov	x19, x0
  40b0e4:	mov	x0, x20
  40b0e8:	bl	40d7fc <clear@@Base+0x9d9c>
  40b0ec:	stur	x0, [x29, #-8]
  40b0f0:	cbz	x0, 40b12c <clear@@Base+0x76cc>
  40b0f4:	mov	w8, #0xffffffff            	// #-1
  40b0f8:	mov	x0, x20
  40b0fc:	str	w8, [x29, #28]
  40b100:	bl	40d834 <clear@@Base+0x9dd4>
  40b104:	cmp	x0, #0x0
  40b108:	mov	x22, x0
  40b10c:	mov	w24, wzr
  40b110:	csel	x23, x19, x0, eq  // eq = none
  40b114:	b	40b1a4 <clear@@Base+0x7744>
  40b118:	cbz	x21, 40b328 <clear@@Base+0x78c8>
  40b11c:	mov	w1, #0xffffffff            	// #-1
  40b120:	mov	x0, x21
  40b124:	bl	40d7cc <clear@@Base+0x9d6c>
  40b128:	b	40b328 <clear@@Base+0x78c8>
  40b12c:	adrp	x1, 418000 <winch@@Base+0x2ac>
  40b130:	add	x1, x1, #0xd91
  40b134:	mov	x0, x19
  40b138:	bl	401af0 <strcmp@plt>
  40b13c:	cbz	w0, 40b170 <clear@@Base+0x7710>
  40b140:	adrp	x1, 419000 <winch@@Base+0x12ac>
  40b144:	add	x1, x1, #0xb6b
  40b148:	mov	x0, x19
  40b14c:	bl	401af0 <strcmp@plt>
  40b150:	cbz	w0, 40b170 <clear@@Base+0x7710>
  40b154:	add	x1, x29, #0x1c
  40b158:	sub	x2, x29, #0x8
  40b15c:	mov	x0, x19
  40b160:	bl	40c774 <clear@@Base+0x8d14>
  40b164:	ldur	x24, [x29, #-8]
  40b168:	mov	x22, x0
  40b16c:	b	40b178 <clear@@Base+0x7718>
  40b170:	mov	x24, xzr
  40b174:	mov	x22, xzr
  40b178:	adrp	x1, 418000 <winch@@Base+0x2ac>
  40b17c:	cmp	x22, #0x0
  40b180:	add	x1, x1, #0xd66
  40b184:	mov	x0, x19
  40b188:	csel	x23, x22, x19, ne  // ne = any
  40b18c:	bl	401af0 <strcmp@plt>
  40b190:	cbz	x24, 40b348 <clear@@Base+0x78e8>
  40b194:	cmp	w0, #0x0
  40b198:	mov	w8, #0x4                   	// #4
  40b19c:	mov	w9, #0x6                   	// #6
  40b1a0:	csel	w24, w9, w8, eq  // eq = none
  40b1a4:	cbz	x21, 40b1bc <clear@@Base+0x775c>
  40b1a8:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40b1ac:	mov	w1, #0xffffffff            	// #-1
  40b1b0:	mov	x0, x21
  40b1b4:	str	x21, [x8, #2072]
  40b1b8:	bl	40d7cc <clear@@Base+0x9d6c>
  40b1bc:	mov	x0, x20
  40b1c0:	mov	x1, x22
  40b1c4:	str	x20, [x25, #2064]
  40b1c8:	bl	40d804 <clear@@Base+0x9da4>
  40b1cc:	ldr	x0, [x25, #2064]
  40b1d0:	ldur	x1, [x29, #-8]
  40b1d4:	bl	40d7f4 <clear@@Base+0x9d94>
  40b1d8:	ldr	x0, [x25, #2064]
  40b1dc:	bl	40d7b8 <clear@@Base+0x9d58>
  40b1e0:	ldr	x0, [x25, #2064]
  40b1e4:	adrp	x1, 437000 <PC+0x4800>
  40b1e8:	add	x1, x1, #0xf8
  40b1ec:	bl	40d7ac <clear@@Base+0x9d4c>
  40b1f0:	ldr	w0, [x29, #28]
  40b1f4:	adrp	x8, 437000 <PC+0x4800>
  40b1f8:	mov	w20, #0x1                   	// #1
  40b1fc:	mov	w1, w24
  40b200:	str	w20, [x8, #288]
  40b204:	bl	404d60 <clear@@Base+0x1300>
  40b208:	adrp	x21, 437000 <PC+0x4800>
  40b20c:	tbnz	w24, #3, 40b280 <clear@@Base+0x7820>
  40b210:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40b214:	ldr	x0, [x8, #2088]
  40b218:	cbz	x0, 40b228 <clear@@Base+0x77c8>
  40b21c:	ldr	w8, [x21, #268]
  40b220:	cbz	w8, 40b228 <clear@@Base+0x77c8>
  40b224:	bl	40b680 <clear@@Base+0x7c20>
  40b228:	adrp	x1, 418000 <winch@@Base+0x2ac>
  40b22c:	add	x1, x1, #0xd66
  40b230:	mov	x0, x23
  40b234:	bl	401af0 <strcmp@plt>
  40b238:	cbz	w0, 40b264 <clear@@Base+0x7804>
  40b23c:	mov	x2, sp
  40b240:	mov	w0, wzr
  40b244:	mov	x1, x23
  40b248:	bl	401c60 <__xstat@plt>
  40b24c:	cbnz	w0, 40b264 <clear@@Base+0x7804>
  40b250:	ldp	x9, x8, [sp]
  40b254:	adrp	x10, 437000 <PC+0x4800>
  40b258:	adrp	x11, 437000 <PC+0x4800>
  40b25c:	str	x8, [x10, #392]
  40b260:	str	x9, [x11, #400]
  40b264:	adrp	x22, 432000 <winch@@Base+0x1a2ac>
  40b268:	ldr	x8, [x22, #2056]
  40b26c:	cbz	x8, 40b280 <clear@@Base+0x7820>
  40b270:	mov	w0, #0x40000000            	// #1073741824
  40b274:	bl	408300 <clear@@Base+0x48a0>
  40b278:	ldr	x0, [x22, #2056]
  40b27c:	bl	408338 <clear@@Base+0x48d8>
  40b280:	adrp	x23, 432000 <winch@@Base+0x1a2ac>
  40b284:	ldr	w22, [x23, #2080]
  40b288:	bl	413ed4 <clear@@Base+0x10474>
  40b28c:	ldr	w8, [x21, #268]
  40b290:	str	w20, [x23, #2080]
  40b294:	cbz	w8, 40b320 <clear@@Base+0x78c0>
  40b298:	bl	415114 <error@@Base+0xeb4>
  40b29c:	bl	410a64 <clear@@Base+0xd004>
  40b2a0:	bl	416190 <error@@Base+0x1f30>
  40b2a4:	adrp	x1, 418000 <winch@@Base+0x2ac>
  40b2a8:	add	x1, x1, #0xd91
  40b2ac:	mov	x0, x19
  40b2b0:	bl	401af0 <strcmp@plt>
  40b2b4:	cbz	w0, 40b2f8 <clear@@Base+0x7898>
  40b2b8:	adrp	x1, 419000 <winch@@Base+0x12ac>
  40b2bc:	add	x1, x1, #0xb6b
  40b2c0:	mov	x0, x19
  40b2c4:	bl	401af0 <strcmp@plt>
  40b2c8:	cbz	w0, 40b2f8 <clear@@Base+0x7898>
  40b2cc:	mov	x0, x19
  40b2d0:	bl	40bdbc <clear@@Base+0x835c>
  40b2d4:	adrp	x8, 431000 <winch@@Base+0x192ac>
  40b2d8:	ldr	x8, [x8, #1208]
  40b2dc:	mov	x20, x0
  40b2e0:	mov	w2, #0x1                   	// #1
  40b2e4:	mov	x1, x20
  40b2e8:	mov	x0, x8
  40b2ec:	bl	406284 <clear@@Base+0x2824>
  40b2f0:	mov	x0, x20
  40b2f4:	bl	401b20 <free@plt>
  40b2f8:	cbnz	w22, 40b320 <clear@@Base+0x78c0>
  40b2fc:	adrp	x8, 437000 <PC+0x4800>
  40b300:	ldr	w8, [x8, #596]
  40b304:	cmp	w8, #0x1
  40b308:	b.lt	40b320 <clear@@Base+0x78c0>  // b.tstop
  40b30c:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40b310:	add	x0, x0, #0xcb3
  40b314:	sub	x1, x29, #0x10
  40b318:	stur	x19, [x29, #-16]
  40b31c:	bl	414260 <error@@Base>
  40b320:	mov	x0, x19
  40b324:	bl	401b20 <free@plt>
  40b328:	mov	w0, wzr
  40b32c:	ldp	x20, x19, [sp, #208]
  40b330:	ldp	x22, x21, [sp, #192]
  40b334:	ldp	x24, x23, [sp, #176]
  40b338:	ldr	x25, [sp, #160]
  40b33c:	ldp	x29, x30, [sp, #144]
  40b340:	add	sp, sp, #0xe0
  40b344:	ret
  40b348:	cbz	w0, 40b3f0 <clear@@Base+0x7990>
  40b34c:	adrp	x1, 419000 <winch@@Base+0x12ac>
  40b350:	add	x1, x1, #0xb6b
  40b354:	mov	x0, x23
  40b358:	bl	401af0 <strcmp@plt>
  40b35c:	cbz	w0, 40b404 <clear@@Base+0x79a4>
  40b360:	adrp	x1, 418000 <winch@@Base+0x2ac>
  40b364:	add	x1, x1, #0xd91
  40b368:	mov	x0, x23
  40b36c:	bl	401af0 <strcmp@plt>
  40b370:	cbz	w0, 40b414 <clear@@Base+0x79b4>
  40b374:	mov	x0, x23
  40b378:	bl	40cb1c <clear@@Base+0x90bc>
  40b37c:	stur	x0, [x29, #-16]
  40b380:	cbz	x0, 40b424 <clear@@Base+0x79c4>
  40b384:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40b388:	add	x0, x0, #0xcb3
  40b38c:	sub	x1, x29, #0x10
  40b390:	bl	414260 <error@@Base>
  40b394:	ldur	x0, [x29, #-16]
  40b398:	bl	401b20 <free@plt>
  40b39c:	cbz	x22, 40b3c0 <clear@@Base+0x7960>
  40b3a0:	ldur	x0, [x29, #-8]
  40b3a4:	cbz	x0, 40b3ac <clear@@Base+0x794c>
  40b3a8:	bl	401c30 <pclose@plt>
  40b3ac:	mov	x0, x22
  40b3b0:	mov	x1, x19
  40b3b4:	bl	40c990 <clear@@Base+0x8f30>
  40b3b8:	mov	x0, x22
  40b3bc:	bl	401b20 <free@plt>
  40b3c0:	mov	x0, x20
  40b3c4:	bl	40d4fc <clear@@Base+0x9a9c>
  40b3c8:	mov	x0, x19
  40b3cc:	bl	401b20 <free@plt>
  40b3d0:	cmp	x21, x20
  40b3d4:	b.ne	40b3e0 <clear@@Base+0x7980>  // b.any
  40b3d8:	mov	w0, #0x1                   	// #1
  40b3dc:	bl	4021c0 <setlocale@plt+0x500>
  40b3e0:	mov	x0, x21
  40b3e4:	bl	40b5b0 <clear@@Base+0x7b50>
  40b3e8:	mov	w0, #0x1                   	// #1
  40b3ec:	b	40b32c <clear@@Base+0x78cc>
  40b3f0:	adrp	x8, 433000 <PC+0x800>
  40b3f4:	ldr	w8, [x8, #2024]
  40b3f8:	mov	w24, #0x2                   	// #2
  40b3fc:	str	w8, [x29, #28]
  40b400:	b	40b1a4 <clear@@Base+0x7744>
  40b404:	mov	w8, #0xffffffff            	// #-1
  40b408:	str	w8, [x29, #28]
  40b40c:	mov	w24, #0x10                  	// #16
  40b410:	b	40b1a4 <clear@@Base+0x7744>
  40b414:	mov	w8, #0xffffffff            	// #-1
  40b418:	str	w8, [x29, #28]
  40b41c:	mov	w24, #0x8                   	// #8
  40b420:	b	40b1a4 <clear@@Base+0x7744>
  40b424:	mov	x0, x23
  40b428:	mov	w1, wzr
  40b42c:	bl	4019a0 <open@plt>
  40b430:	str	w0, [x29, #28]
  40b434:	tbnz	w0, #31, 40b458 <clear@@Base+0x79f8>
  40b438:	adrp	x8, 437000 <PC+0x4800>
  40b43c:	ldr	w8, [x8, #516]
  40b440:	cbnz	w8, 40b450 <clear@@Base+0x79f0>
  40b444:	mov	x0, x20
  40b448:	bl	40d7c4 <clear@@Base+0x9d64>
  40b44c:	cbz	w0, 40b468 <clear@@Base+0x7a08>
  40b450:	mov	w24, #0x1                   	// #1
  40b454:	b	40b1a4 <clear@@Base+0x7744>
  40b458:	mov	x0, x19
  40b45c:	bl	413bbc <clear@@Base+0x1015c>
  40b460:	stur	x0, [x29, #-16]
  40b464:	b	40b384 <clear@@Base+0x7924>
  40b468:	ldr	w0, [x29, #28]
  40b46c:	bl	40c478 <clear@@Base+0x8a18>
  40b470:	cbz	w0, 40b450 <clear@@Base+0x79f0>
  40b474:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40b478:	add	x0, x0, #0xb83
  40b47c:	sub	x1, x29, #0x10
  40b480:	stur	x19, [x29, #-16]
  40b484:	bl	414b08 <error@@Base+0x8a8>
  40b488:	orr	w8, w0, #0x20
  40b48c:	cmp	w8, #0x79
  40b490:	b.eq	40b450 <clear@@Base+0x79f0>  // b.none
  40b494:	ldr	w0, [x29, #28]
  40b498:	bl	401ab0 <close@plt>
  40b49c:	cbnz	x22, 40b3a0 <clear@@Base+0x7940>
  40b4a0:	b	40b3c0 <clear@@Base+0x7960>
  40b4a4:	stp	x29, x30, [sp, #-32]!
  40b4a8:	str	x19, [sp, #16]
  40b4ac:	adrp	x19, 432000 <winch@@Base+0x1a2ac>
  40b4b0:	ldr	x0, [x19, #2064]
  40b4b4:	mov	x29, sp
  40b4b8:	cbz	x0, 40b4c8 <clear@@Base+0x7a68>
  40b4bc:	mov	w1, #0x1                   	// #1
  40b4c0:	bl	40d7cc <clear@@Base+0x9d6c>
  40b4c4:	ldr	x0, [x19, #2064]
  40b4c8:	ldr	x19, [sp, #16]
  40b4cc:	ldp	x29, x30, [sp], #32
  40b4d0:	ret
  40b4d4:	sub	sp, sp, #0x40
  40b4d8:	str	x21, [sp, #32]
  40b4dc:	adrp	x21, 432000 <winch@@Base+0x1a2ac>
  40b4e0:	ldr	x8, [x21, #2064]
  40b4e4:	stp	x29, x30, [sp, #16]
  40b4e8:	stp	x20, x19, [sp, #48]
  40b4ec:	add	x29, sp, #0x10
  40b4f0:	cbz	x8, 40b58c <clear@@Base+0x7b2c>
  40b4f4:	mov	x0, sp
  40b4f8:	mov	w1, wzr
  40b4fc:	bl	415244 <error@@Base+0xfe4>
  40b500:	ldr	x8, [sp]
  40b504:	cmn	x8, #0x1
  40b508:	b.eq	40b51c <clear@@Base+0x7abc>  // b.none
  40b50c:	ldr	x0, [x21, #2064]
  40b510:	mov	x1, sp
  40b514:	bl	40d7a0 <clear@@Base+0x9d40>
  40b518:	bl	411894 <clear@@Base+0xde34>
  40b51c:	bl	404f48 <clear@@Base+0x14e8>
  40b520:	mov	w20, w0
  40b524:	bl	404e54 <clear@@Base+0x13f4>
  40b528:	ldr	x0, [x21, #2064]
  40b52c:	bl	40d834 <clear@@Base+0x9dd4>
  40b530:	cbz	x0, 40b578 <clear@@Base+0x7b18>
  40b534:	mov	x19, x0
  40b538:	ldr	x0, [x21, #2064]
  40b53c:	bl	40d7fc <clear@@Base+0x9d9c>
  40b540:	tbnz	w20, #1, 40b558 <clear@@Base+0x7af8>
  40b544:	cbz	x0, 40b558 <clear@@Base+0x7af8>
  40b548:	bl	401c30 <pclose@plt>
  40b54c:	ldr	x0, [x21, #2064]
  40b550:	mov	x1, xzr
  40b554:	bl	40d7f4 <clear@@Base+0x9d94>
  40b558:	ldr	x0, [x21, #2064]
  40b55c:	bl	40d78c <clear@@Base+0x9d2c>
  40b560:	mov	x1, x0
  40b564:	mov	x0, x19
  40b568:	bl	40c990 <clear@@Base+0x8f30>
  40b56c:	ldr	x0, [x21, #2064]
  40b570:	mov	x1, xzr
  40b574:	bl	40d804 <clear@@Base+0x9da4>
  40b578:	adrp	x8, 437000 <PC+0x4800>
  40b57c:	adrp	x9, 437000 <PC+0x4800>
  40b580:	str	xzr, [x21, #2064]
  40b584:	str	xzr, [x8, #400]
  40b588:	str	xzr, [x9, #392]
  40b58c:	ldp	x20, x19, [sp, #48]
  40b590:	ldr	x21, [sp, #32]
  40b594:	ldp	x29, x30, [sp, #16]
  40b598:	add	sp, sp, #0x40
  40b59c:	ret
  40b5a0:	cbz	x0, 40b5ac <clear@@Base+0x7b4c>
  40b5a4:	mov	w1, #0xffffffff            	// #-1
  40b5a8:	b	40d7cc <clear@@Base+0x9d6c>
  40b5ac:	ret
  40b5b0:	stp	x29, x30, [sp, #-48]!
  40b5b4:	stp	x22, x21, [sp, #16]
  40b5b8:	mov	x21, x0
  40b5bc:	stp	x20, x19, [sp, #32]
  40b5c0:	mov	x29, sp
  40b5c4:	cbz	x0, 40b5d4 <clear@@Base+0x7b74>
  40b5c8:	mov	w1, #0xffffffff            	// #-1
  40b5cc:	mov	x0, x21
  40b5d0:	bl	40d7cc <clear@@Base+0x9d6c>
  40b5d4:	mov	x0, x21
  40b5d8:	bl	40d5e8 <clear@@Base+0x9b88>
  40b5dc:	mov	x20, x0
  40b5e0:	mov	x0, x21
  40b5e4:	bl	40d608 <clear@@Base+0x9ba8>
  40b5e8:	mov	x19, x0
  40b5ec:	mov	x0, x21
  40b5f0:	bl	40b04c <clear@@Base+0x75ec>
  40b5f4:	cbz	w0, 40b670 <clear@@Base+0x7c10>
  40b5f8:	adrp	x22, 437000 <PC+0x4800>
  40b5fc:	cbz	x20, 40b62c <clear@@Base+0x7bcc>
  40b600:	mov	x0, x20
  40b604:	mov	x21, x20
  40b608:	bl	40d5e8 <clear@@Base+0x9b88>
  40b60c:	mov	x20, x0
  40b610:	mov	x0, x21
  40b614:	bl	40b04c <clear@@Base+0x75ec>
  40b618:	cbz	w0, 40b670 <clear@@Base+0x7c10>
  40b61c:	cbz	x20, 40b62c <clear@@Base+0x7bcc>
  40b620:	ldrb	w8, [x22, #640]
  40b624:	tst	w8, #0x3
  40b628:	b.eq	40b600 <clear@@Base+0x7ba0>  // b.none
  40b62c:	cbz	x19, 40b65c <clear@@Base+0x7bfc>
  40b630:	mov	x0, x19
  40b634:	mov	x20, x19
  40b638:	bl	40d608 <clear@@Base+0x9ba8>
  40b63c:	mov	x19, x0
  40b640:	mov	x0, x20
  40b644:	bl	40b04c <clear@@Base+0x75ec>
  40b648:	cbz	w0, 40b670 <clear@@Base+0x7c10>
  40b64c:	cbz	x19, 40b65c <clear@@Base+0x7bfc>
  40b650:	ldrb	w8, [x22, #640]
  40b654:	tst	w8, #0x3
  40b658:	b.eq	40b630 <clear@@Base+0x7bd0>  // b.none
  40b65c:	ldp	x20, x19, [sp, #32]
  40b660:	ldp	x22, x21, [sp, #16]
  40b664:	mov	w0, #0x1                   	// #1
  40b668:	ldp	x29, x30, [sp], #48
  40b66c:	b	4021c0 <setlocale@plt+0x500>
  40b670:	ldp	x20, x19, [sp, #32]
  40b674:	ldp	x22, x21, [sp, #16]
  40b678:	ldp	x29, x30, [sp], #48
  40b67c:	ret
  40b680:	stp	x29, x30, [sp, #-48]!
  40b684:	str	x21, [sp, #16]
  40b688:	stp	x20, x19, [sp, #32]
  40b68c:	mov	x29, sp
  40b690:	mov	x19, x0
  40b694:	bl	404f48 <clear@@Base+0x14e8>
  40b698:	tbnz	w0, #0, 40b79c <clear@@Base+0x7d3c>
  40b69c:	mov	x0, x19
  40b6a0:	mov	w1, wzr
  40b6a4:	bl	4019a0 <open@plt>
  40b6a8:	tbnz	w0, #31, 40b6bc <clear@@Base+0x7c5c>
  40b6ac:	bl	401ab0 <close@plt>
  40b6b0:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40b6b4:	ldr	w8, [x8, #2084]
  40b6b8:	cbz	w8, 40b6c4 <clear@@Base+0x7c64>
  40b6bc:	mov	w0, #0x4f                  	// #79
  40b6c0:	b	40b6d8 <clear@@Base+0x7c78>
  40b6c4:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40b6c8:	add	x0, x0, #0xbd9
  40b6cc:	add	x1, x29, #0x18
  40b6d0:	str	x19, [x29, #24]
  40b6d4:	bl	414b08 <error@@Base+0x8a8>
  40b6d8:	adrp	x20, 419000 <winch@@Base+0x12ac>
  40b6dc:	adrp	x21, 419000 <winch@@Base+0x12ac>
  40b6e0:	add	x20, x20, #0xc10
  40b6e4:	add	x21, x21, #0xb3a
  40b6e8:	b	40b6f8 <clear@@Base+0x7c98>
  40b6ec:	mov	x0, x20
  40b6f0:	mov	x1, xzr
  40b6f4:	bl	414b08 <error@@Base+0x8a8>
  40b6f8:	sub	w8, w0, #0x41
  40b6fc:	cmp	w8, #0x30
  40b700:	b.hi	40b6ec <clear@@Base+0x7c8c>  // b.pmore
  40b704:	adr	x9, 40b6ec <clear@@Base+0x7c8c>
  40b708:	ldrb	w10, [x21, x8]
  40b70c:	add	x9, x9, x10, lsl #2
  40b710:	br	x9
  40b714:	mov	w0, wzr
  40b718:	bl	4021c0 <setlocale@plt+0x500>
  40b71c:	b	40b6ec <clear@@Base+0x7c8c>
  40b720:	mov	w1, #0x401                 	// #1025
  40b724:	mov	x0, x19
  40b728:	bl	4019a0 <open@plt>
  40b72c:	adrp	x20, 42f000 <winch@@Base+0x172ac>
  40b730:	mov	w2, #0x2                   	// #2
  40b734:	mov	x1, xzr
  40b738:	str	w0, [x20, #632]
  40b73c:	bl	4018e0 <lseek@plt>
  40b740:	ldr	w8, [x20, #632]
  40b744:	cmn	x0, #0x1
  40b748:	b.ne	40b784 <clear@@Base+0x7d24>  // b.any
  40b74c:	mov	w0, w8
  40b750:	bl	401ab0 <close@plt>
  40b754:	mov	w8, #0xffffffff            	// #-1
  40b758:	str	w8, [x20, #632]
  40b75c:	b	40b788 <clear@@Base+0x7d28>
  40b760:	mov	x0, x19
  40b764:	bl	401b20 <free@plt>
  40b768:	b	40b79c <clear@@Base+0x7d3c>
  40b76c:	mov	w1, #0x1a4                 	// #420
  40b770:	mov	x0, x19
  40b774:	bl	401ca0 <creat@plt>
  40b778:	mov	w8, w0
  40b77c:	adrp	x9, 42f000 <winch@@Base+0x172ac>
  40b780:	str	w0, [x9, #632]
  40b784:	tbz	w8, #31, 40b79c <clear@@Base+0x7d3c>
  40b788:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40b78c:	add	x0, x0, #0xc4e
  40b790:	add	x1, x29, #0x18
  40b794:	str	x19, [x29, #24]
  40b798:	bl	414260 <error@@Base>
  40b79c:	ldp	x20, x19, [sp, #32]
  40b7a0:	ldr	x21, [sp, #16]
  40b7a4:	ldp	x29, x30, [sp], #48
  40b7a8:	ret
  40b7ac:	sub	sp, sp, #0x90
  40b7b0:	stp	x26, x25, [sp, #80]
  40b7b4:	adrp	x25, 432000 <winch@@Base+0x1a2ac>
  40b7b8:	ldr	x8, [x25, #2064]
  40b7bc:	stp	x20, x19, [sp, #128]
  40b7c0:	mov	x20, x0
  40b7c4:	stp	x29, x30, [sp, #48]
  40b7c8:	stp	x28, x27, [sp, #64]
  40b7cc:	stp	x24, x23, [sp, #96]
  40b7d0:	stp	x22, x21, [sp, #112]
  40b7d4:	add	x29, sp, #0x30
  40b7d8:	cbz	x8, 40b7f4 <clear@@Base+0x7d94>
  40b7dc:	mov	w1, #0x1                   	// #1
  40b7e0:	mov	x0, x8
  40b7e4:	bl	40d7cc <clear@@Base+0x9d6c>
  40b7e8:	ldr	x8, [x25, #2064]
  40b7ec:	str	x8, [sp, #8]
  40b7f0:	b	40b7f8 <clear@@Base+0x7d98>
  40b7f4:	str	xzr, [sp, #8]
  40b7f8:	sub	x0, x29, #0x10
  40b7fc:	mov	x1, x20
  40b800:	bl	40ae4c <clear@@Base+0x73ec>
  40b804:	ldp	x26, x27, [x29, #-16]
  40b808:	mov	x21, xzr
  40b80c:	mov	x20, xzr
  40b810:	b	40b81c <clear@@Base+0x7dbc>
  40b814:	mov	x0, x22
  40b818:	bl	401b20 <free@plt>
  40b81c:	mov	x8, x26
  40b820:	cbz	x21, 40b830 <clear@@Base+0x7dd0>
  40b824:	mov	x0, x21
  40b828:	bl	401830 <strlen@plt>
  40b82c:	add	x8, x21, x0
  40b830:	cmp	x8, x27
  40b834:	b.cs	40b8e0 <clear@@Base+0x7e80>  // b.hs, b.nlast
  40b838:	sub	x21, x8, #0x1
  40b83c:	ldrb	w8, [x21, #1]!
  40b840:	cbz	w8, 40b83c <clear@@Base+0x7ddc>
  40b844:	cmp	x21, x27
  40b848:	b.cs	40b8e0 <clear@@Base+0x7e80>  // b.hs, b.nlast
  40b84c:	mov	x0, x21
  40b850:	bl	40c274 <clear@@Base+0x8814>
  40b854:	mov	x22, x0
  40b858:	add	x0, sp, #0x10
  40b85c:	mov	x1, x22
  40b860:	bl	40ae4c <clear@@Base+0x73ec>
  40b864:	ldp	x28, x19, [sp, #16]
  40b868:	mov	x23, xzr
  40b86c:	b	40b878 <clear@@Base+0x7e18>
  40b870:	mov	x0, x24
  40b874:	bl	401b20 <free@plt>
  40b878:	mov	x8, x28
  40b87c:	cbz	x23, 40b88c <clear@@Base+0x7e2c>
  40b880:	mov	x0, x23
  40b884:	bl	401830 <strlen@plt>
  40b888:	add	x8, x23, x0
  40b88c:	cmp	x8, x19
  40b890:	b.cs	40b814 <clear@@Base+0x7db4>  // b.hs, b.nlast
  40b894:	sub	x23, x8, #0x1
  40b898:	ldrb	w8, [x23, #1]!
  40b89c:	cbz	w8, 40b898 <clear@@Base+0x7e38>
  40b8a0:	cmp	x23, x19
  40b8a4:	b.cs	40b814 <clear@@Base+0x7db4>  // b.hs, b.nlast
  40b8a8:	mov	x0, x23
  40b8ac:	bl	40bc70 <clear@@Base+0x8210>
  40b8b0:	mov	x24, x0
  40b8b4:	cbz	x0, 40b8c4 <clear@@Base+0x7e64>
  40b8b8:	ldr	x1, [x25, #2064]
  40b8bc:	mov	x0, x24
  40b8c0:	bl	40d634 <clear@@Base+0x9bd4>
  40b8c4:	bl	40b04c <clear@@Base+0x75ec>
  40b8c8:	cbnz	x20, 40b870 <clear@@Base+0x7e10>
  40b8cc:	cbnz	w0, 40b870 <clear@@Base+0x7e10>
  40b8d0:	ldr	x0, [x25, #2064]
  40b8d4:	bl	40d78c <clear@@Base+0x9d2c>
  40b8d8:	mov	x20, x0
  40b8dc:	b	40b870 <clear@@Base+0x7e10>
  40b8e0:	cbz	x20, 40b918 <clear@@Base+0x7eb8>
  40b8e4:	ldr	x1, [x25, #2064]
  40b8e8:	mov	x0, x20
  40b8ec:	bl	40d634 <clear@@Base+0x9bd4>
  40b8f0:	ldr	x8, [x25, #2064]
  40b8f4:	cmp	x0, x8
  40b8f8:	b.eq	40b930 <clear@@Base+0x7ed0>  // b.none
  40b8fc:	ldr	x0, [sp, #8]
  40b900:	bl	40b5b0 <clear@@Base+0x7b50>
  40b904:	ldr	x1, [x25, #2064]
  40b908:	mov	x0, x20
  40b90c:	bl	40d634 <clear@@Base+0x9bd4>
  40b910:	bl	40b04c <clear@@Base+0x75ec>
  40b914:	b	40b944 <clear@@Base+0x7ee4>
  40b918:	ldr	x0, [sp, #8]
  40b91c:	cbz	x0, 40b928 <clear@@Base+0x7ec8>
  40b920:	mov	w1, #0xffffffff            	// #-1
  40b924:	bl	40d7cc <clear@@Base+0x9d6c>
  40b928:	mov	w0, #0x1                   	// #1
  40b92c:	b	40b944 <clear@@Base+0x7ee4>
  40b930:	ldr	x0, [sp, #8]
  40b934:	cbz	x0, 40b944 <clear@@Base+0x7ee4>
  40b938:	mov	w1, #0xffffffff            	// #-1
  40b93c:	bl	40d7cc <clear@@Base+0x9d6c>
  40b940:	mov	w0, wzr
  40b944:	ldp	x20, x19, [sp, #128]
  40b948:	ldp	x22, x21, [sp, #112]
  40b94c:	ldp	x24, x23, [sp, #96]
  40b950:	ldp	x26, x25, [sp, #80]
  40b954:	ldp	x28, x27, [sp, #64]
  40b958:	ldp	x29, x30, [sp, #48]
  40b95c:	add	sp, sp, #0x90
  40b960:	ret
  40b964:	stp	x29, x30, [sp, #-48]!
  40b968:	stp	x22, x21, [sp, #16]
  40b96c:	stp	x20, x19, [sp, #32]
  40b970:	mov	x29, sp
  40b974:	bl	40d628 <clear@@Base+0x9bc8>
  40b978:	cbz	w0, 40b9dc <clear@@Base+0x7f7c>
  40b97c:	mov	x19, xzr
  40b980:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40b984:	mov	w21, #0x1                   	// #1
  40b988:	adrp	x22, 437000 <PC+0x4800>
  40b98c:	str	xzr, [x8, #2064]
  40b990:	mov	x0, x19
  40b994:	bl	40d5e8 <clear@@Base+0x9b88>
  40b998:	cmp	w21, #0x0
  40b99c:	mov	x20, x0
  40b9a0:	b.gt	40b9b0 <clear@@Base+0x7f50>
  40b9a4:	mov	x0, x19
  40b9a8:	bl	40b04c <clear@@Base+0x75ec>
  40b9ac:	cbz	w0, 40b9cc <clear@@Base+0x7f6c>
  40b9b0:	cbz	x20, 40b9c8 <clear@@Base+0x7f68>
  40b9b4:	ldrb	w8, [x22, #640]
  40b9b8:	sub	w21, w21, #0x1
  40b9bc:	mov	x19, x20
  40b9c0:	tst	w8, #0x3
  40b9c4:	b.eq	40b990 <clear@@Base+0x7f30>  // b.none
  40b9c8:	mov	w0, #0x1                   	// #1
  40b9cc:	ldp	x20, x19, [sp, #32]
  40b9d0:	ldp	x22, x21, [sp, #16]
  40b9d4:	ldp	x29, x30, [sp], #48
  40b9d8:	ret
  40b9dc:	adrp	x8, 433000 <PC+0x800>
  40b9e0:	ldr	w0, [x8, #2024]
  40b9e4:	bl	401b80 <isatty@plt>
  40b9e8:	cbz	w0, 40ba04 <clear@@Base+0x7fa4>
  40b9ec:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40b9f0:	add	x0, x0, #0xbaf
  40b9f4:	mov	x1, xzr
  40b9f8:	bl	414260 <error@@Base>
  40b9fc:	mov	w0, wzr
  40ba00:	bl	4021c0 <setlocale@plt+0x500>
  40ba04:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40ba08:	ldr	x1, [x8, #2064]
  40ba0c:	adrp	x0, 418000 <winch@@Base+0x2ac>
  40ba10:	add	x0, x0, #0xd66
  40ba14:	bl	40d634 <clear@@Base+0x9bd4>
  40ba18:	ldp	x20, x19, [sp, #32]
  40ba1c:	ldp	x22, x21, [sp, #16]
  40ba20:	ldp	x29, x30, [sp], #48
  40ba24:	b	40b04c <clear@@Base+0x75ec>
  40ba28:	stp	x29, x30, [sp, #-16]!
  40ba2c:	adrp	x8, 433000 <PC+0x800>
  40ba30:	ldr	w0, [x8, #2024]
  40ba34:	mov	x29, sp
  40ba38:	bl	401b80 <isatty@plt>
  40ba3c:	cbz	w0, 40ba58 <clear@@Base+0x7ff8>
  40ba40:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40ba44:	add	x0, x0, #0xbaf
  40ba48:	mov	x1, xzr
  40ba4c:	bl	414260 <error@@Base>
  40ba50:	mov	w0, wzr
  40ba54:	bl	4021c0 <setlocale@plt+0x500>
  40ba58:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40ba5c:	ldr	x1, [x8, #2064]
  40ba60:	adrp	x0, 418000 <winch@@Base+0x2ac>
  40ba64:	add	x0, x0, #0xd66
  40ba68:	bl	40d634 <clear@@Base+0x9bd4>
  40ba6c:	ldp	x29, x30, [sp], #16
  40ba70:	b	40b04c <clear@@Base+0x75ec>
  40ba74:	stp	x29, x30, [sp, #-48]!
  40ba78:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40ba7c:	stp	x20, x19, [sp, #32]
  40ba80:	ldr	x20, [x8, #2064]
  40ba84:	stp	x22, x21, [sp, #16]
  40ba88:	mov	w19, w0
  40ba8c:	adrp	x22, 437000 <PC+0x4800>
  40ba90:	mov	x29, sp
  40ba94:	mov	x0, x20
  40ba98:	bl	40d5e8 <clear@@Base+0x9b88>
  40ba9c:	cmp	w19, #0x0
  40baa0:	mov	x21, x0
  40baa4:	b.gt	40bab4 <clear@@Base+0x8054>
  40baa8:	mov	x0, x20
  40baac:	bl	40b04c <clear@@Base+0x75ec>
  40bab0:	cbz	w0, 40bad0 <clear@@Base+0x8070>
  40bab4:	cbz	x21, 40bacc <clear@@Base+0x806c>
  40bab8:	ldrb	w8, [x22, #640]
  40babc:	sub	w19, w19, #0x1
  40bac0:	mov	x20, x21
  40bac4:	tst	w8, #0x3
  40bac8:	b.eq	40ba94 <clear@@Base+0x8034>  // b.none
  40bacc:	mov	w0, #0x1                   	// #1
  40bad0:	ldp	x20, x19, [sp, #32]
  40bad4:	ldp	x22, x21, [sp, #16]
  40bad8:	ldp	x29, x30, [sp], #48
  40badc:	ret
  40bae0:	stp	x29, x30, [sp, #-48]!
  40bae4:	stp	x22, x21, [sp, #16]
  40bae8:	stp	x20, x19, [sp, #32]
  40baec:	mov	x19, xzr
  40baf0:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40baf4:	mov	w21, #0x1                   	// #1
  40baf8:	adrp	x22, 437000 <PC+0x4800>
  40bafc:	mov	x29, sp
  40bb00:	str	xzr, [x8, #2064]
  40bb04:	mov	x0, x19
  40bb08:	bl	40d608 <clear@@Base+0x9ba8>
  40bb0c:	cmp	w21, #0x0
  40bb10:	mov	x20, x0
  40bb14:	b.gt	40bb24 <clear@@Base+0x80c4>
  40bb18:	mov	x0, x19
  40bb1c:	bl	40b04c <clear@@Base+0x75ec>
  40bb20:	cbz	w0, 40bb40 <clear@@Base+0x80e0>
  40bb24:	cbz	x20, 40bb3c <clear@@Base+0x80dc>
  40bb28:	ldrb	w8, [x22, #640]
  40bb2c:	sub	w21, w21, #0x1
  40bb30:	mov	x19, x20
  40bb34:	tst	w8, #0x3
  40bb38:	b.eq	40bb04 <clear@@Base+0x80a4>  // b.none
  40bb3c:	mov	w0, #0x1                   	// #1
  40bb40:	ldp	x20, x19, [sp, #32]
  40bb44:	ldp	x22, x21, [sp, #16]
  40bb48:	ldp	x29, x30, [sp], #48
  40bb4c:	ret
  40bb50:	stp	x29, x30, [sp, #-48]!
  40bb54:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  40bb58:	stp	x20, x19, [sp, #32]
  40bb5c:	ldr	x20, [x8, #2064]
  40bb60:	stp	x22, x21, [sp, #16]
  40bb64:	mov	w19, w0
  40bb68:	adrp	x22, 437000 <PC+0x4800>
  40bb6c:	mov	x29, sp
  40bb70:	mov	x0, x20
  40bb74:	bl	40d608 <clear@@Base+0x9ba8>
  40bb78:	cmp	w19, #0x0
  40bb7c:	mov	x21, x0
  40bb80:	b.gt	40bb90 <clear@@Base+0x8130>
  40bb84:	mov	x0, x20
  40bb88:	bl	40b04c <clear@@Base+0x75ec>
  40bb8c:	cbz	w0, 40bbac <clear@@Base+0x814c>
  40bb90:	cbz	x21, 40bba8 <clear@@Base+0x8148>
  40bb94:	ldrb	w8, [x22, #640]
  40bb98:	sub	w19, w19, #0x1
  40bb9c:	mov	x20, x21
  40bba0:	tst	w8, #0x3
  40bba4:	b.eq	40bb70 <clear@@Base+0x8110>  // b.none
  40bba8:	mov	w0, #0x1                   	// #1
  40bbac:	ldp	x20, x19, [sp, #32]
  40bbb0:	ldp	x22, x21, [sp, #16]
  40bbb4:	ldp	x29, x30, [sp], #48
  40bbb8:	ret
  40bbbc:	stp	x29, x30, [sp, #-32]!
  40bbc0:	stp	x20, x19, [sp, #16]
  40bbc4:	mov	w19, w0
  40bbc8:	mov	x20, xzr
  40bbcc:	mov	x29, sp
  40bbd0:	mov	x0, x20
  40bbd4:	bl	40d5e8 <clear@@Base+0x9b88>
  40bbd8:	cbz	x0, 40bbfc <clear@@Base+0x819c>
  40bbdc:	mov	x20, x0
  40bbe0:	bl	40d798 <clear@@Base+0x9d38>
  40bbe4:	cmp	w0, w19
  40bbe8:	b.ne	40bbd0 <clear@@Base+0x8170>  // b.any
  40bbec:	mov	x0, x20
  40bbf0:	ldp	x20, x19, [sp, #16]
  40bbf4:	ldp	x29, x30, [sp], #32
  40bbf8:	b	40b04c <clear@@Base+0x75ec>
  40bbfc:	ldp	x20, x19, [sp, #16]
  40bc00:	mov	w0, #0x1                   	// #1
  40bc04:	ldp	x29, x30, [sp], #32
  40bc08:	ret
  40bc0c:	stp	x29, x30, [sp, #-32]!
  40bc10:	str	x19, [sp, #16]
  40bc14:	adrp	x19, 432000 <winch@@Base+0x1a2ac>
  40bc18:	ldr	x0, [x19, #2064]
  40bc1c:	mov	x29, sp
  40bc20:	cbz	x0, 40bc34 <clear@@Base+0x81d4>
  40bc24:	mov	w1, #0x1                   	// #1
  40bc28:	bl	40d7cc <clear@@Base+0x9d6c>
  40bc2c:	ldr	x19, [x19, #2064]
  40bc30:	b	40bc38 <clear@@Base+0x81d8>
  40bc34:	mov	x19, xzr
  40bc38:	bl	40b4d4 <clear@@Base+0x7a74>
  40bc3c:	mov	x0, x19
  40bc40:	ldr	x19, [sp, #16]
  40bc44:	ldp	x29, x30, [sp], #32
  40bc48:	b	40b5b0 <clear@@Base+0x7b50>
  40bc4c:	stp	x29, x30, [sp, #-16]!
  40bc50:	mov	x29, sp
  40bc54:	bl	4046d8 <clear@@Base+0xc78>
  40bc58:	cmn	w0, #0x1
  40bc5c:	b.eq	40bc68 <clear@@Base+0x8208>  // b.none
  40bc60:	bl	413e14 <clear@@Base+0x103b4>
  40bc64:	b	40bc54 <clear@@Base+0x81f4>
  40bc68:	ldp	x29, x30, [sp], #16
  40bc6c:	b	413ed4 <clear@@Base+0x10474>
  40bc70:	stp	x29, x30, [sp, #-64]!
  40bc74:	stp	x24, x23, [sp, #16]
  40bc78:	stp	x22, x21, [sp, #32]
  40bc7c:	stp	x20, x19, [sp, #48]
  40bc80:	mov	x29, sp
  40bc84:	mov	x19, x0
  40bc88:	bl	401830 <strlen@plt>
  40bc8c:	add	w0, w0, #0x1
  40bc90:	mov	w1, #0x1                   	// #1
  40bc94:	bl	402238 <setlocale@plt+0x578>
  40bc98:	adrp	x9, 431000 <winch@@Base+0x192ac>
  40bc9c:	ldrb	w8, [x19]
  40bca0:	ldrb	w9, [x9, #1112]
  40bca4:	mov	x20, x0
  40bca8:	cmp	w8, w9
  40bcac:	b.ne	40bcfc <clear@@Base+0x829c>  // b.any
  40bcb0:	mov	x9, x19
  40bcb4:	ldrb	w8, [x9, #1]!
  40bcb8:	mov	x24, x20
  40bcbc:	cbz	w8, 40bd74 <clear@@Base+0x8314>
  40bcc0:	adrp	x10, 431000 <winch@@Base+0x192ac>
  40bcc4:	mov	x24, x20
  40bcc8:	b	40bcdc <clear@@Base+0x827c>
  40bccc:	strb	w8, [x24], #1
  40bcd0:	mov	x19, x9
  40bcd4:	ldrb	w8, [x9, #1]!
  40bcd8:	cbz	w8, 40bd74 <clear@@Base+0x8314>
  40bcdc:	ldrb	w11, [x10, #1116]
  40bce0:	cmp	w11, w8, uxtb
  40bce4:	b.ne	40bccc <clear@@Base+0x826c>  // b.any
  40bce8:	ldrb	w9, [x19, #2]!
  40bcec:	cmp	w9, w8, uxtb
  40bcf0:	b.ne	40bd74 <clear@@Base+0x8314>  // b.any
  40bcf4:	mov	x9, x19
  40bcf8:	b	40bccc <clear@@Base+0x826c>
  40bcfc:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40bd00:	add	x0, x0, #0xc63
  40bd04:	bl	40a918 <clear@@Base+0x6eb8>
  40bd08:	adrp	x8, 419000 <winch@@Base+0x12ac>
  40bd0c:	add	x8, x8, #0xc72
  40bd10:	cmp	x0, #0x0
  40bd14:	csel	x21, x8, x0, eq  // eq = none
  40bd18:	mov	x0, x21
  40bd1c:	bl	401830 <strlen@plt>
  40bd20:	ldrb	w8, [x19]
  40bd24:	mov	x24, x20
  40bd28:	cbz	w8, 40bd74 <clear@@Base+0x8314>
  40bd2c:	mov	x22, x0
  40bd30:	sxtw	x23, w0
  40bd34:	mov	x24, x20
  40bd38:	b	40bd48 <clear@@Base+0x82e8>
  40bd3c:	strb	w8, [x24], #1
  40bd40:	ldrb	w8, [x19, #1]!
  40bd44:	cbz	w8, 40bd74 <clear@@Base+0x8314>
  40bd48:	cmp	w22, #0x1
  40bd4c:	b.lt	40bd3c <clear@@Base+0x82dc>  // b.tstop
  40bd50:	mov	x0, x19
  40bd54:	mov	x1, x21
  40bd58:	mov	x2, x23
  40bd5c:	bl	4019d0 <strncmp@plt>
  40bd60:	add	x8, x19, x23
  40bd64:	cmp	w0, #0x0
  40bd68:	csel	x19, x8, x19, eq  // eq = none
  40bd6c:	ldrb	w8, [x19]
  40bd70:	b	40bd3c <clear@@Base+0x82dc>
  40bd74:	strb	wzr, [x24]
  40bd78:	mov	x0, x20
  40bd7c:	ldp	x20, x19, [sp, #48]
  40bd80:	ldp	x22, x21, [sp, #32]
  40bd84:	ldp	x24, x23, [sp, #16]
  40bd88:	ldp	x29, x30, [sp], #64
  40bd8c:	ret
  40bd90:	stp	x29, x30, [sp, #-16]!
  40bd94:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40bd98:	add	x0, x0, #0xc63
  40bd9c:	mov	x29, sp
  40bda0:	bl	40a918 <clear@@Base+0x6eb8>
  40bda4:	adrp	x8, 419000 <winch@@Base+0x12ac>
  40bda8:	add	x8, x8, #0xc72
  40bdac:	cmp	x0, #0x0
  40bdb0:	csel	x0, x8, x0, eq  // eq = none
  40bdb4:	ldp	x29, x30, [sp], #16
  40bdb8:	ret
  40bdbc:	sub	sp, sp, #0x70
  40bdc0:	stp	x20, x19, [sp, #96]
  40bdc4:	mov	x20, x0
  40bdc8:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40bdcc:	add	x0, x0, #0xc63
  40bdd0:	stp	x29, x30, [sp, #16]
  40bdd4:	stp	x28, x27, [sp, #32]
  40bdd8:	stp	x26, x25, [sp, #48]
  40bddc:	stp	x24, x23, [sp, #64]
  40bde0:	stp	x22, x21, [sp, #80]
  40bde4:	add	x29, sp, #0x10
  40bde8:	bl	40a918 <clear@@Base+0x6eb8>
  40bdec:	adrp	x8, 419000 <winch@@Base+0x12ac>
  40bdf0:	add	x8, x8, #0xc72
  40bdf4:	cmp	x0, #0x0
  40bdf8:	csel	x25, x8, x0, eq  // eq = none
  40bdfc:	mov	x0, x25
  40be00:	bl	401830 <strlen@plt>
  40be04:	ldrb	w8, [x20]
  40be08:	mov	x21, x0
  40be0c:	adrp	x9, 433000 <PC+0x800>
  40be10:	cbz	w8, 40bec4 <clear@@Base+0x8464>
  40be14:	ldr	x22, [x9, #2032]
  40be18:	mov	w26, wzr
  40be1c:	mov	w23, wzr
  40be20:	mov	w19, #0x1                   	// #1
  40be24:	adrp	x27, 431000 <winch@@Base+0x192ac>
  40be28:	adrp	x28, 431000 <winch@@Base+0x192ac>
  40be2c:	mov	w0, #0x1                   	// #1
  40be30:	str	x25, [sp, #8]
  40be34:	b	40be68 <clear@@Base+0x8408>
  40be38:	mov	x0, x22
  40be3c:	mov	w1, w24
  40be40:	bl	401b30 <strchr@plt>
  40be44:	cmp	w21, #0x0
  40be48:	ldrb	w8, [x20, x19]
  40be4c:	csinc	w9, w23, wzr, ne  // ne = any
  40be50:	cmp	x0, #0x0
  40be54:	csel	w10, wzr, w21, eq  // eq = none
  40be58:	add	w0, w25, w10
  40be5c:	csel	w23, w23, w9, eq  // eq = none
  40be60:	add	x19, x19, #0x1
  40be64:	cbz	w8, 40beb0 <clear@@Base+0x8450>
  40be68:	ldrb	w9, [x28, #1116]
  40be6c:	ldrb	w10, [x27, #1112]
  40be70:	and	w24, w8, #0xff
  40be74:	add	w25, w0, #0x1
  40be78:	cmp	w24, w9
  40be7c:	ccmp	w24, w10, #0x4, ne  // ne = any
  40be80:	csinc	w26, w26, wzr, ne  // ne = any
  40be84:	cbnz	x22, 40be38 <clear@@Base+0x83d8>
  40be88:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40be8c:	add	x0, x0, #0xd2c
  40be90:	bl	40a918 <clear@@Base+0x6eb8>
  40be94:	adrp	x8, 419000 <winch@@Base+0x12ac>
  40be98:	cmp	x0, #0x0
  40be9c:	add	x8, x8, #0xd3a
  40bea0:	csel	x22, x8, x0, eq  // eq = none
  40bea4:	adrp	x8, 433000 <PC+0x800>
  40bea8:	str	x22, [x8, #2032]
  40beac:	b	40be38 <clear@@Base+0x83d8>
  40beb0:	ldr	x25, [sp, #8]
  40beb4:	cbz	w23, 40bec8 <clear@@Base+0x8468>
  40beb8:	cbz	w26, 40bf5c <clear@@Base+0x84fc>
  40bebc:	mov	x22, xzr
  40bec0:	b	40bf94 <clear@@Base+0x8534>
  40bec4:	mov	w0, #0x1                   	// #1
  40bec8:	mov	w1, #0x1                   	// #1
  40becc:	bl	402238 <setlocale@plt+0x578>
  40bed0:	ldrb	w8, [x20]
  40bed4:	mov	x22, x0
  40bed8:	mov	x23, x0
  40bedc:	adrp	x26, 433000 <PC+0x800>
  40bee0:	cbz	w8, 40bf54 <clear@@Base+0x84f4>
  40bee4:	add	x24, x20, #0x1
  40bee8:	adrp	x20, 419000 <winch@@Base+0x12ac>
  40beec:	sxtw	x19, w21
  40bef0:	add	x20, x20, #0xd2c
  40bef4:	mov	x23, x22
  40bef8:	b	40bf0c <clear@@Base+0x84ac>
  40befc:	ldurb	w8, [x24, #-1]
  40bf00:	strb	w8, [x23], #1
  40bf04:	ldrb	w8, [x24], #1
  40bf08:	cbz	w8, 40bf54 <clear@@Base+0x84f4>
  40bf0c:	ldr	x0, [x26, #2032]
  40bf10:	and	w21, w8, #0xff
  40bf14:	cbnz	x0, 40bf34 <clear@@Base+0x84d4>
  40bf18:	mov	x0, x20
  40bf1c:	bl	40a918 <clear@@Base+0x6eb8>
  40bf20:	adrp	x8, 419000 <winch@@Base+0x12ac>
  40bf24:	cmp	x0, #0x0
  40bf28:	add	x8, x8, #0xd3a
  40bf2c:	csel	x0, x8, x0, eq  // eq = none
  40bf30:	str	x0, [x26, #2032]
  40bf34:	mov	w1, w21
  40bf38:	bl	401b30 <strchr@plt>
  40bf3c:	cbz	x0, 40befc <clear@@Base+0x849c>
  40bf40:	mov	x0, x23
  40bf44:	mov	x1, x25
  40bf48:	bl	401b50 <strcpy@plt>
  40bf4c:	add	x23, x23, x19
  40bf50:	b	40befc <clear@@Base+0x849c>
  40bf54:	strb	wzr, [x23]
  40bf58:	b	40bf94 <clear@@Base+0x8534>
  40bf5c:	mov	x0, x20
  40bf60:	bl	401830 <strlen@plt>
  40bf64:	add	w19, w0, #0x3
  40bf68:	mov	w1, #0x1                   	// #1
  40bf6c:	mov	w0, w19
  40bf70:	bl	402238 <setlocale@plt+0x578>
  40bf74:	ldrb	w3, [x27, #1112]
  40bf78:	ldrb	w5, [x28, #1116]
  40bf7c:	adrp	x2, 419000 <winch@@Base+0x12ac>
  40bf80:	sxtw	x1, w19
  40bf84:	add	x2, x2, #0xc74
  40bf88:	mov	x4, x20
  40bf8c:	mov	x22, x0
  40bf90:	bl	401900 <snprintf@plt>
  40bf94:	mov	x0, x22
  40bf98:	ldp	x20, x19, [sp, #96]
  40bf9c:	ldp	x22, x21, [sp, #80]
  40bfa0:	ldp	x24, x23, [sp, #64]
  40bfa4:	ldp	x26, x25, [sp, #48]
  40bfa8:	ldp	x28, x27, [sp, #32]
  40bfac:	ldp	x29, x30, [sp, #16]
  40bfb0:	add	sp, sp, #0x70
  40bfb4:	ret
  40bfb8:	stp	x29, x30, [sp, #-48]!
  40bfbc:	stp	x20, x19, [sp, #32]
  40bfc0:	mov	x19, x0
  40bfc4:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40bfc8:	add	x0, x0, #0x69d
  40bfcc:	stp	x22, x21, [sp, #16]
  40bfd0:	mov	x29, sp
  40bfd4:	bl	40a918 <clear@@Base+0x6eb8>
  40bfd8:	cbz	x0, 40c060 <clear@@Base+0x8600>
  40bfdc:	ldrb	w8, [x0]
  40bfe0:	mov	x21, x0
  40bfe4:	cbz	w8, 40c060 <clear@@Base+0x8600>
  40bfe8:	mov	x0, x21
  40bfec:	bl	401830 <strlen@plt>
  40bff0:	mov	x20, x0
  40bff4:	mov	x0, x19
  40bff8:	bl	401830 <strlen@plt>
  40bffc:	add	w8, w0, w20
  40c000:	add	w8, w8, #0x2
  40c004:	sxtw	x22, w8
  40c008:	mov	w1, #0x1                   	// #1
  40c00c:	mov	x0, x22
  40c010:	bl	401a60 <calloc@plt>
  40c014:	mov	x20, x0
  40c018:	cbz	x0, 40c064 <clear@@Base+0x8604>
  40c01c:	adrp	x2, 419000 <winch@@Base+0x12ac>
  40c020:	adrp	x4, 419000 <winch@@Base+0x12ac>
  40c024:	add	x2, x2, #0xd25
  40c028:	add	x4, x4, #0xa2d
  40c02c:	mov	x0, x20
  40c030:	mov	x1, x22
  40c034:	mov	x3, x21
  40c038:	mov	x5, x19
  40c03c:	bl	401900 <snprintf@plt>
  40c040:	mov	x0, x20
  40c044:	mov	w1, wzr
  40c048:	bl	4019a0 <open@plt>
  40c04c:	tbnz	w0, #31, 40c058 <clear@@Base+0x85f8>
  40c050:	bl	401ab0 <close@plt>
  40c054:	b	40c064 <clear@@Base+0x8604>
  40c058:	mov	x0, x20
  40c05c:	bl	401b20 <free@plt>
  40c060:	mov	x20, xzr
  40c064:	mov	x0, x20
  40c068:	ldp	x20, x19, [sp, #32]
  40c06c:	ldp	x22, x21, [sp, #16]
  40c070:	ldp	x29, x30, [sp], #48
  40c074:	ret
  40c078:	stp	x29, x30, [sp, #-64]!
  40c07c:	stp	x24, x23, [sp, #16]
  40c080:	stp	x22, x21, [sp, #32]
  40c084:	stp	x20, x19, [sp, #48]
  40c088:	mov	x19, x0
  40c08c:	mov	w20, wzr
  40c090:	adrp	x22, 432000 <winch@@Base+0x1a2ac>
  40c094:	adrp	x23, 432000 <winch@@Base+0x1a2ac>
  40c098:	mov	x21, x0
  40c09c:	mov	x29, sp
  40c0a0:	b	40c0b4 <clear@@Base+0x8654>
  40c0a4:	bl	40d78c <clear@@Base+0x9d2c>
  40c0a8:	bl	401830 <strlen@plt>
  40c0ac:	add	w20, w20, w0
  40c0b0:	add	x21, x21, #0x1
  40c0b4:	ldrb	w8, [x21]
  40c0b8:	cmp	w8, #0x23
  40c0bc:	b.eq	40c0d0 <clear@@Base+0x8670>  // b.none
  40c0c0:	cmp	w8, #0x25
  40c0c4:	b.eq	40c0d0 <clear@@Base+0x8670>  // b.none
  40c0c8:	cbnz	w8, 40c10c <clear@@Base+0x86ac>
  40c0cc:	b	40c118 <clear@@Base+0x86b8>
  40c0d0:	cmp	x21, x19
  40c0d4:	b.ls	40c0e4 <clear@@Base+0x8684>  // b.plast
  40c0d8:	ldurb	w9, [x21, #-1]
  40c0dc:	cmp	w9, w8
  40c0e0:	b.eq	40c10c <clear@@Base+0x86ac>  // b.none
  40c0e4:	ldrb	w9, [x21, #1]
  40c0e8:	cmp	w9, w8
  40c0ec:	b.eq	40c0b0 <clear@@Base+0x8650>  // b.none
  40c0f0:	ldr	x9, [x23, #2072]
  40c0f4:	ldr	x10, [x22, #2064]
  40c0f8:	cmp	w8, #0x23
  40c0fc:	csel	x9, x9, xzr, eq  // eq = none
  40c100:	cmp	w8, #0x25
  40c104:	csel	x0, x10, x9, eq  // eq = none
  40c108:	cbnz	x0, 40c0a4 <clear@@Base+0x8644>
  40c10c:	add	w20, w20, #0x1
  40c110:	add	x21, x21, #0x1
  40c114:	b	40c0b4 <clear@@Base+0x8654>
  40c118:	add	w0, w20, #0x1
  40c11c:	mov	w1, #0x1                   	// #1
  40c120:	bl	402238 <setlocale@plt+0x578>
  40c124:	mov	x20, x0
  40c128:	mov	x21, x0
  40c12c:	mov	x24, x19
  40c130:	b	40c150 <clear@@Base+0x86f0>
  40c134:	bl	40d78c <clear@@Base+0x9d2c>
  40c138:	mov	x1, x0
  40c13c:	mov	x0, x21
  40c140:	bl	401b50 <strcpy@plt>
  40c144:	bl	401830 <strlen@plt>
  40c148:	add	x21, x21, x0
  40c14c:	add	x24, x24, #0x1
  40c150:	ldrb	w8, [x24]
  40c154:	cmp	w8, #0x23
  40c158:	b.eq	40c16c <clear@@Base+0x870c>  // b.none
  40c15c:	cmp	w8, #0x25
  40c160:	b.eq	40c16c <clear@@Base+0x870c>  // b.none
  40c164:	cbnz	w8, 40c1a8 <clear@@Base+0x8748>
  40c168:	b	40c1b4 <clear@@Base+0x8754>
  40c16c:	cmp	x24, x19
  40c170:	b.ls	40c180 <clear@@Base+0x8720>  // b.plast
  40c174:	ldurb	w9, [x24, #-1]
  40c178:	cmp	w9, w8
  40c17c:	b.eq	40c1a8 <clear@@Base+0x8748>  // b.none
  40c180:	ldrb	w9, [x24, #1]
  40c184:	cmp	w9, w8
  40c188:	b.eq	40c14c <clear@@Base+0x86ec>  // b.none
  40c18c:	ldr	x9, [x23, #2072]
  40c190:	ldr	x10, [x22, #2064]
  40c194:	cmp	w8, #0x23
  40c198:	csel	x9, x9, xzr, eq  // eq = none
  40c19c:	cmp	w8, #0x25
  40c1a0:	csel	x0, x10, x9, eq  // eq = none
  40c1a4:	cbnz	x0, 40c134 <clear@@Base+0x86d4>
  40c1a8:	strb	w8, [x21], #1
  40c1ac:	add	x24, x24, #0x1
  40c1b0:	b	40c150 <clear@@Base+0x86f0>
  40c1b4:	strb	wzr, [x21]
  40c1b8:	mov	x0, x20
  40c1bc:	ldp	x20, x19, [sp, #48]
  40c1c0:	ldp	x22, x21, [sp, #32]
  40c1c4:	ldp	x24, x23, [sp, #16]
  40c1c8:	ldp	x29, x30, [sp], #64
  40c1cc:	ret
  40c1d0:	stp	x29, x30, [sp, #-48]!
  40c1d4:	adrp	x8, 437000 <PC+0x4800>
  40c1d8:	ldr	w8, [x8, #284]
  40c1dc:	str	x21, [sp, #16]
  40c1e0:	stp	x20, x19, [sp, #32]
  40c1e4:	mov	x29, sp
  40c1e8:	cbz	w8, 40c1f4 <clear@@Base+0x8794>
  40c1ec:	mov	x20, xzr
  40c1f0:	b	40c260 <clear@@Base+0x8800>
  40c1f4:	mov	x20, x0
  40c1f8:	bl	401830 <strlen@plt>
  40c1fc:	add	w21, w0, #0x2
  40c200:	mov	w1, #0x1                   	// #1
  40c204:	mov	w0, w21
  40c208:	bl	402238 <setlocale@plt+0x578>
  40c20c:	adrp	x2, 419000 <winch@@Base+0x12ac>
  40c210:	sxtw	x1, w21
  40c214:	add	x2, x2, #0xc7b
  40c218:	mov	x3, x20
  40c21c:	mov	x19, x0
  40c220:	bl	401900 <snprintf@plt>
  40c224:	mov	x0, x19
  40c228:	bl	40c274 <clear@@Base+0x8814>
  40c22c:	mov	x20, x0
  40c230:	bl	40bc70 <clear@@Base+0x8210>
  40c234:	mov	x1, x19
  40c238:	mov	x21, x0
  40c23c:	bl	401af0 <strcmp@plt>
  40c240:	cbnz	w0, 40c250 <clear@@Base+0x87f0>
  40c244:	mov	x0, x20
  40c248:	bl	401b20 <free@plt>
  40c24c:	mov	x20, xzr
  40c250:	mov	x0, x21
  40c254:	bl	401b20 <free@plt>
  40c258:	mov	x0, x19
  40c25c:	bl	401b20 <free@plt>
  40c260:	mov	x0, x20
  40c264:	ldp	x20, x19, [sp, #32]
  40c268:	ldr	x21, [sp, #16]
  40c26c:	ldp	x29, x30, [sp], #48
  40c270:	ret
  40c274:	stp	x29, x30, [sp, #-64]!
  40c278:	stp	x24, x23, [sp, #16]
  40c27c:	stp	x22, x21, [sp, #32]
  40c280:	stp	x20, x19, [sp, #48]
  40c284:	mov	x29, sp
  40c288:	bl	40c078 <clear@@Base+0x8618>
  40c28c:	adrp	x8, 437000 <PC+0x4800>
  40c290:	ldr	w8, [x8, #284]
  40c294:	mov	x19, x0
  40c298:	cbz	w8, 40c2b4 <clear@@Base+0x8854>
  40c29c:	mov	x0, x19
  40c2a0:	ldp	x20, x19, [sp, #48]
  40c2a4:	ldp	x22, x21, [sp, #32]
  40c2a8:	ldp	x24, x23, [sp, #16]
  40c2ac:	ldp	x29, x30, [sp], #64
  40c2b0:	ret
  40c2b4:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40c2b8:	add	x0, x0, #0xc63
  40c2bc:	bl	40a918 <clear@@Base+0x6eb8>
  40c2c0:	adrp	x8, 419000 <winch@@Base+0x12ac>
  40c2c4:	add	x8, x8, #0xc72
  40c2c8:	cmp	x0, #0x0
  40c2cc:	csel	x8, x8, x0, eq  // eq = none
  40c2d0:	ldrb	w9, [x8]
  40c2d4:	adrp	x10, 418000 <winch@@Base+0x2ac>
  40c2d8:	add	x10, x10, #0xd66
  40c2dc:	cmp	w9, #0x0
  40c2e0:	csel	x0, x10, x8, eq  // eq = none
  40c2e4:	bl	40bdbc <clear@@Base+0x835c>
  40c2e8:	cbz	x0, 40c29c <clear@@Base+0x883c>
  40c2ec:	mov	x21, x0
  40c2f0:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40c2f4:	add	x0, x0, #0xc7f
  40c2f8:	bl	40a918 <clear@@Base+0x6eb8>
  40c2fc:	mov	x20, x0
  40c300:	bl	40a994 <clear@@Base+0x6f34>
  40c304:	adrp	x8, 419000 <winch@@Base+0x12ac>
  40c308:	add	x8, x8, #0xc88
  40c30c:	cmp	w0, #0x0
  40c310:	csel	x22, x20, x8, eq  // eq = none
  40c314:	mov	x0, x22
  40c318:	bl	401830 <strlen@plt>
  40c31c:	mov	x20, x0
  40c320:	mov	x0, x19
  40c324:	bl	401830 <strlen@plt>
  40c328:	adrp	x24, 433000 <PC+0x800>
  40c32c:	ldr	x8, [x24, #2032]
  40c330:	add	x20, x0, x20
  40c334:	cbnz	x8, 40c358 <clear@@Base+0x88f8>
  40c338:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40c33c:	add	x0, x0, #0xd2c
  40c340:	bl	40a918 <clear@@Base+0x6eb8>
  40c344:	adrp	x8, 419000 <winch@@Base+0x12ac>
  40c348:	add	x8, x8, #0xd3a
  40c34c:	cmp	x0, #0x0
  40c350:	csel	x8, x8, x0, eq  // eq = none
  40c354:	str	x8, [x24, #2032]
  40c358:	mov	x0, x8
  40c35c:	bl	401830 <strlen@plt>
  40c360:	lsl	w8, w0, #3
  40c364:	sub	w8, w8, w0
  40c368:	add	w8, w20, w8
  40c36c:	add	w23, w8, #0x18
  40c370:	mov	w1, #0x1                   	// #1
  40c374:	mov	w0, w23
  40c378:	bl	402238 <setlocale@plt+0x578>
  40c37c:	adrp	x8, 431000 <winch@@Base+0x192ac>
  40c380:	adrp	x9, 431000 <winch@@Base+0x192ac>
  40c384:	ldrb	w4, [x8, #1112]
  40c388:	ldrb	w5, [x9, #1116]
  40c38c:	adrp	x2, 419000 <winch@@Base+0x12ac>
  40c390:	sxtw	x1, w23
  40c394:	add	x2, x2, #0xc91
  40c398:	mov	x3, x22
  40c39c:	mov	x6, x21
  40c3a0:	mov	x20, x0
  40c3a4:	bl	401900 <snprintf@plt>
  40c3a8:	mov	x0, x21
  40c3ac:	bl	401b20 <free@plt>
  40c3b0:	ldr	x21, [x24, #2032]
  40c3b4:	cbnz	x21, 40c3d8 <clear@@Base+0x8978>
  40c3b8:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40c3bc:	add	x0, x0, #0xd2c
  40c3c0:	bl	40a918 <clear@@Base+0x6eb8>
  40c3c4:	adrp	x8, 419000 <winch@@Base+0x12ac>
  40c3c8:	add	x8, x8, #0xd3a
  40c3cc:	cmp	x0, #0x0
  40c3d0:	csel	x21, x8, x0, eq  // eq = none
  40c3d4:	str	x21, [x24, #2032]
  40c3d8:	ldrb	w22, [x21]
  40c3dc:	mov	x0, x20
  40c3e0:	bl	401830 <strlen@plt>
  40c3e4:	add	x0, x20, x0
  40c3e8:	cbz	w22, 40c418 <clear@@Base+0x89b8>
  40c3ec:	add	x23, x21, #0x1
  40c3f0:	adrp	x21, 419000 <winch@@Base+0x12ac>
  40c3f4:	add	x21, x21, #0xca8
  40c3f8:	and	w2, w22, #0xff
  40c3fc:	mov	x1, x21
  40c400:	bl	4018b0 <sprintf@plt>
  40c404:	ldrb	w22, [x23], #1
  40c408:	mov	x0, x20
  40c40c:	bl	401830 <strlen@plt>
  40c410:	add	x0, x20, x0
  40c414:	cbnz	w22, 40c3f8 <clear@@Base+0x8998>
  40c418:	adrp	x1, 419000 <winch@@Base+0x12ac>
  40c41c:	add	x1, x1, #0xcb0
  40c420:	mov	x2, x19
  40c424:	bl	4018b0 <sprintf@plt>
  40c428:	mov	x0, x20
  40c42c:	bl	40c59c <clear@@Base+0x8b3c>
  40c430:	mov	x21, x0
  40c434:	mov	x0, x20
  40c438:	bl	401b20 <free@plt>
  40c43c:	cbz	x21, 40c29c <clear@@Base+0x883c>
  40c440:	mov	x0, x21
  40c444:	bl	40c678 <clear@@Base+0x8c18>
  40c448:	mov	x20, x0
  40c44c:	mov	x0, x21
  40c450:	bl	401c30 <pclose@plt>
  40c454:	ldrb	w8, [x20]
  40c458:	cbz	w8, 40c46c <clear@@Base+0x8a0c>
  40c45c:	mov	x0, x19
  40c460:	bl	401b20 <free@plt>
  40c464:	mov	x19, x20
  40c468:	b	40c29c <clear@@Base+0x883c>
  40c46c:	mov	x0, x20
  40c470:	bl	401b20 <free@plt>
  40c474:	b	40c29c <clear@@Base+0x883c>
  40c478:	sub	sp, sp, #0x150
  40c47c:	stp	x29, x30, [sp, #272]
  40c480:	stp	x28, x23, [sp, #288]
  40c484:	stp	x22, x21, [sp, #304]
  40c488:	stp	x20, x19, [sp, #320]
  40c48c:	add	x29, sp, #0x110
  40c490:	mov	w19, w0
  40c494:	bl	404d20 <clear@@Base+0x12c0>
  40c498:	cbz	w0, 40c584 <clear@@Base+0x8b24>
  40c49c:	mov	w0, w19
  40c4a0:	mov	x1, xzr
  40c4a4:	mov	w2, wzr
  40c4a8:	bl	4018e0 <lseek@plt>
  40c4ac:	cmn	x0, #0x1
  40c4b0:	b.eq	40c574 <clear@@Base+0x8b14>  // b.none
  40c4b4:	add	x1, sp, #0x10
  40c4b8:	mov	w2, #0x100                 	// #256
  40c4bc:	mov	w0, w19
  40c4c0:	add	x20, sp, #0x10
  40c4c4:	bl	401b60 <read@plt>
  40c4c8:	cmp	w0, #0x1
  40c4cc:	b.lt	40c574 <clear@@Base+0x8b14>  // b.tstop
  40c4d0:	lsl	x8, x0, #32
  40c4d4:	cmp	x8, #0x1
  40c4d8:	mov	w21, wzr
  40c4dc:	str	x20, [sp, #8]
  40c4e0:	b.lt	40c57c <clear@@Base+0x8b1c>  // b.tstop
  40c4e4:	add	x19, x20, w0, sxtw
  40c4e8:	lsr	x20, x8, #32
  40c4ec:	add	x0, sp, #0x10
  40c4f0:	adrp	x22, 432000 <winch@@Base+0x1a2ac>
  40c4f4:	adrp	x23, 437000 <PC+0x4800>
  40c4f8:	b	40c514 <clear@@Base+0x8ab4>
  40c4fc:	bl	40536c <clear@@Base+0x190c>
  40c500:	cmp	w0, #0x0
  40c504:	cinc	w21, w21, ne  // ne = any
  40c508:	ldr	x0, [sp, #8]
  40c50c:	cmp	x0, x19
  40c510:	b.cs	40c57c <clear@@Base+0x8b1c>  // b.hs, b.nlast
  40c514:	ldr	w8, [x22, #3496]
  40c518:	cbz	w8, 40c528 <clear@@Base+0x8ac8>
  40c51c:	mov	w1, w20
  40c520:	bl	4059e8 <clear@@Base+0x1f88>
  40c524:	cbz	w0, 40c560 <clear@@Base+0x8b00>
  40c528:	add	x0, sp, #0x8
  40c52c:	mov	w1, #0x1                   	// #1
  40c530:	mov	x2, x19
  40c534:	bl	405c4c <clear@@Base+0x21ec>
  40c538:	ldr	w8, [x23, #544]
  40c53c:	cmp	w8, #0x2
  40c540:	b.ne	40c4fc <clear@@Base+0x8a9c>  // b.any
  40c544:	orr	x8, x0, #0x80
  40c548:	cmp	x8, #0x9b
  40c54c:	b.ne	40c4fc <clear@@Base+0x8a9c>  // b.any
  40c550:	add	x0, sp, #0x8
  40c554:	mov	x1, x19
  40c558:	bl	40f1f8 <clear@@Base+0xb798>
  40c55c:	b	40c508 <clear@@Base+0x8aa8>
  40c560:	add	x0, sp, #0x8
  40c564:	mov	x1, x19
  40c568:	add	w21, w21, #0x1
  40c56c:	bl	405ae8 <clear@@Base+0x2088>
  40c570:	b	40c508 <clear@@Base+0x8aa8>
  40c574:	mov	w0, wzr
  40c578:	b	40c584 <clear@@Base+0x8b24>
  40c57c:	cmp	w21, #0x5
  40c580:	cset	w0, gt
  40c584:	ldp	x20, x19, [sp, #320]
  40c588:	ldp	x22, x21, [sp, #304]
  40c58c:	ldp	x28, x23, [sp, #288]
  40c590:	ldp	x29, x30, [sp, #272]
  40c594:	add	sp, sp, #0x150
  40c598:	ret
  40c59c:	stp	x29, x30, [sp, #-48]!
  40c5a0:	stp	x22, x21, [sp, #16]
  40c5a4:	mov	x21, x0
  40c5a8:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40c5ac:	add	x0, x0, #0xd56
  40c5b0:	stp	x20, x19, [sp, #32]
  40c5b4:	mov	x29, sp
  40c5b8:	bl	40a918 <clear@@Base+0x6eb8>
  40c5bc:	mov	x19, x0
  40c5c0:	bl	40a994 <clear@@Base+0x6f34>
  40c5c4:	cbz	w0, 40c5e4 <clear@@Base+0x8b84>
  40c5c8:	mov	x0, x21
  40c5cc:	ldp	x20, x19, [sp, #32]
  40c5d0:	ldp	x22, x21, [sp, #16]
  40c5d4:	adrp	x1, 419000 <winch@@Base+0x12ac>
  40c5d8:	add	x1, x1, #0x166
  40c5dc:	ldp	x29, x30, [sp], #48
  40c5e0:	b	4019b0 <popen@plt>
  40c5e4:	mov	x0, x21
  40c5e8:	bl	40bdbc <clear@@Base+0x835c>
  40c5ec:	cbz	x0, 40c5c8 <clear@@Base+0x8b68>
  40c5f0:	mov	x20, x0
  40c5f4:	mov	x0, x19
  40c5f8:	bl	401830 <strlen@plt>
  40c5fc:	mov	x21, x0
  40c600:	mov	x0, x20
  40c604:	bl	401830 <strlen@plt>
  40c608:	add	w8, w0, w21
  40c60c:	add	w21, w8, #0x5
  40c610:	mov	w1, #0x1                   	// #1
  40c614:	mov	w0, w21
  40c618:	bl	402238 <setlocale@plt+0x578>
  40c61c:	adrp	x2, 419000 <winch@@Base+0x12ac>
  40c620:	adrp	x4, 419000 <winch@@Base+0x12ac>
  40c624:	sxtw	x1, w21
  40c628:	add	x2, x2, #0xd5c
  40c62c:	add	x4, x4, #0xd22
  40c630:	mov	x3, x19
  40c634:	mov	x5, x20
  40c638:	mov	x22, x0
  40c63c:	bl	401900 <snprintf@plt>
  40c640:	mov	x0, x20
  40c644:	bl	401b20 <free@plt>
  40c648:	adrp	x1, 419000 <winch@@Base+0x12ac>
  40c64c:	add	x1, x1, #0x166
  40c650:	mov	x0, x22
  40c654:	bl	4019b0 <popen@plt>
  40c658:	mov	x19, x0
  40c65c:	mov	x0, x22
  40c660:	bl	401b20 <free@plt>
  40c664:	mov	x0, x19
  40c668:	ldp	x20, x19, [sp, #32]
  40c66c:	ldp	x22, x21, [sp, #16]
  40c670:	ldp	x29, x30, [sp], #48
  40c674:	ret
  40c678:	stp	x29, x30, [sp, #-64]!
  40c67c:	stp	x20, x19, [sp, #48]
  40c680:	mov	x19, x0
  40c684:	mov	w0, #0x64                  	// #100
  40c688:	mov	w1, #0x1                   	// #1
  40c68c:	stp	x24, x23, [sp, #16]
  40c690:	stp	x22, x21, [sp, #32]
  40c694:	mov	x29, sp
  40c698:	mov	w20, #0x64                  	// #100
  40c69c:	bl	402238 <setlocale@plt+0x578>
  40c6a0:	mov	x21, x0
  40c6a4:	mov	x24, x0
  40c6a8:	b	40c6b0 <clear@@Base+0x8c50>
  40c6ac:	strb	w22, [x24], #1
  40c6b0:	mov	x0, x19
  40c6b4:	bl	401a80 <getc@plt>
  40c6b8:	cmn	w0, #0x1
  40c6bc:	b.eq	40c718 <clear@@Base+0x8cb8>  // b.none
  40c6c0:	mov	w22, w0
  40c6c4:	cmp	w0, #0xa
  40c6c8:	b.eq	40c718 <clear@@Base+0x8cb8>  // b.none
  40c6cc:	sub	x8, x24, x21
  40c6d0:	sub	w9, w20, #0x1
  40c6d4:	cmp	x8, w9, sxtw
  40c6d8:	b.lt	40c6ac <clear@@Base+0x8c4c>  // b.tstop
  40c6dc:	lsl	w20, w20, #1
  40c6e0:	mov	w1, #0x1                   	// #1
  40c6e4:	mov	w0, w20
  40c6e8:	strb	wzr, [x24]
  40c6ec:	bl	402238 <setlocale@plt+0x578>
  40c6f0:	mov	x1, x21
  40c6f4:	mov	x23, x0
  40c6f8:	bl	401b50 <strcpy@plt>
  40c6fc:	mov	x0, x21
  40c700:	bl	401b20 <free@plt>
  40c704:	mov	x0, x23
  40c708:	bl	401830 <strlen@plt>
  40c70c:	add	x24, x23, x0
  40c710:	mov	x21, x23
  40c714:	b	40c6ac <clear@@Base+0x8c4c>
  40c718:	strb	wzr, [x24]
  40c71c:	mov	x0, x21
  40c720:	ldp	x20, x19, [sp, #48]
  40c724:	ldp	x22, x21, [sp, #32]
  40c728:	ldp	x24, x23, [sp, #16]
  40c72c:	ldp	x29, x30, [sp], #64
  40c730:	ret
  40c734:	stp	x29, x30, [sp, #-32]!
  40c738:	stp	x28, x19, [sp, #16]
  40c73c:	mov	x29, sp
  40c740:	sub	sp, sp, #0x1, lsl #12
  40c744:	mov	x1, sp
  40c748:	mov	x19, x0
  40c74c:	bl	401bd0 <realpath@plt>
  40c750:	cbz	x0, 40c75c <clear@@Base+0x8cfc>
  40c754:	mov	x0, sp
  40c758:	b	40c760 <clear@@Base+0x8d00>
  40c75c:	mov	x0, x19
  40c760:	bl	402170 <setlocale@plt+0x4b0>
  40c764:	add	sp, sp, #0x1, lsl #12
  40c768:	ldp	x28, x19, [sp, #16]
  40c76c:	ldp	x29, x30, [sp], #32
  40c770:	ret
  40c774:	stp	x29, x30, [sp, #-80]!
  40c778:	adrp	x8, 437000 <PC+0x4800>
  40c77c:	ldr	w8, [x8, #584]
  40c780:	stp	x22, x21, [sp, #48]
  40c784:	mov	x21, x0
  40c788:	mov	x0, xzr
  40c78c:	str	x25, [sp, #16]
  40c790:	stp	x24, x23, [sp, #32]
  40c794:	stp	x20, x19, [sp, #64]
  40c798:	mov	x29, sp
  40c79c:	cbz	w8, 40c920 <clear@@Base+0x8ec0>
  40c7a0:	adrp	x8, 437000 <PC+0x4800>
  40c7a4:	ldr	w8, [x8, #284]
  40c7a8:	cbnz	w8, 40c920 <clear@@Base+0x8ec0>
  40c7ac:	mov	w0, #0xffffffff            	// #-1
  40c7b0:	mov	x20, x2
  40c7b4:	mov	x19, x1
  40c7b8:	bl	4045a4 <clear@@Base+0xb44>
  40c7bc:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40c7c0:	add	x0, x0, #0x902
  40c7c4:	bl	40a918 <clear@@Base+0x6eb8>
  40c7c8:	cbz	x0, 40c920 <clear@@Base+0x8ec0>
  40c7cc:	mov	x22, x0
  40c7d0:	mov	x25, xzr
  40c7d4:	ldrb	w8, [x22, x25]
  40c7d8:	cmp	w8, #0x7c
  40c7dc:	b.ne	40c7e8 <clear@@Base+0x8d88>  // b.any
  40c7e0:	add	x25, x25, #0x1
  40c7e4:	b	40c7d4 <clear@@Base+0x8d74>
  40c7e8:	cmp	w8, #0x2d
  40c7ec:	b.ne	40c7fc <clear@@Base+0x8d9c>  // b.any
  40c7f0:	add	x8, x22, x25
  40c7f4:	add	x22, x8, #0x1
  40c7f8:	b	40c814 <clear@@Base+0x8db4>
  40c7fc:	adrp	x1, 418000 <winch@@Base+0x2ac>
  40c800:	add	x1, x1, #0xd66
  40c804:	mov	x0, x21
  40c808:	bl	401af0 <strcmp@plt>
  40c80c:	cbz	w0, 40c91c <clear@@Base+0x8ebc>
  40c810:	add	x22, x22, x25
  40c814:	mov	w8, wzr
  40c818:	mov	x9, x22
  40c81c:	b	40c828 <clear@@Base+0x8dc8>
  40c820:	cbz	w10, 40c860 <clear@@Base+0x8e00>
  40c824:	add	x9, x9, #0x1
  40c828:	ldrb	w10, [x9]
  40c82c:	cmp	w10, #0x25
  40c830:	b.ne	40c820 <clear@@Base+0x8dc0>  // b.any
  40c834:	mov	x10, x9
  40c838:	ldrb	w11, [x10, #1]!
  40c83c:	cmp	w11, #0x25
  40c840:	b.eq	40c854 <clear@@Base+0x8df4>  // b.none
  40c844:	cmp	w11, #0x73
  40c848:	b.ne	40c90c <clear@@Base+0x8eac>  // b.any
  40c84c:	add	w8, w8, #0x1
  40c850:	b	40c824 <clear@@Base+0x8dc4>
  40c854:	mov	x9, x10
  40c858:	add	x9, x10, #0x1
  40c85c:	b	40c828 <clear@@Base+0x8dc8>
  40c860:	cmp	w8, #0x1
  40c864:	b.ne	40c90c <clear@@Base+0x8eac>  // b.any
  40c868:	mov	x0, x21
  40c86c:	bl	40bdbc <clear@@Base+0x835c>
  40c870:	mov	x21, x0
  40c874:	mov	x0, x22
  40c878:	bl	401830 <strlen@plt>
  40c87c:	mov	x23, x0
  40c880:	mov	x0, x21
  40c884:	bl	401830 <strlen@plt>
  40c888:	add	w8, w0, w23
  40c88c:	add	w23, w8, #0x2
  40c890:	mov	w1, #0x1                   	// #1
  40c894:	mov	w0, w23
  40c898:	bl	402238 <setlocale@plt+0x578>
  40c89c:	sxtw	x1, w23
  40c8a0:	mov	x2, x22
  40c8a4:	mov	x3, x21
  40c8a8:	mov	x24, x0
  40c8ac:	bl	401900 <snprintf@plt>
  40c8b0:	mov	x0, x21
  40c8b4:	bl	401b20 <free@plt>
  40c8b8:	mov	x0, x24
  40c8bc:	bl	40c59c <clear@@Base+0x8b3c>
  40c8c0:	mov	x21, x0
  40c8c4:	mov	x0, x24
  40c8c8:	bl	401b20 <free@plt>
  40c8cc:	cbz	x21, 40c91c <clear@@Base+0x8ebc>
  40c8d0:	mov	x0, x21
  40c8d4:	cbz	w25, 40c938 <clear@@Base+0x8ed8>
  40c8d8:	bl	401920 <fileno@plt>
  40c8dc:	add	x1, x29, #0x1c
  40c8e0:	mov	w2, #0x1                   	// #1
  40c8e4:	mov	w22, w0
  40c8e8:	bl	401b60 <read@plt>
  40c8ec:	cmp	x0, #0x1
  40c8f0:	b.ne	40c958 <clear@@Base+0x8ef8>  // b.any
  40c8f4:	ldrb	w0, [x29, #28]
  40c8f8:	bl	4045a4 <clear@@Base+0xb44>
  40c8fc:	adrp	x0, 418000 <winch@@Base+0x2ac>
  40c900:	add	x0, x0, #0xd66
  40c904:	str	x21, [x20]
  40c908:	b	40c984 <clear@@Base+0x8f24>
  40c90c:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40c910:	add	x0, x0, #0xcb6
  40c914:	mov	x1, xzr
  40c918:	bl	414260 <error@@Base>
  40c91c:	mov	x0, xzr
  40c920:	ldp	x20, x19, [sp, #64]
  40c924:	ldp	x22, x21, [sp, #48]
  40c928:	ldp	x24, x23, [sp, #32]
  40c92c:	ldr	x25, [sp, #16]
  40c930:	ldp	x29, x30, [sp], #80
  40c934:	ret
  40c938:	bl	40c678 <clear@@Base+0x8c18>
  40c93c:	mov	x19, x0
  40c940:	mov	x0, x21
  40c944:	bl	401c30 <pclose@plt>
  40c948:	ldrb	w8, [x19]
  40c94c:	cmp	w8, #0x0
  40c950:	csel	x0, xzr, x19, eq  // eq = none
  40c954:	b	40c920 <clear@@Base+0x8ec0>
  40c958:	mov	x0, x21
  40c95c:	bl	401c30 <pclose@plt>
  40c960:	mov	w8, w0
  40c964:	cmp	w25, #0x2
  40c968:	mov	x0, xzr
  40c96c:	b.cc	40c920 <clear@@Base+0x8ec0>  // b.lo, b.ul, b.last
  40c970:	cbnz	w8, 40c920 <clear@@Base+0x8ec0>
  40c974:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40c978:	str	xzr, [x20]
  40c97c:	add	x0, x0, #0xb6b
  40c980:	mov	w22, #0xffffffff            	// #-1
  40c984:	str	w22, [x19]
  40c988:	bl	402170 <setlocale@plt+0x4b0>
  40c98c:	b	40c920 <clear@@Base+0x8ec0>
  40c990:	stp	x29, x30, [sp, #-64]!
  40c994:	stp	x22, x21, [sp, #32]
  40c998:	stp	x20, x19, [sp, #48]
  40c99c:	adrp	x8, 437000 <PC+0x4800>
  40c9a0:	ldr	w8, [x8, #284]
  40c9a4:	str	x23, [sp, #16]
  40c9a8:	mov	x29, sp
  40c9ac:	cbz	w8, 40c9c4 <clear@@Base+0x8f64>
  40c9b0:	ldp	x20, x19, [sp, #48]
  40c9b4:	ldp	x22, x21, [sp, #32]
  40c9b8:	ldr	x23, [sp, #16]
  40c9bc:	ldp	x29, x30, [sp], #64
  40c9c0:	ret
  40c9c4:	mov	x20, x0
  40c9c8:	mov	w0, #0xffffffff            	// #-1
  40c9cc:	mov	x19, x1
  40c9d0:	bl	4045a4 <clear@@Base+0xb44>
  40c9d4:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40c9d8:	add	x0, x0, #0xce5
  40c9dc:	bl	40a918 <clear@@Base+0x6eb8>
  40c9e0:	cbz	x0, 40c9b0 <clear@@Base+0x8f50>
  40c9e4:	mov	x21, x0
  40c9e8:	mov	w8, wzr
  40c9ec:	mov	x9, x0
  40c9f0:	b	40c9fc <clear@@Base+0x8f9c>
  40c9f4:	cbz	w10, 40ca34 <clear@@Base+0x8fd4>
  40c9f8:	add	x9, x9, #0x1
  40c9fc:	ldrb	w10, [x9]
  40ca00:	cmp	w10, #0x25
  40ca04:	b.ne	40c9f4 <clear@@Base+0x8f94>  // b.any
  40ca08:	mov	x10, x9
  40ca0c:	ldrb	w11, [x10, #1]!
  40ca10:	cmp	w11, #0x25
  40ca14:	b.eq	40ca28 <clear@@Base+0x8fc8>  // b.none
  40ca18:	cmp	w11, #0x73
  40ca1c:	b.ne	40ca3c <clear@@Base+0x8fdc>  // b.any
  40ca20:	add	w8, w8, #0x1
  40ca24:	b	40c9f8 <clear@@Base+0x8f98>
  40ca28:	mov	x9, x10
  40ca2c:	add	x9, x10, #0x1
  40ca30:	b	40c9fc <clear@@Base+0x8f9c>
  40ca34:	cmp	w8, #0x3
  40ca38:	b.lt	40ca5c <clear@@Base+0x8ffc>  // b.tstop
  40ca3c:	ldp	x20, x19, [sp, #48]
  40ca40:	ldp	x22, x21, [sp, #32]
  40ca44:	ldr	x23, [sp, #16]
  40ca48:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40ca4c:	add	x0, x0, #0xcef
  40ca50:	mov	x1, xzr
  40ca54:	ldp	x29, x30, [sp], #64
  40ca58:	b	414260 <error@@Base>
  40ca5c:	mov	x0, x21
  40ca60:	bl	401830 <strlen@plt>
  40ca64:	mov	x22, x0
  40ca68:	mov	x0, x19
  40ca6c:	bl	401830 <strlen@plt>
  40ca70:	add	w22, w0, w22
  40ca74:	mov	x0, x20
  40ca78:	bl	401830 <strlen@plt>
  40ca7c:	add	w8, w22, w0
  40ca80:	add	w22, w8, #0x2
  40ca84:	mov	w1, #0x1                   	// #1
  40ca88:	mov	w0, w22
  40ca8c:	bl	402238 <setlocale@plt+0x578>
  40ca90:	sxtw	x1, w22
  40ca94:	mov	x2, x21
  40ca98:	mov	x3, x19
  40ca9c:	mov	x4, x20
  40caa0:	mov	x23, x0
  40caa4:	bl	401900 <snprintf@plt>
  40caa8:	mov	x0, x23
  40caac:	bl	40c59c <clear@@Base+0x8b3c>
  40cab0:	mov	x19, x0
  40cab4:	mov	x0, x23
  40cab8:	bl	401b20 <free@plt>
  40cabc:	cbz	x19, 40c9b0 <clear@@Base+0x8f50>
  40cac0:	mov	x0, x19
  40cac4:	ldp	x20, x19, [sp, #48]
  40cac8:	ldp	x22, x21, [sp, #32]
  40cacc:	ldr	x23, [sp, #16]
  40cad0:	ldp	x29, x30, [sp], #64
  40cad4:	b	401c30 <pclose@plt>
  40cad8:	sub	sp, sp, #0x90
  40cadc:	mov	x1, x0
  40cae0:	mov	x2, sp
  40cae4:	mov	w0, wzr
  40cae8:	stp	x29, x30, [sp, #128]
  40caec:	add	x29, sp, #0x80
  40caf0:	bl	401c60 <__xstat@plt>
  40caf4:	ldr	w8, [sp, #16]
  40caf8:	cmp	w0, #0x0
  40cafc:	ldp	x29, x30, [sp, #128]
  40cb00:	cset	w9, ge  // ge = tcont
  40cb04:	and	w8, w8, #0xf000
  40cb08:	cmp	w8, #0x4, lsl #12
  40cb0c:	cset	w8, eq  // eq = none
  40cb10:	and	w0, w9, w8
  40cb14:	add	sp, sp, #0x90
  40cb18:	ret
  40cb1c:	sub	sp, sp, #0xa0
  40cb20:	stp	x20, x19, [sp, #144]
  40cb24:	adrp	x20, 437000 <PC+0x4800>
  40cb28:	ldr	w8, [x20, #516]
  40cb2c:	mov	x19, x0
  40cb30:	stp	x29, x30, [sp, #128]
  40cb34:	add	x29, sp, #0x80
  40cb38:	cbz	w8, 40cb70 <clear@@Base+0x9110>
  40cb3c:	mov	x2, sp
  40cb40:	mov	w0, wzr
  40cb44:	mov	x1, x19
  40cb48:	bl	401c60 <__xstat@plt>
  40cb4c:	tbnz	w0, #31, 40cbbc <clear@@Base+0x915c>
  40cb50:	ldr	w8, [x20, #516]
  40cb54:	cbnz	w8, 40cb68 <clear@@Base+0x9108>
  40cb58:	ldr	w8, [sp, #16]
  40cb5c:	and	w8, w8, #0xf000
  40cb60:	cmp	w8, #0x8, lsl #12
  40cb64:	b.ne	40cbc8 <clear@@Base+0x9168>  // b.any
  40cb68:	mov	x0, xzr
  40cb6c:	b	40cbf0 <clear@@Base+0x9190>
  40cb70:	mov	x2, sp
  40cb74:	mov	w0, wzr
  40cb78:	mov	x1, x19
  40cb7c:	bl	401c60 <__xstat@plt>
  40cb80:	tbnz	w0, #31, 40cb3c <clear@@Base+0x90dc>
  40cb84:	ldr	w8, [sp, #16]
  40cb88:	and	w8, w8, #0xf000
  40cb8c:	cmp	w8, #0x4, lsl #12
  40cb90:	b.ne	40cb3c <clear@@Base+0x90dc>  // b.any
  40cb94:	mov	x0, x19
  40cb98:	bl	401830 <strlen@plt>
  40cb9c:	add	w0, w0, #0x10
  40cba0:	mov	w1, #0x1                   	// #1
  40cba4:	bl	402238 <setlocale@plt+0x578>
  40cba8:	mov	x1, x19
  40cbac:	bl	401b50 <strcpy@plt>
  40cbb0:	adrp	x1, 431000 <winch@@Base+0x192ac>
  40cbb4:	add	x1, x1, #0x7ae
  40cbb8:	b	40cbec <clear@@Base+0x918c>
  40cbbc:	mov	x0, x19
  40cbc0:	bl	413bbc <clear@@Base+0x1015c>
  40cbc4:	b	40cbf0 <clear@@Base+0x9190>
  40cbc8:	mov	x0, x19
  40cbcc:	bl	401830 <strlen@plt>
  40cbd0:	add	w0, w0, #0x2a
  40cbd4:	mov	w1, #0x1                   	// #1
  40cbd8:	bl	402238 <setlocale@plt+0x578>
  40cbdc:	mov	x1, x19
  40cbe0:	bl	401b50 <strcpy@plt>
  40cbe4:	adrp	x1, 431000 <winch@@Base+0x192ac>
  40cbe8:	add	x1, x1, #0x7be
  40cbec:	bl	4019f0 <strcat@plt>
  40cbf0:	ldp	x20, x19, [sp, #144]
  40cbf4:	ldp	x29, x30, [sp, #128]
  40cbf8:	add	sp, sp, #0xa0
  40cbfc:	ret
  40cc00:	sub	sp, sp, #0xa0
  40cc04:	str	x19, [sp, #144]
  40cc08:	mov	w19, w0
  40cc0c:	mov	x2, sp
  40cc10:	mov	w0, wzr
  40cc14:	mov	w1, w19
  40cc18:	stp	x29, x30, [sp, #128]
  40cc1c:	add	x29, sp, #0x80
  40cc20:	bl	401bb0 <__fxstat@plt>
  40cc24:	tbnz	w0, #31, 40cc30 <clear@@Base+0x91d0>
  40cc28:	ldr	x0, [sp, #48]
  40cc2c:	b	40cc40 <clear@@Base+0x91e0>
  40cc30:	mov	w2, #0x2                   	// #2
  40cc34:	mov	w0, w19
  40cc38:	mov	x1, xzr
  40cc3c:	bl	4018e0 <lseek@plt>
  40cc40:	ldr	x19, [sp, #144]
  40cc44:	ldp	x29, x30, [sp, #128]
  40cc48:	add	sp, sp, #0xa0
  40cc4c:	ret
  40cc50:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40cc54:	add	x0, x0, #0xd22
  40cc58:	ret
  40cc5c:	stp	x29, x30, [sp, #-32]!
  40cc60:	str	x19, [sp, #16]
  40cc64:	mov	x29, sp
  40cc68:	mov	x19, x0
  40cc6c:	bl	401830 <strlen@plt>
  40cc70:	add	x8, x19, x0
  40cc74:	cmp	x8, x19
  40cc78:	b.ls	40cc8c <clear@@Base+0x922c>  // b.plast
  40cc7c:	ldrb	w9, [x8, #-1]!
  40cc80:	cmp	w9, #0x2f
  40cc84:	b.ne	40cc74 <clear@@Base+0x9214>  // b.any
  40cc88:	add	x19, x8, #0x1
  40cc8c:	mov	x0, x19
  40cc90:	ldr	x19, [sp, #16]
  40cc94:	ldp	x29, x30, [sp], #32
  40cc98:	ret
  40cc9c:	stp	x29, x30, [sp, #-32]!
  40cca0:	adrp	x8, 437000 <PC+0x4800>
  40cca4:	ldr	w8, [x8, #388]
  40cca8:	str	x19, [sp, #16]
  40ccac:	mov	x29, sp
  40ccb0:	cbz	w8, 40ccc4 <clear@@Base+0x9264>
  40ccb4:	mov	w0, wzr
  40ccb8:	ldr	x19, [sp, #16]
  40ccbc:	ldp	x29, x30, [sp], #32
  40ccc0:	ret
  40ccc4:	bl	40452c <clear@@Base+0xacc>
  40ccc8:	cmn	x0, #0x1
  40cccc:	b.eq	40ccb4 <clear@@Base+0x9254>  // b.none
  40ccd0:	mov	w0, #0xfffffffe            	// #-2
  40ccd4:	bl	414ffc <error@@Base+0xd9c>
  40ccd8:	cmn	x0, #0x1
  40ccdc:	b.eq	40ccf4 <clear@@Base+0x9294>  // b.none
  40cce0:	mov	x19, x0
  40cce4:	bl	40452c <clear@@Base+0xacc>
  40cce8:	cmp	x19, x0
  40ccec:	cset	w0, eq  // eq = none
  40ccf0:	b	40ccb8 <clear@@Base+0x9258>
  40ccf4:	mov	w0, #0x1                   	// #1
  40ccf8:	b	40ccb8 <clear@@Base+0x9258>
  40ccfc:	stp	x29, x30, [sp, #-32]!
  40cd00:	adrp	x8, 437000 <PC+0x4800>
  40cd04:	ldr	w8, [x8, #388]
  40cd08:	str	x19, [sp, #16]
  40cd0c:	mov	x29, sp
  40cd10:	cbz	w8, 40cd24 <clear@@Base+0x92c4>
  40cd14:	mov	w0, wzr
  40cd18:	ldr	x19, [sp, #16]
  40cd1c:	ldp	x29, x30, [sp], #32
  40cd20:	ret
  40cd24:	bl	40452c <clear@@Base+0xacc>
  40cd28:	cmn	x0, #0x1
  40cd2c:	b.eq	40cd14 <clear@@Base+0x92b4>  // b.none
  40cd30:	mov	w0, #0xfffffffe            	// #-2
  40cd34:	bl	414ffc <error@@Base+0xd9c>
  40cd38:	cmn	x0, #0x1
  40cd3c:	b.eq	40cd50 <clear@@Base+0x92f0>  // b.none
  40cd40:	mov	x19, x0
  40cd44:	bl	40452c <clear@@Base+0xacc>
  40cd48:	cmp	x19, x0
  40cd4c:	b.ne	40cd14 <clear@@Base+0x92b4>  // b.any
  40cd50:	mov	w0, wzr
  40cd54:	bl	414ffc <error@@Base+0xd9c>
  40cd58:	add	x8, x0, #0x1
  40cd5c:	cmp	x8, #0x2
  40cd60:	cset	w0, cc  // cc = lo, ul, last
  40cd64:	b	40cd18 <clear@@Base+0x92b8>
  40cd68:	adrp	x8, 437000 <PC+0x4800>
  40cd6c:	ldr	w9, [x8, #408]
  40cd70:	cbz	w9, 40cd7c <clear@@Base+0x931c>
  40cd74:	str	wzr, [x8, #408]
  40cd78:	b	40e1f8 <clear@@Base+0xa798>
  40cd7c:	ret
  40cd80:	sub	sp, sp, #0x70
  40cd84:	stp	x29, x30, [sp, #16]
  40cd88:	stp	x28, x27, [sp, #32]
  40cd8c:	stp	x26, x25, [sp, #48]
  40cd90:	stp	x24, x23, [sp, #64]
  40cd94:	stp	x22, x21, [sp, #80]
  40cd98:	stp	x20, x19, [sp, #96]
  40cd9c:	adrp	x8, 437000 <PC+0x4800>
  40cda0:	ldr	w9, [x8, #408]
  40cda4:	add	x29, sp, #0x10
  40cda8:	mov	w19, w4
  40cdac:	mov	w23, w3
  40cdb0:	mov	x21, x1
  40cdb4:	mov	w22, w0
  40cdb8:	stur	w2, [x29, #-4]
  40cdbc:	cbz	w9, 40cdc8 <clear@@Base+0x9368>
  40cdc0:	str	wzr, [x8, #408]
  40cdc4:	bl	40e1f8 <clear@@Base+0xa798>
  40cdc8:	adrp	x20, 437000 <PC+0x4800>
  40cdcc:	ldr	w8, [x20, #328]
  40cdd0:	cbz	w23, 40cde4 <clear@@Base+0x9384>
  40cdd4:	cmp	w8, w22
  40cdd8:	b.gt	40cde4 <clear@@Base+0x9384>
  40cddc:	mov	w23, #0x1                   	// #1
  40cde0:	b	40ce08 <clear@@Base+0x93a8>
  40cde4:	adrp	x9, 437000 <PC+0x4800>
  40cde8:	ldr	w9, [x9, #572]
  40cdec:	mov	w23, wzr
  40cdf0:	tbnz	w9, #31, 40ce08 <clear@@Base+0x93a8>
  40cdf4:	cmp	w9, w22
  40cdf8:	b.ge	40ce08 <clear@@Base+0x93a8>  // b.tcont
  40cdfc:	sub	w8, w8, #0x1
  40ce00:	cmp	w8, w22
  40ce04:	cset	w23, ne  // ne = any
  40ce08:	adrp	x8, 437000 <PC+0x4800>
  40ce0c:	ldr	w8, [x8, #580]
  40ce10:	adrp	x24, 437000 <PC+0x4800>
  40ce14:	cmp	w8, #0x2
  40ce18:	b.eq	40ce30 <clear@@Base+0x93d0>  // b.none
  40ce1c:	bl	4176b0 <error@@Base+0x3450>
  40ce20:	adrp	x8, 437000 <PC+0x4800>
  40ce24:	ldr	w8, [x8, #472]
  40ce28:	orr	w8, w8, w0
  40ce2c:	cbz	w8, 40ce60 <clear@@Base+0x9400>
  40ce30:	adrp	x8, 433000 <PC+0x800>
  40ce34:	ldr	w9, [x24, #388]
  40ce38:	ldrsw	x8, [x8, #2056]
  40ce3c:	mov	w10, #0xffffffff            	// #-1
  40ce40:	mov	x0, x21
  40ce44:	cmp	w9, #0x0
  40ce48:	add	x1, x21, x8, lsl #2
  40ce4c:	cneg	w2, w10, ne  // ne = any
  40ce50:	bl	417360 <error@@Base+0x3100>
  40ce54:	mov	x0, x21
  40ce58:	bl	4164b4 <error@@Base+0x2254>
  40ce5c:	mov	x21, x0
  40ce60:	adrp	x27, 437000 <PC+0x4800>
  40ce64:	tbnz	w23, #0, 40cf04 <clear@@Base+0x94a4>
  40ce68:	ldr	w8, [x27, #468]
  40ce6c:	cbz	w8, 40cea8 <clear@@Base+0x9448>
  40ce70:	ldr	w8, [x20, #328]
  40ce74:	sub	w8, w8, #0x1
  40ce78:	cmp	w8, w22
  40ce7c:	b.gt	40cea8 <clear@@Base+0x9448>
  40ce80:	bl	40452c <clear@@Base+0xacc>
  40ce84:	cmp	x21, x0
  40ce88:	b.eq	40cea8 <clear@@Base+0x9448>  // b.none
  40ce8c:	bl	415114 <error@@Base+0xeb4>
  40ce90:	mov	x0, x21
  40ce94:	bl	41505c <error@@Base+0xdfc>
  40ce98:	bl	403a60 <clear@@Base>
  40ce9c:	bl	403960 <setlocale@plt+0x1ca0>
  40cea0:	mov	w8, #0x1                   	// #1
  40cea4:	stur	w8, [x29, #-4]
  40cea8:	mov	w0, #0xfffffffe            	// #-2
  40ceac:	bl	414ffc <error@@Base+0xd9c>
  40ceb0:	cmp	x21, x0
  40ceb4:	b.ne	40cec0 <clear@@Base+0x9460>  // b.any
  40ceb8:	bl	415354 <error@@Base+0x10f4>
  40cebc:	cbz	w0, 40cf04 <clear@@Base+0x94a4>
  40cec0:	bl	415114 <error@@Base+0xeb4>
  40cec4:	mov	x0, x21
  40cec8:	bl	41505c <error@@Base+0xdfc>
  40cecc:	ldr	w8, [x27, #468]
  40ced0:	cbz	w8, 40cee0 <clear@@Base+0x9480>
  40ced4:	bl	403a60 <clear@@Base>
  40ced8:	bl	403960 <setlocale@plt+0x1ca0>
  40cedc:	b	40cefc <clear@@Base+0x949c>
  40cee0:	adrp	x8, 433000 <PC+0x800>
  40cee4:	ldrb	w8, [x8, #2044]
  40cee8:	cmp	w8, #0x1
  40ceec:	b.ne	40cefc <clear@@Base+0x949c>  // b.any
  40cef0:	adrp	x0, 419000 <winch@@Base+0x12ac>
  40cef4:	add	x0, x0, #0xd65
  40cef8:	bl	413f4c <clear@@Base+0x104ec>
  40cefc:	mov	w8, #0x1                   	// #1
  40cf00:	stur	w8, [x29, #-4]
  40cf04:	cmp	w22, #0x1
  40cf08:	b.lt	40d014 <clear@@Base+0x95b4>  // b.tstop
  40cf0c:	adrp	x20, 437000 <PC+0x4800>
  40cf10:	mov	w28, wzr
  40cf14:	add	w22, w22, #0x1
  40cf18:	adrp	x24, 436000 <PC+0x3800>
  40cf1c:	adrp	x25, 436000 <PC+0x3800>
  40cf20:	add	x20, x20, #0x198
  40cf24:	mov	w26, #0x1                   	// #1
  40cf28:	b	40cf48 <clear@@Base+0x94e8>
  40cf2c:	bl	413cc4 <clear@@Base+0x10264>
  40cf30:	adrp	x8, 437000 <PC+0x4800>
  40cf34:	add	x8, x8, #0x1a0
  40cf38:	str	w26, [x8]
  40cf3c:	sub	w22, w22, #0x1
  40cf40:	cmp	w22, #0x1
  40cf44:	b.le	40d018 <clear@@Base+0x95b8>
  40cf48:	subs	w8, w19, #0x1
  40cf4c:	b.lt	40cf60 <clear@@Base+0x9500>  // b.tstop
  40cf50:	cmp	w8, #0x0
  40cf54:	csel	x21, xzr, x21, eq  // eq = none
  40cf58:	mov	w19, w8
  40cf5c:	b	40cfd0 <clear@@Base+0x9570>
  40cf60:	mov	x0, x21
  40cf64:	bl	40d83c <clear@@Base+0x9ddc>
  40cf68:	bl	4164b4 <error@@Base+0x2254>
  40cf6c:	cmn	x0, #0x1
  40cf70:	b.eq	40cf7c <clear@@Base+0x951c>  // b.none
  40cf74:	mov	x21, x0
  40cf78:	b	40cfd0 <clear@@Base+0x9570>
  40cf7c:	ldur	w8, [x29, #-4]
  40cf80:	cbnz	w8, 40cf94 <clear@@Base+0x9534>
  40cf84:	mov	w0, wzr
  40cf88:	bl	414ffc <error@@Base+0xd9c>
  40cf8c:	cmn	x0, #0x1
  40cf90:	b.ne	40d018 <clear@@Base+0x95b8>  // b.any
  40cf94:	mov	w0, wzr
  40cf98:	mov	w1, wzr
  40cf9c:	bl	41539c <error@@Base+0x113c>
  40cfa0:	cbnz	w0, 40cfcc <clear@@Base+0x956c>
  40cfa4:	mov	w0, #0x1                   	// #1
  40cfa8:	mov	w1, #0x1                   	// #1
  40cfac:	bl	41539c <error@@Base+0x113c>
  40cfb0:	cbnz	w0, 40cfcc <clear@@Base+0x956c>
  40cfb4:	adrp	x8, 437000 <PC+0x4800>
  40cfb8:	ldr	w8, [x8, #328]
  40cfbc:	mov	w0, #0x2                   	// #2
  40cfc0:	sub	w1, w8, #0x1
  40cfc4:	bl	41539c <error@@Base+0x113c>
  40cfc8:	cbnz	w0, 40d018 <clear@@Base+0x95b8>
  40cfcc:	mov	x21, #0xffffffffffffffff    	// #-1
  40cfd0:	mov	x0, x21
  40cfd4:	bl	41505c <error@@Base+0xdfc>
  40cfd8:	add	w28, w28, #0x1
  40cfdc:	tbnz	w23, #0, 40cf3c <clear@@Base+0x94dc>
  40cfe0:	cmn	x21, #0x1
  40cfe4:	b.ne	40cf2c <clear@@Base+0x94cc>  // b.any
  40cfe8:	adrp	x8, 433000 <PC+0x800>
  40cfec:	ldrb	w8, [x8, #2044]
  40cff0:	tbnz	w8, #0, 40cf2c <clear@@Base+0x94cc>
  40cff4:	ldr	w8, [x27, #468]
  40cff8:	cbnz	w8, 40cf2c <clear@@Base+0x94cc>
  40cffc:	ldr	x8, [x24, #680]
  40d000:	cbnz	x8, 40cf2c <clear@@Base+0x94cc>
  40d004:	ldr	w9, [x25, #688]
  40d008:	mov	x8, x20
  40d00c:	cbz	w9, 40cf38 <clear@@Base+0x94d8>
  40d010:	b	40cf2c <clear@@Base+0x94cc>
  40d014:	mov	w28, wzr
  40d018:	adrp	x8, 437000 <PC+0x4800>
  40d01c:	ldr	w8, [x8, #388]
  40d020:	orr	w8, w8, w28
  40d024:	cbnz	w8, 40d048 <clear@@Base+0x95e8>
  40d028:	adrp	x8, 431000 <winch@@Base+0x192ac>
  40d02c:	ldr	w8, [x8, #2024]
  40d030:	cbz	w8, 40d048 <clear@@Base+0x95e8>
  40d034:	adrp	x8, 437000 <PC+0x4800>
  40d038:	ldr	w8, [x8, #500]
  40d03c:	cbz	w8, 40d054 <clear@@Base+0x95f4>
  40d040:	bl	4039f8 <setlocale@plt+0x1d38>
  40d044:	b	40d058 <clear@@Base+0x95f8>
  40d048:	cbz	w23, 40d058 <clear@@Base+0x95f8>
  40d04c:	bl	40e1f8 <clear@@Base+0xa798>
  40d050:	b	40d058 <clear@@Base+0x95f8>
  40d054:	bl	403a20 <setlocale@plt+0x1d60>
  40d058:	mov	w8, #0x1                   	// #1
  40d05c:	adrp	x9, 433000 <PC+0x800>
  40d060:	strb	w8, [x9, #2044]
  40d064:	ldp	x20, x19, [sp, #96]
  40d068:	ldp	x22, x21, [sp, #80]
  40d06c:	ldp	x24, x23, [sp, #64]
  40d070:	ldp	x26, x25, [sp, #48]
  40d074:	ldp	x28, x27, [sp, #32]
  40d078:	ldp	x29, x30, [sp, #16]
  40d07c:	mov	w0, #0xffffffff            	// #-1
  40d080:	add	sp, sp, #0x70
  40d084:	b	4110a8 <clear@@Base+0xd648>
  40d088:	stp	x29, x30, [sp, #-64]!
  40d08c:	stp	x22, x21, [sp, #32]
  40d090:	stp	x20, x19, [sp, #48]
  40d094:	adrp	x8, 437000 <PC+0x4800>
  40d098:	ldr	w9, [x8, #408]
  40d09c:	mov	w22, w3
  40d0a0:	mov	w19, w2
  40d0a4:	mov	x20, x1
  40d0a8:	mov	w21, w0
  40d0ac:	str	x23, [sp, #16]
  40d0b0:	mov	x29, sp
  40d0b4:	cbz	w9, 40d0c0 <clear@@Base+0x9660>
  40d0b8:	str	wzr, [x8, #408]
  40d0bc:	bl	40e1f8 <clear@@Base+0xa798>
  40d0c0:	adrp	x8, 433000 <PC+0x800>
  40d0c4:	ldr	w8, [x8, #2040]
  40d0c8:	cbz	w8, 40d0dc <clear@@Base+0x967c>
  40d0cc:	mov	w8, wzr
  40d0d0:	cmp	w8, w21
  40d0d4:	b.lt	40d108 <clear@@Base+0x96a8>  // b.tstop
  40d0d8:	b	40d11c <clear@@Base+0x96bc>
  40d0dc:	adrp	x8, 437000 <PC+0x4800>
  40d0e0:	ldr	w8, [x8, #460]
  40d0e4:	tbz	w8, #31, 40d100 <clear@@Base+0x96a0>
  40d0e8:	adrp	x8, 437000 <PC+0x4800>
  40d0ec:	ldr	w8, [x8, #468]
  40d0f0:	cbz	w8, 40d110 <clear@@Base+0x96b0>
  40d0f4:	adrp	x8, 437000 <PC+0x4800>
  40d0f8:	ldr	w8, [x8, #328]
  40d0fc:	sub	w8, w8, #0x2
  40d100:	cmp	w8, w21
  40d104:	b.ge	40d11c <clear@@Base+0x96bc>  // b.tcont
  40d108:	mov	w22, #0x1                   	// #1
  40d10c:	b	40d138 <clear@@Base+0x96d8>
  40d110:	mov	w8, #0x2710                	// #10000
  40d114:	cmp	w8, w21
  40d118:	b.lt	40d108 <clear@@Base+0x96a8>  // b.tstop
  40d11c:	adrp	x8, 437000 <PC+0x4800>
  40d120:	ldr	w8, [x8, #328]
  40d124:	cmp	w22, #0x0
  40d128:	cset	w9, ne  // ne = any
  40d12c:	cmp	w8, w21
  40d130:	cset	w8, le
  40d134:	and	w22, w9, w8
  40d138:	adrp	x8, 437000 <PC+0x4800>
  40d13c:	ldr	w8, [x8, #580]
  40d140:	cmp	w8, #0x2
  40d144:	b.eq	40d15c <clear@@Base+0x96fc>  // b.none
  40d148:	bl	4176b0 <error@@Base+0x3450>
  40d14c:	adrp	x8, 437000 <PC+0x4800>
  40d150:	ldr	w8, [x8, #472]
  40d154:	orr	w8, w8, w0
  40d158:	cbz	w8, 40d17c <clear@@Base+0x971c>
  40d15c:	adrp	x8, 433000 <PC+0x800>
  40d160:	ldrsw	x8, [x8, #2056]
  40d164:	mov	w2, #0xffffffff            	// #-1
  40d168:	mov	x1, x20
  40d16c:	add	x8, x8, x8, lsl #1
  40d170:	subs	x8, x20, x8
  40d174:	csel	x0, xzr, x8, lt  // lt = tstop
  40d178:	bl	417360 <error@@Base+0x3100>
  40d17c:	cmp	w21, #0x1
  40d180:	b.lt	40d1d8 <clear@@Base+0x9778>  // b.tstop
  40d184:	mov	w23, wzr
  40d188:	add	w21, w21, #0x1
  40d18c:	b	40d1a0 <clear@@Base+0x9740>
  40d190:	sub	w23, w23, #0x1
  40d194:	add	w8, w21, w23
  40d198:	cmp	w8, #0x1
  40d19c:	b.le	40d20c <clear@@Base+0x97ac>
  40d1a0:	mov	x0, x20
  40d1a4:	bl	4165c0 <error@@Base+0x2360>
  40d1a8:	bl	40dba8 <clear@@Base+0xa148>
  40d1ac:	mov	x20, x0
  40d1b0:	cbnz	w19, 40d1bc <clear@@Base+0x975c>
  40d1b4:	cmn	x20, #0x1
  40d1b8:	b.eq	40d1e4 <clear@@Base+0x9784>  // b.none
  40d1bc:	mov	x0, x20
  40d1c0:	bl	4150dc <error@@Base+0xe7c>
  40d1c4:	tbnz	w22, #0, 40d190 <clear@@Base+0x9730>
  40d1c8:	bl	403960 <setlocale@plt+0x1ca0>
  40d1cc:	bl	403978 <setlocale@plt+0x1cb8>
  40d1d0:	bl	413cc4 <clear@@Base+0x10264>
  40d1d4:	b	40d190 <clear@@Base+0x9730>
  40d1d8:	mov	w8, wzr
  40d1dc:	cbz	w8, 40d1ec <clear@@Base+0x978c>
  40d1e0:	b	40d20c <clear@@Base+0x97ac>
  40d1e4:	neg	w8, w23
  40d1e8:	cbnz	w8, 40d20c <clear@@Base+0x97ac>
  40d1ec:	adrp	x8, 431000 <winch@@Base+0x192ac>
  40d1f0:	ldr	w8, [x8, #2024]
  40d1f4:	cbz	w8, 40d20c <clear@@Base+0x97ac>
  40d1f8:	adrp	x8, 437000 <PC+0x4800>
  40d1fc:	ldr	w8, [x8, #500]
  40d200:	cbz	w8, 40d22c <clear@@Base+0x97cc>
  40d204:	bl	4039f8 <setlocale@plt+0x1d38>
  40d208:	b	40d230 <clear@@Base+0x97d0>
  40d20c:	cbz	w22, 40d218 <clear@@Base+0x97b8>
  40d210:	bl	40e1f8 <clear@@Base+0xa798>
  40d214:	b	40d230 <clear@@Base+0x97d0>
  40d218:	adrp	x8, 437000 <PC+0x4800>
  40d21c:	ldr	w8, [x8, #568]
  40d220:	cbnz	w8, 40d230 <clear@@Base+0x97d0>
  40d224:	bl	403994 <setlocale@plt+0x1cd4>
  40d228:	b	40d230 <clear@@Base+0x97d0>
  40d22c:	bl	403a20 <setlocale@plt+0x1d60>
  40d230:	ldp	x20, x19, [sp, #48]
  40d234:	ldp	x22, x21, [sp, #32]
  40d238:	ldr	x23, [sp, #16]
  40d23c:	mov	w0, #0xffffffff            	// #-1
  40d240:	ldp	x29, x30, [sp], #64
  40d244:	b	4110a8 <clear@@Base+0xd648>
  40d248:	adrp	x8, 433000 <PC+0x800>
  40d24c:	ldr	w8, [x8, #2040]
  40d250:	cbz	w8, 40d25c <clear@@Base+0x97fc>
  40d254:	mov	w0, wzr
  40d258:	ret
  40d25c:	adrp	x8, 437000 <PC+0x4800>
  40d260:	ldr	w0, [x8, #460]
  40d264:	tbnz	w0, #31, 40d26c <clear@@Base+0x980c>
  40d268:	ret
  40d26c:	adrp	x8, 437000 <PC+0x4800>
  40d270:	ldr	w8, [x8, #468]
  40d274:	cbz	w8, 40d288 <clear@@Base+0x9828>
  40d278:	adrp	x8, 437000 <PC+0x4800>
  40d27c:	ldr	w8, [x8, #328]
  40d280:	sub	w0, w8, #0x2
  40d284:	ret
  40d288:	mov	w0, #0x2710                	// #10000
  40d28c:	ret
  40d290:	stp	x29, x30, [sp, #-64]!
  40d294:	str	x23, [sp, #16]
  40d298:	stp	x22, x21, [sp, #32]
  40d29c:	stp	x20, x19, [sp, #48]
  40d2a0:	mov	x29, sp
  40d2a4:	mov	w19, w2
  40d2a8:	mov	w20, w1
  40d2ac:	mov	w21, w0
  40d2b0:	bl	413784 <clear@@Base+0xfd24>
  40d2b4:	adrp	x23, 437000 <PC+0x4800>
  40d2b8:	cbz	w0, 40d31c <clear@@Base+0x98bc>
  40d2bc:	ldr	w8, [x23, #388]
  40d2c0:	cbnz	w8, 40d31c <clear@@Base+0x98bc>
  40d2c4:	bl	40452c <clear@@Base+0xacc>
  40d2c8:	cmn	x0, #0x1
  40d2cc:	b.eq	40d31c <clear@@Base+0x98bc>  // b.none
  40d2d0:	mov	w0, #0xfffffffe            	// #-2
  40d2d4:	bl	414ffc <error@@Base+0xd9c>
  40d2d8:	cmn	x0, #0x1
  40d2dc:	b.eq	40d2f0 <clear@@Base+0x9890>  // b.none
  40d2e0:	mov	x22, x0
  40d2e4:	bl	40452c <clear@@Base+0xacc>
  40d2e8:	cmp	x22, x0
  40d2ec:	b.ne	40d31c <clear@@Base+0x98bc>  // b.any
  40d2f0:	bl	404f48 <clear@@Base+0x14e8>
  40d2f4:	tbnz	w0, #3, 40d31c <clear@@Base+0x98bc>
  40d2f8:	mov	w0, #0x1                   	// #1
  40d2fc:	bl	40ba74 <clear@@Base+0x8014>
  40d300:	cbz	w0, 40d3e4 <clear@@Base+0x9984>
  40d304:	ldp	x20, x19, [sp, #48]
  40d308:	ldp	x22, x21, [sp, #32]
  40d30c:	ldr	x23, [sp, #16]
  40d310:	mov	w0, wzr
  40d314:	ldp	x29, x30, [sp], #64
  40d318:	b	4021c0 <setlocale@plt+0x500>
  40d31c:	mov	w0, #0xfffffffe            	// #-2
  40d320:	bl	414ffc <error@@Base+0xd9c>
  40d324:	mov	x1, x0
  40d328:	cmn	x0, #0x1
  40d32c:	b.eq	40d354 <clear@@Base+0x98f4>  // b.none
  40d330:	mov	w0, w21
  40d334:	mov	w2, w20
  40d338:	mov	w3, w19
  40d33c:	ldp	x20, x19, [sp, #48]
  40d340:	ldp	x22, x21, [sp, #32]
  40d344:	ldr	x23, [sp, #16]
  40d348:	mov	w4, wzr
  40d34c:	ldp	x29, x30, [sp], #64
  40d350:	b	40cd80 <clear@@Base+0x9320>
  40d354:	cbz	w20, 40d370 <clear@@Base+0x9910>
  40d358:	adrp	x8, 437000 <PC+0x4800>
  40d35c:	ldr	w8, [x8, #328]
  40d360:	mov	w0, #0x2                   	// #2
  40d364:	sub	w1, w8, #0x1
  40d368:	bl	41539c <error@@Base+0x113c>
  40d36c:	cbz	w0, 40d3dc <clear@@Base+0x997c>
  40d370:	ldr	w8, [x23, #388]
  40d374:	cbz	w8, 40d3bc <clear@@Base+0x995c>
  40d378:	bl	415354 <error@@Base+0x10f4>
  40d37c:	cbz	w0, 40d388 <clear@@Base+0x9928>
  40d380:	mov	x1, xzr
  40d384:	b	40d330 <clear@@Base+0x98d0>
  40d388:	mov	w0, wzr
  40d38c:	bl	414ffc <error@@Base+0xd9c>
  40d390:	mov	x1, x0
  40d394:	mov	w0, #0x1                   	// #1
  40d398:	mov	w2, #0x1                   	// #1
  40d39c:	mov	w3, wzr
  40d3a0:	bl	40d088 <clear@@Base+0x9628>
  40d3a4:	mov	w0, #0xfffffffe            	// #-2
  40d3a8:	bl	414ffc <error@@Base+0xd9c>
  40d3ac:	cmn	x0, #0x1
  40d3b0:	b.eq	40d388 <clear@@Base+0x9928>  // b.none
  40d3b4:	mov	x1, x0
  40d3b8:	b	40d330 <clear@@Base+0x98d0>
  40d3bc:	adrp	x8, 437000 <PC+0x4800>
  40d3c0:	ldr	w8, [x8, #500]
  40d3c4:	cbz	w8, 40d3f8 <clear@@Base+0x9998>
  40d3c8:	ldp	x20, x19, [sp, #48]
  40d3cc:	ldp	x22, x21, [sp, #32]
  40d3d0:	ldr	x23, [sp, #16]
  40d3d4:	ldp	x29, x30, [sp], #64
  40d3d8:	b	4039f8 <setlocale@plt+0x1d38>
  40d3dc:	mov	x1, #0xffffffffffffffff    	// #-1
  40d3e0:	b	40d330 <clear@@Base+0x98d0>
  40d3e4:	ldp	x20, x19, [sp, #48]
  40d3e8:	ldp	x22, x21, [sp, #32]
  40d3ec:	ldr	x23, [sp, #16]
  40d3f0:	ldp	x29, x30, [sp], #64
  40d3f4:	ret
  40d3f8:	ldp	x20, x19, [sp, #48]
  40d3fc:	ldp	x22, x21, [sp, #32]
  40d400:	ldr	x23, [sp, #16]
  40d404:	ldp	x29, x30, [sp], #64
  40d408:	b	403a20 <setlocale@plt+0x1d60>
  40d40c:	stp	x29, x30, [sp, #-48]!
  40d410:	stp	x22, x21, [sp, #16]
  40d414:	mov	w21, w0
  40d418:	mov	w0, wzr
  40d41c:	stp	x20, x19, [sp, #32]
  40d420:	mov	x29, sp
  40d424:	mov	w19, w2
  40d428:	mov	w20, w1
  40d42c:	bl	414ffc <error@@Base+0xd9c>
  40d430:	mov	x22, x0
  40d434:	cmn	x0, #0x1
  40d438:	b.eq	40d45c <clear@@Base+0x99fc>  // b.none
  40d43c:	mov	w0, w21
  40d440:	mov	x1, x22
  40d444:	mov	w2, w20
  40d448:	mov	w3, w19
  40d44c:	ldp	x20, x19, [sp, #32]
  40d450:	ldp	x22, x21, [sp, #16]
  40d454:	ldp	x29, x30, [sp], #48
  40d458:	b	40d088 <clear@@Base+0x9628>
  40d45c:	cbz	w20, 40d46c <clear@@Base+0x9a0c>
  40d460:	mov	w0, #0xffffffff            	// #-1
  40d464:	bl	414ffc <error@@Base+0xd9c>
  40d468:	cbnz	x0, 40d43c <clear@@Base+0x99dc>
  40d46c:	adrp	x8, 437000 <PC+0x4800>
  40d470:	ldr	w8, [x8, #500]
  40d474:	cbz	w8, 40d488 <clear@@Base+0x9a28>
  40d478:	ldp	x20, x19, [sp, #32]
  40d47c:	ldp	x22, x21, [sp, #16]
  40d480:	ldp	x29, x30, [sp], #48
  40d484:	b	4039f8 <setlocale@plt+0x1d38>
  40d488:	ldp	x20, x19, [sp, #32]
  40d48c:	ldp	x22, x21, [sp, #16]
  40d490:	ldp	x29, x30, [sp], #48
  40d494:	b	403a20 <setlocale@plt+0x1d60>
  40d498:	stp	x29, x30, [sp, #-32]!
  40d49c:	stp	x20, x19, [sp, #16]
  40d4a0:	adrp	x20, 437000 <PC+0x4800>
  40d4a4:	ldr	w8, [x20, #328]
  40d4a8:	mov	x29, sp
  40d4ac:	cmp	w8, #0x1
  40d4b0:	b.lt	40d4dc <clear@@Base+0x9a7c>  // b.tstop
  40d4b4:	mov	x0, xzr
  40d4b8:	mov	w19, wzr
  40d4bc:	bl	40d83c <clear@@Base+0x9ddc>
  40d4c0:	cmn	x0, #0x1
  40d4c4:	b.eq	40d4e4 <clear@@Base+0x9a84>  // b.none
  40d4c8:	ldr	w8, [x20, #328]
  40d4cc:	add	w19, w19, #0x1
  40d4d0:	cmp	w19, w8
  40d4d4:	b.lt	40d4bc <clear@@Base+0x9a5c>  // b.tstop
  40d4d8:	b	40d4e8 <clear@@Base+0x9a88>
  40d4dc:	mov	w19, wzr
  40d4e0:	b	40d4e8 <clear@@Base+0x9a88>
  40d4e4:	ldr	w8, [x20, #328]
  40d4e8:	cmp	w19, w8
  40d4ec:	ldp	x20, x19, [sp, #16]
  40d4f0:	cset	w0, lt  // lt = tstop
  40d4f4:	ldp	x29, x30, [sp], #32
  40d4f8:	ret
  40d4fc:	cbz	x0, 40d534 <clear@@Base+0x9ad4>
  40d500:	stp	x29, x30, [sp, #-32]!
  40d504:	str	x19, [sp, #16]
  40d508:	mov	x29, sp
  40d50c:	mov	x19, x0
  40d510:	bl	411a7c <clear@@Base+0xe01c>
  40d514:	adrp	x10, 432000 <winch@@Base+0x1a2ac>
  40d518:	ldr	x8, [x10, #2064]
  40d51c:	cmp	x8, x19
  40d520:	adrp	x8, 431000 <winch@@Base+0x192ac>
  40d524:	add	x8, x8, #0x7f0
  40d528:	b.eq	40d538 <clear@@Base+0x9ad8>  // b.none
  40d52c:	ldr	x9, [x19, #8]
  40d530:	b	40d558 <clear@@Base+0x9af8>
  40d534:	ret
  40d538:	ldr	x9, [x19, #8]
  40d53c:	cmp	x9, x8
  40d540:	csel	x11, xzr, x9, eq  // eq = none
  40d544:	cbnz	x11, 40d554 <clear@@Base+0x9af4>
  40d548:	ldr	x11, [x19]
  40d54c:	cmp	x11, x8
  40d550:	csel	x11, xzr, x11, eq  // eq = none
  40d554:	str	x11, [x10, #2064]
  40d558:	ldr	x10, [x19]
  40d55c:	str	x9, [x10, #8]
  40d560:	ldr	x9, [x19, #8]
  40d564:	str	x10, [x9]
  40d568:	ldr	x9, [x19]
  40d56c:	cmp	x9, x8
  40d570:	b.eq	40d58c <clear@@Base+0x9b2c>  // b.none
  40d574:	ldr	w10, [x9, #32]
  40d578:	sub	w10, w10, #0x1
  40d57c:	str	w10, [x9, #32]
  40d580:	ldr	x9, [x9]
  40d584:	cmp	x9, x8
  40d588:	b.ne	40d574 <clear@@Base+0x9b14>  // b.any
  40d58c:	adrp	x8, 433000 <PC+0x800>
  40d590:	ldr	w9, [x8, #2048]
  40d594:	sub	w9, w9, #0x1
  40d598:	str	w9, [x8, #2048]
  40d59c:	ldr	x0, [x19, #16]
  40d5a0:	bl	401b20 <free@plt>
  40d5a4:	mov	x0, x19
  40d5a8:	ldr	x19, [sp, #16]
  40d5ac:	ldp	x29, x30, [sp], #32
  40d5b0:	b	401b20 <free@plt>
  40d5b4:	adrp	x8, 431000 <winch@@Base+0x192ac>
  40d5b8:	add	x8, x8, #0x7f0
  40d5bc:	cmp	x0, #0x0
  40d5c0:	csel	x9, x8, x0, eq  // eq = none
  40d5c4:	ldr	x10, [x9, #8]
  40d5c8:	cmp	x10, x8
  40d5cc:	csel	x0, xzr, x10, eq  // eq = none
  40d5d0:	cbz	x0, 40d5d8 <clear@@Base+0x9b78>
  40d5d4:	ret
  40d5d8:	ldr	x9, [x9]
  40d5dc:	cmp	x9, x8
  40d5e0:	csel	x0, xzr, x9, eq  // eq = none
  40d5e4:	ret
  40d5e8:	adrp	x8, 431000 <winch@@Base+0x192ac>
  40d5ec:	add	x8, x8, #0x7f0
  40d5f0:	cmp	x0, #0x0
  40d5f4:	csel	x9, x8, x0, eq  // eq = none
  40d5f8:	ldr	x9, [x9]
  40d5fc:	cmp	x9, x8
  40d600:	csel	x0, xzr, x9, eq  // eq = none
  40d604:	ret
  40d608:	adrp	x8, 431000 <winch@@Base+0x192ac>
  40d60c:	add	x8, x8, #0x7f0
  40d610:	cmp	x0, #0x0
  40d614:	csel	x9, x8, x0, eq  // eq = none
  40d618:	ldr	x9, [x9, #8]
  40d61c:	cmp	x9, x8
  40d620:	csel	x0, xzr, x9, eq  // eq = none
  40d624:	ret
  40d628:	adrp	x8, 433000 <PC+0x800>
  40d62c:	ldr	w0, [x8, #2048]
  40d630:	ret
  40d634:	stp	x29, x30, [sp, #-80]!
  40d638:	str	x25, [sp, #16]
  40d63c:	stp	x24, x23, [sp, #32]
  40d640:	stp	x22, x21, [sp, #48]
  40d644:	stp	x20, x19, [sp, #64]
  40d648:	mov	x29, sp
  40d64c:	mov	x20, x1
  40d650:	mov	x21, x0
  40d654:	bl	40c734 <clear@@Base+0x8cd4>
  40d658:	adrp	x25, 431000 <winch@@Base+0x192ac>
  40d65c:	add	x25, x25, #0x7f0
  40d660:	ldr	x19, [x25]
  40d664:	mov	x22, x0
  40d668:	cmp	x19, x25
  40d66c:	b.eq	40d6a0 <clear@@Base+0x9c40>  // b.none
  40d670:	ldr	x23, [x19, #16]
  40d674:	mov	x0, x21
  40d678:	mov	x1, x23
  40d67c:	bl	401af0 <strcmp@plt>
  40d680:	cbz	w0, 40d6ac <clear@@Base+0x9c4c>
  40d684:	mov	x0, x22
  40d688:	mov	x1, x23
  40d68c:	bl	401af0 <strcmp@plt>
  40d690:	cbz	w0, 40d6ac <clear@@Base+0x9c4c>
  40d694:	ldr	x19, [x19]
  40d698:	cmp	x19, x25
  40d69c:	b.ne	40d670 <clear@@Base+0x9c10>  // b.any
  40d6a0:	mov	x0, x22
  40d6a4:	bl	401b20 <free@plt>
  40d6a8:	b	40d6e0 <clear@@Base+0x9c80>
  40d6ac:	mov	x0, x21
  40d6b0:	bl	401830 <strlen@plt>
  40d6b4:	mov	x24, x0
  40d6b8:	mov	x0, x23
  40d6bc:	bl	401830 <strlen@plt>
  40d6c0:	cmp	x24, x0
  40d6c4:	b.cs	40d6d4 <clear@@Base+0x9c74>  // b.hs, b.nlast
  40d6c8:	mov	x0, x23
  40d6cc:	mov	x1, x21
  40d6d0:	bl	401b50 <strcpy@plt>
  40d6d4:	mov	x0, x22
  40d6d8:	bl	401b20 <free@plt>
  40d6dc:	cbnz	x19, 40d770 <clear@@Base+0x9d10>
  40d6e0:	mov	w0, #0x1                   	// #1
  40d6e4:	mov	w1, #0x50                  	// #80
  40d6e8:	bl	402238 <setlocale@plt+0x578>
  40d6ec:	mov	x19, x0
  40d6f0:	mov	x0, x21
  40d6f4:	bl	402170 <setlocale@plt+0x4b0>
  40d6f8:	mov	x8, #0xffffffffffffffff    	// #-1
  40d6fc:	cmp	x20, #0x0
  40d700:	strb	wzr, [x19, #40]
  40d704:	str	wzr, [x19, #36]
  40d708:	stp	x0, xzr, [x19, #16]
  40d70c:	str	x8, [x19, #48]
  40d710:	csel	x8, x25, x20, eq  // eq = none
  40d714:	ldr	x9, [x8]
  40d718:	stp	x9, x8, [x19]
  40d71c:	ldr	x9, [x8]
  40d720:	str	x19, [x9, #8]
  40d724:	str	x19, [x8]
  40d728:	ldr	w9, [x8, #32]
  40d72c:	ldr	x8, [x19]
  40d730:	add	w9, w9, #0x1
  40d734:	cmp	x8, x25
  40d738:	str	w9, [x19, #32]
  40d73c:	b.eq	40d758 <clear@@Base+0x9cf8>  // b.none
  40d740:	ldr	w9, [x8, #32]
  40d744:	add	w9, w9, #0x1
  40d748:	str	w9, [x8, #32]
  40d74c:	ldr	x8, [x8]
  40d750:	cmp	x8, x25
  40d754:	b.ne	40d740 <clear@@Base+0x9ce0>  // b.any
  40d758:	adrp	x8, 433000 <PC+0x800>
  40d75c:	ldr	w9, [x8, #2048]
  40d760:	mov	x0, x19
  40d764:	add	w9, w9, #0x1
  40d768:	str	w9, [x8, #2048]
  40d76c:	bl	411ab8 <clear@@Base+0xe058>
  40d770:	mov	x0, x19
  40d774:	ldp	x20, x19, [sp, #64]
  40d778:	ldp	x22, x21, [sp, #48]
  40d77c:	ldp	x24, x23, [sp, #32]
  40d780:	ldr	x25, [sp, #16]
  40d784:	ldp	x29, x30, [sp], #80
  40d788:	ret
  40d78c:	cbz	x0, 40d794 <clear@@Base+0x9d34>
  40d790:	ldr	x0, [x0, #16]
  40d794:	ret
  40d798:	ldr	w0, [x0, #32]
  40d79c:	ret
  40d7a0:	ldr	q0, [x1]
  40d7a4:	str	q0, [x0, #48]
  40d7a8:	ret
  40d7ac:	ldr	q0, [x0, #48]
  40d7b0:	str	q0, [x1]
  40d7b4:	ret
  40d7b8:	mov	w8, #0x1                   	// #1
  40d7bc:	strb	w8, [x0, #40]
  40d7c0:	ret
  40d7c4:	ldrb	w0, [x0, #40]
  40d7c8:	ret
  40d7cc:	ldr	w8, [x0, #36]
  40d7d0:	add	w8, w8, w1
  40d7d4:	str	w8, [x0, #36]
  40d7d8:	ret
  40d7dc:	ldr	w0, [x0, #36]
  40d7e0:	ret
  40d7e4:	ldr	x0, [x0, #24]
  40d7e8:	ret
  40d7ec:	str	x1, [x0, #24]
  40d7f0:	ret
  40d7f4:	str	x1, [x0, #64]
  40d7f8:	ret
  40d7fc:	ldr	x0, [x0, #64]
  40d800:	ret
  40d804:	stp	x29, x30, [sp, #-32]!
  40d808:	stp	x20, x19, [sp, #16]
  40d80c:	mov	x19, x0
  40d810:	ldr	x0, [x0, #72]
  40d814:	mov	x20, x1
  40d818:	mov	x29, sp
  40d81c:	cbz	x0, 40d824 <clear@@Base+0x9dc4>
  40d820:	bl	401b20 <free@plt>
  40d824:	str	x20, [x19, #72]
  40d828:	ldp	x20, x19, [sp, #16]
  40d82c:	ldp	x29, x30, [sp], #32
  40d830:	ret
  40d834:	ldr	x0, [x0, #72]
  40d838:	ret
  40d83c:	stp	x29, x30, [sp, #-96]!
  40d840:	stp	x28, x27, [sp, #16]
  40d844:	stp	x26, x25, [sp, #32]
  40d848:	stp	x24, x23, [sp, #48]
  40d84c:	stp	x22, x21, [sp, #64]
  40d850:	stp	x20, x19, [sp, #80]
  40d854:	mov	x20, x0
  40d858:	adrp	x24, 437000 <PC+0x4800>
  40d85c:	adrp	x26, 433000 <PC+0x800>
  40d860:	adrp	x27, 437000 <PC+0x4800>
  40d864:	mov	w25, #0xffffffff            	// #-1
  40d868:	adrp	x23, 437000 <PC+0x4800>
  40d86c:	adrp	x21, 437000 <PC+0x4800>
  40d870:	mov	x29, sp
  40d874:	cmn	x20, #0x1
  40d878:	b.eq	40daf0 <clear@@Base+0xa090>  // b.none
  40d87c:	ldr	w8, [x24, #580]
  40d880:	cmp	w8, #0x2
  40d884:	b.eq	40d898 <clear@@Base+0x9e38>  // b.none
  40d888:	bl	4176b0 <error@@Base+0x3450>
  40d88c:	ldr	w8, [x21, #472]
  40d890:	orr	w8, w8, w0
  40d894:	cbz	w8, 40d8c4 <clear@@Base+0x9e64>
  40d898:	ldrsw	x8, [x26, #2056]
  40d89c:	ldr	w9, [x27, #388]
  40d8a0:	mov	x0, x20
  40d8a4:	add	x8, x8, x8, lsl #1
  40d8a8:	cmp	w9, #0x0
  40d8ac:	add	x1, x20, x8
  40d8b0:	cneg	w2, w25, ne  // ne = any
  40d8b4:	bl	417360 <error@@Base+0x3100>
  40d8b8:	mov	x0, x20
  40d8bc:	bl	4164b4 <error@@Base+0x2254>
  40d8c0:	mov	x20, x0
  40d8c4:	mov	x0, x20
  40d8c8:	bl	40481c <clear@@Base+0xdbc>
  40d8cc:	cbnz	w0, 40db80 <clear@@Base+0xa120>
  40d8d0:	ldrb	w8, [x23, #640]
  40d8d4:	mov	x19, x20
  40d8d8:	tst	w8, #0x3
  40d8dc:	b.ne	40db80 <clear@@Base+0xa120>  // b.any
  40d8e0:	bl	404b80 <clear@@Base+0x1120>
  40d8e4:	cmn	w0, #0x1
  40d8e8:	b.eq	40d90c <clear@@Base+0x9eac>  // b.none
  40d8ec:	cmp	w0, #0xa
  40d8f0:	b.eq	40d908 <clear@@Base+0x9ea8>  // b.none
  40d8f4:	ldrb	w8, [x23, #640]
  40d8f8:	sub	x19, x19, #0x1
  40d8fc:	tst	w8, #0x3
  40d900:	b.eq	40d8e0 <clear@@Base+0x9e80>  // b.none
  40d904:	b	40db80 <clear@@Base+0xa120>
  40d908:	bl	4046d8 <clear@@Base+0xc78>
  40d90c:	mov	x25, x21
  40d910:	bl	40e58c <clear@@Base+0xab2c>
  40d914:	mov	x0, x19
  40d918:	bl	40e5fc <clear@@Base+0xab9c>
  40d91c:	mov	x0, x19
  40d920:	bl	40481c <clear@@Base+0xdbc>
  40d924:	cmp	x19, x20
  40d928:	b.ge	40d988 <clear@@Base+0x9f28>  // b.tcont
  40d92c:	mov	x21, x19
  40d930:	b	40d93c <clear@@Base+0x9edc>
  40d934:	cmp	x21, x20
  40d938:	b.ge	40d988 <clear@@Base+0x9f28>  // b.tcont
  40d93c:	ldrb	w8, [x23, #640]
  40d940:	tst	w8, #0x3
  40d944:	b.ne	40db80 <clear@@Base+0xa120>  // b.any
  40d948:	bl	4046d8 <clear@@Base+0xc78>
  40d94c:	mov	x1, x21
  40d950:	bl	40f278 <clear@@Base+0xb818>
  40d954:	cmp	w0, #0x1
  40d958:	add	x21, x21, #0x1
  40d95c:	b.lt	40d934 <clear@@Base+0x9ed4>  // b.tstop
  40d960:	mov	w22, w0
  40d964:	bl	40ea78 <clear@@Base+0xb018>
  40d968:	mov	w28, w22
  40d96c:	add	w22, w22, #0x1
  40d970:	bl	404b80 <clear@@Base+0x1120>
  40d974:	sub	w22, w22, #0x1
  40d978:	cmp	w22, #0x1
  40d97c:	b.gt	40d970 <clear@@Base+0x9f10>
  40d980:	sub	x21, x21, x28
  40d984:	b	40d934 <clear@@Base+0x9ed4>
  40d988:	bl	40fc0c <clear@@Base+0xc1ac>
  40d98c:	bl	40ea78 <clear@@Base+0xb018>
  40d990:	bl	4046d8 <clear@@Base+0xc78>
  40d994:	cmn	w0, #0x1
  40d998:	b.eq	40db80 <clear@@Base+0xa120>  // b.none
  40d99c:	ldrb	w8, [x23, #640]
  40d9a0:	tst	w8, #0x3
  40d9a4:	b.ne	40db80 <clear@@Base+0xa120>  // b.any
  40d9a8:	cmp	w0, #0xa
  40d9ac:	cset	w8, eq  // eq = none
  40d9b0:	cmp	w0, #0xd
  40d9b4:	cset	w9, eq  // eq = none
  40d9b8:	mov	w20, w0
  40d9bc:	mov	x21, x25
  40d9c0:	orr	w22, w8, w9
  40d9c4:	cmp	w20, #0xd
  40d9c8:	b.eq	40d9e0 <clear@@Base+0x9f80>  // b.none
  40d9cc:	cmp	w20, #0xa
  40d9d0:	b.eq	40da10 <clear@@Base+0x9fb0>  // b.none
  40d9d4:	cmn	w20, #0x1
  40d9d8:	b.eq	40da10 <clear@@Base+0x9fb0>  // b.none
  40d9dc:	mov	w22, wzr
  40d9e0:	bl	404578 <clear@@Base+0xb18>
  40d9e4:	sub	x1, x0, #0x1
  40d9e8:	mov	w0, w20
  40d9ec:	bl	40f278 <clear@@Base+0xb818>
  40d9f0:	cmp	w0, #0x1
  40d9f4:	b.ge	40da60 <clear@@Base+0xa000>  // b.tcont
  40d9f8:	bl	4046d8 <clear@@Base+0xc78>
  40d9fc:	ldrb	w8, [x23, #640]
  40da00:	mov	w20, w0
  40da04:	tst	w8, #0x3
  40da08:	b.eq	40d9c4 <clear@@Base+0x9f64>  // b.none
  40da0c:	b	40db80 <clear@@Base+0xa120>
  40da10:	bl	40fc0c <clear@@Base+0xc1ac>
  40da14:	mov	w21, w0
  40da18:	bl	404578 <clear@@Base+0xb18>
  40da1c:	mov	x20, x0
  40da20:	mov	w1, wzr
  40da24:	cmp	w21, #0x1
  40da28:	mov	w0, #0x1                   	// #1
  40da2c:	b.lt	40da58 <clear@@Base+0x9ff8>  // b.tstop
  40da30:	adrp	x8, 437000 <PC+0x4800>
  40da34:	adrp	x9, 437000 <PC+0x4800>
  40da38:	ldr	w8, [x8, #488]
  40da3c:	ldr	w9, [x9, #432]
  40da40:	orr	w8, w9, w8
  40da44:	cbnz	w8, 40da58 <clear@@Base+0x9ff8>
  40da48:	add	w8, w21, #0x1
  40da4c:	mov	w0, wzr
  40da50:	mov	w1, wzr
  40da54:	sub	x20, x20, w8, sxtw
  40da58:	mov	x21, x25
  40da5c:	b	40da94 <clear@@Base+0xa034>
  40da60:	adrp	x8, 437000 <PC+0x4800>
  40da64:	ldr	w8, [x8, #488]
  40da68:	cbnz	w8, 40dab0 <clear@@Base+0xa050>
  40da6c:	adrp	x8, 437000 <PC+0x4800>
  40da70:	ldr	w8, [x8, #432]
  40da74:	cmp	w8, #0x1
  40da78:	b.ge	40dab0 <clear@@Base+0xa050>  // b.tcont
  40da7c:	mov	w20, w0
  40da80:	bl	404578 <clear@@Base+0xb18>
  40da84:	mov	x8, x0
  40da88:	mov	w0, wzr
  40da8c:	mov	w1, wzr
  40da90:	sub	x20, x8, w20, uxtw
  40da94:	mov	w25, #0xffffffff            	// #-1
  40da98:	mov	w2, #0x1                   	// #1
  40da9c:	bl	40fca4 <clear@@Base+0xc244>
  40daa0:	mov	x0, x19
  40daa4:	bl	4163b0 <error@@Base+0x2150>
  40daa8:	cbnz	w0, 40d874 <clear@@Base+0x9e14>
  40daac:	b	40daf8 <clear@@Base+0xa098>
  40dab0:	mov	w25, #0xffffffff            	// #-1
  40dab4:	ldrb	w8, [x23, #640]
  40dab8:	tst	w8, #0x3
  40dabc:	b.ne	40db80 <clear@@Base+0xa120>  // b.any
  40dac0:	bl	4046d8 <clear@@Base+0xc78>
  40dac4:	cmp	w0, #0xa
  40dac8:	b.eq	40dad4 <clear@@Base+0xa074>  // b.none
  40dacc:	cmn	w0, #0x1
  40dad0:	b.ne	40dab4 <clear@@Base+0xa054>  // b.any
  40dad4:	bl	404578 <clear@@Base+0xb18>
  40dad8:	adrp	x8, 437000 <PC+0x4800>
  40dadc:	mov	x20, x0
  40dae0:	str	wzr, [x8, #476]
  40dae4:	mov	w0, #0x1                   	// #1
  40dae8:	mov	w1, #0x1                   	// #1
  40daec:	b	40da98 <clear@@Base+0xa038>
  40daf0:	bl	410094 <clear@@Base+0xc634>
  40daf4:	b	40db88 <clear@@Base+0xa128>
  40daf8:	ldr	w8, [x21, #472]
  40dafc:	cbz	w8, 40db24 <clear@@Base+0xa0c4>
  40db00:	bl	404578 <clear@@Base+0xb18>
  40db04:	sub	x1, x0, #0x1
  40db08:	mov	w2, #0x1                   	// #1
  40db0c:	mov	x0, x19
  40db10:	mov	x3, xzr
  40db14:	bl	4166d8 <error@@Base+0x2478>
  40db18:	cbz	w0, 40db24 <clear@@Base+0xa0c4>
  40db1c:	mov	w0, #0x2a                  	// #42
  40db20:	bl	410008 <clear@@Base+0xc5a8>
  40db24:	cbz	w22, 40db88 <clear@@Base+0xa128>
  40db28:	adrp	x8, 437000 <PC+0x4800>
  40db2c:	ldr	w8, [x8, #436]
  40db30:	cbnz	w8, 40db44 <clear@@Base+0xa0e4>
  40db34:	b	40db88 <clear@@Base+0xa128>
  40db38:	ldrb	w8, [x23, #640]
  40db3c:	tst	w8, #0x3
  40db40:	b.ne	40db80 <clear@@Base+0xa120>  // b.any
  40db44:	bl	4046d8 <clear@@Base+0xc78>
  40db48:	cmp	w0, #0xa
  40db4c:	b.eq	40db38 <clear@@Base+0xa0d8>  // b.none
  40db50:	cmp	w0, #0xd
  40db54:	b.eq	40db38 <clear@@Base+0xa0d8>  // b.none
  40db58:	cmn	w0, #0x1
  40db5c:	b.eq	40db64 <clear@@Base+0xa104>  // b.none
  40db60:	bl	404b80 <clear@@Base+0x1120>
  40db64:	ldp	x20, x19, [sp, #80]
  40db68:	ldp	x22, x21, [sp, #64]
  40db6c:	ldp	x24, x23, [sp, #48]
  40db70:	ldp	x26, x25, [sp, #32]
  40db74:	ldp	x28, x27, [sp, #16]
  40db78:	ldp	x29, x30, [sp], #96
  40db7c:	b	404578 <clear@@Base+0xb18>
  40db80:	bl	410094 <clear@@Base+0xc634>
  40db84:	mov	x20, #0xffffffffffffffff    	// #-1
  40db88:	mov	x0, x20
  40db8c:	ldp	x20, x19, [sp, #80]
  40db90:	ldp	x22, x21, [sp, #64]
  40db94:	ldp	x24, x23, [sp, #48]
  40db98:	ldp	x26, x25, [sp, #32]
  40db9c:	ldp	x28, x27, [sp, #16]
  40dba0:	ldp	x29, x30, [sp], #96
  40dba4:	ret
  40dba8:	stp	x29, x30, [sp, #-96]!
  40dbac:	stp	x28, x27, [sp, #16]
  40dbb0:	stp	x26, x25, [sp, #32]
  40dbb4:	stp	x24, x23, [sp, #48]
  40dbb8:	stp	x22, x21, [sp, #64]
  40dbbc:	mov	x22, x0
  40dbc0:	adrp	x24, 437000 <PC+0x4800>
  40dbc4:	adrp	x25, 433000 <PC+0x800>
  40dbc8:	adrp	x26, 437000 <PC+0x4800>
  40dbcc:	adrp	x27, 437000 <PC+0x4800>
  40dbd0:	adrp	x23, 437000 <PC+0x4800>
  40dbd4:	adrp	x21, 437000 <PC+0x4800>
  40dbd8:	stp	x20, x19, [sp, #80]
  40dbdc:	mov	x29, sp
  40dbe0:	cmp	x22, #0x0
  40dbe4:	b.le	40ddf8 <clear@@Base+0xa398>
  40dbe8:	ldr	w8, [x24, #580]
  40dbec:	mov	x19, x22
  40dbf0:	cmp	w8, #0x2
  40dbf4:	b.eq	40dc08 <clear@@Base+0xa1a8>  // b.none
  40dbf8:	bl	4176b0 <error@@Base+0x3450>
  40dbfc:	ldr	w8, [x21, #472]
  40dc00:	orr	w8, w8, w0
  40dc04:	cbz	w8, 40dc24 <clear@@Base+0xa1c4>
  40dc08:	ldrsw	x8, [x25, #2056]
  40dc0c:	mov	w2, #0xffffffff            	// #-1
  40dc10:	mov	x1, x19
  40dc14:	add	x8, x8, x8, lsl #1
  40dc18:	subs	x8, x19, x8
  40dc1c:	csel	x0, xzr, x8, lt  // lt = tstop
  40dc20:	bl	417360 <error@@Base+0x3100>
  40dc24:	sub	x20, x19, #0x1
  40dc28:	mov	x0, x20
  40dc2c:	bl	40481c <clear@@Base+0xdbc>
  40dc30:	cbnz	w0, 40ddf8 <clear@@Base+0xa398>
  40dc34:	ldr	w8, [x26, #436]
  40dc38:	cbz	w8, 40dc90 <clear@@Base+0xa230>
  40dc3c:	bl	4046d8 <clear@@Base+0xc78>
  40dc40:	bl	4046d8 <clear@@Base+0xc78>
  40dc44:	mov	w21, w0
  40dc48:	bl	404b80 <clear@@Base+0x1120>
  40dc4c:	bl	404b80 <clear@@Base+0x1120>
  40dc50:	cmp	w21, #0xd
  40dc54:	b.eq	40dc70 <clear@@Base+0xa210>  // b.none
  40dc58:	cmp	w21, #0xa
  40dc5c:	b.eq	40dc70 <clear@@Base+0xa210>  // b.none
  40dc60:	b	40dc90 <clear@@Base+0xa230>
  40dc64:	ldrb	w8, [x27, #640]
  40dc68:	tst	w8, #0x3
  40dc6c:	b.ne	40ddf8 <clear@@Base+0xa398>  // b.any
  40dc70:	bl	404b80 <clear@@Base+0x1120>
  40dc74:	cmp	w0, #0xa
  40dc78:	b.eq	40dc64 <clear@@Base+0xa204>  // b.none
  40dc7c:	cmp	w0, #0xd
  40dc80:	b.eq	40dc64 <clear@@Base+0xa204>  // b.none
  40dc84:	cmn	w0, #0x1
  40dc88:	b.eq	40ddf8 <clear@@Base+0xa398>  // b.none
  40dc8c:	bl	4046d8 <clear@@Base+0xc78>
  40dc90:	ldrb	w8, [x27, #640]
  40dc94:	tst	w8, #0x3
  40dc98:	b.ne	40ddf8 <clear@@Base+0xa398>  // b.any
  40dc9c:	bl	404b80 <clear@@Base+0x1120>
  40dca0:	cmn	w0, #0x1
  40dca4:	b.eq	40dcbc <clear@@Base+0xa25c>  // b.none
  40dca8:	cmp	w0, #0xa
  40dcac:	b.ne	40dc90 <clear@@Base+0xa230>  // b.any
  40dcb0:	bl	404578 <clear@@Base+0xb18>
  40dcb4:	add	x28, x0, #0x1
  40dcb8:	b	40dcc4 <clear@@Base+0xa264>
  40dcbc:	bl	404578 <clear@@Base+0xb18>
  40dcc0:	mov	x28, x0
  40dcc4:	mov	x0, x28
  40dcc8:	bl	40481c <clear@@Base+0xdbc>
  40dccc:	cbnz	w0, 40ddf8 <clear@@Base+0xa398>
  40dcd0:	mov	x25, x23
  40dcd4:	bl	40e58c <clear@@Base+0xab2c>
  40dcd8:	mov	x0, x28
  40dcdc:	bl	40e5fc <clear@@Base+0xab9c>
  40dce0:	mov	x22, x28
  40dce4:	mov	x0, x22
  40dce8:	bl	40481c <clear@@Base+0xdbc>
  40dcec:	mov	x21, x22
  40dcf0:	bl	4046d8 <clear@@Base+0xc78>
  40dcf4:	cmn	w0, #0x1
  40dcf8:	b.eq	40ddf8 <clear@@Base+0xa398>  // b.none
  40dcfc:	ldrb	w8, [x27, #640]
  40dd00:	tst	w8, #0x3
  40dd04:	b.ne	40ddf8 <clear@@Base+0xa398>  // b.any
  40dd08:	mov	w23, w0
  40dd0c:	cmp	w0, #0xa
  40dd10:	b.eq	40dd3c <clear@@Base+0xa2dc>  // b.none
  40dd14:	bl	404578 <clear@@Base+0xb18>
  40dd18:	sub	x1, x0, #0x1
  40dd1c:	mov	w0, w23
  40dd20:	bl	40f278 <clear@@Base+0xb818>
  40dd24:	cmp	w0, #0x1
  40dd28:	b.ge	40dd74 <clear@@Base+0xa314>  // b.tcont
  40dd2c:	add	x21, x21, #0x1
  40dd30:	cmp	x21, x19
  40dd34:	b.lt	40dcf0 <clear@@Base+0xa290>  // b.tstop
  40dd38:	b	40ddb8 <clear@@Base+0xa358>
  40dd3c:	bl	40fc0c <clear@@Base+0xc1ac>
  40dd40:	mov	w8, w0
  40dd44:	mov	w1, wzr
  40dd48:	cmp	w0, #0x1
  40dd4c:	mov	w0, #0x1                   	// #1
  40dd50:	b.lt	40ddc0 <clear@@Base+0xa360>  // b.tstop
  40dd54:	adrp	x10, 437000 <PC+0x4800>
  40dd58:	ldr	w9, [x25, #488]
  40dd5c:	ldr	w10, [x10, #432]
  40dd60:	mov	x23, x25
  40dd64:	orr	w9, w10, w9
  40dd68:	cbnz	w9, 40ddc4 <clear@@Base+0xa364>
  40dd6c:	add	w23, w8, #0x1
  40dd70:	b	40dd90 <clear@@Base+0xa330>
  40dd74:	ldr	w8, [x25, #488]
  40dd78:	cbnz	w8, 40dde4 <clear@@Base+0xa384>
  40dd7c:	adrp	x8, 437000 <PC+0x4800>
  40dd80:	ldr	w8, [x8, #432]
  40dd84:	mov	w23, w0
  40dd88:	cmp	w8, #0x1
  40dd8c:	b.ge	40dde4 <clear@@Base+0xa384>  // b.tcont
  40dd90:	bl	40ea78 <clear@@Base+0xb018>
  40dd94:	mov	w22, w23
  40dd98:	mov	w23, #0x1                   	// #1
  40dd9c:	bl	404b80 <clear@@Base+0x1120>
  40dda0:	sub	x23, x23, #0x1
  40dda4:	add	w8, w22, w23
  40dda8:	cmp	w8, #0x1
  40ddac:	b.gt	40dd9c <clear@@Base+0xa33c>
  40ddb0:	add	x22, x21, x23
  40ddb4:	b	40dce4 <clear@@Base+0xa284>
  40ddb8:	mov	w0, wzr
  40ddbc:	mov	w1, wzr
  40ddc0:	mov	x23, x25
  40ddc4:	mov	w2, wzr
  40ddc8:	bl	40fca4 <clear@@Base+0xc244>
  40ddcc:	mov	x0, x28
  40ddd0:	bl	4163b0 <error@@Base+0x2150>
  40ddd4:	adrp	x21, 437000 <PC+0x4800>
  40ddd8:	adrp	x25, 433000 <PC+0x800>
  40dddc:	cbnz	w0, 40dbe0 <clear@@Base+0xa180>
  40dde0:	b	40de20 <clear@@Base+0xa3c0>
  40dde4:	adrp	x8, 437000 <PC+0x4800>
  40dde8:	str	wzr, [x8, #476]
  40ddec:	mov	w0, #0x1                   	// #1
  40ddf0:	mov	w1, #0x1                   	// #1
  40ddf4:	b	40ddc0 <clear@@Base+0xa360>
  40ddf8:	bl	410094 <clear@@Base+0xc634>
  40ddfc:	mov	x22, #0xffffffffffffffff    	// #-1
  40de00:	mov	x0, x22
  40de04:	ldp	x20, x19, [sp, #80]
  40de08:	ldp	x22, x21, [sp, #64]
  40de0c:	ldp	x24, x23, [sp, #48]
  40de10:	ldp	x26, x25, [sp, #32]
  40de14:	ldp	x28, x27, [sp, #16]
  40de18:	ldp	x29, x30, [sp], #96
  40de1c:	ret
  40de20:	cmp	x19, #0x1
  40de24:	b.lt	40de00 <clear@@Base+0xa3a0>  // b.tstop
  40de28:	ldr	w8, [x21, #472]
  40de2c:	cbz	w8, 40de00 <clear@@Base+0xa3a0>
  40de30:	mov	w2, #0x1                   	// #1
  40de34:	mov	x0, x28
  40de38:	mov	x1, x20
  40de3c:	mov	x3, xzr
  40de40:	bl	4166d8 <error@@Base+0x2478>
  40de44:	cbz	w0, 40de00 <clear@@Base+0xa3a0>
  40de48:	mov	w0, #0x2a                  	// #42
  40de4c:	bl	410008 <clear@@Base+0xc5a8>
  40de50:	b	40de00 <clear@@Base+0xa3a0>
  40de54:	stp	x29, x30, [sp, #-48]!
  40de58:	stp	x20, x19, [sp, #32]
  40de5c:	mov	x19, x0
  40de60:	cmn	x0, #0x1
  40de64:	str	x21, [sp, #16]
  40de68:	mov	x29, sp
  40de6c:	b.eq	40ded8 <clear@@Base+0xa478>  // b.none
  40de70:	mov	x0, x19
  40de74:	bl	40481c <clear@@Base+0xdbc>
  40de78:	cbnz	w0, 40dee0 <clear@@Base+0xa480>
  40de7c:	b	40de84 <clear@@Base+0xa424>
  40de80:	add	x19, x19, #0x1
  40de84:	bl	4046d8 <clear@@Base+0xc78>
  40de88:	cmn	w0, #0x1
  40de8c:	b.eq	40dea4 <clear@@Base+0xa444>  // b.none
  40de90:	cmp	w0, #0xd
  40de94:	b.eq	40dea0 <clear@@Base+0xa440>  // b.none
  40de98:	cmp	w0, #0xa
  40de9c:	b.ne	40de80 <clear@@Base+0xa420>  // b.any
  40dea0:	bl	404b80 <clear@@Base+0x1120>
  40dea4:	adrp	x8, 42f000 <winch@@Base+0x172ac>
  40dea8:	mov	w20, #0x1                   	// #1
  40deac:	mov	w21, #0x4801                	// #18433
  40deb0:	str	x19, [x8, #624]
  40deb4:	b	40debc <clear@@Base+0xa45c>
  40deb8:	sub	x19, x19, #0x1
  40debc:	bl	404b80 <clear@@Base+0x1120>
  40dec0:	add	w8, w0, #0x1
  40dec4:	cmp	w8, #0xe
  40dec8:	b.hi	40deb8 <clear@@Base+0xa458>  // b.pmore
  40decc:	lsl	w8, w20, w8
  40ded0:	tst	w8, w21
  40ded4:	b.eq	40deb8 <clear@@Base+0xa458>  // b.none
  40ded8:	adrp	x8, 42f000 <winch@@Base+0x172ac>
  40dedc:	str	x19, [x8, #616]
  40dee0:	ldp	x20, x19, [sp, #32]
  40dee4:	ldr	x21, [sp, #16]
  40dee8:	ldp	x29, x30, [sp], #48
  40deec:	ret
  40def0:	sub	sp, sp, #0x30
  40def4:	stp	x29, x30, [sp, #16]
  40def8:	stp	x20, x19, [sp, #32]
  40defc:	add	x29, sp, #0x10
  40df00:	bl	4049ac <clear@@Base+0xf4c>
  40df04:	cbz	w0, 40df24 <clear@@Base+0xa4c4>
  40df08:	ldp	x20, x19, [sp, #32]
  40df0c:	ldp	x29, x30, [sp, #16]
  40df10:	adrp	x0, 41c000 <winch@@Base+0x42ac>
  40df14:	add	x0, x0, #0xe44
  40df18:	mov	x1, xzr
  40df1c:	add	sp, sp, #0x30
  40df20:	b	414260 <error@@Base>
  40df24:	bl	411894 <clear@@Base+0xde34>
  40df28:	bl	415114 <error@@Base+0xeb4>
  40df2c:	bl	404578 <clear@@Base+0xb18>
  40df30:	mov	x19, x0
  40df34:	bl	40dba8 <clear@@Base+0xa148>
  40df38:	adrp	x20, 437000 <PC+0x4800>
  40df3c:	ldr	w8, [x20, #328]
  40df40:	cmn	x0, #0x1
  40df44:	sub	w1, w8, #0x1
  40df48:	b.eq	40df88 <clear@@Base+0xa528>  // b.none
  40df4c:	bl	40dfb8 <clear@@Base+0xa558>
  40df50:	ldr	w8, [x20, #328]
  40df54:	sub	w0, w8, #0x1
  40df58:	bl	414ffc <error@@Base+0xd9c>
  40df5c:	cmp	x0, x19
  40df60:	b.eq	40dfa8 <clear@@Base+0xa548>  // b.none
  40df64:	mov	x0, sp
  40df68:	mov	w1, wzr
  40df6c:	bl	415244 <error@@Base+0xfe4>
  40df70:	bl	415114 <error@@Base+0xeb4>
  40df74:	ldr	x0, [sp]
  40df78:	cmn	x0, #0x1
  40df7c:	b.eq	40df9c <clear@@Base+0xa53c>  // b.none
  40df80:	ldr	w1, [sp, #8]
  40df84:	b	40dfa4 <clear@@Base+0xa544>
  40df88:	ldp	x20, x19, [sp, #32]
  40df8c:	ldp	x29, x30, [sp, #16]
  40df90:	mov	x0, xzr
  40df94:	add	sp, sp, #0x30
  40df98:	b	40dfb8 <clear@@Base+0xa558>
  40df9c:	mov	w1, #0x1                   	// #1
  40dfa0:	mov	x0, xzr
  40dfa4:	bl	40dfb8 <clear@@Base+0xa558>
  40dfa8:	ldp	x20, x19, [sp, #32]
  40dfac:	ldp	x29, x30, [sp, #16]
  40dfb0:	add	sp, sp, #0x30
  40dfb4:	ret
  40dfb8:	stp	x29, x30, [sp, #-48]!
  40dfbc:	stp	x20, x19, [sp, #32]
  40dfc0:	mov	x19, x0
  40dfc4:	mov	w0, w1
  40dfc8:	stp	x22, x21, [sp, #16]
  40dfcc:	mov	x29, sp
  40dfd0:	bl	4153e0 <error@@Base+0x1180>
  40dfd4:	mov	w20, w0
  40dfd8:	mov	x0, x19
  40dfdc:	bl	4152f8 <error@@Base+0x1098>
  40dfe0:	tbnz	w0, #31, 40e014 <clear@@Base+0xa5b4>
  40dfe4:	sub	w19, w0, w20
  40dfe8:	cmp	w19, #0x1
  40dfec:	b.lt	40e03c <clear@@Base+0xa5dc>  // b.tstop
  40dff0:	mov	w0, #0xfffffffe            	// #-2
  40dff4:	bl	414ffc <error@@Base+0xd9c>
  40dff8:	mov	x1, x0
  40dffc:	mov	w2, #0x1                   	// #1
  40e000:	mov	w0, w19
  40e004:	mov	w3, wzr
  40e008:	mov	w4, wzr
  40e00c:	bl	40cd80 <clear@@Base+0x9320>
  40e010:	b	40e0cc <clear@@Base+0xa66c>
  40e014:	mov	x0, x19
  40e018:	bl	40481c <clear@@Base+0xdbc>
  40e01c:	cbz	w0, 40e05c <clear@@Base+0xa5fc>
  40e020:	ldp	x20, x19, [sp, #32]
  40e024:	ldp	x22, x21, [sp, #16]
  40e028:	adrp	x0, 41c000 <winch@@Base+0x42ac>
  40e02c:	add	x0, x0, #0xef1
  40e030:	mov	x1, xzr
  40e034:	ldp	x29, x30, [sp], #48
  40e038:	b	414260 <error@@Base>
  40e03c:	tbz	w19, #31, 40e0cc <clear@@Base+0xa66c>
  40e040:	mov	w0, wzr
  40e044:	neg	w19, w19
  40e048:	bl	414ffc <error@@Base+0xd9c>
  40e04c:	mov	x1, x0
  40e050:	mov	w2, #0x1                   	// #1
  40e054:	mov	w0, w19
  40e058:	b	40e0c4 <clear@@Base+0xa664>
  40e05c:	bl	414ffc <error@@Base+0xd9c>
  40e060:	mov	x21, x0
  40e064:	mov	w0, #0xfffffffe            	// #-2
  40e068:	bl	414ffc <error@@Base+0xd9c>
  40e06c:	cmn	x21, #0x1
  40e070:	mov	x22, x0
  40e074:	b.eq	40e0fc <clear@@Base+0xa69c>  // b.none
  40e078:	cmp	x21, x19
  40e07c:	b.le	40e0fc <clear@@Base+0xa69c>
  40e080:	adrp	x22, 437000 <PC+0x4800>
  40e084:	ldr	w8, [x22, #328]
  40e088:	sub	w8, w8, #0x1
  40e08c:	cmp	w20, w8
  40e090:	b.ge	40e188 <clear@@Base+0xa728>  // b.tcont
  40e094:	mov	x0, x19
  40e098:	bl	40d83c <clear@@Base+0x9ddc>
  40e09c:	cmn	x0, #0x1
  40e0a0:	b.eq	40e184 <clear@@Base+0xa724>  // b.none
  40e0a4:	bl	4164b4 <error@@Base+0x2254>
  40e0a8:	mov	x19, x0
  40e0ac:	cmp	x0, x21
  40e0b0:	add	w20, w20, #0x1
  40e0b4:	b.lt	40e084 <clear@@Base+0xa624>  // b.tstop
  40e0b8:	mov	w2, #0x1                   	// #1
  40e0bc:	mov	w0, w20
  40e0c0:	mov	x1, x21
  40e0c4:	mov	w3, wzr
  40e0c8:	bl	40d088 <clear@@Base+0x9628>
  40e0cc:	adrp	x8, 437000 <PC+0x4800>
  40e0d0:	ldr	w8, [x8, #524]
  40e0d4:	cbz	w8, 40e0ec <clear@@Base+0xa68c>
  40e0d8:	ldp	x20, x19, [sp, #32]
  40e0dc:	ldp	x22, x21, [sp, #16]
  40e0e0:	mov	w0, #0x1                   	// #1
  40e0e4:	ldp	x29, x30, [sp], #48
  40e0e8:	b	415ec0 <error@@Base+0x1c60>
  40e0ec:	ldp	x20, x19, [sp, #32]
  40e0f0:	ldp	x22, x21, [sp, #16]
  40e0f4:	ldp	x29, x30, [sp], #48
  40e0f8:	ret
  40e0fc:	cmp	w20, #0x1
  40e100:	b.lt	40e140 <clear@@Base+0xa6e0>  // b.tstop
  40e104:	mov	w21, wzr
  40e108:	cmn	x22, #0x1
  40e10c:	b.eq	40e118 <clear@@Base+0xa6b8>  // b.none
  40e110:	cmp	x19, x22
  40e114:	b.le	40e1d8 <clear@@Base+0xa778>
  40e118:	mov	x0, x19
  40e11c:	bl	40dba8 <clear@@Base+0xa148>
  40e120:	mov	x19, x0
  40e124:	cmn	x0, #0x1
  40e128:	b.eq	40e144 <clear@@Base+0xa6e4>  // b.none
  40e12c:	add	w21, w21, #0x1
  40e130:	cmp	w20, w21
  40e134:	b.ne	40e108 <clear@@Base+0xa6a8>  // b.any
  40e138:	mov	w21, w20
  40e13c:	b	40e144 <clear@@Base+0xa6e4>
  40e140:	mov	w21, wzr
  40e144:	bl	411894 <clear@@Base+0xde34>
  40e148:	adrp	x8, 437000 <PC+0x4800>
  40e14c:	adrp	x9, 437000 <PC+0x4800>
  40e150:	adrp	x10, 437000 <PC+0x4800>
  40e154:	ldr	w9, [x9, #328]
  40e158:	str	wzr, [x8, #408]
  40e15c:	str	wzr, [x10, #412]
  40e160:	sub	w4, w20, w21
  40e164:	mov	x1, x19
  40e168:	ldp	x20, x19, [sp, #32]
  40e16c:	ldp	x22, x21, [sp, #16]
  40e170:	sub	w0, w9, #0x1
  40e174:	mov	w2, #0x1                   	// #1
  40e178:	mov	w3, wzr
  40e17c:	ldp	x29, x30, [sp], #48
  40e180:	b	40cd80 <clear@@Base+0x9320>
  40e184:	mov	x19, #0xffffffffffffffff    	// #-1
  40e188:	bl	411894 <clear@@Base+0xde34>
  40e18c:	adrp	x8, 437000 <PC+0x4800>
  40e190:	ldr	w8, [x8, #468]
  40e194:	cbz	w8, 40e1a0 <clear@@Base+0xa740>
  40e198:	bl	403960 <setlocale@plt+0x1ca0>
  40e19c:	b	40e1a4 <clear@@Base+0xa744>
  40e1a0:	bl	403a60 <clear@@Base>
  40e1a4:	adrp	x8, 437000 <PC+0x4800>
  40e1a8:	mov	x0, x19
  40e1ac:	str	wzr, [x8, #412]
  40e1b0:	bl	4150dc <error@@Base+0xe7c>
  40e1b4:	ldr	w8, [x22, #328]
  40e1b8:	mov	x1, x19
  40e1bc:	ldp	x20, x19, [sp, #32]
  40e1c0:	ldp	x22, x21, [sp, #16]
  40e1c4:	sub	w0, w8, #0x1
  40e1c8:	mov	w2, #0x1                   	// #1
  40e1cc:	mov	w3, wzr
  40e1d0:	ldp	x29, x30, [sp], #48
  40e1d4:	b	40d088 <clear@@Base+0x9628>
  40e1d8:	adrp	x8, 437000 <PC+0x4800>
  40e1dc:	ldr	w8, [x8, #328]
  40e1e0:	mvn	w9, w20
  40e1e4:	mov	w2, #0x1                   	// #1
  40e1e8:	mov	x1, x22
  40e1ec:	add	w8, w8, w9
  40e1f0:	add	w0, w8, w21
  40e1f4:	b	40e004 <clear@@Base+0xa5a4>
  40e1f8:	sub	sp, sp, #0x20
  40e1fc:	mov	x0, sp
  40e200:	mov	w1, wzr
  40e204:	stp	x29, x30, [sp, #16]
  40e208:	add	x29, sp, #0x10
  40e20c:	bl	415244 <error@@Base+0xfe4>
  40e210:	bl	415114 <error@@Base+0xeb4>
  40e214:	ldr	x0, [sp]
  40e218:	cmn	x0, #0x1
  40e21c:	b.eq	40e228 <clear@@Base+0xa7c8>  // b.none
  40e220:	ldr	w1, [sp, #8]
  40e224:	b	40e230 <clear@@Base+0xa7d0>
  40e228:	mov	w1, #0x1                   	// #1
  40e22c:	mov	x0, xzr
  40e230:	bl	40dfb8 <clear@@Base+0xa558>
  40e234:	ldp	x29, x30, [sp, #16]
  40e238:	add	sp, sp, #0x20
  40e23c:	ret
  40e240:	stp	x29, x30, [sp, #-32]!
  40e244:	stp	x20, x19, [sp, #16]
  40e248:	mov	x29, sp
  40e24c:	bl	404ab4 <clear@@Base+0x1054>
  40e250:	cbz	w0, 40e26c <clear@@Base+0xa80c>
  40e254:	ldp	x20, x19, [sp, #16]
  40e258:	adrp	x0, 41c000 <winch@@Base+0x42ac>
  40e25c:	add	x0, x0, #0xe5f
  40e260:	mov	x1, xzr
  40e264:	ldp	x29, x30, [sp], #32
  40e268:	b	414260 <error@@Base>
  40e26c:	bl	404578 <clear@@Base+0xb18>
  40e270:	subs	x20, x0, #0x1
  40e274:	b.lt	40e2ac <clear@@Base+0xa84c>  // b.tstop
  40e278:	adrp	x8, 437000 <PC+0x4800>
  40e27c:	ldr	w8, [x8, #328]
  40e280:	mov	x0, x20
  40e284:	sub	w19, w8, #0x1
  40e288:	bl	40481c <clear@@Base+0xdbc>
  40e28c:	cbnz	w0, 40e2c4 <clear@@Base+0xa864>
  40e290:	b	40e29c <clear@@Base+0xa83c>
  40e294:	cmp	w0, #0xa
  40e298:	b.eq	40e2b8 <clear@@Base+0xa858>  // b.none
  40e29c:	bl	404b80 <clear@@Base+0x1120>
  40e2a0:	cmn	w0, #0x1
  40e2a4:	b.ne	40e294 <clear@@Base+0xa834>  // b.any
  40e2a8:	b	40e2bc <clear@@Base+0xa85c>
  40e2ac:	ldp	x20, x19, [sp, #16]
  40e2b0:	ldp	x29, x30, [sp], #32
  40e2b4:	ret
  40e2b8:	bl	4046d8 <clear@@Base+0xc78>
  40e2bc:	bl	404578 <clear@@Base+0xb18>
  40e2c0:	mov	x20, x0
  40e2c4:	adrp	x8, 437000 <PC+0x4800>
  40e2c8:	ldr	w8, [x8, #524]
  40e2cc:	cbz	w8, 40e2d8 <clear@@Base+0xa878>
  40e2d0:	mov	x0, x20
  40e2d4:	bl	40de54 <clear@@Base+0xa3f4>
  40e2d8:	mov	x0, x20
  40e2dc:	mov	w1, w19
  40e2e0:	ldp	x20, x19, [sp, #16]
  40e2e4:	ldp	x29, x30, [sp], #32
  40e2e8:	b	40dfb8 <clear@@Base+0xa558>
  40e2ec:	stp	x29, x30, [sp, #-32]!
  40e2f0:	stp	x20, x19, [sp, #16]
  40e2f4:	mov	x29, sp
  40e2f8:	mov	w19, w1
  40e2fc:	mov	x20, x0
  40e300:	bl	40481c <clear@@Base+0xdbc>
  40e304:	cbnz	w0, 40e330 <clear@@Base+0xa8d0>
  40e308:	b	40e314 <clear@@Base+0xa8b4>
  40e30c:	cmp	w0, #0xa
  40e310:	b.eq	40e324 <clear@@Base+0xa8c4>  // b.none
  40e314:	bl	404b80 <clear@@Base+0x1120>
  40e318:	cmn	w0, #0x1
  40e31c:	b.ne	40e30c <clear@@Base+0xa8ac>  // b.any
  40e320:	b	40e328 <clear@@Base+0xa8c8>
  40e324:	bl	4046d8 <clear@@Base+0xc78>
  40e328:	bl	404578 <clear@@Base+0xb18>
  40e32c:	mov	x20, x0
  40e330:	adrp	x8, 437000 <PC+0x4800>
  40e334:	ldr	w8, [x8, #524]
  40e338:	cbz	w8, 40e344 <clear@@Base+0xa8e4>
  40e33c:	mov	x0, x20
  40e340:	bl	40de54 <clear@@Base+0xa3f4>
  40e344:	mov	x0, x20
  40e348:	mov	w1, w19
  40e34c:	ldp	x20, x19, [sp, #16]
  40e350:	ldp	x29, x30, [sp], #32
  40e354:	b	40dfb8 <clear@@Base+0xa558>
  40e358:	sub	sp, sp, #0x30
  40e35c:	stp	x29, x30, [sp, #16]
  40e360:	stp	x20, x19, [sp, #32]
  40e364:	add	x29, sp, #0x10
  40e368:	mov	x19, x0
  40e36c:	bl	410f3c <clear@@Base+0xd4dc>
  40e370:	cmn	x0, #0x1
  40e374:	b.eq	40e384 <clear@@Base+0xa924>  // b.none
  40e378:	mov	x20, x0
  40e37c:	bl	40481c <clear@@Base+0xdbc>
  40e380:	cbz	w0, 40e3a8 <clear@@Base+0xa948>
  40e384:	cmp	x19, #0x1
  40e388:	b.gt	40e394 <clear@@Base+0xa934>
  40e38c:	bl	404b0c <clear@@Base+0x10ac>
  40e390:	cbz	w0, 40e3d0 <clear@@Base+0xa970>
  40e394:	adrp	x0, 41c000 <winch@@Base+0x42ac>
  40e398:	add	x0, x0, #0xe9e
  40e39c:	add	x1, sp, #0x8
  40e3a0:	str	x19, [sp, #8]
  40e3a4:	b	40e3ec <clear@@Base+0xa98c>
  40e3a8:	adrp	x8, 437000 <PC+0x4800>
  40e3ac:	ldr	w8, [x8, #524]
  40e3b0:	cbz	w8, 40e3bc <clear@@Base+0xa95c>
  40e3b4:	mov	x0, x20
  40e3b8:	bl	40de54 <clear@@Base+0xa3f4>
  40e3bc:	adrp	x8, 437000 <PC+0x4800>
  40e3c0:	ldr	w1, [x8, #508]
  40e3c4:	mov	x0, x20
  40e3c8:	bl	40dfb8 <clear@@Base+0xa558>
  40e3cc:	b	40e3f0 <clear@@Base+0xa990>
  40e3d0:	bl	404578 <clear@@Base+0xb18>
  40e3d4:	adrp	x8, 437000 <PC+0x4800>
  40e3d8:	ldr	w1, [x8, #508]
  40e3dc:	bl	40dfb8 <clear@@Base+0xa558>
  40e3e0:	adrp	x0, 41c000 <winch@@Base+0x42ac>
  40e3e4:	add	x0, x0, #0xe7d
  40e3e8:	mov	x1, xzr
  40e3ec:	bl	414260 <error@@Base>
  40e3f0:	ldp	x20, x19, [sp, #32]
  40e3f4:	ldp	x29, x30, [sp, #16]
  40e3f8:	add	sp, sp, #0x30
  40e3fc:	ret
  40e400:	stp	x29, x30, [sp, #-48]!
  40e404:	str	x21, [sp, #16]
  40e408:	stp	x20, x19, [sp, #32]
  40e40c:	mov	x29, sp
  40e410:	mov	x19, x1
  40e414:	mov	w20, w0
  40e418:	bl	40452c <clear@@Base+0xacc>
  40e41c:	cmn	x0, #0x1
  40e420:	b.ne	40e438 <clear@@Base+0xa9d8>  // b.any
  40e424:	adrp	x0, 41c000 <winch@@Base+0x42ac>
  40e428:	add	x0, x0, #0xebc
  40e42c:	mov	x1, xzr
  40e430:	bl	4149a8 <error@@Base+0x748>
  40e434:	bl	4049ac <clear@@Base+0xf4c>
  40e438:	bl	40452c <clear@@Base+0xacc>
  40e43c:	cmn	x0, #0x1
  40e440:	b.eq	40e490 <clear@@Base+0xaa30>  // b.none
  40e444:	mov	w1, w20
  40e448:	mov	x2, x19
  40e44c:	mov	x21, x0
  40e450:	bl	413c60 <clear@@Base+0x10200>
  40e454:	adrp	x8, 437000 <PC+0x4800>
  40e458:	ldr	w19, [x8, #508]
  40e45c:	sub	x8, x21, #0x1
  40e460:	cmp	x0, x21
  40e464:	csel	x20, x0, x8, lt  // lt = tstop
  40e468:	mov	x0, x20
  40e46c:	bl	40481c <clear@@Base+0xdbc>
  40e470:	cbnz	w0, 40e4b8 <clear@@Base+0xaa58>
  40e474:	b	40e480 <clear@@Base+0xaa20>
  40e478:	cmp	w0, #0xa
  40e47c:	b.eq	40e4ac <clear@@Base+0xaa4c>  // b.none
  40e480:	bl	404b80 <clear@@Base+0x1120>
  40e484:	cmn	w0, #0x1
  40e488:	b.ne	40e478 <clear@@Base+0xaa18>  // b.any
  40e48c:	b	40e4b0 <clear@@Base+0xaa50>
  40e490:	ldp	x20, x19, [sp, #32]
  40e494:	ldr	x21, [sp, #16]
  40e498:	adrp	x0, 41c000 <winch@@Base+0x42ac>
  40e49c:	add	x0, x0, #0xed7
  40e4a0:	mov	x1, xzr
  40e4a4:	ldp	x29, x30, [sp], #48
  40e4a8:	b	414260 <error@@Base>
  40e4ac:	bl	4046d8 <clear@@Base+0xc78>
  40e4b0:	bl	404578 <clear@@Base+0xb18>
  40e4b4:	mov	x20, x0
  40e4b8:	adrp	x8, 437000 <PC+0x4800>
  40e4bc:	ldr	w8, [x8, #524]
  40e4c0:	cbz	w8, 40e4cc <clear@@Base+0xaa6c>
  40e4c4:	mov	x0, x20
  40e4c8:	bl	40de54 <clear@@Base+0xa3f4>
  40e4cc:	mov	x0, x20
  40e4d0:	mov	w1, w19
  40e4d4:	ldp	x20, x19, [sp, #32]
  40e4d8:	ldr	x21, [sp, #16]
  40e4dc:	ldp	x29, x30, [sp], #48
  40e4e0:	b	40dfb8 <clear@@Base+0xa558>
  40e4e4:	stp	x29, x30, [sp, #-32]!
  40e4e8:	adrp	x0, 41c000 <winch@@Base+0x42ac>
  40e4ec:	add	x0, x0, #0xf13
  40e4f0:	str	x19, [sp, #16]
  40e4f4:	mov	x29, sp
  40e4f8:	bl	40a918 <clear@@Base+0x6eb8>
  40e4fc:	adrp	x19, 433000 <PC+0x800>
  40e500:	str	x0, [x19, #2576]
  40e504:	bl	40a994 <clear@@Base+0x6f34>
  40e508:	cbz	w0, 40e518 <clear@@Base+0xaab8>
  40e50c:	adrp	x8, 418000 <winch@@Base+0x2ac>
  40e510:	add	x8, x8, #0xe98
  40e514:	str	x8, [x19, #2576]
  40e518:	adrp	x0, 41c000 <winch@@Base+0x42ac>
  40e51c:	add	x0, x0, #0xf24
  40e520:	bl	40a918 <clear@@Base+0x6eb8>
  40e524:	adrp	x19, 433000 <PC+0x800>
  40e528:	str	x0, [x19, #2584]
  40e52c:	bl	40a994 <clear@@Base+0x6f34>
  40e530:	cbz	w0, 40e540 <clear@@Base+0xaae0>
  40e534:	adrp	x8, 41c000 <winch@@Base+0x42ac>
  40e538:	add	x8, x8, #0xf35
  40e53c:	str	x8, [x19, #2584]
  40e540:	mov	w0, #0x400                 	// #1024
  40e544:	mov	w1, #0x1                   	// #1
  40e548:	mov	w19, #0x400                 	// #1024
  40e54c:	bl	402238 <setlocale@plt+0x578>
  40e550:	adrp	x8, 433000 <PC+0x800>
  40e554:	str	x0, [x8, #2592]
  40e558:	mov	w0, #0x400                 	// #1024
  40e55c:	mov	w1, #0x1                   	// #1
  40e560:	bl	402238 <setlocale@plt+0x578>
  40e564:	adrp	x9, 433000 <PC+0x800>
  40e568:	str	w19, [x9, #2056]
  40e56c:	ldr	x19, [sp, #16]
  40e570:	adrp	x8, 433000 <PC+0x800>
  40e574:	str	x0, [x8, #2600]
  40e578:	ldp	x29, x30, [sp], #32
  40e57c:	ret
  40e580:	cmp	x0, #0x80
  40e584:	cset	w0, cc  // cc = lo, ul, last
  40e588:	ret
  40e58c:	adrp	x9, 433000 <PC+0x800>
  40e590:	str	wzr, [x9, #2612]
  40e594:	adrp	x9, 433000 <PC+0x800>
  40e598:	str	wzr, [x9, #2620]
  40e59c:	adrp	x9, 433000 <PC+0x800>
  40e5a0:	str	wzr, [x9, #2628]
  40e5a4:	adrp	x9, 433000 <PC+0x800>
  40e5a8:	adrp	x8, 433000 <PC+0x800>
  40e5ac:	str	wzr, [x9, #2636]
  40e5b0:	adrp	x9, 437000 <PC+0x4800>
  40e5b4:	str	wzr, [x8, #2608]
  40e5b8:	adrp	x8, 433000 <PC+0x800>
  40e5bc:	ldr	w9, [x9, #472]
  40e5c0:	str	wzr, [x8, #2616]
  40e5c4:	adrp	x8, 433000 <PC+0x800>
  40e5c8:	str	wzr, [x8, #2624]
  40e5cc:	adrp	x8, 433000 <PC+0x800>
  40e5d0:	str	wzr, [x8, #2632]
  40e5d4:	adrp	x8, 433000 <PC+0x800>
  40e5d8:	strb	wzr, [x8, #2640]
  40e5dc:	adrp	x8, 433000 <PC+0x800>
  40e5e0:	cmp	w9, #0x0
  40e5e4:	strb	wzr, [x8, #2648]
  40e5e8:	cset	w8, ne  // ne = any
  40e5ec:	lsl	w8, w8, #1
  40e5f0:	adrp	x9, 433000 <PC+0x800>
  40e5f4:	str	w8, [x9, #2652]
  40e5f8:	ret
  40e5fc:	sub	sp, sp, #0x70
  40e600:	str	x25, [sp, #48]
  40e604:	adrp	x25, 437000 <PC+0x4800>
  40e608:	ldr	w8, [x25, #452]
  40e60c:	stp	x20, x19, [sp, #96]
  40e610:	mov	x20, x0
  40e614:	stp	x29, x30, [sp, #32]
  40e618:	cmp	w8, #0x2
  40e61c:	stp	x24, x23, [sp, #64]
  40e620:	stp	x22, x21, [sp, #80]
  40e624:	add	x29, sp, #0x20
  40e628:	b.ne	40e63c <clear@@Base+0xabdc>  // b.any
  40e62c:	mov	x0, x20
  40e630:	bl	410ca0 <clear@@Base+0xd240>
  40e634:	mov	x19, x0
  40e638:	b	40e640 <clear@@Base+0xabe0>
  40e63c:	mov	x19, xzr
  40e640:	adrp	x8, 437000 <PC+0x4800>
  40e644:	ldr	w8, [x8, #472]
  40e648:	adrp	x21, 433000 <PC+0x800>
  40e64c:	adrp	x23, 433000 <PC+0x800>
  40e650:	adrp	x24, 433000 <PC+0x800>
  40e654:	adrp	x22, 433000 <PC+0x800>
  40e658:	cbz	w8, 40e6d0 <clear@@Base+0xac70>
  40e65c:	mov	x0, x20
  40e660:	bl	411a0c <clear@@Base+0xdfac>
  40e664:	tst	w0, #0xff
  40e668:	mov	w8, #0x40                  	// #64
  40e66c:	b.ne	40e698 <clear@@Base+0xac38>  // b.any
  40e670:	adrp	x10, 42f000 <winch@@Base+0x172ac>
  40e674:	adrp	x9, 42f000 <winch@@Base+0x172ac>
  40e678:	ldr	x10, [x10, #624]
  40e67c:	ldr	x9, [x9, #616]
  40e680:	mov	x11, #0xffffffffffffffff    	// #-1
  40e684:	mov	w0, #0x20                  	// #32
  40e688:	cmp	x10, x20
  40e68c:	ccmp	x9, x20, #0x0, ge  // ge = tcont
  40e690:	ccmp	x9, x11, #0x4, le
  40e694:	csel	w8, wzr, w8, eq  // eq = none
  40e698:	ldrsw	x9, [x22, #2608]
  40e69c:	ldr	x10, [x23, #2592]
  40e6a0:	add	x12, x9, #0x1
  40e6a4:	strb	w0, [x10, x9]
  40e6a8:	ldr	x11, [x24, #2600]
  40e6ac:	add	w13, w9, #0x2
  40e6b0:	strb	w8, [x11, x9]
  40e6b4:	ldr	w8, [x21, #2612]
  40e6b8:	mov	w9, #0x20                  	// #32
  40e6bc:	str	w13, [x22, #2608]
  40e6c0:	strb	w9, [x10, x12]
  40e6c4:	add	w8, w8, #0x2
  40e6c8:	strb	wzr, [x11, x12]
  40e6cc:	str	w8, [x21, #2612]
  40e6d0:	ldr	w8, [x25, #452]
  40e6d4:	cmp	w8, #0x2
  40e6d8:	b.ne	40e7cc <clear@@Base+0xad6c>  // b.any
  40e6dc:	add	x1, sp, #0x8
  40e6e0:	mov	x0, x19
  40e6e4:	bl	4140ac <clear@@Base+0x1064c>
  40e6e8:	add	x0, sp, #0x8
  40e6ec:	bl	401830 <strlen@plt>
  40e6f0:	mov	w12, #0x7                   	// #7
  40e6f4:	sub	w8, w12, w0
  40e6f8:	cmp	w0, #0x7
  40e6fc:	csel	w8, w8, wzr, lt  // lt = tstop
  40e700:	cmp	w8, #0x1
  40e704:	b.lt	40e7a0 <clear@@Base+0xad40>  // b.tstop
  40e708:	ldr	x9, [x23, #2592]
  40e70c:	ldr	x10, [x24, #2600]
  40e710:	ldrsw	x13, [x22, #2608]
  40e714:	ldr	w11, [x21, #2612]
  40e718:	cmp	w0, #0x7
  40e71c:	mvn	w14, w0
  40e720:	csel	w12, w0, w12, gt
  40e724:	add	w12, w12, w14
  40e728:	cmp	w12, #0x6
  40e72c:	b.ls	40e76c <clear@@Base+0xad0c>  // b.plast
  40e730:	cmp	w0, #0x7
  40e734:	mov	w16, #0x7                   	// #7
  40e738:	mvn	w14, w0
  40e73c:	csel	w16, w0, w16, gt
  40e740:	add	w14, w16, w14
  40e744:	add	x14, x14, x13
  40e748:	add	x14, x14, #0x1
  40e74c:	add	x15, x9, x13
  40e750:	add	x16, x10, x14
  40e754:	cmp	x15, x16
  40e758:	b.cs	40e9fc <clear@@Base+0xaf9c>  // b.hs, b.nlast
  40e75c:	add	x14, x9, x14
  40e760:	add	x15, x10, x13
  40e764:	cmp	x15, x14
  40e768:	b.cs	40e9fc <clear@@Base+0xaf9c>  // b.hs, b.nlast
  40e76c:	mov	w12, wzr
  40e770:	mov	w14, #0x20                  	// #32
  40e774:	mov	x15, x13
  40e778:	add	x13, x15, #0x1
  40e77c:	add	w12, w12, #0x1
  40e780:	strb	w14, [x9, x15]
  40e784:	strb	wzr, [x10, x15]
  40e788:	cmp	w12, w8
  40e78c:	add	w11, w11, #0x1
  40e790:	mov	x15, x13
  40e794:	b.lt	40e778 <clear@@Base+0xad18>  // b.tstop
  40e798:	str	w13, [x22, #2608]
  40e79c:	str	w11, [x21, #2612]
  40e7a0:	cmp	w0, #0x0
  40e7a4:	b.le	40e7e4 <clear@@Base+0xad84>
  40e7a8:	ldr	x9, [x23, #2592]
  40e7ac:	ldr	x10, [x24, #2600]
  40e7b0:	ldrsw	x13, [x22, #2608]
  40e7b4:	ldr	w11, [x21, #2612]
  40e7b8:	and	x12, x0, #0xffffffff
  40e7bc:	cmp	x12, #0x1f
  40e7c0:	b.hi	40e7f8 <clear@@Base+0xad98>  // b.pmore
  40e7c4:	mov	x14, xzr
  40e7c8:	b	40e8b0 <clear@@Base+0xae50>
  40e7cc:	adrp	x8, 433000 <PC+0x800>
  40e7d0:	ldr	w9, [x21, #2612]
  40e7d4:	ldr	w8, [x8, #2652]
  40e7d8:	cmp	w9, w8
  40e7dc:	b.lt	40e928 <clear@@Base+0xaec8>  // b.tstop
  40e7e0:	b	40e9e0 <clear@@Base+0xaf80>
  40e7e4:	ldr	w15, [x22, #2608]
  40e7e8:	ldr	x9, [x23, #2592]
  40e7ec:	ldr	x10, [x24, #2600]
  40e7f0:	ldr	w11, [x21, #2612]
  40e7f4:	b	40e8e8 <clear@@Base+0xae88>
  40e7f8:	add	x16, x12, x13
  40e7fc:	add	x15, x9, x13
  40e800:	add	x2, x10, x16
  40e804:	add	x18, x10, x13
  40e808:	add	x1, sp, #0x8
  40e80c:	add	x17, x9, x16
  40e810:	cmp	x15, x2
  40e814:	add	x16, x1, x12
  40e818:	cset	w3, cc  // cc = lo, ul, last
  40e81c:	cmp	x18, x17
  40e820:	cset	w4, cc  // cc = lo, ul, last
  40e824:	cmp	x15, x16
  40e828:	cset	w15, cc  // cc = lo, ul, last
  40e82c:	cmp	x1, x17
  40e830:	cset	w17, cc  // cc = lo, ul, last
  40e834:	cmp	x18, x16
  40e838:	cset	w16, cc  // cc = lo, ul, last
  40e83c:	cmp	x1, x2
  40e840:	mov	x14, xzr
  40e844:	and	w3, w3, w4
  40e848:	cset	w18, cc  // cc = lo, ul, last
  40e84c:	tbnz	w3, #0, 40e8b0 <clear@@Base+0xae50>
  40e850:	and	w15, w15, w17
  40e854:	tbnz	w15, #0, 40e8b0 <clear@@Base+0xae50>
  40e858:	and	w15, w16, w18
  40e85c:	tbnz	w15, #0, 40e8b0 <clear@@Base+0xae50>
  40e860:	and	x16, x0, #0x1f
  40e864:	add	x15, x13, #0x10
  40e868:	add	x18, sp, #0x8
  40e86c:	sub	x14, x12, x16
  40e870:	add	x17, x9, x15
  40e874:	add	x18, x18, #0x10
  40e878:	add	x1, x10, x15
  40e87c:	add	x15, x14, x13
  40e880:	movi	v0.16b, #0x2
  40e884:	mov	x13, x14
  40e888:	ldp	q1, q2, [x18, #-16]
  40e88c:	subs	x13, x13, #0x20
  40e890:	add	x18, x18, #0x20
  40e894:	stp	q1, q2, [x17, #-16]
  40e898:	stp	q0, q0, [x1, #-16]
  40e89c:	add	x17, x17, #0x20
  40e8a0:	add	x1, x1, #0x20
  40e8a4:	b.ne	40e888 <clear@@Base+0xae28>  // b.any
  40e8a8:	mov	x13, x15
  40e8ac:	cbz	x16, 40e8dc <clear@@Base+0xae7c>
  40e8b0:	add	x15, sp, #0x8
  40e8b4:	sub	x12, x12, x14
  40e8b8:	add	x14, x15, x14
  40e8bc:	mov	w16, #0x2                   	// #2
  40e8c0:	ldrb	w17, [x14], #1
  40e8c4:	add	x15, x13, #0x1
  40e8c8:	subs	x12, x12, #0x1
  40e8cc:	strb	w17, [x9, x13]
  40e8d0:	strb	w16, [x10, x13]
  40e8d4:	mov	x13, x15
  40e8d8:	b.ne	40e8c0 <clear@@Base+0xae60>  // b.any
  40e8dc:	add	w11, w11, w0
  40e8e0:	str	w15, [x22, #2608]
  40e8e4:	str	w11, [x21, #2612]
  40e8e8:	add	w12, w15, #0x1
  40e8ec:	sxtw	x13, w15
  40e8f0:	mov	w14, #0x20                  	// #32
  40e8f4:	str	w12, [x22, #2608]
  40e8f8:	strb	w14, [x9, x13]
  40e8fc:	strb	wzr, [x10, x13]
  40e900:	adrp	x10, 433000 <PC+0x800>
  40e904:	ldr	w12, [x10, #2652]
  40e908:	add	w8, w0, w8
  40e90c:	add	w9, w11, #0x1
  40e910:	str	w9, [x21, #2612]
  40e914:	add	w8, w8, w12
  40e918:	add	w8, w8, #0x1
  40e91c:	str	w8, [x10, #2652]
  40e920:	cmp	w9, w8
  40e924:	b.ge	40e9e0 <clear@@Base+0xaf80>  // b.tcont
  40e928:	ldr	x10, [x23, #2592]
  40e92c:	ldr	x11, [x24, #2600]
  40e930:	ldrsw	x12, [x22, #2608]
  40e934:	mvn	w13, w9
  40e938:	add	w13, w8, w13
  40e93c:	cmp	w13, #0x1f
  40e940:	b.cc	40e9b4 <clear@@Base+0xaf54>  // b.lo, b.ul, b.last
  40e944:	add	x14, x12, x13
  40e948:	add	x14, x14, #0x1
  40e94c:	add	x15, x10, x12
  40e950:	add	x16, x11, x14
  40e954:	cmp	x15, x16
  40e958:	b.cs	40e96c <clear@@Base+0xaf0c>  // b.hs, b.nlast
  40e95c:	add	x14, x10, x14
  40e960:	add	x15, x11, x12
  40e964:	cmp	x15, x14
  40e968:	b.cc	40e9b4 <clear@@Base+0xaf54>  // b.lo, b.ul, b.last
  40e96c:	add	x13, x13, #0x1
  40e970:	add	x16, x12, #0x10
  40e974:	and	x14, x13, #0x1ffffffe0
  40e978:	movi	v0.16b, #0x20
  40e97c:	add	x15, x10, x16
  40e980:	add	x16, x11, x16
  40e984:	add	x12, x14, x12
  40e988:	add	w9, w9, w14
  40e98c:	movi	v1.2d, #0x0
  40e990:	mov	x17, x14
  40e994:	stp	q0, q0, [x15, #-16]
  40e998:	stp	q1, q1, [x16, #-16]
  40e99c:	add	x15, x15, #0x20
  40e9a0:	subs	x17, x17, #0x20
  40e9a4:	add	x16, x16, #0x20
  40e9a8:	b.ne	40e994 <clear@@Base+0xaf34>  // b.any
  40e9ac:	cmp	x13, x14
  40e9b0:	b.eq	40e9d8 <clear@@Base+0xaf78>  // b.none
  40e9b4:	mov	w13, #0x20                  	// #32
  40e9b8:	mov	x14, x12
  40e9bc:	add	x12, x14, #0x1
  40e9c0:	add	w9, w9, #0x1
  40e9c4:	strb	w13, [x10, x14]
  40e9c8:	cmp	w9, w8
  40e9cc:	strb	wzr, [x11, x14]
  40e9d0:	mov	x14, x12
  40e9d4:	b.lt	40e9bc <clear@@Base+0xaf5c>  // b.tstop
  40e9d8:	str	w12, [x22, #2608]
  40e9dc:	str	w9, [x21, #2612]
  40e9e0:	ldp	x20, x19, [sp, #96]
  40e9e4:	ldp	x22, x21, [sp, #80]
  40e9e8:	ldp	x24, x23, [sp, #64]
  40e9ec:	ldr	x25, [sp, #48]
  40e9f0:	ldp	x29, x30, [sp, #32]
  40e9f4:	add	sp, sp, #0x70
  40e9f8:	ret
  40e9fc:	add	x14, x12, #0x1
  40ea00:	movi	v0.2d, #0x0
  40ea04:	add	x15, x13, #0x4
  40ea08:	and	x12, x14, #0x1fffffff8
  40ea0c:	movi	v1.2d, #0x0
  40ea10:	movi	v2.8b, #0x20
  40ea14:	movi	v3.4s, #0x1
  40ea18:	mov	v0.s[0], w11
  40ea1c:	add	x11, x9, x15
  40ea20:	add	x15, x10, x15
  40ea24:	add	x13, x12, x13
  40ea28:	mov	x16, x12
  40ea2c:	movi	v4.2d, #0x0
  40ea30:	fmov	w17, s2
  40ea34:	dup	v5.2s, w17
  40ea38:	fmov	w17, s1
  40ea3c:	dup	v6.2s, w17
  40ea40:	add	v0.4s, v0.4s, v3.4s
  40ea44:	add	v4.4s, v4.4s, v3.4s
  40ea48:	subs	x16, x16, #0x8
  40ea4c:	stur	d5, [x11, #-4]
  40ea50:	stur	d6, [x15, #-4]
  40ea54:	add	x11, x11, #0x8
  40ea58:	add	x15, x15, #0x8
  40ea5c:	b.ne	40ea30 <clear@@Base+0xafd0>  // b.any
  40ea60:	add	v0.4s, v4.4s, v0.4s
  40ea64:	addv	s0, v0.4s
  40ea68:	cmp	x14, x12
  40ea6c:	fmov	w11, s0
  40ea70:	b.ne	40e770 <clear@@Base+0xad10>  // b.any
  40ea74:	b	40e798 <clear@@Base+0xad38>
  40ea78:	adrp	x8, 433000 <PC+0x800>
  40ea7c:	ldr	w0, [x8, #2612]
  40ea80:	b	40ea84 <clear@@Base+0xb024>
  40ea84:	sub	sp, sp, #0x90
  40ea88:	adrp	x6, 433000 <PC+0x800>
  40ea8c:	adrp	x8, 433000 <PC+0x800>
  40ea90:	stp	x28, x27, [sp, #64]
  40ea94:	ldr	w9, [x6, #2612]
  40ea98:	ldr	w27, [x8, #2652]
  40ea9c:	stp	x26, x25, [sp, #80]
  40eaa0:	adrp	x25, 433000 <PC+0x800>
  40eaa4:	stp	x22, x21, [sp, #112]
  40eaa8:	ldr	w21, [x25, #2608]
  40eaac:	sub	w8, w9, w27
  40eab0:	cmp	w8, w0
  40eab4:	csel	w8, w8, w0, lt  // lt = tstop
  40eab8:	sub	w9, w21, w27
  40eabc:	cmp	w8, w9
  40eac0:	stp	x29, x30, [sp, #48]
  40eac4:	add	x29, sp, #0x30
  40eac8:	csel	w8, w9, w8, gt
  40eacc:	mov	w28, wzr
  40ead0:	stp	x24, x23, [sp, #96]
  40ead4:	stp	x20, x19, [sp, #128]
  40ead8:	stur	w8, [x29, #-4]
  40eadc:	tbnz	w8, #31, 40ef94 <clear@@Base+0xb534>
  40eae0:	cmp	w21, w27
  40eae4:	b.le	40ef94 <clear@@Base+0xb534>
  40eae8:	mov	x20, xzr
  40eaec:	mov	w28, wzr
  40eaf0:	mov	w26, w27
  40eaf4:	sxtw	x8, w26
  40eaf8:	str	x8, [sp, #16]
  40eafc:	sub	x8, x8, #0x1
  40eb00:	str	x8, [sp, #24]
  40eb04:	adrp	x8, 433000 <PC+0x800>
  40eb08:	ldr	x9, [x8, #2592]
  40eb0c:	sxtw	x24, w27
  40eb10:	adrp	x8, 437000 <PC+0x4800>
  40eb14:	ldr	w8, [x8, #544]
  40eb18:	ldrb	w0, [x9, x24]
  40eb1c:	stur	w28, [x29, #-8]
  40eb20:	cmp	w8, #0x2
  40eb24:	sxtb	w8, w0
  40eb28:	b.ne	40eb38 <clear@@Base+0xb0d8>  // b.any
  40eb2c:	orr	w10, w0, #0x80
  40eb30:	cmp	w10, #0x9b
  40eb34:	b.eq	40ee94 <clear@@Base+0xb434>  // b.none
  40eb38:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  40eb3c:	ldr	w9, [x9, #3496]
  40eb40:	tbz	w8, #31, 40eb9c <clear@@Base+0xb13c>
  40eb44:	cbz	w9, 40eb9c <clear@@Base+0xb13c>
  40eb48:	mov	w0, w8
  40eb4c:	bl	405974 <clear@@Base+0x1f14>
  40eb50:	ldr	w21, [x25, #2608]
  40eb54:	add	w25, w0, w27
  40eb58:	cmp	w25, w21
  40eb5c:	b.gt	40efc4 <clear@@Base+0xb564>
  40eb60:	adrp	x8, 433000 <PC+0x800>
  40eb64:	ldr	x8, [x8, #2592]
  40eb68:	mov	w22, w0
  40eb6c:	add	x0, x8, x24
  40eb70:	bl	405b28 <clear@@Base+0x20c8>
  40eb74:	mov	x19, x0
  40eb78:	bl	405d78 <clear@@Base+0x2318>
  40eb7c:	cbnz	w0, 40eb90 <clear@@Base+0xb130>
  40eb80:	mov	x0, x20
  40eb84:	mov	x1, x19
  40eb88:	bl	405f08 <clear@@Base+0x24a8>
  40eb8c:	cbz	w0, 40ee28 <clear@@Base+0xb3c8>
  40eb90:	ldur	w8, [x29, #-4]
  40eb94:	mov	w23, wzr
  40eb98:	b	40ebe0 <clear@@Base+0xb180>
  40eb9c:	cmp	w8, #0x8
  40eba0:	b.ne	40ebc0 <clear@@Base+0xb160>  // b.any
  40eba4:	cbz	w9, 40ebd0 <clear@@Base+0xb170>
  40eba8:	mov	x0, x20
  40ebac:	bl	405e84 <clear@@Base+0x2424>
  40ebb0:	cmp	w0, #0x0
  40ebb4:	mov	w8, #0xfffffffe            	// #-2
  40ebb8:	cinc	w23, w8, eq  // eq = none
  40ebbc:	b	40ebd4 <clear@@Base+0xb174>
  40ebc0:	bl	4055a8 <clear@@Base+0x1b48>
  40ebc4:	cmp	w0, #0x0
  40ebc8:	cset	w23, eq  // eq = none
  40ebcc:	b	40ebd4 <clear@@Base+0xb174>
  40ebd0:	mov	w23, #0xffffffff            	// #-1
  40ebd4:	ldur	w8, [x29, #-4]
  40ebd8:	mov	x19, xzr
  40ebdc:	mov	w22, #0x1                   	// #1
  40ebe0:	sub	w28, w8, w28
  40ebe4:	adrp	x10, 433000 <PC+0x800>
  40ebe8:	cmp	w26, #0x1
  40ebec:	b.lt	40ec00 <clear@@Base+0xb1a0>  // b.tstop
  40ebf0:	ldr	x8, [x10, #2600]
  40ebf4:	ldr	x9, [sp, #24]
  40ebf8:	ldrb	w21, [x8, x9]
  40ebfc:	b	40ec04 <clear@@Base+0xb1a4>
  40ec00:	mov	w21, wzr
  40ec04:	adrp	x25, 433000 <PC+0x800>
  40ec08:	ldr	w9, [x25, #2608]
  40ec0c:	ldr	x8, [x10, #2600]
  40ec10:	add	x22, x24, w22, sxtw
  40ec14:	mov	w20, w21
  40ec18:	cmp	w22, w9
  40ec1c:	b.ge	40ec24 <clear@@Base+0xb1c4>  // b.tcont
  40ec20:	ldrb	w20, [x8, x22]
  40ec24:	ldrb	w0, [x8, x24]
  40ec28:	mov	w1, w21
  40ec2c:	bl	403d7c <clear@@Base+0x31c>
  40ec30:	cbnz	w0, 40ec54 <clear@@Base+0xb1f4>
  40ec34:	stur	w28, [x29, #-16]
  40ec38:	adrp	x28, 433000 <PC+0x800>
  40ec3c:	ldr	x8, [x28, #2600]
  40ec40:	mov	w1, w20
  40ec44:	ldrb	w0, [x8, x24]
  40ec48:	bl	403d7c <clear@@Base+0x31c>
  40ec4c:	cbz	w0, 40ec8c <clear@@Base+0xb22c>
  40ec50:	ldur	w28, [x29, #-16]
  40ec54:	cmp	w28, w23
  40ec58:	b.lt	40efa4 <clear@@Base+0xb544>  // b.tstop
  40ec5c:	ldur	w8, [x29, #-8]
  40ec60:	ldr	w21, [x25, #2608]
  40ec64:	add	w8, w23, w8
  40ec68:	bic	w28, w8, w8, asr #31
  40ec6c:	ldur	w8, [x29, #-4]
  40ec70:	cmp	w8, w28
  40ec74:	b.lt	40efb0 <clear@@Base+0xb550>  // b.tstop
  40ec78:	cmp	w22, w21
  40ec7c:	mov	x20, x19
  40ec80:	mov	w27, w22
  40ec84:	b.lt	40eb04 <clear@@Base+0xb0a4>  // b.tstop
  40ec88:	b	40efb0 <clear@@Base+0xb550>
  40ec8c:	ldr	x8, [x28, #2600]
  40ec90:	ldrb	w0, [x8, x24]
  40ec94:	bl	403cec <clear@@Base+0x28c>
  40ec98:	adrp	x9, 437000 <PC+0x4800>
  40ec9c:	ldr	w9, [x9, #380]
  40eca0:	adrp	x11, 437000 <PC+0x4800>
  40eca4:	sbfx	w8, w0, #0, #1
  40eca8:	ldr	w11, [x11, #376]
  40ecac:	adrp	x12, 437000 <PC+0x4800>
  40ecb0:	ldr	w12, [x12, #364]
  40ecb4:	and	w8, w8, w9
  40ecb8:	adrp	x9, 437000 <PC+0x4800>
  40ecbc:	ldr	w9, [x9, #316]
  40ecc0:	lsl	w10, w0, #30
  40ecc4:	and	w10, w11, w10, asr #31
  40ecc8:	lsl	w11, w0, #29
  40eccc:	and	w11, w12, w11, asr #31
  40ecd0:	lsl	w12, w0, #28
  40ecd4:	and	w9, w9, w12, asr #31
  40ecd8:	ldr	w12, [x25, #2608]
  40ecdc:	add	w10, w10, w23
  40ece0:	add	w8, w10, w8
  40ece4:	add	w8, w8, w11
  40ece8:	cmp	w22, w12
  40ecec:	add	w23, w8, w9
  40ecf0:	b.ge	40ed54 <clear@@Base+0xb2f4>  // b.tcont
  40ecf4:	adrp	x8, 433000 <PC+0x800>
  40ecf8:	ldr	x8, [x8, #2600]
  40ecfc:	ldrb	w0, [x8, x24]
  40ed00:	bl	403cec <clear@@Base+0x28c>
  40ed04:	adrp	x9, 437000 <PC+0x4800>
  40ed08:	ldr	w9, [x9, #368]
  40ed0c:	adrp	x11, 437000 <PC+0x4800>
  40ed10:	ldr	w11, [x11, #332]
  40ed14:	sbfx	w8, w0, #0, #1
  40ed18:	adrp	x12, 437000 <PC+0x4800>
  40ed1c:	ldr	w12, [x12, #336]
  40ed20:	and	w8, w8, w9
  40ed24:	adrp	x9, 437000 <PC+0x4800>
  40ed28:	lsl	w10, w0, #30
  40ed2c:	ldr	w9, [x9, #344]
  40ed30:	and	w10, w11, w10, asr #31
  40ed34:	lsl	w11, w0, #29
  40ed38:	add	w10, w10, w23
  40ed3c:	and	w11, w12, w11, asr #31
  40ed40:	lsl	w12, w0, #28
  40ed44:	add	w8, w10, w8
  40ed48:	and	w9, w9, w12, asr #31
  40ed4c:	add	w8, w8, w11
  40ed50:	add	w23, w8, w9
  40ed54:	mov	w0, w21
  40ed58:	mov	w1, w20
  40ed5c:	bl	403d7c <clear@@Base+0x31c>
  40ed60:	ldur	w28, [x29, #-16]
  40ed64:	cbz	w0, 40ec54 <clear@@Base+0xb1f4>
  40ed68:	mov	w0, w21
  40ed6c:	bl	403cec <clear@@Base+0x28c>
  40ed70:	adrp	x9, 437000 <PC+0x4800>
  40ed74:	ldr	w9, [x9, #368]
  40ed78:	adrp	x11, 437000 <PC+0x4800>
  40ed7c:	sbfx	w8, w0, #0, #1
  40ed80:	ldr	w11, [x11, #332]
  40ed84:	adrp	x12, 437000 <PC+0x4800>
  40ed88:	ldr	w12, [x12, #336]
  40ed8c:	and	w8, w8, w9
  40ed90:	adrp	x9, 437000 <PC+0x4800>
  40ed94:	ldr	w9, [x9, #344]
  40ed98:	lsl	w10, w0, #30
  40ed9c:	and	w10, w11, w10, asr #31
  40eda0:	lsl	w11, w0, #29
  40eda4:	and	w11, w12, w11, asr #31
  40eda8:	lsl	w12, w0, #28
  40edac:	and	w9, w9, w12, asr #31
  40edb0:	ldr	w12, [x25, #2608]
  40edb4:	add	w10, w10, w23
  40edb8:	add	w8, w10, w8
  40edbc:	add	w8, w8, w11
  40edc0:	cmp	w22, w12
  40edc4:	add	w23, w8, w9
  40edc8:	b.ge	40ec54 <clear@@Base+0xb1f4>  // b.tcont
  40edcc:	mov	w0, w20
  40edd0:	bl	403cec <clear@@Base+0x28c>
  40edd4:	adrp	x9, 437000 <PC+0x4800>
  40edd8:	ldr	w9, [x9, #380]
  40eddc:	adrp	x11, 437000 <PC+0x4800>
  40ede0:	ldr	w11, [x11, #376]
  40ede4:	sbfx	w8, w0, #0, #1
  40ede8:	adrp	x12, 437000 <PC+0x4800>
  40edec:	ldr	w12, [x12, #364]
  40edf0:	and	w8, w8, w9
  40edf4:	adrp	x9, 437000 <PC+0x4800>
  40edf8:	lsl	w10, w0, #30
  40edfc:	ldr	w9, [x9, #316]
  40ee00:	and	w10, w11, w10, asr #31
  40ee04:	lsl	w11, w0, #29
  40ee08:	add	w10, w10, w23
  40ee0c:	and	w11, w12, w11, asr #31
  40ee10:	lsl	w12, w0, #28
  40ee14:	add	w8, w10, w8
  40ee18:	and	w9, w9, w12, asr #31
  40ee1c:	add	w8, w8, w11
  40ee20:	add	w23, w8, w9
  40ee24:	b	40ec54 <clear@@Base+0xb1f4>
  40ee28:	mov	x0, x19
  40ee2c:	bl	405e84 <clear@@Base+0x2424>
  40ee30:	ldur	w8, [x29, #-4]
  40ee34:	cmp	w0, #0x0
  40ee38:	adrp	x10, 433000 <PC+0x800>
  40ee3c:	sub	w28, w8, w28
  40ee40:	mov	w8, #0x1                   	// #1
  40ee44:	cinc	w23, w8, ne  // ne = any
  40ee48:	cmp	w28, #0x1
  40ee4c:	b.ne	40ebe8 <clear@@Base+0xb188>  // b.any
  40ee50:	cbz	w0, 40ebe8 <clear@@Base+0xb188>
  40ee54:	ldr	x8, [x10, #2600]
  40ee58:	ldr	x10, [sp, #16]
  40ee5c:	ldur	w28, [x29, #-8]
  40ee60:	add	w26, w26, #0x1
  40ee64:	ldrb	w9, [x8, x24]
  40ee68:	mov	w27, w25
  40ee6c:	add	w28, w28, #0x1
  40ee70:	mov	w20, #0x20                  	// #32
  40ee74:	strb	w9, [x8, x10]
  40ee78:	adrp	x8, 433000 <PC+0x800>
  40ee7c:	ldr	x8, [x8, #2592]
  40ee80:	mov	w9, #0x20                  	// #32
  40ee84:	strb	w9, [x8, x10]
  40ee88:	adrp	x8, 433000 <PC+0x800>
  40ee8c:	ldr	w21, [x8, #2608]
  40ee90:	b	40ef74 <clear@@Base+0xb514>
  40ee94:	ldr	x13, [sp, #16]
  40ee98:	add	w12, w26, #0x1
  40ee9c:	add	x23, x24, #0x1
  40eea0:	sxtw	x12, w12
  40eea4:	strb	w8, [x9, x13]
  40eea8:	adrp	x8, 433000 <PC+0x800>
  40eeac:	ldr	x8, [x8, #2600]
  40eeb0:	mov	x10, xzr
  40eeb4:	sxtw	x14, w21
  40eeb8:	add	x28, x9, x23
  40eebc:	ldrb	w11, [x8, x24]
  40eec0:	add	x19, x9, x12
  40eec4:	add	x25, x8, x12
  40eec8:	stur	x14, [x29, #-16]
  40eecc:	strb	w11, [x8, x13]
  40eed0:	adrp	x11, 433000 <PC+0x800>
  40eed4:	ldr	x11, [x11, #2576]
  40eed8:	str	x11, [sp, #16]
  40eedc:	adrp	x11, 433000 <PC+0x800>
  40eee0:	ldr	x11, [x11, #2584]
  40eee4:	str	x11, [sp, #8]
  40eee8:	add	x11, x8, x23
  40eeec:	str	x11, [sp, #24]
  40eef0:	ldur	x9, [x29, #-16]
  40eef4:	add	x8, x23, x10
  40eef8:	mov	x24, x10
  40eefc:	cmp	x8, x9
  40ef00:	b.ge	40ef60 <clear@@Base+0xb500>  // b.tcont
  40ef04:	ldrb	w8, [x28, x24]
  40ef08:	cbz	w8, 40ef60 <clear@@Base+0xb500>
  40ef0c:	strb	w8, [x19, x24]
  40ef10:	ldr	x8, [sp, #24]
  40ef14:	ldrb	w8, [x8, x24]
  40ef18:	strb	w8, [x25, x24]
  40ef1c:	ldrsb	w8, [x28, x24]
  40ef20:	tbnz	w8, #31, 40ef4c <clear@@Base+0xb4ec>
  40ef24:	ldr	x0, [sp, #16]
  40ef28:	and	w22, w8, #0xff
  40ef2c:	mov	w1, w22
  40ef30:	bl	401b30 <strchr@plt>
  40ef34:	cbnz	x0, 40ef4c <clear@@Base+0xb4ec>
  40ef38:	ldr	x0, [sp, #8]
  40ef3c:	mov	w1, w22
  40ef40:	bl	401b30 <strchr@plt>
  40ef44:	add	x10, x24, #0x1
  40ef48:	cbnz	x0, 40eef0 <clear@@Base+0xb490>
  40ef4c:	add	w8, w26, w24
  40ef50:	add	w9, w27, w24
  40ef54:	add	w26, w8, #0x2
  40ef58:	add	w27, w9, #0x2
  40ef5c:	b	40ef70 <clear@@Base+0xb510>
  40ef60:	add	w8, w26, w24
  40ef64:	add	w9, w27, w24
  40ef68:	add	w26, w8, #0x1
  40ef6c:	add	w27, w9, #0x1
  40ef70:	ldur	w28, [x29, #-8]
  40ef74:	ldur	w8, [x29, #-4]
  40ef78:	adrp	x6, 433000 <PC+0x800>
  40ef7c:	cmp	w8, w28
  40ef80:	b.lt	40f158 <clear@@Base+0xb6f8>  // b.tstop
  40ef84:	cmp	w27, w21
  40ef88:	adrp	x25, 433000 <PC+0x800>
  40ef8c:	b.lt	40eaf4 <clear@@Base+0xb094>  // b.tstop
  40ef90:	b	40efcc <clear@@Base+0xb56c>
  40ef94:	mov	w26, w27
  40ef98:	cmp	w27, w21
  40ef9c:	b.lt	40efd4 <clear@@Base+0xb574>  // b.tstop
  40efa0:	b	40f118 <clear@@Base+0xb6b8>
  40efa4:	ldr	w21, [x25, #2608]
  40efa8:	ldur	w28, [x29, #-8]
  40efac:	b	40efb4 <clear@@Base+0xb554>
  40efb0:	mov	w27, w22
  40efb4:	adrp	x6, 433000 <PC+0x800>
  40efb8:	cmp	w27, w21
  40efbc:	b.lt	40efd4 <clear@@Base+0xb574>  // b.tstop
  40efc0:	b	40f118 <clear@@Base+0xb6b8>
  40efc4:	adrp	x6, 433000 <PC+0x800>
  40efc8:	adrp	x25, 433000 <PC+0x800>
  40efcc:	cmp	w27, w21
  40efd0:	b.ge	40f118 <clear@@Base+0xb6b8>  // b.tcont
  40efd4:	adrp	x8, 433000 <PC+0x800>
  40efd8:	adrp	x9, 433000 <PC+0x800>
  40efdc:	ldr	x8, [x8, #2592]
  40efe0:	ldr	x9, [x9, #2600]
  40efe4:	sxtw	x11, w27
  40efe8:	sxtw	x10, w21
  40efec:	sub	x13, x10, x11
  40eff0:	cmp	x13, #0x20
  40eff4:	sxtw	x12, w26
  40eff8:	b.cc	40f0f4 <clear@@Base+0xb694>  // b.lo, b.ul, b.last
  40effc:	add	x14, x12, x10
  40f000:	sub	x14, x14, x11
  40f004:	add	x15, x8, x12
  40f008:	add	x4, x9, x14
  40f00c:	add	x0, x9, x12
  40f010:	add	x18, x8, x14
  40f014:	cmp	x15, x4
  40f018:	add	x17, x8, x10
  40f01c:	cset	w14, cc  // cc = lo, ul, last
  40f020:	cmp	x0, x18
  40f024:	add	x1, x8, x11
  40f028:	cset	w16, cc  // cc = lo, ul, last
  40f02c:	cmp	x15, x17
  40f030:	add	x3, x9, x10
  40f034:	and	w5, w14, w16
  40f038:	cset	w14, cc  // cc = lo, ul, last
  40f03c:	cmp	x1, x18
  40f040:	add	x2, x9, x11
  40f044:	cset	w16, cc  // cc = lo, ul, last
  40f048:	cmp	x15, x3
  40f04c:	cset	w15, cc  // cc = lo, ul, last
  40f050:	cmp	x2, x18
  40f054:	cset	w18, cc  // cc = lo, ul, last
  40f058:	cmp	x0, x17
  40f05c:	cset	w17, cc  // cc = lo, ul, last
  40f060:	cmp	x1, x4
  40f064:	cset	w1, cc  // cc = lo, ul, last
  40f068:	cmp	x0, x3
  40f06c:	cset	w0, cc  // cc = lo, ul, last
  40f070:	cmp	x2, x4
  40f074:	cset	w2, cc  // cc = lo, ul, last
  40f078:	tbnz	w5, #0, 40f0f4 <clear@@Base+0xb694>
  40f07c:	and	w14, w14, w16
  40f080:	tbnz	w14, #0, 40f0f4 <clear@@Base+0xb694>
  40f084:	and	w14, w15, w18
  40f088:	tbnz	w14, #0, 40f0f4 <clear@@Base+0xb694>
  40f08c:	and	w14, w17, w1
  40f090:	tbnz	w14, #0, 40f0f4 <clear@@Base+0xb694>
  40f094:	and	w14, w0, w2
  40f098:	tbnz	w14, #0, 40f0f4 <clear@@Base+0xb694>
  40f09c:	and	x14, x13, #0xffffffffffffffe0
  40f0a0:	add	x26, x14, x12
  40f0a4:	add	x15, x14, x11
  40f0a8:	add	x16, x8, #0x10
  40f0ac:	mov	x17, x9
  40f0b0:	mov	x18, x14
  40f0b4:	add	x0, x16, x11
  40f0b8:	ldp	q0, q1, [x0, #-16]
  40f0bc:	add	x1, x16, x12
  40f0c0:	add	x0, x17, x11
  40f0c4:	add	x2, x17, x12
  40f0c8:	stp	q0, q1, [x1, #-16]
  40f0cc:	ldp	q0, q1, [x0]
  40f0d0:	subs	x18, x18, #0x20
  40f0d4:	add	x16, x16, #0x20
  40f0d8:	add	x17, x17, #0x20
  40f0dc:	stp	q0, q1, [x2]
  40f0e0:	b.ne	40f0b4 <clear@@Base+0xb654>  // b.any
  40f0e4:	cmp	x13, x14
  40f0e8:	mov	x12, x26
  40f0ec:	mov	x11, x15
  40f0f0:	b.eq	40f118 <clear@@Base+0xb6b8>  // b.none
  40f0f4:	ldrb	w13, [x8, x11]
  40f0f8:	add	x26, x12, #0x1
  40f0fc:	strb	w13, [x8, x12]
  40f100:	ldrb	w13, [x9, x11]
  40f104:	add	x11, x11, #0x1
  40f108:	cmp	x11, x10
  40f10c:	strb	w13, [x9, x12]
  40f110:	mov	x12, x26
  40f114:	b.lt	40f0f4 <clear@@Base+0xb694>  // b.tstop
  40f118:	ldr	w8, [x6, #2612]
  40f11c:	adrp	x9, 433000 <PC+0x800>
  40f120:	ldr	w10, [x9, #2624]
  40f124:	str	w26, [x25, #2608]
  40f128:	sub	w8, w8, w28
  40f12c:	str	w8, [x6, #2612]
  40f130:	add	w8, w10, w28
  40f134:	ldp	x20, x19, [sp, #128]
  40f138:	ldp	x22, x21, [sp, #112]
  40f13c:	ldp	x24, x23, [sp, #96]
  40f140:	ldp	x26, x25, [sp, #80]
  40f144:	ldp	x28, x27, [sp, #64]
  40f148:	ldp	x29, x30, [sp, #48]
  40f14c:	str	w8, [x9, #2624]
  40f150:	add	sp, sp, #0x90
  40f154:	ret
  40f158:	adrp	x25, 433000 <PC+0x800>
  40f15c:	cmp	w27, w21
  40f160:	b.lt	40efd4 <clear@@Base+0xb574>  // b.tstop
  40f164:	b	40f118 <clear@@Base+0xb6b8>
  40f168:	cmp	x0, #0x7f
  40f16c:	b.ls	40f178 <clear@@Base+0xb718>  // b.plast
  40f170:	mov	w0, wzr
  40f174:	ret
  40f178:	stp	x29, x30, [sp, #-16]!
  40f17c:	adrp	x8, 433000 <PC+0x800>
  40f180:	mov	x1, x0
  40f184:	ldr	x0, [x8, #2576]
  40f188:	mov	x29, sp
  40f18c:	bl	401b30 <strchr@plt>
  40f190:	cmp	x0, #0x0
  40f194:	cset	w0, ne  // ne = any
  40f198:	ldp	x29, x30, [sp], #16
  40f19c:	ret
  40f1a0:	stp	x29, x30, [sp, #-32]!
  40f1a4:	cmp	x0, #0x7f
  40f1a8:	str	x19, [sp, #16]
  40f1ac:	mov	x29, sp
  40f1b0:	b.hi	40f1cc <clear@@Base+0xb76c>  // b.pmore
  40f1b4:	adrp	x8, 433000 <PC+0x800>
  40f1b8:	mov	x19, x0
  40f1bc:	ldr	x0, [x8, #2576]
  40f1c0:	mov	w1, w19
  40f1c4:	bl	401b30 <strchr@plt>
  40f1c8:	cbz	x0, 40f1d4 <clear@@Base+0xb774>
  40f1cc:	mov	w0, wzr
  40f1d0:	b	40f1ec <clear@@Base+0xb78c>
  40f1d4:	adrp	x8, 433000 <PC+0x800>
  40f1d8:	ldr	x0, [x8, #2584]
  40f1dc:	mov	w1, w19
  40f1e0:	bl	401b30 <strchr@plt>
  40f1e4:	cmp	x0, #0x0
  40f1e8:	cset	w0, ne  // ne = any
  40f1ec:	ldr	x19, [sp, #16]
  40f1f0:	ldp	x29, x30, [sp], #32
  40f1f4:	ret
  40f1f8:	stp	x29, x30, [sp, #-64]!
  40f1fc:	str	x23, [sp, #16]
  40f200:	stp	x22, x21, [sp, #32]
  40f204:	stp	x20, x19, [sp, #48]
  40f208:	mov	x19, x1
  40f20c:	mov	x20, x0
  40f210:	adrp	x22, 433000 <PC+0x800>
  40f214:	adrp	x23, 433000 <PC+0x800>
  40f218:	mov	x29, sp
  40f21c:	mov	w1, #0x1                   	// #1
  40f220:	mov	x0, x20
  40f224:	mov	x2, x19
  40f228:	bl	405c4c <clear@@Base+0x21ec>
  40f22c:	cmp	x0, #0x7f
  40f230:	b.hi	40f264 <clear@@Base+0xb804>  // b.pmore
  40f234:	ldr	x8, [x20]
  40f238:	cmp	x8, x19
  40f23c:	b.cs	40f264 <clear@@Base+0xb804>  // b.hs, b.nlast
  40f240:	mov	x21, x0
  40f244:	ldr	x0, [x22, #2576]
  40f248:	mov	w1, w21
  40f24c:	bl	401b30 <strchr@plt>
  40f250:	cbnz	x0, 40f264 <clear@@Base+0xb804>
  40f254:	ldr	x0, [x23, #2584]
  40f258:	mov	w1, w21
  40f25c:	bl	401b30 <strchr@plt>
  40f260:	cbnz	x0, 40f21c <clear@@Base+0xb7bc>
  40f264:	ldp	x20, x19, [sp, #48]
  40f268:	ldp	x22, x21, [sp, #32]
  40f26c:	ldr	x23, [sp, #16]
  40f270:	ldp	x29, x30, [sp], #64
  40f274:	ret
  40f278:	stp	x29, x30, [sp, #-96]!
  40f27c:	stp	x22, x21, [sp, #64]
  40f280:	adrp	x21, 433000 <PC+0x800>
  40f284:	ldrb	w9, [x21, #2648]
  40f288:	mov	w8, #0xd                   	// #13
  40f28c:	stp	x20, x19, [sp, #80]
  40f290:	mov	x19, x1
  40f294:	cmp	w9, #0x0
  40f298:	csel	x8, x8, xzr, ne  // ne = any
  40f29c:	cmp	w9, #0x1
  40f2a0:	mov	w20, w0
  40f2a4:	str	x27, [sp, #16]
  40f2a8:	stp	x26, x25, [sp, #32]
  40f2ac:	stp	x24, x23, [sp, #48]
  40f2b0:	mov	x29, sp
  40f2b4:	b.ne	40f2f8 <clear@@Base+0xb898>  // b.any
  40f2b8:	and	w10, w20, #0xff
  40f2bc:	cmp	w10, #0xd
  40f2c0:	cset	w10, eq  // eq = none
  40f2c4:	and	w9, w10, w9
  40f2c8:	tbz	w9, #0, 40f2d4 <clear@@Base+0xb874>
  40f2cc:	mov	w0, wzr
  40f2d0:	b	40f520 <clear@@Base+0xbac0>
  40f2d4:	adrp	x9, 433000 <PC+0x800>
  40f2d8:	ldr	x2, [x9, #2656]
  40f2dc:	mov	x0, x8
  40f2e0:	mov	x1, xzr
  40f2e4:	bl	40f644 <clear@@Base+0xbbe4>
  40f2e8:	cbz	w0, 40f2f4 <clear@@Base+0xb894>
  40f2ec:	mov	w0, #0x1                   	// #1
  40f2f0:	b	40f520 <clear@@Base+0xbac0>
  40f2f4:	strb	wzr, [x21, #2648]
  40f2f8:	and	w24, w20, #0xff
  40f2fc:	cmp	w24, #0xd
  40f300:	b.ne	40f388 <clear@@Base+0xb928>  // b.any
  40f304:	adrp	x8, 437000 <PC+0x4800>
  40f308:	ldr	w8, [x8, #540]
  40f30c:	cbnz	w8, 40f388 <clear@@Base+0xb928>
  40f310:	adrp	x22, 433000 <PC+0x800>
  40f314:	ldr	w8, [x22, #2636]
  40f318:	cmp	w8, #0x1
  40f31c:	b.lt	40f370 <clear@@Base+0xb910>  // b.tstop
  40f320:	adrp	x23, 433000 <PC+0x800>
  40f324:	ldr	w8, [x23, #2672]
  40f328:	cmp	w8, #0x1
  40f32c:	b.lt	40f364 <clear@@Base+0xb904>  // b.tstop
  40f330:	adrp	x8, 433000 <PC+0x800>
  40f334:	ldr	x20, [x8, #2664]
  40f338:	adrp	x25, 433000 <PC+0x800>
  40f33c:	mov	x24, xzr
  40f340:	add	x25, x25, #0xa74
  40f344:	ldrb	w0, [x25, x24]
  40f348:	mov	x1, x20
  40f34c:	bl	410444 <clear@@Base+0xc9e4>
  40f350:	cbnz	w0, 40f410 <clear@@Base+0xb9b0>
  40f354:	ldrsw	x8, [x23, #2672]
  40f358:	add	x24, x24, #0x1
  40f35c:	cmp	x24, x8
  40f360:	b.lt	40f344 <clear@@Base+0xb8e4>  // b.tstop
  40f364:	mov	w8, #0x1                   	// #1
  40f368:	str	w8, [x23, #2672]
  40f36c:	str	wzr, [x22, #2636]
  40f370:	mov	w8, #0x1                   	// #1
  40f374:	adrp	x9, 433000 <PC+0x800>
  40f378:	mov	w0, wzr
  40f37c:	strb	w8, [x21, #2648]
  40f380:	str	x19, [x9, #2656]
  40f384:	b	40f520 <clear@@Base+0xbac0>
  40f388:	adrp	x22, 432000 <winch@@Base+0x1a2ac>
  40f38c:	ldr	w8, [x22, #3496]
  40f390:	cbz	w8, 40f498 <clear@@Base+0xba38>
  40f394:	adrp	x23, 433000 <PC+0x800>
  40f398:	ldr	w8, [x23, #2636]
  40f39c:	cbz	w8, 40f480 <clear@@Base+0xba20>
  40f3a0:	and	w9, w24, #0xc0
  40f3a4:	cmp	w9, #0x80
  40f3a8:	b.ne	40f430 <clear@@Base+0xb9d0>  // b.any
  40f3ac:	adrp	x24, 433000 <PC+0x800>
  40f3b0:	ldrsw	x9, [x24, #2672]
  40f3b4:	adrp	x10, 433000 <PC+0x800>
  40f3b8:	add	x10, x10, #0xa74
  40f3bc:	add	w1, w9, #0x1
  40f3c0:	cmp	w1, w8
  40f3c4:	str	w1, [x24, #2672]
  40f3c8:	strb	w20, [x10, x9]
  40f3cc:	b.lt	40f2cc <clear@@Base+0xb86c>  // b.tstop
  40f3d0:	adrp	x19, 433000 <PC+0x800>
  40f3d4:	add	x19, x19, #0xa74
  40f3d8:	mov	x0, x19
  40f3dc:	bl	4059e8 <clear@@Base+0x1f88>
  40f3e0:	cbz	w0, 40f5ac <clear@@Base+0xbb4c>
  40f3e4:	adrp	x19, 433000 <PC+0x800>
  40f3e8:	add	x19, x19, #0xa74
  40f3ec:	mov	x0, x19
  40f3f0:	bl	405b28 <clear@@Base+0x20c8>
  40f3f4:	adrp	x8, 433000 <PC+0x800>
  40f3f8:	ldr	x2, [x8, #2664]
  40f3fc:	mov	x1, x19
  40f400:	bl	40f644 <clear@@Base+0xbbe4>
  40f404:	mov	w21, w0
  40f408:	str	wzr, [x23, #2636]
  40f40c:	b	40f4ac <clear@@Base+0xba4c>
  40f410:	ldr	w8, [x23, #2672]
  40f414:	str	wzr, [x22, #2636]
  40f418:	sub	x9, x8, x24
  40f41c:	cmp	w8, w24
  40f420:	add	x0, x9, #0x1
  40f424:	str	w0, [x23, #2672]
  40f428:	b.eq	40f370 <clear@@Base+0xb910>  // b.none
  40f42c:	b	40f520 <clear@@Base+0xbac0>
  40f430:	adrp	x25, 433000 <PC+0x800>
  40f434:	ldr	w8, [x25, #2672]
  40f438:	cmp	w8, #0x1
  40f43c:	b.lt	40f474 <clear@@Base+0xba14>  // b.tstop
  40f440:	adrp	x8, 433000 <PC+0x800>
  40f444:	ldr	x21, [x8, #2664]
  40f448:	adrp	x27, 433000 <PC+0x800>
  40f44c:	mov	x26, xzr
  40f450:	add	x27, x27, #0xa74
  40f454:	ldrb	w0, [x27, x26]
  40f458:	mov	x1, x21
  40f45c:	bl	410444 <clear@@Base+0xc9e4>
  40f460:	cbnz	w0, 40f58c <clear@@Base+0xbb2c>
  40f464:	ldrsw	x8, [x25, #2672]
  40f468:	add	x26, x26, #0x1
  40f46c:	cmp	x26, x8
  40f470:	b.lt	40f454 <clear@@Base+0xb9f4>  // b.tstop
  40f474:	mov	w8, #0x1                   	// #1
  40f478:	str	w8, [x25, #2672]
  40f47c:	str	wzr, [x23, #2636]
  40f480:	adrp	x21, 433000 <PC+0x800>
  40f484:	mov	w8, #0x1                   	// #1
  40f488:	adrp	x9, 433000 <PC+0x800>
  40f48c:	str	w8, [x21, #2672]
  40f490:	strb	w20, [x9, #2676]
  40f494:	tbnz	w24, #7, 40f53c <clear@@Base+0xbadc>
  40f498:	and	x0, x20, #0xff
  40f49c:	mov	x1, xzr
  40f4a0:	mov	x2, x19
  40f4a4:	bl	40f644 <clear@@Base+0xbbe4>
  40f4a8:	mov	w21, w0
  40f4ac:	adrp	x8, 433000 <PC+0x800>
  40f4b0:	adrp	x9, 437000 <PC+0x4800>
  40f4b4:	ldr	w8, [x8, #2624]
  40f4b8:	ldr	w10, [x9, #432]
  40f4bc:	cmp	w8, w10
  40f4c0:	b.ge	40f504 <clear@@Base+0xbaa4>  // b.tcont
  40f4c4:	adrp	x10, 437000 <PC+0x4800>
  40f4c8:	ldr	w10, [x10, #340]
  40f4cc:	adrp	x11, 433000 <PC+0x800>
  40f4d0:	ldr	w11, [x11, #2612]
  40f4d4:	cmp	w10, #0x0
  40f4d8:	cinc	w10, w10, lt  // lt = tstop
  40f4dc:	cmp	w11, w10, asr #1
  40f4e0:	b.le	40f504 <clear@@Base+0xbaa4>
  40f4e4:	adrp	x10, 433000 <PC+0x800>
  40f4e8:	adrp	x11, 433000 <PC+0x800>
  40f4ec:	ldr	x10, [x10, #2592]
  40f4f0:	ldrsw	x11, [x11, #2608]
  40f4f4:	strb	wzr, [x10, x11]
  40f4f8:	ldr	w9, [x9, #432]
  40f4fc:	sub	w0, w9, w8
  40f500:	bl	40ea84 <clear@@Base+0xb024>
  40f504:	ldr	w8, [x22, #3496]
  40f508:	adrp	x9, 433000 <PC+0x800>
  40f50c:	ldr	w9, [x9, #2672]
  40f510:	cmp	w8, #0x0
  40f514:	csinc	w8, w9, wzr, ne  // ne = any
  40f518:	cmp	w21, #0x0
  40f51c:	csel	w0, wzr, w8, eq  // eq = none
  40f520:	ldp	x20, x19, [sp, #80]
  40f524:	ldp	x22, x21, [sp, #64]
  40f528:	ldp	x24, x23, [sp, #48]
  40f52c:	ldp	x26, x25, [sp, #32]
  40f530:	ldr	x27, [sp, #16]
  40f534:	ldp	x29, x30, [sp], #96
  40f538:	ret
  40f53c:	mvn	w8, w24
  40f540:	tst	w8, #0xc0
  40f544:	b.ne	40f574 <clear@@Base+0xbb14>  // b.any
  40f548:	and	w8, w24, #0xfe
  40f54c:	cmp	w8, #0xfe
  40f550:	b.eq	40f574 <clear@@Base+0xbb14>  // b.none
  40f554:	mov	w0, w20
  40f558:	bl	405974 <clear@@Base+0x1f14>
  40f55c:	mov	w8, w0
  40f560:	str	w8, [x23, #2636]
  40f564:	adrp	x8, 433000 <PC+0x800>
  40f568:	mov	w0, wzr
  40f56c:	str	x19, [x8, #2664]
  40f570:	b	40f520 <clear@@Base+0xbac0>
  40f574:	and	x0, x20, #0xff
  40f578:	mov	x1, x19
  40f57c:	bl	410444 <clear@@Base+0xc9e4>
  40f580:	cbz	w0, 40f5ec <clear@@Base+0xbb8c>
  40f584:	mov	w8, wzr
  40f588:	b	40f61c <clear@@Base+0xbbbc>
  40f58c:	ldr	w8, [x25, #2672]
  40f590:	str	wzr, [x23, #2636]
  40f594:	sub	x21, x8, x26
  40f598:	cmp	w8, w26
  40f59c:	add	w8, w21, #0x1
  40f5a0:	str	w8, [x25, #2672]
  40f5a4:	b.eq	40f480 <clear@@Base+0xba20>  // b.none
  40f5a8:	b	40f4ac <clear@@Base+0xba4c>
  40f5ac:	ldr	w8, [x24, #2672]
  40f5b0:	cmp	w8, #0x1
  40f5b4:	b.lt	40f5e4 <clear@@Base+0xbb84>  // b.tstop
  40f5b8:	adrp	x8, 433000 <PC+0x800>
  40f5bc:	ldr	x20, [x8, #2664]
  40f5c0:	mov	x21, xzr
  40f5c4:	ldrb	w0, [x19, x21]
  40f5c8:	mov	x1, x20
  40f5cc:	bl	410444 <clear@@Base+0xc9e4>
  40f5d0:	cbnz	w0, 40f630 <clear@@Base+0xbbd0>
  40f5d4:	ldrsw	x8, [x24, #2672]
  40f5d8:	add	x21, x21, #0x1
  40f5dc:	cmp	x21, x8
  40f5e0:	b.lt	40f5c4 <clear@@Base+0xbb64>  // b.tstop
  40f5e4:	mov	w21, wzr
  40f5e8:	b	40f638 <clear@@Base+0xbbd8>
  40f5ec:	adrp	x23, 433000 <PC+0x800>
  40f5f0:	mov	w20, #0x1                   	// #1
  40f5f4:	add	x23, x23, #0xa74
  40f5f8:	ldrsw	x8, [x21, #2672]
  40f5fc:	cmp	x20, x8
  40f600:	b.ge	40f628 <clear@@Base+0xbbc8>  // b.tcont
  40f604:	ldrb	w0, [x23, x20]
  40f608:	mov	x1, x19
  40f60c:	bl	410444 <clear@@Base+0xc9e4>
  40f610:	add	x20, x20, #0x1
  40f614:	cbz	w0, 40f5f8 <clear@@Base+0xbb98>
  40f618:	sub	w8, w20, #0x1
  40f61c:	ldr	w9, [x21, #2672]
  40f620:	sub	w21, w9, w8
  40f624:	b	40f4ac <clear@@Base+0xba4c>
  40f628:	mov	w21, wzr
  40f62c:	b	40f4ac <clear@@Base+0xba4c>
  40f630:	ldr	w8, [x24, #2672]
  40f634:	sub	w21, w8, w21
  40f638:	str	w21, [x24, #2672]
  40f63c:	str	wzr, [x23, #2636]
  40f640:	b	40f4ac <clear@@Base+0xba4c>
  40f644:	stp	x29, x30, [sp, #-80]!
  40f648:	stp	x20, x19, [sp, #64]
  40f64c:	mov	x19, x2
  40f650:	cmp	x0, #0x8
  40f654:	mov	x20, x1
  40f658:	str	x25, [sp, #16]
  40f65c:	stp	x24, x23, [sp, #32]
  40f660:	stp	x22, x21, [sp, #48]
  40f664:	mov	x29, sp
  40f668:	b.ne	40f684 <clear@@Base+0xbc24>  // b.any
  40f66c:	adrp	x8, 437000 <PC+0x4800>
  40f670:	ldr	w8, [x8, #540]
  40f674:	cmp	w8, #0x2
  40f678:	b.ne	40f6d0 <clear@@Base+0xbc70>  // b.any
  40f67c:	mov	w22, #0x8                   	// #8
  40f680:	b	40fa6c <clear@@Base+0xc00c>
  40f684:	adrp	x24, 433000 <PC+0x800>
  40f688:	ldr	w8, [x24, #2628]
  40f68c:	mov	x22, x0
  40f690:	adrp	x23, 432000 <winch@@Base+0x1a2ac>
  40f694:	cmp	w8, #0x1
  40f698:	b.lt	40f718 <clear@@Base+0xbcb8>  // b.tstop
  40f69c:	ldr	w9, [x23, #3496]
  40f6a0:	adrp	x21, 433000 <PC+0x800>
  40f6a4:	adrp	x25, 433000 <PC+0x800>
  40f6a8:	ldr	x10, [x21, #2592]
  40f6ac:	ldrsw	x8, [x25, #2608]
  40f6b0:	cmp	w9, #0x0
  40f6b4:	csetm	w11, ne  // ne = any
  40f6b8:	str	w11, [x24, #2628]
  40f6bc:	add	x0, x10, x8
  40f6c0:	cbz	w9, 40f7ac <clear@@Base+0xbd4c>
  40f6c4:	bl	405b28 <clear@@Base+0x20c8>
  40f6c8:	ldrsw	x8, [x25, #2608]
  40f6cc:	b	40f7b0 <clear@@Base+0xbd50>
  40f6d0:	adrp	x21, 433000 <PC+0x800>
  40f6d4:	adrp	x22, 433000 <PC+0x800>
  40f6d8:	ldrsw	x9, [x21, #2608]
  40f6dc:	ldr	w10, [x22, #2652]
  40f6e0:	cmp	w9, w10
  40f6e4:	b.le	40f710 <clear@@Base+0xbcb0>
  40f6e8:	adrp	x23, 433000 <PC+0x800>
  40f6ec:	ldr	w11, [x23, #2612]
  40f6f0:	cmp	w11, w10
  40f6f4:	b.le	40f710 <clear@@Base+0xbcb0>
  40f6f8:	adrp	x24, 433000 <PC+0x800>
  40f6fc:	ldr	x11, [x24, #2600]
  40f700:	add	x11, x9, x11
  40f704:	ldurb	w11, [x11, #-1]
  40f708:	tst	w11, #0x30
  40f70c:	b.eq	40f968 <clear@@Base+0xbf08>  // b.none
  40f710:	mov	w0, #0x8                   	// #8
  40f714:	b	40faa0 <clear@@Base+0xc040>
  40f718:	tbnz	w8, #31, 40f84c <clear@@Base+0xbdec>
  40f71c:	mov	w21, wzr
  40f720:	cmp	x22, #0x9
  40f724:	b.ne	40f834 <clear@@Base+0xbdd4>  // b.any
  40f728:	adrp	x8, 437000 <PC+0x4800>
  40f72c:	ldr	w8, [x8, #540]
  40f730:	cmp	w8, #0x2
  40f734:	b.cs	40f804 <clear@@Base+0xbda4>  // b.hs, b.nlast
  40f738:	adrp	x11, 431000 <winch@@Base+0x192ac>
  40f73c:	ldr	w12, [x11, #2112]
  40f740:	adrp	x8, 433000 <PC+0x800>
  40f744:	adrp	x9, 433000 <PC+0x800>
  40f748:	adrp	x10, 433000 <PC+0x800>
  40f74c:	ldr	w22, [x8, #2612]
  40f750:	ldr	w8, [x9, #2624]
  40f754:	adrp	x9, 433000 <PC+0x800>
  40f758:	ldr	w13, [x10, #2652]
  40f75c:	sub	w10, w12, #0x1
  40f760:	add	x9, x9, #0x80c
  40f764:	ldr	w11, [x9, w10, sxtw #2]
  40f768:	add	w8, w8, w22
  40f76c:	subs	w10, w12, #0x2
  40f770:	sub	w8, w8, w13
  40f774:	b.lt	40f890 <clear@@Base+0xbe30>  // b.tstop
  40f778:	cmp	w8, w11
  40f77c:	b.ge	40f890 <clear@@Base+0xbe30>  // b.tcont
  40f780:	ldr	w11, [x9, w10, uxtw #2]
  40f784:	cmp	w8, w11
  40f788:	b.ge	40f79c <clear@@Base+0xbd3c>  // b.tcont
  40f78c:	cmp	w10, #0x0
  40f790:	sub	w10, w10, #0x1
  40f794:	b.gt	40f780 <clear@@Base+0xbd20>
  40f798:	mov	w10, #0xffffffff            	// #-1
  40f79c:	add	x9, x9, w10, sxtw #2
  40f7a0:	ldr	w9, [x9, #4]
  40f7a4:	sub	w23, w9, w8
  40f7a8:	b	40f8ac <clear@@Base+0xbe4c>
  40f7ac:	ldrb	w0, [x0]
  40f7b0:	adrp	x9, 433000 <PC+0x800>
  40f7b4:	ldr	x9, [x9, #2600]
  40f7b8:	cmp	x0, x22
  40f7bc:	ldrb	w9, [x9, x8]
  40f7c0:	b.ne	40f7e0 <clear@@Base+0xbd80>  // b.any
  40f7c4:	cmp	x22, #0x5f
  40f7c8:	b.ne	40f810 <clear@@Base+0xbdb0>  // b.any
  40f7cc:	tst	w9, #0x3
  40f7d0:	b.eq	40f984 <clear@@Base+0xbf24>  // b.none
  40f7d4:	orr	w21, w9, #0x3
  40f7d8:	mov	w22, #0x5f                  	// #95
  40f7dc:	b	40fa60 <clear@@Base+0xc000>
  40f7e0:	cmp	x22, #0x5f
  40f7e4:	b.ne	40f820 <clear@@Base+0xbdc0>  // b.any
  40f7e8:	ldr	x10, [x21, #2592]
  40f7ec:	orr	w21, w9, #0x1
  40f7f0:	mov	x22, x0
  40f7f4:	add	x20, x10, x8
  40f7f8:	cmp	x22, #0x9
  40f7fc:	b.eq	40f728 <clear@@Base+0xbcc8>  // b.none
  40f800:	b	40f834 <clear@@Base+0xbdd4>
  40f804:	b.ne	40fbf0 <clear@@Base+0xc190>  // b.any
  40f808:	mov	w22, #0x9                   	// #9
  40f80c:	b	40fa6c <clear@@Base+0xc00c>
  40f810:	orr	w21, w9, #0x2
  40f814:	cmp	x22, #0x9
  40f818:	b.eq	40f728 <clear@@Base+0xbcc8>  // b.none
  40f81c:	b	40f834 <clear@@Base+0xbdd4>
  40f820:	cmp	x0, #0x5f
  40f824:	cset	w8, eq  // eq = none
  40f828:	orr	w21, w9, w8
  40f82c:	cmp	x22, #0x9
  40f830:	b.eq	40f728 <clear@@Base+0xbcc8>  // b.none
  40f834:	cmp	x22, #0x80
  40f838:	b.cc	40fa60 <clear@@Base+0xc000>  // b.lo, b.ul, b.last
  40f83c:	ldr	w8, [x23, #3496]
  40f840:	cbz	w8, 40fa60 <clear@@Base+0xc000>
  40f844:	cbnz	w8, 40fab8 <clear@@Base+0xc058>
  40f848:	b	40fbb0 <clear@@Base+0xc150>
  40f84c:	mov	x0, x22
  40f850:	bl	405d78 <clear@@Base+0x2318>
  40f854:	cbnz	w0, 40f87c <clear@@Base+0xbe1c>
  40f858:	adrp	x8, 433000 <PC+0x800>
  40f85c:	adrp	x9, 433000 <PC+0x800>
  40f860:	ldr	x8, [x8, #2592]
  40f864:	ldrsw	x9, [x9, #2608]
  40f868:	add	x0, x8, x9
  40f86c:	bl	405b28 <clear@@Base+0x20c8>
  40f870:	mov	x1, x22
  40f874:	bl	405f08 <clear@@Base+0x24a8>
  40f878:	cbz	w0, 40fbd0 <clear@@Base+0xc170>
  40f87c:	adrp	x8, 433000 <PC+0x800>
  40f880:	ldr	w21, [x8, #2632]
  40f884:	cmp	x22, #0x9
  40f888:	b.ne	40f834 <clear@@Base+0xbdd4>  // b.any
  40f88c:	b	40f728 <clear@@Base+0xbcc8>
  40f890:	adrp	x9, 431000 <winch@@Base+0x192ac>
  40f894:	ldr	w9, [x9, #2116]
  40f898:	sub	w8, w8, w11
  40f89c:	sdiv	w10, w8, w9
  40f8a0:	neg	w8, w8
  40f8a4:	madd	w8, w10, w9, w8
  40f8a8:	add	w23, w9, w8
  40f8ac:	mov	w0, #0x20                  	// #32
  40f8b0:	mov	w1, w21
  40f8b4:	mov	x2, xzr
  40f8b8:	bl	410550 <clear@@Base+0xcaf0>
  40f8bc:	mov	w20, w0
  40f8c0:	mov	w0, w21
  40f8c4:	bl	403cec <clear@@Base+0x28c>
  40f8c8:	adrp	x9, 437000 <PC+0x4800>
  40f8cc:	ldr	w9, [x9, #368]
  40f8d0:	adrp	x11, 437000 <PC+0x4800>
  40f8d4:	ldr	w11, [x11, #332]
  40f8d8:	sbfx	w8, w0, #0, #1
  40f8dc:	and	w8, w8, w9
  40f8e0:	adrp	x9, 437000 <PC+0x4800>
  40f8e4:	lsl	w10, w0, #30
  40f8e8:	ldr	w9, [x9, #336]
  40f8ec:	and	w10, w11, w10, asr #31
  40f8f0:	adrp	x11, 437000 <PC+0x4800>
  40f8f4:	add	w12, w22, w23
  40f8f8:	ldr	w11, [x11, #344]
  40f8fc:	add	w12, w12, w20
  40f900:	lsl	w13, w0, #29
  40f904:	and	w9, w9, w13, asr #31
  40f908:	adrp	x13, 437000 <PC+0x4800>
  40f90c:	add	w10, w12, w10
  40f910:	lsl	w14, w0, #28
  40f914:	add	w8, w10, w8
  40f918:	ldr	w10, [x13, #340]
  40f91c:	and	w11, w11, w14, asr #31
  40f920:	add	w8, w8, w9
  40f924:	add	w8, w8, w11
  40f928:	sub	w8, w8, #0x1
  40f92c:	cmp	w8, w10
  40f930:	b.gt	40fbc8 <clear@@Base+0xc168>
  40f934:	adrp	x20, 419000 <winch@@Base+0x12ac>
  40f938:	add	w22, w23, #0x1
  40f93c:	add	x20, x20, #0x9b8
  40f940:	mov	w0, #0x20                  	// #32
  40f944:	mov	w1, w21
  40f948:	mov	x2, x20
  40f94c:	mov	x3, x19
  40f950:	bl	410718 <clear@@Base+0xccb8>
  40f954:	cbnz	w0, 40fbc8 <clear@@Base+0xc168>
  40f958:	sub	w22, w22, #0x1
  40f95c:	cmp	w22, #0x1
  40f960:	b.gt	40f940 <clear@@Base+0xbee0>
  40f964:	b	40fbf0 <clear@@Base+0xc190>
  40f968:	cbz	w8, 40f99c <clear@@Base+0xbf3c>
  40f96c:	cmp	w8, #0x1
  40f970:	b.ne	40fbf0 <clear@@Base+0xc190>  // b.any
  40f974:	mov	w0, #0x8                   	// #8
  40f978:	mov	w1, wzr
  40f97c:	mov	x2, xzr
  40f980:	b	40fbbc <clear@@Base+0xc15c>
  40f984:	adrp	x8, 433000 <PC+0x800>
  40f988:	ldr	w8, [x8, #2632]
  40f98c:	cbz	w8, 40fa58 <clear@@Base+0xbff8>
  40f990:	orr	w21, w8, w9
  40f994:	mov	w22, #0x5f                  	// #95
  40f998:	b	40fa60 <clear@@Base+0xc000>
  40f99c:	adrp	x25, 433000 <PC+0x800>
  40f9a0:	ldr	x8, [x25, #2592]
  40f9a4:	sxtw	x10, w10
  40f9a8:	add	x0, x29, #0x18
  40f9ac:	mov	w1, #0xffffffff            	// #-1
  40f9b0:	add	x9, x8, x9
  40f9b4:	add	x2, x8, x10
  40f9b8:	str	x9, [x29, #24]
  40f9bc:	bl	405c4c <clear@@Base+0x21ec>
  40f9c0:	ldr	w8, [x23, #2612]
  40f9c4:	mov	x19, x0
  40f9c8:	ldrsw	x11, [x21, #2608]
  40f9cc:	ldr	w9, [x22, #2652]
  40f9d0:	mov	w10, wzr
  40f9d4:	cmp	w11, w9
  40f9d8:	b.le	40fbe8 <clear@@Base+0xc188>
  40f9dc:	cmp	w8, w9
  40f9e0:	b.le	40fbe8 <clear@@Base+0xc188>
  40f9e4:	ldr	x8, [x24, #2600]
  40f9e8:	add	x8, x11, x8
  40f9ec:	ldurb	w8, [x8, #-1]
  40f9f0:	tst	w8, #0x30
  40f9f4:	b.ne	40fbe4 <clear@@Base+0xc184>  // b.any
  40f9f8:	ldr	w8, [x29, #24]
  40f9fc:	ldr	x10, [x25, #2592]
  40fa00:	sxtw	x9, w9
  40fa04:	add	x0, x29, #0x18
  40fa08:	mov	w1, #0xffffffff            	// #-1
  40fa0c:	sub	w8, w8, w10
  40fa10:	add	x2, x10, x9
  40fa14:	str	w8, [x21, #2608]
  40fa18:	bl	405c4c <clear@@Base+0x21ec>
  40fa1c:	ldr	x8, [x24, #2600]
  40fa20:	ldrsw	x9, [x21, #2608]
  40fa24:	mov	x20, x0
  40fa28:	mov	x0, x19
  40fa2c:	mov	x2, x20
  40fa30:	ldrb	w1, [x8, x9]
  40fa34:	bl	410550 <clear@@Base+0xcaf0>
  40fa38:	ldr	w8, [x23, #2612]
  40fa3c:	cmp	w0, #0x1
  40fa40:	mov	x19, x20
  40fa44:	sub	w8, w8, w0
  40fa48:	str	w8, [x23, #2612]
  40fa4c:	b.lt	40f9c8 <clear@@Base+0xbf68>  // b.tstop
  40fa50:	mov	w10, #0x1                   	// #1
  40fa54:	b	40fbe8 <clear@@Base+0xc188>
  40fa58:	orr	w21, w9, #0x2
  40fa5c:	mov	w22, #0x5f                  	// #95
  40fa60:	and	x0, x22, #0xff
  40fa64:	bl	4055a8 <clear@@Base+0x1b48>
  40fa68:	cbz	w0, 40fab0 <clear@@Base+0xc050>
  40fa6c:	adrp	x8, 437000 <PC+0x4800>
  40fa70:	ldr	w8, [x8, #544]
  40fa74:	cmp	w8, #0x1
  40fa78:	b.eq	40fa90 <clear@@Base+0xc030>  // b.none
  40fa7c:	cmp	w8, #0x2
  40fa80:	b.ne	40fa9c <clear@@Base+0xc03c>  // b.any
  40fa84:	orr	x8, x22, #0x80
  40fa88:	cmp	x8, #0x9b
  40fa8c:	b.ne	40fa9c <clear@@Base+0xc03c>  // b.any
  40fa90:	mov	x0, x22
  40fa94:	mov	w1, wzr
  40fa98:	b	40fbb8 <clear@@Base+0xc158>
  40fa9c:	and	x0, x22, #0xff
  40faa0:	mov	x1, x19
  40faa4:	bl	410444 <clear@@Base+0xc9e4>
  40faa8:	cbnz	w0, 40fbc8 <clear@@Base+0xc168>
  40faac:	b	40fbf0 <clear@@Base+0xc190>
  40fab0:	ldr	w8, [x23, #3496]
  40fab4:	cbz	w8, 40fbb0 <clear@@Base+0xc150>
  40fab8:	adrp	x8, 437000 <PC+0x4800>
  40fabc:	ldr	w8, [x8, #544]
  40fac0:	cmp	w8, #0x1
  40fac4:	b.eq	40fbb0 <clear@@Base+0xc150>  // b.none
  40fac8:	mov	x0, x22
  40facc:	bl	40549c <clear@@Base+0x1a3c>
  40fad0:	cbz	w0, 40fbb0 <clear@@Base+0xc150>
  40fad4:	mov	x0, x22
  40fad8:	bl	40567c <clear@@Base+0x1c1c>
  40fadc:	adrp	x8, 433000 <PC+0x800>
  40fae0:	ldr	w23, [x8, #2612]
  40fae4:	mov	x20, x0
  40fae8:	bl	401830 <strlen@plt>
  40faec:	adrp	x22, 42f000 <winch@@Base+0x172ac>
  40faf0:	ldr	w1, [x22, #1840]
  40faf4:	mov	x21, x0
  40faf8:	mov	w0, #0x20                  	// #32
  40fafc:	mov	x2, xzr
  40fb00:	bl	410550 <clear@@Base+0xcaf0>
  40fb04:	ldr	w8, [x22, #1840]
  40fb08:	mov	w22, w0
  40fb0c:	mov	w0, w8
  40fb10:	bl	403cec <clear@@Base+0x28c>
  40fb14:	adrp	x9, 437000 <PC+0x4800>
  40fb18:	ldr	w9, [x9, #368]
  40fb1c:	adrp	x11, 437000 <PC+0x4800>
  40fb20:	ldr	w11, [x11, #332]
  40fb24:	sbfx	w8, w0, #0, #1
  40fb28:	adrp	x14, 437000 <PC+0x4800>
  40fb2c:	and	w8, w8, w9
  40fb30:	adrp	x9, 437000 <PC+0x4800>
  40fb34:	ldr	w14, [x14, #336]
  40fb38:	lsl	w10, w0, #30
  40fb3c:	add	w12, w23, w21
  40fb40:	ldr	w9, [x9, #344]
  40fb44:	add	w12, w12, w22
  40fb48:	and	w10, w11, w10, asr #31
  40fb4c:	lsl	w13, w0, #29
  40fb50:	adrp	x11, 437000 <PC+0x4800>
  40fb54:	add	w10, w12, w10
  40fb58:	lsl	w15, w0, #28
  40fb5c:	and	w13, w14, w13, asr #31
  40fb60:	add	w8, w10, w8
  40fb64:	ldr	w10, [x11, #340]
  40fb68:	and	w9, w9, w15, asr #31
  40fb6c:	add	w8, w8, w13
  40fb70:	add	w8, w8, w9
  40fb74:	sub	w8, w8, #0x1
  40fb78:	cmp	w8, w10
  40fb7c:	b.gt	40fbc8 <clear@@Base+0xc168>
  40fb80:	ldrb	w8, [x20]
  40fb84:	cbz	w8, 40fbf0 <clear@@Base+0xc190>
  40fb88:	add	x20, x20, #0x1
  40fb8c:	and	x0, x8, #0xff
  40fb90:	mov	w1, #0x20                  	// #32
  40fb94:	mov	x2, xzr
  40fb98:	mov	x3, x19
  40fb9c:	bl	410718 <clear@@Base+0xccb8>
  40fba0:	cbnz	w0, 40fbc8 <clear@@Base+0xc168>
  40fba4:	ldrb	w8, [x20], #1
  40fba8:	cbnz	w8, 40fb8c <clear@@Base+0xc12c>
  40fbac:	b	40fbf0 <clear@@Base+0xc190>
  40fbb0:	mov	x0, x22
  40fbb4:	mov	w1, w21
  40fbb8:	mov	x2, x20
  40fbbc:	mov	x3, x19
  40fbc0:	bl	410718 <clear@@Base+0xccb8>
  40fbc4:	cbz	w0, 40fbf0 <clear@@Base+0xc190>
  40fbc8:	mov	w0, #0x1                   	// #1
  40fbcc:	b	40fbf4 <clear@@Base+0xc194>
  40fbd0:	mov	w21, wzr
  40fbd4:	str	wzr, [x24, #2628]
  40fbd8:	cmp	x22, #0x9
  40fbdc:	b.eq	40f728 <clear@@Base+0xbcc8>  // b.none
  40fbe0:	b	40f834 <clear@@Base+0xbdd4>
  40fbe4:	mov	w10, wzr
  40fbe8:	adrp	x8, 433000 <PC+0x800>
  40fbec:	str	w10, [x8, #2628]
  40fbf0:	mov	w0, wzr
  40fbf4:	ldp	x20, x19, [sp, #64]
  40fbf8:	ldp	x22, x21, [sp, #48]
  40fbfc:	ldp	x24, x23, [sp, #32]
  40fc00:	ldr	x25, [sp, #16]
  40fc04:	ldp	x29, x30, [sp], #80
  40fc08:	ret
  40fc0c:	stp	x29, x30, [sp, #-64]!
  40fc10:	stp	x20, x19, [sp, #48]
  40fc14:	adrp	x20, 433000 <PC+0x800>
  40fc18:	ldr	w8, [x20, #2636]
  40fc1c:	str	x23, [sp, #16]
  40fc20:	stp	x22, x21, [sp, #32]
  40fc24:	mov	x29, sp
  40fc28:	cmp	w8, #0x1
  40fc2c:	b.lt	40fc7c <clear@@Base+0xc21c>  // b.tstop
  40fc30:	adrp	x21, 433000 <PC+0x800>
  40fc34:	ldr	w8, [x21, #2672]
  40fc38:	cmp	w8, #0x1
  40fc3c:	b.lt	40fc74 <clear@@Base+0xc214>  // b.tstop
  40fc40:	adrp	x8, 433000 <PC+0x800>
  40fc44:	ldr	x19, [x8, #2664]
  40fc48:	adrp	x23, 433000 <PC+0x800>
  40fc4c:	mov	x22, xzr
  40fc50:	add	x23, x23, #0xa74
  40fc54:	ldrb	w0, [x23, x22]
  40fc58:	mov	x1, x19
  40fc5c:	bl	410444 <clear@@Base+0xc9e4>
  40fc60:	cbnz	w0, 40fc84 <clear@@Base+0xc224>
  40fc64:	ldrsw	x8, [x21, #2672]
  40fc68:	add	x22, x22, #0x1
  40fc6c:	cmp	x22, x8
  40fc70:	b.lt	40fc54 <clear@@Base+0xc1f4>  // b.tstop
  40fc74:	mov	w0, wzr
  40fc78:	b	40fc8c <clear@@Base+0xc22c>
  40fc7c:	mov	w0, wzr
  40fc80:	b	40fc90 <clear@@Base+0xc230>
  40fc84:	ldr	w8, [x21, #2672]
  40fc88:	sub	w0, w8, w22
  40fc8c:	str	wzr, [x20, #2636]
  40fc90:	ldp	x20, x19, [sp, #48]
  40fc94:	ldp	x22, x21, [sp, #32]
  40fc98:	ldr	x23, [sp, #16]
  40fc9c:	ldp	x29, x30, [sp], #64
  40fca0:	ret
  40fca4:	sub	sp, sp, #0x70
  40fca8:	stp	x24, x23, [sp, #64]
  40fcac:	adrp	x23, 433000 <PC+0x800>
  40fcb0:	ldr	w8, [x23, #2636]
  40fcb4:	stp	x28, x27, [sp, #32]
  40fcb8:	stp	x22, x21, [sp, #80]
  40fcbc:	stp	x20, x19, [sp, #96]
  40fcc0:	mov	w28, w2
  40fcc4:	mov	w21, w1
  40fcc8:	cmp	w8, #0x1
  40fccc:	mov	w20, w0
  40fcd0:	stp	x29, x30, [sp, #16]
  40fcd4:	stp	x26, x25, [sp, #48]
  40fcd8:	add	x29, sp, #0x10
  40fcdc:	b.lt	40fd28 <clear@@Base+0xc2c8>  // b.tstop
  40fce0:	adrp	x19, 433000 <PC+0x800>
  40fce4:	ldr	w8, [x19, #2672]
  40fce8:	cmp	w8, #0x1
  40fcec:	b.lt	40fd24 <clear@@Base+0xc2c4>  // b.tstop
  40fcf0:	adrp	x8, 433000 <PC+0x800>
  40fcf4:	ldr	x22, [x8, #2664]
  40fcf8:	adrp	x25, 433000 <PC+0x800>
  40fcfc:	mov	x24, xzr
  40fd00:	add	x25, x25, #0xa74
  40fd04:	ldrb	w0, [x25, x24]
  40fd08:	mov	x1, x22
  40fd0c:	bl	410444 <clear@@Base+0xc9e4>
  40fd10:	cbnz	w0, 40fd24 <clear@@Base+0xc2c4>
  40fd14:	ldrsw	x8, [x19, #2672]
  40fd18:	add	x24, x24, #0x1
  40fd1c:	cmp	x24, x8
  40fd20:	b.lt	40fd04 <clear@@Base+0xc2a4>  // b.tstop
  40fd24:	str	wzr, [x23, #2636]
  40fd28:	cbnz	w20, 40fd54 <clear@@Base+0xc2f4>
  40fd2c:	adrp	x8, 433000 <PC+0x800>
  40fd30:	ldrb	w8, [x8, #2648]
  40fd34:	cbz	w8, 40fd54 <clear@@Base+0xc2f4>
  40fd38:	adrp	x9, 433000 <PC+0x800>
  40fd3c:	ldr	x2, [x9, #2656]
  40fd40:	cmp	w8, #0x0
  40fd44:	mov	w8, #0xd                   	// #13
  40fd48:	csel	x0, x8, xzr, ne  // ne = any
  40fd4c:	mov	x1, xzr
  40fd50:	bl	40f644 <clear@@Base+0xbbe4>
  40fd54:	adrp	x8, 433000 <PC+0x800>
  40fd58:	adrp	x9, 437000 <PC+0x4800>
  40fd5c:	ldr	w8, [x8, #2624]
  40fd60:	ldr	w9, [x9, #432]
  40fd64:	subs	w0, w9, w8
  40fd68:	b.le	40fd70 <clear@@Base+0xc310>
  40fd6c:	bl	40ea84 <clear@@Base+0xb024>
  40fd70:	adrp	x24, 433000 <PC+0x800>
  40fd74:	adrp	x27, 437000 <PC+0x4800>
  40fd78:	adrp	x22, 433000 <PC+0x800>
  40fd7c:	adrp	x26, 433000 <PC+0x800>
  40fd80:	adrp	x25, 433000 <PC+0x800>
  40fd84:	adrp	x23, 437000 <PC+0x4800>
  40fd88:	cbz	w21, 40fe78 <clear@@Base+0xc418>
  40fd8c:	adrp	x21, 437000 <PC+0x4800>
  40fd90:	ldrb	w8, [x21, #564]
  40fd94:	cbz	w8, 40fe78 <clear@@Base+0xc418>
  40fd98:	stur	w28, [x29, #-4]
  40fd9c:	ldr	w28, [x24, #2612]
  40fda0:	ldr	w19, [x27, #340]
  40fda4:	cmp	w28, w19
  40fda8:	b.lt	40fdc4 <clear@@Base+0xc364>  // b.tstop
  40fdac:	adrp	x8, 433000 <PC+0x800>
  40fdb0:	adrp	x9, 433000 <PC+0x800>
  40fdb4:	ldr	w28, [x8, #2620]
  40fdb8:	ldr	w8, [x9, #2616]
  40fdbc:	str	w28, [x24, #2612]
  40fdc0:	str	w8, [x22, #2608]
  40fdc4:	ldr	w8, [x23, #544]
  40fdc8:	cmp	w8, #0x2
  40fdcc:	b.ne	40fe2c <clear@@Base+0xc3cc>  // b.any
  40fdd0:	adrp	x8, 433000 <PC+0x800>
  40fdd4:	ldr	x0, [x8, #2576]
  40fdd8:	mov	w1, #0x6d                  	// #109
  40fddc:	bl	401b30 <strchr@plt>
  40fde0:	cbz	x0, 40fe2c <clear@@Base+0xc3cc>
  40fde4:	ldrsw	x10, [x22, #2608]
  40fde8:	ldr	x8, [x26, #2592]
  40fdec:	ldr	x9, [x25, #2600]
  40fdf0:	mov	w11, #0x1b                  	// #27
  40fdf4:	mov	w12, #0x10                  	// #16
  40fdf8:	mov	w13, #0x5b                  	// #91
  40fdfc:	add	x14, x10, #0x1
  40fe00:	strb	w11, [x8, x10]
  40fe04:	strb	w12, [x9, x10]
  40fe08:	add	x11, x10, #0x2
  40fe0c:	strb	w13, [x8, x14]
  40fe10:	mov	w13, #0x6d                  	// #109
  40fe14:	strb	w12, [x9, x14]
  40fe18:	strb	w13, [x8, x11]
  40fe1c:	strb	w12, [x9, x11]
  40fe20:	ldr	w19, [x27, #340]
  40fe24:	add	w8, w10, #0x3
  40fe28:	str	w8, [x22, #2608]
  40fe2c:	sub	w8, w19, #0x1
  40fe30:	cmp	w28, w8
  40fe34:	b.ge	40feec <clear@@Base+0xc48c>  // b.tcont
  40fe38:	ldr	x8, [x26, #2592]
  40fe3c:	ldr	x9, [x25, #2600]
  40fe40:	ldrsw	x12, [x22, #2608]
  40fe44:	mov	w11, #0x20                  	// #32
  40fe48:	strb	w11, [x8, x12]
  40fe4c:	strb	wzr, [x9, x12]
  40fe50:	ldr	w13, [x27, #340]
  40fe54:	add	x10, x12, #0x1
  40fe58:	add	w28, w28, #0x1
  40fe5c:	sub	w12, w13, #0x1
  40fe60:	cmp	w28, w12
  40fe64:	mov	x12, x10
  40fe68:	b.lt	40fe48 <clear@@Base+0xc3e8>  // b.tstop
  40fe6c:	str	w10, [x22, #2608]
  40fe70:	str	w28, [x24, #2612]
  40fe74:	b	40fef8 <clear@@Base+0xc498>
  40fe78:	ldr	w8, [x23, #544]
  40fe7c:	cmp	w8, #0x2
  40fe80:	b.ne	40ff24 <clear@@Base+0xc4c4>  // b.any
  40fe84:	adrp	x8, 433000 <PC+0x800>
  40fe88:	ldr	x0, [x8, #2576]
  40fe8c:	mov	w1, #0x6d                  	// #109
  40fe90:	mov	w19, #0x6d                  	// #109
  40fe94:	mov	x21, x23
  40fe98:	mov	x23, x25
  40fe9c:	bl	401b30 <strchr@plt>
  40fea0:	mov	x23, x21
  40fea4:	cbz	x0, 40ff24 <clear@@Base+0xc4c4>
  40fea8:	ldr	x8, [x26, #2592]
  40feac:	ldr	x9, [x25, #2600]
  40feb0:	ldrsw	x10, [x22, #2608]
  40feb4:	mov	w11, #0x1b                  	// #27
  40feb8:	mov	w12, #0x10                  	// #16
  40febc:	mov	w13, #0x5b                  	// #91
  40fec0:	add	x14, x10, #0x1
  40fec4:	strb	w11, [x8, x10]
  40fec8:	strb	w12, [x9, x10]
  40fecc:	add	x11, x10, #0x2
  40fed0:	add	w10, w10, #0x3
  40fed4:	strb	w13, [x8, x14]
  40fed8:	strb	w12, [x9, x14]
  40fedc:	strb	w19, [x8, x11]
  40fee0:	strb	w12, [x9, x11]
  40fee4:	str	w10, [x22, #2608]
  40fee8:	b	40ff24 <clear@@Base+0xc4c4>
  40feec:	ldr	w10, [x22, #2608]
  40fef0:	ldr	x8, [x26, #2592]
  40fef4:	ldr	x9, [x25, #2600]
  40fef8:	adrp	x12, 437000 <PC+0x4800>
  40fefc:	ldrb	w11, [x21, #564]
  40ff00:	ldr	w12, [x12, #440]
  40ff04:	add	w14, w28, #0x1
  40ff08:	ldur	w28, [x29, #-4]
  40ff0c:	add	w13, w10, #0x1
  40ff10:	sxtw	x10, w10
  40ff14:	str	w13, [x22, #2608]
  40ff18:	strb	w11, [x8, x10]
  40ff1c:	strb	w12, [x9, x10]
  40ff20:	str	w14, [x24, #2612]
  40ff24:	ldr	w9, [x24, #2612]
  40ff28:	ldr	w8, [x27, #340]
  40ff2c:	cmp	w9, w8
  40ff30:	b.lt	40ffb0 <clear@@Base+0xc550>  // b.tstop
  40ff34:	adrp	x8, 437000 <PC+0x4800>
  40ff38:	ldr	w8, [x8, #356]
  40ff3c:	cbz	w8, 40ffb0 <clear@@Base+0xc550>
  40ff40:	adrp	x8, 437000 <PC+0x4800>
  40ff44:	ldr	w10, [x8, #308]
  40ff48:	cmp	w20, #0x0
  40ff4c:	cset	w8, ne  // ne = any
  40ff50:	cmp	w10, #0x0
  40ff54:	cset	w11, ne  // ne = any
  40ff58:	and	w8, w8, w11
  40ff5c:	tbnz	w8, #0, 40ffb0 <clear@@Base+0xc550>
  40ff60:	ldr	w8, [x23, #544]
  40ff64:	cmp	w8, #0x1
  40ff68:	b.eq	40ffb0 <clear@@Base+0xc550>  // b.none
  40ff6c:	ldr	w8, [x22, #2608]
  40ff70:	cbz	w28, 40fffc <clear@@Base+0xc59c>
  40ff74:	cbz	w10, 40fffc <clear@@Base+0xc59c>
  40ff78:	ldr	x10, [x26, #2592]
  40ff7c:	sxtw	x12, w8
  40ff80:	mov	w11, #0x20                  	// #32
  40ff84:	add	w8, w8, #0x2
  40ff88:	strb	w11, [x10, x12]
  40ff8c:	ldr	x11, [x25, #2600]
  40ff90:	mov	w13, #0x8                   	// #8
  40ff94:	add	x14, x12, #0x1
  40ff98:	strb	wzr, [x11, x12]
  40ff9c:	str	w8, [x22, #2608]
  40ffa0:	strb	w13, [x10, x14]
  40ffa4:	strb	wzr, [x11, x14]
  40ffa8:	str	w9, [x24, #2612]
  40ffac:	b	40ffd0 <clear@@Base+0xc570>
  40ffb0:	ldrsw	x9, [x22, #2608]
  40ffb4:	ldr	x10, [x26, #2592]
  40ffb8:	mov	w11, #0xa                   	// #10
  40ffbc:	add	w8, w9, #0x1
  40ffc0:	str	w8, [x22, #2608]
  40ffc4:	strb	w11, [x10, x9]
  40ffc8:	ldr	x11, [x25, #2600]
  40ffcc:	strb	wzr, [x11, x9]
  40ffd0:	sxtw	x8, w8
  40ffd4:	strb	wzr, [x10, x8]
  40ffd8:	strb	wzr, [x11, x8]
  40ffdc:	ldp	x20, x19, [sp, #96]
  40ffe0:	ldp	x22, x21, [sp, #80]
  40ffe4:	ldp	x24, x23, [sp, #64]
  40ffe8:	ldp	x26, x25, [sp, #48]
  40ffec:	ldp	x28, x27, [sp, #32]
  40fff0:	ldp	x29, x30, [sp, #16]
  40fff4:	add	sp, sp, #0x70
  40fff8:	ret
  40fffc:	ldr	x10, [x26, #2592]
  410000:	ldr	x11, [x25, #2600]
  410004:	b	40ffd0 <clear@@Base+0xc570>
  410008:	adrp	x8, 433000 <PC+0x800>
  41000c:	ldr	x8, [x8, #2592]
  410010:	mov	w9, #0x40                  	// #64
  410014:	strb	w0, [x8]
  410018:	adrp	x8, 433000 <PC+0x800>
  41001c:	ldr	x8, [x8, #2600]
  410020:	strb	w9, [x8]
  410024:	ret
  410028:	adrp	x8, 433000 <PC+0x800>
  41002c:	ldrb	w8, [x8, #2640]
  410030:	cmp	w8, #0x1
  410034:	b.ne	410060 <clear@@Base+0xc600>  // b.any
  410038:	adrp	x8, 437000 <PC+0x4800>
  41003c:	ldr	w8, [x8, #576]
  410040:	cbz	w8, 41004c <clear@@Base+0xc5ec>
  410044:	cbz	w0, 410084 <clear@@Base+0xc624>
  410048:	sub	w0, w0, #0x1
  41004c:	cmp	w0, #0x0
  410050:	mov	w8, #0xa                   	// #10
  410054:	csel	w0, w8, wzr, eq  // eq = none
  410058:	str	wzr, [x1]
  41005c:	ret
  410060:	adrp	x8, 433000 <PC+0x800>
  410064:	ldr	x8, [x8, #2600]
  410068:	sxtw	x9, w0
  41006c:	ldrb	w8, [x8, x9]
  410070:	str	w8, [x1]
  410074:	adrp	x8, 433000 <PC+0x800>
  410078:	ldr	x8, [x8, #2592]
  41007c:	ldrb	w0, [x8, x9]
  410080:	ret
  410084:	mov	w8, #0x2                   	// #2
  410088:	mov	w0, #0x7e                  	// #126
  41008c:	str	w8, [x1]
  410090:	ret
  410094:	adrp	x8, 433000 <PC+0x800>
  410098:	mov	w9, #0x1                   	// #1
  41009c:	adrp	x10, 433000 <PC+0x800>
  4100a0:	strb	w9, [x8, #2640]
  4100a4:	str	wzr, [x10, #2624]
  4100a8:	ret
  4100ac:	stp	x29, x30, [sp, #-80]!
  4100b0:	cmn	x0, #0x1
  4100b4:	stp	x26, x25, [sp, #16]
  4100b8:	stp	x24, x23, [sp, #32]
  4100bc:	stp	x22, x21, [sp, #48]
  4100c0:	stp	x20, x19, [sp, #64]
  4100c4:	mov	x29, sp
  4100c8:	b.eq	4100e0 <clear@@Base+0xc680>  // b.none
  4100cc:	mov	x19, x2
  4100d0:	mov	x20, x1
  4100d4:	bl	40481c <clear@@Base+0xdbc>
  4100d8:	cbz	w0, 4100f8 <clear@@Base+0xc698>
  4100dc:	mov	x0, #0xffffffffffffffff    	// #-1
  4100e0:	ldp	x20, x19, [sp, #64]
  4100e4:	ldp	x22, x21, [sp, #48]
  4100e8:	ldp	x24, x23, [sp, #32]
  4100ec:	ldp	x26, x25, [sp, #16]
  4100f0:	ldp	x29, x30, [sp], #80
  4100f4:	ret
  4100f8:	bl	4046d8 <clear@@Base+0xc78>
  4100fc:	cmn	w0, #0x1
  410100:	b.eq	4100dc <clear@@Base+0xc67c>  // b.none
  410104:	mov	w21, w0
  410108:	mov	x22, xzr
  41010c:	adrp	x24, 437000 <PC+0x4800>
  410110:	adrp	x25, 433000 <PC+0x800>
  410114:	adrp	x23, 433000 <PC+0x800>
  410118:	b	410134 <clear@@Base+0xc6d4>
  41011c:	ldr	x8, [x23, #2592]
  410120:	add	x26, x22, #0x1
  410124:	strb	w21, [x8, x22]
  410128:	bl	4046d8 <clear@@Base+0xc78>
  41012c:	mov	w21, w0
  410130:	mov	x22, x26
  410134:	cmn	w21, #0x1
  410138:	b.eq	410174 <clear@@Base+0xc714>  // b.none
  41013c:	cmp	w21, #0xa
  410140:	b.eq	410174 <clear@@Base+0xc714>  // b.none
  410144:	ldrb	w8, [x24, #640]
  410148:	tst	w8, #0x3
  41014c:	b.ne	410174 <clear@@Base+0xc714>  // b.any
  410150:	ldrsw	x8, [x25, #2056]
  410154:	sub	x8, x8, #0x1
  410158:	cmp	x22, x8
  41015c:	b.lt	41011c <clear@@Base+0xc6bc>  // b.tstop
  410160:	bl	410194 <clear@@Base+0xc734>
  410164:	cbz	w0, 41011c <clear@@Base+0xc6bc>
  410168:	bl	404578 <clear@@Base+0xb18>
  41016c:	sub	x0, x0, #0x1
  410170:	b	410178 <clear@@Base+0xc718>
  410174:	bl	404578 <clear@@Base+0xb18>
  410178:	ldr	x8, [x23, #2592]
  41017c:	strb	wzr, [x8, w22, uxtw]
  410180:	cbz	x20, 410188 <clear@@Base+0xc728>
  410184:	str	x8, [x20]
  410188:	cbz	x19, 4100e0 <clear@@Base+0xc680>
  41018c:	str	w22, [x19]
  410190:	b	4100e0 <clear@@Base+0xc680>
  410194:	stp	x29, x30, [sp, #-80]!
  410198:	stp	x24, x23, [sp, #32]
  41019c:	adrp	x24, 433000 <PC+0x800>
  4101a0:	stp	x22, x21, [sp, #48]
  4101a4:	ldrsw	x22, [x24, #2056]
  4101a8:	stp	x20, x19, [sp, #64]
  4101ac:	mov	w1, #0x1                   	// #1
  4101b0:	stp	x26, x25, [sp, #16]
  4101b4:	lsl	x20, x22, #1
  4101b8:	mov	x0, x20
  4101bc:	mov	x29, sp
  4101c0:	bl	401a60 <calloc@plt>
  4101c4:	mov	x19, x0
  4101c8:	mov	w1, #0x1                   	// #1
  4101cc:	mov	x0, x20
  4101d0:	bl	401a60 <calloc@plt>
  4101d4:	mov	x21, x0
  4101d8:	cbz	x19, 410230 <clear@@Base+0xc7d0>
  4101dc:	cbz	x21, 410230 <clear@@Base+0xc7d0>
  4101e0:	adrp	x25, 433000 <PC+0x800>
  4101e4:	ldr	x1, [x25, #2592]
  4101e8:	mov	x0, x19
  4101ec:	mov	x2, x22
  4101f0:	bl	401820 <memcpy@plt>
  4101f4:	adrp	x26, 433000 <PC+0x800>
  4101f8:	ldr	x23, [x26, #2600]
  4101fc:	mov	x0, x21
  410200:	mov	x2, x22
  410204:	mov	x1, x23
  410208:	bl	401820 <memcpy@plt>
  41020c:	mov	x0, x23
  410210:	bl	401b20 <free@plt>
  410214:	ldr	x0, [x25, #2592]
  410218:	bl	401b20 <free@plt>
  41021c:	mov	w0, wzr
  410220:	str	x19, [x25, #2592]
  410224:	str	x21, [x26, #2600]
  410228:	str	w20, [x24, #2056]
  41022c:	b	41024c <clear@@Base+0xc7ec>
  410230:	cbz	x21, 41023c <clear@@Base+0xc7dc>
  410234:	mov	x0, x21
  410238:	bl	401b20 <free@plt>
  41023c:	cbz	x19, 410248 <clear@@Base+0xc7e8>
  410240:	mov	x0, x19
  410244:	bl	401b20 <free@plt>
  410248:	mov	w0, #0x1                   	// #1
  41024c:	ldp	x20, x19, [sp, #64]
  410250:	ldp	x22, x21, [sp, #48]
  410254:	ldp	x24, x23, [sp, #32]
  410258:	ldp	x26, x25, [sp, #16]
  41025c:	ldp	x29, x30, [sp], #80
  410260:	ret
  410264:	stp	x29, x30, [sp, #-80]!
  410268:	subs	x0, x0, #0x1
  41026c:	stp	x26, x25, [sp, #16]
  410270:	stp	x24, x23, [sp, #32]
  410274:	stp	x22, x21, [sp, #48]
  410278:	stp	x20, x19, [sp, #64]
  41027c:	mov	x29, sp
  410280:	b.lt	410294 <clear@@Base+0xc834>  // b.tstop
  410284:	mov	x19, x2
  410288:	mov	x20, x1
  41028c:	bl	40481c <clear@@Base+0xdbc>
  410290:	cbz	w0, 4102b0 <clear@@Base+0xc850>
  410294:	mov	x0, #0xffffffffffffffff    	// #-1
  410298:	ldp	x20, x19, [sp, #64]
  41029c:	ldp	x22, x21, [sp, #48]
  4102a0:	ldp	x24, x23, [sp, #32]
  4102a4:	ldp	x26, x25, [sp, #16]
  4102a8:	ldp	x29, x30, [sp], #80
  4102ac:	ret
  4102b0:	adrp	x22, 433000 <PC+0x800>
  4102b4:	ldrsw	x8, [x22, #2056]
  4102b8:	adrp	x23, 433000 <PC+0x800>
  4102bc:	ldr	x9, [x23, #2592]
  4102c0:	sub	x24, x8, #0x1
  4102c4:	strb	wzr, [x9, x24]
  4102c8:	bl	404b80 <clear@@Base+0x1120>
  4102cc:	cmp	w0, #0xa
  4102d0:	b.ne	410304 <clear@@Base+0xc8a4>  // b.any
  4102d4:	bl	404578 <clear@@Base+0xb18>
  4102d8:	add	x0, x0, #0x1
  4102dc:	cbz	x20, 4102ec <clear@@Base+0xc88c>
  4102e0:	ldr	x8, [x23, #2592]
  4102e4:	add	x8, x8, w24, sxtw
  4102e8:	str	x8, [x20]
  4102ec:	cbz	x19, 410298 <clear@@Base+0xc838>
  4102f0:	ldr	w8, [x22, #2056]
  4102f4:	mvn	w9, w24
  4102f8:	add	w8, w8, w9
  4102fc:	str	w8, [x19]
  410300:	b	410298 <clear@@Base+0xc838>
  410304:	mov	w21, w0
  410308:	adrp	x25, 437000 <PC+0x4800>
  41030c:	b	410330 <clear@@Base+0xc8d0>
  410310:	ldr	x8, [x23, #2592]
  410314:	sxtw	x9, w24
  410318:	sub	x24, x9, #0x1
  41031c:	strb	w21, [x8, x24]
  410320:	bl	404b80 <clear@@Base+0x1120>
  410324:	mov	w21, w0
  410328:	cmp	w0, #0xa
  41032c:	b.eq	4102d4 <clear@@Base+0xc874>  // b.none
  410330:	ldrb	w8, [x25, #640]
  410334:	tst	w8, #0x3
  410338:	b.ne	4102d4 <clear@@Base+0xc874>  // b.any
  41033c:	cmn	w21, #0x1
  410340:	b.eq	410394 <clear@@Base+0xc934>  // b.none
  410344:	cmp	w24, #0x1
  410348:	b.ge	410310 <clear@@Base+0xc8b0>  // b.tcont
  41034c:	ldrsw	x26, [x22, #2056]
  410350:	bl	410194 <clear@@Base+0xc734>
  410354:	cbnz	w0, 4102d4 <clear@@Base+0xc874>
  410358:	ldr	x8, [x23, #2592]
  41035c:	ldr	w10, [x22, #2056]
  410360:	sub	x11, x8, #0x1
  410364:	add	x9, x11, x26
  410368:	cmp	x9, x8
  41036c:	b.cc	41038c <clear@@Base+0xc92c>  // b.lo, b.ul, b.last
  410370:	sxtw	x10, w10
  410374:	add	x10, x11, x10
  410378:	ldrb	w11, [x9], #-1
  41037c:	cmp	x9, x8
  410380:	strb	w11, [x10], #-1
  410384:	b.cs	410378 <clear@@Base+0xc918>  // b.hs, b.nlast
  410388:	ldr	w10, [x22, #2056]
  41038c:	sub	w24, w10, w26
  410390:	b	410314 <clear@@Base+0xc8b4>
  410394:	mov	x0, xzr
  410398:	cbnz	x20, 4102e0 <clear@@Base+0xc880>
  41039c:	b	4102ec <clear@@Base+0xc88c>
  4103a0:	stp	x29, x30, [sp, #-64]!
  4103a4:	stp	x20, x19, [sp, #48]
  4103a8:	adrp	x19, 437000 <PC+0x4800>
  4103ac:	ldr	w20, [x19, #340]
  4103b0:	mov	w8, #0x7fffffff            	// #2147483647
  4103b4:	str	w8, [x19, #340]
  4103b8:	adrp	x8, 437000 <PC+0x4800>
  4103bc:	mov	w0, wzr
  4103c0:	stp	x24, x23, [sp, #16]
  4103c4:	stp	x22, x21, [sp, #32]
  4103c8:	mov	x29, sp
  4103cc:	str	wzr, [x8, #432]
  4103d0:	bl	414ffc <error@@Base+0xd9c>
  4103d4:	cmn	x0, #0x1
  4103d8:	mov	w21, wzr
  4103dc:	b.eq	410424 <clear@@Base+0xc9c4>  // b.none
  4103e0:	adrp	x22, 437000 <PC+0x4800>
  4103e4:	ldr	w8, [x22, #328]
  4103e8:	cmp	w8, #0x1
  4103ec:	b.lt	410424 <clear@@Base+0xc9c4>  // b.tstop
  4103f0:	mov	w21, wzr
  4103f4:	mov	w23, #0x1                   	// #1
  4103f8:	adrp	x24, 433000 <PC+0x800>
  4103fc:	bl	40d83c <clear@@Base+0x9ddc>
  410400:	ldr	w8, [x24, #2612]
  410404:	cmp	w8, w21
  410408:	csel	w21, w8, w21, gt
  41040c:	cmn	x0, #0x1
  410410:	b.eq	410424 <clear@@Base+0xc9c4>  // b.none
  410414:	ldr	w8, [x22, #328]
  410418:	cmp	w23, w8
  41041c:	add	w23, w23, #0x1
  410420:	b.lt	4103fc <clear@@Base+0xc99c>  // b.tstop
  410424:	subs	w8, w21, w20
  410428:	str	w20, [x19, #340]
  41042c:	ldp	x20, x19, [sp, #48]
  410430:	ldp	x22, x21, [sp, #32]
  410434:	ldp	x24, x23, [sp, #16]
  410438:	csel	w0, wzr, w8, lt  // lt = tstop
  41043c:	ldp	x29, x30, [sp], #64
  410440:	ret
  410444:	stp	x29, x30, [sp, #-64]!
  410448:	str	x23, [sp, #16]
  41044c:	stp	x22, x21, [sp, #32]
  410450:	stp	x20, x19, [sp, #48]
  410454:	mov	x29, sp
  410458:	mov	x19, x1
  41045c:	bl	4055c0 <clear@@Base+0x1b60>
  410460:	adrp	x8, 433000 <PC+0x800>
  410464:	ldr	w23, [x8, #2612]
  410468:	mov	x20, x0
  41046c:	bl	401830 <strlen@plt>
  410470:	adrp	x22, 42f000 <winch@@Base+0x172ac>
  410474:	ldr	w1, [x22, #1840]
  410478:	mov	x21, x0
  41047c:	mov	w0, #0x20                  	// #32
  410480:	mov	x2, xzr
  410484:	bl	410550 <clear@@Base+0xcaf0>
  410488:	ldr	w8, [x22, #1840]
  41048c:	mov	w22, w0
  410490:	mov	w0, w8
  410494:	bl	403cec <clear@@Base+0x28c>
  410498:	adrp	x9, 437000 <PC+0x4800>
  41049c:	ldr	w9, [x9, #368]
  4104a0:	adrp	x11, 437000 <PC+0x4800>
  4104a4:	ldr	w11, [x11, #332]
  4104a8:	sbfx	w8, w0, #0, #1
  4104ac:	adrp	x14, 437000 <PC+0x4800>
  4104b0:	and	w8, w8, w9
  4104b4:	adrp	x9, 437000 <PC+0x4800>
  4104b8:	ldr	w14, [x14, #336]
  4104bc:	lsl	w10, w0, #30
  4104c0:	add	w12, w23, w21
  4104c4:	ldr	w9, [x9, #344]
  4104c8:	add	w12, w12, w22
  4104cc:	and	w10, w11, w10, asr #31
  4104d0:	lsl	w13, w0, #29
  4104d4:	adrp	x11, 437000 <PC+0x4800>
  4104d8:	add	w10, w12, w10
  4104dc:	lsl	w15, w0, #28
  4104e0:	and	w13, w14, w13, asr #31
  4104e4:	add	w8, w10, w8
  4104e8:	ldr	w10, [x11, #340]
  4104ec:	and	w9, w9, w15, asr #31
  4104f0:	add	w8, w8, w13
  4104f4:	add	w8, w8, w9
  4104f8:	sub	w8, w8, #0x1
  4104fc:	cmp	w8, w10
  410500:	b.le	41050c <clear@@Base+0xcaac>
  410504:	mov	w0, #0x1                   	// #1
  410508:	b	41053c <clear@@Base+0xcadc>
  41050c:	ldrb	w8, [x20]
  410510:	cbz	w8, 410538 <clear@@Base+0xcad8>
  410514:	add	x20, x20, #0x1
  410518:	and	x0, x8, #0xff
  41051c:	mov	w1, #0x20                  	// #32
  410520:	mov	x2, xzr
  410524:	mov	x3, x19
  410528:	bl	410718 <clear@@Base+0xccb8>
  41052c:	cbnz	w0, 410504 <clear@@Base+0xcaa4>
  410530:	ldrb	w8, [x20], #1
  410534:	cbnz	w8, 410518 <clear@@Base+0xcab8>
  410538:	mov	w0, wzr
  41053c:	ldp	x20, x19, [sp, #48]
  410540:	ldp	x22, x21, [sp, #32]
  410544:	ldr	x23, [sp, #16]
  410548:	ldp	x29, x30, [sp], #64
  41054c:	ret
  410550:	stp	x29, x30, [sp, #-48]!
  410554:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  410558:	ldr	w8, [x8, #3496]
  41055c:	stp	x22, x21, [sp, #16]
  410560:	mov	x21, x2
  410564:	cmp	x0, #0x8
  410568:	stp	x20, x19, [sp, #32]
  41056c:	mov	x29, sp
  410570:	b.ne	410590 <clear@@Base+0xcb30>  // b.any
  410574:	cbz	w8, 410700 <clear@@Base+0xcca0>
  410578:	mov	x0, x21
  41057c:	bl	405e84 <clear@@Base+0x2424>
  410580:	cmp	w0, #0x0
  410584:	mov	w8, #0xfffffffe            	// #-2
  410588:	cinc	w20, w8, eq  // eq = none
  41058c:	b	410704 <clear@@Base+0xcca4>
  410590:	mov	x20, x0
  410594:	mov	w19, w1
  410598:	cmp	x0, #0x80
  41059c:	b.cc	4106ec <clear@@Base+0xcc8c>  // b.lo, b.ul, b.last
  4105a0:	cbz	w8, 4106ec <clear@@Base+0xcc8c>
  4105a4:	mov	x0, x20
  4105a8:	bl	405d78 <clear@@Base+0x2318>
  4105ac:	cbnz	w0, 4106f8 <clear@@Base+0xcc98>
  4105b0:	mov	x0, x21
  4105b4:	mov	x1, x20
  4105b8:	bl	405f08 <clear@@Base+0x24a8>
  4105bc:	cbnz	w0, 4106f8 <clear@@Base+0xcc98>
  4105c0:	mov	x0, x20
  4105c4:	bl	405e84 <clear@@Base+0x2424>
  4105c8:	adrp	x22, 433000 <PC+0x800>
  4105cc:	ldrsw	x8, [x22, #2608]
  4105d0:	cmp	w0, #0x0
  4105d4:	mov	w9, #0x1                   	// #1
  4105d8:	cinc	w20, w9, ne  // ne = any
  4105dc:	cmp	w8, #0x1
  4105e0:	adrp	x21, 433000 <PC+0x800>
  4105e4:	b.lt	410664 <clear@@Base+0xcc04>  // b.tstop
  4105e8:	ldr	x9, [x21, #2600]
  4105ec:	mov	w1, w19
  4105f0:	add	x8, x8, x9
  4105f4:	ldurb	w0, [x8, #-1]
  4105f8:	bl	403d7c <clear@@Base+0x31c>
  4105fc:	cbnz	w0, 410664 <clear@@Base+0xcc04>
  410600:	ldr	x8, [x21, #2600]
  410604:	ldrsw	x9, [x22, #2608]
  410608:	add	x8, x9, x8
  41060c:	ldurb	w0, [x8, #-1]
  410610:	bl	403cec <clear@@Base+0x28c>
  410614:	adrp	x9, 437000 <PC+0x4800>
  410618:	ldr	w9, [x9, #368]
  41061c:	adrp	x11, 437000 <PC+0x4800>
  410620:	ldr	w11, [x11, #332]
  410624:	sbfx	w8, w0, #0, #1
  410628:	adrp	x12, 437000 <PC+0x4800>
  41062c:	and	w8, w8, w9
  410630:	adrp	x9, 437000 <PC+0x4800>
  410634:	ldr	w12, [x12, #336]
  410638:	lsl	w10, w0, #30
  41063c:	ldr	w9, [x9, #344]
  410640:	and	w10, w11, w10, asr #31
  410644:	lsl	w11, w0, #29
  410648:	add	w10, w10, w20
  41064c:	and	w11, w12, w11, asr #31
  410650:	lsl	w12, w0, #28
  410654:	add	w8, w10, w8
  410658:	and	w9, w9, w12, asr #31
  41065c:	add	w8, w8, w11
  410660:	add	w20, w8, w9
  410664:	mov	w0, w19
  410668:	bl	403cec <clear@@Base+0x28c>
  41066c:	cbz	w0, 410704 <clear@@Base+0xcca4>
  410670:	ldrsw	x8, [x22, #2608]
  410674:	cbz	w8, 410690 <clear@@Base+0xcc30>
  410678:	ldr	x9, [x21, #2600]
  41067c:	mov	w1, w19
  410680:	add	x8, x8, x9
  410684:	ldurb	w0, [x8, #-1]
  410688:	bl	403d7c <clear@@Base+0x31c>
  41068c:	cbnz	w0, 410704 <clear@@Base+0xcca4>
  410690:	mov	w0, w19
  410694:	bl	403cec <clear@@Base+0x28c>
  410698:	adrp	x9, 437000 <PC+0x4800>
  41069c:	ldr	w9, [x9, #380]
  4106a0:	adrp	x11, 437000 <PC+0x4800>
  4106a4:	ldr	w11, [x11, #376]
  4106a8:	sbfx	w8, w0, #0, #1
  4106ac:	adrp	x12, 437000 <PC+0x4800>
  4106b0:	and	w8, w8, w9
  4106b4:	adrp	x9, 437000 <PC+0x4800>
  4106b8:	ldr	w12, [x12, #364]
  4106bc:	lsl	w10, w0, #30
  4106c0:	ldr	w9, [x9, #316]
  4106c4:	and	w10, w11, w10, asr #31
  4106c8:	lsl	w11, w0, #29
  4106cc:	add	w10, w10, w20
  4106d0:	and	w11, w12, w11, asr #31
  4106d4:	lsl	w12, w0, #28
  4106d8:	add	w8, w10, w8
  4106dc:	and	w9, w9, w12, asr #31
  4106e0:	add	w8, w8, w11
  4106e4:	add	w20, w8, w9
  4106e8:	b	410704 <clear@@Base+0xcca4>
  4106ec:	and	x0, x20, #0xff
  4106f0:	bl	4055a8 <clear@@Base+0x1b48>
  4106f4:	cbz	w0, 4105c0 <clear@@Base+0xcb60>
  4106f8:	mov	w20, wzr
  4106fc:	b	410704 <clear@@Base+0xcca4>
  410700:	mov	w20, #0xffffffff            	// #-1
  410704:	mov	w0, w20
  410708:	ldp	x20, x19, [sp, #32]
  41070c:	ldp	x22, x21, [sp, #16]
  410710:	ldp	x29, x30, [sp], #48
  410714:	ret
  410718:	sub	sp, sp, #0x70
  41071c:	stp	x22, x21, [sp, #80]
  410720:	stp	x20, x19, [sp, #96]
  410724:	mov	x22, x3
  410728:	mov	x19, x2
  41072c:	mov	w20, w1
  410730:	ands	w8, w1, #0x3
  410734:	mov	x21, x0
  410738:	stp	x29, x30, [sp, #16]
  41073c:	stp	x28, x27, [sp, #32]
  410740:	stp	x26, x25, [sp, #48]
  410744:	stp	x24, x23, [sp, #64]
  410748:	add	x29, sp, #0x10
  41074c:	b.eq	410758 <clear@@Base+0xccf8>  // b.none
  410750:	adrp	x9, 433000 <PC+0x800>
  410754:	str	w8, [x9, #2632]
  410758:	add	x1, x22, #0x1
  41075c:	add	x3, sp, #0x8
  410760:	mov	x0, x22
  410764:	mov	w2, wzr
  410768:	bl	4166d8 <error@@Base+0x2478>
  41076c:	cmp	w20, #0x10
  410770:	b.eq	410798 <clear@@Base+0xcd38>  // b.none
  410774:	cbz	w0, 410798 <clear@@Base+0xcd38>
  410778:	adrp	x8, 437000 <PC+0x4800>
  41077c:	ldr	x9, [x8, #424]
  410780:	cmn	x9, #0x1
  410784:	b.eq	410794 <clear@@Base+0xcd34>  // b.none
  410788:	cmp	x9, x22
  41078c:	b.ge	410794 <clear@@Base+0xcd34>  // b.tcont
  410790:	str	x22, [x8, #424]
  410794:	orr	w20, w20, #0x40
  410798:	adrp	x26, 437000 <PC+0x4800>
  41079c:	ldr	w8, [x26, #544]
  4107a0:	adrp	x23, 433000 <PC+0x800>
  4107a4:	adrp	x24, 433000 <PC+0x800>
  4107a8:	adrp	x25, 433000 <PC+0x800>
  4107ac:	cmp	w8, #0x2
  4107b0:	b.ne	410858 <clear@@Base+0xcdf8>  // b.any
  4107b4:	ldr	x2, [x25, #2592]
  4107b8:	ldrsw	x8, [x23, #2608]
  4107bc:	add	x9, x2, x8
  4107c0:	cmp	w8, #0x1
  4107c4:	str	x9, [sp, #8]
  4107c8:	b.lt	410838 <clear@@Base+0xcdd8>  // b.tstop
  4107cc:	adrp	x28, 433000 <PC+0x800>
  4107d0:	adrp	x27, 433000 <PC+0x800>
  4107d4:	add	x0, sp, #0x8
  4107d8:	mov	w1, #0xffffffff            	// #-1
  4107dc:	bl	405c4c <clear@@Base+0x21ec>
  4107e0:	orr	x8, x0, #0x80
  4107e4:	cmp	x8, #0x9b
  4107e8:	b.eq	4109e8 <clear@@Base+0xcf88>  // b.none
  4107ec:	mov	x22, x0
  4107f0:	cmp	x0, #0x7f
  4107f4:	b.hi	410828 <clear@@Base+0xcdc8>  // b.pmore
  4107f8:	ldr	x0, [x28, #2576]
  4107fc:	mov	w1, w22
  410800:	bl	401b30 <strchr@plt>
  410804:	cbnz	x0, 410828 <clear@@Base+0xcdc8>
  410808:	ldr	x0, [x27, #2584]
  41080c:	mov	w1, w22
  410810:	bl	401b30 <strchr@plt>
  410814:	cbz	x0, 410828 <clear@@Base+0xcdc8>
  410818:	ldr	x8, [sp, #8]
  41081c:	ldr	x2, [x25, #2592]
  410820:	cmp	x8, x2
  410824:	b.hi	4107d4 <clear@@Base+0xcd74>  // b.pmore
  410828:	ldr	w8, [x26, #544]
  41082c:	cmp	w8, #0x2
  410830:	cset	w8, eq  // eq = none
  410834:	b	41083c <clear@@Base+0xcddc>
  410838:	mov	w8, #0x1                   	// #1
  41083c:	orr	x9, x21, #0x80
  410840:	cmp	x9, #0x9b
  410844:	b.ne	410858 <clear@@Base+0xcdf8>  // b.any
  410848:	tbz	w8, #0, 410858 <clear@@Base+0xcdf8>
  41084c:	mov	w22, wzr
  410850:	mov	w20, #0x10                  	// #16
  410854:	b	410894 <clear@@Base+0xce34>
  410858:	ldr	x2, [x25, #2592]
  41085c:	ldrsw	x8, [x23, #2608]
  410860:	add	x0, sp, #0x8
  410864:	mov	w1, #0xffffffff            	// #-1
  410868:	add	x8, x2, x8
  41086c:	str	x8, [sp, #8]
  410870:	bl	405c4c <clear@@Base+0x21ec>
  410874:	mov	x2, x0
  410878:	mov	x0, x21
  41087c:	mov	w1, w20
  410880:	bl	410550 <clear@@Base+0xcaf0>
  410884:	mov	w22, w0
  410888:	ldr	w8, [x26, #544]
  41088c:	cmp	w8, #0x1
  410890:	b.eq	410904 <clear@@Base+0xcea4>  // b.none
  410894:	ldr	w26, [x24, #2612]
  410898:	mov	w0, w20
  41089c:	bl	403cec <clear@@Base+0x28c>
  4108a0:	adrp	x9, 437000 <PC+0x4800>
  4108a4:	ldr	w9, [x9, #368]
  4108a8:	adrp	x11, 437000 <PC+0x4800>
  4108ac:	ldr	w11, [x11, #332]
  4108b0:	sbfx	w8, w0, #0, #1
  4108b4:	lsl	w10, w0, #30
  4108b8:	and	w8, w8, w9
  4108bc:	adrp	x9, 437000 <PC+0x4800>
  4108c0:	ldr	w9, [x9, #336]
  4108c4:	and	w10, w11, w10, asr #31
  4108c8:	adrp	x11, 437000 <PC+0x4800>
  4108cc:	ldr	w11, [x11, #344]
  4108d0:	lsl	w12, w0, #29
  4108d4:	and	w9, w9, w12, asr #31
  4108d8:	lsl	w12, w0, #28
  4108dc:	add	w13, w26, w22
  4108e0:	and	w11, w11, w12, asr #31
  4108e4:	adrp	x12, 437000 <PC+0x4800>
  4108e8:	add	w10, w13, w10
  4108ec:	ldr	w12, [x12, #340]
  4108f0:	add	w8, w10, w8
  4108f4:	add	w8, w8, w9
  4108f8:	add	w8, w8, w11
  4108fc:	cmp	w8, w12
  410900:	b.gt	410948 <clear@@Base+0xcee8>
  410904:	cbz	x19, 410918 <clear@@Base+0xceb8>
  410908:	ldrb	w0, [x19]
  41090c:	bl	405974 <clear@@Base+0x1f14>
  410910:	mov	w21, w0
  410914:	b	410924 <clear@@Base+0xcec4>
  410918:	strb	w21, [sp, #8]
  41091c:	mov	w21, #0x1                   	// #1
  410920:	add	x19, sp, #0x8
  410924:	adrp	x9, 433000 <PC+0x800>
  410928:	ldr	w8, [x23, #2608]
  41092c:	ldr	w9, [x9, #2056]
  410930:	add	w8, w8, w21
  410934:	sub	w9, w9, #0x6
  410938:	cmp	w8, w9
  41093c:	b.lt	410950 <clear@@Base+0xcef0>  // b.tstop
  410940:	bl	410194 <clear@@Base+0xc734>
  410944:	cbz	w0, 410950 <clear@@Base+0xcef0>
  410948:	mov	w0, #0x1                   	// #1
  41094c:	b	4109c8 <clear@@Base+0xcf68>
  410950:	ldr	w8, [x24, #2612]
  410954:	cmp	w22, #0x1
  410958:	b.lt	41097c <clear@@Base+0xcf1c>  // b.tstop
  41095c:	adrp	x9, 433000 <PC+0x800>
  410960:	ldr	w10, [x9, #2620]
  410964:	cmp	w8, w10
  410968:	b.le	41097c <clear@@Base+0xcf1c>
  41096c:	ldr	w10, [x23, #2608]
  410970:	str	w8, [x9, #2620]
  410974:	adrp	x9, 433000 <PC+0x800>
  410978:	str	w10, [x9, #2616]
  41097c:	cmp	w21, #0x1
  410980:	b.lt	4109bc <clear@@Base+0xcf5c>  // b.tstop
  410984:	adrp	x10, 433000 <PC+0x800>
  410988:	ldr	x9, [x25, #2592]
  41098c:	ldr	x10, [x10, #2600]
  410990:	ldrsw	x11, [x23, #2608]
  410994:	add	w12, w21, #0x1
  410998:	ldrb	w13, [x19], #1
  41099c:	add	x14, x11, #0x1
  4109a0:	sub	w12, w12, #0x1
  4109a4:	str	w14, [x23, #2608]
  4109a8:	cmp	w12, #0x1
  4109ac:	strb	w13, [x9, x11]
  4109b0:	strb	w20, [x10, x11]
  4109b4:	mov	x11, x14
  4109b8:	b.gt	410998 <clear@@Base+0xcf38>
  4109bc:	mov	w0, wzr
  4109c0:	add	w8, w8, w22
  4109c4:	str	w8, [x24, #2612]
  4109c8:	ldp	x20, x19, [sp, #96]
  4109cc:	ldp	x22, x21, [sp, #80]
  4109d0:	ldp	x24, x23, [sp, #64]
  4109d4:	ldp	x26, x25, [sp, #48]
  4109d8:	ldp	x28, x27, [sp, #32]
  4109dc:	ldp	x29, x30, [sp, #16]
  4109e0:	add	sp, sp, #0x70
  4109e4:	ret
  4109e8:	cmp	x21, #0x7f
  4109ec:	b.ls	410a38 <clear@@Base+0xcfd8>  // b.plast
  4109f0:	ldr	x2, [x25, #2592]
  4109f4:	ldrsw	x8, [x23, #2608]
  4109f8:	add	x8, x2, x8
  4109fc:	str	x8, [sp, #8]
  410a00:	add	x0, sp, #0x8
  410a04:	mov	w1, #0xffffffff            	// #-1
  410a08:	bl	405c4c <clear@@Base+0x21ec>
  410a0c:	ldr	x8, [sp, #8]
  410a10:	ldr	x2, [x25, #2592]
  410a14:	orr	x9, x0, #0x80
  410a18:	cmp	x9, #0x9b
  410a1c:	b.eq	410a28 <clear@@Base+0xcfc8>  // b.none
  410a20:	cmp	x8, x2
  410a24:	b.hi	410a00 <clear@@Base+0xcfa0>  // b.pmore
  410a28:	sub	w8, w8, w2
  410a2c:	mov	w0, wzr
  410a30:	str	w8, [x23, #2608]
  410a34:	b	4109c8 <clear@@Base+0xcf68>
  410a38:	ldr	x0, [x28, #2576]
  410a3c:	mov	w1, w21
  410a40:	bl	401b30 <strchr@plt>
  410a44:	cbnz	x0, 410a58 <clear@@Base+0xcff8>
  410a48:	ldr	x0, [x27, #2584]
  410a4c:	mov	w1, w21
  410a50:	bl	401b30 <strchr@plt>
  410a54:	cbz	x0, 4109f0 <clear@@Base+0xcf90>
  410a58:	mov	w22, wzr
  410a5c:	mov	w20, #0x10                  	// #16
  410a60:	b	410888 <clear@@Base+0xce28>
  410a64:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  410a68:	mov	w9, #0x1eef                	// #7919
  410a6c:	movk	x10, #0xcccd
  410a70:	umulh	x9, x9, x10
  410a74:	adrp	x8, 433000 <PC+0x800>
  410a78:	lsr	x9, x9, #5
  410a7c:	add	x8, x8, #0xa80
  410a80:	add	x9, x9, #0x1
  410a84:	cmp	x9, #0x2
  410a88:	mov	x9, x8
  410a8c:	b.cc	410af0 <clear@@Base+0xd090>  // b.lo, b.ul, b.last
  410a90:	mov	w9, #0x1eef                	// #7919
  410a94:	umulh	x9, x9, x10
  410a98:	lsr	x9, x9, #5
  410a9c:	mvn	w10, w9
  410aa0:	and	x10, x10, #0x1
  410aa4:	sub	x9, x9, x10
  410aa8:	adrp	x10, 433000 <PC+0x800>
  410aac:	add	x9, x9, #0x1
  410ab0:	add	x10, x10, #0xaa8
  410ab4:	add	x11, x10, #0x28
  410ab8:	stur	x10, [x10, #-40]
  410abc:	subs	x9, x9, #0x2
  410ac0:	str	x11, [x10], #80
  410ac4:	b.ne	410ab4 <clear@@Base+0xd054>  // b.any
  410ac8:	mov	x10, #0xcccccccccccccccc    	// #-3689348814741910324
  410acc:	mov	w9, #0x1eef                	// #7919
  410ad0:	movk	x10, #0xcccd
  410ad4:	umulh	x9, x9, x10
  410ad8:	lsr	x9, x9, #5
  410adc:	add	x9, x9, #0x1
  410ae0:	tbz	w9, #0, 410b0c <clear@@Base+0xd0ac>
  410ae4:	and	x9, x9, #0xffffffffffffffe
  410ae8:	mov	w10, #0x28                  	// #40
  410aec:	madd	x9, x9, x10, x8
  410af0:	adrp	x10, 435000 <PC+0x2800>
  410af4:	add	x10, x10, #0x970
  410af8:	add	x11, x9, #0x28
  410afc:	cmp	x11, x10
  410b00:	str	x11, [x9]
  410b04:	mov	x9, x11
  410b08:	b.cc	410af8 <clear@@Base+0xd098>  // b.lo, b.ul, b.last
  410b0c:	adrp	x9, 435000 <PC+0x2800>
  410b10:	mov	w10, #0x1f18                	// #7960
  410b14:	adrp	x12, 435000 <PC+0x2800>
  410b18:	str	xzr, [x8, #7920]
  410b1c:	adrp	x11, 435000 <PC+0x2800>
  410b20:	add	x12, x12, #0x9d0
  410b24:	mov	w13, #0x1                   	// #1
  410b28:	str	x8, [x9, #2496]
  410b2c:	add	x8, x8, x10
  410b30:	stp	x12, x12, [x12]
  410b34:	stp	xzr, xzr, [x12, #16]
  410b38:	str	x8, [x11, #2504]
  410b3c:	str	x13, [x12, #32]
  410b40:	ret
  410b44:	adrp	x8, 435000 <PC+0x2800>
  410b48:	add	x8, x8, #0x9d0
  410b4c:	ldr	x10, [x8]
  410b50:	cmp	x10, x8
  410b54:	b.eq	410b7c <clear@@Base+0xd11c>  // b.none
  410b58:	ldr	x9, [x10, #16]
  410b5c:	cmp	x9, x1
  410b60:	b.ge	410b88 <clear@@Base+0xd128>  // b.tcont
  410b64:	ldr	x9, [x10, #32]
  410b68:	cmp	x9, x0
  410b6c:	b.eq	410c34 <clear@@Base+0xd1d4>  // b.none
  410b70:	ldr	x10, [x10]
  410b74:	cmp	x10, x8
  410b78:	b.ne	410b58 <clear@@Base+0xd0f8>  // b.any
  410b7c:	mov	w12, #0x1                   	// #1
  410b80:	mov	x10, x8
  410b84:	b	410b8c <clear@@Base+0xd12c>
  410b88:	mov	w12, wzr
  410b8c:	adrp	x14, 435000 <PC+0x2800>
  410b90:	ldr	x13, [x14, #2496]
  410b94:	ldr	x11, [x10, #8]
  410b98:	adrp	x9, 435000 <PC+0x2800>
  410b9c:	cbz	x13, 410bac <clear@@Base+0xd14c>
  410ba0:	ldr	x15, [x13]
  410ba4:	str	x15, [x14, #2496]
  410ba8:	b	410bb4 <clear@@Base+0xd154>
  410bac:	ldr	x13, [x9, #2504]
  410bb0:	str	xzr, [x9, #2504]
  410bb4:	cmp	x13, x8
  410bb8:	stp	x10, x11, [x13]
  410bbc:	str	x1, [x13, #16]
  410bc0:	str	x0, [x13, #32]
  410bc4:	str	x13, [x10, #8]
  410bc8:	str	x13, [x11]
  410bcc:	b.eq	410bf0 <clear@@Base+0xd190>  // b.none
  410bd0:	ldr	x14, [x13]
  410bd4:	cmp	x14, x8
  410bd8:	b.eq	410bf0 <clear@@Base+0xd190>  // b.none
  410bdc:	ldr	x15, [x13, #8]
  410be0:	ldr	x14, [x14, #16]
  410be4:	ldr	x15, [x15, #16]
  410be8:	sub	x14, x14, x15
  410bec:	str	x14, [x13, #24]
  410bf0:	tbnz	w12, #0, 410c0c <clear@@Base+0xd1ac>
  410bf4:	ldr	x12, [x10]
  410bf8:	cmp	x12, x8
  410bfc:	b.eq	410c0c <clear@@Base+0xd1ac>  // b.none
  410c00:	ldr	x12, [x12, #16]
  410c04:	sub	x12, x12, x1
  410c08:	str	x12, [x10, #24]
  410c0c:	cmp	x11, x8
  410c10:	b.eq	410c2c <clear@@Base+0xd1cc>  // b.none
  410c14:	cmp	x13, x8
  410c18:	b.eq	410c2c <clear@@Base+0xd1cc>  // b.none
  410c1c:	ldr	x10, [x11, #8]
  410c20:	ldr	x10, [x10, #16]
  410c24:	sub	x10, x1, x10
  410c28:	str	x10, [x11, #24]
  410c2c:	ldr	x10, [x9, #2504]
  410c30:	cbz	x10, 410c38 <clear@@Base+0xd1d8>
  410c34:	ret
  410c38:	ldr	x13, [x8]
  410c3c:	ldr	x11, [x13]
  410c40:	cmp	x11, x8
  410c44:	b.eq	410c88 <clear@@Base+0xd228>  // b.none
  410c48:	ldr	x12, [x13, #24]
  410c4c:	mov	x10, xzr
  410c50:	mov	x14, x12
  410c54:	cmp	x12, x14
  410c58:	mov	x15, x11
  410c5c:	b.gt	410c70 <clear@@Base+0xd210>
  410c60:	str	x13, [x9, #2504]
  410c64:	ldr	x15, [x13]
  410c68:	mov	x10, x13
  410c6c:	mov	x14, x12
  410c70:	ldr	x11, [x15]
  410c74:	cmp	x11, x8
  410c78:	b.eq	410c8c <clear@@Base+0xd22c>  // b.none
  410c7c:	ldr	x12, [x15, #24]
  410c80:	mov	x13, x15
  410c84:	b	410c54 <clear@@Base+0xd1f4>
  410c88:	mov	x10, xzr
  410c8c:	ldp	x9, x8, [x10]
  410c90:	str	x8, [x9, #8]
  410c94:	ldr	x8, [x10, #8]
  410c98:	str	x9, [x8]
  410c9c:	ret
  410ca0:	stp	x29, x30, [sp, #-96]!
  410ca4:	stp	x20, x19, [sp, #80]
  410ca8:	cmn	x0, #0x1
  410cac:	mov	x20, xzr
  410cb0:	str	x27, [sp, #16]
  410cb4:	stp	x26, x25, [sp, #32]
  410cb8:	stp	x24, x23, [sp, #48]
  410cbc:	stp	x22, x21, [sp, #64]
  410cc0:	mov	x29, sp
  410cc4:	b.eq	410f0c <clear@@Base+0xd4ac>  // b.none
  410cc8:	adrp	x23, 437000 <PC+0x4800>
  410ccc:	ldr	w8, [x23, #452]
  410cd0:	cbz	w8, 410f0c <clear@@Base+0xd4ac>
  410cd4:	mov	x19, x0
  410cd8:	cmp	x0, #0x1
  410cdc:	b.lt	410d18 <clear@@Base+0xd2b8>  // b.tstop
  410ce0:	adrp	x8, 435000 <PC+0x2800>
  410ce4:	add	x8, x8, #0x9d0
  410ce8:	ldr	x20, [x8]
  410cec:	cmp	x20, x8
  410cf0:	b.eq	410d0c <clear@@Base+0xd2ac>  // b.none
  410cf4:	ldr	x9, [x20, #16]
  410cf8:	cmp	x9, x19
  410cfc:	b.ge	410d20 <clear@@Base+0xd2c0>  // b.tcont
  410d00:	ldr	x20, [x20]
  410d04:	cmp	x20, x8
  410d08:	b.ne	410cf4 <clear@@Base+0xd294>  // b.any
  410d0c:	mov	w21, #0x1                   	// #1
  410d10:	mov	x20, x8
  410d14:	b	410d24 <clear@@Base+0xd2c4>
  410d18:	mov	w20, #0x1                   	// #1
  410d1c:	b	410f0c <clear@@Base+0xd4ac>
  410d20:	mov	w21, wzr
  410d24:	ldr	x8, [x20, #16]
  410d28:	cmp	x8, x19
  410d2c:	b.ne	410d38 <clear@@Base+0xd2d8>  // b.any
  410d30:	ldr	x20, [x20, #32]
  410d34:	b	410f0c <clear@@Base+0xd4ac>
  410d38:	bl	413b98 <clear@@Base+0x10138>
  410d3c:	adrp	x24, 435000 <PC+0x2800>
  410d40:	str	x0, [x24, #2552]
  410d44:	ldr	x22, [x20, #8]
  410d48:	ldr	x0, [x22, #16]
  410d4c:	tbnz	w21, #0, 410d64 <clear@@Base+0xd304>
  410d50:	ldr	x8, [x20, #16]
  410d54:	sub	x9, x19, x0
  410d58:	sub	x10, x8, x19
  410d5c:	cmp	x9, x10
  410d60:	b.ge	410e10 <clear@@Base+0xd3b0>  // b.tcont
  410d64:	bl	40481c <clear@@Base+0xdbc>
  410d68:	cbnz	w0, 410f08 <clear@@Base+0xd4a8>
  410d6c:	adrp	x25, 435000 <PC+0x2800>
  410d70:	str	wzr, [x25, #2560]
  410d74:	ldr	x21, [x22, #16]
  410d78:	ldr	x20, [x22, #32]
  410d7c:	cmp	x21, x19
  410d80:	b.ge	410ec0 <clear@@Base+0xd460>  // b.tcont
  410d84:	adrp	x22, 41c000 <winch@@Base+0x42ac>
  410d88:	adrp	x26, 437000 <PC+0x4800>
  410d8c:	add	x22, x22, #0xf66
  410d90:	mov	w27, #0xffffffff            	// #-1
  410d94:	b	410da4 <clear@@Base+0xd344>
  410d98:	cmp	x21, x19
  410d9c:	add	x20, x20, #0x1
  410da0:	b.ge	410ec0 <clear@@Base+0xd460>  // b.tcont
  410da4:	mov	x0, x21
  410da8:	mov	x1, xzr
  410dac:	mov	x2, xzr
  410db0:	bl	4100ac <clear@@Base+0xc64c>
  410db4:	ldrb	w8, [x26, #640]
  410db8:	tst	w8, #0x3
  410dbc:	b.ne	410edc <clear@@Base+0xd47c>  // b.any
  410dc0:	mov	x21, x0
  410dc4:	cmn	x0, #0x1
  410dc8:	b.eq	410f08 <clear@@Base+0xd4a8>  // b.none
  410dcc:	ldr	w8, [x25, #2560]
  410dd0:	tbnz	w8, #31, 410d98 <clear@@Base+0xd338>
  410dd4:	add	w9, w8, #0x1
  410dd8:	cmp	w8, #0x64
  410ddc:	str	w9, [x25, #2560]
  410de0:	b.lt	410d98 <clear@@Base+0xd338>  // b.tstop
  410de4:	str	wzr, [x25, #2560]
  410de8:	bl	413b98 <clear@@Base+0x10138>
  410dec:	ldr	x8, [x24, #2552]
  410df0:	add	x8, x8, #0x2
  410df4:	cmp	x0, x8
  410df8:	b.lt	410d98 <clear@@Base+0xd338>  // b.tstop
  410dfc:	mov	x0, x22
  410e00:	mov	x1, xzr
  410e04:	bl	4149a8 <error@@Base+0x748>
  410e08:	str	w27, [x25, #2560]
  410e0c:	b	410d98 <clear@@Base+0xd338>
  410e10:	mov	x0, x8
  410e14:	bl	40481c <clear@@Base+0xdbc>
  410e18:	cbnz	w0, 410f08 <clear@@Base+0xd4a8>
  410e1c:	adrp	x25, 435000 <PC+0x2800>
  410e20:	str	wzr, [x25, #2560]
  410e24:	ldr	x21, [x20, #16]
  410e28:	ldr	x20, [x20, #32]
  410e2c:	cmp	x21, x19
  410e30:	b.le	410f2c <clear@@Base+0xd4cc>
  410e34:	adrp	x22, 41c000 <winch@@Base+0x42ac>
  410e38:	adrp	x26, 437000 <PC+0x4800>
  410e3c:	add	x22, x22, #0xf66
  410e40:	mov	w27, #0xffffffff            	// #-1
  410e44:	b	410e54 <clear@@Base+0xd3f4>
  410e48:	cmp	x21, x19
  410e4c:	sub	x20, x20, #0x1
  410e50:	b.le	410f2c <clear@@Base+0xd4cc>
  410e54:	mov	x0, x21
  410e58:	mov	x1, xzr
  410e5c:	mov	x2, xzr
  410e60:	bl	410264 <clear@@Base+0xc804>
  410e64:	ldrb	w8, [x26, #640]
  410e68:	tst	w8, #0x3
  410e6c:	b.ne	410edc <clear@@Base+0xd47c>  // b.any
  410e70:	mov	x21, x0
  410e74:	cmn	x0, #0x1
  410e78:	b.eq	410f08 <clear@@Base+0xd4a8>  // b.none
  410e7c:	ldr	w8, [x25, #2560]
  410e80:	tbnz	w8, #31, 410e48 <clear@@Base+0xd3e8>
  410e84:	add	w9, w8, #0x1
  410e88:	cmp	w8, #0x64
  410e8c:	str	w9, [x25, #2560]
  410e90:	b.lt	410e48 <clear@@Base+0xd3e8>  // b.tstop
  410e94:	str	wzr, [x25, #2560]
  410e98:	bl	413b98 <clear@@Base+0x10138>
  410e9c:	ldr	x8, [x24, #2552]
  410ea0:	add	x8, x8, #0x2
  410ea4:	cmp	x0, x8
  410ea8:	b.lt	410e48 <clear@@Base+0xd3e8>  // b.tstop
  410eac:	mov	x0, x22
  410eb0:	mov	x1, xzr
  410eb4:	bl	4149a8 <error@@Base+0x748>
  410eb8:	str	w27, [x25, #2560]
  410ebc:	b	410e48 <clear@@Base+0xd3e8>
  410ec0:	mov	x0, x20
  410ec4:	mov	x1, x21
  410ec8:	bl	410b44 <clear@@Base+0xd0e4>
  410ecc:	cmp	x21, x19
  410ed0:	cset	w8, gt
  410ed4:	sub	x0, x20, x8
  410ed8:	b	410f10 <clear@@Base+0xd4b0>
  410edc:	ldr	w8, [x23, #452]
  410ee0:	cmp	w8, #0x2
  410ee4:	b.ne	410ef4 <clear@@Base+0xd494>  // b.any
  410ee8:	adrp	x8, 437000 <PC+0x4800>
  410eec:	mov	w9, #0x1                   	// #1
  410ef0:	str	w9, [x8, #412]
  410ef4:	adrp	x0, 41c000 <winch@@Base+0x42ac>
  410ef8:	add	x0, x0, #0xf4e
  410efc:	mov	x1, xzr
  410f00:	str	wzr, [x23, #452]
  410f04:	bl	414260 <error@@Base>
  410f08:	mov	x20, xzr
  410f0c:	mov	x0, x20
  410f10:	ldp	x20, x19, [sp, #80]
  410f14:	ldp	x22, x21, [sp, #64]
  410f18:	ldp	x24, x23, [sp, #48]
  410f1c:	ldp	x26, x25, [sp, #32]
  410f20:	ldr	x27, [sp, #16]
  410f24:	ldp	x29, x30, [sp], #96
  410f28:	ret
  410f2c:	mov	x0, x20
  410f30:	mov	x1, x21
  410f34:	bl	410b44 <clear@@Base+0xd0e4>
  410f38:	b	410f0c <clear@@Base+0xd4ac>
  410f3c:	stp	x29, x30, [sp, #-48]!
  410f40:	cmp	x0, #0x2
  410f44:	stp	x22, x21, [sp, #16]
  410f48:	stp	x20, x19, [sp, #32]
  410f4c:	mov	x29, sp
  410f50:	b.ge	410f5c <clear@@Base+0xd4fc>  // b.tcont
  410f54:	mov	x0, xzr
  410f58:	b	411098 <clear@@Base+0xd638>
  410f5c:	adrp	x8, 435000 <PC+0x2800>
  410f60:	add	x8, x8, #0x9d0
  410f64:	ldr	x21, [x8]
  410f68:	mov	x19, x0
  410f6c:	cmp	x21, x8
  410f70:	b.eq	410f8c <clear@@Base+0xd52c>  // b.none
  410f74:	ldr	x9, [x21, #32]
  410f78:	cmp	x9, x19
  410f7c:	b.ge	410f98 <clear@@Base+0xd538>  // b.tcont
  410f80:	ldr	x21, [x21]
  410f84:	cmp	x21, x8
  410f88:	b.ne	410f74 <clear@@Base+0xd514>  // b.any
  410f8c:	mov	w9, #0x1                   	// #1
  410f90:	mov	x21, x8
  410f94:	b	410f9c <clear@@Base+0xd53c>
  410f98:	mov	w9, wzr
  410f9c:	ldr	x8, [x21, #32]
  410fa0:	subs	x8, x8, x19
  410fa4:	b.ne	410fb0 <clear@@Base+0xd550>  // b.any
  410fa8:	ldr	x0, [x21, #16]
  410fac:	b	411098 <clear@@Base+0xd638>
  410fb0:	ldr	x22, [x21, #8]
  410fb4:	tbnz	w9, #0, 410fc8 <clear@@Base+0xd568>
  410fb8:	ldr	x9, [x22, #32]
  410fbc:	sub	x9, x19, x9
  410fc0:	cmp	x9, x8
  410fc4:	b.ge	411024 <clear@@Base+0xd5c4>  // b.tcont
  410fc8:	ldr	x0, [x22, #16]
  410fcc:	bl	40481c <clear@@Base+0xdbc>
  410fd0:	cbnz	w0, 411030 <clear@@Base+0xd5d0>
  410fd4:	ldr	x20, [x22, #32]
  410fd8:	ldr	x21, [x22, #16]
  410fdc:	cmp	x20, x19
  410fe0:	b.ge	411088 <clear@@Base+0xd628>  // b.tcont
  410fe4:	adrp	x22, 437000 <PC+0x4800>
  410fe8:	mov	x0, x21
  410fec:	mov	x1, xzr
  410ff0:	mov	x2, xzr
  410ff4:	bl	4100ac <clear@@Base+0xc64c>
  410ff8:	mov	x21, x0
  410ffc:	cmn	x0, #0x1
  411000:	mov	x0, #0xffffffffffffffff    	// #-1
  411004:	b.eq	411098 <clear@@Base+0xd638>  // b.none
  411008:	ldr	w8, [x22, #640]
  41100c:	and	w8, w8, #0x3
  411010:	cbnz	w8, 411098 <clear@@Base+0xd638>
  411014:	add	x20, x20, #0x1
  411018:	cmp	x19, x20
  41101c:	b.ne	410fe8 <clear@@Base+0xd588>  // b.any
  411020:	b	411084 <clear@@Base+0xd624>
  411024:	ldr	x0, [x21, #16]
  411028:	bl	40481c <clear@@Base+0xdbc>
  41102c:	cbz	w0, 411038 <clear@@Base+0xd5d8>
  411030:	mov	x0, #0xffffffffffffffff    	// #-1
  411034:	b	411098 <clear@@Base+0xd638>
  411038:	ldr	x20, [x21, #32]
  41103c:	ldr	x21, [x21, #16]
  411040:	cmp	x20, x19
  411044:	b.le	411088 <clear@@Base+0xd628>
  411048:	adrp	x22, 437000 <PC+0x4800>
  41104c:	mov	x0, x21
  411050:	mov	x1, xzr
  411054:	mov	x2, xzr
  411058:	bl	410264 <clear@@Base+0xc804>
  41105c:	mov	x21, x0
  411060:	cmn	x0, #0x1
  411064:	mov	x0, #0xffffffffffffffff    	// #-1
  411068:	b.eq	411098 <clear@@Base+0xd638>  // b.none
  41106c:	ldr	w8, [x22, #640]
  411070:	and	w8, w8, #0x3
  411074:	cbnz	w8, 411098 <clear@@Base+0xd638>
  411078:	sub	x20, x20, #0x1
  41107c:	cmp	x20, x19
  411080:	b.gt	41104c <clear@@Base+0xd5ec>
  411084:	mov	x20, x19
  411088:	mov	x0, x20
  41108c:	mov	x1, x21
  411090:	bl	410b44 <clear@@Base+0xd0e4>
  411094:	mov	x0, x21
  411098:	ldp	x20, x19, [sp, #32]
  41109c:	ldp	x22, x21, [sp, #16]
  4110a0:	ldp	x29, x30, [sp], #48
  4110a4:	ret
  4110a8:	stp	x29, x30, [sp, #-48]!
  4110ac:	stp	x22, x21, [sp, #16]
  4110b0:	stp	x20, x19, [sp, #32]
  4110b4:	mov	x29, sp
  4110b8:	mov	w21, w0
  4110bc:	bl	414ffc <error@@Base+0xd9c>
  4110c0:	mov	x20, x0
  4110c4:	bl	40452c <clear@@Base+0xacc>
  4110c8:	cmn	x20, #0x1
  4110cc:	mov	x19, x0
  4110d0:	cset	w8, eq  // eq = none
  4110d4:	b.ne	411118 <clear@@Base+0xd6b8>  // b.any
  4110d8:	tbnz	w21, #31, 411118 <clear@@Base+0xd6b8>
  4110dc:	adrp	x22, 437000 <PC+0x4800>
  4110e0:	ldr	w9, [x22, #328]
  4110e4:	cmp	w9, w21
  4110e8:	b.le	411118 <clear@@Base+0xd6b8>
  4110ec:	add	w21, w21, #0x1
  4110f0:	mov	w0, w21
  4110f4:	bl	414ffc <error@@Base+0xd9c>
  4110f8:	cmn	x0, #0x1
  4110fc:	mov	x20, x0
  411100:	cset	w8, eq  // eq = none
  411104:	b.ne	411118 <clear@@Base+0xd6b8>  // b.any
  411108:	ldr	w9, [x22, #328]
  41110c:	cmp	w21, w9
  411110:	add	w21, w21, #0x1
  411114:	b.lt	4110f0 <clear@@Base+0xd690>  // b.tstop
  411118:	cmp	w8, #0x0
  41111c:	csel	x20, x19, x20, ne  // ne = any
  411120:	mov	x0, x20
  411124:	bl	410ca0 <clear@@Base+0xd240>
  411128:	cmp	x20, x19
  41112c:	ldp	x20, x19, [sp, #32]
  411130:	ldp	x22, x21, [sp, #16]
  411134:	cset	w8, eq  // eq = none
  411138:	sub	x0, x0, x8
  41113c:	ldp	x29, x30, [sp], #48
  411140:	ret
  411144:	stp	x29, x30, [sp, #-80]!
  411148:	stp	x26, x25, [sp, #16]
  41114c:	stp	x24, x23, [sp, #32]
  411150:	stp	x22, x21, [sp, #48]
  411154:	stp	x20, x19, [sp, #64]
  411158:	ldrb	w8, [x0]
  41115c:	mov	x21, x0
  411160:	mov	x19, x1
  411164:	mov	x29, sp
  411168:	cmp	w8, #0x2d
  41116c:	b.ne	411178 <clear@@Base+0xd718>  // b.any
  411170:	add	x21, x21, #0x1
  411174:	b	41119c <clear@@Base+0xd73c>
  411178:	bl	403a94 <clear@@Base+0x34>
  41117c:	adrp	x0, 419000 <winch@@Base+0x12ac>
  411180:	add	x0, x0, #0x90b
  411184:	bl	413f4c <clear@@Base+0x104ec>
  411188:	mov	x0, x21
  41118c:	bl	413f4c <clear@@Base+0x104ec>
  411190:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  411194:	add	x0, x0, #0x218
  411198:	bl	413f4c <clear@@Base+0x104ec>
  41119c:	bl	40b4a4 <clear@@Base+0x7a44>
  4111a0:	mov	x20, x0
  4111a4:	mov	x0, xzr
  4111a8:	bl	40b04c <clear@@Base+0x75ec>
  4111ac:	bl	4038ac <setlocale@plt+0x1bec>
  4111b0:	bl	413ed4 <clear@@Base+0x10474>
  4111b4:	mov	w0, wzr
  4111b8:	bl	402314 <setlocale@plt+0x654>
  4111bc:	mov	w0, wzr
  4111c0:	bl	417d98 <winch@@Base+0x44>
  4111c4:	mov	w0, wzr
  4111c8:	bl	401860 <dup@plt>
  4111cc:	mov	w22, w0
  4111d0:	mov	w0, wzr
  4111d4:	bl	401ab0 <close@plt>
  4111d8:	adrp	x0, 41c000 <winch@@Base+0x42ac>
  4111dc:	add	x0, x0, #0xf7f
  4111e0:	mov	w1, wzr
  4111e4:	bl	4019a0 <open@plt>
  4111e8:	tbz	w0, #31, 4111f4 <clear@@Base+0xd794>
  4111ec:	mov	w0, w22
  4111f0:	bl	401860 <dup@plt>
  4111f4:	adrp	x0, 419000 <winch@@Base+0x12ac>
  4111f8:	add	x0, x0, #0xd56
  4111fc:	bl	40a918 <clear@@Base+0x6eb8>
  411200:	cbz	x0, 41129c <clear@@Base+0xd83c>
  411204:	ldrb	w8, [x0]
  411208:	mov	x23, x0
  41120c:	cbz	w8, 41129c <clear@@Base+0xd83c>
  411210:	ldrb	w8, [x21]
  411214:	cbz	w8, 41128c <clear@@Base+0xd82c>
  411218:	mov	x0, x21
  41121c:	bl	40bdbc <clear@@Base+0x835c>
  411220:	cbz	x0, 41129c <clear@@Base+0xd83c>
  411224:	mov	x25, x0
  411228:	mov	x0, x23
  41122c:	bl	401830 <strlen@plt>
  411230:	mov	x24, x0
  411234:	mov	x0, x25
  411238:	bl	401830 <strlen@plt>
  41123c:	add	w8, w0, w24
  411240:	add	w26, w8, #0x5
  411244:	mov	w1, #0x1                   	// #1
  411248:	mov	w0, w26
  41124c:	bl	402238 <setlocale@plt+0x578>
  411250:	mov	x24, x0
  411254:	sxtw	x26, w26
  411258:	bl	40cc50 <clear@@Base+0x91f0>
  41125c:	adrp	x2, 419000 <winch@@Base+0x12ac>
  411260:	mov	x4, x0
  411264:	add	x2, x2, #0xd5c
  411268:	mov	x0, x24
  41126c:	mov	x1, x26
  411270:	mov	x3, x23
  411274:	mov	x5, x25
  411278:	bl	401900 <snprintf@plt>
  41127c:	mov	x0, x25
  411280:	bl	401b20 <free@plt>
  411284:	cbnz	x24, 4112bc <clear@@Base+0xd85c>
  411288:	b	41129c <clear@@Base+0xd83c>
  41128c:	mov	x0, x23
  411290:	bl	402170 <setlocale@plt+0x4b0>
  411294:	mov	x24, x0
  411298:	cbnz	x24, 4112bc <clear@@Base+0xd85c>
  41129c:	ldrb	w8, [x21]
  4112a0:	cbz	w8, 4112ac <clear@@Base+0xd84c>
  4112a4:	mov	x0, x21
  4112a8:	b	4112b4 <clear@@Base+0xd854>
  4112ac:	adrp	x0, 41e000 <winch@@Base+0x62ac>
  4112b0:	add	x0, x0, #0x187
  4112b4:	bl	402170 <setlocale@plt+0x4b0>
  4112b8:	mov	x24, x0
  4112bc:	mov	x0, x24
  4112c0:	bl	401a90 <system@plt>
  4112c4:	mov	x0, x24
  4112c8:	bl	401b20 <free@plt>
  4112cc:	mov	w0, wzr
  4112d0:	bl	401ab0 <close@plt>
  4112d4:	mov	w0, w22
  4112d8:	bl	401860 <dup@plt>
  4112dc:	mov	w0, w22
  4112e0:	bl	401ab0 <close@plt>
  4112e4:	mov	w0, #0x1                   	// #1
  4112e8:	mov	w21, #0x1                   	// #1
  4112ec:	bl	417d98 <winch@@Base+0x44>
  4112f0:	mov	w0, #0x1                   	// #1
  4112f4:	bl	402314 <setlocale@plt+0x654>
  4112f8:	cbz	x19, 411320 <clear@@Base+0xd8c0>
  4112fc:	mov	x0, x19
  411300:	bl	413f4c <clear@@Base+0x104ec>
  411304:	adrp	x0, 41c000 <winch@@Base+0x42ac>
  411308:	add	x0, x0, #0xf88
  41130c:	bl	413f4c <clear@@Base+0x104ec>
  411310:	bl	41421c <clear@@Base+0x107bc>
  411314:	mov	w0, #0xa                   	// #10
  411318:	bl	413e14 <clear@@Base+0x103b4>
  41131c:	bl	413ed4 <clear@@Base+0x10474>
  411320:	bl	403798 <setlocale@plt+0x1ad8>
  411324:	adrp	x8, 437000 <PC+0x4800>
  411328:	mov	x0, x20
  41132c:	str	w21, [x8, #412]
  411330:	bl	40b5b0 <clear@@Base+0x7b50>
  411334:	ldp	x20, x19, [sp, #64]
  411338:	ldp	x22, x21, [sp, #48]
  41133c:	ldp	x24, x23, [sp, #32]
  411340:	ldp	x26, x25, [sp, #16]
  411344:	mov	w0, wzr
  411348:	ldp	x29, x30, [sp], #80
  41134c:	b	417d54 <winch@@Base>
  411350:	stp	x29, x30, [sp, #-48]!
  411354:	stp	x22, x21, [sp, #16]
  411358:	stp	x20, x19, [sp, #32]
  41135c:	mov	x29, sp
  411360:	mov	x19, x1
  411364:	mov	w22, w0
  411368:	bl	4119c0 <clear@@Base+0xdf60>
  41136c:	cmn	x0, #0x1
  411370:	b.eq	4113a8 <clear@@Base+0xd948>  // b.none
  411374:	mov	x20, x0
  411378:	mov	w0, wzr
  41137c:	bl	414ffc <error@@Base+0xd9c>
  411380:	cmn	x0, #0x1
  411384:	csel	x21, xzr, x0, eq  // eq = none
  411388:	mov	w0, #0xffffffff            	// #-1
  41138c:	bl	414ffc <error@@Base+0xd9c>
  411390:	cmp	w22, #0x2e
  411394:	mov	x2, x0
  411398:	b.ne	4113b8 <clear@@Base+0xd958>  // b.any
  41139c:	mov	x0, x19
  4113a0:	mov	x1, x21
  4113a4:	b	4113e0 <clear@@Base+0xd980>
  4113a8:	ldp	x20, x19, [sp, #32]
  4113ac:	ldp	x22, x21, [sp, #16]
  4113b0:	ldp	x29, x30, [sp], #48
  4113b4:	ret
  4113b8:	cmp	x20, x21
  4113bc:	b.le	4113d8 <clear@@Base+0xd978>
  4113c0:	cmn	x2, #0x1
  4113c4:	b.eq	41139c <clear@@Base+0xd93c>  // b.none
  4113c8:	mov	x0, x19
  4113cc:	mov	x1, x21
  4113d0:	mov	x2, x20
  4113d4:	b	4113e0 <clear@@Base+0xd980>
  4113d8:	mov	x0, x19
  4113dc:	mov	x1, x20
  4113e0:	ldp	x20, x19, [sp, #32]
  4113e4:	ldp	x22, x21, [sp, #16]
  4113e8:	ldp	x29, x30, [sp], #48
  4113ec:	b	4113f0 <clear@@Base+0xd990>
  4113f0:	stp	x29, x30, [sp, #-48]!
  4113f4:	stp	x22, x21, [sp, #16]
  4113f8:	mov	x22, x0
  4113fc:	mov	x0, x1
  411400:	stp	x20, x19, [sp, #32]
  411404:	mov	x29, sp
  411408:	mov	x20, x2
  41140c:	mov	x21, x1
  411410:	bl	40481c <clear@@Base+0xdbc>
  411414:	cbz	w0, 411430 <clear@@Base+0xd9d0>
  411418:	adrp	x0, 41c000 <winch@@Base+0x42ac>
  41141c:	add	x0, x0, #0xf99
  411420:	mov	x1, xzr
  411424:	bl	414260 <error@@Base>
  411428:	mov	w0, #0xffffffff            	// #-1
  41142c:	b	41153c <clear@@Base+0xdadc>
  411430:	adrp	x1, 419000 <winch@@Base+0x12ac>
  411434:	add	x1, x1, #0x13d
  411438:	mov	x0, x22
  41143c:	bl	4019b0 <popen@plt>
  411440:	cbz	x0, 41154c <clear@@Base+0xdaec>
  411444:	mov	x19, x0
  411448:	bl	403a94 <clear@@Base+0x34>
  41144c:	adrp	x0, 419000 <winch@@Base+0x12ac>
  411450:	add	x0, x0, #0x90b
  411454:	bl	413f4c <clear@@Base+0x104ec>
  411458:	mov	x0, x22
  41145c:	bl	413f4c <clear@@Base+0x104ec>
  411460:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  411464:	add	x0, x0, #0x218
  411468:	bl	413f4c <clear@@Base+0x104ec>
  41146c:	bl	4038ac <setlocale@plt+0x1bec>
  411470:	bl	413ed4 <clear@@Base+0x10474>
  411474:	mov	w0, wzr
  411478:	bl	402314 <setlocale@plt+0x654>
  41147c:	mov	w0, wzr
  411480:	bl	417d98 <winch@@Base+0x44>
  411484:	mov	w0, #0xd                   	// #13
  411488:	mov	w1, #0x1                   	// #1
  41148c:	bl	401930 <signal@plt>
  411490:	mov	w22, #0xffffffff            	// #-1
  411494:	cmn	x20, #0x1
  411498:	b.eq	4114a8 <clear@@Base+0xda48>  // b.none
  41149c:	cmp	x21, x20
  4114a0:	b.gt	4114cc <clear@@Base+0xda6c>
  4114a4:	add	x21, x21, #0x1
  4114a8:	bl	4046d8 <clear@@Base+0xc78>
  4114ac:	mov	w22, w0
  4114b0:	cmn	w0, #0x1
  4114b4:	b.eq	4114cc <clear@@Base+0xda6c>  // b.none
  4114b8:	mov	w0, w22
  4114bc:	mov	x1, x19
  4114c0:	bl	4018c0 <putc@plt>
  4114c4:	cmn	w0, #0x1
  4114c8:	b.ne	411494 <clear@@Base+0xda34>  // b.any
  4114cc:	cmn	w22, #0x1
  4114d0:	b.eq	4114fc <clear@@Base+0xda9c>  // b.none
  4114d4:	cmp	w22, #0xa
  4114d8:	b.eq	4114fc <clear@@Base+0xda9c>  // b.none
  4114dc:	bl	4046d8 <clear@@Base+0xc78>
  4114e0:	cmn	w0, #0x1
  4114e4:	b.eq	4114fc <clear@@Base+0xda9c>  // b.none
  4114e8:	mov	x1, x19
  4114ec:	mov	w22, w0
  4114f0:	bl	4018c0 <putc@plt>
  4114f4:	cmn	w0, #0x1
  4114f8:	b.ne	4114cc <clear@@Base+0xda6c>  // b.any
  4114fc:	mov	x0, x19
  411500:	bl	401c30 <pclose@plt>
  411504:	mov	w0, #0xd                   	// #13
  411508:	mov	x1, xzr
  41150c:	bl	401930 <signal@plt>
  411510:	mov	w0, #0x1                   	// #1
  411514:	mov	w19, #0x1                   	// #1
  411518:	bl	417d98 <winch@@Base+0x44>
  41151c:	mov	w0, #0x1                   	// #1
  411520:	bl	402314 <setlocale@plt+0x654>
  411524:	bl	403798 <setlocale@plt+0x1ad8>
  411528:	adrp	x8, 437000 <PC+0x4800>
  41152c:	mov	w0, wzr
  411530:	str	w19, [x8, #412]
  411534:	bl	417d54 <winch@@Base>
  411538:	mov	w0, wzr
  41153c:	ldp	x20, x19, [sp, #32]
  411540:	ldp	x22, x21, [sp, #16]
  411544:	ldp	x29, x30, [sp], #48
  411548:	ret
  41154c:	adrp	x0, 41c000 <winch@@Base+0x42ac>
  411550:	add	x0, x0, #0xfb7
  411554:	b	411420 <clear@@Base+0xd9c0>
  411558:	adrp	x10, 435000 <PC+0x2800>
  41155c:	mov	x8, xzr
  411560:	mov	x9, xzr
  411564:	add	x10, x10, #0xa10
  411568:	mov	x11, #0xffffffffffffffff    	// #-1
  41156c:	mov	w12, #0xffffffff            	// #-1
  411570:	mov	w13, #0x27                  	// #39
  411574:	mov	w14, #0x61                  	// #97
  411578:	b	4115ac <clear@@Base+0xdb4c>
  41157c:	cmp	x9, #0x1a
  411580:	csel	x15, x14, x13, cc  // cc = lo, ul, last
  411584:	add	w15, w9, w15
  411588:	add	x16, x10, x8
  41158c:	add	x8, x8, #0x28
  411590:	cmp	x8, #0x870
  411594:	add	x9, x9, #0x1
  411598:	strb	w15, [x16]
  41159c:	stp	xzr, x11, [x16, #16]
  4115a0:	str	w12, [x16, #32]
  4115a4:	str	xzr, [x16, #8]
  4115a8:	b.eq	4115cc <clear@@Base+0xdb6c>  // b.none
  4115ac:	cmp	w9, #0x34
  4115b0:	b.eq	4115c4 <clear@@Base+0xdb64>  // b.none
  4115b4:	cmp	w9, #0x35
  4115b8:	b.ne	41157c <clear@@Base+0xdb1c>  // b.any
  4115bc:	mov	w15, #0x27                  	// #39
  4115c0:	b	411588 <clear@@Base+0xdb28>
  4115c4:	mov	w15, #0x23                  	// #35
  4115c8:	b	411588 <clear@@Base+0xdb28>
  4115cc:	ret
  4115d0:	stp	x29, x30, [sp, #-16]!
  4115d4:	mov	x29, sp
  4115d8:	bl	4115ec <clear@@Base+0xdb8c>
  4115dc:	cmp	x0, #0x0
  4115e0:	cset	w0, eq  // eq = none
  4115e4:	ldp	x29, x30, [sp], #16
  4115e8:	ret
  4115ec:	stp	x29, x30, [sp, #-32]!
  4115f0:	cmp	w0, #0x2d
  4115f4:	stp	x20, x19, [sp, #16]
  4115f8:	mov	x29, sp
  4115fc:	b.gt	41161c <clear@@Base+0xdbbc>
  411600:	cmp	w0, #0x24
  411604:	b.eq	41164c <clear@@Base+0xdbec>  // b.none
  411608:	cmp	w0, #0x27
  41160c:	b.ne	411684 <clear@@Base+0xdc24>  // b.any
  411610:	adrp	x19, 436000 <PC+0x3800>
  411614:	add	x19, x19, #0x258
  411618:	b	411730 <clear@@Base+0xdcd0>
  41161c:	cmp	w0, #0x2e
  411620:	b.eq	411660 <clear@@Base+0xdc00>  // b.none
  411624:	cmp	w0, #0x5e
  411628:	b.ne	411684 <clear@@Base+0xdc24>  // b.any
  41162c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  411630:	ldr	x8, [x8, #2064]
  411634:	adrp	x19, 436000 <PC+0x3800>
  411638:	add	x19, x19, #0x280
  41163c:	stp	xzr, xzr, [x19, #16]
  411640:	str	x8, [x19, #8]
  411644:	str	wzr, [x19, #32]
  411648:	b	411730 <clear@@Base+0xdcd0>
  41164c:	bl	4049ac <clear@@Base+0xf4c>
  411650:	cbz	w0, 4116c8 <clear@@Base+0xdc68>
  411654:	adrp	x0, 41c000 <winch@@Base+0x42ac>
  411658:	add	x0, x0, #0xe44
  41165c:	b	411724 <clear@@Base+0xdcc4>
  411660:	adrp	x19, 436000 <PC+0x3800>
  411664:	add	x19, x19, #0x280
  411668:	add	x0, x19, #0x18
  41166c:	mov	w1, wzr
  411670:	bl	415244 <error@@Base+0xfe4>
  411674:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  411678:	ldr	x8, [x8, #2064]
  41167c:	stp	x8, xzr, [x19, #8]
  411680:	b	411730 <clear@@Base+0xdcd0>
  411684:	sub	w8, w0, #0x61
  411688:	cmp	w8, #0x19
  41168c:	b.hi	4116a4 <clear@@Base+0xdc44>  // b.pmore
  411690:	adrp	x9, 435000 <PC+0x2800>
  411694:	add	x9, x9, #0xa10
  411698:	mov	w10, #0x28                  	// #40
  41169c:	umaddl	x19, w8, w10, x9
  4116a0:	b	411704 <clear@@Base+0xdca4>
  4116a4:	sub	w8, w0, #0x41
  4116a8:	cmp	w8, #0x19
  4116ac:	b.hi	4116f4 <clear@@Base+0xdc94>  // b.pmore
  4116b0:	adrp	x8, 435000 <PC+0x2800>
  4116b4:	add	x8, x8, #0xa10
  4116b8:	mov	w9, #0x28                  	// #40
  4116bc:	smaddl	x8, w0, w9, x8
  4116c0:	sub	x19, x8, #0x618
  4116c4:	b	411704 <clear@@Base+0xdca4>
  4116c8:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4116cc:	ldr	x20, [x8, #2064]
  4116d0:	bl	404578 <clear@@Base+0xb18>
  4116d4:	adrp	x8, 437000 <PC+0x4800>
  4116d8:	ldr	w8, [x8, #328]
  4116dc:	adrp	x19, 436000 <PC+0x3800>
  4116e0:	add	x19, x19, #0x280
  4116e4:	stp	xzr, x0, [x19, #16]
  4116e8:	str	w8, [x19, #32]
  4116ec:	str	x20, [x19, #8]
  4116f0:	b	411730 <clear@@Base+0xdcd0>
  4116f4:	cmp	w0, #0x23
  4116f8:	b.ne	41171c <clear@@Base+0xdcbc>  // b.any
  4116fc:	adrp	x19, 436000 <PC+0x3800>
  411700:	add	x19, x19, #0x230
  411704:	ldr	x8, [x19, #24]
  411708:	cmn	x8, #0x1
  41170c:	b.ne	411730 <clear@@Base+0xdcd0>  // b.any
  411710:	adrp	x0, 41c000 <winch@@Base+0x42ac>
  411714:	add	x0, x0, #0xff2
  411718:	b	411724 <clear@@Base+0xdcc4>
  41171c:	adrp	x0, 41c000 <winch@@Base+0x42ac>
  411720:	add	x0, x0, #0xfff
  411724:	mov	x1, xzr
  411728:	bl	414260 <error@@Base>
  41172c:	mov	x19, xzr
  411730:	mov	x0, x19
  411734:	ldp	x20, x19, [sp, #16]
  411738:	ldp	x29, x30, [sp], #32
  41173c:	ret
  411740:	sub	sp, sp, #0x30
  411744:	sub	w8, w0, #0x61
  411748:	cmp	w8, #0x19
  41174c:	stp	x29, x30, [sp, #16]
  411750:	str	x19, [sp, #32]
  411754:	add	x29, sp, #0x10
  411758:	b.hi	411770 <clear@@Base+0xdd10>  // b.pmore
  41175c:	adrp	x9, 435000 <PC+0x2800>
  411760:	add	x9, x9, #0xa10
  411764:	mov	w10, #0x28                  	// #40
  411768:	umaddl	x19, w8, w10, x9
  41176c:	b	4117a4 <clear@@Base+0xdd44>
  411770:	sub	w8, w0, #0x41
  411774:	cmp	w8, #0x19
  411778:	b.hi	411794 <clear@@Base+0xdd34>  // b.pmore
  41177c:	adrp	x8, 435000 <PC+0x2800>
  411780:	add	x8, x8, #0xa10
  411784:	mov	w9, #0x28                  	// #40
  411788:	smaddl	x8, w0, w9, x8
  41178c:	sub	x19, x8, #0x618
  411790:	b	4117a4 <clear@@Base+0xdd44>
  411794:	cmp	w0, #0x23
  411798:	b.ne	4117e8 <clear@@Base+0xdd88>  // b.any
  41179c:	adrp	x19, 436000 <PC+0x3800>
  4117a0:	add	x19, x19, #0x230
  4117a4:	mov	x0, sp
  4117a8:	bl	415244 <error@@Base+0xfe4>
  4117ac:	ldr	x8, [sp]
  4117b0:	cmn	x8, #0x1
  4117b4:	b.eq	4117e0 <clear@@Base+0xdd80>  // b.none
  4117b8:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  4117bc:	ldr	w10, [sp, #8]
  4117c0:	stp	xzr, x8, [x19, #16]
  4117c4:	ldr	x8, [x9, #2064]
  4117c8:	adrp	x9, 435000 <PC+0x2800>
  4117cc:	mov	w11, #0x1                   	// #1
  4117d0:	str	w10, [x19, #32]
  4117d4:	str	x8, [x19, #8]
  4117d8:	str	w11, [x9, #2568]
  4117dc:	b	4117f8 <clear@@Base+0xdd98>
  4117e0:	bl	403a20 <setlocale@plt+0x1d60>
  4117e4:	b	4117f8 <clear@@Base+0xdd98>
  4117e8:	adrp	x0, 41c000 <winch@@Base+0x42ac>
  4117ec:	add	x0, x0, #0xfff
  4117f0:	mov	x1, xzr
  4117f4:	bl	414260 <error@@Base>
  4117f8:	ldr	x19, [sp, #32]
  4117fc:	ldp	x29, x30, [sp, #16]
  411800:	add	sp, sp, #0x30
  411804:	ret
  411808:	sub	w8, w0, #0x61
  41180c:	cmp	w8, #0x19
  411810:	b.hi	411828 <clear@@Base+0xddc8>  // b.pmore
  411814:	adrp	x9, 435000 <PC+0x2800>
  411818:	add	x9, x9, #0xa10
  41181c:	mov	w10, #0x28                  	// #40
  411820:	umaddl	x8, w8, w10, x9
  411824:	b	41185c <clear@@Base+0xddfc>
  411828:	sub	w8, w0, #0x41
  41182c:	cmp	w8, #0x19
  411830:	b.hi	41184c <clear@@Base+0xddec>  // b.pmore
  411834:	adrp	x8, 435000 <PC+0x2800>
  411838:	add	x8, x8, #0xa10
  41183c:	mov	w9, #0x28                  	// #40
  411840:	smaddl	x8, w0, w9, x8
  411844:	sub	x8, x8, #0x618
  411848:	b	41185c <clear@@Base+0xddfc>
  41184c:	cmp	w0, #0x23
  411850:	b.ne	411884 <clear@@Base+0xde24>  // b.any
  411854:	adrp	x8, 436000 <PC+0x3800>
  411858:	add	x8, x8, #0x230
  41185c:	ldr	x9, [x8, #24]
  411860:	cmn	x9, #0x1
  411864:	b.eq	411880 <clear@@Base+0xde20>  // b.none
  411868:	mov	x9, #0xffffffffffffffff    	// #-1
  41186c:	adrp	x10, 435000 <PC+0x2800>
  411870:	mov	w11, #0x1                   	// #1
  411874:	str	x9, [x8, #24]
  411878:	str	w11, [x10, #2568]
  41187c:	ret
  411880:	b	403a20 <setlocale@plt+0x1d60>
  411884:	adrp	x0, 41c000 <winch@@Base+0x42ac>
  411888:	add	x0, x0, #0xfff
  41188c:	mov	x1, xzr
  411890:	b	414260 <error@@Base>
  411894:	sub	sp, sp, #0x20
  411898:	stp	x29, x30, [sp, #16]
  41189c:	add	x29, sp, #0x10
  4118a0:	bl	404f48 <clear@@Base+0x14e8>
  4118a4:	tbnz	w0, #3, 4118e0 <clear@@Base+0xde80>
  4118a8:	mov	x0, sp
  4118ac:	mov	w1, wzr
  4118b0:	bl	415244 <error@@Base+0xfe4>
  4118b4:	ldr	x8, [sp]
  4118b8:	cmn	x8, #0x1
  4118bc:	b.eq	4118e0 <clear@@Base+0xde80>  // b.none
  4118c0:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  4118c4:	ldr	w10, [sp, #8]
  4118c8:	ldr	x9, [x9, #2064]
  4118cc:	adrp	x11, 436000 <PC+0x3800>
  4118d0:	add	x11, x11, #0x260
  4118d4:	stp	xzr, x8, [x11, #8]
  4118d8:	str	w10, [x11, #24]
  4118dc:	str	x9, [x11]
  4118e0:	ldp	x29, x30, [sp, #16]
  4118e4:	add	sp, sp, #0x20
  4118e8:	ret
  4118ec:	stp	x29, x30, [sp, #-48]!
  4118f0:	str	x21, [sp, #16]
  4118f4:	stp	x20, x19, [sp, #32]
  4118f8:	mov	x29, sp
  4118fc:	bl	4115ec <clear@@Base+0xdb8c>
  411900:	cbz	x0, 411998 <clear@@Base+0xdf38>
  411904:	adrp	x8, 436000 <PC+0x3800>
  411908:	add	x8, x8, #0x258
  41190c:	mov	x19, x0
  411910:	cmp	x0, x8
  411914:	adrp	x21, 432000 <winch@@Base+0x1a2ac>
  411918:	b.ne	411948 <clear@@Base+0xdee8>  // b.any
  41191c:	ldr	x8, [x8, #24]
  411920:	cmn	x8, #0x1
  411924:	b.ne	411948 <clear@@Base+0xdee8>  // b.any
  411928:	adrp	x8, 437000 <PC+0x4800>
  41192c:	ldr	w8, [x8, #508]
  411930:	ldr	x9, [x21, #2064]
  411934:	adrp	x10, 436000 <PC+0x3800>
  411938:	add	x10, x10, #0x260
  41193c:	stp	xzr, xzr, [x10, #8]
  411940:	str	w8, [x10, #24]
  411944:	str	x9, [x10]
  411948:	ldr	x0, [x19, #8]
  41194c:	cbnz	x0, 41197c <clear@@Base+0xdf1c>
  411950:	ldr	x20, [x19, #16]
  411954:	bl	40d608 <clear@@Base+0x9ba8>
  411958:	mov	x1, x0
  41195c:	mov	x0, x20
  411960:	bl	40d634 <clear@@Base+0x9bd4>
  411964:	ldr	x8, [x19, #16]
  411968:	str	x0, [x19, #8]
  41196c:	mov	x0, x8
  411970:	bl	401b20 <free@plt>
  411974:	ldr	x0, [x19, #8]
  411978:	str	xzr, [x19, #16]
  41197c:	ldr	x8, [x21, #2064]
  411980:	ldr	x20, [x19, #24]
  411984:	ldr	w19, [x19, #32]
  411988:	cmp	x0, x8
  41198c:	b.eq	4119a8 <clear@@Base+0xdf48>  // b.none
  411990:	bl	40b04c <clear@@Base+0x75ec>
  411994:	cbz	w0, 4119a8 <clear@@Base+0xdf48>
  411998:	ldp	x20, x19, [sp, #32]
  41199c:	ldr	x21, [sp, #16]
  4119a0:	ldp	x29, x30, [sp], #48
  4119a4:	ret
  4119a8:	mov	x0, x20
  4119ac:	mov	w1, w19
  4119b0:	ldp	x20, x19, [sp, #32]
  4119b4:	ldr	x21, [sp, #16]
  4119b8:	ldp	x29, x30, [sp], #48
  4119bc:	b	40dfb8 <clear@@Base+0xa558>
  4119c0:	stp	x29, x30, [sp, #-16]!
  4119c4:	mov	x29, sp
  4119c8:	bl	4115ec <clear@@Base+0xdb8c>
  4119cc:	cbz	x0, 4119f4 <clear@@Base+0xdf94>
  4119d0:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  4119d4:	ldr	x8, [x0, #8]
  4119d8:	ldr	x9, [x9, #2064]
  4119dc:	cmp	x8, x9
  4119e0:	b.eq	411a00 <clear@@Base+0xdfa0>  // b.none
  4119e4:	adrp	x0, 41c000 <winch@@Base+0x42ac>
  4119e8:	add	x0, x0, #0xfca
  4119ec:	mov	x1, xzr
  4119f0:	bl	414260 <error@@Base>
  4119f4:	mov	x0, #0xffffffffffffffff    	// #-1
  4119f8:	ldp	x29, x30, [sp], #16
  4119fc:	ret
  411a00:	ldr	x0, [x0, #24]
  411a04:	ldp	x29, x30, [sp], #16
  411a08:	ret
  411a0c:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  411a10:	ldr	x9, [x9, #2064]
  411a14:	adrp	x10, 435000 <PC+0x2800>
  411a18:	mov	x8, xzr
  411a1c:	add	x10, x10, #0xa28
  411a20:	b	411a34 <clear@@Base+0xdfd4>
  411a24:	add	x8, x8, #0x1
  411a28:	cmp	x8, #0x35
  411a2c:	add	x10, x10, #0x28
  411a30:	b.eq	411a5c <clear@@Base+0xdffc>  // b.none
  411a34:	ldur	x11, [x10, #-16]
  411a38:	cmp	x11, x9
  411a3c:	b.ne	411a24 <clear@@Base+0xdfc4>  // b.any
  411a40:	ldr	x11, [x10]
  411a44:	cmp	x11, x0
  411a48:	b.ne	411a24 <clear@@Base+0xdfc4>  // b.any
  411a4c:	cmp	w8, #0x19
  411a50:	b.hi	411a64 <clear@@Base+0xe004>  // b.pmore
  411a54:	add	w0, w8, #0x61
  411a58:	ret
  411a5c:	mov	w0, wzr
  411a60:	ret
  411a64:	cmp	w8, #0x33
  411a68:	b.hi	411a74 <clear@@Base+0xe014>  // b.pmore
  411a6c:	add	w0, w8, #0x27
  411a70:	ret
  411a74:	mov	w0, #0x23                  	// #35
  411a78:	ret
  411a7c:	adrp	x9, 435000 <PC+0x2800>
  411a80:	mov	x8, xzr
  411a84:	add	x9, x9, #0xa10
  411a88:	mov	x10, #0xffffffffffffffff    	// #-1
  411a8c:	b	411a9c <clear@@Base+0xe03c>
  411a90:	add	x8, x8, #0x28
  411a94:	cmp	x8, #0x870
  411a98:	b.eq	411ab4 <clear@@Base+0xe054>  // b.none
  411a9c:	add	x11, x9, x8
  411aa0:	ldr	x12, [x11, #8]
  411aa4:	cmp	x12, x0
  411aa8:	b.ne	411a90 <clear@@Base+0xe030>  // b.any
  411aac:	str	x10, [x11, #24]
  411ab0:	b	411a90 <clear@@Base+0xe030>
  411ab4:	ret
  411ab8:	stp	x29, x30, [sp, #-64]!
  411abc:	stp	x24, x23, [sp, #16]
  411ac0:	stp	x22, x21, [sp, #32]
  411ac4:	stp	x20, x19, [sp, #48]
  411ac8:	mov	x29, sp
  411acc:	mov	x19, x0
  411ad0:	bl	40d78c <clear@@Base+0x9d2c>
  411ad4:	bl	40c734 <clear@@Base+0x8cd4>
  411ad8:	adrp	x23, 435000 <PC+0x2800>
  411adc:	mov	x20, x0
  411ae0:	mov	x22, xzr
  411ae4:	add	x23, x23, #0xa10
  411ae8:	b	411b00 <clear@@Base+0xe0a0>
  411aec:	mov	x0, x21
  411af0:	bl	401b20 <free@plt>
  411af4:	add	x22, x22, #0x28
  411af8:	cmp	x22, #0x870
  411afc:	b.eq	411b3c <clear@@Base+0xe0dc>  // b.none
  411b00:	add	x24, x23, x22
  411b04:	ldr	x0, [x24, #16]
  411b08:	cbz	x0, 411af4 <clear@@Base+0xe094>
  411b0c:	bl	40c734 <clear@@Base+0x8cd4>
  411b10:	mov	x21, x0
  411b14:	mov	x0, x20
  411b18:	mov	x1, x21
  411b1c:	bl	401af0 <strcmp@plt>
  411b20:	cbnz	w0, 411aec <clear@@Base+0xe08c>
  411b24:	add	x8, x23, x22
  411b28:	str	x19, [x8, #8]
  411b2c:	ldr	x0, [x24, #16]
  411b30:	bl	401b20 <free@plt>
  411b34:	str	xzr, [x24, #16]
  411b38:	b	411aec <clear@@Base+0xe08c>
  411b3c:	mov	x0, x20
  411b40:	ldp	x20, x19, [sp, #48]
  411b44:	ldp	x22, x21, [sp, #32]
  411b48:	ldp	x24, x23, [sp, #16]
  411b4c:	ldp	x29, x30, [sp], #64
  411b50:	b	401b20 <free@plt>
  411b54:	sub	sp, sp, #0x60
  411b58:	adrp	x8, 437000 <PC+0x4800>
  411b5c:	ldr	w8, [x8, #492]
  411b60:	stp	x29, x30, [sp, #32]
  411b64:	stp	x24, x23, [sp, #48]
  411b68:	stp	x22, x21, [sp, #64]
  411b6c:	stp	x20, x19, [sp, #80]
  411b70:	add	x29, sp, #0x20
  411b74:	cbz	w8, 411c24 <clear@@Base+0xe1c4>
  411b78:	mov	x2, x1
  411b7c:	adrp	x1, 41c000 <winch@@Base+0x42ac>
  411b80:	add	x1, x1, #0xfee
  411b84:	mov	x19, x0
  411b88:	bl	401c80 <fprintf@plt>
  411b8c:	adrp	x24, 435000 <PC+0x2800>
  411b90:	adrp	x20, 418000 <winch@@Base+0x2ac>
  411b94:	adrp	x21, 41c000 <winch@@Base+0x42ac>
  411b98:	mov	x23, xzr
  411b9c:	add	x24, x24, #0xa10
  411ba0:	add	x20, x20, #0xd66
  411ba4:	add	x21, x21, #0xfe3
  411ba8:	b	411bc0 <clear@@Base+0xe160>
  411bac:	mov	x0, x22
  411bb0:	bl	401b20 <free@plt>
  411bb4:	add	x23, x23, #0x28
  411bb8:	cmp	x23, #0x848
  411bbc:	b.eq	411c24 <clear@@Base+0xe1c4>  // b.none
  411bc0:	add	x22, x24, x23
  411bc4:	ldr	x0, [x22, #24]
  411bc8:	cmn	x0, #0x1
  411bcc:	b.eq	411bb4 <clear@@Base+0xe154>  // b.none
  411bd0:	add	x1, sp, #0x8
  411bd4:	bl	41402c <clear@@Base+0x105cc>
  411bd8:	ldr	x0, [x22, #16]
  411bdc:	cbnz	x0, 411bec <clear@@Base+0xe18c>
  411be0:	add	x8, x24, x23
  411be4:	ldr	x0, [x8, #8]
  411be8:	bl	40d78c <clear@@Base+0x9d2c>
  411bec:	bl	40c734 <clear@@Base+0x8cd4>
  411bf0:	mov	x1, x20
  411bf4:	mov	x22, x0
  411bf8:	bl	401af0 <strcmp@plt>
  411bfc:	cbz	w0, 411bac <clear@@Base+0xe14c>
  411c00:	add	x8, x24, x23
  411c04:	ldrb	w2, [x8]
  411c08:	ldr	w3, [x8, #32]
  411c0c:	add	x4, sp, #0x8
  411c10:	mov	x0, x19
  411c14:	mov	x1, x21
  411c18:	mov	x5, x22
  411c1c:	bl	401c80 <fprintf@plt>
  411c20:	b	411bac <clear@@Base+0xe14c>
  411c24:	ldp	x20, x19, [sp, #80]
  411c28:	ldp	x22, x21, [sp, #64]
  411c2c:	ldp	x24, x23, [sp, #48]
  411c30:	ldp	x29, x30, [sp, #32]
  411c34:	add	sp, sp, #0x60
  411c38:	ret
  411c3c:	sub	sp, sp, #0x30
  411c40:	mov	x8, x0
  411c44:	add	x0, x0, #0x1
  411c48:	stp	x29, x30, [sp, #16]
  411c4c:	stp	x20, x19, [sp, #32]
  411c50:	str	x0, [sp, #8]
  411c54:	ldrb	w8, [x8]
  411c58:	add	x29, sp, #0x10
  411c5c:	cmp	w8, #0x6d
  411c60:	b.ne	411d84 <clear@@Base+0xe324>  // b.any
  411c64:	ldrb	w8, [x0], #1
  411c68:	cmp	w8, #0x20
  411c6c:	str	x0, [sp, #8]
  411c70:	b.eq	411c64 <clear@@Base+0xe204>  // b.none
  411c74:	ldurb	w8, [x0, #-1]
  411c78:	sub	w9, w8, #0x61
  411c7c:	cmp	w9, #0x19
  411c80:	b.hi	411c98 <clear@@Base+0xe238>  // b.pmore
  411c84:	adrp	x8, 435000 <PC+0x2800>
  411c88:	add	x8, x8, #0xa10
  411c8c:	mov	w10, #0x28                  	// #40
  411c90:	umaddl	x19, w9, w10, x8
  411c94:	b	411ccc <clear@@Base+0xe26c>
  411c98:	sub	w9, w8, #0x41
  411c9c:	cmp	w9, #0x19
  411ca0:	b.hi	411cbc <clear@@Base+0xe25c>  // b.pmore
  411ca4:	adrp	x10, 435000 <PC+0x2800>
  411ca8:	mov	w9, #0x28                  	// #40
  411cac:	add	x10, x10, #0xa10
  411cb0:	madd	x8, x8, x9, x10
  411cb4:	sub	x19, x8, #0x618
  411cb8:	b	411ccc <clear@@Base+0xe26c>
  411cbc:	cmp	w8, #0x23
  411cc0:	b.ne	411d94 <clear@@Base+0xe334>  // b.any
  411cc4:	adrp	x19, 436000 <PC+0x3800>
  411cc8:	add	x19, x19, #0x230
  411ccc:	ldrb	w8, [x0]
  411cd0:	cmp	w8, #0x20
  411cd4:	b.ne	411cf0 <clear@@Base+0xe290>  // b.any
  411cd8:	add	x8, x0, #0x1
  411cdc:	str	x8, [sp, #8]
  411ce0:	ldrb	w9, [x8], #1
  411ce4:	cmp	w9, #0x20
  411ce8:	b.eq	411cdc <clear@@Base+0xe27c>  // b.none
  411cec:	sub	x0, x8, #0x1
  411cf0:	add	x1, sp, #0x8
  411cf4:	bl	4141e8 <clear@@Base+0x10788>
  411cf8:	mov	w8, w0
  411cfc:	ldr	x0, [sp, #8]
  411d00:	adrp	x9, 437000 <PC+0x4800>
  411d04:	ldr	w9, [x9, #328]
  411d08:	cmp	w8, #0x1
  411d0c:	ldrb	w10, [x0]
  411d10:	csinc	w8, w8, wzr, gt
  411d14:	cmp	w8, w9
  411d18:	csel	w20, w9, w8, gt
  411d1c:	cmp	w10, #0x20
  411d20:	b.ne	411d3c <clear@@Base+0xe2dc>  // b.any
  411d24:	add	x8, x0, #0x1
  411d28:	str	x8, [sp, #8]
  411d2c:	ldrb	w9, [x8], #1
  411d30:	cmp	w9, #0x20
  411d34:	b.eq	411d28 <clear@@Base+0xe2c8>  // b.none
  411d38:	sub	x0, x8, #0x1
  411d3c:	add	x1, sp, #0x8
  411d40:	bl	4141b0 <clear@@Base+0x10750>
  411d44:	ldr	x8, [sp, #8]
  411d48:	ldrb	w9, [x8]
  411d4c:	cmp	w9, #0x20
  411d50:	b.ne	411d6c <clear@@Base+0xe30c>  // b.any
  411d54:	add	x8, x8, #0x1
  411d58:	str	x8, [sp, #8]
  411d5c:	ldrb	w9, [x8], #1
  411d60:	cmp	w9, #0x20
  411d64:	b.eq	411d58 <clear@@Base+0xe2f8>  // b.none
  411d68:	sub	x8, x8, #0x1
  411d6c:	stp	xzr, x0, [x19, #16]
  411d70:	mov	x0, x8
  411d74:	str	w20, [x19, #32]
  411d78:	str	xzr, [x19, #8]
  411d7c:	bl	402170 <setlocale@plt+0x4b0>
  411d80:	str	x0, [x19, #16]
  411d84:	ldp	x20, x19, [sp, #32]
  411d88:	ldp	x29, x30, [sp, #16]
  411d8c:	add	sp, sp, #0x30
  411d90:	ret
  411d94:	ldp	x20, x19, [sp, #32]
  411d98:	ldp	x29, x30, [sp, #16]
  411d9c:	adrp	x0, 41c000 <winch@@Base+0x42ac>
  411da0:	add	x0, x0, #0xfff
  411da4:	mov	x1, xzr
  411da8:	add	sp, sp, #0x30
  411dac:	b	414260 <error@@Base>
  411db0:	sub	sp, sp, #0x30
  411db4:	adrp	x8, 437000 <PC+0x4800>
  411db8:	ldr	w8, [x8, #284]
  411dbc:	stp	x29, x30, [sp, #16]
  411dc0:	stp	x20, x19, [sp, #32]
  411dc4:	add	x29, sp, #0x10
  411dc8:	cbz	w8, 411dec <clear@@Base+0xe38c>
  411dcc:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  411dd0:	add	x0, x0, #0x4e
  411dd4:	mov	x1, xzr
  411dd8:	bl	414260 <error@@Base>
  411ddc:	ldp	x20, x19, [sp, #32]
  411de0:	ldp	x29, x30, [sp, #16]
  411de4:	add	sp, sp, #0x30
  411de8:	ret
  411dec:	mov	x19, x1
  411df0:	cmp	w0, #0x2
  411df4:	b.eq	411e18 <clear@@Base+0xe3b8>  // b.none
  411df8:	cmp	w0, #0x1
  411dfc:	b.eq	411e38 <clear@@Base+0xe3d8>  // b.none
  411e00:	cbnz	w0, 411ddc <clear@@Base+0xe37c>
  411e04:	mov	x0, x19
  411e08:	bl	402170 <setlocale@plt+0x4b0>
  411e0c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  411e10:	str	x0, [x8, #2088]
  411e14:	b	411ddc <clear@@Base+0xe37c>
  411e18:	bl	404f48 <clear@@Base+0x14e8>
  411e1c:	tbnz	w0, #0, 411e60 <clear@@Base+0xe400>
  411e20:	adrp	x8, 42f000 <winch@@Base+0x172ac>
  411e24:	ldr	w8, [x8, #632]
  411e28:	tbnz	w8, #31, 411e78 <clear@@Base+0xe418>
  411e2c:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  411e30:	add	x0, x0, #0x84
  411e34:	b	411dd4 <clear@@Base+0xe374>
  411e38:	adrp	x8, 42f000 <winch@@Base+0x172ac>
  411e3c:	ldr	w8, [x8, #632]
  411e40:	tbnz	w8, #31, 411e6c <clear@@Base+0xe40c>
  411e44:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  411e48:	ldr	x8, [x8, #2088]
  411e4c:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  411e50:	add	x0, x0, #0xab
  411e54:	add	x1, sp, #0x8
  411e58:	str	x8, [sp, #8]
  411e5c:	b	411dd8 <clear@@Base+0xe378>
  411e60:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  411e64:	add	x0, x0, #0x70
  411e68:	b	411dd4 <clear@@Base+0xe374>
  411e6c:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  411e70:	add	x0, x0, #0x9f
  411e74:	b	411dd4 <clear@@Base+0xe374>
  411e78:	mov	x0, x19
  411e7c:	bl	402270 <setlocale@plt+0x5b0>
  411e80:	adrp	x20, 432000 <winch@@Base+0x1a2ac>
  411e84:	ldr	x8, [x20, #2088]
  411e88:	mov	x19, x0
  411e8c:	cbz	x8, 411e98 <clear@@Base+0xe438>
  411e90:	mov	x0, x8
  411e94:	bl	401b20 <free@plt>
  411e98:	mov	x0, x19
  411e9c:	bl	40c274 <clear@@Base+0x8814>
  411ea0:	mov	x19, x0
  411ea4:	bl	40bc70 <clear@@Base+0x8210>
  411ea8:	str	x0, [x20, #2088]
  411eac:	mov	x0, x19
  411eb0:	bl	401b20 <free@plt>
  411eb4:	ldr	x0, [x20, #2088]
  411eb8:	bl	40b680 <clear@@Base+0x7c20>
  411ebc:	bl	40474c <clear@@Base+0xcec>
  411ec0:	b	411ddc <clear@@Base+0xe37c>
  411ec4:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  411ec8:	mov	w9, #0x1                   	// #1
  411ecc:	str	w9, [x8, #2084]
  411ed0:	b	411db0 <clear@@Base+0xe350>
  411ed4:	sub	sp, sp, #0x40
  411ed8:	stp	x29, x30, [sp, #32]
  411edc:	add	x29, sp, #0x20
  411ee0:	cmp	w0, #0x2
  411ee4:	str	x19, [sp, #48]
  411ee8:	str	x1, [x29, #24]
  411eec:	b.eq	411efc <clear@@Base+0xe49c>  // b.none
  411ef0:	cmp	w0, #0x1
  411ef4:	b.eq	411f44 <clear@@Base+0xe4e4>  // b.none
  411ef8:	cbnz	w0, 41203c <clear@@Base+0xe5dc>
  411efc:	ldrb	w8, [x1]
  411f00:	cmp	w8, #0x2e
  411f04:	b.ne	411fb8 <clear@@Base+0xe558>  // b.any
  411f08:	add	x8, x1, #0x1
  411f0c:	adrp	x1, 41d000 <winch@@Base+0x52ac>
  411f10:	add	x1, x1, #0xb9
  411f14:	add	x0, x29, #0x18
  411f18:	add	x2, sp, #0x8
  411f1c:	str	x8, [x29, #24]
  411f20:	bl	413688 <clear@@Base+0xfc28>
  411f24:	ldr	w8, [sp, #8]
  411f28:	adrp	x9, 431000 <winch@@Base+0x192ac>
  411f2c:	str	x0, [x9, #2120]
  411f30:	cbz	w8, 411fe4 <clear@@Base+0xe584>
  411f34:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  411f38:	add	x0, x0, #0xbb
  411f3c:	mov	x1, xzr
  411f40:	b	412038 <clear@@Base+0xe5d8>
  411f44:	adrp	x8, 431000 <winch@@Base+0x192ac>
  411f48:	ldr	x2, [x8, #2120]
  411f4c:	tbnz	x2, #63, 412020 <clear@@Base+0xe5c0>
  411f50:	adrp	x1, 41d000 <winch@@Base+0x52ac>
  411f54:	add	x1, x1, #0x107
  411f58:	add	x0, sp, #0x8
  411f5c:	add	x19, sp, #0x8
  411f60:	bl	4018b0 <sprintf@plt>
  411f64:	add	x0, sp, #0x8
  411f68:	bl	401830 <strlen@plt>
  411f6c:	lsl	x11, x0, #32
  411f70:	sxtw	x9, w0
  411f74:	sub	x8, x19, #0x1
  411f78:	mov	x10, #0xffffffff00000000    	// #-4294967296
  411f7c:	cmp	x9, #0x3
  411f80:	mov	x12, x11
  411f84:	b.lt	411f9c <clear@@Base+0xe53c>  // b.tstop
  411f88:	ldrb	w11, [x8, x9]
  411f8c:	sub	x9, x9, #0x1
  411f90:	cmp	w11, #0x30
  411f94:	add	x11, x12, x10
  411f98:	b.eq	411f7c <clear@@Base+0xe51c>  // b.none
  411f9c:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  411fa0:	asr	x8, x12, #32
  411fa4:	add	x9, sp, #0x8
  411fa8:	add	x0, x0, #0x10e
  411fac:	strb	wzr, [x9, x8]
  411fb0:	stur	x9, [x29, #-8]
  411fb4:	b	412034 <clear@@Base+0xe5d4>
  411fb8:	adrp	x1, 41d000 <winch@@Base+0x52ac>
  411fbc:	add	x1, x1, #0xb9
  411fc0:	add	x0, x29, #0x18
  411fc4:	add	x2, sp, #0x8
  411fc8:	bl	41310c <clear@@Base+0xf6ac>
  411fcc:	ldr	w8, [sp, #8]
  411fd0:	cbz	w8, 41204c <clear@@Base+0xe5ec>
  411fd4:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  411fd8:	add	x0, x0, #0xd1
  411fdc:	mov	x1, xzr
  411fe0:	b	412038 <clear@@Base+0xe5d8>
  411fe4:	tbnz	x0, #63, 41203c <clear@@Base+0xe5dc>
  411fe8:	adrp	x8, 437000 <PC+0x4800>
  411fec:	ldrsw	x8, [x8, #328]
  411ff0:	mov	x9, #0x34db                	// #13531
  411ff4:	movk	x9, #0xd7b6, lsl #16
  411ff8:	movk	x9, #0xde82, lsl #32
  411ffc:	movk	x9, #0x431b, lsl #48
  412000:	mul	x8, x0, x8
  412004:	smulh	x8, x8, x9
  412008:	lsr	x9, x8, #63
  41200c:	lsr	x8, x8, #18
  412010:	add	w8, w8, w9
  412014:	adrp	x9, 437000 <PC+0x4800>
  412018:	str	w8, [x9, #508]
  41201c:	b	41203c <clear@@Base+0xe5dc>
  412020:	adrp	x8, 437000 <PC+0x4800>
  412024:	ldr	w8, [x8, #508]
  412028:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  41202c:	add	x0, x0, #0xe5
  412030:	stur	w8, [x29, #-8]
  412034:	sub	x1, x29, #0x8
  412038:	bl	414260 <error@@Base>
  41203c:	ldr	x19, [sp, #48]
  412040:	ldp	x29, x30, [sp, #32]
  412044:	add	sp, sp, #0x40
  412048:	ret
  41204c:	adrp	x8, 437000 <PC+0x4800>
  412050:	adrp	x9, 431000 <winch@@Base+0x192ac>
  412054:	mov	x10, #0xffffffffffffffff    	// #-1
  412058:	str	w0, [x8, #508]
  41205c:	str	x10, [x9, #2120]
  412060:	b	41203c <clear@@Base+0xe5dc>
  412064:	adrp	x8, 431000 <winch@@Base+0x192ac>
  412068:	ldr	x8, [x8, #2120]
  41206c:	tbnz	x8, #63, 4120a4 <clear@@Base+0xe644>
  412070:	adrp	x9, 437000 <PC+0x4800>
  412074:	ldrsw	x9, [x9, #328]
  412078:	mov	x10, #0x34db                	// #13531
  41207c:	movk	x10, #0xd7b6, lsl #16
  412080:	movk	x10, #0xde82, lsl #32
  412084:	movk	x10, #0x431b, lsl #48
  412088:	mul	x8, x8, x9
  41208c:	smulh	x8, x8, x10
  412090:	lsr	x9, x8, #63
  412094:	lsr	x8, x8, #18
  412098:	add	w8, w8, w9
  41209c:	adrp	x9, 437000 <PC+0x4800>
  4120a0:	str	w8, [x9, #508]
  4120a4:	ret
  4120a8:	sub	sp, sp, #0x40
  4120ac:	stp	x29, x30, [sp, #32]
  4120b0:	add	x29, sp, #0x20
  4120b4:	cmp	w0, #0x2
  4120b8:	str	x19, [sp, #48]
  4120bc:	str	x1, [x29, #24]
  4120c0:	b.eq	4120d0 <clear@@Base+0xe670>  // b.none
  4120c4:	cmp	w0, #0x1
  4120c8:	b.eq	412118 <clear@@Base+0xe6b8>  // b.none
  4120cc:	cbnz	w0, 412210 <clear@@Base+0xe7b0>
  4120d0:	ldrb	w8, [x1]
  4120d4:	cmp	w8, #0x2e
  4120d8:	b.ne	41218c <clear@@Base+0xe72c>  // b.any
  4120dc:	add	x8, x1, #0x1
  4120e0:	adrp	x1, 41d000 <winch@@Base+0x52ac>
  4120e4:	add	x1, x1, #0x134
  4120e8:	add	x0, x29, #0x18
  4120ec:	add	x2, sp, #0x8
  4120f0:	str	x8, [x29, #24]
  4120f4:	bl	413688 <clear@@Base+0xfc28>
  4120f8:	ldr	w8, [sp, #8]
  4120fc:	adrp	x9, 431000 <winch@@Base+0x192ac>
  412100:	str	x0, [x9, #2128]
  412104:	cbz	w8, 4121b8 <clear@@Base+0xe758>
  412108:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  41210c:	add	x0, x0, #0x136
  412110:	mov	x1, xzr
  412114:	b	41220c <clear@@Base+0xe7ac>
  412118:	adrp	x8, 431000 <winch@@Base+0x192ac>
  41211c:	ldr	x2, [x8, #2128]
  412120:	tbnz	x2, #63, 4121f4 <clear@@Base+0xe794>
  412124:	adrp	x1, 41d000 <winch@@Base+0x52ac>
  412128:	add	x1, x1, #0x107
  41212c:	add	x0, sp, #0x8
  412130:	add	x19, sp, #0x8
  412134:	bl	4018b0 <sprintf@plt>
  412138:	add	x0, sp, #0x8
  41213c:	bl	401830 <strlen@plt>
  412140:	lsl	x11, x0, #32
  412144:	sxtw	x9, w0
  412148:	sub	x8, x19, #0x1
  41214c:	mov	x10, #0xffffffff00000000    	// #-4294967296
  412150:	cmp	x9, #0x3
  412154:	mov	x12, x11
  412158:	b.lt	412170 <clear@@Base+0xe710>  // b.tstop
  41215c:	ldrb	w11, [x8, x9]
  412160:	sub	x9, x9, #0x1
  412164:	cmp	w11, #0x30
  412168:	add	x11, x12, x10
  41216c:	b.eq	412150 <clear@@Base+0xe6f0>  // b.none
  412170:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  412174:	asr	x8, x12, #32
  412178:	add	x9, sp, #0x8
  41217c:	add	x0, x0, #0x180
  412180:	strb	wzr, [x9, x8]
  412184:	stur	x9, [x29, #-8]
  412188:	b	412208 <clear@@Base+0xe7a8>
  41218c:	adrp	x1, 41d000 <winch@@Base+0x52ac>
  412190:	add	x1, x1, #0x134
  412194:	add	x0, x29, #0x18
  412198:	add	x2, sp, #0x8
  41219c:	bl	41310c <clear@@Base+0xf6ac>
  4121a0:	ldr	w8, [sp, #8]
  4121a4:	cbz	w8, 412220 <clear@@Base+0xe7c0>
  4121a8:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  4121ac:	add	x0, x0, #0x14e
  4121b0:	mov	x1, xzr
  4121b4:	b	41220c <clear@@Base+0xe7ac>
  4121b8:	tbnz	x0, #63, 412210 <clear@@Base+0xe7b0>
  4121bc:	adrp	x8, 437000 <PC+0x4800>
  4121c0:	ldrsw	x8, [x8, #340]
  4121c4:	mov	x9, #0x34db                	// #13531
  4121c8:	movk	x9, #0xd7b6, lsl #16
  4121cc:	movk	x9, #0xde82, lsl #32
  4121d0:	movk	x9, #0x431b, lsl #48
  4121d4:	mul	x8, x0, x8
  4121d8:	smulh	x8, x8, x9
  4121dc:	lsr	x9, x8, #63
  4121e0:	lsr	x8, x8, #18
  4121e4:	add	w8, w8, w9
  4121e8:	adrp	x9, 437000 <PC+0x4800>
  4121ec:	str	w8, [x9, #484]
  4121f0:	b	412210 <clear@@Base+0xe7b0>
  4121f4:	adrp	x8, 437000 <PC+0x4800>
  4121f8:	ldr	w8, [x8, #484]
  4121fc:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  412200:	add	x0, x0, #0x164
  412204:	stur	w8, [x29, #-8]
  412208:	sub	x1, x29, #0x8
  41220c:	bl	414260 <error@@Base>
  412210:	ldr	x19, [sp, #48]
  412214:	ldp	x29, x30, [sp, #32]
  412218:	add	sp, sp, #0x40
  41221c:	ret
  412220:	adrp	x8, 437000 <PC+0x4800>
  412224:	adrp	x9, 431000 <winch@@Base+0x192ac>
  412228:	mov	x10, #0xffffffffffffffff    	// #-1
  41222c:	str	w0, [x8, #484]
  412230:	str	x10, [x9, #2128]
  412234:	b	412210 <clear@@Base+0xe7b0>
  412238:	adrp	x8, 431000 <winch@@Base+0x192ac>
  41223c:	ldr	x8, [x8, #2128]
  412240:	tbnz	x8, #63, 412278 <clear@@Base+0xe818>
  412244:	adrp	x9, 437000 <PC+0x4800>
  412248:	ldrsw	x9, [x9, #340]
  41224c:	mov	x10, #0x34db                	// #13531
  412250:	movk	x10, #0xd7b6, lsl #16
  412254:	movk	x10, #0xde82, lsl #32
  412258:	movk	x10, #0x431b, lsl #48
  41225c:	mul	x8, x8, x9
  412260:	smulh	x8, x8, x10
  412264:	lsr	x9, x8, #63
  412268:	lsr	x8, x8, #18
  41226c:	add	w8, w8, w9
  412270:	adrp	x9, 437000 <PC+0x4800>
  412274:	str	w8, [x9, #484]
  412278:	ret
  41227c:	stp	x29, x30, [sp, #-32]!
  412280:	str	x19, [sp, #16]
  412284:	mov	x29, sp
  412288:	cbnz	w0, 4122b4 <clear@@Base+0xe854>
  41228c:	mov	x19, x1
  412290:	mov	x0, x1
  412294:	mov	w1, wzr
  412298:	bl	40a9b0 <clear@@Base+0x6f50>
  41229c:	cbz	w0, 4122b4 <clear@@Base+0xe854>
  4122a0:	adrp	x0, 419000 <winch@@Base+0x12ac>
  4122a4:	add	x0, x0, #0xade
  4122a8:	add	x1, x29, #0x18
  4122ac:	str	x19, [x29, #24]
  4122b0:	bl	414260 <error@@Base>
  4122b4:	ldr	x19, [sp, #16]
  4122b8:	ldp	x29, x30, [sp], #32
  4122bc:	ret
  4122c0:	stp	x29, x30, [sp, #-32]!
  4122c4:	cmp	w0, #0x2
  4122c8:	stp	x20, x19, [sp, #16]
  4122cc:	mov	x29, sp
  4122d0:	b.eq	4122f4 <clear@@Base+0xe894>  // b.none
  4122d4:	cbnz	w0, 4122e8 <clear@@Base+0xe888>
  4122d8:	mov	x0, x1
  4122dc:	bl	402170 <setlocale@plt+0x4b0>
  4122e0:	adrp	x8, 436000 <PC+0x3800>
  4122e4:	str	x0, [x8, #680]
  4122e8:	ldp	x20, x19, [sp, #16]
  4122ec:	ldp	x29, x30, [sp], #32
  4122f0:	ret
  4122f4:	adrp	x8, 437000 <PC+0x4800>
  4122f8:	ldr	w8, [x8, #284]
  4122fc:	cbz	w8, 412318 <clear@@Base+0xe8b8>
  412300:	ldp	x20, x19, [sp, #16]
  412304:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  412308:	add	x0, x0, #0x1a4
  41230c:	mov	x1, xzr
  412310:	ldp	x29, x30, [sp], #32
  412314:	b	414260 <error@@Base>
  412318:	mov	x0, x1
  41231c:	bl	402270 <setlocale@plt+0x5b0>
  412320:	bl	41813c <winch@@Base+0x3e8>
  412324:	bl	40b4a4 <clear@@Base+0x7a44>
  412328:	mov	x19, x0
  41232c:	bl	418bd0 <winch@@Base+0xe7c>
  412330:	cbz	w0, 412344 <clear@@Base+0xe8e4>
  412334:	mov	x0, x19
  412338:	ldp	x20, x19, [sp, #16]
  41233c:	ldp	x29, x30, [sp], #32
  412340:	b	40b5b0 <clear@@Base+0x7b50>
  412344:	bl	4188a8 <winch@@Base+0xb54>
  412348:	cmn	x0, #0x1
  41234c:	b.eq	412334 <clear@@Base+0xe8d4>  // b.none
  412350:	mov	x20, x0
  412354:	mov	x0, x19
  412358:	bl	40b5a0 <clear@@Base+0x7b40>
  41235c:	adrp	x8, 437000 <PC+0x4800>
  412360:	ldr	w1, [x8, #508]
  412364:	mov	x0, x20
  412368:	ldp	x20, x19, [sp, #16]
  41236c:	ldp	x29, x30, [sp], #32
  412370:	b	40dfb8 <clear@@Base+0xa558>
  412374:	sub	sp, sp, #0x30
  412378:	cmp	w0, #0x2
  41237c:	stp	x29, x30, [sp, #16]
  412380:	stp	x20, x19, [sp, #32]
  412384:	add	x29, sp, #0x10
  412388:	b.eq	4123ac <clear@@Base+0xe94c>  // b.none
  41238c:	cmp	w0, #0x1
  412390:	b.eq	4123fc <clear@@Base+0xe99c>  // b.none
  412394:	cbnz	w0, 412418 <clear@@Base+0xe9b8>
  412398:	mov	x0, x1
  41239c:	bl	402170 <setlocale@plt+0x4b0>
  4123a0:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4123a4:	str	x0, [x8, #2000]
  4123a8:	b	412418 <clear@@Base+0xe9b8>
  4123ac:	mov	x0, x1
  4123b0:	bl	402270 <setlocale@plt+0x5b0>
  4123b4:	adrp	x20, 432000 <winch@@Base+0x1a2ac>
  4123b8:	ldr	x8, [x20, #2000]
  4123bc:	mov	x19, x0
  4123c0:	cbz	x8, 4123dc <clear@@Base+0xe97c>
  4123c4:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  4123c8:	add	x9, x9, #0x7c8
  4123cc:	cmp	x8, x9
  4123d0:	b.eq	4123dc <clear@@Base+0xe97c>  // b.none
  4123d4:	mov	x0, x8
  4123d8:	bl	401b20 <free@plt>
  4123dc:	mov	x0, x19
  4123e0:	bl	40c274 <clear@@Base+0x8814>
  4123e4:	mov	x19, x0
  4123e8:	bl	40bc70 <clear@@Base+0x8210>
  4123ec:	str	x0, [x20, #2000]
  4123f0:	mov	x0, x19
  4123f4:	bl	401b20 <free@plt>
  4123f8:	b	412418 <clear@@Base+0xe9b8>
  4123fc:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  412400:	ldr	x8, [x8, #2000]
  412404:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  412408:	add	x0, x0, #0x1c2
  41240c:	add	x1, sp, #0x8
  412410:	str	x8, [sp, #8]
  412414:	bl	414260 <error@@Base>
  412418:	ldp	x20, x19, [sp, #32]
  41241c:	ldp	x29, x30, [sp, #16]
  412420:	add	sp, sp, #0x30
  412424:	ret
  412428:	stp	x29, x30, [sp, #-32]!
  41242c:	str	x19, [sp, #16]
  412430:	mov	x29, sp
  412434:	cbnz	w0, 412458 <clear@@Base+0xe9f8>
  412438:	adrp	x8, 436000 <PC+0x3800>
  41243c:	ldr	w8, [x8, #756]
  412440:	mov	x19, x1
  412444:	cbz	w8, 412464 <clear@@Base+0xea04>
  412448:	mov	x0, x19
  41244c:	bl	402170 <setlocale@plt+0x4b0>
  412450:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  412454:	str	x0, [x8, #2056]
  412458:	ldr	x19, [sp, #16]
  41245c:	ldp	x29, x30, [sp], #32
  412460:	ret
  412464:	adrp	x8, 436000 <PC+0x3800>
  412468:	mov	w9, #0x1                   	// #1
  41246c:	mov	w0, #0x40000000            	// #1073741824
  412470:	str	w9, [x8, #688]
  412474:	bl	408300 <clear@@Base+0x48a0>
  412478:	mov	x0, x19
  41247c:	bl	408338 <clear@@Base+0x48d8>
  412480:	ldr	x19, [sp, #16]
  412484:	adrp	x0, 419000 <winch@@Base+0x12ac>
  412488:	add	x0, x0, #0xa2d
  41248c:	ldp	x29, x30, [sp], #32
  412490:	b	408338 <clear@@Base+0x48d8>
  412494:	sub	sp, sp, #0x30
  412498:	stp	x20, x19, [sp, #32]
  41249c:	cmp	w0, #0x2
  4124a0:	mov	x19, x1
  4124a4:	stp	x29, x30, [sp, #16]
  4124a8:	add	x29, sp, #0x10
  4124ac:	b.eq	4124bc <clear@@Base+0xea5c>  // b.none
  4124b0:	cmp	w0, #0x1
  4124b4:	b.eq	4124fc <clear@@Base+0xea9c>  // b.none
  4124b8:	cbnz	w0, 412580 <clear@@Base+0xeb20>
  4124bc:	ldrb	w8, [x19]
  4124c0:	adrp	x20, 437000 <PC+0x4800>
  4124c4:	add	x20, x20, #0x268
  4124c8:	sub	w8, w8, #0x3d
  4124cc:	cmp	w8, #0x3a
  4124d0:	b.hi	41256c <clear@@Base+0xeb0c>  // b.pmore
  4124d4:	adrp	x9, 41d000 <winch@@Base+0x52ac>
  4124d8:	add	x9, x9, #0x13
  4124dc:	adr	x10, 4124ec <clear@@Base+0xea8c>
  4124e0:	ldrb	w11, [x9, x8]
  4124e4:	add	x10, x10, x11, lsl #2
  4124e8:	br	x10
  4124ec:	adrp	x20, 432000 <winch@@Base+0x1a2ac>
  4124f0:	add	x19, x19, #0x1
  4124f4:	add	x20, x20, #0x7b0
  4124f8:	b	41256c <clear@@Base+0xeb0c>
  4124fc:	adrp	x8, 437000 <PC+0x4800>
  412500:	ldrsw	x8, [x8, #548]
  412504:	adrp	x9, 437000 <PC+0x4800>
  412508:	add	x9, x9, #0x268
  41250c:	adrp	x0, 419000 <winch@@Base+0x12ac>
  412510:	ldr	x8, [x9, x8, lsl #3]
  412514:	add	x0, x0, #0xcb3
  412518:	add	x1, sp, #0x8
  41251c:	str	x8, [sp, #8]
  412520:	bl	414260 <error@@Base>
  412524:	b	412580 <clear@@Base+0xeb20>
  412528:	add	x20, x20, #0x10
  41252c:	add	x19, x19, #0x1
  412530:	b	41256c <clear@@Base+0xeb0c>
  412534:	adrp	x20, 432000 <winch@@Base+0x1a2ac>
  412538:	add	x19, x19, #0x1
  41253c:	add	x20, x20, #0x7b8
  412540:	b	41256c <clear@@Base+0xeb0c>
  412544:	add	x20, x20, #0x8
  412548:	add	x19, x19, #0x1
  41254c:	b	41256c <clear@@Base+0xeb0c>
  412550:	adrp	x20, 437000 <PC+0x4800>
  412554:	add	x19, x19, #0x1
  412558:	add	x20, x20, #0x268
  41255c:	b	41256c <clear@@Base+0xeb0c>
  412560:	adrp	x20, 432000 <winch@@Base+0x1a2ac>
  412564:	add	x19, x19, #0x1
  412568:	add	x20, x20, #0x7c0
  41256c:	ldr	x0, [x20]
  412570:	bl	401b20 <free@plt>
  412574:	mov	x0, x19
  412578:	bl	402170 <setlocale@plt+0x4b0>
  41257c:	str	x0, [x20]
  412580:	ldp	x20, x19, [sp, #32]
  412584:	ldp	x29, x30, [sp, #16]
  412588:	add	sp, sp, #0x30
  41258c:	ret
  412590:	orr	w8, w0, #0x2
  412594:	cmp	w8, #0x2
  412598:	b.ne	4125a8 <clear@@Base+0xeb48>  // b.any
  41259c:	adrp	x8, 437000 <PC+0x4800>
  4125a0:	ldr	w0, [x8, #560]
  4125a4:	b	404c04 <clear@@Base+0x11a4>
  4125a8:	ret
  4125ac:	cmp	w0, #0x2
  4125b0:	b.ne	4125b8 <clear@@Base+0xeb58>  // b.any
  4125b4:	b	416918 <error@@Base+0x26b8>
  4125b8:	ret
  4125bc:	sub	w8, w0, #0x1
  4125c0:	cmp	w8, #0x2
  4125c4:	b.cs	4125cc <clear@@Base+0xeb6c>  // b.hs, b.nlast
  4125c8:	b	408138 <clear@@Base+0x46d8>
  4125cc:	cbnz	w0, 412664 <clear@@Base+0xec04>
  4125d0:	stp	x29, x30, [sp, #-16]!
  4125d4:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  4125d8:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4125dc:	mov	w9, #0x1                   	// #1
  4125e0:	add	x0, x0, #0x1d1
  4125e4:	mov	x29, sp
  4125e8:	str	w9, [x8, #2080]
  4125ec:	bl	413f4c <clear@@Base+0x104ec>
  4125f0:	adrp	x0, 432000 <winch@@Base+0x1a2ac>
  4125f4:	add	x0, x0, #0x7e8
  4125f8:	bl	413f4c <clear@@Base+0x104ec>
  4125fc:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  412600:	add	x0, x0, #0x1d7
  412604:	bl	413f4c <clear@@Base+0x104ec>
  412608:	bl	414ff0 <error@@Base+0xd90>
  41260c:	bl	413f4c <clear@@Base+0x104ec>
  412610:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  412614:	add	x0, x0, #0x1da
  412618:	bl	413f4c <clear@@Base+0x104ec>
  41261c:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  412620:	add	x0, x0, #0x1f1
  412624:	bl	413f4c <clear@@Base+0x104ec>
  412628:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  41262c:	add	x0, x0, #0x21a
  412630:	bl	413f4c <clear@@Base+0x104ec>
  412634:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  412638:	add	x0, x0, #0x258
  41263c:	bl	413f4c <clear@@Base+0x104ec>
  412640:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  412644:	add	x0, x0, #0x28c
  412648:	bl	413f4c <clear@@Base+0x104ec>
  41264c:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  412650:	add	x0, x0, #0x2c1
  412654:	bl	413f4c <clear@@Base+0x104ec>
  412658:	mov	w0, wzr
  41265c:	ldp	x29, x30, [sp], #16
  412660:	b	4021c0 <setlocale@plt+0x500>
  412664:	ret
  412668:	stp	x29, x30, [sp, #-80]!
  41266c:	str	x28, [sp, #16]
  412670:	stp	x24, x23, [sp, #32]
  412674:	stp	x22, x21, [sp, #48]
  412678:	stp	x20, x19, [sp, #64]
  41267c:	mov	x29, sp
  412680:	sub	sp, sp, #0x240
  412684:	mov	w8, w0
  412688:	cmp	w0, #0x2
  41268c:	mov	x0, x1
  412690:	b.eq	4126a0 <clear@@Base+0xec40>  // b.none
  412694:	cmp	w8, #0x1
  412698:	b.eq	41272c <clear@@Base+0xeccc>  // b.none
  41269c:	cbnz	w8, 412858 <clear@@Base+0xedf8>
  4126a0:	adrp	x20, 433000 <PC+0x800>
  4126a4:	mov	w19, #0x1                   	// #1
  4126a8:	mov	w21, #0xa                   	// #10
  4126ac:	add	x20, x20, #0x80c
  4126b0:	b	4126c4 <clear@@Base+0xec64>
  4126b4:	bl	402270 <setlocale@plt+0x5b0>
  4126b8:	ldrb	w8, [x0], #1
  4126bc:	cmp	w8, #0x2c
  4126c0:	b.ne	412834 <clear@@Base+0xedd4>  // b.any
  4126c4:	cmp	w19, #0x7f
  4126c8:	b.gt	41283c <clear@@Base+0xeddc>
  4126cc:	bl	402270 <setlocale@plt+0x5b0>
  4126d0:	ldrb	w9, [x0]
  4126d4:	sub	w8, w9, #0x30
  4126d8:	cmp	w8, #0x9
  4126dc:	b.hi	412708 <clear@@Base+0xeca8>  // b.pmore
  4126e0:	mov	w8, wzr
  4126e4:	ldrb	w10, [x0, #1]!
  4126e8:	mul	w8, w8, w21
  4126ec:	add	w8, w8, w9, uxtb
  4126f0:	sub	w8, w8, #0x30
  4126f4:	sub	w9, w10, #0x30
  4126f8:	cmp	w9, #0xa
  4126fc:	mov	w9, w10
  412700:	b.cc	4126e4 <clear@@Base+0xec84>  // b.lo, b.ul, b.last
  412704:	b	41270c <clear@@Base+0xecac>
  412708:	mov	w8, wzr
  41270c:	add	x9, x20, w19, sxtw #2
  412710:	ldur	w9, [x9, #-4]
  412714:	cmp	w8, w9
  412718:	b.le	4126b4 <clear@@Base+0xec54>
  41271c:	sxtw	x9, w19
  412720:	add	w19, w19, #0x1
  412724:	str	w8, [x20, x9, lsl #2]
  412728:	b	4126b4 <clear@@Base+0xec54>
  41272c:	adrp	x8, 41d000 <winch@@Base+0x52ac>
  412730:	adrp	x21, 431000 <winch@@Base+0x192ac>
  412734:	add	x8, x8, #0x2f3
  412738:	ldr	w9, [x21, #2112]
  41273c:	ldr	x8, [x8]
  412740:	mov	w10, #0x7370                	// #29552
  412744:	movk	w10, #0x20, lsl #16
  412748:	cmp	w9, #0x3
  41274c:	stur	w10, [sp, #7]
  412750:	str	x8, [sp]
  412754:	b.lt	4127f8 <clear@@Base+0xed98>  // b.tstop
  412758:	mov	x0, sp
  41275c:	mov	x20, sp
  412760:	bl	401830 <strlen@plt>
  412764:	adrp	x22, 433000 <PC+0x800>
  412768:	add	x22, x22, #0x80c
  41276c:	ldr	w2, [x22, #4]
  412770:	adrp	x1, 41d000 <winch@@Base+0x52ac>
  412774:	add	x0, x20, x0
  412778:	add	x1, x1, #0x104
  41277c:	bl	4018b0 <sprintf@plt>
  412780:	ldr	w8, [x21, #2112]
  412784:	cmp	w8, #0x3
  412788:	b.lt	4127d0 <clear@@Base+0xed70>  // b.tstop
  41278c:	adrp	x19, 41d000 <winch@@Base+0x52ac>
  412790:	mov	w23, #0x2                   	// #2
  412794:	mov	w24, #0x2c                  	// #44
  412798:	add	x19, x19, #0x104
  41279c:	mov	x0, sp
  4127a0:	bl	401830 <strlen@plt>
  4127a4:	strh	w24, [x20, x0]
  4127a8:	mov	x0, sp
  4127ac:	bl	401830 <strlen@plt>
  4127b0:	ldr	w2, [x22, x23, lsl #2]
  4127b4:	add	x0, x20, x0
  4127b8:	mov	x1, x19
  4127bc:	bl	4018b0 <sprintf@plt>
  4127c0:	ldrsw	x8, [x21, #2112]
  4127c4:	add	x23, x23, #0x1
  4127c8:	cmp	x23, x8
  4127cc:	b.lt	41279c <clear@@Base+0xed3c>  // b.tstop
  4127d0:	mov	x0, sp
  4127d4:	bl	401830 <strlen@plt>
  4127d8:	adrp	x8, 41d000 <winch@@Base+0x52ac>
  4127dc:	add	x8, x8, #0x2fe
  4127e0:	ldr	x8, [x8]
  4127e4:	mov	w10, #0x6e65                	// #28261
  4127e8:	add	x9, x20, x0
  4127ec:	movk	w10, #0x20, lsl #16
  4127f0:	stur	w10, [x9, #7]
  4127f4:	str	x8, [x9]
  4127f8:	mov	x0, sp
  4127fc:	mov	x19, sp
  412800:	bl	401830 <strlen@plt>
  412804:	adrp	x8, 431000 <winch@@Base+0x192ac>
  412808:	ldr	w2, [x8, #2116]
  41280c:	adrp	x1, 41d000 <winch@@Base+0x52ac>
  412810:	add	x0, x19, x0
  412814:	add	x1, x1, #0x309
  412818:	bl	4018b0 <sprintf@plt>
  41281c:	adrp	x0, 419000 <winch@@Base+0x12ac>
  412820:	add	x0, x0, #0xcb3
  412824:	add	x1, x29, #0x18
  412828:	str	x19, [x29, #24]
  41282c:	bl	414260 <error@@Base>
  412830:	b	412858 <clear@@Base+0xedf8>
  412834:	cmp	w19, #0x2
  412838:	b.lt	412858 <clear@@Base+0xedf8>  // b.tstop
  41283c:	add	x8, x20, w19, sxtw #2
  412840:	ldp	w8, w9, [x8, #-8]
  412844:	adrp	x10, 431000 <winch@@Base+0x192ac>
  412848:	str	w19, [x10, #2112]
  41284c:	sub	w8, w9, w8
  412850:	adrp	x9, 431000 <winch@@Base+0x192ac>
  412854:	str	w8, [x9, #2116]
  412858:	add	sp, sp, #0x240
  41285c:	ldp	x20, x19, [sp, #64]
  412860:	ldp	x22, x21, [sp, #48]
  412864:	ldp	x24, x23, [sp, #32]
  412868:	ldr	x28, [sp, #16]
  41286c:	ldp	x29, x30, [sp], #80
  412870:	ret
  412874:	sub	sp, sp, #0x20
  412878:	cmp	w0, #0x2
  41287c:	stp	x29, x30, [sp, #16]
  412880:	add	x29, sp, #0x10
  412884:	b.eq	412894 <clear@@Base+0xee34>  // b.none
  412888:	cmp	w0, #0x1
  41288c:	b.eq	4128bc <clear@@Base+0xee5c>  // b.none
  412890:	cbnz	w0, 41292c <clear@@Base+0xeecc>
  412894:	ldrb	w8, [x1]
  412898:	cbz	w8, 4128f4 <clear@@Base+0xee94>
  41289c:	ldrb	w9, [x1, #1]
  4128a0:	cbz	w9, 412908 <clear@@Base+0xeea8>
  4128a4:	ldrb	w10, [x1, #2]
  4128a8:	cbz	w10, 41291c <clear@@Base+0xeebc>
  4128ac:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  4128b0:	add	x0, x0, #0x319
  4128b4:	mov	x1, xzr
  4128b8:	b	4128ec <clear@@Base+0xee8c>
  4128bc:	adrp	x8, 431000 <winch@@Base+0x192ac>
  4128c0:	adrp	x9, 431000 <winch@@Base+0x192ac>
  4128c4:	ldrb	w8, [x8, #1112]
  4128c8:	ldrb	w9, [x9, #1116]
  4128cc:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  4128d0:	sub	x10, x29, #0x4
  4128d4:	add	x0, x0, #0x33d
  4128d8:	mov	x1, sp
  4128dc:	sturb	wzr, [x29, #-2]
  4128e0:	sturb	w8, [x29, #-4]
  4128e4:	sturb	w9, [x29, #-3]
  4128e8:	str	x10, [sp]
  4128ec:	bl	414260 <error@@Base>
  4128f0:	b	41292c <clear@@Base+0xeecc>
  4128f4:	adrp	x8, 431000 <winch@@Base+0x192ac>
  4128f8:	adrp	x9, 431000 <winch@@Base+0x192ac>
  4128fc:	strb	wzr, [x8, #1116]
  412900:	strb	wzr, [x9, #1112]
  412904:	b	41292c <clear@@Base+0xeecc>
  412908:	adrp	x9, 431000 <winch@@Base+0x192ac>
  41290c:	adrp	x10, 431000 <winch@@Base+0x192ac>
  412910:	strb	w8, [x9, #1112]
  412914:	strb	w8, [x10, #1116]
  412918:	b	41292c <clear@@Base+0xeecc>
  41291c:	adrp	x10, 431000 <winch@@Base+0x192ac>
  412920:	adrp	x11, 431000 <winch@@Base+0x192ac>
  412924:	strb	w8, [x10, #1112]
  412928:	strb	w9, [x11, #1116]
  41292c:	ldp	x29, x30, [sp, #16]
  412930:	add	sp, sp, #0x20
  412934:	ret
  412938:	sub	sp, sp, #0x30
  41293c:	cmp	w0, #0x2
  412940:	mov	x8, x1
  412944:	stp	x29, x30, [sp, #16]
  412948:	str	x19, [sp, #32]
  41294c:	add	x29, sp, #0x10
  412950:	b.eq	412960 <clear@@Base+0xef00>  // b.none
  412954:	cmp	w0, #0x1
  412958:	b.eq	4129c0 <clear@@Base+0xef60>  // b.none
  41295c:	cbnz	w0, 4129fc <clear@@Base+0xef9c>
  412960:	adrp	x3, 41d000 <winch@@Base+0x52ac>
  412964:	mov	w9, #0x8                   	// #8
  412968:	add	x3, x3, #0x347
  41296c:	add	x1, x29, #0x18
  412970:	sub	x2, x29, #0x4
  412974:	mov	x0, x8
  412978:	stur	w9, [x29, #-4]
  41297c:	bl	404f68 <clear@@Base+0x1508>
  412980:	ldr	x19, [x29, #24]
  412984:	adrp	x1, 418000 <winch@@Base+0x2ac>
  412988:	add	x1, x1, #0xd66
  41298c:	mov	x0, x19
  412990:	bl	401af0 <strcmp@plt>
  412994:	cbz	w0, 4129d4 <clear@@Base+0xef74>
  412998:	ldrb	w8, [x19]
  41299c:	ldur	w11, [x29, #-4]
  4129a0:	mov	w9, #0x3e                  	// #62
  4129a4:	adrp	x10, 437000 <PC+0x4800>
  4129a8:	cmp	w8, #0x0
  4129ac:	adrp	x12, 437000 <PC+0x4800>
  4129b0:	csel	w8, w9, w8, eq  // eq = none
  4129b4:	strb	w8, [x10, #564]
  4129b8:	str	w11, [x12, #440]
  4129bc:	b	4129fc <clear@@Base+0xef9c>
  4129c0:	adrp	x8, 437000 <PC+0x4800>
  4129c4:	ldrb	w0, [x8, #564]
  4129c8:	cbz	x0, 4129e0 <clear@@Base+0xef80>
  4129cc:	bl	4055c0 <clear@@Base+0x1b60>
  4129d0:	b	4129e8 <clear@@Base+0xef88>
  4129d4:	adrp	x8, 437000 <PC+0x4800>
  4129d8:	strb	wzr, [x8, #564]
  4129dc:	b	4129fc <clear@@Base+0xef9c>
  4129e0:	adrp	x0, 418000 <winch@@Base+0x2ac>
  4129e4:	add	x0, x0, #0xd66
  4129e8:	str	x0, [x29, #24]
  4129ec:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  4129f0:	add	x0, x0, #0x34b
  4129f4:	add	x1, x29, #0x18
  4129f8:	bl	414260 <error@@Base>
  4129fc:	ldr	x19, [sp, #32]
  412a00:	ldp	x29, x30, [sp, #16]
  412a04:	add	sp, sp, #0x30
  412a08:	ret
  412a0c:	sub	w8, w0, #0x1
  412a10:	cmp	w8, #0x2
  412a14:	b.cs	412a28 <clear@@Base+0xefc8>  // b.hs, b.nlast
  412a18:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  412a1c:	add	x0, x0, #0x35e
  412a20:	mov	x1, xzr
  412a24:	b	414260 <error@@Base>
  412a28:	cbnz	w0, 412a38 <clear@@Base+0xefd8>
  412a2c:	adrp	x8, 437000 <PC+0x4800>
  412a30:	mov	w9, #0x1                   	// #1
  412a34:	str	w9, [x8, #264]
  412a38:	ret
  412a3c:	cmp	w0, #0x2
  412a40:	b.ne	412a54 <clear@@Base+0xeff4>  // b.any
  412a44:	adrp	x8, 437000 <PC+0x4800>
  412a48:	ldr	w8, [x8, #456]
  412a4c:	cbz	w8, 412a58 <clear@@Base+0xeff8>
  412a50:	b	403740 <setlocale@plt+0x1a80>
  412a54:	ret
  412a58:	b	40376c <setlocale@plt+0x1aac>
  412a5c:	stp	x29, x30, [sp, #-32]!
  412a60:	orr	w8, w0, #0x2
  412a64:	cmp	w8, #0x2
  412a68:	str	x19, [sp, #16]
  412a6c:	mov	x29, sp
  412a70:	b.ne	412a8c <clear@@Base+0xf02c>  // b.any
  412a74:	adrp	x19, 437000 <PC+0x4800>
  412a78:	ldr	w8, [x19, #496]
  412a7c:	cmp	w8, #0x0
  412a80:	b.gt	412a8c <clear@@Base+0xf02c>
  412a84:	bl	418c24 <winch@@Base+0xed0>
  412a88:	str	w0, [x19, #496]
  412a8c:	ldr	x19, [sp, #16]
  412a90:	ldp	x29, x30, [sp], #32
  412a94:	ret
  412a98:	adrp	x8, 437000 <PC+0x4800>
  412a9c:	ldr	w8, [x8, #444]
  412aa0:	adrp	x9, 437000 <PC+0x4800>
  412aa4:	ldr	w9, [x9, #328]
  412aa8:	cmp	w8, #0x0
  412aac:	csel	w9, wzr, w9, gt
  412ab0:	add	w0, w9, w8
  412ab4:	ret
  412ab8:	stp	x29, x30, [sp, #-32]!
  412abc:	str	x19, [sp, #16]
  412ac0:	sxtw	x0, w0
  412ac4:	mov	x29, sp
  412ac8:	bl	4055c0 <clear@@Base+0x1b60>
  412acc:	adrp	x19, 436000 <PC+0x3800>
  412ad0:	add	x19, x19, #0x2b4
  412ad4:	adrp	x1, 41d000 <winch@@Base+0x52ac>
  412ad8:	mov	x2, x0
  412adc:	add	x1, x1, #0x50e
  412ae0:	mov	x0, x19
  412ae4:	bl	4018b0 <sprintf@plt>
  412ae8:	mov	x0, x19
  412aec:	ldr	x19, [sp, #16]
  412af0:	ldp	x29, x30, [sp], #32
  412af4:	ret
  412af8:	sub	sp, sp, #0x80
  412afc:	stp	x29, x30, [sp, #32]
  412b00:	stp	x28, x27, [sp, #48]
  412b04:	stp	x26, x25, [sp, #64]
  412b08:	stp	x24, x23, [sp, #80]
  412b0c:	stp	x22, x21, [sp, #96]
  412b10:	stp	x20, x19, [sp, #112]
  412b14:	add	x29, sp, #0x20
  412b18:	cbz	x0, 4130ac <clear@@Base+0xf64c>
  412b1c:	adrp	x26, 436000 <PC+0x3800>
  412b20:	ldr	x8, [x26, #704]
  412b24:	mov	x22, x0
  412b28:	cbz	x8, 412b5c <clear@@Base+0xf0fc>
  412b2c:	ldr	w9, [x8, #16]
  412b30:	and	w9, w9, #0x1f
  412b34:	cmp	w9, #0x4
  412b38:	b.eq	412b80 <clear@@Base+0xf120>  // b.none
  412b3c:	cmp	w9, #0x8
  412b40:	b.ne	412c5c <clear@@Base+0xf1fc>  // b.any
  412b44:	ldr	x8, [x8, #32]
  412b48:	mov	w0, wzr
  412b4c:	mov	x1, x22
  412b50:	blr	x8
  412b54:	str	xzr, [x26, #704]
  412b58:	b	4130ac <clear@@Base+0xf64c>
  412b5c:	str	xzr, [sp, #16]
  412b60:	ldrb	w8, [x22]
  412b64:	cbz	w8, 4130ac <clear@@Base+0xf64c>
  412b68:	adrp	x19, 41d000 <winch@@Base+0x52ac>
  412b6c:	mov	w20, wzr
  412b70:	mov	w28, #0xa                   	// #10
  412b74:	adrp	x21, 437000 <PC+0x4800>
  412b78:	add	x19, x19, #0x36f
  412b7c:	b	412c88 <clear@@Base+0xf228>
  412b80:	ldrb	w3, [x8]
  412b84:	cmp	w3, #0x1
  412b88:	b.ne	412bb0 <clear@@Base+0xf150>  // b.any
  412b8c:	ldr	x8, [x8, #8]
  412b90:	adrp	x0, 436000 <PC+0x3800>
  412b94:	adrp	x2, 41d000 <winch@@Base+0x52ac>
  412b98:	add	x0, x0, #0x2c8
  412b9c:	ldr	x3, [x8]
  412ba0:	add	x2, x2, #0x50d
  412ba4:	mov	w1, #0x2a                  	// #42
  412ba8:	bl	401900 <snprintf@plt>
  412bac:	b	412bd0 <clear@@Base+0xf170>
  412bb0:	ldr	x8, [x8, #8]
  412bb4:	adrp	x0, 436000 <PC+0x3800>
  412bb8:	adrp	x2, 41d000 <winch@@Base+0x52ac>
  412bbc:	add	x0, x0, #0x2c8
  412bc0:	ldr	x4, [x8]
  412bc4:	add	x2, x2, #0x512
  412bc8:	mov	w1, #0x2a                  	// #42
  412bcc:	bl	401900 <snprintf@plt>
  412bd0:	mov	x0, x22
  412bd4:	bl	402270 <setlocale@plt+0x5b0>
  412bd8:	mov	x10, x0
  412bdc:	ldrb	w8, [x10], #1
  412be0:	cmp	w8, #0x2d
  412be4:	csel	x9, x0, x10, ne  // ne = any
  412be8:	ldrb	w9, [x9]
  412bec:	csel	x10, x10, x0, eq  // eq = none
  412bf0:	sub	w11, w9, #0x30
  412bf4:	cmp	w11, #0x9
  412bf8:	b.ls	412c20 <clear@@Base+0xf1c0>  // b.plast
  412bfc:	adrp	x8, 436000 <PC+0x3800>
  412c00:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  412c04:	add	x8, x8, #0x2c8
  412c08:	add	x0, x0, #0x538
  412c0c:	sub	x1, x29, #0x8
  412c10:	stur	x8, [x29, #-8]
  412c14:	bl	414260 <error@@Base>
  412c18:	mov	w8, #0xffffffff            	// #-1
  412c1c:	b	412c50 <clear@@Base+0xf1f0>
  412c20:	mov	w12, wzr
  412c24:	add	x10, x10, #0x1
  412c28:	mov	w11, #0xa                   	// #10
  412c2c:	mul	w12, w12, w11
  412c30:	add	w12, w12, w9, uxtb
  412c34:	ldrb	w9, [x10], #1
  412c38:	sub	w12, w12, #0x30
  412c3c:	sub	w13, w9, #0x30
  412c40:	cmp	w13, #0xa
  412c44:	b.cc	412c2c <clear@@Base+0xf1cc>  // b.lo, b.ul, b.last
  412c48:	cmp	w8, #0x2d
  412c4c:	cneg	w8, w12, eq  // eq = none
  412c50:	ldr	x9, [x26, #704]
  412c54:	ldr	x9, [x9, #24]
  412c58:	str	w8, [x9]
  412c5c:	str	xzr, [x26, #704]
  412c60:	b	4130ac <clear@@Base+0xf64c>
  412c64:	mov	w0, #0x40000000            	// #1073741824
  412c68:	bl	408300 <clear@@Base+0x48a0>
  412c6c:	mov	x0, x24
  412c70:	bl	408338 <clear@@Base+0x48d8>
  412c74:	mov	x22, x23
  412c78:	mov	x0, x24
  412c7c:	bl	401b20 <free@plt>
  412c80:	ldrb	w8, [x22]
  412c84:	cbz	w8, 4130ac <clear@@Base+0xf64c>
  412c88:	and	w8, w8, #0xff
  412c8c:	sub	w9, w8, #0x9
  412c90:	cmp	w9, #0x65
  412c94:	add	x23, x22, #0x1
  412c98:	b.hi	413050 <clear@@Base+0xf5f0>  // b.pmore
  412c9c:	adr	x10, 412cb0 <clear@@Base+0xf250>
  412ca0:	ldrb	w11, [x19, x9]
  412ca4:	add	x10, x10, x11, lsl #2
  412ca8:	mov	w24, #0x7a                  	// #122
  412cac:	br	x10
  412cb0:	ldr	x25, [sp, #16]
  412cb4:	str	wzr, [sp, #12]
  412cb8:	cbz	x25, 412d24 <clear@@Base+0xf2c4>
  412cbc:	ldrb	w8, [x25]
  412cc0:	add	x0, sp, #0x10
  412cc4:	add	x2, sp, #0xc
  412cc8:	mov	x1, xzr
  412ccc:	sub	w8, w8, #0x61
  412cd0:	cmp	w8, #0x1a
  412cd4:	cset	w27, cc  // cc = lo, ul, last
  412cd8:	bl	413884 <clear@@Base+0xfe24>
  412cdc:	ldr	x22, [sp, #16]
  412ce0:	str	xzr, [sp, #16]
  412ce4:	mov	x23, x0
  412ce8:	ldrb	w8, [x22]
  412cec:	cbz	w8, 412d60 <clear@@Base+0xf300>
  412cf0:	cmp	w8, #0x20
  412cf4:	b.eq	412d60 <clear@@Base+0xf300>  // b.none
  412cf8:	cmp	w8, #0x3d
  412cfc:	b.ne	413080 <clear@@Base+0xf620>  // b.any
  412d00:	cbz	x23, 412d1c <clear@@Base+0xf2bc>
  412d04:	ldr	w8, [x23, #16]
  412d08:	and	w8, w8, #0x1f
  412d0c:	cmp	w8, #0x4
  412d10:	b.eq	412d1c <clear@@Base+0xf2bc>  // b.none
  412d14:	cmp	w8, #0x8
  412d18:	b.ne	4130e4 <clear@@Base+0xf684>  // b.any
  412d1c:	add	x22, x22, #0x1
  412d20:	b	412d60 <clear@@Base+0xf300>
  412d24:	mov	x0, x24
  412d28:	bl	4055c0 <clear@@Base+0x1b60>
  412d2c:	adrp	x25, 436000 <PC+0x3800>
  412d30:	add	x25, x25, #0x2b4
  412d34:	adrp	x1, 41d000 <winch@@Base+0x52ac>
  412d38:	mov	x2, x0
  412d3c:	mov	x0, x25
  412d40:	add	x1, x1, #0x50e
  412d44:	bl	4018b0 <sprintf@plt>
  412d48:	sub	w8, w24, #0x61
  412d4c:	cmp	w8, #0x1a
  412d50:	mov	w0, w24
  412d54:	cset	w27, cc  // cc = lo, ul, last
  412d58:	bl	413834 <clear@@Base+0xfdd4>
  412d5c:	mov	x23, x0
  412d60:	cbz	x23, 413080 <clear@@Base+0xf620>
  412d64:	ldr	w8, [x23, #16]
  412d68:	mov	x24, xzr
  412d6c:	and	w8, w8, #0x1f
  412d70:	sub	w8, w8, #0x1
  412d74:	cmp	w8, #0x7
  412d78:	b.hi	412f2c <clear@@Base+0xf4cc>  // b.pmore
  412d7c:	adrp	x11, 41d000 <winch@@Base+0x52ac>
  412d80:	add	x11, x11, #0x3d5
  412d84:	adr	x9, 412d94 <clear@@Base+0xf334>
  412d88:	ldrb	w10, [x11, x8]
  412d8c:	add	x9, x9, x10, lsl #2
  412d90:	br	x9
  412d94:	ldr	w8, [x23, #20]
  412d98:	cbnz	w20, 412f20 <clear@@Base+0xf4c0>
  412d9c:	ldr	x9, [x23, #24]
  412da0:	cmp	w8, #0x0
  412da4:	mov	x24, xzr
  412da8:	cset	w8, eq  // eq = none
  412dac:	b	412f28 <clear@@Base+0xf4c8>
  412db0:	ldrb	w8, [x23]
  412db4:	mov	x22, x23
  412db8:	cbnz	w8, 412c88 <clear@@Base+0xf228>
  412dbc:	b	4130ac <clear@@Base+0xf64c>
  412dc0:	ldr	w8, [x23, #20]
  412dc4:	cbnz	w20, 412f20 <clear@@Base+0xf4c0>
  412dc8:	cmp	w8, #0x1
  412dcc:	ldr	x9, [x23, #24]
  412dd0:	cset	w10, ne  // ne = any
  412dd4:	cmp	w8, #0x2
  412dd8:	cset	w8, ne  // ne = any
  412ddc:	lsl	w8, w8, #1
  412de0:	cmp	w27, #0x0
  412de4:	mov	x24, xzr
  412de8:	csel	w8, w8, w10, eq  // eq = none
  412dec:	b	412f28 <clear@@Base+0xf4c8>
  412df0:	ldrb	w8, [x22]
  412df4:	cbz	w8, 4130cc <clear@@Base+0xf66c>
  412df8:	mov	x0, x22
  412dfc:	bl	402270 <setlocale@plt+0x5b0>
  412e00:	mov	x9, x0
  412e04:	ldrb	w8, [x9], #1
  412e08:	cmp	w8, #0x2d
  412e0c:	csel	x10, x0, x9, ne  // ne = any
  412e10:	ldrb	w10, [x10]
  412e14:	csel	x9, x9, x0, eq  // eq = none
  412e18:	sub	w11, w10, #0x30
  412e1c:	cmp	w11, #0x9
  412e20:	b.ls	412ef0 <clear@@Base+0xf490>  // b.plast
  412e24:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  412e28:	sub	x1, x29, #0x8
  412e2c:	add	x0, x0, #0x538
  412e30:	stur	x25, [x29, #-8]
  412e34:	bl	414260 <error@@Base>
  412e38:	mov	w8, #0xffffffff            	// #-1
  412e3c:	b	412f20 <clear@@Base+0xf4c0>
  412e40:	ldrb	w8, [x22]
  412e44:	cmp	w8, #0x20
  412e48:	b.eq	412e58 <clear@@Base+0xf3f8>  // b.none
  412e4c:	cbz	w8, 4130cc <clear@@Base+0xf66c>
  412e50:	mov	w8, #0x1                   	// #1
  412e54:	b	412e64 <clear@@Base+0xf404>
  412e58:	ldrb	w8, [x22, #1]!
  412e5c:	cmp	w8, #0x20
  412e60:	b.eq	412e58 <clear@@Base+0xf3f8>  // b.none
  412e64:	cbz	w8, 4130d4 <clear@@Base+0xf674>
  412e68:	ldr	x25, [x23, #48]
  412e6c:	mov	x0, x22
  412e70:	bl	401830 <strlen@plt>
  412e74:	add	w0, w0, #0x1
  412e78:	mov	w1, #0x1                   	// #1
  412e7c:	bl	402238 <setlocale@plt+0x578>
  412e80:	ldrb	w8, [x22]
  412e84:	mov	x24, x0
  412e88:	mov	x27, x0
  412e8c:	cbnz	w8, 412ea8 <clear@@Base+0xf448>
  412e90:	b	412ee8 <clear@@Base+0xf488>
  412e94:	mov	x22, x8
  412e98:	ldrb	w8, [x22]
  412e9c:	strb	w8, [x27], #1
  412ea0:	ldrb	w8, [x22, #1]!
  412ea4:	cbz	w8, 412ee8 <clear@@Base+0xf488>
  412ea8:	and	w1, w8, #0xff
  412eac:	cmp	w1, #0x5c
  412eb0:	b.ne	412ed0 <clear@@Base+0xf470>  // b.any
  412eb4:	ldr	w8, [x21, #520]
  412eb8:	cbz	w8, 412ed0 <clear@@Base+0xf470>
  412ebc:	mov	x8, x22
  412ec0:	ldrb	w9, [x8, #1]!
  412ec4:	cbnz	w9, 412e94 <clear@@Base+0xf434>
  412ec8:	mov	w1, #0x5c                  	// #92
  412ecc:	b	412ed8 <clear@@Base+0xf478>
  412ed0:	cmp	w1, #0x24
  412ed4:	b.eq	412ee8 <clear@@Base+0xf488>  // b.none
  412ed8:	cbz	x25, 412e98 <clear@@Base+0xf438>
  412edc:	mov	x0, x25
  412ee0:	bl	401b30 <strchr@plt>
  412ee4:	cbnz	x0, 412e98 <clear@@Base+0xf438>
  412ee8:	strb	wzr, [x27]
  412eec:	b	412f2c <clear@@Base+0xf4cc>
  412ef0:	mov	w11, wzr
  412ef4:	ldrb	w12, [x9, #1]!
  412ef8:	mul	w11, w11, w28
  412efc:	add	w10, w11, w10, uxtb
  412f00:	sub	w11, w12, #0x30
  412f04:	cmp	w11, #0xa
  412f08:	sub	w11, w10, #0x30
  412f0c:	mov	w10, w12
  412f10:	b.cc	412ef4 <clear@@Base+0xf494>  // b.lo, b.ul, b.last
  412f14:	cmp	w8, #0x2d
  412f18:	cneg	w8, w11, eq  // eq = none
  412f1c:	mov	x22, x9
  412f20:	ldr	x9, [x23, #24]
  412f24:	mov	x24, xzr
  412f28:	str	w8, [x9]
  412f2c:	ldr	x8, [x23, #32]
  412f30:	cbz	x8, 412f40 <clear@@Base+0xf4e0>
  412f34:	mov	w0, wzr
  412f38:	mov	x1, x24
  412f3c:	blr	x8
  412f40:	cbnz	x24, 412c78 <clear@@Base+0xf218>
  412f44:	b	412c80 <clear@@Base+0xf220>
  412f48:	mov	w8, #0x1                   	// #1
  412f4c:	adrp	x9, 436000 <PC+0x3800>
  412f50:	mov	w0, #0x2b                  	// #43
  412f54:	str	w8, [x9, #688]
  412f58:	bl	4055c0 <clear@@Base+0x1b60>
  412f5c:	mov	x2, x0
  412f60:	adrp	x0, 436000 <PC+0x3800>
  412f64:	adrp	x1, 41d000 <winch@@Base+0x52ac>
  412f68:	add	x0, x0, #0x2b4
  412f6c:	add	x1, x1, #0x50e
  412f70:	bl	4018b0 <sprintf@plt>
  412f74:	ldrb	w8, [x23]
  412f78:	cbz	w8, 4130f4 <clear@@Base+0xf694>
  412f7c:	mov	x0, x23
  412f80:	bl	401830 <strlen@plt>
  412f84:	add	w0, w0, #0x1
  412f88:	mov	w1, #0x1                   	// #1
  412f8c:	bl	402238 <setlocale@plt+0x578>
  412f90:	ldrb	w9, [x23]
  412f94:	mov	x24, x0
  412f98:	mov	x8, x0
  412f9c:	cbnz	w9, 412fe8 <clear@@Base+0xf588>
  412fa0:	strb	wzr, [x8]
  412fa4:	ldrb	w8, [x24]
  412fa8:	cmp	w8, #0x2b
  412fac:	b.ne	412c64 <clear@@Base+0xf204>  // b.any
  412fb0:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  412fb4:	ldr	x0, [x8, #2056]
  412fb8:	cbz	x0, 412fc0 <clear@@Base+0xf560>
  412fbc:	bl	401b20 <free@plt>
  412fc0:	add	x0, x24, #0x1
  412fc4:	bl	402170 <setlocale@plt+0x4b0>
  412fc8:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  412fcc:	str	x0, [x8, #2056]
  412fd0:	b	412c74 <clear@@Base+0xf214>
  412fd4:	cmp	w10, #0x24
  412fd8:	b.eq	412fa0 <clear@@Base+0xf540>  // b.none
  412fdc:	strb	w9, [x8], #1
  412fe0:	ldrb	w9, [x23, #1]!
  412fe4:	cbz	w9, 412fa0 <clear@@Base+0xf540>
  412fe8:	and	w10, w9, #0xff
  412fec:	cmp	w10, #0x5c
  412ff0:	b.ne	412fd4 <clear@@Base+0xf574>  // b.any
  412ff4:	ldr	w11, [x21, #520]
  412ff8:	cbz	w11, 412fd4 <clear@@Base+0xf574>
  412ffc:	mov	x10, x23
  413000:	ldrb	w11, [x10, #1]!
  413004:	cbz	w11, 412fdc <clear@@Base+0xf57c>
  413008:	mov	w9, w11
  41300c:	mov	x23, x10
  413010:	b	412fdc <clear@@Base+0xf57c>
  413014:	ldrb	w8, [x23]
  413018:	cmp	w8, #0x2d
  41301c:	b.ne	41305c <clear@@Base+0xf5fc>  // b.any
  413020:	add	x25, x22, #0x2
  413024:	str	x25, [sp, #16]
  413028:	str	wzr, [sp, #12]
  41302c:	b	412cbc <clear@@Base+0xf25c>
  413030:	adrp	x8, 436000 <PC+0x3800>
  413034:	ldr	w8, [x8, #756]
  413038:	mov	w9, #0x6e                  	// #110
  41303c:	mov	x22, x23
  413040:	cmp	w8, #0x0
  413044:	mov	w8, #0x7a                  	// #122
  413048:	csel	w24, w9, w8, eq  // eq = none
  41304c:	b	412cb0 <clear@@Base+0xf250>
  413050:	mov	x22, x23
  413054:	mov	w24, w8
  413058:	b	412cb0 <clear@@Base+0xf250>
  41305c:	cmp	w8, #0x2b
  413060:	mov	w8, #0x1                   	// #1
  413064:	cinc	x8, x8, eq  // eq = none
  413068:	ldrb	w8, [x22, x8]
  41306c:	add	x9, x22, #0x2
  413070:	csel	x22, x9, x23, eq  // eq = none
  413074:	cset	w20, eq  // eq = none
  413078:	cbnz	w8, 412c88 <clear@@Base+0xf228>
  41307c:	b	4130ac <clear@@Base+0xf64c>
  413080:	ldr	w8, [sp, #12]
  413084:	stur	x25, [x29, #-8]
  413088:	cmp	w8, #0x1
  41308c:	b.ne	41309c <clear@@Base+0xf63c>  // b.any
  413090:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  413094:	add	x0, x0, #0x40f
  413098:	b	4130a4 <clear@@Base+0xf644>
  41309c:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  4130a0:	add	x0, x0, #0x448
  4130a4:	sub	x1, x29, #0x8
  4130a8:	bl	414260 <error@@Base>
  4130ac:	ldp	x20, x19, [sp, #112]
  4130b0:	ldp	x22, x21, [sp, #96]
  4130b4:	ldp	x24, x23, [sp, #80]
  4130b8:	ldp	x26, x25, [sp, #64]
  4130bc:	ldp	x28, x27, [sp, #48]
  4130c0:	ldp	x29, x30, [sp, #32]
  4130c4:	add	sp, sp, #0x80
  4130c8:	ret
  4130cc:	str	x23, [x26, #704]
  4130d0:	b	4130ac <clear@@Base+0xf64c>
  4130d4:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  4130d8:	stur	x25, [x29, #-8]
  4130dc:	add	x0, x0, #0x51d
  4130e0:	b	4130a4 <clear@@Base+0xf644>
  4130e4:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  4130e8:	stur	x25, [x29, #-8]
  4130ec:	add	x0, x0, #0x3e5
  4130f0:	b	4130a4 <clear@@Base+0xf644>
  4130f4:	adrp	x8, 436000 <PC+0x3800>
  4130f8:	add	x8, x8, #0x2b4
  4130fc:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  413100:	stur	x8, [x29, #-8]
  413104:	add	x0, x0, #0x51d
  413108:	b	4130a4 <clear@@Base+0xf644>
  41310c:	stp	x29, x30, [sp, #-48]!
  413110:	stp	x20, x19, [sp, #32]
  413114:	mov	x20, x0
  413118:	ldr	x0, [x0]
  41311c:	str	x21, [sp, #16]
  413120:	mov	x29, sp
  413124:	mov	x19, x2
  413128:	mov	x21, x1
  41312c:	bl	402270 <setlocale@plt+0x5b0>
  413130:	mov	x9, x0
  413134:	ldrb	w8, [x9], #1
  413138:	cmp	w8, #0x2d
  41313c:	csel	x10, x0, x9, ne  // ne = any
  413140:	ldrb	w11, [x10]
  413144:	csel	x9, x9, x0, eq  // eq = none
  413148:	sub	w10, w11, #0x30
  41314c:	cmp	w10, #0x9
  413150:	b.ls	413164 <clear@@Base+0xf704>  // b.plast
  413154:	cbz	x19, 4131a4 <clear@@Base+0xf744>
  413158:	mov	w8, #0x1                   	// #1
  41315c:	str	w8, [x19]
  413160:	b	4131bc <clear@@Base+0xf75c>
  413164:	mov	w10, wzr
  413168:	mov	w12, #0xa                   	// #10
  41316c:	ldrb	w13, [x9, #1]!
  413170:	mul	w10, w10, w12
  413174:	add	w10, w10, w11, uxtb
  413178:	sub	w10, w10, #0x30
  41317c:	sub	w11, w13, #0x30
  413180:	cmp	w11, #0xa
  413184:	mov	w11, w13
  413188:	b.cc	41316c <clear@@Base+0xf70c>  // b.lo, b.ul, b.last
  41318c:	str	x9, [x20]
  413190:	cbz	x19, 413198 <clear@@Base+0xf738>
  413194:	str	wzr, [x19]
  413198:	cmp	w8, #0x2d
  41319c:	cneg	w0, w10, eq  // eq = none
  4131a0:	b	4131c0 <clear@@Base+0xf760>
  4131a4:	cbz	x21, 4131bc <clear@@Base+0xf75c>
  4131a8:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  4131ac:	add	x0, x0, #0x538
  4131b0:	add	x1, x29, #0x18
  4131b4:	str	x21, [x29, #24]
  4131b8:	bl	414260 <error@@Base>
  4131bc:	mov	w0, #0xffffffff            	// #-1
  4131c0:	ldp	x20, x19, [sp, #32]
  4131c4:	ldr	x21, [sp, #16]
  4131c8:	ldp	x29, x30, [sp], #48
  4131cc:	ret
  4131d0:	sub	sp, sp, #0x50
  4131d4:	stp	x29, x30, [sp, #16]
  4131d8:	stp	x24, x23, [sp, #32]
  4131dc:	stp	x22, x21, [sp, #48]
  4131e0:	stp	x20, x19, [sp, #64]
  4131e4:	add	x29, sp, #0x10
  4131e8:	cbz	x0, 413240 <clear@@Base+0xf7e0>
  4131ec:	and	w23, w3, #0xffffffbf
  4131f0:	mov	w20, w3
  4131f4:	mov	x21, x2
  4131f8:	mov	w22, w1
  4131fc:	mov	x19, x0
  413200:	cmp	w23, #0x1
  413204:	b.ne	413254 <clear@@Base+0xf7f4>  // b.any
  413208:	ldr	w8, [x19, #16]
  41320c:	tbz	w8, #6, 413298 <clear@@Base+0xf838>
  413210:	ldrb	w3, [x19]
  413214:	cmp	w3, #0x1
  413218:	b.ne	413338 <clear@@Base+0xf8d8>  // b.any
  41321c:	ldr	x8, [x19, #8]
  413220:	adrp	x0, 436000 <PC+0x3800>
  413224:	adrp	x2, 41d000 <winch@@Base+0x52ac>
  413228:	add	x0, x0, #0x2c8
  41322c:	ldr	x3, [x8]
  413230:	add	x2, x2, #0x50d
  413234:	mov	w1, #0x2a                  	// #42
  413238:	bl	401900 <snprintf@plt>
  41323c:	b	413358 <clear@@Base+0xf8f8>
  413240:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  413244:	add	x0, x0, #0x477
  413248:	mov	x1, xzr
  41324c:	bl	414260 <error@@Base>
  413250:	b	413594 <clear@@Base+0xfb34>
  413254:	ldr	w8, [x19, #16]
  413258:	cbnz	w23, 413298 <clear@@Base+0xf838>
  41325c:	tbz	w8, #8, 413298 <clear@@Base+0xf838>
  413260:	ldrb	w3, [x19]
  413264:	adrp	x20, 436000 <PC+0x3800>
  413268:	add	x20, x20, #0x2c8
  41326c:	cmp	w3, #0x1
  413270:	b.ne	413370 <clear@@Base+0xf910>  // b.any
  413274:	ldr	x8, [x19, #8]
  413278:	adrp	x0, 436000 <PC+0x3800>
  41327c:	adrp	x2, 41d000 <winch@@Base+0x52ac>
  413280:	add	x0, x0, #0x2c8
  413284:	ldr	x3, [x8]
  413288:	add	x2, x2, #0x50d
  41328c:	mov	w1, #0x2a                  	// #42
  413290:	bl	401900 <snprintf@plt>
  413294:	b	413390 <clear@@Base+0xf930>
  413298:	and	w9, w8, #0x1f
  41329c:	cmp	w9, #0x8
  4132a0:	b.eq	4132ac <clear@@Base+0xf84c>  // b.none
  4132a4:	cmp	w9, #0x4
  4132a8:	b.ne	4132c8 <clear@@Base+0xf868>  // b.any
  4132ac:	cmp	w23, #0x1
  4132b0:	b.ne	4132c8 <clear@@Base+0xf868>  // b.any
  4132b4:	ldrb	w9, [x21]
  4132b8:	cbnz	w9, 4132cc <clear@@Base+0xf86c>
  4132bc:	mov	w24, wzr
  4132c0:	mov	w23, wzr
  4132c4:	b	413500 <clear@@Base+0xfaa0>
  4132c8:	cbz	w23, 4133a8 <clear@@Base+0xf948>
  4132cc:	tbz	w8, #7, 4132dc <clear@@Base+0xf87c>
  4132d0:	mov	w0, wzr
  4132d4:	bl	415ec0 <error@@Base+0x1c60>
  4132d8:	ldr	w8, [x19, #16]
  4132dc:	and	w8, w8, #0x1f
  4132e0:	sub	w8, w8, #0x1
  4132e4:	cmp	w8, #0x7
  4132e8:	mov	w24, #0x1                   	// #1
  4132ec:	b.hi	413500 <clear@@Base+0xfaa0>  // b.pmore
  4132f0:	adrp	x9, 41d000 <winch@@Base+0x52ac>
  4132f4:	add	x9, x9, #0x3dd
  4132f8:	adr	x10, 413308 <clear@@Base+0xf8a8>
  4132fc:	ldrb	w11, [x9, x8]
  413300:	add	x10, x10, x11, lsl #2
  413304:	br	x10
  413308:	cmp	w23, #0x3
  41330c:	b.eq	413478 <clear@@Base+0xfa18>  // b.none
  413310:	cmp	w23, #0x2
  413314:	b.eq	413460 <clear@@Base+0xfa00>  // b.none
  413318:	cmp	w23, #0x1
  41331c:	b.ne	4134fc <clear@@Base+0xfa9c>  // b.any
  413320:	ldr	x8, [x19, #24]
  413324:	mov	w23, #0x2                   	// #2
  413328:	ldr	w9, [x8]
  41332c:	cmp	w9, #0x0
  413330:	cset	w9, eq  // eq = none
  413334:	b	41343c <clear@@Base+0xf9dc>
  413338:	ldr	x8, [x19, #8]
  41333c:	adrp	x0, 436000 <PC+0x3800>
  413340:	adrp	x2, 41d000 <winch@@Base+0x52ac>
  413344:	add	x0, x0, #0x2c8
  413348:	ldr	x4, [x8]
  41334c:	add	x2, x2, #0x512
  413350:	mov	w1, #0x2a                  	// #42
  413354:	bl	401900 <snprintf@plt>
  413358:	adrp	x8, 436000 <PC+0x3800>
  41335c:	add	x8, x8, #0x2c8
  413360:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  413364:	str	x8, [sp, #8]
  413368:	add	x0, x0, #0x486
  41336c:	b	41339c <clear@@Base+0xf93c>
  413370:	ldr	x8, [x19, #8]
  413374:	adrp	x0, 436000 <PC+0x3800>
  413378:	adrp	x2, 41d000 <winch@@Base+0x52ac>
  41337c:	add	x0, x0, #0x2c8
  413380:	ldr	x4, [x8]
  413384:	add	x2, x2, #0x512
  413388:	mov	w1, #0x2a                  	// #42
  41338c:	bl	401900 <snprintf@plt>
  413390:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  413394:	add	x0, x0, #0x4a2
  413398:	str	x20, [sp, #8]
  41339c:	add	x1, sp, #0x8
  4133a0:	bl	414260 <error@@Base>
  4133a4:	b	413594 <clear@@Base+0xfb34>
  4133a8:	mov	w24, wzr
  4133ac:	b	413500 <clear@@Base+0xfaa0>
  4133b0:	cmp	w23, #0x3
  4133b4:	b.eq	41346c <clear@@Base+0xfa0c>  // b.none
  4133b8:	cmp	w23, #0x2
  4133bc:	b.eq	413460 <clear@@Base+0xfa00>  // b.none
  4133c0:	cmp	w23, #0x1
  4133c4:	b.ne	4134fc <clear@@Base+0xfa9c>  // b.any
  4133c8:	mov	x0, x21
  4133cc:	bl	402270 <setlocale@plt+0x5b0>
  4133d0:	mov	x10, x0
  4133d4:	ldrb	w8, [x10], #1
  4133d8:	cmp	w8, #0x2d
  4133dc:	csel	x9, x0, x10, ne  // ne = any
  4133e0:	ldrb	w9, [x9]
  4133e4:	csel	x12, x10, x0, eq  // eq = none
  4133e8:	sub	w10, w9, #0x30
  4133ec:	cmp	w10, #0x9
  4133f0:	b.ls	4134bc <clear@@Base+0xfa5c>  // b.plast
  4133f4:	mov	w23, #0x2                   	// #2
  4133f8:	b	4134fc <clear@@Base+0xfa9c>
  4133fc:	cmp	w23, #0x3
  413400:	b.eq	413490 <clear@@Base+0xfa30>  // b.none
  413404:	cmp	w23, #0x2
  413408:	b.eq	413460 <clear@@Base+0xfa00>  // b.none
  41340c:	cmp	w23, #0x1
  413410:	b.ne	4134fc <clear@@Base+0xfa9c>  // b.any
  413414:	ldr	x8, [x19, #24]
  413418:	mov	w23, #0x2                   	// #2
  41341c:	ldr	w9, [x8]
  413420:	cmp	w9, #0x2
  413424:	cset	w10, ne  // ne = any
  413428:	cmp	w9, #0x1
  41342c:	cset	w9, ne  // ne = any
  413430:	lsl	w10, w10, #1
  413434:	cmp	w22, #0x0
  413438:	csel	w9, w10, w9, eq  // eq = none
  41343c:	str	w9, [x8]
  413440:	b	4134fc <clear@@Base+0xfa9c>
  413444:	mov	w8, #0xffffffbe            	// #-66
  413448:	and	w8, w20, w8
  41344c:	cmp	w8, #0x2
  413450:	b.ne	4134fc <clear@@Base+0xfa9c>  // b.any
  413454:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  413458:	add	x0, x0, #0x4bd
  41345c:	b	413248 <clear@@Base+0xf7e8>
  413460:	ldr	w8, [x19, #20]
  413464:	ldr	x9, [x19, #24]
  413468:	b	4134f8 <clear@@Base+0xfa98>
  41346c:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  413470:	add	x0, x0, #0x4e9
  413474:	b	413248 <clear@@Base+0xf7e8>
  413478:	ldr	w8, [x19, #20]
  41347c:	ldr	x9, [x19, #24]
  413480:	mov	w23, #0x2                   	// #2
  413484:	cmp	w8, #0x0
  413488:	cset	w8, eq  // eq = none
  41348c:	b	4134f8 <clear@@Base+0xfa98>
  413490:	ldr	w8, [x19, #20]
  413494:	ldr	x9, [x19, #24]
  413498:	mov	w23, #0x2                   	// #2
  41349c:	cmp	w8, #0x2
  4134a0:	cset	w10, ne  // ne = any
  4134a4:	cmp	w8, #0x1
  4134a8:	cset	w8, ne  // ne = any
  4134ac:	lsl	w10, w10, #1
  4134b0:	cmp	w22, #0x0
  4134b4:	csel	w8, w10, w8, eq  // eq = none
  4134b8:	b	4134f8 <clear@@Base+0xfa98>
  4134bc:	mov	w10, wzr
  4134c0:	mov	w11, #0xa                   	// #10
  4134c4:	mov	x21, x12
  4134c8:	ldrb	w12, [x21, #1]!
  4134cc:	mul	w10, w10, w11
  4134d0:	add	w9, w10, w9, uxtb
  4134d4:	sub	w10, w12, #0x30
  4134d8:	cmp	w10, #0xa
  4134dc:	sub	w10, w9, #0x30
  4134e0:	mov	w9, w12
  4134e4:	b.cc	4134c8 <clear@@Base+0xfa68>  // b.lo, b.ul, b.last
  4134e8:	ldr	x9, [x19, #24]
  4134ec:	cmp	w8, #0x2d
  4134f0:	mov	w23, #0x2                   	// #2
  4134f4:	cneg	w8, w10, eq  // eq = none
  4134f8:	str	w8, [x9]
  4134fc:	mov	w24, #0x1                   	// #1
  413500:	ldr	x8, [x19, #32]
  413504:	cbz	x8, 41351c <clear@@Base+0xfabc>
  413508:	cmp	w23, #0x0
  41350c:	mov	w9, #0x1                   	// #1
  413510:	cinc	w0, w9, ne  // ne = any
  413514:	mov	x1, x21
  413518:	blr	x8
  41351c:	cbz	w24, 41352c <clear@@Base+0xfacc>
  413520:	ldrb	w8, [x19, #16]
  413524:	tbz	w8, #7, 41352c <clear@@Base+0xfacc>
  413528:	bl	416860 <error@@Base+0x2600>
  41352c:	tbnz	w20, #6, 41357c <clear@@Base+0xfb1c>
  413530:	ldr	w8, [x19, #16]
  413534:	and	w8, w8, #0x1f
  413538:	sub	w9, w8, #0x1
  41353c:	cmp	w9, #0x2
  413540:	b.cs	41355c <clear@@Base+0xfafc>  // b.hs, b.nlast
  413544:	ldr	x8, [x19, #24]
  413548:	mov	x1, xzr
  41354c:	ldrsw	x8, [x8]
  413550:	add	x8, x19, x8, lsl #3
  413554:	ldr	x0, [x8, #40]
  413558:	b	413578 <clear@@Base+0xfb18>
  41355c:	cmp	w8, #0x4
  413560:	b.ne	41357c <clear@@Base+0xfb1c>  // b.any
  413564:	ldr	x8, [x19, #24]
  413568:	add	x1, sp, #0x8
  41356c:	ldr	w8, [x8]
  413570:	str	w8, [sp, #8]
  413574:	ldr	x0, [x19, #48]
  413578:	bl	414260 <error@@Base>
  41357c:	cbz	w24, 413594 <clear@@Base+0xfb34>
  413580:	ldrb	w8, [x19, #16]
  413584:	tbz	w8, #5, 413594 <clear@@Base+0xfb34>
  413588:	adrp	x8, 437000 <PC+0x4800>
  41358c:	mov	w9, #0x1                   	// #1
  413590:	str	w9, [x8, #412]
  413594:	ldp	x20, x19, [sp, #64]
  413598:	ldp	x22, x21, [sp, #48]
  41359c:	ldp	x24, x23, [sp, #32]
  4135a0:	ldp	x29, x30, [sp, #16]
  4135a4:	add	sp, sp, #0x50
  4135a8:	ret
  4135ac:	cbz	x0, 4135c0 <clear@@Base+0xfb60>
  4135b0:	ldrb	w8, [x0, #16]
  4135b4:	mov	w9, #0x53                  	// #83
  4135b8:	tst	w8, w9
  4135bc:	cset	w0, eq  // eq = none
  4135c0:	ret
  4135c4:	cbz	x0, 4135dc <clear@@Base+0xfb7c>
  4135c8:	ldrb	w8, [x0, #16]
  4135cc:	tst	w8, #0xc
  4135d0:	b.eq	4135dc <clear@@Base+0xfb7c>  // b.none
  4135d4:	ldr	x0, [x0, #40]
  4135d8:	ret
  4135dc:	adrp	x0, 419000 <winch@@Base+0x12ac>
  4135e0:	add	x0, x0, #0x675
  4135e4:	ret
  4135e8:	adrp	x8, 436000 <PC+0x3800>
  4135ec:	ldr	x8, [x8, #704]
  4135f0:	cmp	x8, #0x0
  4135f4:	cset	w0, ne  // ne = any
  4135f8:	ret
  4135fc:	stp	x29, x30, [sp, #-32]!
  413600:	adrp	x8, 436000 <PC+0x3800>
  413604:	ldr	x8, [x8, #704]
  413608:	str	x19, [sp, #16]
  41360c:	adrp	x19, 436000 <PC+0x3800>
  413610:	add	x19, x19, #0x2c8
  413614:	ldrb	w3, [x8]
  413618:	mov	x29, sp
  41361c:	cmp	w3, #0x1
  413620:	b.ne	413648 <clear@@Base+0xfbe8>  // b.any
  413624:	ldr	x8, [x8, #8]
  413628:	adrp	x0, 436000 <PC+0x3800>
  41362c:	adrp	x2, 41d000 <winch@@Base+0x52ac>
  413630:	add	x0, x0, #0x2c8
  413634:	ldr	x3, [x8]
  413638:	add	x2, x2, #0x50d
  41363c:	mov	w1, #0x2a                  	// #42
  413640:	bl	401900 <snprintf@plt>
  413644:	b	413668 <clear@@Base+0xfc08>
  413648:	ldr	x8, [x8, #8]
  41364c:	adrp	x0, 436000 <PC+0x3800>
  413650:	adrp	x2, 41d000 <winch@@Base+0x52ac>
  413654:	add	x0, x0, #0x2c8
  413658:	ldr	x4, [x8]
  41365c:	add	x2, x2, #0x512
  413660:	mov	w1, #0x2a                  	// #42
  413664:	bl	401900 <snprintf@plt>
  413668:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  41366c:	add	x0, x0, #0x51d
  413670:	add	x1, x29, #0x18
  413674:	str	x19, [x29, #24]
  413678:	bl	414260 <error@@Base>
  41367c:	ldr	x19, [sp, #16]
  413680:	ldp	x29, x30, [sp], #32
  413684:	ret
  413688:	stp	x29, x30, [sp, #-48]!
  41368c:	stp	x20, x19, [sp, #32]
  413690:	mov	x20, x0
  413694:	ldr	x0, [x0]
  413698:	str	x21, [sp, #16]
  41369c:	mov	x29, sp
  4136a0:	mov	x19, x2
  4136a4:	mov	x21, x1
  4136a8:	bl	402270 <setlocale@plt+0x5b0>
  4136ac:	ldrb	w10, [x0]
  4136b0:	sub	w8, w10, #0x30
  4136b4:	cmp	w8, #0x9
  4136b8:	b.ls	4136cc <clear@@Base+0xfc6c>  // b.plast
  4136bc:	cbz	x19, 413754 <clear@@Base+0xfcf4>
  4136c0:	mov	w8, #0x1                   	// #1
  4136c4:	str	w8, [x19]
  4136c8:	b	41376c <clear@@Base+0xfd0c>
  4136cc:	mov	x8, xzr
  4136d0:	mov	w9, #0x1                   	// #1
  4136d4:	mov	w11, #0xa                   	// #10
  4136d8:	mul	x8, x8, x11
  4136dc:	add	x8, x8, w10, uxtb
  4136e0:	ldrb	w10, [x0, #1]!
  4136e4:	sub	x8, x8, #0x30
  4136e8:	add	w9, w9, #0x1
  4136ec:	sub	w12, w10, #0x30
  4136f0:	cmp	w12, #0xa
  4136f4:	b.cc	4136d8 <clear@@Base+0xfc78>  // b.lo, b.ul, b.last
  4136f8:	sub	w10, w9, #0x2
  4136fc:	cmp	w10, #0x6
  413700:	b.cc	413728 <clear@@Base+0xfcc8>  // b.lo, b.ul, b.last
  413704:	mov	x10, #0x6666666666666666    	// #7378697629483820646
  413708:	movk	x10, #0x6667
  41370c:	smulh	x8, x8, x10
  413710:	sub	w9, w9, #0x1
  413714:	asr	x11, x8, #2
  413718:	cmp	w9, #0x7
  41371c:	add	x8, x11, x8, lsr #63
  413720:	b.gt	41370c <clear@@Base+0xfcac>
  413724:	b	413744 <clear@@Base+0xfce4>
  413728:	cmp	w9, #0x7
  41372c:	b.eq	413744 <clear@@Base+0xfce4>  // b.none
  413730:	add	x8, x8, x8, lsl #2
  413734:	add	w10, w10, #0x1
  413738:	cmp	w10, #0x5
  41373c:	lsl	x8, x8, #1
  413740:	b.cc	413730 <clear@@Base+0xfcd0>  // b.lo, b.ul, b.last
  413744:	str	x0, [x20]
  413748:	cbz	x19, 413770 <clear@@Base+0xfd10>
  41374c:	str	wzr, [x19]
  413750:	b	413770 <clear@@Base+0xfd10>
  413754:	cbz	x21, 41376c <clear@@Base+0xfd0c>
  413758:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  41375c:	add	x0, x0, #0x538
  413760:	add	x1, x29, #0x18
  413764:	str	x21, [x29, #24]
  413768:	bl	414260 <error@@Base>
  41376c:	mov	x8, #0xffffffffffffffff    	// #-1
  413770:	ldp	x20, x19, [sp, #32]
  413774:	ldr	x21, [sp, #16]
  413778:	mov	x0, x8
  41377c:	ldp	x29, x30, [sp], #48
  413780:	ret
  413784:	adrp	x8, 437000 <PC+0x4800>
  413788:	ldr	w8, [x8, #504]
  41378c:	adrp	x9, 436000 <PC+0x3800>
  413790:	ldr	w9, [x9, #756]
  413794:	mov	w10, #0x1                   	// #1
  413798:	cmp	w8, #0x0
  41379c:	cinc	w10, w10, ne  // ne = any
  4137a0:	cmp	w9, #0x0
  4137a4:	csel	w0, w8, w10, eq  // eq = none
  4137a8:	ret
  4137ac:	stp	x29, x30, [sp, #-32]!
  4137b0:	adrp	x0, 41d000 <winch@@Base+0x52ac>
  4137b4:	add	x0, x0, #0x554
  4137b8:	str	x19, [sp, #16]
  4137bc:	mov	x29, sp
  4137c0:	bl	40a918 <clear@@Base+0x6eb8>
  4137c4:	bl	40a994 <clear@@Base+0x6f34>
  4137c8:	cbnz	w0, 4137d8 <clear@@Base+0xfd78>
  4137cc:	adrp	x8, 436000 <PC+0x3800>
  4137d0:	mov	w9, #0x1                   	// #1
  4137d4:	str	w9, [x8, #756]
  4137d8:	adrp	x8, 431000 <winch@@Base+0x192ac>
  4137dc:	ldrb	w8, [x8, #2136]
  4137e0:	cbz	w8, 413828 <clear@@Base+0xfdc8>
  4137e4:	adrp	x19, 431000 <winch@@Base+0x192ac>
  4137e8:	add	x19, x19, #0x878
  4137ec:	b	4137fc <clear@@Base+0xfd9c>
  4137f0:	ldrb	w8, [x19, #32]
  4137f4:	add	x19, x19, #0x40
  4137f8:	cbz	w8, 413828 <clear@@Base+0xfdc8>
  4137fc:	ldur	x8, [x19, #-8]
  413800:	cbz	x8, 41380c <clear@@Base+0xfdac>
  413804:	ldur	w9, [x19, #-12]
  413808:	str	w9, [x8]
  41380c:	ldurb	w8, [x19, #-15]
  413810:	tbz	w8, #1, 4137f0 <clear@@Base+0xfd90>
  413814:	ldr	x8, [x19]
  413818:	mov	w0, wzr
  41381c:	mov	x1, xzr
  413820:	blr	x8
  413824:	b	4137f0 <clear@@Base+0xfd90>
  413828:	ldr	x19, [sp, #16]
  41382c:	ldp	x29, x30, [sp], #32
  413830:	ret
  413834:	adrp	x8, 431000 <winch@@Base+0x192ac>
  413838:	ldrb	w9, [x8, #2136]
  41383c:	cbz	w9, 41387c <clear@@Base+0xfe1c>
  413840:	mov	w8, w0
  413844:	adrp	x0, 431000 <winch@@Base+0x192ac>
  413848:	add	x0, x0, #0x858
  41384c:	b	413858 <clear@@Base+0xfdf8>
  413850:	ldrb	w9, [x0, #64]!
  413854:	cbz	w9, 41387c <clear@@Base+0xfe1c>
  413858:	and	w9, w9, #0xff
  41385c:	cmp	w9, w8
  413860:	b.eq	413878 <clear@@Base+0xfe18>  // b.none
  413864:	sub	w9, w9, #0x20
  413868:	cmp	w9, w8
  41386c:	b.ne	413850 <clear@@Base+0xfdf0>  // b.any
  413870:	ldr	w9, [x0, #16]
  413874:	tbz	w9, #1, 413850 <clear@@Base+0xfdf0>
  413878:	ret
  41387c:	mov	x0, xzr
  413880:	ret
  413884:	sub	sp, sp, #0x70
  413888:	stp	x29, x30, [sp, #16]
  41388c:	stp	x28, x27, [sp, #32]
  413890:	stp	x26, x25, [sp, #48]
  413894:	stp	x24, x23, [sp, #64]
  413898:	stp	x22, x21, [sp, #80]
  41389c:	stp	x20, x19, [sp, #96]
  4138a0:	adrp	x8, 431000 <winch@@Base+0x192ac>
  4138a4:	ldrb	w8, [x8, #2136]
  4138a8:	ldr	x21, [x0]
  4138ac:	mov	x20, x0
  4138b0:	add	x29, sp, #0x10
  4138b4:	cbz	w8, 413a10 <clear@@Base+0xffb0>
  4138b8:	adrp	x25, 431000 <winch@@Base+0x192ac>
  4138bc:	mov	w22, wzr
  4138c0:	mov	w27, wzr
  4138c4:	mov	w28, wzr
  4138c8:	mov	x19, xzr
  4138cc:	mov	x23, xzr
  4138d0:	add	x25, x25, #0x858
  4138d4:	stp	x2, x1, [sp]
  4138d8:	b	4138e4 <clear@@Base+0xfe84>
  4138dc:	ldrb	w8, [x25, #64]!
  4138e0:	cbz	w8, 4139f0 <clear@@Base+0xff90>
  4138e4:	ldr	x26, [x25, #8]
  4138e8:	cbnz	x26, 413900 <clear@@Base+0xfea0>
  4138ec:	b	4138dc <clear@@Base+0xfe7c>
  4138f0:	mov	w22, wzr
  4138f4:	mov	w27, #0x1                   	// #1
  4138f8:	ldr	x26, [x26, #8]
  4138fc:	cbz	x26, 4138dc <clear@@Base+0xfe7c>
  413900:	ldr	x1, [x26]
  413904:	mov	x0, x21
  413908:	mov	w2, wzr
  41390c:	bl	402290 <setlocale@plt+0x5d0>
  413910:	cmp	w0, #0x1
  413914:	b.lt	413980 <clear@@Base+0xff20>  // b.tstop
  413918:	ldrb	w8, [x21, w0, uxtw]
  41391c:	mov	w24, w0
  413920:	cmp	w8, #0x2d
  413924:	b.eq	413980 <clear@@Base+0xff20>  // b.none
  413928:	and	w8, w8, #0xffffffdf
  41392c:	sub	w8, w8, #0x41
  413930:	cmp	w8, #0x1a
  413934:	b.cc	413980 <clear@@Base+0xff20>  // b.lo, b.ul, b.last
  413938:	cbnz	w22, 413950 <clear@@Base+0xfef0>
  41393c:	cmp	w24, w28
  413940:	b.ne	413950 <clear@@Base+0xfef0>  // b.any
  413944:	mov	w22, wzr
  413948:	mov	w27, #0x1                   	// #1
  41394c:	b	413978 <clear@@Base+0xff18>
  413950:	cmp	w24, w28
  413954:	b.le	413978 <clear@@Base+0xff18>
  413958:	ldr	x0, [x26]
  41395c:	bl	401830 <strlen@plt>
  413960:	cmp	w24, w0
  413964:	mov	w27, wzr
  413968:	cset	w22, eq  // eq = none
  41396c:	mov	x23, x25
  413970:	mov	x19, x26
  413974:	mov	w28, w24
  413978:	ldrb	w8, [x25, #16]
  41397c:	tbz	w8, #1, 4138f8 <clear@@Base+0xfe98>
  413980:	ldr	x1, [x26]
  413984:	mov	w2, #0x1                   	// #1
  413988:	mov	x0, x21
  41398c:	bl	402290 <setlocale@plt+0x5d0>
  413990:	cmp	w0, #0x0
  413994:	b.le	4138f8 <clear@@Base+0xfe98>
  413998:	ldrb	w8, [x21, w0, uxtw]
  41399c:	mov	w24, w0
  4139a0:	cmp	w8, #0x2d
  4139a4:	b.eq	4138f8 <clear@@Base+0xfe98>  // b.none
  4139a8:	and	w8, w8, #0xffffffdf
  4139ac:	sub	w8, w8, #0x41
  4139b0:	cmp	w8, #0x1a
  4139b4:	b.cc	4138f8 <clear@@Base+0xfe98>  // b.lo, b.ul, b.last
  4139b8:	cbnz	w22, 4139c4 <clear@@Base+0xff64>
  4139bc:	cmp	w24, w28
  4139c0:	b.eq	4138f0 <clear@@Base+0xfe90>  // b.none
  4139c4:	cmp	w24, w28
  4139c8:	b.le	4138f8 <clear@@Base+0xfe98>
  4139cc:	ldr	x0, [x26]
  4139d0:	bl	401830 <strlen@plt>
  4139d4:	cmp	w24, w0
  4139d8:	mov	w27, wzr
  4139dc:	cset	w22, eq  // eq = none
  4139e0:	mov	x23, x25
  4139e4:	mov	x19, x26
  4139e8:	mov	w28, w24
  4139ec:	b	4138f8 <clear@@Base+0xfe98>
  4139f0:	ldr	x1, [sp, #8]
  4139f4:	cbz	w27, 413a1c <clear@@Base+0xffbc>
  4139f8:	ldr	x9, [sp]
  4139fc:	cbz	x9, 413a34 <clear@@Base+0xffd4>
  413a00:	mov	w8, #0x1                   	// #1
  413a04:	mov	x23, xzr
  413a08:	str	w8, [x9]
  413a0c:	b	413a44 <clear@@Base+0xffe4>
  413a10:	mov	w28, wzr
  413a14:	mov	x19, xzr
  413a18:	mov	x23, xzr
  413a1c:	add	x8, x21, w28, sxtw
  413a20:	str	x8, [x20]
  413a24:	cbz	x1, 413a44 <clear@@Base+0xffe4>
  413a28:	cbz	x19, 413a3c <clear@@Base+0xffdc>
  413a2c:	ldr	x8, [x19]
  413a30:	b	413a40 <clear@@Base+0xffe0>
  413a34:	mov	x23, xzr
  413a38:	b	413a44 <clear@@Base+0xffe4>
  413a3c:	mov	x8, xzr
  413a40:	str	x8, [x1]
  413a44:	mov	x0, x23
  413a48:	ldp	x20, x19, [sp, #96]
  413a4c:	ldp	x22, x21, [sp, #80]
  413a50:	ldp	x24, x23, [sp, #64]
  413a54:	ldp	x26, x25, [sp, #48]
  413a58:	ldp	x28, x27, [sp, #32]
  413a5c:	ldp	x29, x30, [sp, #16]
  413a60:	add	sp, sp, #0x70
  413a64:	ret
  413a68:	sub	sp, sp, #0xe0
  413a6c:	stp	x20, x19, [sp, #208]
  413a70:	mov	w20, w0
  413a74:	adrp	x0, 436000 <PC+0x3800>
  413a78:	add	x0, x0, #0x2f8
  413a7c:	stp	x29, x30, [sp, #128]
  413a80:	str	x27, [sp, #144]
  413a84:	stp	x26, x25, [sp, #160]
  413a88:	stp	x24, x23, [sp, #176]
  413a8c:	stp	x22, x21, [sp, #192]
  413a90:	add	x29, sp, #0x80
  413a94:	mov	w21, w2
  413a98:	mov	x19, x1
  413a9c:	bl	401850 <_setjmp@plt>
  413aa0:	adrp	x24, 437000 <PC+0x4800>
  413aa4:	cbz	w0, 413aec <clear@@Base+0x1008c>
  413aa8:	mov	x0, sp
  413aac:	str	wzr, [x24, #592]
  413ab0:	bl	4019c0 <sigemptyset@plt>
  413ab4:	mov	x1, sp
  413ab8:	mov	w0, #0x2                   	// #2
  413abc:	mov	x2, xzr
  413ac0:	bl	401870 <sigprocmask@plt>
  413ac4:	mov	w23, #0xfffffffe            	// #-2
  413ac8:	mov	w0, w23
  413acc:	ldp	x20, x19, [sp, #208]
  413ad0:	ldp	x22, x21, [sp, #192]
  413ad4:	ldp	x24, x23, [sp, #176]
  413ad8:	ldp	x26, x25, [sp, #160]
  413adc:	ldr	x27, [sp, #144]
  413ae0:	ldp	x29, x30, [sp, #128]
  413ae4:	add	sp, sp, #0xe0
  413ae8:	ret
  413aec:	adrp	x22, 436000 <PC+0x3800>
  413af0:	mov	w21, w21
  413af4:	mov	w25, #0x1                   	// #1
  413af8:	adrp	x26, 437000 <PC+0x4800>
  413afc:	adrp	x27, 436000 <PC+0x3800>
  413b00:	add	x22, x22, #0x2f8
  413b04:	b	413b14 <clear@@Base+0x100b4>
  413b08:	mov	x0, x22
  413b0c:	bl	401850 <_setjmp@plt>
  413b10:	cbnz	w0, 413aa8 <clear@@Base+0x10048>
  413b14:	bl	413ed4 <clear@@Base+0x10474>
  413b18:	mov	w0, w20
  413b1c:	mov	x1, x19
  413b20:	mov	x2, x21
  413b24:	str	w25, [x24, #592]
  413b28:	bl	401b60 <read@plt>
  413b2c:	ldr	w8, [x26, #388]
  413b30:	mov	x23, x0
  413b34:	cbnz	w8, 413b58 <clear@@Base+0x100f8>
  413b38:	ldr	w8, [x27, #1072]
  413b3c:	cmp	w23, #0x0
  413b40:	csinc	w8, wzr, w8, ne  // ne = any
  413b44:	cmp	w8, #0x15
  413b48:	str	w8, [x27, #1072]
  413b4c:	b.lt	413b58 <clear@@Base+0x100f8>  // b.tstop
  413b50:	mov	w0, #0x1                   	// #1
  413b54:	bl	4021c0 <setlocale@plt+0x500>
  413b58:	str	wzr, [x24, #592]
  413b5c:	tbz	w23, #31, 413ac8 <clear@@Base+0x10068>
  413b60:	bl	401c40 <__errno_location@plt>
  413b64:	ldr	w8, [x0]
  413b68:	cmp	w8, #0xb
  413b6c:	b.eq	413b08 <clear@@Base+0x100a8>  // b.none
  413b70:	cmp	w8, #0x4
  413b74:	b.eq	413b08 <clear@@Base+0x100a8>  // b.none
  413b78:	mov	w23, #0xffffffff            	// #-1
  413b7c:	b	413ac8 <clear@@Base+0x10068>
  413b80:	stp	x29, x30, [sp, #-16]!
  413b84:	adrp	x0, 436000 <PC+0x3800>
  413b88:	add	x0, x0, #0x2f8
  413b8c:	mov	w1, #0x1                   	// #1
  413b90:	mov	x29, sp
  413b94:	bl	401bf0 <longjmp@plt>
  413b98:	sub	sp, sp, #0x20
  413b9c:	add	x0, sp, #0x8
  413ba0:	stp	x29, x30, [sp, #16]
  413ba4:	add	x29, sp, #0x10
  413ba8:	bl	401990 <time@plt>
  413bac:	ldr	x0, [sp, #8]
  413bb0:	ldp	x29, x30, [sp, #16]
  413bb4:	add	sp, sp, #0x20
  413bb8:	ret
  413bbc:	stp	x29, x30, [sp, #-48]!
  413bc0:	stp	x22, x21, [sp, #16]
  413bc4:	stp	x20, x19, [sp, #32]
  413bc8:	mov	x29, sp
  413bcc:	mov	x19, x0
  413bd0:	bl	401c40 <__errno_location@plt>
  413bd4:	ldr	w0, [x0]
  413bd8:	bl	401aa0 <strerror@plt>
  413bdc:	mov	x20, x0
  413be0:	mov	x0, x19
  413be4:	bl	401830 <strlen@plt>
  413be8:	mov	x21, x0
  413bec:	mov	x0, x20
  413bf0:	bl	401830 <strlen@plt>
  413bf4:	add	w8, w0, w21
  413bf8:	add	w21, w8, #0x3
  413bfc:	mov	w1, #0x1                   	// #1
  413c00:	mov	w0, w21
  413c04:	bl	402238 <setlocale@plt+0x578>
  413c08:	adrp	x2, 41e000 <winch@@Base+0x62ac>
  413c0c:	sxtw	x1, w21
  413c10:	add	x2, x2, #0x1bb
  413c14:	mov	x3, x19
  413c18:	mov	x4, x20
  413c1c:	mov	x22, x0
  413c20:	bl	401900 <snprintf@plt>
  413c24:	mov	x0, x22
  413c28:	ldp	x20, x19, [sp, #32]
  413c2c:	ldp	x22, x21, [sp, #16]
  413c30:	ldp	x29, x30, [sp], #48
  413c34:	ret
  413c38:	mov	x8, #0x4059000000000000    	// #4636737291354636288
  413c3c:	scvtf	d0, x0
  413c40:	fmov	d2, x8
  413c44:	scvtf	d1, x1
  413c48:	fmul	d0, d0, d2
  413c4c:	fdiv	d0, d0, d1
  413c50:	fmov	d1, #5.000000000000000000e-01
  413c54:	fadd	d0, d0, d1
  413c58:	fcvtzs	x0, d0
  413c5c:	ret
  413c60:	mov	x9, #0xd70b                	// #55051
  413c64:	movk	x9, #0x70a3, lsl #16
  413c68:	movk	x9, #0xa3d, lsl #32
  413c6c:	movk	x9, #0xa3d7, lsl #48
  413c70:	smulh	x9, x2, x9
  413c74:	add	x9, x9, x2
  413c78:	mov	w8, #0x2710                	// #10000
  413c7c:	asr	x10, x9, #6
  413c80:	mul	w8, w1, w8
  413c84:	add	x9, x10, x9, lsr #63
  413c88:	adds	x8, x9, w8, sxtw
  413c8c:	b.eq	413cbc <clear@@Base+0x1025c>  // b.none
  413c90:	scvtf	d1, x8
  413c94:	mov	x8, #0x848000000000        	// #145685290680320
  413c98:	scvtf	d0, x0
  413c9c:	movk	x8, #0x412e, lsl #48
  413ca0:	fmul	d0, d0, d1
  413ca4:	fmov	d1, x8
  413ca8:	fdiv	d0, d0, d1
  413cac:	fmov	d1, #5.000000000000000000e-01
  413cb0:	fadd	d0, d0, d1
  413cb4:	fcvtzs	x0, d0
  413cb8:	ret
  413cbc:	mov	x0, xzr
  413cc0:	ret
  413cc4:	sub	sp, sp, #0x70
  413cc8:	adrp	x8, 437000 <PC+0x4800>
  413ccc:	ldrb	w8, [x8, #640]
  413cd0:	stp	x29, x30, [sp, #16]
  413cd4:	stp	x28, x27, [sp, #32]
  413cd8:	stp	x26, x25, [sp, #48]
  413cdc:	tst	w8, #0x3
  413ce0:	stp	x24, x23, [sp, #64]
  413ce4:	stp	x22, x21, [sp, #80]
  413ce8:	stp	x20, x19, [sp, #96]
  413cec:	add	x29, sp, #0x10
  413cf0:	b.eq	413d04 <clear@@Base+0x102a4>  // b.none
  413cf4:	adrp	x8, 437000 <PC+0x4800>
  413cf8:	mov	w9, #0x1                   	// #1
  413cfc:	str	w9, [x8, #412]
  413d00:	b	413df4 <clear@@Base+0x10394>
  413d04:	adrp	x23, 437000 <PC+0x4800>
  413d08:	sub	x1, x29, #0x4
  413d0c:	mov	w0, wzr
  413d10:	str	wzr, [x23, #604]
  413d14:	bl	410028 <clear@@Base+0xc5c8>
  413d18:	cbz	w0, 413df0 <clear@@Base+0x10390>
  413d1c:	adrp	x27, 436000 <PC+0x3800>
  413d20:	adrp	x19, 436000 <PC+0x3800>
  413d24:	mov	w20, w0
  413d28:	mov	w24, #0x1                   	// #1
  413d2c:	adrp	x25, 437000 <PC+0x4800>
  413d30:	adrp	x26, 432000 <winch@@Base+0x1a2ac>
  413d34:	add	x27, x27, #0x833
  413d38:	adrp	x28, 437000 <PC+0x4800>
  413d3c:	add	x19, x19, #0x434
  413d40:	mov	w21, #0x1                   	// #1
  413d44:	b	413d78 <clear@@Base+0x10318>
  413d48:	mov	x8, x19
  413d4c:	str	x19, [x26, #1960]
  413d50:	add	x9, x8, #0x1
  413d54:	str	x9, [x26, #1960]
  413d58:	strb	w20, [x8]
  413d5c:	str	wzr, [x28, #608]
  413d60:	sub	x1, x29, #0x4
  413d64:	mov	w0, w21
  413d68:	bl	410028 <clear@@Base+0xc5c8>
  413d6c:	mov	w20, w0
  413d70:	add	w21, w21, #0x1
  413d74:	cbz	w0, 413df0 <clear@@Base+0x10390>
  413d78:	ldur	w0, [x29, #-4]
  413d7c:	bl	403d14 <clear@@Base+0x2b4>
  413d80:	ldur	w8, [x29, #-4]
  413d84:	cmp	w20, #0x8
  413d88:	str	w8, [x23, #604]
  413d8c:	b.ne	413d98 <clear@@Base+0x10338>  // b.any
  413d90:	bl	403dc8 <clear@@Base+0x368>
  413d94:	b	413d60 <clear@@Base+0x10300>
  413d98:	ldr	w8, [x25, #600]
  413d9c:	cbz	w8, 413da8 <clear@@Base+0x10348>
  413da0:	str	wzr, [x25, #600]
  413da4:	bl	403a94 <clear@@Base+0x34>
  413da8:	ldr	x8, [x26, #1960]
  413dac:	cmp	x8, x27
  413db0:	b.cc	413d50 <clear@@Base+0x102f0>  // b.lo, b.ul, b.last
  413db4:	subs	w9, w8, w19
  413db8:	b.eq	413d50 <clear@@Base+0x102f0>  // b.none
  413dbc:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  413dc0:	ldr	w8, [x8, #2080]
  413dc4:	sxtw	x22, w9
  413dc8:	mov	x1, x19
  413dcc:	mov	x2, x22
  413dd0:	cmp	w8, #0x0
  413dd4:	cinc	w0, w24, eq  // eq = none
  413dd8:	bl	401ad0 <write@plt>
  413ddc:	cmp	x0, x22
  413de0:	b.eq	413d48 <clear@@Base+0x102e8>  // b.none
  413de4:	adrp	x8, 437000 <PC+0x4800>
  413de8:	str	w24, [x8, #412]
  413dec:	b	413d48 <clear@@Base+0x102e8>
  413df0:	bl	403b70 <clear@@Base+0x110>
  413df4:	ldp	x20, x19, [sp, #96]
  413df8:	ldp	x22, x21, [sp, #80]
  413dfc:	ldp	x24, x23, [sp, #64]
  413e00:	ldp	x26, x25, [sp, #48]
  413e04:	ldp	x28, x27, [sp, #32]
  413e08:	ldp	x29, x30, [sp, #16]
  413e0c:	add	sp, sp, #0x70
  413e10:	ret
  413e14:	stp	x29, x30, [sp, #-64]!
  413e18:	adrp	x8, 437000 <PC+0x4800>
  413e1c:	ldr	w9, [x8, #600]
  413e20:	stp	x20, x19, [sp, #48]
  413e24:	mov	w19, w0
  413e28:	str	x23, [sp, #16]
  413e2c:	stp	x22, x21, [sp, #32]
  413e30:	mov	x29, sp
  413e34:	cbz	w9, 413e40 <clear@@Base+0x103e0>
  413e38:	str	wzr, [x8, #600]
  413e3c:	bl	403a94 <clear@@Base+0x34>
  413e40:	adrp	x22, 432000 <winch@@Base+0x1a2ac>
  413e44:	ldr	x20, [x22, #1960]
  413e48:	adrp	x8, 436000 <PC+0x3800>
  413e4c:	add	x8, x8, #0x833
  413e50:	cmp	x20, x8
  413e54:	b.cc	413ea8 <clear@@Base+0x10448>  // b.lo, b.ul, b.last
  413e58:	adrp	x8, 436000 <PC+0x3800>
  413e5c:	add	x8, x8, #0x434
  413e60:	subs	w8, w20, w8
  413e64:	b.eq	413ea8 <clear@@Base+0x10448>  // b.none
  413e68:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  413e6c:	ldr	w9, [x9, #2080]
  413e70:	adrp	x20, 436000 <PC+0x3800>
  413e74:	mov	w23, #0x1                   	// #1
  413e78:	sxtw	x21, w8
  413e7c:	cmp	w9, #0x0
  413e80:	add	x20, x20, #0x434
  413e84:	cinc	w0, w23, eq  // eq = none
  413e88:	mov	x1, x20
  413e8c:	mov	x2, x21
  413e90:	bl	401ad0 <write@plt>
  413e94:	cmp	x0, x21
  413e98:	b.eq	413ea4 <clear@@Base+0x10444>  // b.none
  413e9c:	adrp	x8, 437000 <PC+0x4800>
  413ea0:	str	w23, [x8, #412]
  413ea4:	str	x20, [x22, #1960]
  413ea8:	add	x8, x20, #0x1
  413eac:	str	x8, [x22, #1960]
  413eb0:	strb	w19, [x20]
  413eb4:	mov	w0, w19
  413eb8:	ldp	x20, x19, [sp, #48]
  413ebc:	ldp	x22, x21, [sp, #32]
  413ec0:	ldr	x23, [sp, #16]
  413ec4:	adrp	x9, 437000 <PC+0x4800>
  413ec8:	str	wzr, [x9, #608]
  413ecc:	ldp	x29, x30, [sp], #64
  413ed0:	ret
  413ed4:	stp	x29, x30, [sp, #-48]!
  413ed8:	stp	x22, x21, [sp, #16]
  413edc:	adrp	x21, 432000 <winch@@Base+0x1a2ac>
  413ee0:	ldr	w8, [x21, #1960]
  413ee4:	adrp	x9, 436000 <PC+0x3800>
  413ee8:	add	x9, x9, #0x434
  413eec:	stp	x20, x19, [sp, #32]
  413ef0:	subs	w8, w8, w9
  413ef4:	mov	x29, sp
  413ef8:	b.eq	413f3c <clear@@Base+0x104dc>  // b.none
  413efc:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  413f00:	ldr	w9, [x9, #2080]
  413f04:	adrp	x19, 436000 <PC+0x3800>
  413f08:	mov	w22, #0x1                   	// #1
  413f0c:	sxtw	x20, w8
  413f10:	cmp	w9, #0x0
  413f14:	add	x19, x19, #0x434
  413f18:	cinc	w0, w22, eq  // eq = none
  413f1c:	mov	x1, x19
  413f20:	mov	x2, x20
  413f24:	bl	401ad0 <write@plt>
  413f28:	cmp	x0, x20
  413f2c:	b.eq	413f38 <clear@@Base+0x104d8>  // b.none
  413f30:	adrp	x8, 437000 <PC+0x4800>
  413f34:	str	w22, [x8, #412]
  413f38:	str	x19, [x21, #1960]
  413f3c:	ldp	x20, x19, [sp, #32]
  413f40:	ldp	x22, x21, [sp, #16]
  413f44:	ldp	x29, x30, [sp], #48
  413f48:	ret
  413f4c:	stp	x29, x30, [sp, #-96]!
  413f50:	stp	x28, x27, [sp, #16]
  413f54:	stp	x26, x25, [sp, #32]
  413f58:	stp	x24, x23, [sp, #48]
  413f5c:	stp	x22, x21, [sp, #64]
  413f60:	stp	x20, x19, [sp, #80]
  413f64:	ldrb	w21, [x0]
  413f68:	mov	x29, sp
  413f6c:	cbz	w21, 414010 <clear@@Base+0x105b0>
  413f70:	adrp	x25, 436000 <PC+0x3800>
  413f74:	adrp	x19, 436000 <PC+0x3800>
  413f78:	add	x22, x0, #0x1
  413f7c:	adrp	x23, 437000 <PC+0x4800>
  413f80:	adrp	x24, 432000 <winch@@Base+0x1a2ac>
  413f84:	add	x25, x25, #0x833
  413f88:	adrp	x26, 437000 <PC+0x4800>
  413f8c:	add	x19, x19, #0x434
  413f90:	adrp	x27, 432000 <winch@@Base+0x1a2ac>
  413f94:	mov	w28, #0x1                   	// #1
  413f98:	b	413fbc <clear@@Base+0x1055c>
  413f9c:	mov	x8, x19
  413fa0:	str	x19, [x24, #1960]
  413fa4:	add	x9, x8, #0x1
  413fa8:	str	x9, [x24, #1960]
  413fac:	strb	w21, [x8]
  413fb0:	str	wzr, [x26, #608]
  413fb4:	ldrb	w21, [x22], #1
  413fb8:	cbz	w21, 414010 <clear@@Base+0x105b0>
  413fbc:	ldr	w8, [x23, #600]
  413fc0:	cbz	w8, 413fcc <clear@@Base+0x1056c>
  413fc4:	str	wzr, [x23, #600]
  413fc8:	bl	403a94 <clear@@Base+0x34>
  413fcc:	ldr	x8, [x24, #1960]
  413fd0:	cmp	x8, x25
  413fd4:	b.cc	413fa4 <clear@@Base+0x10544>  // b.lo, b.ul, b.last
  413fd8:	subs	w9, w8, w19
  413fdc:	b.eq	413fa4 <clear@@Base+0x10544>  // b.none
  413fe0:	ldr	w8, [x27, #2080]
  413fe4:	sxtw	x20, w9
  413fe8:	mov	x1, x19
  413fec:	mov	x2, x20
  413ff0:	cmp	w8, #0x0
  413ff4:	cinc	w0, w28, eq  // eq = none
  413ff8:	bl	401ad0 <write@plt>
  413ffc:	cmp	x0, x20
  414000:	b.eq	413f9c <clear@@Base+0x1053c>  // b.none
  414004:	adrp	x8, 437000 <PC+0x4800>
  414008:	str	w28, [x8, #412]
  41400c:	b	413f9c <clear@@Base+0x1053c>
  414010:	ldp	x20, x19, [sp, #80]
  414014:	ldp	x22, x21, [sp, #64]
  414018:	ldp	x24, x23, [sp, #48]
  41401c:	ldp	x26, x25, [sp, #32]
  414020:	ldp	x28, x27, [sp, #16]
  414024:	ldp	x29, x30, [sp], #96
  414028:	ret
  41402c:	sub	sp, sp, #0x30
  414030:	cmp	x0, #0x0
  414034:	add	x10, sp, #0x8
  414038:	mov	x9, #0x6666666666666666    	// #7378697629483820646
  41403c:	mov	x8, x1
  414040:	movk	x9, #0x6667
  414044:	cneg	x11, x0, mi  // mi = first
  414048:	add	x1, x10, #0x15
  41404c:	mov	w10, #0xa                   	// #10
  414050:	stp	x29, x30, [sp, #32]
  414054:	add	x29, sp, #0x20
  414058:	strb	wzr, [sp, #30]
  41405c:	smulh	x12, x11, x9
  414060:	asr	x14, x12, #2
  414064:	add	x12, x14, x12, lsr #63
  414068:	add	x13, x11, #0x9
  41406c:	msub	w11, w12, w10, w11
  414070:	add	w11, w11, #0x30
  414074:	cmp	x13, #0x12
  414078:	strb	w11, [x1], #-1
  41407c:	mov	x11, x12
  414080:	b.hi	41405c <clear@@Base+0x105fc>  // b.pmore
  414084:	tbnz	x0, #63, 414090 <clear@@Base+0x10630>
  414088:	add	x1, x1, #0x1
  41408c:	b	414098 <clear@@Base+0x10638>
  414090:	mov	w9, #0x2d                  	// #45
  414094:	strb	w9, [x1]
  414098:	mov	x0, x8
  41409c:	bl	401b50 <strcpy@plt>
  4140a0:	ldp	x29, x30, [sp, #32]
  4140a4:	add	sp, sp, #0x30
  4140a8:	ret
  4140ac:	sub	sp, sp, #0x30
  4140b0:	cmp	x0, #0x0
  4140b4:	add	x10, sp, #0x8
  4140b8:	mov	x9, #0x6666666666666666    	// #7378697629483820646
  4140bc:	mov	x8, x1
  4140c0:	movk	x9, #0x6667
  4140c4:	cneg	x11, x0, mi  // mi = first
  4140c8:	add	x1, x10, #0x15
  4140cc:	mov	w10, #0xa                   	// #10
  4140d0:	stp	x29, x30, [sp, #32]
  4140d4:	add	x29, sp, #0x20
  4140d8:	strb	wzr, [sp, #30]
  4140dc:	smulh	x12, x11, x9
  4140e0:	asr	x14, x12, #2
  4140e4:	add	x12, x14, x12, lsr #63
  4140e8:	add	x13, x11, #0x9
  4140ec:	msub	w11, w12, w10, w11
  4140f0:	add	w11, w11, #0x30
  4140f4:	cmp	x13, #0x12
  4140f8:	strb	w11, [x1], #-1
  4140fc:	mov	x11, x12
  414100:	b.hi	4140dc <clear@@Base+0x1067c>  // b.pmore
  414104:	tbnz	x0, #63, 414110 <clear@@Base+0x106b0>
  414108:	add	x1, x1, #0x1
  41410c:	b	414118 <clear@@Base+0x106b8>
  414110:	mov	w9, #0x2d                  	// #45
  414114:	strb	w9, [x1]
  414118:	mov	x0, x8
  41411c:	bl	401b50 <strcpy@plt>
  414120:	ldp	x29, x30, [sp, #32]
  414124:	add	sp, sp, #0x30
  414128:	ret
  41412c:	sub	sp, sp, #0x20
  414130:	cmp	w0, #0x0
  414134:	mov	x10, sp
  414138:	mov	w9, #0x6667                	// #26215
  41413c:	mov	x8, x1
  414140:	movk	w9, #0x6666, lsl #16
  414144:	cneg	w11, w0, mi  // mi = first
  414148:	add	x1, x10, #0xb
  41414c:	mov	w10, #0xa                   	// #10
  414150:	stp	x29, x30, [sp, #16]
  414154:	add	x29, sp, #0x10
  414158:	strb	wzr, [sp, #12]
  41415c:	smull	x12, w11, w9
  414160:	lsr	x14, x12, #63
  414164:	asr	x12, x12, #34
  414168:	add	w12, w12, w14
  41416c:	add	w13, w11, #0x9
  414170:	msub	w11, w12, w10, w11
  414174:	add	w11, w11, #0x30
  414178:	cmp	w13, #0x12
  41417c:	strb	w11, [x1], #-1
  414180:	mov	w11, w12
  414184:	b.hi	41415c <clear@@Base+0x106fc>  // b.pmore
  414188:	tbnz	w0, #31, 414194 <clear@@Base+0x10734>
  41418c:	add	x1, x1, #0x1
  414190:	b	41419c <clear@@Base+0x1073c>
  414194:	mov	w9, #0x2d                  	// #45
  414198:	strb	w9, [x1]
  41419c:	mov	x0, x8
  4141a0:	bl	401b50 <strcpy@plt>
  4141a4:	ldp	x29, x30, [sp, #16]
  4141a8:	add	sp, sp, #0x20
  4141ac:	ret
  4141b0:	mov	x10, xzr
  4141b4:	mov	w9, #0xa                   	// #10
  4141b8:	ldrb	w11, [x0], #1
  4141bc:	mov	x8, x10
  4141c0:	sub	w10, w11, #0x30
  4141c4:	and	w10, w10, #0xff
  4141c8:	madd	x11, x8, x9, x11
  4141cc:	cmp	w10, #0xa
  4141d0:	sub	x10, x11, #0x30
  4141d4:	b.cc	4141b8 <clear@@Base+0x10758>  // b.lo, b.ul, b.last
  4141d8:	cbz	x1, 4141e0 <clear@@Base+0x10780>
  4141dc:	str	x0, [x1]
  4141e0:	mov	x0, x8
  4141e4:	ret
  4141e8:	mov	w10, wzr
  4141ec:	mov	w9, #0xa                   	// #10
  4141f0:	ldrb	w11, [x0], #1
  4141f4:	mov	w8, w10
  4141f8:	sub	w10, w11, #0x30
  4141fc:	madd	w11, w8, w9, w11
  414200:	cmp	w10, #0xa
  414204:	sub	w10, w11, #0x30
  414208:	b.cc	4141f0 <clear@@Base+0x10790>  // b.lo, b.ul, b.last
  41420c:	cbz	x1, 414214 <clear@@Base+0x107b4>
  414210:	str	x0, [x1]
  414214:	mov	w0, w8
  414218:	ret
  41421c:	stp	x29, x30, [sp, #-16]!
  414220:	mov	x29, sp
  414224:	bl	418c2c <winch@@Base+0xed8>
  414228:	add	w8, w0, #0x2
  41422c:	cmp	w8, #0x22
  414230:	b.hi	414254 <clear@@Base+0x107f4>  // b.pmore
  414234:	mov	w9, #0x1                   	// #1
  414238:	lsl	x8, x9, x8
  41423c:	mov	x9, #0x9001                	// #36865
  414240:	movk	x9, #0x4, lsl #32
  414244:	tst	x8, x9
  414248:	b.eq	414254 <clear@@Base+0x107f4>  // b.none
  41424c:	ldp	x29, x30, [sp], #16
  414250:	ret
  414254:	sxtw	x0, w0
  414258:	ldp	x29, x30, [sp], #16
  41425c:	b	408300 <clear@@Base+0x48a0>

0000000000414260 <error@@Base>:
  414260:	sub	sp, sp, #0x70
  414264:	adrp	x8, 437000 <PC+0x4800>
  414268:	stp	x22, x21, [sp, #80]
  41426c:	ldr	w9, [x8, #596]
  414270:	adrp	x22, 432000 <winch@@Base+0x1a2ac>
  414274:	ldr	w10, [x22, #2080]
  414278:	stp	x24, x23, [sp, #64]
  41427c:	stp	x20, x19, [sp, #96]
  414280:	mov	x19, x1
  414284:	mov	x20, x0
  414288:	adrp	x21, 437000 <PC+0x4800>
  41428c:	add	w9, w9, #0x1
  414290:	mov	w23, #0x11                  	// #17
  414294:	stp	x29, x30, [sp, #16]
  414298:	stp	x28, x27, [sp, #32]
  41429c:	stp	x26, x25, [sp, #48]
  4142a0:	add	x29, sp, #0x10
  4142a4:	str	w9, [x8, #596]
  4142a8:	cbz	w10, 4142e0 <error@@Base+0x80>
  4142ac:	ldr	w8, [x21, #268]
  4142b0:	cbz	w8, 4142e0 <error@@Base+0x80>
  4142b4:	adrp	x8, 437000 <PC+0x4800>
  4142b8:	ldr	w8, [x8, #568]
  4142bc:	cbnz	w8, 4142c4 <error@@Base+0x64>
  4142c0:	bl	40cd68 <clear@@Base+0x9308>
  4142c4:	bl	403b70 <clear@@Base+0x110>
  4142c8:	bl	403a94 <clear@@Base+0x34>
  4142cc:	mov	w0, #0x8                   	// #8
  4142d0:	bl	403c20 <clear@@Base+0x1c0>
  4142d4:	adrp	x8, 437000 <PC+0x4800>
  4142d8:	ldr	w8, [x8, #316]
  4142dc:	add	w23, w8, #0x11
  4142e0:	mov	x0, x20
  4142e4:	mov	x1, x19
  4142e8:	bl	414520 <error@@Base+0x2c0>
  4142ec:	ldr	w8, [x22, #2080]
  4142f0:	cbz	w8, 4143a8 <error@@Base+0x148>
  4142f4:	ldr	w8, [x21, #268]
  4142f8:	cbz	w8, 4143a8 <error@@Base+0x148>
  4142fc:	adrp	x26, 41e000 <winch@@Base+0x62ac>
  414300:	adrp	x24, 436000 <PC+0x3800>
  414304:	adrp	x20, 436000 <PC+0x3800>
  414308:	stur	w23, [x29, #-4]
  41430c:	mov	w28, #0x20                  	// #32
  414310:	add	x26, x26, #0x1c5
  414314:	adrp	x27, 437000 <PC+0x4800>
  414318:	adrp	x23, 432000 <winch@@Base+0x1a2ac>
  41431c:	add	x24, x24, #0x833
  414320:	adrp	x19, 437000 <PC+0x4800>
  414324:	add	x20, x20, #0x434
  414328:	mov	w25, #0x1                   	// #1
  41432c:	str	w0, [sp, #8]
  414330:	b	414354 <error@@Base+0xf4>
  414334:	mov	x8, x20
  414338:	str	x20, [x23, #1960]
  41433c:	add	x9, x8, #0x1
  414340:	str	x9, [x23, #1960]
  414344:	strb	w28, [x8]
  414348:	str	wzr, [x19, #608]
  41434c:	ldrb	w28, [x26], #1
  414350:	cbz	w28, 41443c <error@@Base+0x1dc>
  414354:	ldr	w8, [x27, #600]
  414358:	cbz	w8, 414364 <error@@Base+0x104>
  41435c:	str	wzr, [x27, #600]
  414360:	bl	403a94 <clear@@Base+0x34>
  414364:	ldr	x8, [x23, #1960]
  414368:	cmp	x8, x24
  41436c:	b.cc	41433c <error@@Base+0xdc>  // b.lo, b.ul, b.last
  414370:	subs	w9, w8, w20
  414374:	b.eq	41433c <error@@Base+0xdc>  // b.none
  414378:	ldr	w8, [x22, #2080]
  41437c:	sxtw	x21, w9
  414380:	mov	x1, x20
  414384:	mov	x2, x21
  414388:	cmp	w8, #0x0
  41438c:	cinc	w0, w25, eq  // eq = none
  414390:	bl	401ad0 <write@plt>
  414394:	cmp	x0, x21
  414398:	b.eq	414334 <error@@Base+0xd4>  // b.none
  41439c:	adrp	x8, 437000 <PC+0x4800>
  4143a0:	str	w25, [x8, #412]
  4143a4:	b	414334 <error@@Base+0xd4>
  4143a8:	adrp	x8, 437000 <PC+0x4800>
  4143ac:	ldr	w9, [x8, #600]
  4143b0:	cbz	w9, 4143bc <error@@Base+0x15c>
  4143b4:	str	wzr, [x8, #600]
  4143b8:	bl	403a94 <clear@@Base+0x34>
  4143bc:	adrp	x21, 432000 <winch@@Base+0x1a2ac>
  4143c0:	ldr	x19, [x21, #1960]
  4143c4:	adrp	x8, 436000 <PC+0x3800>
  4143c8:	add	x8, x8, #0x833
  4143cc:	cmp	x19, x8
  4143d0:	b.cc	414420 <error@@Base+0x1c0>  // b.lo, b.ul, b.last
  4143d4:	adrp	x8, 436000 <PC+0x3800>
  4143d8:	add	x8, x8, #0x434
  4143dc:	subs	w8, w19, w8
  4143e0:	b.eq	414420 <error@@Base+0x1c0>  // b.none
  4143e4:	ldr	w9, [x22, #2080]
  4143e8:	adrp	x19, 436000 <PC+0x3800>
  4143ec:	mov	w22, #0x1                   	// #1
  4143f0:	sxtw	x20, w8
  4143f4:	cmp	w9, #0x0
  4143f8:	add	x19, x19, #0x434
  4143fc:	cinc	w0, w22, eq  // eq = none
  414400:	mov	x1, x19
  414404:	mov	x2, x20
  414408:	bl	401ad0 <write@plt>
  41440c:	cmp	x0, x20
  414410:	b.eq	41441c <error@@Base+0x1bc>  // b.none
  414414:	adrp	x8, 437000 <PC+0x4800>
  414418:	str	w22, [x8, #412]
  41441c:	str	x19, [x21, #1960]
  414420:	add	x8, x19, #0x1
  414424:	mov	w9, #0xa                   	// #10
  414428:	adrp	x10, 437000 <PC+0x4800>
  41442c:	str	x8, [x21, #1960]
  414430:	strb	w9, [x19]
  414434:	str	wzr, [x10, #608]
  414438:	b	4144f4 <error@@Base+0x294>
  41443c:	bl	403b70 <clear@@Base+0x110>
  414440:	adrp	x8, 437000 <PC+0x4800>
  414444:	ldur	w9, [x29, #-4]
  414448:	ldr	w10, [sp, #8]
  41444c:	ldr	w8, [x8, #344]
  414450:	add	w9, w9, w10
  414454:	add	w19, w9, w8
  414458:	bl	418c2c <winch@@Base+0xed8>
  41445c:	add	w8, w0, #0x2
  414460:	cmp	w8, #0x22
  414464:	b.hi	414514 <error@@Base+0x2b4>  // b.pmore
  414468:	mov	w9, #0x1                   	// #1
  41446c:	lsl	x8, x9, x8
  414470:	mov	x9, #0x9001                	// #36865
  414474:	movk	x9, #0x4, lsl #32
  414478:	tst	x8, x9
  41447c:	b.eq	414514 <error@@Base+0x2b4>  // b.none
  414480:	bl	403994 <setlocale@plt+0x1cd4>
  414484:	bl	403a7c <clear@@Base+0x1c>
  414488:	adrp	x8, 437000 <PC+0x4800>
  41448c:	ldr	w8, [x8, #340]
  414490:	cmp	w19, w8
  414494:	b.lt	4144a4 <error@@Base+0x244>  // b.tstop
  414498:	mov	w8, #0x1                   	// #1
  41449c:	adrp	x9, 437000 <PC+0x4800>
  4144a0:	str	w8, [x9, #412]
  4144a4:	ldr	w8, [x23, #1960]
  4144a8:	adrp	x9, 436000 <PC+0x3800>
  4144ac:	add	x9, x9, #0x434
  4144b0:	subs	w8, w8, w9
  4144b4:	b.eq	4144f4 <error@@Base+0x294>  // b.none
  4144b8:	ldr	w9, [x22, #2080]
  4144bc:	adrp	x19, 436000 <PC+0x3800>
  4144c0:	mov	w21, #0x1                   	// #1
  4144c4:	sxtw	x20, w8
  4144c8:	cmp	w9, #0x0
  4144cc:	add	x19, x19, #0x434
  4144d0:	cinc	w0, w21, eq  // eq = none
  4144d4:	mov	x1, x19
  4144d8:	mov	x2, x20
  4144dc:	bl	401ad0 <write@plt>
  4144e0:	cmp	x0, x20
  4144e4:	b.eq	4144f0 <error@@Base+0x290>  // b.none
  4144e8:	adrp	x8, 437000 <PC+0x4800>
  4144ec:	str	w21, [x8, #412]
  4144f0:	str	x19, [x23, #1960]
  4144f4:	ldp	x20, x19, [sp, #96]
  4144f8:	ldp	x22, x21, [sp, #80]
  4144fc:	ldp	x24, x23, [sp, #64]
  414500:	ldp	x26, x25, [sp, #48]
  414504:	ldp	x28, x27, [sp, #32]
  414508:	ldp	x29, x30, [sp, #16]
  41450c:	add	sp, sp, #0x70
  414510:	ret
  414514:	sxtw	x0, w0
  414518:	bl	408300 <clear@@Base+0x48a0>
  41451c:	b	414480 <error@@Base+0x220>
  414520:	sub	sp, sp, #0xb0
  414524:	stp	x29, x30, [sp, #80]
  414528:	stp	x28, x27, [sp, #96]
  41452c:	stp	x26, x25, [sp, #112]
  414530:	stp	x24, x23, [sp, #128]
  414534:	stp	x22, x21, [sp, #144]
  414538:	stp	x20, x19, [sp, #160]
  41453c:	ldrb	w26, [x0]
  414540:	add	x29, sp, #0x50
  414544:	cbz	w26, 414980 <error@@Base+0x720>
  414548:	sub	x8, x29, #0x18
  41454c:	add	x9, sp, #0x20
  414550:	adrp	x25, 436000 <PC+0x3800>
  414554:	adrp	x21, 436000 <PC+0x3800>
  414558:	mov	x20, x0
  41455c:	mov	x28, x1
  414560:	mov	w19, wzr
  414564:	adrp	x23, 437000 <PC+0x4800>
  414568:	adrp	x24, 432000 <winch@@Base+0x1a2ac>
  41456c:	add	x25, x25, #0x833
  414570:	adrp	x27, 437000 <PC+0x4800>
  414574:	add	x21, x21, #0x434
  414578:	add	x10, x8, #0x15
  41457c:	orr	x9, x9, #0x1
  414580:	add	x8, x8, #0xb
  414584:	stp	x10, x9, [sp, #8]
  414588:	str	x8, [sp]
  41458c:	b	4145b4 <error@@Base+0x354>
  414590:	mov	x8, x21
  414594:	str	x21, [x24, #1960]
  414598:	add	x9, x8, #0x1
  41459c:	str	x9, [x24, #1960]
  4145a0:	strb	w26, [x8]
  4145a4:	str	wzr, [x27, #608]
  4145a8:	add	w19, w19, #0x1
  4145ac:	ldrb	w26, [x20]
  4145b0:	cbz	w26, 414984 <error@@Base+0x724>
  4145b4:	and	w8, w26, #0xff
  4145b8:	cmp	w8, #0x25
  4145bc:	b.ne	41463c <error@@Base+0x3dc>  // b.any
  4145c0:	ldrb	w8, [x20, #1]
  4145c4:	add	x20, x20, #0x2
  4145c8:	cmp	w8, #0x6d
  4145cc:	b.gt	4146a0 <error@@Base+0x440>
  4145d0:	mov	w13, #0x6667                	// #26215
  4145d4:	cmp	w8, #0x25
  4145d8:	movk	w13, #0x6666, lsl #16
  4145dc:	mov	w14, #0xa                   	// #10
  4145e0:	b.eq	414758 <error@@Base+0x4f8>  // b.none
  4145e4:	cmp	w8, #0x64
  4145e8:	b.ne	4145ac <error@@Base+0x34c>  // b.any
  4145ec:	ldr	w8, [x28]
  4145f0:	ldr	x1, [sp]
  4145f4:	sturb	wzr, [x29, #-12]
  4145f8:	cmp	w8, #0x0
  4145fc:	cneg	w9, w8, mi  // mi = first
  414600:	smull	x10, w9, w13
  414604:	lsr	x12, x10, #63
  414608:	asr	x10, x10, #34
  41460c:	add	w10, w10, w12
  414610:	add	w11, w9, #0x9
  414614:	msub	w9, w10, w14, w9
  414618:	add	w9, w9, #0x30
  41461c:	cmp	w11, #0x12
  414620:	strb	w9, [x1], #-1
  414624:	mov	w9, w10
  414628:	b.hi	414600 <error@@Base+0x3a0>  // b.pmore
  41462c:	str	x28, [sp, #24]
  414630:	tbnz	w8, #31, 41482c <error@@Base+0x5cc>
  414634:	add	x1, x1, #0x1
  414638:	b	414834 <error@@Base+0x5d4>
  41463c:	ldr	w8, [x23, #600]
  414640:	cbz	w8, 41464c <error@@Base+0x3ec>
  414644:	str	wzr, [x23, #600]
  414648:	bl	403a94 <clear@@Base+0x34>
  41464c:	ldr	x8, [x24, #1960]
  414650:	add	x20, x20, #0x1
  414654:	cmp	x8, x25
  414658:	b.cc	414598 <error@@Base+0x338>  // b.lo, b.ul, b.last
  41465c:	subs	w9, w8, w21
  414660:	b.eq	414598 <error@@Base+0x338>  // b.none
  414664:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  414668:	ldr	w8, [x8, #2080]
  41466c:	sxtw	x22, w9
  414670:	mov	x1, x21
  414674:	mov	x2, x22
  414678:	cmp	w8, #0x0
  41467c:	mov	w8, #0x1                   	// #1
  414680:	cinc	w0, w8, eq  // eq = none
  414684:	bl	401ad0 <write@plt>
  414688:	cmp	x0, x22
  41468c:	b.eq	414590 <error@@Base+0x330>  // b.none
  414690:	mov	w8, #0x1                   	// #1
  414694:	adrp	x9, 437000 <PC+0x4800>
  414698:	str	w8, [x9, #412]
  41469c:	b	414590 <error@@Base+0x330>
  4146a0:	mov	x14, #0x6666666666666666    	// #7378697629483820646
  4146a4:	cmp	w8, #0x6e
  4146a8:	mov	w13, #0xa                   	// #10
  4146ac:	movk	x14, #0x6667
  4146b0:	b.eq	4147d4 <error@@Base+0x574>  // b.none
  4146b4:	cmp	w8, #0x73
  4146b8:	b.ne	4145ac <error@@Base+0x34c>  // b.any
  4146bc:	ldr	x8, [x28], #8
  4146c0:	str	x28, [sp, #24]
  4146c4:	ldrb	w28, [x8]
  4146c8:	cbz	w28, 414824 <error@@Base+0x5c4>
  4146cc:	add	x26, x8, #0x1
  4146d0:	mov	w22, #0x1                   	// #1
  4146d4:	b	4146fc <error@@Base+0x49c>
  4146d8:	mov	x8, x21
  4146dc:	str	x21, [x24, #1960]
  4146e0:	add	x9, x8, #0x1
  4146e4:	str	x9, [x24, #1960]
  4146e8:	strb	w28, [x8]
  4146ec:	str	wzr, [x27, #608]
  4146f0:	ldrb	w28, [x26], #1
  4146f4:	add	w19, w19, #0x1
  4146f8:	cbz	w28, 414824 <error@@Base+0x5c4>
  4146fc:	ldr	w8, [x23, #600]
  414700:	cbz	w8, 41470c <error@@Base+0x4ac>
  414704:	str	wzr, [x23, #600]
  414708:	bl	403a94 <clear@@Base+0x34>
  41470c:	ldr	x8, [x24, #1960]
  414710:	cmp	x8, x25
  414714:	b.cc	4146e0 <error@@Base+0x480>  // b.lo, b.ul, b.last
  414718:	subs	w9, w8, w21
  41471c:	b.eq	4146e0 <error@@Base+0x480>  // b.none
  414720:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  414724:	ldr	w8, [x8, #2080]
  414728:	mov	x1, x21
  41472c:	cmp	w8, #0x0
  414730:	cinc	w0, w22, eq  // eq = none
  414734:	sxtw	x22, w9
  414738:	mov	x2, x22
  41473c:	bl	401ad0 <write@plt>
  414740:	cmp	x0, x22
  414744:	mov	w22, #0x1                   	// #1
  414748:	b.eq	4146d8 <error@@Base+0x478>  // b.none
  41474c:	adrp	x8, 437000 <PC+0x4800>
  414750:	str	w22, [x8, #412]
  414754:	b	4146d8 <error@@Base+0x478>
  414758:	ldr	w8, [x23, #600]
  41475c:	mov	w22, #0x1                   	// #1
  414760:	cbz	w8, 41476c <error@@Base+0x50c>
  414764:	str	wzr, [x23, #600]
  414768:	bl	403a94 <clear@@Base+0x34>
  41476c:	ldr	x8, [x24, #1960]
  414770:	cmp	x8, x25
  414774:	b.cc	4147bc <error@@Base+0x55c>  // b.lo, b.ul, b.last
  414778:	subs	w9, w8, w21
  41477c:	b.eq	4147bc <error@@Base+0x55c>  // b.none
  414780:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  414784:	ldr	w8, [x8, #2080]
  414788:	mov	x1, x21
  41478c:	cmp	w8, #0x0
  414790:	cinc	w0, w22, eq  // eq = none
  414794:	sxtw	x22, w9
  414798:	mov	x2, x22
  41479c:	bl	401ad0 <write@plt>
  4147a0:	cmp	x0, x22
  4147a4:	mov	w8, #0x1                   	// #1
  4147a8:	b.eq	4147b4 <error@@Base+0x554>  // b.none
  4147ac:	adrp	x9, 437000 <PC+0x4800>
  4147b0:	str	w8, [x9, #412]
  4147b4:	mov	x8, x21
  4147b8:	str	x21, [x24, #1960]
  4147bc:	add	x9, x8, #0x1
  4147c0:	str	x9, [x24, #1960]
  4147c4:	mov	w9, #0x25                  	// #37
  4147c8:	strb	w9, [x8]
  4147cc:	str	wzr, [x27, #608]
  4147d0:	b	4145ac <error@@Base+0x34c>
  4147d4:	ldr	x8, [x28]
  4147d8:	ldr	x1, [sp, #8]
  4147dc:	sturb	wzr, [x29, #-2]
  4147e0:	cmp	x8, #0x0
  4147e4:	cneg	x9, x8, mi  // mi = first
  4147e8:	smulh	x10, x9, x14
  4147ec:	asr	x12, x10, #2
  4147f0:	add	x10, x12, x10, lsr #63
  4147f4:	add	x11, x9, #0x9
  4147f8:	msub	w9, w10, w13, w9
  4147fc:	add	w9, w9, #0x30
  414800:	cmp	x11, #0x12
  414804:	strb	w9, [x1], #-1
  414808:	mov	x9, x10
  41480c:	b.hi	4147e8 <error@@Base+0x588>  // b.pmore
  414810:	mov	w22, #0x1                   	// #1
  414814:	str	x28, [sp, #24]
  414818:	tbnz	x8, #63, 4148cc <error@@Base+0x66c>
  41481c:	add	x1, x1, #0x1
  414820:	b	4148d4 <error@@Base+0x674>
  414824:	ldr	x28, [sp, #24]
  414828:	b	4145ac <error@@Base+0x34c>
  41482c:	mov	w8, #0x2d                  	// #45
  414830:	strb	w8, [x1]
  414834:	add	x0, sp, #0x20
  414838:	mov	w22, #0x1                   	// #1
  41483c:	bl	401b50 <strcpy@plt>
  414840:	ldrb	w26, [sp, #32]
  414844:	cbz	w26, 414968 <error@@Base+0x708>
  414848:	ldr	x28, [sp, #16]
  41484c:	b	414870 <error@@Base+0x610>
  414850:	mov	x8, x21
  414854:	str	x21, [x24, #1960]
  414858:	add	x9, x8, #0x1
  41485c:	str	x9, [x24, #1960]
  414860:	strb	w26, [x8]
  414864:	str	wzr, [x27, #608]
  414868:	ldrb	w26, [x28], #1
  41486c:	cbz	w26, 414968 <error@@Base+0x708>
  414870:	ldr	w8, [x23, #600]
  414874:	cbz	w8, 414880 <error@@Base+0x620>
  414878:	str	wzr, [x23, #600]
  41487c:	bl	403a94 <clear@@Base+0x34>
  414880:	ldr	x8, [x24, #1960]
  414884:	cmp	x8, x25
  414888:	b.cc	414858 <error@@Base+0x5f8>  // b.lo, b.ul, b.last
  41488c:	subs	w9, w8, w21
  414890:	b.eq	414858 <error@@Base+0x5f8>  // b.none
  414894:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  414898:	ldr	w8, [x8, #2080]
  41489c:	mov	x1, x21
  4148a0:	cmp	w8, #0x0
  4148a4:	cinc	w0, w22, eq  // eq = none
  4148a8:	sxtw	x22, w9
  4148ac:	mov	x2, x22
  4148b0:	bl	401ad0 <write@plt>
  4148b4:	cmp	x0, x22
  4148b8:	mov	w22, #0x1                   	// #1
  4148bc:	b.eq	414850 <error@@Base+0x5f0>  // b.none
  4148c0:	adrp	x8, 437000 <PC+0x4800>
  4148c4:	str	w22, [x8, #412]
  4148c8:	b	414850 <error@@Base+0x5f0>
  4148cc:	mov	w8, #0x2d                  	// #45
  4148d0:	strb	w8, [x1]
  4148d4:	add	x0, sp, #0x20
  4148d8:	bl	401b50 <strcpy@plt>
  4148dc:	ldrb	w26, [sp, #32]
  4148e0:	cbz	w26, 414968 <error@@Base+0x708>
  4148e4:	ldr	x28, [sp, #16]
  4148e8:	b	41490c <error@@Base+0x6ac>
  4148ec:	mov	x8, x21
  4148f0:	str	x21, [x24, #1960]
  4148f4:	add	x9, x8, #0x1
  4148f8:	str	x9, [x24, #1960]
  4148fc:	strb	w26, [x8]
  414900:	str	wzr, [x27, #608]
  414904:	ldrb	w26, [x28], #1
  414908:	cbz	w26, 414968 <error@@Base+0x708>
  41490c:	ldr	w8, [x23, #600]
  414910:	cbz	w8, 41491c <error@@Base+0x6bc>
  414914:	str	wzr, [x23, #600]
  414918:	bl	403a94 <clear@@Base+0x34>
  41491c:	ldr	x8, [x24, #1960]
  414920:	cmp	x8, x25
  414924:	b.cc	4148f4 <error@@Base+0x694>  // b.lo, b.ul, b.last
  414928:	subs	w9, w8, w21
  41492c:	b.eq	4148f4 <error@@Base+0x694>  // b.none
  414930:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  414934:	ldr	w8, [x8, #2080]
  414938:	mov	x1, x21
  41493c:	cmp	w8, #0x0
  414940:	cinc	w0, w22, eq  // eq = none
  414944:	sxtw	x22, w9
  414948:	mov	x2, x22
  41494c:	bl	401ad0 <write@plt>
  414950:	cmp	x0, x22
  414954:	mov	w22, #0x1                   	// #1
  414958:	b.eq	4148ec <error@@Base+0x68c>  // b.none
  41495c:	adrp	x8, 437000 <PC+0x4800>
  414960:	str	w22, [x8, #412]
  414964:	b	4148ec <error@@Base+0x68c>
  414968:	add	x0, sp, #0x20
  41496c:	bl	401830 <strlen@plt>
  414970:	ldr	x28, [sp, #24]
  414974:	add	w19, w19, w0
  414978:	add	x28, x28, #0x8
  41497c:	b	4145ac <error@@Base+0x34c>
  414980:	mov	w19, wzr
  414984:	mov	w0, w19
  414988:	ldp	x20, x19, [sp, #160]
  41498c:	ldp	x22, x21, [sp, #144]
  414990:	ldp	x24, x23, [sp, #128]
  414994:	ldp	x26, x25, [sp, #112]
  414998:	ldp	x28, x27, [sp, #96]
  41499c:	ldp	x29, x30, [sp, #80]
  4149a0:	add	sp, sp, #0xb0
  4149a4:	ret
  4149a8:	stp	x29, x30, [sp, #-96]!
  4149ac:	stp	x28, x27, [sp, #16]
  4149b0:	stp	x26, x25, [sp, #32]
  4149b4:	stp	x24, x23, [sp, #48]
  4149b8:	stp	x22, x21, [sp, #64]
  4149bc:	stp	x20, x19, [sp, #80]
  4149c0:	mov	x29, sp
  4149c4:	mov	x19, x1
  4149c8:	mov	x20, x0
  4149cc:	bl	403b70 <clear@@Base+0x110>
  4149d0:	bl	403a94 <clear@@Base+0x34>
  4149d4:	mov	w0, #0x8                   	// #8
  4149d8:	bl	403c20 <clear@@Base+0x1c0>
  4149dc:	mov	x0, x20
  4149e0:	mov	x1, x19
  4149e4:	bl	414520 <error@@Base+0x2c0>
  4149e8:	adrp	x25, 41e000 <winch@@Base+0x62ac>
  4149ec:	adrp	x27, 436000 <PC+0x3800>
  4149f0:	adrp	x19, 436000 <PC+0x3800>
  4149f4:	mov	w26, #0x2e                  	// #46
  4149f8:	add	x25, x25, #0x1d9
  4149fc:	adrp	x21, 437000 <PC+0x4800>
  414a00:	adrp	x22, 432000 <winch@@Base+0x1a2ac>
  414a04:	add	x27, x27, #0x833
  414a08:	adrp	x28, 437000 <PC+0x4800>
  414a0c:	add	x19, x19, #0x434
  414a10:	adrp	x24, 432000 <winch@@Base+0x1a2ac>
  414a14:	mov	w23, #0x1                   	// #1
  414a18:	b	414a3c <error@@Base+0x7dc>
  414a1c:	mov	x8, x19
  414a20:	str	x19, [x22, #1960]
  414a24:	add	x9, x8, #0x1
  414a28:	str	x9, [x22, #1960]
  414a2c:	strb	w26, [x8]
  414a30:	str	wzr, [x28, #608]
  414a34:	ldrb	w26, [x25], #1
  414a38:	cbz	w26, 414a90 <error@@Base+0x830>
  414a3c:	ldr	w8, [x21, #600]
  414a40:	cbz	w8, 414a4c <error@@Base+0x7ec>
  414a44:	str	wzr, [x21, #600]
  414a48:	bl	403a94 <clear@@Base+0x34>
  414a4c:	ldr	x8, [x22, #1960]
  414a50:	cmp	x8, x27
  414a54:	b.cc	414a24 <error@@Base+0x7c4>  // b.lo, b.ul, b.last
  414a58:	subs	w9, w8, w19
  414a5c:	b.eq	414a24 <error@@Base+0x7c4>  // b.none
  414a60:	ldr	w8, [x24, #2080]
  414a64:	sxtw	x20, w9
  414a68:	mov	x1, x19
  414a6c:	mov	x2, x20
  414a70:	cmp	w8, #0x0
  414a74:	cinc	w0, w23, eq  // eq = none
  414a78:	bl	401ad0 <write@plt>
  414a7c:	cmp	x0, x20
  414a80:	b.eq	414a1c <error@@Base+0x7bc>  // b.none
  414a84:	adrp	x8, 437000 <PC+0x4800>
  414a88:	str	w23, [x8, #412]
  414a8c:	b	414a1c <error@@Base+0x7bc>
  414a90:	bl	403b70 <clear@@Base+0x110>
  414a94:	ldr	w8, [x22, #1960]
  414a98:	adrp	x9, 436000 <PC+0x3800>
  414a9c:	add	x9, x9, #0x434
  414aa0:	subs	w8, w8, w9
  414aa4:	b.eq	414ae4 <error@@Base+0x884>  // b.none
  414aa8:	ldr	w9, [x24, #2080]
  414aac:	adrp	x19, 436000 <PC+0x3800>
  414ab0:	mov	w23, #0x1                   	// #1
  414ab4:	sxtw	x20, w8
  414ab8:	cmp	w9, #0x0
  414abc:	add	x19, x19, #0x434
  414ac0:	cinc	w0, w23, eq  // eq = none
  414ac4:	mov	x1, x19
  414ac8:	mov	x2, x20
  414acc:	bl	401ad0 <write@plt>
  414ad0:	cmp	x0, x20
  414ad4:	b.eq	414ae0 <error@@Base+0x880>  // b.none
  414ad8:	adrp	x8, 437000 <PC+0x4800>
  414adc:	str	w23, [x8, #412]
  414ae0:	str	x19, [x22, #1960]
  414ae4:	mov	w8, #0x1                   	// #1
  414ae8:	str	w8, [x21, #600]
  414aec:	ldp	x20, x19, [sp, #80]
  414af0:	ldp	x22, x21, [sp, #64]
  414af4:	ldp	x24, x23, [sp, #48]
  414af8:	ldp	x26, x25, [sp, #32]
  414afc:	ldp	x28, x27, [sp, #16]
  414b00:	ldp	x29, x30, [sp], #96
  414b04:	ret
  414b08:	stp	x29, x30, [sp, #-64]!
  414b0c:	stp	x22, x21, [sp, #32]
  414b10:	adrp	x21, 432000 <winch@@Base+0x1a2ac>
  414b14:	ldr	w8, [x21, #2080]
  414b18:	stp	x20, x19, [sp, #48]
  414b1c:	mov	x19, x1
  414b20:	mov	x20, x0
  414b24:	adrp	x22, 437000 <PC+0x4800>
  414b28:	str	x23, [sp, #16]
  414b2c:	mov	x29, sp
  414b30:	cbz	w8, 414b40 <error@@Base+0x8e0>
  414b34:	ldr	w8, [x22, #268]
  414b38:	cbz	w8, 414b40 <error@@Base+0x8e0>
  414b3c:	bl	403a94 <clear@@Base+0x34>
  414b40:	mov	x0, x20
  414b44:	mov	x1, x19
  414b48:	bl	414520 <error@@Base+0x2c0>
  414b4c:	bl	418c2c <winch@@Base+0xed8>
  414b50:	ldr	w8, [x21, #2080]
  414b54:	mov	w19, w0
  414b58:	cbz	w8, 414bdc <error@@Base+0x97c>
  414b5c:	ldr	w8, [x22, #268]
  414b60:	cbz	w8, 414bdc <error@@Base+0x97c>
  414b64:	bl	403994 <setlocale@plt+0x1cd4>
  414b68:	adrp	x8, 437000 <PC+0x4800>
  414b6c:	ldr	w8, [x8, #340]
  414b70:	cmp	w8, #0x0
  414b74:	b.gt	414b84 <error@@Base+0x924>
  414b78:	adrp	x8, 437000 <PC+0x4800>
  414b7c:	mov	w9, #0x1                   	// #1
  414b80:	str	w9, [x8, #412]
  414b84:	adrp	x22, 432000 <winch@@Base+0x1a2ac>
  414b88:	ldr	w8, [x22, #1960]
  414b8c:	adrp	x9, 436000 <PC+0x3800>
  414b90:	add	x9, x9, #0x434
  414b94:	subs	w8, w8, w9
  414b98:	b.eq	414c6c <error@@Base+0xa0c>  // b.none
  414b9c:	ldr	w9, [x21, #2080]
  414ba0:	adrp	x20, 436000 <PC+0x3800>
  414ba4:	mov	w23, #0x1                   	// #1
  414ba8:	sxtw	x21, w8
  414bac:	cmp	w9, #0x0
  414bb0:	add	x20, x20, #0x434
  414bb4:	cinc	w0, w23, eq  // eq = none
  414bb8:	mov	x1, x20
  414bbc:	mov	x2, x21
  414bc0:	bl	401ad0 <write@plt>
  414bc4:	cmp	x0, x21
  414bc8:	b.eq	414bd4 <error@@Base+0x974>  // b.none
  414bcc:	adrp	x8, 437000 <PC+0x4800>
  414bd0:	str	w23, [x8, #412]
  414bd4:	str	x20, [x22, #1960]
  414bd8:	b	414c6c <error@@Base+0xa0c>
  414bdc:	adrp	x8, 437000 <PC+0x4800>
  414be0:	ldr	w9, [x8, #600]
  414be4:	cbz	w9, 414bf0 <error@@Base+0x990>
  414be8:	str	wzr, [x8, #600]
  414bec:	bl	403a94 <clear@@Base+0x34>
  414bf0:	adrp	x22, 432000 <winch@@Base+0x1a2ac>
  414bf4:	ldr	x20, [x22, #1960]
  414bf8:	adrp	x8, 436000 <PC+0x3800>
  414bfc:	add	x8, x8, #0x833
  414c00:	cmp	x20, x8
  414c04:	b.cc	414c54 <error@@Base+0x9f4>  // b.lo, b.ul, b.last
  414c08:	adrp	x8, 436000 <PC+0x3800>
  414c0c:	add	x8, x8, #0x434
  414c10:	subs	w8, w20, w8
  414c14:	b.eq	414c54 <error@@Base+0x9f4>  // b.none
  414c18:	ldr	w9, [x21, #2080]
  414c1c:	adrp	x20, 436000 <PC+0x3800>
  414c20:	mov	w23, #0x1                   	// #1
  414c24:	sxtw	x21, w8
  414c28:	cmp	w9, #0x0
  414c2c:	add	x20, x20, #0x434
  414c30:	cinc	w0, w23, eq  // eq = none
  414c34:	mov	x1, x20
  414c38:	mov	x2, x21
  414c3c:	bl	401ad0 <write@plt>
  414c40:	cmp	x0, x21
  414c44:	b.eq	414c50 <error@@Base+0x9f0>  // b.none
  414c48:	adrp	x8, 437000 <PC+0x4800>
  414c4c:	str	w23, [x8, #412]
  414c50:	str	x20, [x22, #1960]
  414c54:	add	x8, x20, #0x1
  414c58:	mov	w9, #0xa                   	// #10
  414c5c:	adrp	x10, 437000 <PC+0x4800>
  414c60:	str	x8, [x22, #1960]
  414c64:	strb	w9, [x20]
  414c68:	str	wzr, [x10, #608]
  414c6c:	mov	w0, w19
  414c70:	ldp	x20, x19, [sp, #48]
  414c74:	ldp	x22, x21, [sp, #32]
  414c78:	ldr	x23, [sp, #16]
  414c7c:	ldp	x29, x30, [sp], #64
  414c80:	ret
  414c84:	stp	x29, x30, [sp, #-48]!
  414c88:	stp	x22, x21, [sp, #16]
  414c8c:	stp	x20, x19, [sp, #32]
  414c90:	adrp	x8, 437000 <PC+0x4800>
  414c94:	ldr	w8, [x8, #448]
  414c98:	mov	x19, x2
  414c9c:	mov	w20, w1
  414ca0:	mov	x21, x0
  414ca4:	cmp	w8, #0x2
  414ca8:	mov	x29, sp
  414cac:	b.ne	414d20 <error@@Base+0xac0>  // b.any
  414cb0:	mov	x0, x21
  414cb4:	bl	401830 <strlen@plt>
  414cb8:	mov	w1, #0x1                   	// #1
  414cbc:	bl	409ff0 <clear@@Base+0x6590>
  414cc0:	mov	w1, w0
  414cc4:	mov	w0, #0x1                   	// #1
  414cc8:	bl	402238 <setlocale@plt+0x578>
  414ccc:	mov	w4, #0x1                   	// #1
  414cd0:	mov	x1, x21
  414cd4:	mov	x2, xzr
  414cd8:	mov	x3, xzr
  414cdc:	mov	x22, x0
  414ce0:	bl	40a058 <clear@@Base+0x65f8>
  414ce4:	mov	w3, #0x1                   	// #1
  414ce8:	mov	x0, x22
  414cec:	mov	w1, w20
  414cf0:	mov	x2, x19
  414cf4:	bl	414d40 <error@@Base+0xae0>
  414cf8:	cmp	x22, x21
  414cfc:	mov	w19, w0
  414d00:	b.eq	414d0c <error@@Base+0xaac>  // b.none
  414d04:	mov	x0, x22
  414d08:	bl	401b20 <free@plt>
  414d0c:	mov	w0, w19
  414d10:	ldp	x20, x19, [sp, #32]
  414d14:	ldp	x22, x21, [sp, #16]
  414d18:	ldp	x29, x30, [sp], #48
  414d1c:	ret
  414d20:	mov	x0, x21
  414d24:	mov	w1, w20
  414d28:	mov	x2, x19
  414d2c:	ldp	x20, x19, [sp, #32]
  414d30:	ldp	x22, x21, [sp, #16]
  414d34:	mov	w3, #0x1                   	// #1
  414d38:	ldp	x29, x30, [sp], #48
  414d3c:	b	414d40 <error@@Base+0xae0>
  414d40:	stp	x29, x30, [sp, #-48]!
  414d44:	stp	x22, x21, [sp, #16]
  414d48:	stp	x20, x19, [sp, #32]
  414d4c:	mov	x29, sp
  414d50:	tbnz	w1, #12, 414da4 <error@@Base+0xb44>
  414d54:	mov	x22, x0
  414d58:	mov	w0, #0x1                   	// #1
  414d5c:	mov	w1, #0x40                  	// #64
  414d60:	mov	w21, w3
  414d64:	mov	x19, x2
  414d68:	bl	402238 <setlocale@plt+0x578>
  414d6c:	mov	w2, #0x1                   	// #1
  414d70:	mov	x1, x22
  414d74:	mov	x20, x0
  414d78:	bl	401c10 <regcomp@plt>
  414d7c:	cbz	w0, 414dac <error@@Base+0xb4c>
  414d80:	mov	x0, x20
  414d84:	bl	401b20 <free@plt>
  414d88:	cbz	w21, 414d9c <error@@Base+0xb3c>
  414d8c:	adrp	x0, 41e000 <winch@@Base+0x62ac>
  414d90:	add	x0, x0, #0x1f7
  414d94:	mov	x1, xzr
  414d98:	bl	414260 <error@@Base>
  414d9c:	mov	w0, #0xffffffff            	// #-1
  414da0:	b	414dc8 <error@@Base+0xb68>
  414da4:	mov	w0, wzr
  414da8:	b	414dc8 <error@@Base+0xb68>
  414dac:	ldr	x0, [x19]
  414db0:	cbz	x0, 414dc0 <error@@Base+0xb60>
  414db4:	bl	401c00 <regfree@plt>
  414db8:	ldr	x0, [x19]
  414dbc:	bl	401b20 <free@plt>
  414dc0:	mov	w0, wzr
  414dc4:	str	x20, [x19]
  414dc8:	ldp	x20, x19, [sp, #32]
  414dcc:	ldp	x22, x21, [sp, #16]
  414dd0:	ldp	x29, x30, [sp], #48
  414dd4:	ret
  414dd8:	stp	x29, x30, [sp, #-32]!
  414ddc:	str	x19, [sp, #16]
  414de0:	mov	x19, x0
  414de4:	ldr	x0, [x0]
  414de8:	mov	x29, sp
  414dec:	cbz	x0, 414dfc <error@@Base+0xb9c>
  414df0:	bl	401c00 <regfree@plt>
  414df4:	ldr	x0, [x19]
  414df8:	bl	401b20 <free@plt>
  414dfc:	str	xzr, [x19]
  414e00:	ldr	x19, [sp, #16]
  414e04:	ldp	x29, x30, [sp], #32
  414e08:	ret
  414e0c:	stp	x29, x30, [sp, #-32]!
  414e10:	stp	x20, x19, [sp, #16]
  414e14:	mov	x20, x0
  414e18:	mov	w0, #0x1                   	// #1
  414e1c:	mov	w1, #0x40                  	// #64
  414e20:	mov	x29, sp
  414e24:	bl	402238 <setlocale@plt+0x578>
  414e28:	mov	w2, #0x1                   	// #1
  414e2c:	mov	x1, x20
  414e30:	mov	x19, x0
  414e34:	bl	401c10 <regcomp@plt>
  414e38:	cbz	w0, 414e4c <error@@Base+0xbec>
  414e3c:	mov	x0, x19
  414e40:	bl	401b20 <free@plt>
  414e44:	mov	w0, wzr
  414e48:	b	414e64 <error@@Base+0xc04>
  414e4c:	cbz	x19, 414e60 <error@@Base+0xc00>
  414e50:	mov	x0, x19
  414e54:	bl	401c00 <regfree@plt>
  414e58:	mov	x0, x19
  414e5c:	bl	401b20 <free@plt>
  414e60:	mov	w0, #0x1                   	// #1
  414e64:	ldp	x20, x19, [sp, #16]
  414e68:	ldp	x29, x30, [sp], #32
  414e6c:	ret
  414e70:	cmp	x0, #0x0
  414e74:	cset	w0, eq  // eq = none
  414e78:	ret
  414e7c:	sub	sp, sp, #0x50
  414e80:	stp	x24, x23, [sp, #32]
  414e84:	stp	x22, x21, [sp, #48]
  414e88:	stp	x20, x19, [sp, #64]
  414e8c:	mov	w19, w7
  414e90:	mov	x20, x5
  414e94:	mov	x22, x4
  414e98:	mov	w24, w3
  414e9c:	mov	x21, x2
  414ea0:	stp	x29, x30, [sp, #16]
  414ea4:	add	x29, sp, #0x10
  414ea8:	str	xzr, [x5]
  414eac:	str	xzr, [x4]
  414eb0:	tbnz	w7, #12, 414efc <error@@Base+0xc9c>
  414eb4:	cmp	w6, #0x0
  414eb8:	cset	w8, ne  // ne = any
  414ebc:	orr	w4, w8, #0x4
  414ec0:	add	x3, sp, #0x8
  414ec4:	mov	w2, #0x1                   	// #1
  414ec8:	mov	x1, x21
  414ecc:	stp	wzr, w24, [sp, #8]
  414ed0:	bl	401be0 <regexec@plt>
  414ed4:	cbnz	w0, 414fc0 <error@@Base+0xd60>
  414ed8:	ldrsw	x8, [sp, #8]
  414edc:	tst	w19, #0x100
  414ee0:	cset	w0, eq  // eq = none
  414ee4:	add	x8, x21, x8
  414ee8:	str	x8, [x22]
  414eec:	ldrsw	x8, [sp, #12]
  414ef0:	add	x8, x21, x8
  414ef4:	str	x8, [x20]
  414ef8:	b	414fd8 <error@@Base+0xd78>
  414efc:	mov	x0, x1
  414f00:	mov	x23, x1
  414f04:	bl	401830 <strlen@plt>
  414f08:	cmp	w24, #0x1
  414f0c:	b.lt	414fc0 <error@@Base+0xd60>  // b.tstop
  414f10:	ldrb	w12, [x23]
  414f14:	adrp	x10, 437000 <PC+0x4800>
  414f18:	ldr	w10, [x10, #448]
  414f1c:	sxtw	x9, w24
  414f20:	sub	w13, w12, #0x41
  414f24:	and	w13, w13, #0xff
  414f28:	cmp	w10, #0x2
  414f2c:	add	w14, w12, #0x20
  414f30:	ccmp	w13, #0x1a, #0x2, eq  // eq = none
  414f34:	add	x8, x23, w0, sxtw
  414f38:	add	x11, x21, x9
  414f3c:	csel	w12, w14, w12, cc  // cc = lo, ul, last
  414f40:	sxtw	x13, w0
  414f44:	ldrb	w14, [x21]
  414f48:	mov	x15, x23
  414f4c:	cmp	w14, w12, uxtb
  414f50:	mov	x14, x21
  414f54:	b.ne	414fa8 <error@@Base+0xd48>  // b.any
  414f58:	mov	x14, xzr
  414f5c:	cmp	x13, x14
  414f60:	b.eq	414fa0 <error@@Base+0xd40>  // b.none
  414f64:	cmp	x9, x14
  414f68:	b.eq	414fa0 <error@@Base+0xd40>  // b.none
  414f6c:	add	x15, x23, x14
  414f70:	ldrb	w15, [x15, #1]
  414f74:	add	x16, x21, x14
  414f78:	ldrb	w16, [x16, #1]
  414f7c:	add	x14, x14, #0x1
  414f80:	sub	w17, w15, #0x41
  414f84:	and	w17, w17, #0xff
  414f88:	cmp	w17, #0x1a
  414f8c:	ccmp	w10, #0x2, #0x0, cc  // cc = lo, ul, last
  414f90:	add	w17, w15, #0x20
  414f94:	csel	w15, w17, w15, eq  // eq = none
  414f98:	cmp	w16, w15, uxtb
  414f9c:	b.eq	414f5c <error@@Base+0xcfc>  // b.none
  414fa0:	add	x15, x23, x14
  414fa4:	add	x14, x21, x14
  414fa8:	cmp	x15, x8
  414fac:	b.eq	414fc8 <error@@Base+0xd68>  // b.none
  414fb0:	add	x21, x21, #0x1
  414fb4:	cmp	x21, x11
  414fb8:	sub	x9, x9, #0x1
  414fbc:	b.cc	414f44 <error@@Base+0xce4>  // b.lo, b.ul, b.last
  414fc0:	ubfx	w0, w19, #8, #1
  414fc4:	b	414fd8 <error@@Base+0xd78>
  414fc8:	tst	w19, #0x100
  414fcc:	str	x21, [x22]
  414fd0:	str	x14, [x20]
  414fd4:	cset	w0, eq  // eq = none
  414fd8:	ldp	x20, x19, [sp, #64]
  414fdc:	ldp	x22, x21, [sp, #48]
  414fe0:	ldp	x24, x23, [sp, #32]
  414fe4:	ldp	x29, x30, [sp, #16]
  414fe8:	add	sp, sp, #0x50
  414fec:	ret
  414ff0:	adrp	x0, 41e000 <winch@@Base+0x62ac>
  414ff4:	add	x0, x0, #0x1f1
  414ff8:	ret
  414ffc:	cmn	w0, #0x3
  415000:	b.eq	415024 <error@@Base+0xdc4>  // b.none
  415004:	cmn	w0, #0x2
  415008:	b.eq	415040 <error@@Base+0xde0>  // b.none
  41500c:	cmn	w0, #0x1
  415010:	b.ne	41504c <error@@Base+0xdec>  // b.any
  415014:	adrp	x8, 437000 <PC+0x4800>
  415018:	ldr	w8, [x8, #328]
  41501c:	sub	w0, w8, #0x2
  415020:	b	41504c <error@@Base+0xdec>
  415024:	adrp	x8, 437000 <PC+0x4800>
  415028:	ldr	w8, [x8, #328]
  41502c:	sub	w9, w8, #0x1
  415030:	cmp	w9, #0x0
  415034:	csel	w8, w8, w9, lt  // lt = tstop
  415038:	asr	w0, w8, #1
  41503c:	b	41504c <error@@Base+0xdec>
  415040:	adrp	x8, 437000 <PC+0x4800>
  415044:	ldr	w8, [x8, #328]
  415048:	sub	w0, w8, #0x1
  41504c:	adrp	x8, 436000 <PC+0x3800>
  415050:	ldr	x8, [x8, #2104]
  415054:	ldr	x0, [x8, w0, sxtw #3]
  415058:	ret
  41505c:	adrp	x8, 437000 <PC+0x4800>
  415060:	ldr	w8, [x8, #328]
  415064:	adrp	x9, 436000 <PC+0x3800>
  415068:	ldr	x9, [x9, #2104]
  41506c:	cmp	w8, #0x2
  415070:	b.lt	4150d0 <error@@Base+0xe70>  // b.tstop
  415074:	sub	x11, x8, #0x1
  415078:	cmp	x11, #0x4
  41507c:	b.cs	415088 <error@@Base+0xe28>  // b.hs, b.nlast
  415080:	mov	w10, #0x1                   	// #1
  415084:	b	4150b8 <error@@Base+0xe58>
  415088:	and	x12, x11, #0xfffffffffffffffc
  41508c:	orr	x10, x12, #0x1
  415090:	add	x13, x9, #0x10
  415094:	mov	x14, x12
  415098:	ldur	q0, [x13, #-8]
  41509c:	ldur	q1, [x13, #8]
  4150a0:	subs	x14, x14, #0x4
  4150a4:	stp	q0, q1, [x13, #-16]
  4150a8:	add	x13, x13, #0x20
  4150ac:	b.ne	415098 <error@@Base+0xe38>  // b.any
  4150b0:	cmp	x11, x12
  4150b4:	b.eq	4150d0 <error@@Base+0xe70>  // b.none
  4150b8:	add	x11, x9, x10, lsl #3
  4150bc:	ldr	x12, [x11]
  4150c0:	add	x10, x10, #0x1
  4150c4:	cmp	x10, x8
  4150c8:	stur	x12, [x11, #-8]
  4150cc:	b.cc	4150b8 <error@@Base+0xe58>  // b.lo, b.ul, b.last
  4150d0:	sub	w8, w8, #0x1
  4150d4:	str	x0, [x9, w8, sxtw #3]
  4150d8:	ret
  4150dc:	adrp	x8, 437000 <PC+0x4800>
  4150e0:	ldr	w8, [x8, #328]
  4150e4:	adrp	x9, 436000 <PC+0x3800>
  4150e8:	ldr	x9, [x9, #2104]
  4150ec:	cmp	w8, #0x2
  4150f0:	b.lt	41510c <error@@Base+0xeac>  // b.tstop
  4150f4:	add	x10, x9, x8, lsl #3
  4150f8:	ldur	x11, [x10, #-16]
  4150fc:	cmp	x8, #0x2
  415100:	sub	x8, x8, #0x1
  415104:	stur	x11, [x10, #-8]
  415108:	b.gt	4150f4 <error@@Base+0xe94>
  41510c:	str	x0, [x9]
  415110:	ret
  415114:	stp	x29, x30, [sp, #-16]!
  415118:	adrp	x8, 437000 <PC+0x4800>
  41511c:	ldr	w8, [x8, #328]
  415120:	mov	x29, sp
  415124:	cmp	w8, #0x1
  415128:	b.lt	415140 <error@@Base+0xee0>  // b.tstop
  41512c:	adrp	x9, 436000 <PC+0x3800>
  415130:	ldr	x0, [x9, #2104]
  415134:	lsl	x2, x8, #3
  415138:	mov	w1, #0xff                  	// #255
  41513c:	bl	401a20 <memset@plt>
  415140:	ldp	x29, x30, [sp], #16
  415144:	ret
  415148:	stp	x29, x30, [sp, #-64]!
  41514c:	stp	x22, x21, [sp, #32]
  415150:	stp	x20, x19, [sp, #48]
  415154:	adrp	x21, 437000 <PC+0x4800>
  415158:	adrp	x20, 436000 <PC+0x3800>
  41515c:	ldr	w8, [x21, #328]
  415160:	ldr	w9, [x20, #2112]
  415164:	stp	x24, x23, [sp, #16]
  415168:	mov	x29, sp
  41516c:	cmp	w8, w9
  415170:	b.le	415230 <error@@Base+0xfd0>
  415174:	adrp	x22, 436000 <PC+0x3800>
  415178:	ldr	x0, [x22, #2104]
  41517c:	cbz	x0, 415194 <error@@Base+0xf34>
  415180:	ldr	x23, [x0]
  415184:	cmn	x23, #0x1
  415188:	b.eq	4151a0 <error@@Base+0xf40>  // b.none
  41518c:	mov	w24, #0x1                   	// #1
  415190:	b	4151dc <error@@Base+0xf7c>
  415194:	mov	x24, xzr
  415198:	mov	x23, #0xffffffffffffffff    	// #-1
  41519c:	b	4151e4 <error@@Base+0xf84>
  4151a0:	sxtw	x8, w8
  4151a4:	mov	x9, xzr
  4151a8:	sub	x8, x8, #0x2
  4151ac:	add	x10, x0, #0x8
  4151b0:	cmp	x8, x9
  4151b4:	b.eq	4151d4 <error@@Base+0xf74>  // b.none
  4151b8:	ldr	x23, [x10, x9, lsl #3]
  4151bc:	add	x11, x9, #0x1
  4151c0:	mov	x9, x11
  4151c4:	cmn	x23, #0x1
  4151c8:	b.eq	4151b0 <error@@Base+0xf50>  // b.none
  4151cc:	add	x24, x11, #0x1
  4151d0:	b	4151dc <error@@Base+0xf7c>
  4151d4:	mov	x24, xzr
  4151d8:	mov	x23, #0xffffffffffffffff    	// #-1
  4151dc:	bl	401b20 <free@plt>
  4151e0:	ldr	w8, [x21, #328]
  4151e4:	mov	w1, #0x8                   	// #8
  4151e8:	mov	w0, w8
  4151ec:	bl	402238 <setlocale@plt+0x578>
  4151f0:	ldr	w8, [x21, #328]
  4151f4:	mov	x19, x0
  4151f8:	str	x0, [x22, #2104]
  4151fc:	cmp	w8, #0x1
  415200:	str	w8, [x20, #2112]
  415204:	b.lt	415218 <error@@Base+0xfb8>  // b.tstop
  415208:	lsl	x2, x8, #3
  41520c:	mov	w1, #0xff                  	// #255
  415210:	mov	x0, x19
  415214:	bl	401a20 <memset@plt>
  415218:	cmn	x23, #0x1
  41521c:	b.eq	415230 <error@@Base+0xfd0>  // b.none
  415220:	mov	x8, #0xffffffff00000000    	// #-4294967296
  415224:	add	x8, x8, x24, lsl #32
  415228:	asr	x8, x8, #29
  41522c:	str	x23, [x19, x8]
  415230:	ldp	x20, x19, [sp, #48]
  415234:	ldp	x22, x21, [sp, #32]
  415238:	ldp	x24, x23, [sp, #16]
  41523c:	ldp	x29, x30, [sp], #64
  415240:	ret
  415244:	add	w8, w1, #0x2
  415248:	cmp	w8, #0x2
  41524c:	adrp	x9, 436000 <PC+0x3800>
  415250:	b.cs	41526c <error@@Base+0x100c>  // b.hs, b.nlast
  415254:	adrp	x8, 437000 <PC+0x4800>
  415258:	ldr	w8, [x8, #328]
  41525c:	mov	x10, xzr
  415260:	sub	w1, w8, #0x2
  415264:	mov	x8, #0xffffffffffffffff    	// #-1
  415268:	b	41529c <error@@Base+0x103c>
  41526c:	cbnz	w1, 415284 <error@@Base+0x1024>
  415270:	adrp	x8, 437000 <PC+0x4800>
  415274:	ldrsw	x8, [x8, #328]
  415278:	sub	x10, x8, #0x2
  41527c:	mov	w8, #0x1                   	// #1
  415280:	b	41529c <error@@Base+0x103c>
  415284:	ldr	x8, [x9, #2104]
  415288:	ldr	x8, [x8, w1, sxtw #3]
  41528c:	cmn	x8, #0x1
  415290:	b.eq	4152ec <error@@Base+0x108c>  // b.none
  415294:	mov	x8, xzr
  415298:	mov	x10, xzr
  41529c:	ldr	x12, [x9, #2104]
  4152a0:	ldr	x9, [x12, w1, sxtw #3]
  4152a4:	cmn	x9, #0x1
  4152a8:	b.ne	4152dc <error@@Base+0x107c>  // b.any
  4152ac:	sxtw	x9, w1
  4152b0:	sub	x10, x10, x9
  4152b4:	add	x9, x8, x9
  4152b8:	mov	x11, xzr
  4152bc:	add	x12, x12, x9, lsl #3
  4152c0:	cmp	x10, x11
  4152c4:	b.eq	4152ec <error@@Base+0x108c>  // b.none
  4152c8:	ldr	x9, [x12, x11, lsl #3]
  4152cc:	add	x11, x11, x8
  4152d0:	cmn	x9, #0x1
  4152d4:	b.eq	4152c0 <error@@Base+0x1060>  // b.none
  4152d8:	add	w1, w1, w11
  4152dc:	add	w8, w1, #0x1
  4152e0:	str	w8, [x0, #8]
  4152e4:	str	x9, [x0]
  4152e8:	ret
  4152ec:	mov	x9, #0xffffffffffffffff    	// #-1
  4152f0:	str	x9, [x0]
  4152f4:	ret
  4152f8:	adrp	x8, 436000 <PC+0x3800>
  4152fc:	ldr	x9, [x8, #2104]
  415300:	ldr	x8, [x9]
  415304:	cmp	x8, x0
  415308:	mov	w8, #0xffffffff            	// #-1
  41530c:	b.gt	415340 <error@@Base+0x10e0>
  415310:	adrp	x10, 437000 <PC+0x4800>
  415314:	ldr	w10, [x10, #328]
  415318:	cmp	w10, #0x2
  41531c:	b.lt	415340 <error@@Base+0x10e0>  // b.tstop
  415320:	mov	w8, #0x1                   	// #1
  415324:	ldr	x11, [x9, x8, lsl #3]
  415328:	cmp	x11, x0
  41532c:	b.gt	415348 <error@@Base+0x10e8>
  415330:	add	x8, x8, #0x1
  415334:	cmp	x8, x10
  415338:	b.cc	415324 <error@@Base+0x10c4>  // b.lo, b.ul, b.last
  41533c:	mov	w8, #0xffffffff            	// #-1
  415340:	mov	w0, w8
  415344:	ret
  415348:	sub	w8, w8, #0x1
  41534c:	mov	w0, w8
  415350:	ret
  415354:	adrp	x8, 437000 <PC+0x4800>
  415358:	ldr	w8, [x8, #328]
  41535c:	subs	w9, w8, #0x1
  415360:	b.lt	41538c <error@@Base+0x112c>  // b.tstop
  415364:	adrp	x8, 436000 <PC+0x3800>
  415368:	ldr	x8, [x8, #2104]
  41536c:	add	x9, x9, #0x1
  415370:	ldr	x10, [x8]
  415374:	add	x10, x10, #0x1
  415378:	cmp	x10, #0x1
  41537c:	b.hi	415394 <error@@Base+0x1134>  // b.pmore
  415380:	subs	x9, x9, #0x1
  415384:	add	x8, x8, #0x8
  415388:	b.ne	415370 <error@@Base+0x1110>  // b.any
  41538c:	mov	w0, #0x1                   	// #1
  415390:	ret
  415394:	mov	w0, wzr
  415398:	ret
  41539c:	cmp	w0, w1
  4153a0:	b.gt	4153d0 <error@@Base+0x1170>
  4153a4:	adrp	x8, 436000 <PC+0x3800>
  4153a8:	ldr	x8, [x8, #2104]
  4153ac:	sxtw	x9, w0
  4153b0:	sxtw	x10, w1
  4153b4:	ldr	x11, [x8, x9, lsl #3]
  4153b8:	add	x11, x11, #0x1
  4153bc:	cmp	x11, #0x1
  4153c0:	b.hi	4153d8 <error@@Base+0x1178>  // b.pmore
  4153c4:	cmp	x9, x10
  4153c8:	add	x9, x9, #0x1
  4153cc:	b.lt	4153b4 <error@@Base+0x1154>  // b.tstop
  4153d0:	mov	w0, #0x1                   	// #1
  4153d4:	ret
  4153d8:	mov	w0, wzr
  4153dc:	ret
  4153e0:	adrp	x8, 437000 <PC+0x4800>
  4153e4:	ldr	w8, [x8, #328]
  4153e8:	and	w9, w8, w0, asr #31
  4153ec:	add	w9, w9, w0
  4153f0:	cmp	w9, #0x1
  4153f4:	csinc	w9, w9, wzr, gt
  4153f8:	cmp	w9, w8
  4153fc:	csel	w8, w8, w9, gt
  415400:	sub	w0, w8, #0x1
  415404:	ret
  415408:	stp	x29, x30, [sp, #-32]!
  41540c:	adrp	x0, 41e000 <winch@@Base+0x62ac>
  415410:	add	x0, x0, #0x3db
  415414:	str	x19, [sp, #16]
  415418:	mov	x29, sp
  41541c:	bl	402170 <setlocale@plt+0x4b0>
  415420:	adrp	x8, 436000 <PC+0x3800>
  415424:	ldr	w8, [x8, #756]
  415428:	adrp	x19, 437000 <PC+0x4800>
  41542c:	adrp	x9, 41e000 <winch@@Base+0x62ac>
  415430:	adrp	x10, 41e000 <winch@@Base+0x62ac>
  415434:	add	x19, x19, #0x268
  415438:	add	x9, x9, #0x40f
  41543c:	add	x10, x10, #0x44a
  415440:	cmp	w8, #0x0
  415444:	str	x0, [x19]
  415448:	csel	x0, x10, x9, eq  // eq = none
  41544c:	bl	402170 <setlocale@plt+0x4b0>
  415450:	str	x0, [x19, #8]
  415454:	adrp	x0, 41e000 <winch@@Base+0x62ac>
  415458:	add	x0, x0, #0x497
  41545c:	bl	402170 <setlocale@plt+0x4b0>
  415460:	str	x0, [x19, #16]
  415464:	adrp	x0, 41e000 <winch@@Base+0x62ac>
  415468:	add	x0, x0, #0x326
  41546c:	bl	402170 <setlocale@plt+0x4b0>
  415470:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  415474:	str	x0, [x8, #1968]
  415478:	adrp	x0, 41e000 <winch@@Base+0x62ac>
  41547c:	add	x0, x0, #0x37a
  415480:	bl	402170 <setlocale@plt+0x4b0>
  415484:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  415488:	str	x0, [x8, #1976]
  41548c:	adrp	x0, 41e000 <winch@@Base+0x62ac>
  415490:	add	x0, x0, #0x3ca
  415494:	bl	402170 <setlocale@plt+0x4b0>
  415498:	ldr	x19, [sp, #16]
  41549c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4154a0:	str	x0, [x8, #1984]
  4154a4:	ldp	x29, x30, [sp], #32
  4154a8:	ret
  4154ac:	sub	sp, sp, #0x80
  4154b0:	stp	x28, x27, [sp, #48]
  4154b4:	adrp	x28, 436000 <PC+0x3800>
  4154b8:	adrp	x27, 437000 <PC+0x4800>
  4154bc:	add	x28, x28, #0x848
  4154c0:	stp	x29, x30, [sp, #32]
  4154c4:	stp	x26, x25, [sp, #64]
  4154c8:	stp	x24, x23, [sp, #80]
  4154cc:	stp	x22, x21, [sp, #96]
  4154d0:	stp	x20, x19, [sp, #112]
  4154d4:	str	x28, [x27, #72]
  4154d8:	ldrb	w8, [x0]
  4154dc:	add	x29, sp, #0x20
  4154e0:	cbz	w8, 415da8 <error@@Base+0x1b48>
  4154e4:	adrp	x21, 437000 <PC+0x4800>
  4154e8:	adrp	x22, 41e000 <winch@@Base+0x62ac>
  4154ec:	mov	x23, #0x100000001           	// #4294967297
  4154f0:	mov	x24, x0
  4154f4:	add	x21, x21, #0x48
  4154f8:	add	x22, x22, #0x208
  4154fc:	adrp	x20, 437000 <PC+0x4800>
  415500:	mov	w19, #0x1                   	// #1
  415504:	movk	x23, #0x1014, lsl #16
  415508:	str	w1, [sp, #4]
  41550c:	b	415568 <error@@Base+0x1308>
  415510:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  415514:	ldr	x0, [x8, #2064]
  415518:	bl	40d78c <clear@@Base+0x9d2c>
  41551c:	bl	40cc5c <clear@@Base+0x91fc>
  415520:	mov	x25, x0
  415524:	bl	401830 <strlen@plt>
  415528:	ldr	x8, [x27, #72]
  41552c:	mov	x1, x25
  415530:	add	x9, x8, w0, sxtw
  415534:	mvn	w10, w8
  415538:	add	w10, w10, w21
  41553c:	cmp	x9, x21
  415540:	csel	x9, x0, x10, cc  // cc = lo, ul, last
  415544:	sxtw	x26, w9
  415548:	mov	x0, x8
  41554c:	mov	x2, x26
  415550:	bl	401c20 <strncpy@plt>
  415554:	ldr	x8, [x27, #72]
  415558:	add	x9, x8, x26
  41555c:	str	x9, [x27, #72]
  415560:	strb	wzr, [x8, x26]
  415564:	ldrb	w8, [x24, #1]!
  415568:	and	w9, w8, #0xff
  41556c:	sub	w10, w9, #0x25
  415570:	cmp	w10, #0x1a
  415574:	b.hi	4155dc <error@@Base+0x137c>  // b.pmore
  415578:	adr	x9, 415564 <error@@Base+0x1304>
  41557c:	ldrb	w11, [x22, x10]
  415580:	add	x9, x9, x11, lsl #2
  415584:	br	x9
  415588:	mov	x8, x24
  41558c:	ldrb	w26, [x8, #1]!
  415590:	sub	w9, w26, #0x50
  415594:	cmp	w9, #0x20
  415598:	b.hi	41571c <error@@Base+0x14bc>  // b.pmore
  41559c:	lsl	x9, x19, x9
  4155a0:	tst	x9, x23
  4155a4:	b.eq	41571c <error@@Base+0x14bc>  // b.none
  4155a8:	ldrb	w10, [x24, #2]!
  4155ac:	sub	w9, w10, #0x62
  4155b0:	cmp	w9, #0x12
  4155b4:	b.hi	41572c <error@@Base+0x14cc>  // b.pmore
  4155b8:	adrp	x12, 41e000 <winch@@Base+0x62ac>
  4155bc:	add	x12, x12, #0x223
  4155c0:	adr	x10, 4155d4 <error@@Base+0x1374>
  4155c4:	ldrb	w11, [x12, x9]
  4155c8:	add	x10, x10, x11, lsl #2
  4155cc:	mov	w25, wzr
  4155d0:	br	x10
  4155d4:	mov	w25, #0xffffffff            	// #-1
  4155d8:	b	41577c <error@@Base+0x151c>
  4155dc:	cmp	w9, #0x5c
  4155e0:	b.eq	4156c4 <error@@Base+0x1464>  // b.none
  4155e4:	cbz	w9, 415d70 <error@@Base+0x1b10>
  4155e8:	strb	w8, [sp, #8]
  4155ec:	strb	wzr, [sp, #9]
  4155f0:	b	4156d0 <error@@Base+0x1470>
  4155f4:	mov	w8, #0x1                   	// #1
  4155f8:	mov	x9, x24
  4155fc:	b	415604 <error@@Base+0x13a4>
  415600:	add	x24, x24, #0x2
  415604:	mov	x9, x24
  415608:	ldrb	w10, [x9, #1]!
  41560c:	cmp	w10, #0x3e
  415610:	b.gt	41563c <error@@Base+0x13dc>
  415614:	cmp	w10, #0x3a
  415618:	b.eq	41565c <error@@Base+0x13fc>  // b.none
  41561c:	cbz	w10, 415564 <error@@Base+0x1304>
  415620:	cmp	w10, #0x2e
  415624:	mov	x24, x9
  415628:	b.ne	415604 <error@@Base+0x13a4>  // b.any
  41562c:	subs	w8, w8, #0x1
  415630:	mov	x24, x9
  415634:	b.ne	415654 <error@@Base+0x13f4>  // b.any
  415638:	b	415564 <error@@Base+0x1304>
  41563c:	cmp	w10, #0x5c
  415640:	b.eq	415600 <error@@Base+0x13a0>  // b.none
  415644:	cmp	w10, #0x3f
  415648:	mov	x24, x9
  41564c:	b.ne	415604 <error@@Base+0x13a4>  // b.any
  415650:	add	w8, w8, #0x1
  415654:	mov	x24, x9
  415658:	b	415604 <error@@Base+0x13a4>
  41565c:	cmp	w8, #0x1
  415660:	mov	x24, x9
  415664:	b.ne	415604 <error@@Base+0x13a4>  // b.any
  415668:	b	415564 <error@@Base+0x1304>
  41566c:	mov	x8, x24
  415670:	ldrb	w26, [x8, #1]!
  415674:	sub	w9, w26, #0x50
  415678:	cmp	w9, #0x20
  41567c:	b.hi	415724 <error@@Base+0x14c4>  // b.pmore
  415680:	lsl	x9, x19, x9
  415684:	tst	x9, x23
  415688:	b.eq	415724 <error@@Base+0x14c4>  // b.none
  41568c:	ldrb	w10, [x24, #2]!
  415690:	sub	w9, w10, #0x62
  415694:	cmp	w9, #0x12
  415698:	mov	x25, x24
  41569c:	b.hi	415748 <error@@Base+0x14e8>  // b.pmore
  4156a0:	adrp	x12, 41e000 <winch@@Base+0x62ac>
  4156a4:	add	x12, x12, #0x2a4
  4156a8:	adr	x10, 4156bc <error@@Base+0x145c>
  4156ac:	ldrb	w11, [x12, x9]
  4156b0:	add	x10, x10, x11, lsl #2
  4156b4:	mov	w24, wzr
  4156b8:	br	x10
  4156bc:	mov	w24, #0xffffffff            	// #-1
  4156c0:	b	4157d0 <error@@Base+0x1570>
  4156c4:	ldrb	w8, [x24, #1]!
  4156c8:	strb	wzr, [sp, #9]
  4156cc:	strb	w8, [sp, #8]
  4156d0:	add	x0, sp, #0x8
  4156d4:	bl	401830 <strlen@plt>
  4156d8:	ldr	x8, [x27, #72]
  4156dc:	add	x1, sp, #0x8
  4156e0:	add	x9, x8, w0, sxtw
  4156e4:	mvn	w10, w8
  4156e8:	add	w10, w10, w21
  4156ec:	cmp	x9, x21
  4156f0:	csel	x9, x0, x10, cc  // cc = lo, ul, last
  4156f4:	sxtw	x25, w9
  4156f8:	mov	x0, x8
  4156fc:	mov	x2, x25
  415700:	bl	401c20 <strncpy@plt>
  415704:	ldr	x8, [x27, #72]
  415708:	add	x9, x8, x25
  41570c:	str	x9, [x27, #72]
  415710:	strb	wzr, [x8, x25]
  415714:	ldrb	w8, [x24, #1]!
  415718:	b	415568 <error@@Base+0x1308>
  41571c:	cbz	w26, 415564 <error@@Base+0x1304>
  415720:	b	41573c <error@@Base+0x14dc>
  415724:	cbz	w26, 415564 <error@@Base+0x1304>
  415728:	b	415758 <error@@Base+0x14f8>
  41572c:	cmp	w10, #0x42
  415730:	b.ne	41573c <error@@Base+0x14dc>  // b.any
  415734:	mov	w25, #0xfffffffe            	// #-2
  415738:	b	41577c <error@@Base+0x151c>
  41573c:	mov	w25, wzr
  415740:	mov	x24, x8
  415744:	b	41577c <error@@Base+0x151c>
  415748:	cmp	w10, #0x42
  41574c:	b.ne	415758 <error@@Base+0x14f8>  // b.any
  415750:	mov	w24, #0xfffffffe            	// #-2
  415754:	b	4157d0 <error@@Base+0x1570>
  415758:	mov	w24, wzr
  41575c:	mov	x25, x8
  415760:	b	4157d0 <error@@Base+0x1570>
  415764:	adrp	x8, 437000 <PC+0x4800>
  415768:	ldr	w0, [x8, #508]
  41576c:	bl	4153e0 <error@@Base+0x1180>
  415770:	mov	w25, w0
  415774:	b	41577c <error@@Base+0x151c>
  415778:	mov	w25, #0xfffffffd            	// #-3
  41577c:	sub	w8, w26, #0x42
  415780:	cmp	w8, #0x36
  415784:	b.hi	415564 <error@@Base+0x1304>  // b.pmore
  415788:	adrp	x11, 41e000 <winch@@Base+0x62ac>
  41578c:	add	x11, x11, #0x236
  415790:	adr	x9, 415510 <error@@Base+0x12b0>
  415794:	ldrh	w10, [x11, x8, lsl #1]
  415798:	add	x9, x9, x10, lsl #2
  41579c:	br	x9
  4157a0:	bl	40452c <clear@@Base+0xacc>
  4157a4:	cmn	x0, #0x1
  4157a8:	b.eq	415cd8 <error@@Base+0x1a78>  // b.none
  4157ac:	add	x1, sp, #0x8
  4157b0:	bl	41402c <clear@@Base+0x105cc>
  4157b4:	b	4156d0 <error@@Base+0x1470>
  4157b8:	adrp	x8, 437000 <PC+0x4800>
  4157bc:	ldr	w0, [x8, #508]
  4157c0:	bl	4153e0 <error@@Base+0x1180>
  4157c4:	mov	w24, w0
  4157c8:	b	4157d0 <error@@Base+0x1570>
  4157cc:	mov	w24, #0xfffffffd            	// #-3
  4157d0:	sub	w8, w26, #0x42
  4157d4:	cmp	w8, #0x36
  4157d8:	b.hi	415c1c <error@@Base+0x19bc>  // b.pmore
  4157dc:	adrp	x11, 41e000 <winch@@Base+0x62ac>
  4157e0:	add	x11, x11, #0x2b8
  4157e4:	adr	x9, 4157f4 <error@@Base+0x1594>
  4157e8:	ldrh	w10, [x11, x8, lsl #1]
  4157ec:	add	x9, x9, x10, lsl #2
  4157f0:	br	x9
  4157f4:	adrp	x8, 437000 <PC+0x4800>
  4157f8:	ldr	w8, [x8, #452]
  4157fc:	cbz	w8, 415c1c <error@@Base+0x19bc>
  415800:	bl	40452c <clear@@Base+0xacc>
  415804:	cmn	x0, #0x1
  415808:	b	415940 <error@@Base+0x16e0>
  41580c:	adrp	x8, 437000 <PC+0x4800>
  415810:	ldr	w8, [x8, #452]
  415814:	cbz	w8, 415c1c <error@@Base+0x19bc>
  415818:	mov	w0, w24
  41581c:	bl	4110a8 <clear@@Base+0xd648>
  415820:	b	41593c <error@@Base+0x16dc>
  415824:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  415828:	ldr	x0, [x8, #2064]
  41582c:	bl	40d78c <clear@@Base+0x9d2c>
  415830:	adrp	x1, 418000 <winch@@Base+0x2ac>
  415834:	add	x1, x1, #0xd66
  415838:	bl	401af0 <strcmp@plt>
  41583c:	cmp	w0, #0x0
  415840:	b	415940 <error@@Base+0x16e0>
  415844:	mov	w0, w24
  415848:	bl	4110a8 <clear@@Base+0xd648>
  41584c:	cbz	x0, 415c1c <error@@Base+0x19bc>
  415850:	bl	40452c <clear@@Base+0xacc>
  415854:	cmp	x0, #0x1
  415858:	b.lt	415c1c <error@@Base+0x19bc>  // b.tstop
  41585c:	bl	410ca0 <clear@@Base+0xd240>
  415860:	b	41593c <error@@Base+0x16dc>
  415864:	ldr	x8, [x27, #72]
  415868:	cmp	x8, x28
  41586c:	cset	w0, hi  // hi = pmore
  415870:	b	415944 <error@@Base+0x16e4>
  415874:	mov	w0, w24
  415878:	bl	414ffc <error@@Base+0xd9c>
  41587c:	tbnz	w24, #31, 415bec <error@@Base+0x198c>
  415880:	cmn	x0, #0x1
  415884:	b.ne	415bec <error@@Base+0x198c>  // b.any
  415888:	ldr	w8, [x20, #328]
  41588c:	sub	w8, w8, #0x1
  415890:	cmp	w24, w8
  415894:	b.ge	415800 <error@@Base+0x15a0>  // b.tcont
  415898:	add	w24, w24, #0x1
  41589c:	mov	w0, w24
  4158a0:	bl	414ffc <error@@Base+0xd9c>
  4158a4:	cmn	x0, #0x1
  4158a8:	b.eq	415888 <error@@Base+0x1628>  // b.none
  4158ac:	b	415804 <error@@Base+0x15a4>
  4158b0:	adrp	x8, 437000 <PC+0x4800>
  4158b4:	ldr	w8, [x8, #432]
  4158b8:	cmp	w8, #0x0
  4158bc:	b	415940 <error@@Base+0x16e0>
  4158c0:	bl	40cc9c <clear@@Base+0x923c>
  4158c4:	b	415944 <error@@Base+0x16e4>
  4158c8:	bl	418bb8 <winch@@Base+0xe64>
  4158cc:	cbz	w0, 415d00 <error@@Base+0x1aa0>
  4158d0:	bl	418bb8 <winch@@Base+0xe64>
  4158d4:	b	415d04 <error@@Base+0x1aa4>
  4158d8:	bl	418bb8 <winch@@Base+0xe64>
  4158dc:	cbz	w0, 415d10 <error@@Base+0x1ab0>
  4158e0:	mov	x24, x25
  4158e4:	ldrb	w8, [x24, #1]!
  4158e8:	b	415568 <error@@Base+0x1308>
  4158ec:	mov	w0, w24
  4158f0:	bl	414ffc <error@@Base+0xd9c>
  4158f4:	tbnz	w24, #31, 415bf8 <error@@Base+0x1998>
  4158f8:	cmn	x0, #0x1
  4158fc:	b.ne	415bf8 <error@@Base+0x1998>  // b.any
  415900:	ldr	w8, [x20, #328]
  415904:	sub	w8, w8, #0x1
  415908:	cmp	w24, w8
  41590c:	b.ge	415c00 <error@@Base+0x19a0>  // b.tcont
  415910:	add	w24, w24, #0x1
  415914:	mov	w0, w24
  415918:	bl	414ffc <error@@Base+0xd9c>
  41591c:	cmn	x0, #0x1
  415920:	b.eq	415900 <error@@Base+0x16a0>  // b.none
  415924:	b	415c0c <error@@Base+0x19ac>
  415928:	bl	418bb8 <winch@@Base+0xe64>
  41592c:	cbnz	w0, 415c1c <error@@Base+0x19bc>
  415930:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  415934:	ldr	x0, [x8, #2064]
  415938:	bl	40d5e8 <clear@@Base+0x9b88>
  41593c:	cmp	x0, #0x0
  415940:	cset	w0, ne  // ne = any
  415944:	cbz	w0, 415c1c <error@@Base+0x19bc>
  415948:	mov	x24, x25
  41594c:	ldrb	w8, [x24, #1]!
  415950:	b	415568 <error@@Base+0x1308>
  415954:	bl	40452c <clear@@Base+0xacc>
  415958:	cbz	x0, 415b38 <error@@Base+0x18d8>
  41595c:	cmn	x0, #0x1
  415960:	b.eq	415cd8 <error@@Base+0x1a78>  // b.none
  415964:	sub	x0, x0, #0x1
  415968:	bl	410ca0 <clear@@Base+0xd240>
  41596c:	cmp	x0, #0x0
  415970:	b.le	415cd8 <error@@Base+0x1a78>
  415974:	ldrsw	x8, [x20, #328]
  415978:	sub	x9, x0, #0x1
  41597c:	sub	x8, x8, #0x1
  415980:	sdiv	x8, x9, x8
  415984:	add	x0, x8, #0x1
  415988:	b	415b38 <error@@Base+0x18d8>
  41598c:	adrp	x8, 437000 <PC+0x4800>
  415990:	ldr	x25, [x8, #296]
  415994:	mov	x0, x25
  415998:	b	415524 <error@@Base+0x12c4>
  41599c:	bl	40452c <clear@@Base+0xacc>
  4159a0:	add	x8, x0, #0x1
  4159a4:	cmp	x8, #0x2
  4159a8:	b.cc	415cd8 <error@@Base+0x1a78>  // b.lo, b.ul, b.last
  4159ac:	bl	410ca0 <clear@@Base+0xd240>
  4159b0:	cmp	x0, #0x0
  4159b4:	b.le	415cd8 <error@@Base+0x1a78>
  4159b8:	sub	x0, x0, #0x1
  4159bc:	b	415b38 <error@@Base+0x18d8>
  4159c0:	mov	w0, w25
  4159c4:	bl	4110a8 <clear@@Base+0xd648>
  4159c8:	cbz	x0, 415cd8 <error@@Base+0x1a78>
  4159cc:	mov	x25, x0
  4159d0:	bl	40452c <clear@@Base+0xacc>
  4159d4:	add	x8, x0, #0x1
  4159d8:	cmp	x8, #0x2
  4159dc:	b.cc	415cd8 <error@@Base+0x1a78>  // b.lo, b.ul, b.last
  4159e0:	bl	410ca0 <clear@@Base+0xd240>
  4159e4:	cmp	x0, #0x0
  4159e8:	b.le	415cd8 <error@@Base+0x1a78>
  4159ec:	mov	x1, x0
  4159f0:	mov	x0, x25
  4159f4:	bl	413c38 <clear@@Base+0x101d8>
  4159f8:	b	415d54 <error@@Base+0x1af4>
  4159fc:	bl	418bb8 <winch@@Base+0xe64>
  415a00:	ldr	x8, [x27, #72]
  415a04:	cbz	w0, 415d1c <error@@Base+0x1abc>
  415a08:	mvn	w10, w8
  415a0c:	add	x9, x8, #0x3
  415a10:	add	w10, w10, w21
  415a14:	sxtw	x10, w10
  415a18:	cmp	x9, x21
  415a1c:	mov	w9, #0x3                   	// #3
  415a20:	adrp	x1, 419000 <winch@@Base+0x12ac>
  415a24:	csel	x25, x9, x10, cc  // cc = lo, ul, last
  415a28:	mov	x0, x8
  415a2c:	add	x1, x1, #0x96d
  415a30:	b	4156fc <error@@Base+0x149c>
  415a34:	mov	w0, w25
  415a38:	bl	414ffc <error@@Base+0xd9c>
  415a3c:	tbnz	w25, #31, 415c98 <error@@Base+0x1a38>
  415a40:	cmn	x0, #0x1
  415a44:	b.ne	415c98 <error@@Base+0x1a38>  // b.any
  415a48:	ldr	w8, [x20, #328]
  415a4c:	sub	w8, w8, #0x1
  415a50:	cmp	w25, w8
  415a54:	b.ge	4157a0 <error@@Base+0x1540>  // b.tcont
  415a58:	add	w25, w25, #0x1
  415a5c:	mov	w0, w25
  415a60:	bl	414ffc <error@@Base+0xd9c>
  415a64:	cmn	x0, #0x1
  415a68:	b.eq	415a48 <error@@Base+0x17e8>  // b.none
  415a6c:	b	4157ac <error@@Base+0x154c>
  415a70:	adrp	x8, 437000 <PC+0x4800>
  415a74:	ldr	w0, [x8, #432]
  415a78:	b	415d54 <error@@Base+0x1af4>
  415a7c:	mov	w0, w25
  415a80:	bl	4110a8 <clear@@Base+0xd648>
  415a84:	subs	x8, x0, #0x1
  415a88:	b.lt	415cd8 <error@@Base+0x1a78>  // b.tstop
  415a8c:	ldr	w9, [x20, #328]
  415a90:	cmp	w9, #0x2
  415a94:	b.lt	415cd8 <error@@Base+0x1a78>  // b.tstop
  415a98:	sxtw	x9, w9
  415a9c:	sub	x9, x9, #0x1
  415aa0:	sdiv	x8, x8, x9
  415aa4:	add	x0, x8, #0x1
  415aa8:	b	415b38 <error@@Base+0x18d8>
  415aac:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  415ab0:	ldr	x0, [x8, #2064]
  415ab4:	b	415be4 <error@@Base+0x1984>
  415ab8:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  415abc:	ldr	x0, [x8, #2064]
  415ac0:	bl	40d78c <clear@@Base+0x9d2c>
  415ac4:	bl	40bdbc <clear@@Base+0x835c>
  415ac8:	mov	x25, x0
  415acc:	bl	401830 <strlen@plt>
  415ad0:	ldr	x8, [x27, #72]
  415ad4:	mov	x1, x25
  415ad8:	add	x9, x8, w0, sxtw
  415adc:	mvn	w10, w8
  415ae0:	add	w10, w10, w21
  415ae4:	cmp	x9, x21
  415ae8:	csel	x9, x0, x10, cc  // cc = lo, ul, last
  415aec:	sxtw	x26, w9
  415af0:	mov	x0, x8
  415af4:	mov	x2, x26
  415af8:	bl	401c20 <strncpy@plt>
  415afc:	ldr	x8, [x27, #72]
  415b00:	mov	x0, x25
  415b04:	add	x9, x8, x26
  415b08:	str	x9, [x27, #72]
  415b0c:	strb	wzr, [x8, x26]
  415b10:	bl	401b20 <free@plt>
  415b14:	ldrb	w8, [x24, #1]!
  415b18:	b	415568 <error@@Base+0x1308>
  415b1c:	bl	418bb8 <winch@@Base+0xe64>
  415b20:	cbz	w0, 415d48 <error@@Base+0x1ae8>
  415b24:	bl	418bc4 <winch@@Base+0xe70>
  415b28:	b	415d54 <error@@Base+0x1af4>
  415b2c:	mov	w0, w25
  415b30:	bl	4110a8 <clear@@Base+0xd648>
  415b34:	cbz	x0, 415cd8 <error@@Base+0x1a78>
  415b38:	add	x1, sp, #0x8
  415b3c:	bl	4140ac <clear@@Base+0x1064c>
  415b40:	b	4156d0 <error@@Base+0x1470>
  415b44:	bl	418bb8 <winch@@Base+0xe64>
  415b48:	cbnz	w0, 415d54 <error@@Base+0x1af4>
  415b4c:	bl	40d628 <clear@@Base+0x9bc8>
  415b50:	b	415d54 <error@@Base+0x1af4>
  415b54:	mov	w0, w25
  415b58:	bl	414ffc <error@@Base+0xd9c>
  415b5c:	mov	x26, x0
  415b60:	tbnz	w25, #31, 415ca4 <error@@Base+0x1a44>
  415b64:	cmn	x26, #0x1
  415b68:	b.ne	415ca4 <error@@Base+0x1a44>  // b.any
  415b6c:	ldr	w8, [x20, #328]
  415b70:	sub	w8, w8, #0x1
  415b74:	cmp	w25, w8
  415b78:	b.ge	415cac <error@@Base+0x1a4c>  // b.tcont
  415b7c:	add	w25, w25, #0x1
  415b80:	mov	w0, w25
  415b84:	bl	414ffc <error@@Base+0xd9c>
  415b88:	cmn	x0, #0x1
  415b8c:	b.eq	415b6c <error@@Base+0x190c>  // b.none
  415b90:	b	415cb0 <error@@Base+0x1a50>
  415b94:	ldr	x8, [x27, #72]
  415b98:	cmp	x8, x28
  415b9c:	b.ls	415d64 <error@@Base+0x1b04>  // b.plast
  415ba0:	sub	x8, x8, #0x1
  415ba4:	ldrb	w9, [x8]
  415ba8:	cmp	w9, #0x20
  415bac:	b.ne	415d60 <error@@Base+0x1b00>  // b.any
  415bb0:	sub	x9, x8, #0x1
  415bb4:	cmp	x8, x28
  415bb8:	str	x8, [x27, #72]
  415bbc:	mov	x8, x9
  415bc0:	b.hi	415ba4 <error@@Base+0x1944>  // b.pmore
  415bc4:	add	x8, x9, #0x1
  415bc8:	strb	wzr, [x8]
  415bcc:	ldrb	w8, [x24, #1]!
  415bd0:	b	415568 <error@@Base+0x1308>
  415bd4:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  415bd8:	ldr	x0, [x8, #2064]
  415bdc:	bl	40d5e8 <clear@@Base+0x9b88>
  415be0:	cbz	x0, 415cd8 <error@@Base+0x1a78>
  415be4:	bl	40d78c <clear@@Base+0x9d2c>
  415be8:	b	415520 <error@@Base+0x12c0>
  415bec:	cmn	x0, #0x1
  415bf0:	b.ne	415804 <error@@Base+0x15a4>  // b.any
  415bf4:	b	415800 <error@@Base+0x15a0>
  415bf8:	cmn	x0, #0x1
  415bfc:	b.ne	415c0c <error@@Base+0x19ac>  // b.any
  415c00:	bl	40452c <clear@@Base+0xacc>
  415c04:	cmn	x0, #0x1
  415c08:	b.eq	415c1c <error@@Base+0x19bc>  // b.none
  415c0c:	bl	40452c <clear@@Base+0xacc>
  415c10:	cmp	x0, #0x0
  415c14:	cset	w0, gt
  415c18:	b	415944 <error@@Base+0x16e4>
  415c1c:	mov	w8, #0x1                   	// #1
  415c20:	mov	x24, x25
  415c24:	b	415c2c <error@@Base+0x19cc>
  415c28:	add	x24, x24, #0x2
  415c2c:	mov	x25, x24
  415c30:	ldrb	w9, [x25, #1]!
  415c34:	cmp	w9, #0x3e
  415c38:	b.gt	415c58 <error@@Base+0x19f8>
  415c3c:	cmp	w9, #0x3a
  415c40:	b.eq	415c70 <error@@Base+0x1a10>  // b.none
  415c44:	cbz	w9, 415564 <error@@Base+0x1304>
  415c48:	cmp	w9, #0x2e
  415c4c:	mov	x24, x25
  415c50:	b.ne	415c2c <error@@Base+0x19cc>  // b.any
  415c54:	b	415c80 <error@@Base+0x1a20>
  415c58:	cmp	w9, #0x5c
  415c5c:	b.eq	415c28 <error@@Base+0x19c8>  // b.none
  415c60:	cmp	w9, #0x3f
  415c64:	mov	x24, x25
  415c68:	b.ne	415c2c <error@@Base+0x19cc>  // b.any
  415c6c:	b	415c90 <error@@Base+0x1a30>
  415c70:	cmp	w8, #0x1
  415c74:	mov	x24, x25
  415c78:	b.ne	415c2c <error@@Base+0x19cc>  // b.any
  415c7c:	b	415564 <error@@Base+0x1304>
  415c80:	subs	w8, w8, #0x1
  415c84:	mov	x24, x25
  415c88:	b.ne	415c20 <error@@Base+0x19c0>  // b.any
  415c8c:	b	415564 <error@@Base+0x1304>
  415c90:	add	w8, w8, #0x1
  415c94:	b	415c20 <error@@Base+0x19c0>
  415c98:	cmn	x0, #0x1
  415c9c:	b.ne	4157ac <error@@Base+0x154c>  // b.any
  415ca0:	b	4157a0 <error@@Base+0x1540>
  415ca4:	cmn	x26, #0x1
  415ca8:	b.ne	415cb4 <error@@Base+0x1a54>  // b.any
  415cac:	bl	40452c <clear@@Base+0xacc>
  415cb0:	mov	x26, x0
  415cb4:	bl	40452c <clear@@Base+0xacc>
  415cb8:	cmn	x26, #0x1
  415cbc:	b.eq	415cd8 <error@@Base+0x1a78>  // b.none
  415cc0:	mov	x1, x0
  415cc4:	cmp	x0, #0x1
  415cc8:	b.lt	415cd8 <error@@Base+0x1a78>  // b.tstop
  415ccc:	mov	x0, x26
  415cd0:	bl	413c38 <clear@@Base+0x101d8>
  415cd4:	b	415d54 <error@@Base+0x1af4>
  415cd8:	ldr	x0, [x27, #72]
  415cdc:	adrp	x1, 419000 <winch@@Base+0x12ac>
  415ce0:	add	x1, x1, #0x675
  415ce4:	mvn	w9, w0
  415ce8:	add	x8, x0, #0x1
  415cec:	add	w9, w9, w21
  415cf0:	sxtw	x9, w9
  415cf4:	cmp	x8, x21
  415cf8:	csinc	x25, x9, xzr, cs  // cs = hs, nlast
  415cfc:	b	4156fc <error@@Base+0x149c>
  415d00:	bl	40d628 <clear@@Base+0x9bc8>
  415d04:	cmp	w0, #0x1
  415d08:	cset	w0, gt
  415d0c:	b	415944 <error@@Base+0x16e4>
  415d10:	adrp	x8, 437000 <PC+0x4800>
  415d14:	ldr	w0, [x8, #288]
  415d18:	b	415944 <error@@Base+0x16e4>
  415d1c:	mvn	w10, w8
  415d20:	add	x9, x8, #0x4
  415d24:	add	w10, w10, w21
  415d28:	sxtw	x10, w10
  415d2c:	cmp	x9, x21
  415d30:	mov	w9, #0x4                   	// #4
  415d34:	adrp	x1, 41c000 <winch@@Base+0x42ac>
  415d38:	csel	x25, x9, x10, cc  // cc = lo, ul, last
  415d3c:	mov	x0, x8
  415d40:	add	x1, x1, #0xe5a
  415d44:	b	4156fc <error@@Base+0x149c>
  415d48:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  415d4c:	ldr	x0, [x8, #2064]
  415d50:	bl	40d798 <clear@@Base+0x9d38>
  415d54:	add	x1, sp, #0x8
  415d58:	bl	41412c <clear@@Base+0x106cc>
  415d5c:	b	4156d0 <error@@Base+0x1470>
  415d60:	add	x8, x8, #0x1
  415d64:	strb	wzr, [x8]
  415d68:	ldrb	w8, [x24, #1]!
  415d6c:	b	415568 <error@@Base+0x1308>
  415d70:	ldr	x8, [x27, #72]
  415d74:	cmp	x8, x28
  415d78:	b.eq	415da8 <error@@Base+0x1b48>  // b.none
  415d7c:	ldr	w9, [sp, #4]
  415d80:	adrp	x0, 436000 <PC+0x3800>
  415d84:	add	x0, x0, #0x848
  415d88:	cmp	w9, #0x1
  415d8c:	b.lt	415db0 <error@@Base+0x1b50>  // b.tstop
  415d90:	mov	w9, w9
  415d94:	add	x10, x0, x9
  415d98:	cmp	x8, x10
  415d9c:	b.cc	415db0 <error@@Base+0x1b50>  // b.lo, b.ul, b.last
  415da0:	sub	x0, x8, x9
  415da4:	b	415db0 <error@@Base+0x1b50>
  415da8:	adrp	x0, 418000 <winch@@Base+0x2ac>
  415dac:	add	x0, x0, #0xf00
  415db0:	ldp	x20, x19, [sp, #112]
  415db4:	ldp	x22, x21, [sp, #96]
  415db8:	ldp	x24, x23, [sp, #80]
  415dbc:	ldp	x26, x25, [sp, #64]
  415dc0:	ldp	x28, x27, [sp, #48]
  415dc4:	ldp	x29, x30, [sp, #32]
  415dc8:	add	sp, sp, #0x80
  415dcc:	ret
  415dd0:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  415dd4:	ldr	x0, [x8, #1968]
  415dd8:	mov	w1, wzr
  415ddc:	b	4154ac <error@@Base+0x124c>
  415de0:	stp	x29, x30, [sp, #-32]!
  415de4:	adrp	x8, 437000 <PC+0x4800>
  415de8:	ldr	w8, [x8, #548]
  415dec:	adrp	x9, 436000 <PC+0x3800>
  415df0:	ldr	w9, [x9, #756]
  415df4:	str	x19, [sp, #16]
  415df8:	cmp	w8, #0x0
  415dfc:	cset	w10, eq  // eq = none
  415e00:	cmp	w9, #0x0
  415e04:	mov	x29, sp
  415e08:	csel	w19, w8, w10, eq  // eq = none
  415e0c:	bl	404f48 <clear@@Base+0x14e8>
  415e10:	adrp	x8, 437000 <PC+0x4800>
  415e14:	adrp	x10, 437000 <PC+0x4800>
  415e18:	adrp	x11, 437000 <PC+0x4800>
  415e1c:	add	x8, x8, #0x268
  415e20:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  415e24:	ldr	w10, [x10, #340]
  415e28:	ldr	w11, [x11, #316]
  415e2c:	adrp	x12, 437000 <PC+0x4800>
  415e30:	add	x9, x9, #0x7b8
  415e34:	tst	w0, #0x8
  415e38:	add	x8, x8, w19, sxtw #3
  415e3c:	ldr	w12, [x12, #344]
  415e40:	csel	x8, x8, x9, eq  // eq = none
  415e44:	ldr	x0, [x8]
  415e48:	sub	w8, w10, w11
  415e4c:	sub	w8, w8, w12
  415e50:	sub	w1, w8, #0x2
  415e54:	bl	4154ac <error@@Base+0x124c>
  415e58:	ldr	x19, [sp, #16]
  415e5c:	adrp	x8, 437000 <PC+0x4800>
  415e60:	str	wzr, [x8, #288]
  415e64:	ldp	x29, x30, [sp], #32
  415e68:	ret
  415e6c:	adrp	x8, 437000 <PC+0x4800>
  415e70:	adrp	x9, 437000 <PC+0x4800>
  415e74:	ldr	w8, [x8, #340]
  415e78:	ldr	w9, [x9, #316]
  415e7c:	adrp	x10, 437000 <PC+0x4800>
  415e80:	ldr	w10, [x10, #344]
  415e84:	adrp	x11, 432000 <winch@@Base+0x1a2ac>
  415e88:	ldr	x0, [x11, #1984]
  415e8c:	sub	w8, w8, w9
  415e90:	sub	w8, w8, w10
  415e94:	sub	w1, w8, #0x2
  415e98:	b	4154ac <error@@Base+0x124c>
  415e9c:	adrp	x8, 437000 <PC+0x4800>
  415ea0:	adrp	x9, 437000 <PC+0x4800>
  415ea4:	add	x8, x8, #0x50
  415ea8:	add	x9, x9, #0x68
  415eac:	stp	xzr, xzr, [x8]
  415eb0:	str	wzr, [x8, #16]
  415eb4:	stp	xzr, xzr, [x9]
  415eb8:	str	wzr, [x9, #16]
  415ebc:	ret
  415ec0:	stp	x29, x30, [sp, #-48]!
  415ec4:	adrp	x8, 437000 <PC+0x4800>
  415ec8:	ldr	w8, [x8, #408]
  415ecc:	stp	x20, x19, [sp, #32]
  415ed0:	mov	w19, w0
  415ed4:	stp	x22, x21, [sp, #16]
  415ed8:	mov	x29, sp
  415edc:	cbz	w8, 415ee4 <error@@Base+0x1c84>
  415ee0:	bl	40e1f8 <clear@@Base+0xa798>
  415ee4:	adrp	x20, 437000 <PC+0x4800>
  415ee8:	ldr	w21, [x20, #128]
  415eec:	cbz	w19, 415f54 <error@@Base+0x1cf4>
  415ef0:	adrp	x8, 437000 <PC+0x4800>
  415ef4:	ldr	w8, [x8, #360]
  415ef8:	cbz	w8, 415f64 <error@@Base+0x1d04>
  415efc:	adrp	x22, 437000 <PC+0x4800>
  415f00:	ldr	w8, [x22, #328]
  415f04:	cmp	w8, #0x2
  415f08:	b.lt	415f4c <error@@Base+0x1cec>  // b.tstop
  415f0c:	mov	w19, wzr
  415f10:	b	415f28 <error@@Base+0x1cc8>
  415f14:	ldr	w8, [x22, #328]
  415f18:	add	w19, w19, #0x1
  415f1c:	sub	w8, w8, #0x1
  415f20:	cmp	w19, w8
  415f24:	b.ge	415f4c <error@@Base+0x1cec>  // b.tcont
  415f28:	mov	w0, w19
  415f2c:	bl	414ffc <error@@Base+0xd9c>
  415f30:	cmn	x0, #0x1
  415f34:	b.eq	415f14 <error@@Base+0x1cb4>  // b.none
  415f38:	bl	40d83c <clear@@Base+0x9ddc>
  415f3c:	mov	w0, w19
  415f40:	bl	4039c4 <setlocale@plt+0x1d04>
  415f44:	bl	413cc4 <clear@@Base+0x10264>
  415f48:	b	415f14 <error@@Base+0x1cb4>
  415f4c:	bl	403994 <setlocale@plt+0x1cd4>
  415f50:	b	415f68 <error@@Base+0x1d08>
  415f54:	cbnz	w21, 415f6c <error@@Base+0x1d0c>
  415f58:	mov	w8, #0x1                   	// #1
  415f5c:	str	w8, [x20, #128]
  415f60:	b	415ef0 <error@@Base+0x1c90>
  415f64:	bl	40e1f8 <clear@@Base+0xa798>
  415f68:	str	w21, [x20, #128]
  415f6c:	ldp	x20, x19, [sp, #32]
  415f70:	ldp	x22, x21, [sp, #16]
  415f74:	ldp	x29, x30, [sp], #48
  415f78:	ret
  415f7c:	stp	x29, x30, [sp, #-80]!
  415f80:	stp	x24, x23, [sp, #32]
  415f84:	stp	x22, x21, [sp, #48]
  415f88:	stp	x20, x19, [sp, #64]
  415f8c:	adrp	x8, 42f000 <winch@@Base+0x172ac>
  415f90:	ldr	x22, [x8, #616]
  415f94:	str	x25, [sp, #16]
  415f98:	mov	x29, sp
  415f9c:	cmn	x22, #0x1
  415fa0:	b.eq	41608c <error@@Base+0x1e2c>  // b.none
  415fa4:	adrp	x9, 42f000 <winch@@Base+0x172ac>
  415fa8:	adrp	x10, 437000 <PC+0x4800>
  415fac:	ldr	w10, [x10, #360]
  415fb0:	ldr	x23, [x9, #624]
  415fb4:	mov	x11, #0xffffffffffffffff    	// #-1
  415fb8:	str	x11, [x9, #624]
  415fbc:	str	x11, [x8, #616]
  415fc0:	cbz	w10, 416058 <error@@Base+0x1df8>
  415fc4:	adrp	x8, 437000 <PC+0x4800>
  415fc8:	ldr	w8, [x8, #408]
  415fcc:	cbz	w8, 415fd4 <error@@Base+0x1d74>
  415fd0:	bl	40e1f8 <clear@@Base+0xa798>
  415fd4:	adrp	x24, 437000 <PC+0x4800>
  415fd8:	ldr	w8, [x24, #328]
  415fdc:	cmp	w8, #0x2
  415fe0:	b.lt	41608c <error@@Base+0x1e2c>  // b.tstop
  415fe4:	mov	w25, wzr
  415fe8:	mov	w20, wzr
  415fec:	b	41601c <error@@Base+0x1dbc>
  415ff0:	mov	x0, x21
  415ff4:	bl	40d83c <clear@@Base+0x9ddc>
  415ff8:	mov	w0, w20
  415ffc:	bl	4039c4 <setlocale@plt+0x1d04>
  416000:	bl	413cc4 <clear@@Base+0x10264>
  416004:	mov	w25, #0x1                   	// #1
  416008:	ldr	w8, [x24, #328]
  41600c:	mov	w20, w19
  416010:	sub	w8, w8, #0x1
  416014:	cmp	w19, w8
  416018:	b.ge	416070 <error@@Base+0x1e10>  // b.tcont
  41601c:	mov	w0, w20
  416020:	bl	414ffc <error@@Base+0xd9c>
  416024:	cmn	x0, #0x1
  416028:	add	w19, w20, #0x1
  41602c:	b.eq	416008 <error@@Base+0x1da8>  // b.none
  416030:	mov	x21, x0
  416034:	mov	w0, w19
  416038:	bl	414ffc <error@@Base+0xd9c>
  41603c:	cmp	x21, x23
  416040:	b.gt	416008 <error@@Base+0x1da8>
  416044:	cmn	x0, #0x1
  416048:	b.eq	415ff0 <error@@Base+0x1d90>  // b.none
  41604c:	cmp	x0, x22
  416050:	b.le	416008 <error@@Base+0x1da8>
  416054:	b	415ff0 <error@@Base+0x1d90>
  416058:	ldp	x20, x19, [sp, #64]
  41605c:	ldp	x22, x21, [sp, #48]
  416060:	ldp	x24, x23, [sp, #32]
  416064:	ldr	x25, [sp, #16]
  416068:	ldp	x29, x30, [sp], #80
  41606c:	b	40e1f8 <clear@@Base+0xa798>
  416070:	cbz	w25, 41608c <error@@Base+0x1e2c>
  416074:	ldp	x20, x19, [sp, #64]
  416078:	ldp	x22, x21, [sp, #48]
  41607c:	ldp	x24, x23, [sp, #32]
  416080:	ldr	x25, [sp, #16]
  416084:	ldp	x29, x30, [sp], #80
  416088:	b	403994 <setlocale@plt+0x1cd4>
  41608c:	ldp	x20, x19, [sp, #64]
  416090:	ldp	x22, x21, [sp, #48]
  416094:	ldp	x24, x23, [sp, #32]
  416098:	ldr	x25, [sp, #16]
  41609c:	ldp	x29, x30, [sp], #80
  4160a0:	ret
  4160a4:	stp	x29, x30, [sp, #-48]!
  4160a8:	stp	x20, x19, [sp, #32]
  4160ac:	adrp	x8, 437000 <PC+0x4800>
  4160b0:	ldrb	w8, [x8, #97]
  4160b4:	adrp	x20, 437000 <PC+0x4800>
  4160b8:	str	x21, [sp, #16]
  4160bc:	mov	x29, sp
  4160c0:	tbnz	w8, #4, 4160e0 <error@@Base+0x1e80>
  4160c4:	adrp	x8, 437000 <PC+0x4800>
  4160c8:	ldr	x0, [x8, #80]
  4160cc:	bl	414e70 <error@@Base+0xc10>
  4160d0:	cbnz	w0, 4160e8 <error@@Base+0x1e88>
  4160d4:	ldr	x0, [x20, #88]
  4160d8:	cbnz	x0, 416138 <error@@Base+0x1ed8>
  4160dc:	b	41613c <error@@Base+0x1edc>
  4160e0:	ldr	x0, [x20, #88]
  4160e4:	cbnz	x0, 416138 <error@@Base+0x1ed8>
  4160e8:	adrp	x8, 437000 <PC+0x4800>
  4160ec:	ldr	x19, [x8, #136]
  4160f0:	cbz	x19, 416174 <error@@Base+0x1f14>
  4160f4:	ldp	x21, x0, [x19, #8]
  4160f8:	bl	401b20 <free@plt>
  4160fc:	mov	x0, x19
  416100:	bl	401b20 <free@plt>
  416104:	mov	x19, x21
  416108:	cbnz	x21, 4160f4 <error@@Base+0x1e94>
  41610c:	adrp	x8, 437000 <PC+0x4800>
  416110:	add	x8, x8, #0x88
  416114:	movi	v0.2d, #0x0
  416118:	adrp	x9, 437000 <PC+0x4800>
  41611c:	mov	x10, #0xffffffffffffffff    	// #-1
  416120:	adrp	x11, 437000 <PC+0x4800>
  416124:	stp	q0, q0, [x8]
  416128:	str	x10, [x9, #168]
  41612c:	str	x10, [x11, #176]
  416130:	ldr	x0, [x20, #88]
  416134:	cbz	x0, 41613c <error@@Base+0x1edc>
  416138:	bl	401b20 <free@plt>
  41613c:	adrp	x0, 437000 <PC+0x4800>
  416140:	add	x0, x0, #0x50
  416144:	str	xzr, [x0, #8]
  416148:	bl	414dd8 <error@@Base+0xb78>
  41614c:	adrp	x8, 437000 <PC+0x4800>
  416150:	ldr	w9, [x8, #128]
  416154:	ldr	x21, [sp, #16]
  416158:	mov	w0, #0x1                   	// #1
  41615c:	cmp	w9, #0x0
  416160:	cset	w9, eq  // eq = none
  416164:	str	w9, [x8, #128]
  416168:	ldp	x20, x19, [sp, #32]
  41616c:	ldp	x29, x30, [sp], #48
  416170:	b	415ec0 <error@@Base+0x1c60>
  416174:	ldp	x20, x19, [sp, #32]
  416178:	ldr	x21, [sp, #16]
  41617c:	adrp	x0, 41e000 <winch@@Base+0x62ac>
  416180:	add	x0, x0, #0x4fd
  416184:	mov	x1, xzr
  416188:	ldp	x29, x30, [sp], #48
  41618c:	b	414260 <error@@Base>
  416190:	stp	x29, x30, [sp, #-32]!
  416194:	adrp	x8, 437000 <PC+0x4800>
  416198:	stp	x20, x19, [sp, #16]
  41619c:	ldr	x19, [x8, #136]
  4161a0:	mov	x29, sp
  4161a4:	cbz	x19, 4161c0 <error@@Base+0x1f60>
  4161a8:	ldp	x20, x0, [x19, #8]
  4161ac:	bl	401b20 <free@plt>
  4161b0:	mov	x0, x19
  4161b4:	bl	401b20 <free@plt>
  4161b8:	mov	x19, x20
  4161bc:	cbnz	x20, 4161a8 <error@@Base+0x1f48>
  4161c0:	ldp	x20, x19, [sp, #16]
  4161c4:	adrp	x8, 437000 <PC+0x4800>
  4161c8:	add	x8, x8, #0x88
  4161cc:	movi	v0.2d, #0x0
  4161d0:	adrp	x9, 437000 <PC+0x4800>
  4161d4:	mov	x10, #0xffffffffffffffff    	// #-1
  4161d8:	adrp	x11, 437000 <PC+0x4800>
  4161dc:	stp	q0, q0, [x8]
  4161e0:	str	x10, [x9, #168]
  4161e4:	str	x10, [x11, #176]
  4161e8:	ldp	x29, x30, [sp], #32
  4161ec:	ret
  4161f0:	stp	x29, x30, [sp, #-48]!
  4161f4:	stp	x20, x19, [sp, #32]
  4161f8:	ldr	x20, [x0]
  4161fc:	mov	x19, x0
  416200:	str	x21, [sp, #16]
  416204:	mov	x29, sp
  416208:	cbz	x20, 416224 <error@@Base+0x1fc4>
  41620c:	ldp	x21, x0, [x20, #8]
  416210:	bl	401b20 <free@plt>
  416214:	mov	x0, x20
  416218:	bl	401b20 <free@plt>
  41621c:	mov	x20, x21
  416220:	cbnz	x21, 41620c <error@@Base+0x1fac>
  416224:	movi	v0.2d, #0x0
  416228:	stp	q0, q0, [x19]
  41622c:	ldp	x20, x19, [sp, #32]
  416230:	ldr	x21, [sp, #16]
  416234:	adrp	x8, 437000 <PC+0x4800>
  416238:	mov	x9, #0xffffffffffffffff    	// #-1
  41623c:	adrp	x10, 437000 <PC+0x4800>
  416240:	str	x9, [x8, #168]
  416244:	str	x9, [x10, #176]
  416248:	ldp	x29, x30, [sp], #48
  41624c:	ret
  416250:	stp	x29, x30, [sp, #-32]!
  416254:	adrp	x8, 437000 <PC+0x4800>
  416258:	stp	x20, x19, [sp, #16]
  41625c:	ldr	x19, [x8, #184]
  416260:	mov	x29, sp
  416264:	cbz	x19, 416280 <error@@Base+0x2020>
  416268:	ldp	x20, x0, [x19, #8]
  41626c:	bl	401b20 <free@plt>
  416270:	mov	x0, x19
  416274:	bl	401b20 <free@plt>
  416278:	mov	x19, x20
  41627c:	cbnz	x20, 416268 <error@@Base+0x2008>
  416280:	ldp	x20, x19, [sp, #16]
  416284:	adrp	x8, 437000 <PC+0x4800>
  416288:	add	x8, x8, #0xb8
  41628c:	movi	v0.2d, #0x0
  416290:	adrp	x9, 437000 <PC+0x4800>
  416294:	mov	x10, #0xffffffffffffffff    	// #-1
  416298:	adrp	x11, 437000 <PC+0x4800>
  41629c:	stp	q0, q0, [x8]
  4162a0:	str	x10, [x9, #168]
  4162a4:	str	x10, [x11, #176]
  4162a8:	ldp	x29, x30, [sp], #32
  4162ac:	ret
  4162b0:	ldr	x8, [x0, #16]
  4162b4:	mov	x0, x8
  4162b8:	cbz	x8, 4162c4 <error@@Base+0x2064>
  4162bc:	ldr	x8, [x0, #16]
  4162c0:	cbnz	x8, 4162b4 <error@@Base+0x2054>
  4162c4:	ret
  4162c8:	ldr	x0, [x0, #32]
  4162cc:	ret
  4162d0:	ldr	x0, [x0, #24]
  4162d4:	ret
  4162d8:	mov	x8, x0
  4162dc:	ldr	x0, [x0, #24]
  4162e0:	cbz	x0, 416338 <error@@Base+0x20d8>
  4162e4:	mov	w9, #0x2                   	// #2
  4162e8:	mov	w10, #0x20                  	// #32
  4162ec:	mov	w11, #0x18                  	// #24
  4162f0:	ldr	x12, [x0, #56]
  4162f4:	cmp	x12, x1
  4162f8:	b.le	416314 <error@@Base+0x20b4>
  4162fc:	ldr	x13, [x0, #24]
  416300:	cbz	x13, 416394 <error@@Base+0x2134>
  416304:	ldr	x13, [x13, #56]
  416308:	cmp	x13, x1
  41630c:	b.gt	41631c <error@@Base+0x20bc>
  416310:	b	416394 <error@@Base+0x2134>
  416314:	ldr	x13, [x0, #32]
  416318:	cbz	x13, 4163a8 <error@@Base+0x2148>
  41631c:	cbz	w9, 416338 <error@@Base+0x20d8>
  416320:	cmp	x12, x1
  416324:	csel	x12, x11, x10, gt
  416328:	ldr	x0, [x0, x12]
  41632c:	sub	w9, w9, #0x1
  416330:	str	x0, [x8, #24]
  416334:	b	4162f0 <error@@Base+0x2090>
  416338:	ldr	x10, [x8, #16]
  41633c:	mov	x0, xzr
  416340:	cbz	x10, 41637c <error@@Base+0x211c>
  416344:	mov	x9, x10
  416348:	ldr	x10, [x10, #48]
  41634c:	cmp	x10, x1
  416350:	b.gt	41636c <error@@Base+0x210c>
  416354:	ldr	x10, [x9, #56]
  416358:	cmp	x10, x1
  41635c:	b.gt	416384 <error@@Base+0x2124>
  416360:	ldr	x10, [x9, #16]
  416364:	cbnz	x10, 416340 <error@@Base+0x20e0>
  416368:	b	41638c <error@@Base+0x212c>
  41636c:	ldr	x10, [x9, #8]
  416370:	mov	x0, x9
  416374:	cbnz	x10, 416340 <error@@Base+0x20e0>
  416378:	b	416390 <error@@Base+0x2130>
  41637c:	mov	x9, x0
  416380:	b	416398 <error@@Base+0x2138>
  416384:	mov	x0, x9
  416388:	b	416390 <error@@Base+0x2130>
  41638c:	cbz	x0, 416398 <error@@Base+0x2138>
  416390:	str	x0, [x8, #24]
  416394:	ret
  416398:	mov	x0, xzr
  41639c:	cbz	x9, 416394 <error@@Base+0x2134>
  4163a0:	str	x9, [x8, #24]
  4163a4:	ret
  4163a8:	mov	x0, xzr
  4163ac:	ret
  4163b0:	stp	x29, x30, [sp, #-32]!
  4163b4:	str	x19, [sp, #16]
  4163b8:	mov	x29, sp
  4163bc:	mov	x19, x0
  4163c0:	bl	404f48 <clear@@Base+0x14e8>
  4163c4:	tbnz	w0, #3, 416478 <error@@Base+0x2218>
  4163c8:	adrp	x8, 437000 <PC+0x4800>
  4163cc:	ldr	x9, [x8, #208]
  4163d0:	cbz	x9, 416428 <error@@Base+0x21c8>
  4163d4:	mov	w10, #0x2                   	// #2
  4163d8:	mov	w11, #0x20                  	// #32
  4163dc:	mov	w12, #0x18                  	// #24
  4163e0:	ldr	x13, [x9, #56]
  4163e4:	cmp	x13, x19
  4163e8:	b.le	416404 <error@@Base+0x21a4>
  4163ec:	ldr	x14, [x9, #24]
  4163f0:	cbz	x14, 416490 <error@@Base+0x2230>
  4163f4:	ldr	x14, [x14, #56]
  4163f8:	cmp	x14, x19
  4163fc:	b.gt	41640c <error@@Base+0x21ac>
  416400:	b	416490 <error@@Base+0x2230>
  416404:	ldr	x14, [x9, #32]
  416408:	cbz	x14, 416478 <error@@Base+0x2218>
  41640c:	cbz	w10, 416428 <error@@Base+0x21c8>
  416410:	cmp	x13, x19
  416414:	csel	x13, x12, x11, gt
  416418:	ldr	x9, [x9, x13]
  41641c:	sub	w10, w10, #0x1
  416420:	str	x9, [x8, #208]
  416424:	b	4163e0 <error@@Base+0x2180>
  416428:	adrp	x9, 437000 <PC+0x4800>
  41642c:	ldr	x11, [x9, #200]
  416430:	mov	x9, xzr
  416434:	cbz	x11, 416470 <error@@Base+0x2210>
  416438:	mov	x10, x11
  41643c:	ldr	x11, [x11, #48]
  416440:	cmp	x11, x19
  416444:	b.gt	416460 <error@@Base+0x2200>
  416448:	ldr	x11, [x10, #56]
  41644c:	cmp	x11, x19
  416450:	b.gt	416480 <error@@Base+0x2220>
  416454:	ldr	x11, [x10, #16]
  416458:	cbnz	x11, 416434 <error@@Base+0x21d4>
  41645c:	b	416488 <error@@Base+0x2228>
  416460:	ldr	x11, [x10, #8]
  416464:	mov	x9, x10
  416468:	cbnz	x11, 416434 <error@@Base+0x21d4>
  41646c:	b	41648c <error@@Base+0x222c>
  416470:	mov	x10, x9
  416474:	cbnz	x9, 4164a0 <error@@Base+0x2240>
  416478:	mov	w0, wzr
  41647c:	b	4164a8 <error@@Base+0x2248>
  416480:	mov	x9, x10
  416484:	b	41648c <error@@Base+0x222c>
  416488:	cbz	x9, 4164a0 <error@@Base+0x2240>
  41648c:	str	x9, [x8, #208]
  416490:	ldr	x8, [x9, #48]
  416494:	cmp	x8, x19
  416498:	cset	w0, le
  41649c:	b	4164a8 <error@@Base+0x2248>
  4164a0:	mov	w0, wzr
  4164a4:	str	x10, [x8, #208]
  4164a8:	ldr	x19, [sp, #16]
  4164ac:	ldp	x29, x30, [sp], #32
  4164b0:	ret
  4164b4:	stp	x29, x30, [sp, #-32]!
  4164b8:	str	x19, [sp, #16]
  4164bc:	mov	x29, sp
  4164c0:	mov	x19, x0
  4164c4:	bl	404f48 <clear@@Base+0x14e8>
  4164c8:	tbnz	w0, #3, 4165b0 <error@@Base+0x2350>
  4164cc:	adrp	x9, 437000 <PC+0x4800>
  4164d0:	ldr	x8, [x9, #208]
  4164d4:	cbz	x8, 41652c <error@@Base+0x22cc>
  4164d8:	mov	w10, #0x2                   	// #2
  4164dc:	mov	w11, #0x20                  	// #32
  4164e0:	mov	w12, #0x18                  	// #24
  4164e4:	ldr	x13, [x8, #56]
  4164e8:	cmp	x13, x19
  4164ec:	b.le	416508 <error@@Base+0x22a8>
  4164f0:	ldr	x14, [x8, #24]
  4164f4:	cbz	x14, 416590 <error@@Base+0x2330>
  4164f8:	ldr	x14, [x14, #56]
  4164fc:	cmp	x14, x19
  416500:	b.gt	416510 <error@@Base+0x22b0>
  416504:	b	416590 <error@@Base+0x2330>
  416508:	ldr	x14, [x8, #32]
  41650c:	cbz	x14, 4165b0 <error@@Base+0x2350>
  416510:	cbz	w10, 41652c <error@@Base+0x22cc>
  416514:	cmp	x13, x19
  416518:	csel	x13, x12, x11, gt
  41651c:	ldr	x8, [x8, x13]
  416520:	sub	w10, w10, #0x1
  416524:	str	x8, [x9, #208]
  416528:	b	4164e4 <error@@Base+0x2284>
  41652c:	adrp	x8, 437000 <PC+0x4800>
  416530:	ldr	x11, [x8, #200]
  416534:	mov	x8, xzr
  416538:	cbz	x11, 416574 <error@@Base+0x2314>
  41653c:	mov	x10, x11
  416540:	ldr	x11, [x11, #48]
  416544:	cmp	x11, x19
  416548:	b.gt	416564 <error@@Base+0x2304>
  41654c:	ldr	x11, [x10, #56]
  416550:	cmp	x11, x19
  416554:	b.gt	416580 <error@@Base+0x2320>
  416558:	ldr	x11, [x10, #16]
  41655c:	cbnz	x11, 416538 <error@@Base+0x22d8>
  416560:	b	416588 <error@@Base+0x2328>
  416564:	ldr	x11, [x10, #8]
  416568:	mov	x8, x10
  41656c:	cbnz	x11, 416538 <error@@Base+0x22d8>
  416570:	b	41658c <error@@Base+0x232c>
  416574:	mov	x10, x8
  416578:	cbnz	x8, 4165ac <error@@Base+0x234c>
  41657c:	b	4165b0 <error@@Base+0x2350>
  416580:	mov	x8, x10
  416584:	b	41658c <error@@Base+0x232c>
  416588:	cbz	x8, 4165ac <error@@Base+0x234c>
  41658c:	str	x8, [x9, #208]
  416590:	ldr	x9, [x8, #48]
  416594:	cmp	x19, x9
  416598:	b.lt	4165b0 <error@@Base+0x2350>  // b.tstop
  41659c:	ldr	x19, [x8, #56]
  4165a0:	ldr	x8, [x8, #32]
  4165a4:	cbnz	x8, 416590 <error@@Base+0x2330>
  4165a8:	b	4165b0 <error@@Base+0x2350>
  4165ac:	str	x10, [x9, #208]
  4165b0:	mov	x0, x19
  4165b4:	ldr	x19, [sp, #16]
  4165b8:	ldp	x29, x30, [sp], #32
  4165bc:	ret
  4165c0:	stp	x29, x30, [sp, #-32]!
  4165c4:	str	x19, [sp, #16]
  4165c8:	mov	x29, sp
  4165cc:	mov	x19, x0
  4165d0:	bl	404f48 <clear@@Base+0x14e8>
  4165d4:	tbnz	w0, #3, 4166c8 <error@@Base+0x2468>
  4165d8:	adrp	x9, 437000 <PC+0x4800>
  4165dc:	ldr	x8, [x9, #208]
  4165e0:	cbz	x8, 416638 <error@@Base+0x23d8>
  4165e4:	mov	w10, #0x2                   	// #2
  4165e8:	mov	w11, #0x20                  	// #32
  4165ec:	mov	w12, #0x18                  	// #24
  4165f0:	ldr	x13, [x8, #56]
  4165f4:	cmp	x13, x19
  4165f8:	b.le	416614 <error@@Base+0x23b4>
  4165fc:	ldr	x14, [x8, #24]
  416600:	cbz	x14, 41669c <error@@Base+0x243c>
  416604:	ldr	x14, [x14, #56]
  416608:	cmp	x14, x19
  41660c:	b.gt	41661c <error@@Base+0x23bc>
  416610:	b	41669c <error@@Base+0x243c>
  416614:	ldr	x14, [x8, #32]
  416618:	cbz	x14, 4166c8 <error@@Base+0x2468>
  41661c:	cbz	w10, 416638 <error@@Base+0x23d8>
  416620:	cmp	x13, x19
  416624:	csel	x13, x12, x11, gt
  416628:	ldr	x8, [x8, x13]
  41662c:	sub	w10, w10, #0x1
  416630:	str	x8, [x9, #208]
  416634:	b	4165f0 <error@@Base+0x2390>
  416638:	adrp	x8, 437000 <PC+0x4800>
  41663c:	ldr	x11, [x8, #200]
  416640:	mov	x8, xzr
  416644:	cbz	x11, 416680 <error@@Base+0x2420>
  416648:	mov	x10, x11
  41664c:	ldr	x11, [x11, #48]
  416650:	cmp	x11, x19
  416654:	b.gt	416670 <error@@Base+0x2410>
  416658:	ldr	x11, [x10, #56]
  41665c:	cmp	x11, x19
  416660:	b.gt	41668c <error@@Base+0x242c>
  416664:	ldr	x11, [x10, #16]
  416668:	cbnz	x11, 416644 <error@@Base+0x23e4>
  41666c:	b	416694 <error@@Base+0x2434>
  416670:	ldr	x11, [x10, #8]
  416674:	mov	x8, x10
  416678:	cbnz	x11, 416644 <error@@Base+0x23e4>
  41667c:	b	416698 <error@@Base+0x2438>
  416680:	mov	x10, x8
  416684:	cbnz	x8, 4166bc <error@@Base+0x245c>
  416688:	b	4166c8 <error@@Base+0x2468>
  41668c:	mov	x8, x10
  416690:	b	416698 <error@@Base+0x2438>
  416694:	cbz	x8, 4166bc <error@@Base+0x245c>
  416698:	str	x8, [x9, #208]
  41669c:	ldr	x9, [x8, #48]
  4166a0:	cmp	x19, x9
  4166a4:	b.lt	4166c8 <error@@Base+0x2468>  // b.tstop
  4166a8:	cbz	x9, 4166c4 <error@@Base+0x2464>
  4166ac:	ldr	x8, [x8, #24]
  4166b0:	sub	x19, x9, #0x1
  4166b4:	cbnz	x8, 41669c <error@@Base+0x243c>
  4166b8:	b	4166c8 <error@@Base+0x2468>
  4166bc:	str	x10, [x9, #208]
  4166c0:	b	4166c8 <error@@Base+0x2468>
  4166c4:	mov	x19, xzr
  4166c8:	mov	x0, x19
  4166cc:	ldr	x19, [sp, #16]
  4166d0:	ldp	x29, x30, [sp], #32
  4166d4:	ret
  4166d8:	cbz	x3, 4166e0 <error@@Base+0x2480>
  4166dc:	str	wzr, [x3]
  4166e0:	adrp	x8, 437000 <PC+0x4800>
  4166e4:	ldr	w8, [x8, #472]
  4166e8:	cbnz	w8, 416720 <error@@Base+0x24c0>
  4166ec:	adrp	x8, 42f000 <winch@@Base+0x172ac>
  4166f0:	ldr	x9, [x8, #616]
  4166f4:	cmn	x9, #0x1
  4166f8:	b.eq	416720 <error@@Base+0x24c0>  // b.none
  4166fc:	adrp	x8, 42f000 <winch@@Base+0x172ac>
  416700:	ldr	x8, [x8, #624]
  416704:	cmp	x8, x0
  416708:	b.le	416720 <error@@Base+0x24c0>
  41670c:	cmn	x1, #0x1
  416710:	mov	w8, #0x1                   	// #1
  416714:	b.eq	4167d0 <error@@Base+0x2570>  // b.none
  416718:	cmp	x9, x1
  41671c:	b.lt	4167d0 <error@@Base+0x2570>  // b.tstop
  416720:	adrp	x9, 437000 <PC+0x4800>
  416724:	ldr	x8, [x9, #160]
  416728:	cbz	x8, 416780 <error@@Base+0x2520>
  41672c:	mov	w10, #0x2                   	// #2
  416730:	mov	w11, #0x20                  	// #32
  416734:	mov	w12, #0x18                  	// #24
  416738:	ldr	x13, [x8, #56]
  41673c:	cmp	x13, x0
  416740:	b.le	41675c <error@@Base+0x24fc>
  416744:	ldr	x14, [x8, #24]
  416748:	cbz	x14, 4167e8 <error@@Base+0x2588>
  41674c:	ldr	x14, [x14, #56]
  416750:	cmp	x14, x0
  416754:	b.gt	416764 <error@@Base+0x2504>
  416758:	b	4167e8 <error@@Base+0x2588>
  41675c:	ldr	x14, [x8, #32]
  416760:	cbz	x14, 41684c <error@@Base+0x25ec>
  416764:	cbz	w10, 416780 <error@@Base+0x2520>
  416768:	cmp	x13, x0
  41676c:	csel	x13, x12, x11, gt
  416770:	ldr	x8, [x8, x13]
  416774:	sub	w10, w10, #0x1
  416778:	str	x8, [x9, #160]
  41677c:	b	416738 <error@@Base+0x24d8>
  416780:	adrp	x8, 437000 <PC+0x4800>
  416784:	ldr	x11, [x8, #152]
  416788:	mov	x8, xzr
  41678c:	cbz	x11, 4167c8 <error@@Base+0x2568>
  416790:	mov	x10, x11
  416794:	ldr	x11, [x11, #48]
  416798:	cmp	x11, x0
  41679c:	b.gt	4167b8 <error@@Base+0x2558>
  4167a0:	ldr	x11, [x10, #56]
  4167a4:	cmp	x11, x0
  4167a8:	b.gt	4167d8 <error@@Base+0x2578>
  4167ac:	ldr	x11, [x10, #16]
  4167b0:	cbnz	x11, 41678c <error@@Base+0x252c>
  4167b4:	b	4167e0 <error@@Base+0x2580>
  4167b8:	ldr	x11, [x10, #8]
  4167bc:	mov	x8, x10
  4167c0:	cbnz	x11, 41678c <error@@Base+0x252c>
  4167c4:	b	4167e4 <error@@Base+0x2584>
  4167c8:	mov	x10, x8
  4167cc:	cbnz	x8, 416840 <error@@Base+0x25e0>
  4167d0:	mov	w0, w8
  4167d4:	ret
  4167d8:	mov	x8, x10
  4167dc:	b	4167e4 <error@@Base+0x2584>
  4167e0:	cbz	x8, 416840 <error@@Base+0x25e0>
  4167e4:	str	x8, [x9, #160]
  4167e8:	cmn	x1, #0x1
  4167ec:	b.eq	416808 <error@@Base+0x25a8>  // b.none
  4167f0:	ldr	x8, [x8, #48]
  4167f4:	cmp	x8, x1
  4167f8:	cset	w8, lt  // lt = tstop
  4167fc:	cbz	x3, 4167d0 <error@@Base+0x2570>
  416800:	b.lt	41680c <error@@Base+0x25ac>  // b.tstop
  416804:	b	4167d0 <error@@Base+0x2570>
  416808:	cbz	x3, 416854 <error@@Base+0x25f4>
  41680c:	mov	w8, #0x1                   	// #1
  416810:	str	w8, [x3]
  416814:	adrp	x8, 437000 <PC+0x4800>
  416818:	ldr	w8, [x8, #580]
  41681c:	cbz	w8, 4167d0 <error@@Base+0x2570>
  416820:	adrp	x8, 437000 <PC+0x4800>
  416824:	ldr	w8, [x8, #128]
  416828:	cmp	w2, #0x0
  41682c:	cset	w9, ne  // ne = any
  416830:	cmp	w8, #0x0
  416834:	cset	w8, eq  // eq = none
  416838:	orr	w0, w9, w8
  41683c:	ret
  416840:	mov	w0, wzr
  416844:	str	x10, [x9, #160]
  416848:	ret
  41684c:	mov	w0, wzr
  416850:	ret
  416854:	mov	w8, #0x1                   	// #1
  416858:	mov	w0, w8
  41685c:	ret
  416860:	sub	sp, sp, #0x30
  416864:	adrp	x8, 437000 <PC+0x4800>
  416868:	stp	x20, x19, [sp, #32]
  41686c:	ldr	x19, [x8, #136]
  416870:	stp	x29, x30, [sp, #16]
  416874:	add	x29, sp, #0x10
  416878:	cbz	x19, 416894 <error@@Base+0x2634>
  41687c:	ldp	x20, x0, [x19, #8]
  416880:	bl	401b20 <free@plt>
  416884:	mov	x0, x19
  416888:	bl	401b20 <free@plt>
  41688c:	mov	x19, x20
  416890:	cbnz	x20, 41687c <error@@Base+0x261c>
  416894:	adrp	x8, 437000 <PC+0x4800>
  416898:	add	x8, x8, #0x88
  41689c:	movi	v0.2d, #0x0
  4168a0:	adrp	x11, 437000 <PC+0x4800>
  4168a4:	stp	q0, q0, [x8]
  4168a8:	ldr	w8, [x11, #580]
  4168ac:	adrp	x9, 437000 <PC+0x4800>
  4168b0:	mov	x10, #0xffffffffffffffff    	// #-1
  4168b4:	str	x10, [x9, #168]
  4168b8:	adrp	x9, 437000 <PC+0x4800>
  4168bc:	str	x10, [x9, #176]
  4168c0:	adrp	x9, 437000 <PC+0x4800>
  4168c4:	cmp	w8, #0x2
  4168c8:	str	wzr, [x9, #128]
  4168cc:	b.ne	416908 <error@@Base+0x26a8>  // b.any
  4168d0:	mov	x0, sp
  4168d4:	mov	w1, wzr
  4168d8:	bl	415244 <error@@Base+0xfe4>
  4168dc:	ldr	x19, [sp]
  4168e0:	cmn	x19, #0x1
  4168e4:	b.eq	416908 <error@@Base+0x26a8>  // b.none
  4168e8:	mov	w0, #0xfffffffe            	// #-2
  4168ec:	bl	414ffc <error@@Base+0xd9c>
  4168f0:	mov	x1, x0
  4168f4:	mov	w2, #0xffffffff            	// #-1
  4168f8:	mov	x0, x19
  4168fc:	bl	417360 <error@@Base+0x3100>
  416900:	mov	w0, #0x1                   	// #1
  416904:	bl	415ec0 <error@@Base+0x1c60>
  416908:	ldp	x20, x19, [sp, #32]
  41690c:	ldp	x29, x30, [sp, #16]
  416910:	add	sp, sp, #0x30
  416914:	ret
  416918:	sub	sp, sp, #0x30
  41691c:	adrp	x8, 437000 <PC+0x4800>
  416920:	ldr	w8, [x8, #216]
  416924:	stp	x29, x30, [sp, #16]
  416928:	str	x19, [sp, #32]
  41692c:	add	x29, sp, #0x10
  416930:	cbz	w8, 4169e4 <error@@Base+0x2784>
  416934:	adrp	x8, 437000 <PC+0x4800>
  416938:	ldr	x0, [x8, #88]
  41693c:	cbz	x0, 416944 <error@@Base+0x26e4>
  416940:	bl	401b20 <free@plt>
  416944:	adrp	x19, 437000 <PC+0x4800>
  416948:	add	x19, x19, #0x50
  41694c:	mov	x0, x19
  416950:	str	xzr, [x19, #8]
  416954:	bl	414dd8 <error@@Base+0xb78>
  416958:	adrp	x8, 431000 <winch@@Base+0x192ac>
  41695c:	ldr	x0, [x8, #1160]
  416960:	ldr	w19, [x19, #16]
  416964:	mov	w1, wzr
  416968:	bl	406268 <clear@@Base+0x2808>
  41696c:	bl	4072ac <clear@@Base+0x384c>
  416970:	cbz	x0, 4169f4 <error@@Base+0x2794>
  416974:	mov	x1, x0
  416978:	adrp	x0, 437000 <PC+0x4800>
  41697c:	add	x0, x0, #0x50
  416980:	mov	w2, w19
  416984:	bl	416e74 <error@@Base+0x2c14>
  416988:	tbnz	w0, #31, 4169f4 <error@@Base+0x2794>
  41698c:	adrp	x8, 437000 <PC+0x4800>
  416990:	ldr	w8, [x8, #580]
  416994:	cmp	w8, #0x2
  416998:	b.ne	4169f4 <error@@Base+0x2794>  // b.any
  41699c:	adrp	x8, 437000 <PC+0x4800>
  4169a0:	ldr	w8, [x8, #128]
  4169a4:	cbnz	w8, 4169f4 <error@@Base+0x2794>
  4169a8:	mov	x0, sp
  4169ac:	mov	w1, wzr
  4169b0:	bl	415244 <error@@Base+0xfe4>
  4169b4:	ldr	x19, [sp]
  4169b8:	cmn	x19, #0x1
  4169bc:	b.eq	4169f4 <error@@Base+0x2794>  // b.none
  4169c0:	mov	w0, #0xfffffffe            	// #-2
  4169c4:	bl	414ffc <error@@Base+0xd9c>
  4169c8:	mov	x1, x0
  4169cc:	mov	w2, #0xffffffff            	// #-1
  4169d0:	mov	x0, x19
  4169d4:	bl	417360 <error@@Base+0x3100>
  4169d8:	mov	w0, #0x1                   	// #1
  4169dc:	bl	415ec0 <error@@Base+0x1c60>
  4169e0:	b	4169f4 <error@@Base+0x2794>
  4169e4:	adrp	x8, 437000 <PC+0x4800>
  4169e8:	ldr	w8, [x8, #448]
  4169ec:	adrp	x9, 437000 <PC+0x4800>
  4169f0:	str	w8, [x9, #220]
  4169f4:	ldr	x19, [sp, #32]
  4169f8:	ldp	x29, x30, [sp, #16]
  4169fc:	add	sp, sp, #0x30
  416a00:	ret
  416a04:	sub	sp, sp, #0x50
  416a08:	stp	x22, x21, [sp, #48]
  416a0c:	stp	x20, x19, [sp, #64]
  416a10:	mov	w19, w2
  416a14:	mov	w21, w0
  416a18:	stp	x29, x30, [sp, #16]
  416a1c:	stp	x24, x23, [sp, #32]
  416a20:	add	x29, sp, #0x10
  416a24:	cbz	x1, 416b2c <error@@Base+0x28cc>
  416a28:	ldrb	w8, [x1]
  416a2c:	cbz	w8, 416b2c <error@@Base+0x28cc>
  416a30:	adrp	x0, 437000 <PC+0x4800>
  416a34:	add	x0, x0, #0x50
  416a38:	mov	w2, w21
  416a3c:	bl	416e74 <error@@Base+0x2c14>
  416a40:	tbnz	w0, #31, 416cb8 <error@@Base+0x2a58>
  416a44:	adrp	x22, 437000 <PC+0x4800>
  416a48:	adrp	x23, 437000 <PC+0x4800>
  416a4c:	ldr	w9, [x22, #580]
  416a50:	ldr	w8, [x23, #472]
  416a54:	orr	w10, w8, w9
  416a58:	cbz	w10, 416abc <error@@Base+0x285c>
  416a5c:	mov	w0, wzr
  416a60:	bl	415ec0 <error@@Base+0x1c60>
  416a64:	adrp	x8, 437000 <PC+0x4800>
  416a68:	ldr	x20, [x8, #136]
  416a6c:	adrp	x8, 437000 <PC+0x4800>
  416a70:	str	wzr, [x8, #128]
  416a74:	cbz	x20, 416a90 <error@@Base+0x2830>
  416a78:	ldp	x24, x0, [x20, #8]
  416a7c:	bl	401b20 <free@plt>
  416a80:	mov	x0, x20
  416a84:	bl	401b20 <free@plt>
  416a88:	mov	x20, x24
  416a8c:	cbnz	x24, 416a78 <error@@Base+0x2818>
  416a90:	ldr	w9, [x22, #580]
  416a94:	ldr	w8, [x23, #472]
  416a98:	adrp	x10, 437000 <PC+0x4800>
  416a9c:	add	x10, x10, #0x88
  416aa0:	movi	v0.2d, #0x0
  416aa4:	adrp	x11, 437000 <PC+0x4800>
  416aa8:	mov	x12, #0xffffffffffffffff    	// #-1
  416aac:	stp	q0, q0, [x10]
  416ab0:	adrp	x10, 437000 <PC+0x4800>
  416ab4:	str	x12, [x11, #168]
  416ab8:	str	x12, [x10, #176]
  416abc:	cmp	w9, #0x2
  416ac0:	b.eq	416ac8 <error@@Base+0x2868>  // b.none
  416ac4:	cbz	w8, 416b00 <error@@Base+0x28a0>
  416ac8:	mov	x0, sp
  416acc:	mov	w1, wzr
  416ad0:	bl	415244 <error@@Base+0xfe4>
  416ad4:	ldr	x20, [sp]
  416ad8:	cmn	x20, #0x1
  416adc:	b.eq	416b00 <error@@Base+0x28a0>  // b.none
  416ae0:	mov	w0, #0xfffffffe            	// #-2
  416ae4:	bl	414ffc <error@@Base+0xd9c>
  416ae8:	mov	x1, x0
  416aec:	mov	w2, #0xffffffff            	// #-1
  416af0:	mov	x0, x20
  416af4:	bl	417360 <error@@Base+0x3100>
  416af8:	mov	w0, #0x1                   	// #1
  416afc:	bl	415ec0 <error@@Base+0x1c60>
  416b00:	mov	w20, w21
  416b04:	bl	415354 <error@@Base+0x10f4>
  416b08:	cbz	w0, 416bf0 <error@@Base+0x2990>
  416b0c:	tbnz	w20, #0, 416cc0 <error@@Base+0x2a60>
  416b10:	bl	40452c <clear@@Base+0xacc>
  416b14:	cmn	x0, #0x1
  416b18:	b.ne	416d7c <error@@Base+0x2b1c>  // b.any
  416b1c:	bl	4049ac <clear@@Base+0xf4c>
  416b20:	bl	40452c <clear@@Base+0xacc>
  416b24:	mov	w21, wzr
  416b28:	b	416d60 <error@@Base+0x2b00>
  416b2c:	adrp	x8, 437000 <PC+0x4800>
  416b30:	ldrb	w8, [x8, #97]
  416b34:	orr	w20, w21, #0x4000
  416b38:	tbnz	w8, #4, 416b50 <error@@Base+0x28f0>
  416b3c:	adrp	x8, 437000 <PC+0x4800>
  416b40:	ldr	x0, [x8, #80]
  416b44:	bl	414e70 <error@@Base+0xc10>
  416b48:	cbnz	w0, 416c14 <error@@Base+0x29b4>
  416b4c:	b	416b5c <error@@Base+0x28fc>
  416b50:	adrp	x8, 437000 <PC+0x4800>
  416b54:	ldr	x8, [x8, #88]
  416b58:	cbz	x8, 416c14 <error@@Base+0x29b4>
  416b5c:	adrp	x8, 437000 <PC+0x4800>
  416b60:	ldr	w8, [x8, #96]
  416b64:	eor	w8, w8, w21
  416b68:	tbnz	w8, #12, 416c9c <error@@Base+0x2a3c>
  416b6c:	adrp	x21, 437000 <PC+0x4800>
  416b70:	ldr	w8, [x21, #580]
  416b74:	cmp	w8, #0x1
  416b78:	b.eq	416b88 <error@@Base+0x2928>  // b.none
  416b7c:	adrp	x9, 437000 <PC+0x4800>
  416b80:	ldr	w9, [x9, #472]
  416b84:	cbz	w9, 416b94 <error@@Base+0x2934>
  416b88:	mov	w0, wzr
  416b8c:	bl	415ec0 <error@@Base+0x1c60>
  416b90:	ldr	w8, [x21, #580]
  416b94:	cmp	w8, #0x2
  416b98:	adrp	x22, 437000 <PC+0x4800>
  416b9c:	b.ne	416be4 <error@@Base+0x2984>  // b.any
  416ba0:	ldr	w8, [x22, #128]
  416ba4:	cbz	w8, 416be4 <error@@Base+0x2984>
  416ba8:	mov	x0, sp
  416bac:	mov	w1, wzr
  416bb0:	str	wzr, [x22, #128]
  416bb4:	bl	415244 <error@@Base+0xfe4>
  416bb8:	ldr	x21, [sp]
  416bbc:	cmn	x21, #0x1
  416bc0:	b.eq	416be4 <error@@Base+0x2984>  // b.none
  416bc4:	mov	w0, #0xfffffffe            	// #-2
  416bc8:	bl	414ffc <error@@Base+0xd9c>
  416bcc:	mov	x1, x0
  416bd0:	mov	w2, #0xffffffff            	// #-1
  416bd4:	mov	x0, x21
  416bd8:	bl	417360 <error@@Base+0x3100>
  416bdc:	mov	w0, #0x1                   	// #1
  416be0:	bl	415ec0 <error@@Base+0x1c60>
  416be4:	str	wzr, [x22, #128]
  416be8:	bl	415354 <error@@Base+0x10f4>
  416bec:	cbnz	w0, 416b0c <error@@Base+0x28ac>
  416bf0:	adrp	x8, 437000 <PC+0x4800>
  416bf4:	ldr	w8, [x8, #556]
  416bf8:	cmp	w8, #0x2
  416bfc:	b.eq	416cc8 <error@@Base+0x2a68>  // b.none
  416c00:	cmp	w8, #0x1
  416c04:	b.ne	416ce0 <error@@Base+0x2a80>  // b.any
  416c08:	tbnz	w20, #0, 416d10 <error@@Base+0x2ab0>
  416c0c:	mov	w21, wzr
  416c10:	b	416d70 <error@@Base+0x2b10>
  416c14:	adrp	x8, 431000 <winch@@Base+0x192ac>
  416c18:	ldr	x0, [x8, #1160]
  416c1c:	mov	w1, wzr
  416c20:	bl	406268 <clear@@Base+0x2808>
  416c24:	bl	4072ac <clear@@Base+0x384c>
  416c28:	cbz	x0, 416ca8 <error@@Base+0x2a48>
  416c2c:	mov	x1, x0
  416c30:	adrp	x0, 437000 <PC+0x4800>
  416c34:	add	x0, x0, #0x50
  416c38:	mov	w2, w20
  416c3c:	bl	416e74 <error@@Base+0x2c14>
  416c40:	tbnz	w0, #31, 416ca8 <error@@Base+0x2a48>
  416c44:	adrp	x8, 437000 <PC+0x4800>
  416c48:	ldr	w8, [x8, #580]
  416c4c:	cmp	w8, #0x2
  416c50:	b.ne	416b5c <error@@Base+0x28fc>  // b.any
  416c54:	adrp	x8, 437000 <PC+0x4800>
  416c58:	ldr	w8, [x8, #128]
  416c5c:	cbnz	w8, 416b5c <error@@Base+0x28fc>
  416c60:	mov	x0, sp
  416c64:	mov	w1, wzr
  416c68:	bl	415244 <error@@Base+0xfe4>
  416c6c:	ldr	x22, [sp]
  416c70:	cmn	x22, #0x1
  416c74:	b.eq	416b5c <error@@Base+0x28fc>  // b.none
  416c78:	mov	w0, #0xfffffffe            	// #-2
  416c7c:	bl	414ffc <error@@Base+0xd9c>
  416c80:	mov	x1, x0
  416c84:	mov	w2, #0xffffffff            	// #-1
  416c88:	mov	x0, x22
  416c8c:	bl	417360 <error@@Base+0x3100>
  416c90:	mov	w0, #0x1                   	// #1
  416c94:	bl	415ec0 <error@@Base+0x1c60>
  416c98:	b	416b5c <error@@Base+0x28fc>
  416c9c:	adrp	x0, 41e000 <winch@@Base+0x62ac>
  416ca0:	add	x0, x0, #0x51c
  416ca4:	b	416cb0 <error@@Base+0x2a50>
  416ca8:	adrp	x0, 41e000 <winch@@Base+0x62ac>
  416cac:	add	x0, x0, #0x4fd
  416cb0:	mov	x1, xzr
  416cb4:	bl	414260 <error@@Base>
  416cb8:	mov	w19, #0xffffffff            	// #-1
  416cbc:	b	416e1c <error@@Base+0x2bbc>
  416cc0:	mov	x0, xzr
  416cc4:	b	416d7c <error@@Base+0x2b1c>
  416cc8:	tbnz	w20, #14, 416ce0 <error@@Base+0x2a80>
  416ccc:	tbnz	w20, #0, 416d20 <error@@Base+0x2ac0>
  416cd0:	adrp	x8, 437000 <PC+0x4800>
  416cd4:	ldr	w8, [x8, #328]
  416cd8:	sub	w21, w8, #0x1
  416cdc:	b	416d70 <error@@Base+0x2b10>
  416ce0:	adrp	x8, 437000 <PC+0x4800>
  416ce4:	ldr	w0, [x8, #508]
  416ce8:	bl	4153e0 <error@@Base+0x1180>
  416cec:	mov	w21, w0
  416cf0:	bl	414ffc <error@@Base+0xd9c>
  416cf4:	tbz	w20, #0, 416d60 <error@@Base+0x2b00>
  416cf8:	mov	x1, xzr
  416cfc:	mov	x2, xzr
  416d00:	bl	4100ac <clear@@Base+0xc64c>
  416d04:	cmn	x0, #0x1
  416d08:	b.ne	416d7c <error@@Base+0x2b1c>  // b.any
  416d0c:	b	416d34 <error@@Base+0x2ad4>
  416d10:	adrp	x8, 437000 <PC+0x4800>
  416d14:	ldr	w8, [x8, #328]
  416d18:	sub	w21, w8, #0x1
  416d1c:	b	416d24 <error@@Base+0x2ac4>
  416d20:	mov	w21, wzr
  416d24:	mov	w0, w21
  416d28:	bl	414ffc <error@@Base+0xd9c>
  416d2c:	cmn	x0, #0x1
  416d30:	b.ne	416d7c <error@@Base+0x2b1c>  // b.any
  416d34:	add	w21, w21, #0x1
  416d38:	adrp	x22, 437000 <PC+0x4800>
  416d3c:	ldr	w8, [x22, #328]
  416d40:	cmp	w21, w8
  416d44:	b.ge	416e38 <error@@Base+0x2bd8>  // b.tcont
  416d48:	mov	w0, w21
  416d4c:	bl	414ffc <error@@Base+0xd9c>
  416d50:	cmn	x0, #0x1
  416d54:	add	w21, w21, #0x1
  416d58:	b.eq	416d3c <error@@Base+0x2adc>  // b.none
  416d5c:	b	416d7c <error@@Base+0x2b1c>
  416d60:	cmn	x0, #0x1
  416d64:	b.ne	416d7c <error@@Base+0x2b1c>  // b.any
  416d68:	subs	w21, w21, #0x1
  416d6c:	b.lt	416e38 <error@@Base+0x2bd8>  // b.tstop
  416d70:	mov	w0, w21
  416d74:	bl	414ffc <error@@Base+0xd9c>
  416d78:	b	416d60 <error@@Base+0x2b00>
  416d7c:	mov	x5, sp
  416d80:	mov	x1, #0xffffffffffffffff    	// #-1
  416d84:	mov	w4, #0xffffffff            	// #-1
  416d88:	mov	w2, w20
  416d8c:	mov	w3, w19
  416d90:	mov	x6, xzr
  416d94:	str	x0, [sp]
  416d98:	bl	416f68 <error@@Base+0x2d08>
  416d9c:	cbz	w0, 416de0 <error@@Base+0x2b80>
  416da0:	adrp	x8, 437000 <PC+0x4800>
  416da4:	ldr	w8, [x8, #580]
  416da8:	adrp	x9, 437000 <PC+0x4800>
  416dac:	ldr	w9, [x9, #472]
  416db0:	mov	w19, w0
  416db4:	cmp	w8, #0x1
  416db8:	cset	w8, eq  // eq = none
  416dbc:	cmp	w9, #0x0
  416dc0:	cset	w9, ne  // ne = any
  416dc4:	cmp	w0, #0x1
  416dc8:	b.lt	416e1c <error@@Base+0x2bbc>  // b.tstop
  416dcc:	orr	w8, w8, w9
  416dd0:	cbz	w8, 416e1c <error@@Base+0x2bbc>
  416dd4:	mov	w0, #0x1                   	// #1
  416dd8:	bl	415ec0 <error@@Base+0x1c60>
  416ddc:	b	416e1c <error@@Base+0x2bbc>
  416de0:	tbnz	w20, #2, 416df4 <error@@Base+0x2b94>
  416de4:	adrp	x8, 437000 <PC+0x4800>
  416de8:	ldr	x0, [sp]
  416dec:	ldr	w1, [x8, #508]
  416df0:	bl	40dfb8 <clear@@Base+0xa558>
  416df4:	adrp	x8, 437000 <PC+0x4800>
  416df8:	ldr	w8, [x8, #580]
  416dfc:	cmp	w8, #0x1
  416e00:	b.eq	416e10 <error@@Base+0x2bb0>  // b.none
  416e04:	adrp	x8, 437000 <PC+0x4800>
  416e08:	ldr	w8, [x8, #472]
  416e0c:	cbz	w8, 416e18 <error@@Base+0x2bb8>
  416e10:	mov	w0, #0x1                   	// #1
  416e14:	bl	415ec0 <error@@Base+0x1c60>
  416e18:	mov	w19, wzr
  416e1c:	mov	w0, w19
  416e20:	ldp	x20, x19, [sp, #64]
  416e24:	ldp	x22, x21, [sp, #48]
  416e28:	ldp	x24, x23, [sp, #32]
  416e2c:	ldp	x29, x30, [sp, #16]
  416e30:	add	sp, sp, #0x50
  416e34:	ret
  416e38:	mov	x8, #0xffffffffffffffff    	// #-1
  416e3c:	str	x8, [sp]
  416e40:	tbnz	w20, #9, 416e1c <error@@Base+0x2bbc>
  416e44:	adrp	x8, 437000 <PC+0x4800>
  416e48:	ldr	w8, [x8, #580]
  416e4c:	cmp	w8, #0x1
  416e50:	b.eq	416e60 <error@@Base+0x2c00>  // b.none
  416e54:	adrp	x8, 437000 <PC+0x4800>
  416e58:	ldr	w8, [x8, #472]
  416e5c:	cbz	w8, 416e68 <error@@Base+0x2c08>
  416e60:	mov	w0, #0x1                   	// #1
  416e64:	bl	415ec0 <error@@Base+0x1c60>
  416e68:	adrp	x0, 41e000 <winch@@Base+0x62ac>
  416e6c:	add	x0, x0, #0x53b
  416e70:	b	416cb0 <error@@Base+0x2a50>
  416e74:	stp	x29, x30, [sp, #-48]!
  416e78:	str	x21, [sp, #16]
  416e7c:	stp	x20, x19, [sp, #32]
  416e80:	mov	w20, w2
  416e84:	mov	x19, x1
  416e88:	mov	x21, x0
  416e8c:	mov	x29, sp
  416e90:	cbz	x1, 416eb0 <error@@Base+0x2c50>
  416e94:	mov	x0, x19
  416e98:	mov	w1, w20
  416e9c:	mov	x2, x21
  416ea0:	bl	414c84 <error@@Base+0xa24>
  416ea4:	tbz	w0, #31, 416eb4 <error@@Base+0x2c54>
  416ea8:	mov	w0, #0xffffffff            	// #-1
  416eac:	b	416f58 <error@@Base+0x2cf8>
  416eb0:	str	xzr, [x21]
  416eb4:	ldr	x0, [x21, #8]
  416eb8:	cbz	x0, 416ec0 <error@@Base+0x2c60>
  416ebc:	bl	401b20 <free@plt>
  416ec0:	str	xzr, [x21, #8]
  416ec4:	cbz	x19, 416ee8 <error@@Base+0x2c88>
  416ec8:	mov	x0, x19
  416ecc:	bl	401830 <strlen@plt>
  416ed0:	add	w1, w0, #0x1
  416ed4:	mov	w0, #0x1                   	// #1
  416ed8:	bl	402238 <setlocale@plt+0x578>
  416edc:	mov	x1, x19
  416ee0:	str	x0, [x21, #8]
  416ee4:	bl	401b50 <strcpy@plt>
  416ee8:	mov	x0, x19
  416eec:	str	w20, [x21, #16]
  416ef0:	str	x19, [x29, #24]
  416ef4:	bl	401830 <strlen@plt>
  416ef8:	cmp	x0, #0x1
  416efc:	b.lt	416f2c <error@@Base+0x2ccc>  // b.tstop
  416f00:	add	x19, x19, x0
  416f04:	mov	w20, #0x1                   	// #1
  416f08:	add	x0, x29, #0x18
  416f0c:	mov	w1, #0x1                   	// #1
  416f10:	mov	x2, x19
  416f14:	bl	405c4c <clear@@Base+0x21ec>
  416f18:	bl	401b90 <iswupper@plt>
  416f1c:	cbnz	w0, 416f30 <error@@Base+0x2cd0>
  416f20:	ldr	x8, [x29, #24]
  416f24:	cmp	x8, x19
  416f28:	b.cc	416f08 <error@@Base+0x2ca8>  // b.lo, b.ul, b.last
  416f2c:	mov	w20, wzr
  416f30:	adrp	x8, 437000 <PC+0x4800>
  416f34:	ldr	w8, [x8, #448]
  416f38:	adrp	x9, 437000 <PC+0x4800>
  416f3c:	str	w20, [x9, #216]
  416f40:	adrp	x9, 437000 <PC+0x4800>
  416f44:	cmp	w8, #0x2
  416f48:	ccmp	w20, #0x0, #0x4, ne  // ne = any
  416f4c:	csel	w8, wzr, w8, ne  // ne = any
  416f50:	mov	w0, wzr
  416f54:	str	w8, [x9, #220]
  416f58:	ldp	x20, x19, [sp, #32]
  416f5c:	ldr	x21, [sp, #16]
  416f60:	ldp	x29, x30, [sp], #48
  416f64:	ret
  416f68:	sub	sp, sp, #0xb0
  416f6c:	stp	x29, x30, [sp, #80]
  416f70:	stp	x28, x27, [sp, #96]
  416f74:	stp	x26, x25, [sp, #112]
  416f78:	stp	x24, x23, [sp, #128]
  416f7c:	stp	x22, x21, [sp, #144]
  416f80:	stp	x20, x19, [sp, #160]
  416f84:	add	x29, sp, #0x50
  416f88:	mov	x26, x6
  416f8c:	mov	x19, x5
  416f90:	mov	w22, w4
  416f94:	mov	w20, w3
  416f98:	mov	w23, w2
  416f9c:	mov	x24, x1
  416fa0:	mov	x27, x0
  416fa4:	bl	410ca0 <clear@@Base+0xd240>
  416fa8:	adrp	x21, 437000 <PC+0x4800>
  416fac:	ldrb	w8, [x21, #640]
  416fb0:	tst	w8, #0x3
  416fb4:	b.eq	416fdc <error@@Base+0x2d7c>  // b.none
  416fb8:	mov	w0, #0xffffffff            	// #-1
  416fbc:	ldp	x20, x19, [sp, #160]
  416fc0:	ldp	x22, x21, [sp, #144]
  416fc4:	ldp	x24, x23, [sp, #128]
  416fc8:	ldp	x26, x25, [sp, #112]
  416fcc:	ldp	x28, x27, [sp, #96]
  416fd0:	ldp	x29, x30, [sp, #80]
  416fd4:	add	sp, sp, #0xb0
  416fd8:	ret
  416fdc:	mov	x25, x0
  416fe0:	stp	x19, x26, [sp, #8]
  416fe4:	adrp	x26, 437000 <PC+0x4800>
  416fe8:	str	w20, [sp, #28]
  416fec:	mov	x19, x27
  416ff0:	b	417010 <error@@Base+0x2db0>
  416ff4:	mov	x0, x28
  416ff8:	bl	4163b0 <error@@Base+0x2150>
  416ffc:	cbz	w0, 4170a8 <error@@Base+0x2e48>
  417000:	ldrb	w8, [x21, #640]
  417004:	mov	x19, x27
  417008:	tst	w8, #0x3
  41700c:	b.ne	416fb8 <error@@Base+0x2d58>  // b.any
  417010:	cmn	x24, #0x1
  417014:	cset	w8, ne  // ne = any
  417018:	cmp	x19, x24
  41701c:	cset	w9, ge  // ge = tcont
  417020:	cbz	w22, 4172a8 <error@@Base+0x3048>
  417024:	and	w8, w8, w9
  417028:	cbnz	w8, 4172a8 <error@@Base+0x3048>
  41702c:	cmp	w22, #0x0
  417030:	cset	w20, gt
  417034:	sub	x1, x29, #0x8
  417038:	sub	x2, x29, #0xc
  41703c:	mov	x0, x19
  417040:	tbnz	w23, #0, 417058 <error@@Base+0x2df8>
  417044:	bl	410264 <clear@@Base+0xc804>
  417048:	mov	x27, x0
  41704c:	mov	x8, #0xffffffffffffffff    	// #-1
  417050:	mov	x28, x0
  417054:	b	417068 <error@@Base+0x2e08>
  417058:	bl	4100ac <clear@@Base+0xc64c>
  41705c:	mov	x27, x0
  417060:	mov	w8, #0x1                   	// #1
  417064:	mov	x28, x19
  417068:	add	x8, x25, x8
  41706c:	cmp	x25, #0x0
  417070:	csel	x25, xzr, x8, eq  // eq = none
  417074:	cmn	x27, #0x1
  417078:	b.eq	4172a8 <error@@Base+0x3048>  // b.none
  41707c:	ldr	w8, [x26, #452]
  417080:	sub	w22, w22, w20
  417084:	cbz	w8, 416ff4 <error@@Base+0x2d94>
  417088:	subs	w8, w27, w19
  41708c:	cneg	w8, w8, mi  // mi = first
  417090:	cmp	w8, #0x801
  417094:	b.lt	416ff4 <error@@Base+0x2d94>  // b.tstop
  417098:	mov	x0, x25
  41709c:	mov	x1, x27
  4170a0:	bl	410b44 <clear@@Base+0xd0e4>
  4170a4:	b	416ff4 <error@@Base+0x2d94>
  4170a8:	adrp	x8, 437000 <PC+0x4800>
  4170ac:	ldr	w9, [x8, #220]
  4170b0:	adrp	x8, 437000 <PC+0x4800>
  4170b4:	ldr	w8, [x8, #540]
  4170b8:	cbnz	w9, 4170d0 <error@@Base+0x2e70>
  4170bc:	cbz	w8, 4170d0 <error@@Base+0x2e70>
  4170c0:	cmp	w8, #0x2
  4170c4:	cset	w8, ne  // ne = any
  4170c8:	lsl	w8, w8, #2
  4170cc:	b	4170f0 <error@@Base+0x2e90>
  4170d0:	cmp	w9, #0x0
  4170d4:	cset	w9, ne  // ne = any
  4170d8:	cmp	w8, #0x0
  4170dc:	orr	w10, w9, #0x2
  4170e0:	csel	w9, w10, w9, eq  // eq = none
  4170e4:	orr	w10, w9, #0x4
  4170e8:	cmp	w8, #0x2
  4170ec:	csel	w8, w9, w10, eq  // eq = none
  4170f0:	adrp	x9, 437000 <PC+0x4800>
  4170f4:	ldr	w9, [x9, #544]
  4170f8:	ldur	w0, [x29, #-12]
  4170fc:	orr	w10, w8, #0x8
  417100:	cmp	w9, #0x2
  417104:	csel	w20, w10, w8, eq  // eq = none
  417108:	mov	w1, w20
  41710c:	bl	409ff0 <clear@@Base+0x6590>
  417110:	mov	w19, w0
  417114:	mov	w0, #0x1                   	// #1
  417118:	mov	w1, w19
  41711c:	bl	402238 <setlocale@plt+0x578>
  417120:	mov	x26, x0
  417124:	mov	w0, w19
  417128:	bl	40a00c <clear@@Base+0x65ac>
  41712c:	ldur	x1, [x29, #-8]
  417130:	mov	x19, x0
  417134:	sub	x3, x29, #0xc
  417138:	mov	x0, x26
  41713c:	mov	x2, x19
  417140:	mov	w4, w20
  417144:	bl	40a058 <clear@@Base+0x65f8>
  417148:	adrp	x8, 437000 <PC+0x4800>
  41714c:	ldr	x8, [x8, #168]
  417150:	cmp	x28, x8
  417154:	b.ge	417174 <error@@Base+0x2f14>  // b.tcont
  417158:	adrp	x8, 437000 <PC+0x4800>
  41715c:	ldr	x8, [x8, #176]
  417160:	cmp	x28, x8
  417164:	b.lt	417174 <error@@Base+0x2f14>  // b.tstop
  417168:	tbnz	w23, #4, 417174 <error@@Base+0x2f14>
  41716c:	cmn	x8, #0x1
  417170:	b.ne	4171f8 <error@@Base+0x2f98>  // b.any
  417174:	adrp	x8, 437000 <PC+0x4800>
  417178:	ldrb	w8, [x8, #121]
  41717c:	tbnz	w8, #4, 417194 <error@@Base+0x2f34>
  417180:	adrp	x8, 437000 <PC+0x4800>
  417184:	ldr	x0, [x8, #104]
  417188:	bl	414e70 <error@@Base+0xc10>
  41718c:	cbz	w0, 4171a0 <error@@Base+0x2f40>
  417190:	b	4171f8 <error@@Base+0x2f98>
  417194:	adrp	x8, 437000 <PC+0x4800>
  417198:	ldr	x8, [x8, #112]
  41719c:	cbz	x8, 4171f8 <error@@Base+0x2f98>
  4171a0:	adrp	x8, 437000 <PC+0x4800>
  4171a4:	add	x8, x8, #0x68
  4171a8:	ldp	x0, x1, [x8]
  4171ac:	ldur	w3, [x29, #-12]
  4171b0:	ldr	w7, [x8, #16]
  4171b4:	sub	x4, x29, #0x18
  4171b8:	sub	x5, x29, #0x20
  4171bc:	mov	x2, x26
  4171c0:	mov	w6, wzr
  4171c4:	bl	414e7c <error@@Base+0xc1c>
  4171c8:	cbz	w0, 4171f8 <error@@Base+0x2f98>
  4171cc:	adrp	x0, 437000 <PC+0x4800>
  4171d0:	add	x1, sp, #0x20
  4171d4:	add	x0, x0, #0xb8
  4171d8:	stp	x28, x27, [sp, #32]
  4171dc:	bl	4177cc <error@@Base+0x356c>
  4171e0:	mov	x0, x26
  4171e4:	bl	401b20 <free@plt>
  4171e8:	mov	x0, x19
  4171ec:	bl	401b20 <free@plt>
  4171f0:	adrp	x26, 437000 <PC+0x4800>
  4171f4:	b	417000 <error@@Base+0x2da0>
  4171f8:	adrp	x8, 437000 <PC+0x4800>
  4171fc:	ldrb	w8, [x8, #97]
  417200:	tbnz	w8, #4, 417218 <error@@Base+0x2fb8>
  417204:	adrp	x8, 437000 <PC+0x4800>
  417208:	ldr	x0, [x8, #80]
  41720c:	bl	414e70 <error@@Base+0xc10>
  417210:	cbnz	w0, 417280 <error@@Base+0x3020>
  417214:	b	417224 <error@@Base+0x2fc4>
  417218:	adrp	x8, 437000 <PC+0x4800>
  41721c:	ldr	x8, [x8, #88]
  417220:	cbz	x8, 417280 <error@@Base+0x3020>
  417224:	adrp	x8, 437000 <PC+0x4800>
  417228:	add	x8, x8, #0x50
  41722c:	ldp	x0, x1, [x8]
  417230:	ldur	w3, [x29, #-12]
  417234:	sub	x4, x29, #0x18
  417238:	sub	x5, x29, #0x20
  41723c:	mov	x2, x26
  417240:	mov	w6, wzr
  417244:	mov	w7, w23
  417248:	bl	414e7c <error@@Base+0xc1c>
  41724c:	cbz	w0, 417280 <error@@Base+0x3020>
  417250:	tbz	w23, #4, 417270 <error@@Base+0x3010>
  417254:	ldur	w2, [x29, #-12]
  417258:	ldp	x5, x4, [x29, #-32]
  41725c:	mov	x0, x28
  417260:	mov	x1, x26
  417264:	mov	x3, x19
  417268:	bl	417bec <error@@Base+0x398c>
  41726c:	b	417280 <error@@Base+0x3020>
  417270:	ldr	w8, [sp, #28]
  417274:	subs	w8, w8, #0x1
  417278:	b.le	4172c4 <error@@Base+0x3064>
  41727c:	str	w8, [sp, #28]
  417280:	mov	x0, x26
  417284:	bl	401b20 <free@plt>
  417288:	mov	x0, x19
  41728c:	bl	401b20 <free@plt>
  417290:	ldrb	w8, [x21, #640]
  417294:	mov	w0, #0xffffffff            	// #-1
  417298:	adrp	x26, 437000 <PC+0x4800>
  41729c:	tst	w8, #0x3
  4172a0:	b.eq	416fec <error@@Base+0x2d8c>  // b.none
  4172a4:	b	416fbc <error@@Base+0x2d5c>
  4172a8:	ldr	x8, [sp, #16]
  4172ac:	cbz	x8, 4172bc <error@@Base+0x305c>
  4172b0:	ldr	w0, [sp, #28]
  4172b4:	str	x19, [x8]
  4172b8:	b	416fbc <error@@Base+0x2d5c>
  4172bc:	ldr	w0, [sp, #28]
  4172c0:	b	416fbc <error@@Base+0x2d5c>
  4172c4:	adrp	x8, 437000 <PC+0x4800>
  4172c8:	ldr	w8, [x8, #580]
  4172cc:	cmp	w8, #0x1
  4172d0:	b.ne	417334 <error@@Base+0x30d4>  // b.any
  4172d4:	adrp	x8, 437000 <PC+0x4800>
  4172d8:	ldr	x20, [x8, #136]
  4172dc:	cbz	x20, 4172f8 <error@@Base+0x3098>
  4172e0:	ldp	x21, x0, [x20, #8]
  4172e4:	bl	401b20 <free@plt>
  4172e8:	mov	x0, x20
  4172ec:	bl	401b20 <free@plt>
  4172f0:	mov	x20, x21
  4172f4:	cbnz	x21, 4172e0 <error@@Base+0x3080>
  4172f8:	adrp	x8, 437000 <PC+0x4800>
  4172fc:	ldur	w2, [x29, #-12]
  417300:	ldp	x5, x4, [x29, #-32]
  417304:	add	x8, x8, #0x88
  417308:	movi	v0.2d, #0x0
  41730c:	stp	q0, q0, [x8]
  417310:	mov	x8, #0xffffffffffffffff    	// #-1
  417314:	adrp	x9, 437000 <PC+0x4800>
  417318:	str	x8, [x9, #168]
  41731c:	adrp	x9, 437000 <PC+0x4800>
  417320:	mov	x0, x28
  417324:	mov	x1, x26
  417328:	mov	x3, x19
  41732c:	str	x8, [x9, #176]
  417330:	bl	417bec <error@@Base+0x398c>
  417334:	mov	x0, x26
  417338:	bl	401b20 <free@plt>
  41733c:	mov	x0, x19
  417340:	bl	401b20 <free@plt>
  417344:	ldr	x8, [sp, #8]
  417348:	cbz	x8, 417358 <error@@Base+0x30f8>
  41734c:	mov	w0, wzr
  417350:	str	x28, [x8]
  417354:	b	416fbc <error@@Base+0x2d5c>
  417358:	mov	w0, wzr
  41735c:	b	416fbc <error@@Base+0x2d5c>
  417360:	sub	sp, sp, #0x70
  417364:	stp	x26, x25, [sp, #48]
  417368:	adrp	x25, 437000 <PC+0x4800>
  41736c:	adrp	x26, 437000 <PC+0x4800>
  417370:	adrp	x8, 437000 <PC+0x4800>
  417374:	stp	x24, x23, [sp, #64]
  417378:	stp	x20, x19, [sp, #96]
  41737c:	ldr	x24, [x25, #176]
  417380:	ldrb	w8, [x8, #97]
  417384:	ldr	x19, [x26, #168]
  417388:	stp	x22, x21, [sp, #80]
  41738c:	mov	w20, w2
  417390:	mov	x22, x1
  417394:	mov	x21, x0
  417398:	stp	x29, x30, [sp, #16]
  41739c:	stp	x28, x27, [sp, #32]
  4173a0:	add	x29, sp, #0x10
  4173a4:	tbnz	w8, #4, 4173bc <error@@Base+0x315c>
  4173a8:	adrp	x8, 437000 <PC+0x4800>
  4173ac:	ldr	x0, [x8, #80]
  4173b0:	bl	414e70 <error@@Base+0xc10>
  4173b4:	cbnz	w0, 417410 <error@@Base+0x31b0>
  4173b8:	b	4173c8 <error@@Base+0x3168>
  4173bc:	adrp	x8, 437000 <PC+0x4800>
  4173c0:	ldr	x8, [x8, #88]
  4173c4:	cbz	x8, 417410 <error@@Base+0x31b0>
  4173c8:	add	x0, x21, #0x1
  4173cc:	mov	x1, xzr
  4173d0:	mov	x2, xzr
  4173d4:	bl	410264 <clear@@Base+0xc804>
  4173d8:	mov	x21, x0
  4173dc:	tbnz	w20, #31, 417438 <error@@Base+0x31d8>
  4173e0:	mov	x23, x21
  4173e4:	cbz	w20, 41743c <error@@Base+0x31dc>
  4173e8:	mov	w27, w20
  4173ec:	mov	x23, x21
  4173f0:	mov	x0, x23
  4173f4:	mov	x1, xzr
  4173f8:	mov	x2, xzr
  4173fc:	bl	4100ac <clear@@Base+0xc64c>
  417400:	subs	w27, w27, #0x1
  417404:	mov	x23, x0
  417408:	b.ne	4173f0 <error@@Base+0x3190>  // b.any
  41740c:	b	41743c <error@@Base+0x31dc>
  417410:	bl	404f48 <clear@@Base+0x14e8>
  417414:	tbnz	w0, #3, 41752c <error@@Base+0x32cc>
  417418:	adrp	x8, 437000 <PC+0x4800>
  41741c:	ldrb	w8, [x8, #121]
  417420:	tbnz	w8, #4, 417648 <error@@Base+0x33e8>
  417424:	adrp	x8, 437000 <PC+0x4800>
  417428:	ldr	x0, [x8, #104]
  41742c:	bl	414e70 <error@@Base+0xc10>
  417430:	cbnz	w0, 41752c <error@@Base+0x32cc>
  417434:	b	4173c8 <error@@Base+0x3168>
  417438:	mov	x23, #0xffffffffffffffff    	// #-1
  41743c:	ldr	x9, [x25, #176]
  417440:	cmn	x9, #0x1
  417444:	b.eq	417464 <error@@Base+0x3204>  // b.none
  417448:	cmn	x22, #0x1
  41744c:	b.eq	417458 <error@@Base+0x31f8>  // b.none
  417450:	cmp	x9, x22
  417454:	b.gt	417464 <error@@Base+0x3204>
  417458:	ldr	x0, [x26, #168]
  41745c:	cmp	x21, x0
  417460:	b.le	417658 <error@@Base+0x33f8>
  417464:	adrp	x8, 437000 <PC+0x4800>
  417468:	ldr	x24, [x8, #136]
  41746c:	cbz	x24, 417488 <error@@Base+0x3228>
  417470:	ldp	x27, x0, [x24, #8]
  417474:	bl	401b20 <free@plt>
  417478:	mov	x0, x24
  41747c:	bl	401b20 <free@plt>
  417480:	mov	x24, x27
  417484:	cbnz	x27, 417470 <error@@Base+0x3210>
  417488:	adrp	x9, 437000 <PC+0x4800>
  41748c:	ldr	x24, [x9, #184]
  417490:	adrp	x8, 437000 <PC+0x4800>
  417494:	add	x8, x8, #0x88
  417498:	movi	v0.2d, #0x0
  41749c:	mov	x27, #0xffffffffffffffff    	// #-1
  4174a0:	stp	q0, q0, [x8]
  4174a4:	str	x27, [x26, #168]
  4174a8:	str	x27, [x25, #176]
  4174ac:	cbz	x24, 4174c8 <error@@Base+0x3268>
  4174b0:	ldp	x28, x0, [x24, #8]
  4174b4:	bl	401b20 <free@plt>
  4174b8:	mov	x0, x24
  4174bc:	bl	401b20 <free@plt>
  4174c0:	mov	x24, x28
  4174c4:	cbnz	x28, 4174b0 <error@@Base+0x3250>
  4174c8:	adrp	x9, 433000 <PC+0x800>
  4174cc:	ldrsw	x9, [x9, #2056]
  4174d0:	adrp	x8, 437000 <PC+0x4800>
  4174d4:	add	x8, x8, #0xb8
  4174d8:	movi	v0.2d, #0x0
  4174dc:	stp	q0, q0, [x8]
  4174e0:	add	x8, x9, x9, lsl #1
  4174e4:	add	x8, x8, x22
  4174e8:	cmn	x22, #0x1
  4174ec:	str	x27, [x26, #168]
  4174f0:	str	x27, [x25, #176]
  4174f4:	csinv	x8, x8, xzr, ne  // ne = any
  4174f8:	mov	x0, x21
  4174fc:	cmn	x8, #0x1
  417500:	mov	x9, #0xffffffffffffffff    	// #-1
  417504:	ccmp	x23, x9, #0x4, ne  // ne = any
  417508:	ccmp	x8, x23, #0x4, ne  // ne = any
  41750c:	csel	x1, x23, x8, gt
  417510:	cmn	x1, #0x1
  417514:	b.eq	41754c <error@@Base+0x32ec>  // b.none
  417518:	cmp	x1, x0
  41751c:	b.gt	41754c <error@@Base+0x32ec>
  417520:	mov	x22, x21
  417524:	str	x22, [x25, #176]
  417528:	str	x19, [x26, #168]
  41752c:	ldp	x20, x19, [sp, #96]
  417530:	ldp	x22, x21, [sp, #80]
  417534:	ldp	x24, x23, [sp, #64]
  417538:	ldp	x26, x25, [sp, #48]
  41753c:	ldp	x28, x27, [sp, #32]
  417540:	ldp	x29, x30, [sp, #16]
  417544:	add	sp, sp, #0x70
  417548:	ret
  41754c:	adrp	x8, 437000 <PC+0x4800>
  417550:	ldr	w8, [x8, #96]
  417554:	mov	w9, #0x11                  	// #17
  417558:	and	w8, w8, #0x1000
  41755c:	orr	w23, w8, w9
  417560:	mov	x22, x21
  417564:	add	x6, sp, #0x8
  417568:	mov	w2, w23
  41756c:	mov	w3, wzr
  417570:	mov	w4, w20
  417574:	mov	x5, xzr
  417578:	bl	416f68 <error@@Base+0x2d08>
  41757c:	tbnz	w0, #31, 41752c <error@@Base+0x32cc>
  417580:	ldr	x10, [x26, #168]
  417584:	ldr	x8, [sp, #8]
  417588:	cmn	x10, #0x1
  41758c:	cset	w9, eq  // eq = none
  417590:	cmp	x8, x10
  417594:	cset	w11, gt
  417598:	orr	w11, w9, w11
  41759c:	cmp	w11, #0x0
  4175a0:	csel	x19, x8, x19, ne  // ne = any
  4175a4:	cmp	x19, x10
  4175a8:	cset	w10, gt
  4175ac:	cmp	x8, x19
  4175b0:	b.lt	4175f0 <error@@Base+0x3390>  // b.tstop
  4175b4:	orr	w9, w9, w10
  4175b8:	cbz	w9, 4175f0 <error@@Base+0x3390>
  4175bc:	sub	x0, x8, #0x1
  4175c0:	bl	4163b0 <error@@Base+0x2150>
  4175c4:	cbz	w0, 4175f0 <error@@Base+0x3390>
  4175c8:	mov	x0, x19
  4175cc:	mov	x1, xzr
  4175d0:	mov	x2, xzr
  4175d4:	bl	4100ac <clear@@Base+0xc64c>
  4175d8:	mov	x1, x0
  4175dc:	cmn	x0, #0x1
  4175e0:	mov	w20, #0x1                   	// #1
  4175e4:	mov	x0, x19
  4175e8:	b.ne	417564 <error@@Base+0x3304>  // b.any
  4175ec:	b	417524 <error@@Base+0x32c4>
  4175f0:	ldr	x9, [x25, #176]
  4175f4:	cmn	x9, #0x1
  4175f8:	cset	w8, eq  // eq = none
  4175fc:	cmp	x22, x9
  417600:	cset	w9, lt  // lt = tstop
  417604:	cmp	x22, #0x1
  417608:	b.lt	417524 <error@@Base+0x32c4>  // b.tstop
  41760c:	orr	w8, w8, w9
  417610:	cbz	w8, 417524 <error@@Base+0x32c4>
  417614:	mov	x0, x22
  417618:	bl	4163b0 <error@@Base+0x2150>
  41761c:	cbz	w0, 417524 <error@@Base+0x32c4>
  417620:	mov	x0, x22
  417624:	mov	x1, xzr
  417628:	mov	x2, xzr
  41762c:	bl	410264 <clear@@Base+0xc804>
  417630:	mov	x21, x0
  417634:	cmn	x0, #0x1
  417638:	mov	w20, #0x1                   	// #1
  41763c:	mov	x1, x22
  417640:	b.ne	417560 <error@@Base+0x3300>  // b.any
  417644:	b	417524 <error@@Base+0x32c4>
  417648:	adrp	x8, 437000 <PC+0x4800>
  41764c:	ldr	x8, [x8, #112]
  417650:	cbnz	x8, 4173c8 <error@@Base+0x3168>
  417654:	b	41752c <error@@Base+0x32cc>
  417658:	cmn	x22, #0x1
  41765c:	b.eq	41769c <error@@Base+0x343c>  // b.none
  417660:	cmp	x0, x22
  417664:	mov	x8, x9
  417668:	b.ge	41767c <error@@Base+0x341c>  // b.tcont
  41766c:	adrp	x8, 433000 <PC+0x800>
  417670:	ldrsw	x8, [x8, #2056]
  417674:	add	x8, x8, x8, lsl #1
  417678:	add	x8, x8, x22
  41767c:	cmp	x21, x9
  417680:	b.ge	4176a8 <error@@Base+0x3448>  // b.tcont
  417684:	adrp	x9, 433000 <PC+0x800>
  417688:	ldrsw	x9, [x9, #2056]
  41768c:	add	x9, x9, x9, lsl #1
  417690:	subs	x9, x21, x9
  417694:	csel	x21, xzr, x9, lt  // lt = tstop
  417698:	b	4174f8 <error@@Base+0x3298>
  41769c:	mov	x8, #0xffffffffffffffff    	// #-1
  4176a0:	cmp	x21, x9
  4176a4:	b.lt	417684 <error@@Base+0x3424>  // b.tstop
  4176a8:	mov	x21, x24
  4176ac:	b	4174fc <error@@Base+0x329c>
  4176b0:	stp	x29, x30, [sp, #-16]!
  4176b4:	mov	x29, sp
  4176b8:	bl	404f48 <clear@@Base+0x14e8>
  4176bc:	tbnz	w0, #3, 4176e8 <error@@Base+0x3488>
  4176c0:	adrp	x8, 437000 <PC+0x4800>
  4176c4:	ldrb	w8, [x8, #121]
  4176c8:	tbnz	w8, #4, 4176f4 <error@@Base+0x3494>
  4176cc:	adrp	x8, 437000 <PC+0x4800>
  4176d0:	ldr	x0, [x8, #104]
  4176d4:	bl	414e70 <error@@Base+0xc10>
  4176d8:	cmp	w0, #0x0
  4176dc:	cset	w0, eq  // eq = none
  4176e0:	ldp	x29, x30, [sp], #16
  4176e4:	ret
  4176e8:	mov	w0, wzr
  4176ec:	ldp	x29, x30, [sp], #16
  4176f0:	ret
  4176f4:	adrp	x8, 437000 <PC+0x4800>
  4176f8:	ldr	x8, [x8, #112]
  4176fc:	cmp	x8, #0x0
  417700:	cset	w0, ne  // ne = any
  417704:	ldp	x29, x30, [sp], #16
  417708:	ret
  41770c:	stp	x29, x30, [sp, #-48]!
  417710:	adrp	x8, 437000 <PC+0x4800>
  417714:	stp	x22, x21, [sp, #16]
  417718:	ldr	x21, [x8, #184]
  41771c:	stp	x20, x19, [sp, #32]
  417720:	mov	w19, w1
  417724:	mov	x20, x0
  417728:	mov	x29, sp
  41772c:	cbz	x21, 417748 <error@@Base+0x34e8>
  417730:	ldp	x22, x0, [x21, #8]
  417734:	bl	401b20 <free@plt>
  417738:	mov	x0, x21
  41773c:	bl	401b20 <free@plt>
  417740:	mov	x21, x22
  417744:	cbnz	x22, 417730 <error@@Base+0x34d0>
  417748:	adrp	x8, 437000 <PC+0x4800>
  41774c:	add	x8, x8, #0xb8
  417750:	movi	v0.2d, #0x0
  417754:	adrp	x9, 437000 <PC+0x4800>
  417758:	mov	x10, #0xffffffffffffffff    	// #-1
  41775c:	adrp	x11, 437000 <PC+0x4800>
  417760:	stp	q0, q0, [x8]
  417764:	str	x10, [x9, #168]
  417768:	str	x10, [x11, #176]
  41776c:	cbz	x20, 417790 <error@@Base+0x3530>
  417770:	ldrb	w8, [x20]
  417774:	cbz	w8, 417790 <error@@Base+0x3530>
  417778:	adrp	x0, 437000 <PC+0x4800>
  41777c:	add	x0, x0, #0x68
  417780:	mov	x1, x20
  417784:	mov	w2, w19
  417788:	bl	416e74 <error@@Base+0x2c14>
  41778c:	b	4177b0 <error@@Base+0x3550>
  417790:	adrp	x8, 437000 <PC+0x4800>
  417794:	ldr	x0, [x8, #112]
  417798:	cbz	x0, 4177a0 <error@@Base+0x3540>
  41779c:	bl	401b20 <free@plt>
  4177a0:	adrp	x0, 437000 <PC+0x4800>
  4177a4:	add	x0, x0, #0x68
  4177a8:	str	xzr, [x0, #8]
  4177ac:	bl	414dd8 <error@@Base+0xb78>
  4177b0:	ldp	x20, x19, [sp, #32]
  4177b4:	ldp	x22, x21, [sp, #16]
  4177b8:	adrp	x8, 437000 <PC+0x4800>
  4177bc:	mov	w9, #0x1                   	// #1
  4177c0:	str	w9, [x8, #412]
  4177c4:	ldp	x29, x30, [sp], #48
  4177c8:	ret
  4177cc:	stp	x29, x30, [sp, #-64]!
  4177d0:	stp	x24, x23, [sp, #16]
  4177d4:	stp	x22, x21, [sp, #32]
  4177d8:	stp	x20, x19, [sp, #48]
  4177dc:	ldp	x9, x8, [x1]
  4177e0:	mov	x29, sp
  4177e4:	cmp	x9, x8
  4177e8:	b.ge	41790c <error@@Base+0x36ac>  // b.tcont
  4177ec:	mov	x23, x0
  4177f0:	ldr	x11, [x23, #16]!
  4177f4:	mov	x19, x1
  4177f8:	mov	x20, x0
  4177fc:	cbnz	x11, 417824 <error@@Base+0x35c4>
  417800:	ldr	x21, [x20, #8]
  417804:	cbz	x21, 4178a8 <error@@Base+0x3648>
  417808:	ldp	w9, w8, [x21]
  41780c:	cmp	w8, w9
  417810:	b.lt	4178ec <error@@Base+0x368c>  // b.tstop
  417814:	lsl	w22, w9, #1
  417818:	b	4178ac <error@@Base+0x364c>
  41781c:	ldr	x11, [x24, #16]
  417820:	cbz	x11, 417874 <error@@Base+0x3614>
  417824:	ldr	x10, [x11, #48]
  417828:	mov	x24, x11
  41782c:	cmp	x9, x10
  417830:	b.lt	417854 <error@@Base+0x35f4>  // b.tstop
  417834:	ldr	x10, [x24, #56]
  417838:	cmp	x9, x10
  41783c:	b.ge	41781c <error@@Base+0x35bc>  // b.tcont
  417840:	cmp	x10, x8
  417844:	mov	x9, x10
  417848:	str	x10, [x19]
  41784c:	b.lt	41781c <error@@Base+0x35bc>  // b.tstop
  417850:	b	41790c <error@@Base+0x36ac>
  417854:	cmp	x8, x10
  417858:	b.le	417864 <error@@Base+0x3604>
  41785c:	mov	x8, x10
  417860:	str	x10, [x19, #8]
  417864:	ldr	x11, [x24, #8]
  417868:	cbnz	x11, 417824 <error@@Base+0x35c4>
  41786c:	add	x11, x24, #0x30
  417870:	b	41787c <error@@Base+0x361c>
  417874:	mov	x11, x24
  417878:	ldr	x10, [x11, #48]!
  41787c:	cmp	x9, x10
  417880:	b.ge	417894 <error@@Base+0x3634>  // b.tcont
  417884:	cmp	x8, x10
  417888:	b.ne	417920 <error@@Base+0x36c0>  // b.any
  41788c:	str	x9, [x11]
  417890:	b	41790c <error@@Base+0x36ac>
  417894:	ldr	x10, [x24, #56]
  417898:	cmp	x10, x9
  41789c:	b.ne	41793c <error@@Base+0x36dc>  // b.any
  4178a0:	str	x8, [x24, #56]
  4178a4:	b	41790c <error@@Base+0x36ac>
  4178a8:	mov	w22, #0x1                   	// #1
  4178ac:	mov	w0, #0x1                   	// #1
  4178b0:	mov	w1, #0x18                  	// #24
  4178b4:	bl	402238 <setlocale@plt+0x578>
  4178b8:	mov	x21, x0
  4178bc:	mov	w1, #0x40                  	// #64
  4178c0:	mov	w0, w22
  4178c4:	bl	402238 <setlocale@plt+0x578>
  4178c8:	stp	w22, wzr, [x21]
  4178cc:	stp	xzr, x0, [x21, #8]
  4178d0:	ldr	x9, [x20, #8]
  4178d4:	mov	w8, wzr
  4178d8:	add	x10, x9, #0x8
  4178dc:	cmp	x9, #0x0
  4178e0:	csel	x9, x20, x10, eq  // eq = none
  4178e4:	str	x21, [x9]
  4178e8:	str	x21, [x20, #8]
  4178ec:	add	w10, w8, #0x1
  4178f0:	ldr	x9, [x21, #16]
  4178f4:	str	w10, [x21, #4]
  4178f8:	ldr	q0, [x19]
  4178fc:	sxtw	x8, w8
  417900:	add	x8, x9, x8, lsl #6
  417904:	str	q0, [x8, #48]
  417908:	stp	x8, x8, [x20, #16]
  41790c:	ldp	x20, x19, [sp, #48]
  417910:	ldp	x22, x21, [sp, #32]
  417914:	ldp	x24, x23, [sp, #16]
  417918:	ldp	x29, x30, [sp], #64
  41791c:	ret
  417920:	ldr	x10, [x24, #24]
  417924:	cbz	x10, 417958 <error@@Base+0x36f8>
  417928:	ldr	x11, [x10, #56]
  41792c:	cmp	x11, x9
  417930:	b.ne	417958 <error@@Base+0x36f8>  // b.any
  417934:	str	x8, [x10, #56]
  417938:	b	41790c <error@@Base+0x36ac>
  41793c:	ldr	x10, [x24, #32]
  417940:	cbz	x10, 417974 <error@@Base+0x3714>
  417944:	ldr	x11, [x10, #48]
  417948:	cmp	x8, x11
  41794c:	b.ne	417974 <error@@Base+0x3714>  // b.any
  417950:	str	x9, [x10, #48]
  417954:	b	41790c <error@@Base+0x36ac>
  417958:	ldr	x21, [x20, #8]
  41795c:	cbz	x21, 417990 <error@@Base+0x3730>
  417960:	ldp	w9, w8, [x21]
  417964:	cmp	w8, w9
  417968:	b.lt	4179d8 <error@@Base+0x3778>  // b.tstop
  41796c:	lsl	w22, w9, #1
  417970:	b	417994 <error@@Base+0x3734>
  417974:	ldr	x21, [x20, #8]
  417978:	cbz	x21, 417a0c <error@@Base+0x37ac>
  41797c:	ldp	w9, w8, [x21]
  417980:	cmp	w8, w9
  417984:	b.lt	417a54 <error@@Base+0x37f4>  // b.tstop
  417988:	lsl	w22, w9, #1
  41798c:	b	417a10 <error@@Base+0x37b0>
  417990:	mov	w22, #0x1                   	// #1
  417994:	mov	w0, #0x1                   	// #1
  417998:	mov	w1, #0x18                  	// #24
  41799c:	bl	402238 <setlocale@plt+0x578>
  4179a0:	mov	x21, x0
  4179a4:	mov	w1, #0x40                  	// #64
  4179a8:	mov	w0, w22
  4179ac:	bl	402238 <setlocale@plt+0x578>
  4179b0:	stp	w22, wzr, [x21]
  4179b4:	stp	xzr, x0, [x21, #8]
  4179b8:	ldr	x8, [x20, #8]
  4179bc:	add	x9, x8, #0x8
  4179c0:	cmp	x8, #0x0
  4179c4:	csel	x8, x20, x9, eq  // eq = none
  4179c8:	str	x21, [x8]
  4179cc:	str	x21, [x20, #8]
  4179d0:	ldr	x10, [x24, #24]
  4179d4:	mov	w8, wzr
  4179d8:	ldr	x9, [x21, #16]
  4179dc:	add	w11, w8, #0x1
  4179e0:	sxtw	x8, w8
  4179e4:	str	w11, [x21, #4]
  4179e8:	add	x8, x9, x8, lsl #6
  4179ec:	str	x8, [x24, #8]
  4179f0:	str	x24, [x8, #32]
  4179f4:	cbz	x10, 417a04 <error@@Base+0x37a4>
  4179f8:	str	x10, [x8, #24]
  4179fc:	ldr	x9, [x24, #24]
  417a00:	str	x8, [x9, #32]
  417a04:	str	x8, [x24, #24]
  417a08:	b	417a84 <error@@Base+0x3824>
  417a0c:	mov	w22, #0x1                   	// #1
  417a10:	mov	w0, #0x1                   	// #1
  417a14:	mov	w1, #0x18                  	// #24
  417a18:	bl	402238 <setlocale@plt+0x578>
  417a1c:	mov	x21, x0
  417a20:	mov	w1, #0x40                  	// #64
  417a24:	mov	w0, w22
  417a28:	bl	402238 <setlocale@plt+0x578>
  417a2c:	stp	w22, wzr, [x21]
  417a30:	stp	xzr, x0, [x21, #8]
  417a34:	ldr	x8, [x20, #8]
  417a38:	add	x9, x8, #0x8
  417a3c:	cmp	x8, #0x0
  417a40:	csel	x8, x20, x9, eq  // eq = none
  417a44:	str	x21, [x8]
  417a48:	str	x21, [x20, #8]
  417a4c:	ldr	x10, [x24, #32]
  417a50:	mov	w8, wzr
  417a54:	ldr	x9, [x21, #16]
  417a58:	add	w11, w8, #0x1
  417a5c:	sxtw	x8, w8
  417a60:	str	w11, [x21, #4]
  417a64:	add	x8, x9, x8, lsl #6
  417a68:	str	x8, [x24, #16]
  417a6c:	str	x24, [x8, #24]
  417a70:	cbz	x10, 417a80 <error@@Base+0x3820>
  417a74:	str	x10, [x8, #32]
  417a78:	ldr	x9, [x24, #32]
  417a7c:	str	x8, [x9, #24]
  417a80:	str	x8, [x24, #32]
  417a84:	mov	w10, #0x1                   	// #1
  417a88:	str	x24, [x8]
  417a8c:	str	w10, [x8, #40]
  417a90:	ldr	q0, [x19]
  417a94:	str	q0, [x8, #48]
  417a98:	ldr	w9, [x24, #40]
  417a9c:	cbz	w9, 41790c <error@@Base+0x36ac>
  417aa0:	ldr	x9, [x24]
  417aa4:	ldr	x11, [x9, #8]
  417aa8:	cmp	x24, x11
  417aac:	mov	x12, x11
  417ab0:	b.ne	417ab8 <error@@Base+0x3858>  // b.any
  417ab4:	ldr	x12, [x9, #16]
  417ab8:	cbz	x12, 417ae4 <error@@Base+0x3884>
  417abc:	ldr	w13, [x12, #40]
  417ac0:	cbz	w13, 417ae4 <error@@Base+0x3884>
  417ac4:	str	wzr, [x24, #40]
  417ac8:	str	wzr, [x12, #40]
  417acc:	ldr	x24, [x9]
  417ad0:	mov	x8, x9
  417ad4:	str	w10, [x9, #40]
  417ad8:	cbnz	x24, 417a98 <error@@Base+0x3838>
  417adc:	str	wzr, [x9, #40]
  417ae0:	b	41790c <error@@Base+0x36ac>
  417ae4:	ldr	x10, [x24, #16]
  417ae8:	cmp	x8, x10
  417aec:	b.ne	417b28 <error@@Base+0x38c8>  // b.any
  417af0:	cmp	x24, x11
  417af4:	b.ne	417b28 <error@@Base+0x38c8>  // b.any
  417af8:	ldr	x10, [x8, #8]
  417afc:	add	x11, x9, #0x8
  417b00:	cmp	x9, #0x0
  417b04:	csel	x11, x23, x11, eq  // eq = none
  417b08:	str	x8, [x11]
  417b0c:	str	x24, [x8, #8]
  417b10:	str	x10, [x24, #16]
  417b14:	str	x9, [x8]
  417b18:	str	x8, [x24]
  417b1c:	cbz	x10, 417b44 <error@@Base+0x38e4>
  417b20:	str	x24, [x10]
  417b24:	b	417b44 <error@@Base+0x38e4>
  417b28:	ldr	x10, [x24, #8]
  417b2c:	cmp	x8, x10
  417b30:	b.ne	417b40 <error@@Base+0x38e0>  // b.any
  417b34:	ldr	x10, [x9, #16]
  417b38:	cmp	x24, x10
  417b3c:	b.eq	417bd8 <error@@Base+0x3978>  // b.none
  417b40:	mov	x24, x8
  417b44:	ldr	x9, [x24]
  417b48:	mov	w10, #0x1                   	// #1
  417b4c:	ldr	x8, [x9]
  417b50:	str	wzr, [x9, #40]
  417b54:	str	w10, [x8, #40]
  417b58:	ldr	x10, [x9, #8]
  417b5c:	ldr	x9, [x8]
  417b60:	cmp	x24, x10
  417b64:	b.eq	417b98 <error@@Base+0x3938>  // b.none
  417b68:	ldr	x11, [x8, #16]
  417b6c:	ldr	x10, [x11, #8]
  417b70:	cbz	x9, 417b88 <error@@Base+0x3928>
  417b74:	mov	x12, x9
  417b78:	ldr	x13, [x12, #8]!
  417b7c:	add	x14, x12, #0x8
  417b80:	cmp	x13, x8
  417b84:	csel	x23, x12, x14, eq  // eq = none
  417b88:	str	x11, [x23]
  417b8c:	str	x8, [x11, #8]
  417b90:	str	x10, [x8, #16]
  417b94:	b	417bc4 <error@@Base+0x3964>
  417b98:	ldr	x11, [x8, #8]
  417b9c:	ldr	x10, [x11, #16]
  417ba0:	cbz	x9, 417bb8 <error@@Base+0x3958>
  417ba4:	mov	x12, x9
  417ba8:	ldr	x13, [x12, #16]!
  417bac:	sub	x14, x12, #0x8
  417bb0:	cmp	x13, x8
  417bb4:	csel	x23, x12, x14, eq  // eq = none
  417bb8:	str	x11, [x23]
  417bbc:	str	x8, [x11, #16]
  417bc0:	str	x10, [x8, #8]
  417bc4:	str	x9, [x11]
  417bc8:	str	x11, [x8]
  417bcc:	cbz	x10, 41790c <error@@Base+0x36ac>
  417bd0:	str	x8, [x10]
  417bd4:	b	41790c <error@@Base+0x36ac>
  417bd8:	ldr	x10, [x8, #16]
  417bdc:	str	x8, [x9, #16]
  417be0:	str	x24, [x8, #16]
  417be4:	str	x10, [x24, #8]
  417be8:	b	417b14 <error@@Base+0x38b4>
  417bec:	sub	sp, sp, #0x80
  417bf0:	stp	x29, x30, [sp, #32]
  417bf4:	stp	x28, x27, [sp, #48]
  417bf8:	stp	x26, x25, [sp, #64]
  417bfc:	stp	x24, x23, [sp, #80]
  417c00:	stp	x22, x21, [sp, #96]
  417c04:	stp	x20, x19, [sp, #112]
  417c08:	add	x29, sp, #0x20
  417c0c:	stp	x5, x4, [sp]
  417c10:	cbz	x4, 417d34 <error@@Base+0x3ad4>
  417c14:	mov	x23, x5
  417c18:	cbz	x5, 417d34 <error@@Base+0x3ad4>
  417c1c:	adrp	x22, 437000 <PC+0x4800>
  417c20:	adrp	x26, 437000 <PC+0x4800>
  417c24:	mov	x19, x3
  417c28:	mov	x20, x1
  417c2c:	mov	x21, x0
  417c30:	add	x24, x1, w2, sxtw
  417c34:	add	x25, x0, #0x1
  417c38:	add	x22, x22, #0x88
  417c3c:	add	x26, x26, #0x50
  417c40:	mov	x27, x1
  417c44:	sub	x9, x4, x20
  417c48:	sbfiz	x8, x9, #2, #32
  417c4c:	ldrsw	x8, [x19, x8]
  417c50:	sub	x10, x23, x20
  417c54:	cmp	w9, w10
  417c58:	add	x11, x8, x21
  417c5c:	str	x11, [sp, #16]
  417c60:	b.ge	417ce4 <error@@Base+0x3a84>  // b.tcont
  417c64:	sxtw	x9, w9
  417c68:	mov	x26, x24
  417c6c:	sxtw	x23, w10
  417c70:	add	x28, x9, #0x1
  417c74:	sxtw	x24, w10
  417c78:	cmp	x24, x28
  417c7c:	b.eq	417c90 <error@@Base+0x3a30>  // b.none
  417c80:	ldr	w9, [x19, x28, lsl #2]
  417c84:	add	w10, w8, #0x1
  417c88:	cmp	w9, w10
  417c8c:	b.eq	417cb8 <error@@Base+0x3a58>  // b.none
  417c90:	add	x8, x25, w8, sxtw
  417c94:	add	x1, sp, #0x10
  417c98:	mov	x0, x22
  417c9c:	str	x8, [sp, #24]
  417ca0:	bl	4177cc <error@@Base+0x356c>
  417ca4:	cmp	x28, x23
  417ca8:	b.ge	417cb8 <error@@Base+0x3a58>  // b.tcont
  417cac:	ldrsw	x8, [x19, x28, lsl #2]
  417cb0:	add	x8, x8, x21
  417cb4:	str	x8, [sp, #16]
  417cb8:	cmp	x24, x28
  417cbc:	b.eq	417cd4 <error@@Base+0x3a74>  // b.none
  417cc0:	ldr	w8, [x19, x28, lsl #2]
  417cc4:	add	x28, x28, #0x1
  417cc8:	cmp	x24, x28
  417ccc:	b.ne	417c80 <error@@Base+0x3a20>  // b.any
  417cd0:	b	417c90 <error@@Base+0x3a30>
  417cd4:	ldr	x23, [sp]
  417cd8:	mov	x24, x26
  417cdc:	adrp	x26, 437000 <PC+0x4800>
  417ce0:	add	x26, x26, #0x50
  417ce4:	cmp	x23, x27
  417ce8:	b.hi	417cf8 <error@@Base+0x3a98>  // b.pmore
  417cec:	cmp	x27, x24
  417cf0:	b.eq	417d34 <error@@Base+0x3ad4>  // b.none
  417cf4:	add	x23, x27, #0x1
  417cf8:	ldp	x0, x1, [x26]
  417cfc:	ldr	w7, [x26, #16]
  417d00:	sub	w3, w24, w23
  417d04:	add	x4, sp, #0x8
  417d08:	mov	x5, sp
  417d0c:	mov	w6, #0x1                   	// #1
  417d10:	mov	x2, x23
  417d14:	bl	414e7c <error@@Base+0xc1c>
  417d18:	cbz	w0, 417d34 <error@@Base+0x3ad4>
  417d1c:	ldr	x4, [sp, #8]
  417d20:	cbz	x4, 417d34 <error@@Base+0x3ad4>
  417d24:	ldr	x8, [sp]
  417d28:	mov	x27, x23
  417d2c:	mov	x23, x8
  417d30:	cbnz	x8, 417c44 <error@@Base+0x39e4>
  417d34:	ldp	x20, x19, [sp, #112]
  417d38:	ldp	x22, x21, [sp, #96]
  417d3c:	ldp	x24, x23, [sp, #80]
  417d40:	ldp	x26, x25, [sp, #64]
  417d44:	ldp	x28, x27, [sp, #48]
  417d48:	ldp	x29, x30, [sp, #32]
  417d4c:	add	sp, sp, #0x80
  417d50:	ret

0000000000417d54 <winch@@Base>:
  417d54:	stp	x29, x30, [sp, #-16]!
  417d58:	adrp	x1, 417000 <error@@Base+0x2da0>
  417d5c:	add	x1, x1, #0xd54
  417d60:	mov	w0, #0x1c                  	// #28
  417d64:	mov	x29, sp
  417d68:	bl	401930 <signal@plt>
  417d6c:	adrp	x8, 437000 <PC+0x4800>
  417d70:	ldr	w9, [x8, #640]
  417d74:	adrp	x10, 437000 <PC+0x4800>
  417d78:	ldr	w10, [x10, #592]
  417d7c:	orr	w9, w9, #0x4
  417d80:	str	w9, [x8, #640]
  417d84:	cbz	w10, 417d90 <winch@@Base+0x3c>
  417d88:	ldp	x29, x30, [sp], #16
  417d8c:	b	413b80 <clear@@Base+0x10120>
  417d90:	ldp	x29, x30, [sp], #16
  417d94:	ret
  417d98:	stp	x29, x30, [sp, #-16]!
  417d9c:	mov	x29, sp
  417da0:	cbz	w0, 417df4 <winch@@Base+0xa0>
  417da4:	adrp	x1, 417000 <error@@Base+0x2da0>
  417da8:	add	x1, x1, #0xe34
  417dac:	mov	w0, #0x2                   	// #2
  417db0:	bl	401930 <signal@plt>
  417db4:	adrp	x1, 417000 <error@@Base+0x2da0>
  417db8:	add	x1, x1, #0xe7c
  417dbc:	mov	w0, #0x14                  	// #20
  417dc0:	bl	401930 <signal@plt>
  417dc4:	adrp	x1, 417000 <error@@Base+0x2da0>
  417dc8:	add	x1, x1, #0xd54
  417dcc:	mov	w0, #0x1c                  	// #28
  417dd0:	bl	401930 <signal@plt>
  417dd4:	mov	w0, #0x3                   	// #3
  417dd8:	mov	w1, #0x1                   	// #1
  417ddc:	bl	401930 <signal@plt>
  417de0:	adrp	x1, 417000 <error@@Base+0x2da0>
  417de4:	add	x1, x1, #0xec0
  417de8:	mov	w0, #0xf                   	// #15
  417dec:	ldp	x29, x30, [sp], #16
  417df0:	b	401930 <signal@plt>
  417df4:	mov	w0, #0x2                   	// #2
  417df8:	mov	x1, xzr
  417dfc:	bl	401930 <signal@plt>
  417e00:	mov	w0, #0x14                  	// #20
  417e04:	mov	x1, xzr
  417e08:	bl	401930 <signal@plt>
  417e0c:	mov	w0, #0x1c                  	// #28
  417e10:	mov	w1, #0x1                   	// #1
  417e14:	bl	401930 <signal@plt>
  417e18:	mov	w0, #0x3                   	// #3
  417e1c:	mov	x1, xzr
  417e20:	bl	401930 <signal@plt>
  417e24:	mov	w0, #0xf                   	// #15
  417e28:	mov	x1, xzr
  417e2c:	ldp	x29, x30, [sp], #16
  417e30:	b	401930 <signal@plt>
  417e34:	stp	x29, x30, [sp, #-16]!
  417e38:	mov	x29, sp
  417e3c:	bl	403a20 <setlocale@plt+0x1d60>
  417e40:	adrp	x1, 417000 <error@@Base+0x2da0>
  417e44:	add	x1, x1, #0xe34
  417e48:	mov	w0, #0x2                   	// #2
  417e4c:	bl	401930 <signal@plt>
  417e50:	adrp	x8, 437000 <PC+0x4800>
  417e54:	ldr	w9, [x8, #640]
  417e58:	adrp	x10, 437000 <PC+0x4800>
  417e5c:	ldr	w10, [x10, #592]
  417e60:	orr	w9, w9, #0x1
  417e64:	str	w9, [x8, #640]
  417e68:	cbz	w10, 417e74 <winch@@Base+0x120>
  417e6c:	ldp	x29, x30, [sp], #16
  417e70:	b	413b80 <clear@@Base+0x10120>
  417e74:	ldp	x29, x30, [sp], #16
  417e78:	ret
  417e7c:	stp	x29, x30, [sp, #-16]!
  417e80:	adrp	x1, 417000 <error@@Base+0x2da0>
  417e84:	add	x1, x1, #0xe7c
  417e88:	mov	w0, #0x14                  	// #20
  417e8c:	mov	x29, sp
  417e90:	bl	401930 <signal@plt>
  417e94:	adrp	x8, 437000 <PC+0x4800>
  417e98:	ldr	w9, [x8, #640]
  417e9c:	adrp	x10, 437000 <PC+0x4800>
  417ea0:	ldr	w10, [x10, #592]
  417ea4:	orr	w9, w9, #0x2
  417ea8:	str	w9, [x8, #640]
  417eac:	cbz	w10, 417eb8 <winch@@Base+0x164>
  417eb0:	ldp	x29, x30, [sp], #16
  417eb4:	b	413b80 <clear@@Base+0x10120>
  417eb8:	ldp	x29, x30, [sp], #16
  417ebc:	ret
  417ec0:	mov	w0, #0xf                   	// #15
  417ec4:	b	4021c0 <setlocale@plt+0x500>
  417ec8:	stp	x29, x30, [sp, #-64]!
  417ecc:	stp	x22, x21, [sp, #32]
  417ed0:	stp	x20, x19, [sp, #48]
  417ed4:	adrp	x8, 437000 <PC+0x4800>
  417ed8:	ldr	w19, [x8, #640]
  417edc:	str	x23, [sp, #16]
  417ee0:	mov	x29, sp
  417ee4:	cbz	w19, 417ff4 <winch@@Base+0x2a0>
  417ee8:	str	wzr, [x8, #640]
  417eec:	tbnz	w19, #1, 417efc <winch@@Base+0x1a8>
  417ef0:	tbnz	w19, #2, 417f70 <winch@@Base+0x21c>
  417ef4:	tbnz	w19, #0, 417fd0 <winch@@Base+0x27c>
  417ef8:	b	417ff4 <winch@@Base+0x2a0>
  417efc:	mov	w0, #0x16                  	// #22
  417f00:	mov	w1, #0x1                   	// #1
  417f04:	mov	w20, #0x1                   	// #1
  417f08:	bl	401930 <signal@plt>
  417f0c:	bl	403a94 <clear@@Base+0x34>
  417f10:	bl	4038ac <setlocale@plt+0x1bec>
  417f14:	bl	413ed4 <clear@@Base+0x10474>
  417f18:	mov	w0, wzr
  417f1c:	bl	402314 <setlocale@plt+0x654>
  417f20:	mov	w0, #0x16                  	// #22
  417f24:	mov	x1, xzr
  417f28:	bl	401930 <signal@plt>
  417f2c:	mov	w0, #0x14                  	// #20
  417f30:	mov	x1, xzr
  417f34:	bl	401930 <signal@plt>
  417f38:	bl	401960 <getpid@plt>
  417f3c:	mov	w1, #0x14                  	// #20
  417f40:	bl	4018d0 <kill@plt>
  417f44:	adrp	x1, 417000 <error@@Base+0x2da0>
  417f48:	add	x1, x1, #0xe7c
  417f4c:	mov	w0, #0x14                  	// #20
  417f50:	bl	401930 <signal@plt>
  417f54:	mov	w0, #0x1                   	// #1
  417f58:	bl	402314 <setlocale@plt+0x654>
  417f5c:	bl	403798 <setlocale@plt+0x1ad8>
  417f60:	adrp	x8, 437000 <PC+0x4800>
  417f64:	orr	w19, w19, #0x4
  417f68:	str	w20, [x8, #412]
  417f6c:	tbz	w19, #2, 417ef4 <winch@@Base+0x1a0>
  417f70:	adrp	x21, 437000 <PC+0x4800>
  417f74:	adrp	x22, 437000 <PC+0x4800>
  417f78:	ldr	w23, [x21, #340]
  417f7c:	ldr	w20, [x22, #328]
  417f80:	bl	402864 <setlocale@plt+0xba4>
  417f84:	ldr	w9, [x21, #340]
  417f88:	ldr	w8, [x22, #328]
  417f8c:	cmp	w9, w23
  417f90:	b.ne	417f9c <winch@@Base+0x248>  // b.any
  417f94:	cmp	w8, w20
  417f98:	b.eq	417fc0 <winch@@Base+0x26c>  // b.none
  417f9c:	add	w9, w8, #0x1
  417fa0:	add	w10, w8, #0x2
  417fa4:	cmp	w9, #0x0
  417fa8:	csinc	w8, w10, w8, lt  // lt = tstop
  417fac:	asr	w8, w8, #1
  417fb0:	adrp	x9, 437000 <PC+0x4800>
  417fb4:	str	w8, [x9, #304]
  417fb8:	bl	412064 <clear@@Base+0xe604>
  417fbc:	bl	412238 <clear@@Base+0xe7d8>
  417fc0:	adrp	x8, 437000 <PC+0x4800>
  417fc4:	mov	w9, #0x1                   	// #1
  417fc8:	str	w9, [x8, #412]
  417fcc:	tbz	w19, #0, 417ff4 <winch@@Base+0x2a0>
  417fd0:	adrp	x8, 437000 <PC+0x4800>
  417fd4:	ldr	w8, [x8, #552]
  417fd8:	cbz	w8, 417ff4 <winch@@Base+0x2a0>
  417fdc:	ldp	x20, x19, [sp, #48]
  417fe0:	ldp	x22, x21, [sp, #32]
  417fe4:	ldr	x23, [sp, #16]
  417fe8:	mov	w0, #0x2                   	// #2
  417fec:	ldp	x29, x30, [sp], #64
  417ff0:	b	4021c0 <setlocale@plt+0x500>
  417ff4:	ldp	x20, x19, [sp, #48]
  417ff8:	ldp	x22, x21, [sp, #32]
  417ffc:	ldr	x23, [sp, #16]
  418000:	ldp	x29, x30, [sp], #64
  418004:	ret
  418008:	stp	x29, x30, [sp, #-32]!
  41800c:	stp	x20, x19, [sp, #16]
  418010:	adrp	x20, 432000 <winch@@Base+0x1a2ac>
  418014:	mov	x29, sp
  418018:	add	x20, x20, #0x7d8
  41801c:	ldr	x19, [x20]
  418020:	cmp	x19, x20
  418024:	b.eq	418054 <winch@@Base+0x300>  // b.none
  418028:	ldp	x9, x8, [x19]
  41802c:	str	x8, [x9, #8]
  418030:	ldr	x8, [x19, #8]
  418034:	str	x9, [x8]
  418038:	ldr	x0, [x19, #16]
  41803c:	bl	401b20 <free@plt>
  418040:	ldr	x0, [x19, #32]
  418044:	bl	401b20 <free@plt>
  418048:	mov	x0, x19
  41804c:	bl	401b20 <free@plt>
  418050:	b	41801c <winch@@Base+0x2c8>
  418054:	ldp	x20, x19, [sp, #16]
  418058:	adrp	x8, 437000 <PC+0x4800>
  41805c:	adrp	x9, 437000 <PC+0x4800>
  418060:	adrp	x10, 437000 <PC+0x4800>
  418064:	str	xzr, [x8, #224]
  418068:	str	wzr, [x9, #232]
  41806c:	str	wzr, [x10, #236]
  418070:	ldp	x29, x30, [sp], #32
  418074:	ret
  418078:	stp	x29, x30, [sp, #-32]!
  41807c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  418080:	str	x19, [sp, #16]
  418084:	ldr	x19, [x8, #2000]
  418088:	adrp	x1, 41e000 <winch@@Base+0x62ac>
  41808c:	add	x1, x1, #0x54d
  418090:	mov	x29, sp
  418094:	mov	x0, x19
  418098:	bl	401af0 <strcmp@plt>
  41809c:	cbz	w0, 41810c <winch@@Base+0x3b8>
  4180a0:	adrp	x1, 41e000 <winch@@Base+0x62ac>
  4180a4:	add	x1, x1, #0x553
  4180a8:	mov	x0, x19
  4180ac:	bl	401af0 <strcmp@plt>
  4180b0:	cbz	w0, 418114 <winch@@Base+0x3c0>
  4180b4:	adrp	x1, 41e000 <winch@@Base+0x62ac>
  4180b8:	add	x1, x1, #0x55a
  4180bc:	mov	x0, x19
  4180c0:	bl	401af0 <strcmp@plt>
  4180c4:	cbz	w0, 41811c <winch@@Base+0x3c8>
  4180c8:	adrp	x1, 41e000 <winch@@Base+0x62ac>
  4180cc:	add	x1, x1, #0x560
  4180d0:	mov	x0, x19
  4180d4:	bl	401af0 <strcmp@plt>
  4180d8:	cbz	w0, 418124 <winch@@Base+0x3d0>
  4180dc:	adrp	x1, 418000 <winch@@Base+0x2ac>
  4180e0:	add	x1, x1, #0xd66
  4180e4:	mov	x0, x19
  4180e8:	bl	401af0 <strcmp@plt>
  4180ec:	cbz	w0, 41812c <winch@@Base+0x3d8>
  4180f0:	mov	x0, x19
  4180f4:	mov	w1, wzr
  4180f8:	bl	4019a0 <open@plt>
  4180fc:	tbnz	w0, #31, 41810c <winch@@Base+0x3b8>
  418100:	bl	401ab0 <close@plt>
  418104:	mov	w0, wzr
  418108:	b	418130 <winch@@Base+0x3dc>
  41810c:	mov	w0, #0x2                   	// #2
  418110:	b	418130 <winch@@Base+0x3dc>
  418114:	mov	w0, #0x3                   	// #3
  418118:	b	418130 <winch@@Base+0x3dc>
  41811c:	mov	w0, #0x4                   	// #4
  418120:	b	418130 <winch@@Base+0x3dc>
  418124:	mov	w0, #0x5                   	// #5
  418128:	b	418130 <winch@@Base+0x3dc>
  41812c:	mov	w0, #0x1                   	// #1
  418130:	ldr	x19, [sp, #16]
  418134:	ldp	x29, x30, [sp], #32
  418138:	ret
  41813c:	stp	x29, x30, [sp, #-96]!
  418140:	stp	x28, x27, [sp, #16]
  418144:	stp	x26, x25, [sp, #32]
  418148:	stp	x24, x23, [sp, #48]
  41814c:	stp	x22, x21, [sp, #64]
  418150:	stp	x20, x19, [sp, #80]
  418154:	mov	x29, sp
  418158:	sub	sp, sp, #0x430
  41815c:	mov	x19, x0
  418160:	bl	418078 <winch@@Base+0x324>
  418164:	cbz	w0, 4181b8 <winch@@Base+0x464>
  418168:	mov	w20, w0
  41816c:	cbnz	x19, 418178 <winch@@Base+0x424>
  418170:	cmp	w20, #0x1
  418174:	b.ne	41853c <winch@@Base+0x7e8>  // b.any
  418178:	adrp	x24, 432000 <winch@@Base+0x1a2ac>
  41817c:	add	x24, x24, #0x7d8
  418180:	ldr	x21, [x24]
  418184:	cmp	x21, x24
  418188:	b.eq	41822c <winch@@Base+0x4d8>  // b.none
  41818c:	ldp	x9, x8, [x21]
  418190:	str	x8, [x9, #8]
  418194:	ldr	x8, [x21, #8]
  418198:	str	x9, [x8]
  41819c:	ldr	x0, [x21, #16]
  4181a0:	bl	401b20 <free@plt>
  4181a4:	ldr	x0, [x21, #32]
  4181a8:	bl	401b20 <free@plt>
  4181ac:	mov	x0, x21
  4181b0:	bl	401b20 <free@plt>
  4181b4:	b	418180 <winch@@Base+0x42c>
  4181b8:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4181bc:	ldr	x0, [x8, #2000]
  4181c0:	sub	x26, x29, #0x10
  4181c4:	bl	40bc70 <clear@@Base+0x8210>
  4181c8:	adrp	x1, 419000 <winch@@Base+0x12ac>
  4181cc:	add	x1, x1, #0x166
  4181d0:	mov	x21, x0
  4181d4:	str	x0, [x26]
  4181d8:	bl	401980 <fopen@plt>
  4181dc:	mov	x20, x0
  4181e0:	mov	x0, x21
  4181e4:	bl	401b20 <free@plt>
  4181e8:	cbz	x20, 41853c <winch@@Base+0x7e8>
  4181ec:	adrp	x27, 432000 <winch@@Base+0x1a2ac>
  4181f0:	add	x27, x27, #0x7d8
  4181f4:	ldr	x21, [x27]
  4181f8:	cmp	x21, x27
  4181fc:	b.eq	4184cc <winch@@Base+0x778>  // b.none
  418200:	ldp	x9, x8, [x21]
  418204:	str	x8, [x9, #8]
  418208:	ldr	x8, [x21, #8]
  41820c:	str	x9, [x8]
  418210:	ldr	x0, [x21, #16]
  418214:	bl	401b20 <free@plt>
  418218:	ldr	x0, [x21, #32]
  41821c:	bl	401b20 <free@plt>
  418220:	mov	x0, x21
  418224:	bl	401b20 <free@plt>
  418228:	b	4181f4 <winch@@Base+0x4a0>
  41822c:	adrp	x26, 437000 <PC+0x4800>
  418230:	adrp	x25, 437000 <PC+0x4800>
  418234:	adrp	x27, 437000 <PC+0x4800>
  418238:	cmp	w20, #0x1
  41823c:	str	xzr, [x26, #224]
  418240:	str	wzr, [x25, #232]
  418244:	str	wzr, [x27, #236]
  418248:	b.ne	418524 <winch@@Base+0x7d0>  // b.any
  41824c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  418250:	ldr	x19, [x8, #2040]
  418254:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  418258:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  41825c:	add	x9, x9, #0x7c8
  418260:	str	x9, [x8, #2000]
  418264:	cbz	x19, 41881c <winch@@Base+0xac8>
  418268:	add	x0, sp, #0x1c
  41826c:	mov	w1, #0x100                 	// #256
  418270:	mov	x2, x19
  418274:	add	x22, sp, #0x1c
  418278:	bl	401c90 <fgets@plt>
  41827c:	cbz	x0, 41849c <winch@@Base+0x748>
  418280:	orr	x23, x22, #0x2
  418284:	orr	x28, x22, #0x3
  418288:	adrp	x8, 437000 <PC+0x4800>
  41828c:	ldr	w8, [x8, #640]
  418290:	cbnz	w8, 418888 <winch@@Base+0xb34>
  418294:	add	x0, sp, #0x1c
  418298:	bl	401830 <strlen@plt>
  41829c:	cmp	w0, #0x0
  4182a0:	b.le	4182c0 <winch@@Base+0x56c>
  4182a4:	sub	w8, w0, #0x1
  4182a8:	sxtw	x8, w8
  4182ac:	ldrb	w9, [x22, x8]
  4182b0:	cmp	w9, #0xa
  4182b4:	b.ne	4182c0 <winch@@Base+0x56c>  // b.any
  4182b8:	strb	wzr, [x22, x8]
  4182bc:	b	4182d8 <winch@@Base+0x584>
  4182c0:	mov	x0, x19
  4182c4:	bl	401a00 <fgetc@plt>
  4182c8:	cmp	w0, #0xa
  4182cc:	b.eq	4182d8 <winch@@Base+0x584>  // b.none
  4182d0:	cmn	w0, #0x1
  4182d4:	b.ne	4182c0 <winch@@Base+0x56c>  // b.any
  4182d8:	ldrb	w21, [sp, #28]
  4182dc:	cbz	w21, 41849c <winch@@Base+0x748>
  4182e0:	add	x20, sp, #0x1c
  4182e4:	bl	401b00 <__ctype_b_loc@plt>
  4182e8:	ldr	x8, [x0]
  4182ec:	mov	x11, x28
  4182f0:	mov	x10, x23
  4182f4:	and	x9, x21, #0xff
  4182f8:	ldrh	w9, [x8, x9, lsl #1]
  4182fc:	tbnz	w9, #13, 418314 <winch@@Base+0x5c0>
  418300:	ldrb	w21, [x20, #1]!
  418304:	add	x10, x10, #0x1
  418308:	add	x11, x11, #0x1
  41830c:	cbnz	w21, 4182f4 <winch@@Base+0x5a0>
  418310:	b	41849c <winch@@Base+0x748>
  418314:	strb	wzr, [x20]
  418318:	ldrb	w9, [x20, #1]!
  41831c:	cbz	x9, 41849c <winch@@Base+0x748>
  418320:	ldr	x8, [x0]
  418324:	mov	x13, x10
  418328:	mov	x12, x11
  41832c:	add	x10, x10, #0x1
  418330:	ldrh	w14, [x8, x9, lsl #1]
  418334:	add	x11, x11, #0x1
  418338:	tbnz	w14, #13, 418318 <winch@@Base+0x5c4>
  41833c:	tbnz	w14, #11, 41837c <winch@@Base+0x628>
  418340:	ldrb	w9, [x13]
  418344:	mov	x20, x13
  418348:	cbz	x9, 41837c <winch@@Base+0x628>
  41834c:	ldrh	w11, [x8, x9, lsl #1]
  418350:	mov	x10, x12
  418354:	add	x13, x20, #0x1
  418358:	add	x12, x12, #0x1
  41835c:	tbz	w11, #13, 418340 <winch@@Base+0x5ec>
  418360:	tbz	w11, #13, 41837c <winch@@Base+0x628>
  418364:	ldrb	w9, [x10]
  418368:	mov	x20, x10
  41836c:	cbz	x9, 41837c <winch@@Base+0x628>
  418370:	ldrh	w11, [x8, x9, lsl #1]
  418374:	add	x10, x20, #0x1
  418378:	tbnz	w11, #13, 418364 <winch@@Base+0x610>
  41837c:	ldrh	w10, [x8, w9, uxtw #1]
  418380:	tbz	w10, #11, 41849c <winch@@Base+0x748>
  418384:	cbz	w9, 41849c <winch@@Base+0x748>
  418388:	add	x10, x20, #0x2
  41838c:	mov	x21, x20
  418390:	and	x9, x9, #0xff
  418394:	ldrh	w9, [x8, x9, lsl #1]
  418398:	tbnz	w9, #13, 4183ac <winch@@Base+0x658>
  41839c:	ldrb	w9, [x21, #1]!
  4183a0:	add	x10, x10, #0x1
  4183a4:	cbnz	w9, 418390 <winch@@Base+0x63c>
  4183a8:	b	41849c <winch@@Base+0x748>
  4183ac:	strb	wzr, [x21]
  4183b0:	ldrb	w11, [x21, #1]!
  4183b4:	cbz	x11, 41849c <winch@@Base+0x748>
  4183b8:	ldr	x9, [x0]
  4183bc:	mov	x8, x10
  4183c0:	add	x10, x10, #0x1
  4183c4:	ldrh	w11, [x9, x11, lsl #1]
  4183c8:	tbnz	w11, #13, 4183b0 <winch@@Base+0x65c>
  4183cc:	ldrb	w10, [x8]
  4183d0:	cbz	x10, 41849c <winch@@Base+0x748>
  4183d4:	ldrh	w10, [x9, x10, lsl #1]
  4183d8:	add	x8, x8, #0x1
  4183dc:	tbz	w10, #13, 4183cc <winch@@Base+0x678>
  4183e0:	sturb	wzr, [x8, #-1]
  4183e4:	ldrb	w8, [sp, #28]
  4183e8:	cbz	w8, 41849c <winch@@Base+0x748>
  4183ec:	ldrb	w8, [x20]
  4183f0:	cbz	w8, 41849c <winch@@Base+0x748>
  4183f4:	ldrb	w8, [x21]
  4183f8:	cbz	w8, 41849c <winch@@Base+0x748>
  4183fc:	mov	w2, #0xa                   	// #10
  418400:	mov	x0, x20
  418404:	mov	x1, xzr
  418408:	bl	401b10 <strtol@plt>
  41840c:	cmp	w0, #0x1
  418410:	b.lt	41849c <winch@@Base+0x748>  // b.tstop
  418414:	mov	w2, #0xa                   	// #10
  418418:	mov	x0, x20
  41841c:	mov	x1, xzr
  418420:	bl	401b10 <strtol@plt>
  418424:	sxtw	x8, w0
  418428:	mov	w0, #0x30                  	// #48
  41842c:	mov	w1, #0x1                   	// #1
  418430:	str	x8, [sp, #16]
  418434:	bl	402238 <setlocale@plt+0x578>
  418438:	mov	x20, x0
  41843c:	mov	x0, x21
  418440:	bl	401830 <strlen@plt>
  418444:	add	w0, w0, #0x1
  418448:	mov	w1, #0x1                   	// #1
  41844c:	bl	402238 <setlocale@plt+0x578>
  418450:	mov	x1, x21
  418454:	str	x0, [x20, #16]
  418458:	bl	401b50 <strcpy@plt>
  41845c:	ldr	x8, [sp, #16]
  418460:	strb	wzr, [x20, #40]
  418464:	str	x24, [x20]
  418468:	add	x0, sp, #0x1c
  41846c:	stp	x8, xzr, [x20, #24]
  418470:	ldr	x8, [x24, #8]
  418474:	mov	w1, #0x100                 	// #256
  418478:	mov	x2, x19
  41847c:	str	x8, [x20, #8]
  418480:	str	x20, [x8]
  418484:	ldr	w8, [x27, #236]
  418488:	str	x20, [x24, #8]
  41848c:	add	w8, w8, #0x1
  418490:	str	w8, [x27, #236]
  418494:	bl	401c90 <fgets@plt>
  418498:	cbnz	x0, 418288 <winch@@Base+0x534>
  41849c:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  4184a0:	ldr	x8, [x8, #2040]
  4184a4:	cmp	x19, x8
  4184a8:	b.eq	41881c <winch@@Base+0xac8>  // b.none
  4184ac:	mov	x0, x19
  4184b0:	bl	401c30 <pclose@plt>
  4184b4:	cbz	w0, 41881c <winch@@Base+0xac8>
  4184b8:	str	xzr, [x26, #224]
  4184bc:	str	wzr, [x25, #232]
  4184c0:	str	wzr, [x27, #236]
  4184c4:	mov	w8, #0x1                   	// #1
  4184c8:	b	418840 <winch@@Base+0xaec>
  4184cc:	adrp	x8, 437000 <PC+0x4800>
  4184d0:	adrp	x9, 437000 <PC+0x4800>
  4184d4:	adrp	x24, 437000 <PC+0x4800>
  4184d8:	mov	x0, x19
  4184dc:	str	xzr, [x8, #224]
  4184e0:	str	wzr, [x9, #232]
  4184e4:	str	wzr, [x24, #236]
  4184e8:	bl	401830 <strlen@plt>
  4184ec:	mov	x21, x0
  4184f0:	add	x0, sp, #0x1c
  4184f4:	mov	w1, #0x400                 	// #1024
  4184f8:	mov	x2, x20
  4184fc:	add	x22, sp, #0x1c
  418500:	bl	4018a0 <fgets_unlocked@plt>
  418504:	cbz	x0, 418744 <winch@@Base+0x9f0>
  418508:	sxtw	x21, w21
  41850c:	add	x25, x22, x21
  418510:	mov	x22, #0x201                 	// #513
  418514:	mov	w28, #0x1                   	// #1
  418518:	movk	x22, #0x1, lsl #32
  41851c:	str	x25, [sp]
  418520:	b	4185a0 <winch@@Base+0x84c>
  418524:	adrp	x0, 41e000 <winch@@Base+0x62ac>
  418528:	add	x0, x0, #0x5ab
  41852c:	bl	40a918 <clear@@Base+0x6eb8>
  418530:	mov	x21, x0
  418534:	bl	40a994 <clear@@Base+0x6f34>
  418538:	cbz	w0, 418778 <winch@@Base+0xa24>
  41853c:	mov	w8, #0x1                   	// #1
  418540:	b	418840 <winch@@Base+0xaec>
  418544:	mov	x0, x24
  418548:	bl	401830 <strlen@plt>
  41854c:	add	w0, w0, #0x1
  418550:	mov	w1, #0x1                   	// #1
  418554:	bl	402238 <setlocale@plt+0x578>
  418558:	mov	x1, x24
  41855c:	str	x0, [x25, #32]
  418560:	bl	401b50 <strcpy@plt>
  418564:	str	x27, [x25]
  418568:	ldr	x8, [x27, #8]
  41856c:	adrp	x24, 437000 <PC+0x4800>
  418570:	str	x8, [x25, #8]
  418574:	str	x25, [x8]
  418578:	ldr	w8, [x24, #236]
  41857c:	str	x25, [x27, #8]
  418580:	ldr	x25, [sp]
  418584:	add	w8, w8, #0x1
  418588:	str	w8, [x24, #236]
  41858c:	add	x0, sp, #0x1c
  418590:	mov	w1, #0x400                 	// #1024
  418594:	mov	x2, x20
  418598:	bl	4018a0 <fgets_unlocked@plt>
  41859c:	cbz	x0, 418744 <winch@@Base+0x9f0>
  4185a0:	ldrb	w8, [sp, #28]
  4185a4:	cmp	w8, #0x21
  4185a8:	b.eq	41858c <winch@@Base+0x838>  // b.none
  4185ac:	add	x1, sp, #0x1c
  4185b0:	mov	x0, x19
  4185b4:	mov	x2, x21
  4185b8:	bl	4019d0 <strncmp@plt>
  4185bc:	cbnz	w0, 41858c <winch@@Base+0x838>
  4185c0:	ldrb	w8, [x25]
  4185c4:	cmp	w8, #0x9
  4185c8:	b.eq	4185d4 <winch@@Base+0x880>  // b.none
  4185cc:	cmp	w8, #0x20
  4185d0:	b.ne	41858c <winch@@Base+0x838>  // b.any
  4185d4:	mov	x0, x25
  4185d8:	bl	402270 <setlocale@plt+0x5b0>
  4185dc:	str	x0, [x26]
  4185e0:	ldrb	w9, [x0]
  4185e4:	cbz	w9, 41858c <winch@@Base+0x838>
  4185e8:	mov	x23, x0
  4185ec:	add	x8, x0, #0x1
  4185f0:	b	4185fc <winch@@Base+0x8a8>
  4185f4:	str	x8, [x26]
  4185f8:	ldrb	w9, [x8], #1
  4185fc:	and	w10, w9, #0xff
  418600:	cmp	w10, #0x20
  418604:	and	x9, x9, #0xff
  418608:	b.hi	4185f4 <winch@@Base+0x8a0>  // b.pmore
  41860c:	lsl	x9, x28, x9
  418610:	tst	x9, x22
  418614:	b.eq	4185f4 <winch@@Base+0x8a0>  // b.none
  418618:	str	x8, [x26]
  41861c:	sturb	wzr, [x8, #-1]
  418620:	ldr	x0, [x26]
  418624:	bl	402270 <setlocale@plt+0x5b0>
  418628:	str	x0, [x26]
  41862c:	ldrb	w8, [x0]
  418630:	cbz	w8, 41858c <winch@@Base+0x838>
  418634:	sub	x0, x29, #0x10
  418638:	sub	x2, x29, #0x14
  41863c:	mov	x1, xzr
  418640:	bl	41310c <clear@@Base+0xf6ac>
  418644:	ldur	w8, [x29, #-20]
  418648:	cbz	w8, 4186e8 <winch@@Base+0x994>
  41864c:	ldr	x9, [x26]
  418650:	add	x24, x9, #0x1
  418654:	str	x24, [x26]
  418658:	ldrb	w10, [x9, #1]
  41865c:	ldrb	w8, [x9]
  418660:	cmp	w10, #0x5e
  418664:	b.ne	418674 <winch@@Base+0x920>  // b.any
  418668:	add	x24, x9, #0x2
  41866c:	str	x24, [x26]
  418670:	ldrb	w10, [x9, #2]
  418674:	mov	x9, x24
  418678:	cbz	w10, 4186bc <winch@@Base+0x968>
  41867c:	cmp	w10, w8
  418680:	mov	x9, x24
  418684:	b.eq	4186bc <winch@@Base+0x968>  // b.none
  418688:	mov	x9, x24
  41868c:	and	w10, w10, #0xff
  418690:	cmp	w10, #0x5c
  418694:	b.ne	4186a0 <winch@@Base+0x94c>  // b.any
  418698:	add	x9, x9, #0x1
  41869c:	str	x9, [x26]
  4186a0:	mov	x10, x9
  4186a4:	add	x9, x9, #0x1
  4186a8:	str	x9, [x26]
  4186ac:	ldrb	w10, [x10, #1]
  4186b0:	cbz	w10, 4186bc <winch@@Base+0x968>
  4186b4:	cmp	w10, w8
  4186b8:	b.ne	41868c <winch@@Base+0x938>  // b.any
  4186bc:	mov	x8, x9
  4186c0:	ldrb	w10, [x8, #-1]!
  4186c4:	cmp	w10, #0x24
  4186c8:	cset	w10, eq  // eq = none
  4186cc:	b.ne	4186d8 <winch@@Base+0x984>  // b.any
  4186d0:	mov	x9, x8
  4186d4:	str	x8, [x26]
  4186d8:	str	xzr, [sp, #16]
  4186dc:	strb	wzr, [x9]
  4186e0:	str	w10, [sp, #12]
  4186e4:	b	4186f8 <winch@@Base+0x9a4>
  4186e8:	sxtw	x8, w0
  4186ec:	mov	x24, xzr
  4186f0:	str	wzr, [sp, #12]
  4186f4:	str	x8, [sp, #16]
  4186f8:	mov	w0, #0x30                  	// #48
  4186fc:	mov	w1, #0x1                   	// #1
  418700:	bl	402238 <setlocale@plt+0x578>
  418704:	mov	x25, x0
  418708:	mov	x0, x23
  41870c:	bl	401830 <strlen@plt>
  418710:	add	w0, w0, #0x1
  418714:	mov	w1, #0x1                   	// #1
  418718:	bl	402238 <setlocale@plt+0x578>
  41871c:	mov	x1, x23
  418720:	str	x0, [x25, #16]
  418724:	bl	401b50 <strcpy@plt>
  418728:	ldr	x8, [sp, #16]
  41872c:	str	x8, [x25, #24]
  418730:	ldr	w8, [sp, #12]
  418734:	strb	w8, [x25, #40]
  418738:	cbnz	x24, 418544 <winch@@Base+0x7f0>
  41873c:	str	xzr, [x25, #32]
  418740:	b	418564 <winch@@Base+0x810>
  418744:	mov	x0, x20
  418748:	bl	401940 <fclose@plt>
  41874c:	ldr	w8, [x24, #236]
  418750:	cbz	w8, 41883c <winch@@Base+0xae8>
  418754:	adrp	x9, 432000 <winch@@Base+0x1a2ac>
  418758:	ldr	x9, [x9, #2008]
  41875c:	adrp	x11, 437000 <PC+0x4800>
  418760:	mov	w10, #0x1                   	// #1
  418764:	mov	w8, wzr
  418768:	str	x9, [x11, #224]
  41876c:	adrp	x9, 437000 <PC+0x4800>
  418770:	str	w10, [x9, #232]
  418774:	b	418840 <winch@@Base+0xaec>
  418778:	sub	w8, w20, #0x2
  41877c:	cmp	w8, #0x3
  418780:	b.hi	418880 <winch@@Base+0xb2c>  // b.pmore
  418784:	adrp	x9, 41e000 <winch@@Base+0x62ac>
  418788:	add	x9, x9, #0x5c8
  41878c:	ldr	x23, [x9, w8, sxtw #3]
  418790:	mov	x0, x19
  418794:	bl	40bdbc <clear@@Base+0x835c>
  418798:	cmp	x0, #0x0
  41879c:	csel	x20, x19, x0, eq  // eq = none
  4187a0:	mov	x0, x21
  4187a4:	bl	401830 <strlen@plt>
  4187a8:	mov	x22, x0
  4187ac:	mov	x0, x23
  4187b0:	bl	401830 <strlen@plt>
  4187b4:	add	w22, w0, w22
  4187b8:	mov	x0, x20
  4187bc:	bl	401830 <strlen@plt>
  4187c0:	add	w8, w22, w0
  4187c4:	add	w0, w8, #0x5
  4187c8:	mov	w1, #0x1                   	// #1
  4187cc:	bl	402238 <setlocale@plt+0x578>
  4187d0:	adrp	x1, 41e000 <winch@@Base+0x62ac>
  4187d4:	add	x1, x1, #0x5ba
  4187d8:	mov	x2, x21
  4187dc:	mov	x3, x23
  4187e0:	mov	x4, x20
  4187e4:	mov	x22, x0
  4187e8:	bl	4018b0 <sprintf@plt>
  4187ec:	cmp	x20, x19
  4187f0:	b.eq	4187fc <winch@@Base+0xaa8>  // b.none
  4187f4:	mov	x0, x20
  4187f8:	bl	401b20 <free@plt>
  4187fc:	adrp	x1, 419000 <winch@@Base+0x12ac>
  418800:	add	x1, x1, #0x166
  418804:	mov	x0, x22
  418808:	bl	4019b0 <popen@plt>
  41880c:	mov	x19, x0
  418810:	mov	x0, x22
  418814:	bl	401b20 <free@plt>
  418818:	cbnz	x19, 418268 <winch@@Base+0x514>
  41881c:	ldr	x9, [x24]
  418820:	cmp	x9, x24
  418824:	b.eq	41883c <winch@@Base+0xae8>  // b.none
  418828:	mov	w8, wzr
  41882c:	str	x9, [x26, #224]
  418830:	mov	w9, #0x1                   	// #1
  418834:	str	w9, [x25, #232]
  418838:	b	418840 <winch@@Base+0xaec>
  41883c:	mov	w8, #0x2                   	// #2
  418840:	sub	x8, x8, #0x1
  418844:	cmp	w8, #0x2
  418848:	b.hi	418860 <winch@@Base+0xb0c>  // b.pmore
  41884c:	adrp	x9, 41e000 <winch@@Base+0x62ac>
  418850:	add	x9, x9, #0x5e8
  418854:	ldr	x0, [x9, x8, lsl #3]
  418858:	mov	x1, xzr
  41885c:	bl	414260 <error@@Base>
  418860:	add	sp, sp, #0x430
  418864:	ldp	x20, x19, [sp, #80]
  418868:	ldp	x22, x21, [sp, #64]
  41886c:	ldp	x24, x23, [sp, #48]
  418870:	ldp	x26, x25, [sp, #32]
  418874:	ldp	x28, x27, [sp, #16]
  418878:	ldp	x29, x30, [sp], #96
  41887c:	ret
  418880:	mov	w8, #0x3                   	// #3
  418884:	b	418840 <winch@@Base+0xaec>
  418888:	adrp	x8, 432000 <winch@@Base+0x1a2ac>
  41888c:	ldr	x8, [x8, #2040]
  418890:	cmp	x19, x8
  418894:	b.eq	4188a0 <winch@@Base+0xb4c>  // b.none
  418898:	mov	x0, x19
  41889c:	bl	401c30 <pclose@plt>
  4188a0:	mov	w8, #0x4                   	// #4
  4188a4:	b	418840 <winch@@Base+0xaec>
  4188a8:	sub	sp, sp, #0x70
  4188ac:	stp	x29, x30, [sp, #16]
  4188b0:	stp	x28, x27, [sp, #32]
  4188b4:	stp	x26, x25, [sp, #48]
  4188b8:	stp	x24, x23, [sp, #64]
  4188bc:	stp	x22, x21, [sp, #80]
  4188c0:	stp	x20, x19, [sp, #96]
  4188c4:	adrp	x8, 437000 <PC+0x4800>
  4188c8:	ldr	x8, [x8, #224]
  4188cc:	add	x29, sp, #0x10
  4188d0:	cbz	x8, 418aa0 <winch@@Base+0xd4c>
  4188d4:	ldr	x0, [x8, #24]
  4188d8:	cbz	x0, 4188fc <winch@@Base+0xba8>
  4188dc:	ldp	x20, x19, [sp, #96]
  4188e0:	ldp	x22, x21, [sp, #80]
  4188e4:	ldp	x24, x23, [sp, #64]
  4188e8:	ldp	x26, x25, [sp, #48]
  4188ec:	ldp	x28, x27, [sp, #32]
  4188f0:	ldp	x29, x30, [sp, #16]
  4188f4:	add	sp, sp, #0x70
  4188f8:	b	410f3c <clear@@Base+0xd4dc>
  4188fc:	bl	410ca0 <clear@@Base+0xd240>
  418900:	mov	x20, x0
  418904:	mov	x21, xzr
  418908:	adrp	x27, 437000 <PC+0x4800>
  41890c:	adrp	x28, 437000 <PC+0x4800>
  418910:	adrp	x26, 437000 <PC+0x4800>
  418914:	b	418970 <winch@@Base+0xc1c>
  418918:	adrp	x8, 437000 <PC+0x4800>
  41891c:	ldr	x25, [x8, #224]
  418920:	ldr	x22, [sp]
  418924:	ldr	x24, [x25, #32]
  418928:	mov	x0, x24
  41892c:	bl	401830 <strlen@plt>
  418930:	sxtw	x23, w0
  418934:	mov	x0, x24
  418938:	mov	x1, x22
  41893c:	mov	x2, x23
  418940:	bl	4019d0 <strncmp@plt>
  418944:	cbz	w0, 418954 <winch@@Base+0xc00>
  418948:	mov	w24, wzr
  41894c:	cbz	w24, 418970 <winch@@Base+0xc1c>
  418950:	b	418aa4 <winch@@Base+0xd50>
  418954:	ldrb	w8, [x25, #40]
  418958:	cbz	w8, 418ac8 <winch@@Base+0xd74>
  41895c:	ldrb	w8, [x22, x23]
  418960:	cmp	w8, #0xd
  418964:	b.eq	418ac8 <winch@@Base+0xd74>  // b.none
  418968:	cbnz	w8, 418948 <winch@@Base+0xbf4>
  41896c:	b	418ac8 <winch@@Base+0xd74>
  418970:	ldrb	w8, [x27, #640]
  418974:	tst	w8, #0x3
  418978:	b.ne	418aa0 <winch@@Base+0xd4c>  // b.any
  41897c:	mov	x1, sp
  418980:	sub	x2, x29, #0x4
  418984:	mov	x0, x21
  418988:	mov	x19, x21
  41898c:	bl	4100ac <clear@@Base+0xc64c>
  418990:	cmp	x20, #0x0
  418994:	csinc	x20, xzr, x20, eq  // eq = none
  418998:	cmn	x0, #0x1
  41899c:	b.eq	418a90 <winch@@Base+0xd3c>  // b.none
  4189a0:	ldr	w8, [x28, #452]
  4189a4:	mov	x21, x0
  4189a8:	cbz	w8, 4189b8 <winch@@Base+0xc64>
  4189ac:	mov	x0, x20
  4189b0:	mov	x1, x21
  4189b4:	bl	410b44 <clear@@Base+0xd0e4>
  4189b8:	ldr	w8, [x26, #544]
  4189bc:	cmp	w8, #0x2
  4189c0:	b.ne	418918 <winch@@Base+0xbc4>  // b.any
  4189c4:	ldur	w0, [x29, #-4]
  4189c8:	mov	w1, #0x8                   	// #8
  4189cc:	mov	x26, x27
  4189d0:	mov	x27, x28
  4189d4:	bl	409ff0 <clear@@Base+0x6590>
  4189d8:	mov	w23, w0
  4189dc:	bl	40a00c <clear@@Base+0x65ac>
  4189e0:	mov	x22, x0
  4189e4:	mov	w0, #0x1                   	// #1
  4189e8:	mov	w1, w23
  4189ec:	bl	402238 <setlocale@plt+0x578>
  4189f0:	ldr	x1, [sp]
  4189f4:	sub	x3, x29, #0x4
  4189f8:	mov	w4, #0x8                   	// #8
  4189fc:	mov	x2, x22
  418a00:	mov	x23, x0
  418a04:	bl	40a058 <clear@@Base+0x65f8>
  418a08:	adrp	x8, 437000 <PC+0x4800>
  418a0c:	ldr	x28, [x8, #224]
  418a10:	ldr	x25, [x28, #32]
  418a14:	mov	x0, x25
  418a18:	bl	401830 <strlen@plt>
  418a1c:	sxtw	x24, w0
  418a20:	mov	x0, x25
  418a24:	mov	x1, x23
  418a28:	mov	x2, x24
  418a2c:	bl	4019d0 <strncmp@plt>
  418a30:	cbz	w0, 418a3c <winch@@Base+0xce8>
  418a34:	mov	w24, wzr
  418a38:	b	418a6c <winch@@Base+0xd18>
  418a3c:	ldrb	w8, [x28, #40]
  418a40:	cbz	w8, 418a54 <winch@@Base+0xd00>
  418a44:	ldrb	w8, [x23, x24]
  418a48:	cmp	w8, #0xd
  418a4c:	b.eq	418a54 <winch@@Base+0xd00>  // b.none
  418a50:	cbnz	w8, 418a34 <winch@@Base+0xce0>
  418a54:	mov	x0, x19
  418a58:	bl	410ca0 <clear@@Base+0xd240>
  418a5c:	adrp	x8, 437000 <PC+0x4800>
  418a60:	ldr	x8, [x8, #224]
  418a64:	mov	w24, #0x1                   	// #1
  418a68:	str	x0, [x8, #24]
  418a6c:	mov	x0, x22
  418a70:	mov	x28, x27
  418a74:	mov	x27, x26
  418a78:	adrp	x26, 437000 <PC+0x4800>
  418a7c:	bl	401b20 <free@plt>
  418a80:	mov	x0, x23
  418a84:	bl	401b20 <free@plt>
  418a88:	cbz	w24, 418970 <winch@@Base+0xc1c>
  418a8c:	b	418aa4 <winch@@Base+0xd50>
  418a90:	adrp	x0, 41e000 <winch@@Base+0x62ac>
  418a94:	add	x0, x0, #0x59d
  418a98:	mov	x1, xzr
  418a9c:	bl	414260 <error@@Base>
  418aa0:	mov	x19, #0xffffffffffffffff    	// #-1
  418aa4:	mov	x0, x19
  418aa8:	ldp	x20, x19, [sp, #96]
  418aac:	ldp	x22, x21, [sp, #80]
  418ab0:	ldp	x24, x23, [sp, #64]
  418ab4:	ldp	x26, x25, [sp, #48]
  418ab8:	ldp	x28, x27, [sp, #32]
  418abc:	ldp	x29, x30, [sp, #16]
  418ac0:	add	sp, sp, #0x70
  418ac4:	ret
  418ac8:	mov	x0, x19
  418acc:	bl	410ca0 <clear@@Base+0xd240>
  418ad0:	adrp	x8, 437000 <PC+0x4800>
  418ad4:	ldr	x8, [x8, #224]
  418ad8:	str	x0, [x8, #24]
  418adc:	b	418aa4 <winch@@Base+0xd50>
  418ae0:	cmp	w0, #0x1
  418ae4:	b.lt	418b44 <winch@@Base+0xdf0>  // b.tstop
  418ae8:	adrp	x8, 437000 <PC+0x4800>
  418aec:	ldr	x12, [x8, #224]
  418af0:	adrp	x10, 432000 <winch@@Base+0x1a2ac>
  418af4:	add	w9, w0, #0x1
  418af8:	add	x10, x10, #0x7d8
  418afc:	adrp	x11, 437000 <PC+0x4800>
  418b00:	b	418b14 <winch@@Base+0xdc0>
  418b04:	mov	x0, xzr
  418b08:	sub	w9, w9, #0x1
  418b0c:	cmp	w9, #0x1
  418b10:	b.le	418b40 <winch@@Base+0xdec>
  418b14:	cbz	x12, 418b04 <winch@@Base+0xdb0>
  418b18:	ldr	x13, [x12]
  418b1c:	cmp	x13, x10
  418b20:	b.eq	418b04 <winch@@Base+0xdb0>  // b.none
  418b24:	ldr	w12, [x11, #232]
  418b28:	str	x13, [x8, #224]
  418b2c:	add	w12, w12, #0x1
  418b30:	str	w12, [x11, #232]
  418b34:	ldr	x0, [x13, #16]
  418b38:	mov	x12, x13
  418b3c:	b	418b08 <winch@@Base+0xdb4>
  418b40:	ret
  418b44:	mov	x0, xzr
  418b48:	ret
  418b4c:	cmp	w0, #0x1
  418b50:	b.lt	418bb0 <winch@@Base+0xe5c>  // b.tstop
  418b54:	adrp	x8, 437000 <PC+0x4800>
  418b58:	ldr	x12, [x8, #224]
  418b5c:	adrp	x10, 432000 <winch@@Base+0x1a2ac>
  418b60:	add	w9, w0, #0x1
  418b64:	add	x10, x10, #0x7d8
  418b68:	adrp	x11, 437000 <PC+0x4800>
  418b6c:	b	418b80 <winch@@Base+0xe2c>
  418b70:	mov	x0, xzr
  418b74:	sub	w9, w9, #0x1
  418b78:	cmp	w9, #0x1
  418b7c:	b.le	418bac <winch@@Base+0xe58>
  418b80:	cbz	x12, 418b70 <winch@@Base+0xe1c>
  418b84:	ldr	x13, [x12, #8]
  418b88:	cmp	x13, x10
  418b8c:	b.eq	418b70 <winch@@Base+0xe1c>  // b.none
  418b90:	ldr	w12, [x11, #232]
  418b94:	str	x13, [x8, #224]
  418b98:	sub	w12, w12, #0x1
  418b9c:	str	w12, [x11, #232]
  418ba0:	ldr	x0, [x13, #16]
  418ba4:	mov	x12, x13
  418ba8:	b	418b74 <winch@@Base+0xe20>
  418bac:	ret
  418bb0:	mov	x0, xzr
  418bb4:	ret
  418bb8:	adrp	x8, 437000 <PC+0x4800>
  418bbc:	ldr	w0, [x8, #236]
  418bc0:	ret
  418bc4:	adrp	x8, 437000 <PC+0x4800>
  418bc8:	ldr	w0, [x8, #232]
  418bcc:	ret
  418bd0:	adrp	x8, 437000 <PC+0x4800>
  418bd4:	ldr	x8, [x8, #224]
  418bd8:	cbz	x8, 418be4 <winch@@Base+0xe90>
  418bdc:	ldr	x0, [x8, #16]
  418be0:	b	40b02c <clear@@Base+0x75cc>
  418be4:	mov	w0, #0x1                   	// #1
  418be8:	ret
  418bec:	stp	x29, x30, [sp, #-16]!
  418bf0:	adrp	x0, 41c000 <winch@@Base+0x42ac>
  418bf4:	add	x0, x0, #0xf7f
  418bf8:	mov	w1, wzr
  418bfc:	mov	x29, sp
  418c00:	bl	4019a0 <open@plt>
  418c04:	cmp	w0, #0x0
  418c08:	mov	w8, #0x2                   	// #2
  418c0c:	csel	w8, w8, w0, lt  // lt = tstop
  418c10:	adrp	x9, 437000 <PC+0x4800>
  418c14:	str	w8, [x9, #644]
  418c18:	ldp	x29, x30, [sp], #16
  418c1c:	ret
  418c20:	ret
  418c24:	mov	w0, #0x1                   	// #1
  418c28:	ret
  418c2c:	stp	x29, x30, [sp, #-48]!
  418c30:	stp	x20, x19, [sp, #32]
  418c34:	adrp	x20, 437000 <PC+0x4800>
  418c38:	str	x21, [sp, #16]
  418c3c:	mov	x29, sp
  418c40:	b	418c4c <winch@@Base+0xef8>
  418c44:	cmp	w19, #0x1
  418c48:	b.eq	418c7c <winch@@Base+0xf28>  // b.none
  418c4c:	ldr	w0, [x20, #644]
  418c50:	add	x1, x29, #0x1c
  418c54:	mov	w2, #0x1                   	// #1
  418c58:	bl	413a68 <clear@@Base+0x10008>
  418c5c:	cmn	w0, #0x2
  418c60:	b.eq	418c8c <winch@@Base+0xf38>  // b.none
  418c64:	ldrb	w21, [x29, #28]
  418c68:	mov	w19, w0
  418c6c:	tbz	w0, #31, 418c44 <winch@@Base+0xef0>
  418c70:	mov	w0, #0x1                   	// #1
  418c74:	bl	4021c0 <setlocale@plt+0x500>
  418c78:	b	418c44 <winch@@Base+0xef0>
  418c7c:	cmp	w21, #0x0
  418c80:	mov	w8, #0xffffffe0            	// #-32
  418c84:	csel	w8, w8, w21, eq  // eq = none
  418c88:	and	w0, w8, #0xff
  418c8c:	ldp	x20, x19, [sp, #32]
  418c90:	ldr	x21, [sp, #16]
  418c94:	ldp	x29, x30, [sp], #48
  418c98:	ret
  418c9c:	nop
  418ca0:	stp	x29, x30, [sp, #-64]!
  418ca4:	mov	x29, sp
  418ca8:	stp	x19, x20, [sp, #16]
  418cac:	adrp	x20, 42e000 <winch@@Base+0x162ac>
  418cb0:	add	x20, x20, #0xde0
  418cb4:	stp	x21, x22, [sp, #32]
  418cb8:	adrp	x21, 42e000 <winch@@Base+0x162ac>
  418cbc:	add	x21, x21, #0xdd8
  418cc0:	sub	x20, x20, x21
  418cc4:	mov	w22, w0
  418cc8:	stp	x23, x24, [sp, #48]
  418ccc:	mov	x23, x1
  418cd0:	mov	x24, x2
  418cd4:	bl	4017e0 <memcpy@plt-0x40>
  418cd8:	cmp	xzr, x20, asr #3
  418cdc:	b.eq	418d08 <winch@@Base+0xfb4>  // b.none
  418ce0:	asr	x20, x20, #3
  418ce4:	mov	x19, #0x0                   	// #0
  418ce8:	ldr	x3, [x21, x19, lsl #3]
  418cec:	mov	x2, x24
  418cf0:	add	x19, x19, #0x1
  418cf4:	mov	x1, x23
  418cf8:	mov	w0, w22
  418cfc:	blr	x3
  418d00:	cmp	x20, x19
  418d04:	b.ne	418ce8 <winch@@Base+0xf94>  // b.any
  418d08:	ldp	x19, x20, [sp, #16]
  418d0c:	ldp	x21, x22, [sp, #32]
  418d10:	ldp	x23, x24, [sp, #48]
  418d14:	ldp	x29, x30, [sp], #64
  418d18:	ret
  418d1c:	nop
  418d20:	ret

Disassembly of section .fini:

0000000000418d24 <.fini>:
  418d24:	stp	x29, x30, [sp, #-16]!
  418d28:	mov	x29, sp
  418d2c:	ldp	x29, x30, [sp], #16
  418d30:	ret
