
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |  Copyright (C) 2012 - 2025  Claire Xenia Wolf <claire@yosyshq.com>         |
 |  Distributed under an ISC-like license, type "license" to see terms        |
 \----------------------------------------------------------------------------/
 Yosys 0.52+63 (git sha1 7f7ad87b7, clang++ 18.1.3 -fPIC -O3)

-- Executing script file `fir_wrapper.ys' --

1. Executing Verilog-2005 frontend: ../../../fir_wrapper.v
Parsing Verilog input from `../../../fir_wrapper.v' to AST representation.
Generating RTLIL representation for module `\fir_wrapper'.
Warning: Replacing memory \vectOut with list of registers. See ../../../fir_wrapper.v:75
Successfully finished Verilog frontend.

2. Executing Verilog-2005 frontend: ../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v
Parsing Verilog input from `../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v' to AST representation.
Generating RTLIL representation for module `\fir_fir_Pipeline_SHIFTER_LOOP'.
Successfully finished Verilog frontend.

3. Executing Verilog-2005 frontend: ../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v
Parsing Verilog input from `../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v' to AST representation.
Generating RTLIL representation for module `\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
Successfully finished Verilog frontend.

4. Executing Verilog-2005 frontend: ../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v
Parsing Verilog input from `../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v' to AST representation.
Generating RTLIL representation for module `\fir_flow_control_loop_pipe_sequential_init'.
Successfully finished Verilog frontend.

5. Executing Verilog-2005 frontend: ../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v
Parsing Verilog input from `../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v' to AST representation.
Generating RTLIL representation for module `\fir_shift_reg_RAM_AUTO_1R1W'.
Successfully finished Verilog frontend.

6. Executing Verilog-2005 frontend: ../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v
Parsing Verilog input from `../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v' to AST representation.
Generating RTLIL representation for module `\fir_fir_Pipeline_MACC_LOOP'.
Successfully finished Verilog frontend.

7. Executing Verilog-2005 frontend: ../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v
Parsing Verilog input from `../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v' to AST representation.
Generating RTLIL representation for module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0'.
Generating RTLIL representation for module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Successfully finished Verilog frontend.

8. Executing Verilog-2005 frontend: ../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v
Parsing Verilog input from `../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v' to AST representation.
Generating RTLIL representation for module `\fir'.
Successfully finished Verilog frontend.

9. Executing HIERARCHY pass (managing design hierarchy).

9.1. Analyzing design hierarchy..
Top module:  \fir_wrapper
Used module:     \fir
Used module:         \fir_fir_Pipeline_MACC_LOOP
Used module:             \fir_flow_control_loop_pipe_sequential_init
Used module:             \fir_mac_muladd_8ns_6ns_16ns_16_4_1
Used module:                 \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0
Used module:             \fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R
Used module:         \fir_fir_Pipeline_SHIFTER_LOOP
Used module:         \fir_shift_reg_RAM_AUTO_1R1W
Parameter \DataWidth = 8
Parameter \AddressWidth = 3
Parameter \AddressRange = 8

9.2. Executing AST frontend in derive mode using pre-parsed AST for module `\fir_shift_reg_RAM_AUTO_1R1W'.
Parameter \DataWidth = 8
Parameter \AddressWidth = 3
Parameter \AddressRange = 8
Generating RTLIL representation for module `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 8
Parameter \din1_WIDTH = 6
Parameter \din2_WIDTH = 16
Parameter \dout_WIDTH = 16

9.3. Executing AST frontend in derive mode using pre-parsed AST for module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Parameter \ID = 1
Parameter \NUM_STAGE = 4
Parameter \din0_WIDTH = 8
Parameter \din1_WIDTH = 6
Parameter \din2_WIDTH = 16
Parameter \dout_WIDTH = 16
Generating RTLIL representation for module `$paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Parameter \DataWidth = 6
Parameter \AddressWidth = 3
Parameter \AddressRange = 8

9.4. Executing AST frontend in derive mode using pre-parsed AST for module `\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
Parameter \DataWidth = 6
Parameter \AddressWidth = 3
Parameter \AddressRange = 8
Generating RTLIL representation for module `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.

9.5. Analyzing design hierarchy..
Top module:  \fir_wrapper
Used module:     \fir
Used module:         \fir_fir_Pipeline_MACC_LOOP
Used module:             \fir_flow_control_loop_pipe_sequential_init
Used module:             $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1
Used module:                 \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0
Used module:             $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R
Used module:         \fir_fir_Pipeline_SHIFTER_LOOP
Used module:         $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W

9.6. Analyzing design hierarchy..
Top module:  \fir_wrapper
Used module:     \fir
Used module:         \fir_fir_Pipeline_MACC_LOOP
Used module:             \fir_flow_control_loop_pipe_sequential_init
Used module:             $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1
Used module:                 \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0
Used module:             $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R
Used module:         \fir_fir_Pipeline_SHIFTER_LOOP
Used module:         $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W
Removing unused module `\fir_mac_muladd_8ns_6ns_16ns_16_4_1'.
Removing unused module `\fir_shift_reg_RAM_AUTO_1R1W'.
Removing unused module `\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R'.
Removed 3 unused modules.

10. Executing SYNTH_GOWIN pass.

10.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_sim.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\LUT1'.
Generating RTLIL representation for module `\LUT2'.
Generating RTLIL representation for module `\LUT3'.
Generating RTLIL representation for module `\LUT4'.
Generating RTLIL representation for module `\__APICULA_LUT5'.
Generating RTLIL representation for module `\__APICULA_LUT6'.
Generating RTLIL representation for module `\__APICULA_LUT7'.
Generating RTLIL representation for module `\__APICULA_LUT8'.
Generating RTLIL representation for module `\MUX2'.
Generating RTLIL representation for module `\MUX2_LUT5'.
Generating RTLIL representation for module `\MUX2_LUT6'.
Generating RTLIL representation for module `\MUX2_LUT7'.
Generating RTLIL representation for module `\MUX2_LUT8'.
Generating RTLIL representation for module `\DFF'.
Generating RTLIL representation for module `\DFFE'.
Generating RTLIL representation for module `\DFFS'.
Generating RTLIL representation for module `\DFFSE'.
Generating RTLIL representation for module `\DFFR'.
Generating RTLIL representation for module `\DFFRE'.
Generating RTLIL representation for module `\DFFP'.
Generating RTLIL representation for module `\DFFPE'.
Generating RTLIL representation for module `\DFFC'.
Generating RTLIL representation for module `\DFFCE'.
Generating RTLIL representation for module `\DFFN'.
Generating RTLIL representation for module `\DFFNE'.
Generating RTLIL representation for module `\DFFNS'.
Generating RTLIL representation for module `\DFFNSE'.
Generating RTLIL representation for module `\DFFNR'.
Generating RTLIL representation for module `\DFFNRE'.
Generating RTLIL representation for module `\DFFNP'.
Generating RTLIL representation for module `\DFFNPE'.
Generating RTLIL representation for module `\DFFNC'.
Generating RTLIL representation for module `\DFFNCE'.
Generating RTLIL representation for module `\VCC'.
Generating RTLIL representation for module `\GND'.
Generating RTLIL representation for module `\IBUF'.
Generating RTLIL representation for module `\OBUF'.
Generating RTLIL representation for module `\TBUF'.
Generating RTLIL representation for module `\IOBUF'.
Generating RTLIL representation for module `\ELVDS_OBUF'.
Generating RTLIL representation for module `\TLVDS_OBUF'.
Generating RTLIL representation for module `\OSER4'.
Generating RTLIL representation for module `\OSER4_MEM'.
Generating RTLIL representation for module `\OSER8'.
Generating RTLIL representation for module `\OSER10'.
Generating RTLIL representation for module `\OVIDEO'.
Generating RTLIL representation for module `\OSER16'.
Generating RTLIL representation for module `\IDES4'.
Generating RTLIL representation for module `\IDES4_MEM'.
Generating RTLIL representation for module `\IDES8'.
Generating RTLIL representation for module `\IDES10'.
Generating RTLIL representation for module `\IVIDEO'.
Generating RTLIL representation for module `\IDES16'.
Generating RTLIL representation for module `\IDDR'.
Generating RTLIL representation for module `\IDDRC'.
Generating RTLIL representation for module `\DQS'.
Generating RTLIL representation for module `\ODDR'.
Generating RTLIL representation for module `\ODDRC'.
Generating RTLIL representation for module `\GSR'.
Generating RTLIL representation for module `\BANDGAP'.
Generating RTLIL representation for module `\ALU'.
Generating RTLIL representation for module `\RAM16S1'.
Generating RTLIL representation for module `\RAM16S2'.
Generating RTLIL representation for module `\RAM16S4'.
Generating RTLIL representation for module `\RAM16SDP1'.
Generating RTLIL representation for module `\RAM16SDP2'.
Generating RTLIL representation for module `\RAM16SDP4'.
Generating RTLIL representation for module `\SP'.
Generating RTLIL representation for module `\SPX9'.
Generating RTLIL representation for module `\SDP'.
Generating RTLIL representation for module `\SDPX9'.
Generating RTLIL representation for module `\DP'.
Generating RTLIL representation for module `\DPX9'.
Generating RTLIL representation for module `\rPLL'.
Generating RTLIL representation for module `\PLLVR'.
Generating RTLIL representation for module `\OSC'.
Generating RTLIL representation for module `\OSCZ'.
Generating RTLIL representation for module `\OSCF'.
Generating RTLIL representation for module `\OSCH'.
Generating RTLIL representation for module `\OSCW'.
Generating RTLIL representation for module `\OSCO'.
Generating RTLIL representation for module `\DCS'.
Generating RTLIL representation for module `\EMCU'.
Successfully finished Verilog frontend.

10.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_xtra_gw1n.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_xtra_gw1n.v' to AST representation.
Generating RTLIL representation for module `\LUT5'.
Generating RTLIL representation for module `\LUT6'.
Generating RTLIL representation for module `\LUT7'.
Generating RTLIL representation for module `\LUT8'.
Generating RTLIL representation for module `\INV'.
Generating RTLIL representation for module `\IODELAY'.
Generating RTLIL representation for module `\IEM'.
Generating RTLIL representation for module `\ROM16'.
Generating RTLIL representation for module `\ROM'.
Generating RTLIL representation for module `\ROMX9'.
Generating RTLIL representation for module `\pROM'.
Generating RTLIL representation for module `\pROMX9'.
Generating RTLIL representation for module `\SDPB'.
Generating RTLIL representation for module `\SDPX9B'.
Generating RTLIL representation for module `\DPB'.
Generating RTLIL representation for module `\DPX9B'.
Generating RTLIL representation for module `\PADD18'.
Generating RTLIL representation for module `\PADD9'.
Generating RTLIL representation for module `\MULT9X9'.
Generating RTLIL representation for module `\MULT18X18'.
Generating RTLIL representation for module `\MULT36X36'.
Generating RTLIL representation for module `\MULTALU36X18'.
Generating RTLIL representation for module `\MULTADDALU18X18'.
Generating RTLIL representation for module `\MULTALU18X18'.
Generating RTLIL representation for module `\ALU54D'.
Generating RTLIL representation for module `\BUFG'.
Generating RTLIL representation for module `\BUFS'.
Generating RTLIL representation for module `\PLL'.
Generating RTLIL representation for module `\TLVDS_IBUF'.
Generating RTLIL representation for module `\TLVDS_TBUF'.
Generating RTLIL representation for module `\TLVDS_IOBUF'.
Generating RTLIL representation for module `\ELVDS_IBUF'.
Generating RTLIL representation for module `\ELVDS_TBUF'.
Generating RTLIL representation for module `\ELVDS_IOBUF'.
Generating RTLIL representation for module `\MIPI_IBUF'.
Generating RTLIL representation for module `\MIPI_IBUF_HS'.
Generating RTLIL representation for module `\MIPI_IBUF_LP'.
Generating RTLIL representation for module `\MIPI_OBUF'.
Generating RTLIL representation for module `\MIPI_OBUF_A'.
Generating RTLIL representation for module `\ELVDS_IBUF_MIPI'.
Generating RTLIL representation for module `\I3C_IOBUF'.
Generating RTLIL representation for module `\CLKDIV'.
Generating RTLIL representation for module `\DHCEN'.
Generating RTLIL representation for module `\DLLDLY'.
Generating RTLIL representation for module `\FLASH96K'.
Generating RTLIL representation for module `\FLASH256K'.
Generating RTLIL representation for module `\FLASH608K'.
Generating RTLIL representation for module `\DQCE'.
Generating RTLIL representation for module `\CLKDIV2'.
Generating RTLIL representation for module `\DHCENC'.
Generating RTLIL representation for module `\FLASH64K'.
Generating RTLIL representation for module `\FLASH64KZ'.
Successfully finished Verilog frontend.

10.3. Executing HIERARCHY pass (managing design hierarchy).

10.3.1. Analyzing design hierarchy..
Top module:  \fir_wrapper
Used module:     \fir
Used module:         \fir_fir_Pipeline_MACC_LOOP
Used module:             \fir_flow_control_loop_pipe_sequential_init
Used module:             $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1
Used module:                 \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0
Used module:             $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R
Used module:         \fir_fir_Pipeline_SHIFTER_LOOP
Used module:         $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W

10.3.2. Analyzing design hierarchy..
Top module:  \fir_wrapper
Used module:     \fir
Used module:         \fir_fir_Pipeline_MACC_LOOP
Used module:             \fir_flow_control_loop_pipe_sequential_init
Used module:             $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1
Used module:                 \fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0
Used module:             $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R
Used module:         \fir_fir_Pipeline_SHIFTER_LOOP
Used module:         $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W
Removed 0 unused modules.

10.4. Executing PROC pass (convert processes to netlists).

10.4.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:0$398'.
Removing empty process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:0$394'.
Cleaned up 0 empty switches.

10.4.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Marked 4 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:289$358 in module fir.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:281$356 in module fir.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:273$354 in module fir.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:265$352 in module fir.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:257$350 in module fir.
Marked 2 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:247$347 in module fir.
Marked 2 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:237$344 in module fir.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:229$342 in module fir.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:221$338 in module fir.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:213$336 in module fir.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:203$334 in module fir.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:193$332 in module fir.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:185$330 in module fir.
Marked 2 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:167$322 in module fir.
Marked 2 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:155$318 in module fir.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:147$316 in module fir.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:322$307 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:314$301 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:306$295 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:298$289 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:290$285 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:282$279 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:274$269 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:266$263 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:258$259 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:250$251 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:242$245 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:216$231 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206$225 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:196$222 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:186$219 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:176$216 in module fir_fir_Pipeline_MACC_LOOP.
Marked 2 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:164$210 in module fir_fir_Pipeline_MACC_LOOP.
Marked 2 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:152$204 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:144$202 in module fir_fir_Pipeline_MACC_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:97$169 in module fir_flow_control_loop_pipe_sequential_init.
Marked 2 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:85$165 in module fir_flow_control_loop_pipe_sequential_init.
Marked 2 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:67$160 in module fir_flow_control_loop_pipe_sequential_init.
Marked 2 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:68$382 in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
Marked 2 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:51$371 in module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:254$141 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:246$131 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:238$123 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:230$103 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:222$97 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 3 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:208$93 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:200$87 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:192$81 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:184$77 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:176$71 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:168$65 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:160$57 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:143$45 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 2 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:131$39 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 2 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:119$31 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 1 switch rules as full_case in process $proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:111$29 in module fir_fir_Pipeline_SHIFTER_LOOP.
Marked 3 switch rules as full_case in process $proc$../../../fir_wrapper.v:65$5 in module fir_wrapper.
Removed a total of 0 dead cases.

10.4.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 3 redundant assignments.
Promoted 68 assignments to connections.

10.4.4. Executing PROC_INIT pass (extract init attributes).
Found init rule in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:0$368'.
  Set init value: \ap_CS_fsm = 5'00001
  Set init value: \grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg = 1'0
  Set init value: \grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg = 1'0
Found init rule in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:0$312'.
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \ap_done_reg = 1'0
  Set init value: \ap_enable_reg_pp0_iter2 = 1'0
  Set init value: \ap_enable_reg_pp0_iter3 = 1'0
  Set init value: \ap_enable_reg_pp0_iter4 = 1'0
  Set init value: \acc_fu_36 = 16'0000000000000000
  Set init value: \i_1_fu_40 = 4'0000
Found init rule in `\fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:0$175'.
  Set init value: \ap_loop_init_int = 1'1
  Set init value: \ap_done_cache = 1'0
Found init rule in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:0$155'.
  Set init value: \ap_CS_fsm = 1'1
  Set init value: \ap_enable_reg_pp0_iter1 = 1'0
  Set init value: \i_fu_40 = 4'0000
  Set init value: \ap_done_reg = 1'0

10.4.5. Executing PROC_ARST pass (detect async resets in processes).

10.4.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.
<suppressed ~99 debug messages>

10.4.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:0$368'.
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:289$358'.
     1/4: $4\ap_NS_fsm[4:0]
     2/4: $3\ap_NS_fsm[4:0]
     3/4: $2\ap_NS_fsm[4:0]
     4/4: $1\ap_NS_fsm[4:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:281$356'.
     1/1: $1\y_ap_vld[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:273$354'.
     1/1: $1\shift_reg_we1[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:265$352'.
     1/1: $1\shift_reg_we0[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:257$350'.
     1/1: $1\shift_reg_ce1[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:247$347'.
     1/2: $2\shift_reg_ce0[0:0]
     2/2: $1\shift_reg_ce0[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:237$344'.
     1/2: $2\shift_reg_address0[2:0]
     2/2: $1\shift_reg_address0[2:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:229$342'.
     1/1: $1\ap_ready[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:221$338'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:213$336'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:203$334'.
     1/1: $1\ap_ST_fsm_state4_blk[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:193$332'.
     1/1: $1\ap_ST_fsm_state2_blk[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:185$330'.
     1/1: $1\ap_ST_fsm_state1_blk[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:179$328'.
     1/1: $0\x_read_reg_72[7:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:167$322'.
     1/1: $0\grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:155$318'.
     1/1: $0\grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg[0:0]
Creating decoders for process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:147$316'.
     1/1: $0\ap_CS_fsm[4:0]
Creating decoders for process `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:32$395'.
     1/1: $0\q0[5:0]
Creating decoders for process `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39$315'.
     1/4: $0\p_reg[47:0]
     2/4: $0\b_reg[17:0]
     3/4: $0\a_reg[24:0]
     4/4: $0\m_reg[42:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:0$312'.
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:322$307'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:314$301'.
     1/1: $1\shift_reg_ce0_local[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:306$295'.
     1/1: $1\filter_taps_ce0_local[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:298$289'.
     1/1: $1\ap_sig_allocacmp_i[3:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:290$285'.
     1/1: $1\ap_sig_allocacmp_acc_load[15:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:282$279'.
     1/1: $1\ap_ready_int[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:274$269'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:266$263'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:258$259'.
     1/1: $1\ap_done_int[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:250$251'.
     1/1: $1\ap_condition_exit_pp0_iter0_stage0[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:242$245'.
     1/1: $1\acc_out_ap_vld[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:235$243'.
     1/2: $0\ap_loop_exit_ready_pp0_iter3_reg[0:0]
     2/2: $0\icmp_ln66_reg_156_pp0_iter2_reg[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:226$239'.
     1/4: $0\ap_loop_exit_ready_pp0_iter2_reg[0:0]
     2/4: $0\ap_loop_exit_ready_pp0_iter1_reg[0:0]
     3/4: $0\icmp_ln66_reg_156_pp0_iter1_reg[0:0]
     4/4: $0\icmp_ln66_reg_156[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:216$231'.
     1/1: $0\i_1_fu_40[3:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206$225'.
     1/1: $0\acc_fu_36[15:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:196$222'.
     1/1: $0\ap_enable_reg_pp0_iter4[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:186$219'.
     1/1: $0\ap_enable_reg_pp0_iter3[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:176$216'.
     1/1: $0\ap_enable_reg_pp0_iter2[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:164$210'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:152$204'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:144$202'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:0$175'.
Creating decoders for process `\fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:97$169'.
     1/1: $1\ap_done[0:0]
Creating decoders for process `\fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:85$165'.
     1/1: $0\ap_done_cache[0:0]
Creating decoders for process `\fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:67$160'.
     1/1: $0\ap_loop_init_int[0:0]
Creating decoders for process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:68$382'.
     1/7: $2$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$391
     2/7: $2$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_DATA[7:0]$390
     3/7: $2$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_ADDR[2:0]$389
     4/7: $1$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$388
     5/7: $1$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_DATA[7:0]$387
     6/7: $1$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_ADDR[2:0]$386
     7/7: $0\q1[7:0]
Creating decoders for process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:51$371'.
     1/7: $2$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$380
     2/7: $2$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_DATA[7:0]$379
     3/7: $2$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_ADDR[2:0]$378
     4/7: $1$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$377
     5/7: $1$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_DATA[7:0]$376
     6/7: $1$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_ADDR[2:0]$375
     7/7: $0\q0[7:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:0$155'.
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:277$144'.
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:254$141'.
     1/1: $1\ap_NS_fsm[0:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:246$131'.
     1/1: $1\shift_reg_we1_local[0:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:238$123'.
     1/1: $1\shift_reg_we0_local[0:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:230$103'.
     1/1: $1\shift_reg_ce1_local[0:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:222$97'.
     1/1: $1\shift_reg_ce0_local[0:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:208$93'.
     1/3: $3\shift_reg_address1_local[2:0]
     2/3: $2\shift_reg_address1_local[2:0]
     3/3: $1\shift_reg_address1_local[2:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:200$87'.
     1/1: $1\ap_sig_allocacmp_i_1[3:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:192$81'.
     1/1: $1\ap_ready_int[0:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:184$77'.
     1/1: $1\ap_idle_pp0[0:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:176$71'.
     1/1: $1\ap_idle[0:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:168$65'.
     1/1: $1\ap_done_int[0:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:160$57'.
     1/1: $1\ap_condition_exit_pp0_iter0_stage0[0:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:153$53'.
     1/2: $0\icmp_ln58_reg_145[0:0]
     2/2: $0\i_1_reg_137[3:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:143$45'.
     1/1: $0\i_fu_40[3:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:131$39'.
     1/1: $0\ap_enable_reg_pp0_iter1[0:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:119$31'.
     1/1: $0\ap_done_reg[0:0]
Creating decoders for process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:111$29'.
     1/1: $0\ap_CS_fsm[0:0]
Creating decoders for process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
     1/23: $3$mem2reg_rd$\vectOut$../../../fir_wrapper.v:85$1_DATA[7:0]$28
     2/23: $0\vectOut[2][3:0] [3]
     3/23: $0\vectOut[2][3:0] [2]
     4/23: $0\vectOut[2][3:0] [1]
     5/23: $0\vectOut[2][3:0] [0]
     6/23: $2$memwr$\stimIn$../../../fir_wrapper.v:84$4_DATA[7:0]$26
     7/23: $2$memwr$\stimIn$../../../fir_wrapper.v:84$4_ADDR[2:0]$25
     8/23: $2$mem2reg_rd$\vectOut$../../../fir_wrapper.v:85$1_DATA[7:0]$24
     9/23: $2$mem2reg_rd$\vectOut$../../../fir_wrapper.v:85$1_ADDR[1:0]$23
    10/23: $1$mem2bits$\stimIn$../../../fir_wrapper.v:70$3[7:0]$16
    11/23: $1$mem2bits$\stimIn$../../../fir_wrapper.v:69$2[7:0]$15
    12/23: $1$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$19
    13/23: $1$memwr$\stimIn$../../../fir_wrapper.v:84$4_DATA[7:0]$18
    14/23: $1$memwr$\stimIn$../../../fir_wrapper.v:84$4_ADDR[2:0]$17
    15/23: $1$mem2reg_rd$\vectOut$../../../fir_wrapper.v:85$1_DATA[7:0]$14
    16/23: $1$mem2reg_rd$\vectOut$../../../fir_wrapper.v:85$1_ADDR[1:0]$13
    17/23: $2$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$27
    18/23: $0\vectOut[1][7:0]
    19/23: $0\vectOut[0][7:0]
    20/23: $0\x[7:0]
    21/23: $0\ap_start[0:0]
    22/23: $0\ap_rst[0:0]
    23/23: $0\Dout_emu[7:0]

10.4.8. Executing PROC_DLATCH pass (convert process syncs to latches).
No latch inferred for signal `\fir.\ap_NS_fsm' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:289$358'.
No latch inferred for signal `\fir.\y_ap_vld' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:281$356'.
No latch inferred for signal `\fir.\shift_reg_we1' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:273$354'.
No latch inferred for signal `\fir.\shift_reg_we0' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:265$352'.
No latch inferred for signal `\fir.\shift_reg_ce1' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:257$350'.
No latch inferred for signal `\fir.\shift_reg_ce0' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:247$347'.
No latch inferred for signal `\fir.\shift_reg_address0' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:237$344'.
No latch inferred for signal `\fir.\ap_ready' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:229$342'.
No latch inferred for signal `\fir.\ap_idle' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:221$338'.
No latch inferred for signal `\fir.\ap_done' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:213$336'.
No latch inferred for signal `\fir.\ap_ST_fsm_state4_blk' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:203$334'.
No latch inferred for signal `\fir.\ap_ST_fsm_state2_blk' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:193$332'.
No latch inferred for signal `\fir.\ap_ST_fsm_state1_blk' from process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:185$330'.
No latch inferred for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_NS_fsm' from process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:322$307'.
No latch inferred for signal `\fir_fir_Pipeline_MACC_LOOP.\shift_reg_ce0_local' from process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:314$301'.
No latch inferred for signal `\fir_fir_Pipeline_MACC_LOOP.\filter_taps_ce0_local' from process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:306$295'.
No latch inferred for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_sig_allocacmp_i' from process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:298$289'.
No latch inferred for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_sig_allocacmp_acc_load' from process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:290$285'.
No latch inferred for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_ready_int' from process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:282$279'.
No latch inferred for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_idle_pp0' from process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:274$269'.
No latch inferred for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_idle' from process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:266$263'.
No latch inferred for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_done_int' from process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:258$259'.
No latch inferred for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_condition_exit_pp0_iter0_stage0' from process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:250$251'.
No latch inferred for signal `\fir_fir_Pipeline_MACC_LOOP.\acc_out_ap_vld' from process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:242$245'.
No latch inferred for signal `\fir_flow_control_loop_pipe_sequential_init.\ap_done' from process `\fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:97$169'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\ap_condition_184' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:277$144'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\ap_NS_fsm' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:254$141'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\shift_reg_we1_local' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:246$131'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\shift_reg_we0_local' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:238$123'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\shift_reg_ce1_local' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:230$103'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\shift_reg_ce0_local' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:222$97'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\shift_reg_address1_local' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:208$93'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\ap_sig_allocacmp_i_1' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:200$87'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\ap_ready_int' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:192$81'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\ap_idle_pp0' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:184$77'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\ap_idle' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:176$71'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\ap_done_int' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:168$65'.
No latch inferred for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\ap_condition_exit_pp0_iter0_stage0' from process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:160$57'.

10.4.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `\fir.\x_read_reg_72' using process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:179$328'.
  created $dff cell `$procdff$1215' with positive edge clock.
Creating register for signal `\fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg' using process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:167$322'.
  created $dff cell `$procdff$1216' with positive edge clock.
Creating register for signal `\fir.\grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg' using process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:155$318'.
  created $dff cell `$procdff$1217' with positive edge clock.
Creating register for signal `\fir.\ap_CS_fsm' using process `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:147$316'.
  created $dff cell `$procdff$1218' with positive edge clock.
Creating register for signal `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.\q0' using process `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:32$395'.
  created $dff cell `$procdff$1219' with positive edge clock.
Creating register for signal `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.\m_reg' using process `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39$315'.
  created $dff cell `$procdff$1220' with positive edge clock.
Creating register for signal `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.\a_reg' using process `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39$315'.
  created $dff cell `$procdff$1221' with positive edge clock.
Creating register for signal `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.\b_reg' using process `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39$315'.
  created $dff cell `$procdff$1222' with positive edge clock.
Creating register for signal `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.\p_reg' using process `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39$315'.
  created $dff cell `$procdff$1223' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\icmp_ln66_reg_156_pp0_iter2_reg' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:235$243'.
  created $dff cell `$procdff$1224' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_loop_exit_ready_pp0_iter3_reg' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:235$243'.
  created $dff cell `$procdff$1225' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\icmp_ln66_reg_156' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:226$239'.
  created $dff cell `$procdff$1226' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\icmp_ln66_reg_156_pp0_iter1_reg' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:226$239'.
  created $dff cell `$procdff$1227' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_loop_exit_ready_pp0_iter1_reg' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:226$239'.
  created $dff cell `$procdff$1228' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_loop_exit_ready_pp0_iter2_reg' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:226$239'.
  created $dff cell `$procdff$1229' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\i_1_fu_40' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:216$231'.
  created $dff cell `$procdff$1230' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\acc_fu_36' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206$225'.
  created $dff cell `$procdff$1231' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_enable_reg_pp0_iter4' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:196$222'.
  created $dff cell `$procdff$1232' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_enable_reg_pp0_iter3' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:186$219'.
  created $dff cell `$procdff$1233' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_enable_reg_pp0_iter2' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:176$216'.
  created $dff cell `$procdff$1234' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_enable_reg_pp0_iter1' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:164$210'.
  created $dff cell `$procdff$1235' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_done_reg' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:152$204'.
  created $dff cell `$procdff$1236' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_MACC_LOOP.\ap_CS_fsm' using process `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:144$202'.
  created $dff cell `$procdff$1237' with positive edge clock.
Creating register for signal `\fir_flow_control_loop_pipe_sequential_init.\ap_done_cache' using process `\fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:85$165'.
  created $dff cell `$procdff$1238' with positive edge clock.
Creating register for signal `\fir_flow_control_loop_pipe_sequential_init.\ap_loop_init_int' using process `\fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:67$160'.
  created $dff cell `$procdff$1239' with positive edge clock.
Creating register for signal `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.\q1' using process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:68$382'.
  created $dff cell `$procdff$1240' with positive edge clock.
Creating register for signal `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_ADDR' using process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:68$382'.
  created $dff cell `$procdff$1241' with positive edge clock.
Creating register for signal `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_DATA' using process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:68$382'.
  created $dff cell `$procdff$1242' with positive edge clock.
Creating register for signal `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN' using process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:68$382'.
  created $dff cell `$procdff$1243' with positive edge clock.
Creating register for signal `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.\q0' using process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:51$371'.
  created $dff cell `$procdff$1244' with positive edge clock.
Creating register for signal `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_ADDR' using process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:51$371'.
  created $dff cell `$procdff$1245' with positive edge clock.
Creating register for signal `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_DATA' using process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:51$371'.
  created $dff cell `$procdff$1246' with positive edge clock.
Creating register for signal `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN' using process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:51$371'.
  created $dff cell `$procdff$1247' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\i_1_reg_137' using process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:153$53'.
  created $dff cell `$procdff$1248' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\icmp_ln58_reg_145' using process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:153$53'.
  created $dff cell `$procdff$1249' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\i_fu_40' using process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:143$45'.
  created $dff cell `$procdff$1250' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\ap_enable_reg_pp0_iter1' using process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:131$39'.
  created $dff cell `$procdff$1251' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\ap_done_reg' using process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:119$31'.
  created $dff cell `$procdff$1252' with positive edge clock.
Creating register for signal `\fir_fir_Pipeline_SHIFTER_LOOP.\ap_CS_fsm' using process `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:111$29'.
  created $dff cell `$procdff$1253' with positive edge clock.
Creating register for signal `\fir_wrapper.\Dout_emu' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$1254' with positive edge clock.
Creating register for signal `\fir_wrapper.\ap_rst' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$1255' with positive edge clock.
Creating register for signal `\fir_wrapper.\ap_start' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$1256' with positive edge clock.
Creating register for signal `\fir_wrapper.\x' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$1257' with positive edge clock.
Creating register for signal `\fir_wrapper.\vectOut[0]' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$1258' with positive edge clock.
Creating register for signal `\fir_wrapper.\vectOut[1]' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$1259' with positive edge clock.
Creating register for signal `\fir_wrapper.\vectOut[2] [3:0]' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$1260' with positive edge clock.
Creating register for signal `\fir_wrapper.$mem2reg_rd$\vectOut$../../../fir_wrapper.v:85$1_ADDR' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$1261' with positive edge clock.
Creating register for signal `\fir_wrapper.$mem2reg_rd$\vectOut$../../../fir_wrapper.v:85$1_DATA' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$1262' with positive edge clock.
Creating register for signal `\fir_wrapper.$mem2bits$\stimIn$../../../fir_wrapper.v:69$2' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$1263' with positive edge clock.
Creating register for signal `\fir_wrapper.$mem2bits$\stimIn$../../../fir_wrapper.v:70$3' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$1264' with positive edge clock.
Creating register for signal `\fir_wrapper.$memwr$\stimIn$../../../fir_wrapper.v:84$4_ADDR' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$1265' with positive edge clock.
Creating register for signal `\fir_wrapper.$memwr$\stimIn$../../../fir_wrapper.v:84$4_DATA' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$1266' with positive edge clock.
Creating register for signal `\fir_wrapper.$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN' using process `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
  created $dff cell `$procdff$1267' with positive edge clock.

10.4.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.4.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:0$368'.
Found and cleaned up 4 empty switches in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:289$358'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:289$358'.
Found and cleaned up 1 empty switch in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:281$356'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:281$356'.
Found and cleaned up 1 empty switch in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:273$354'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:273$354'.
Found and cleaned up 1 empty switch in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:265$352'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:265$352'.
Found and cleaned up 1 empty switch in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:257$350'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:257$350'.
Found and cleaned up 2 empty switches in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:247$347'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:247$347'.
Found and cleaned up 2 empty switches in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:237$344'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:237$344'.
Found and cleaned up 1 empty switch in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:229$342'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:229$342'.
Found and cleaned up 1 empty switch in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:221$338'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:221$338'.
Found and cleaned up 1 empty switch in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:213$336'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:213$336'.
Found and cleaned up 1 empty switch in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:203$334'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:203$334'.
Found and cleaned up 1 empty switch in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:193$332'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:193$332'.
Found and cleaned up 1 empty switch in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:185$330'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:185$330'.
Found and cleaned up 1 empty switch in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:179$328'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:179$328'.
Found and cleaned up 3 empty switches in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:167$322'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:167$322'.
Found and cleaned up 3 empty switches in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:155$318'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:155$318'.
Found and cleaned up 1 empty switch in `\fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:147$316'.
Removing empty process `fir.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir.v:147$316'.
Found and cleaned up 1 empty switch in `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:32$395'.
Removing empty process `$paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:32$395'.
Found and cleaned up 1 empty switch in `\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39$315'.
Removing empty process `fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:39$315'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:0$312'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:322$307'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:322$307'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:314$301'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:314$301'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:306$295'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:306$295'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:298$289'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:298$289'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:290$285'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:290$285'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:282$279'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:282$279'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:274$269'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:274$269'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:266$263'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:266$263'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:258$259'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:258$259'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:250$251'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:250$251'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:242$245'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:242$245'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:235$243'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:235$243'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:226$239'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:226$239'.
Found and cleaned up 3 empty switches in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:216$231'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:216$231'.
Found and cleaned up 3 empty switches in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206$225'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:206$225'.
Found and cleaned up 2 empty switches in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:196$222'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:196$222'.
Found and cleaned up 2 empty switches in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:186$219'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:186$219'.
Found and cleaned up 2 empty switches in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:176$216'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:176$216'.
Found and cleaned up 3 empty switches in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:164$210'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:164$210'.
Found and cleaned up 3 empty switches in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:152$204'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:152$204'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:144$202'.
Removing empty process `fir_fir_Pipeline_MACC_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:144$202'.
Removing empty process `fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:0$175'.
Found and cleaned up 1 empty switch in `\fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:97$169'.
Removing empty process `fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:97$169'.
Found and cleaned up 3 empty switches in `\fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:85$165'.
Removing empty process `fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:85$165'.
Found and cleaned up 3 empty switches in `\fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:67$160'.
Removing empty process `fir_flow_control_loop_pipe_sequential_init.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_flow_control_loop_pipe_sequential_init.v:67$160'.
Found and cleaned up 2 empty switches in `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:68$382'.
Removing empty process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:68$382'.
Found and cleaned up 2 empty switches in `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:51$371'.
Removing empty process `$paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:51$371'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:0$155'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:277$144'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:254$141'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:254$141'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:246$131'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:246$131'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:238$123'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:238$123'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:230$103'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:230$103'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:222$97'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:222$97'.
Found and cleaned up 3 empty switches in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:208$93'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:208$93'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:200$87'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:200$87'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:192$81'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:192$81'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:184$77'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:184$77'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:176$71'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:176$71'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:168$65'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:168$65'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:160$57'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:160$57'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:153$53'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:153$53'.
Found and cleaned up 3 empty switches in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:143$45'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:143$45'.
Found and cleaned up 3 empty switches in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:131$39'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:131$39'.
Found and cleaned up 3 empty switches in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:119$31'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:119$31'.
Found and cleaned up 1 empty switch in `\fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:111$29'.
Removing empty process `fir_fir_Pipeline_SHIFTER_LOOP.$proc$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:111$29'.
Found and cleaned up 3 empty switches in `\fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
Removing empty process `fir_wrapper.$proc$../../../fir_wrapper.v:65$5'.
Cleaned up 99 empty switches.

10.4.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir.
<suppressed ~33 debug messages>
Optimizing module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
Optimizing module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Optimizing module fir_fir_Pipeline_MACC_LOOP.
<suppressed ~94 debug messages>
Optimizing module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Optimizing module fir_flow_control_loop_pipe_sequential_init.
<suppressed ~9 debug messages>
Optimizing module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
Optimizing module fir_fir_Pipeline_SHIFTER_LOOP.
<suppressed ~95 debug messages>
Optimizing module fir_wrapper.
<suppressed ~1 debug messages>

10.5. Executing FLATTEN pass (flatten design).
Deleting now unused module fir.
Deleting now unused module $paramod$7ea3157b04fd3706e11e42fcd0c231a4e6473754\fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.
Deleting now unused module fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0.
Deleting now unused module fir_fir_Pipeline_MACC_LOOP.
Deleting now unused module $paramod$235f28d4f3756563ae56d8342a74c5428c94a82a\fir_mac_muladd_8ns_6ns_16ns_16_4_1.
Deleting now unused module fir_flow_control_loop_pipe_sequential_init.
Deleting now unused module $paramod$b8a3f50e9ed503e7e4022fd33e39115c9f2350f1\fir_shift_reg_RAM_AUTO_1R1W.
Deleting now unused module fir_fir_Pipeline_SHIFTER_LOOP.
<suppressed ~9 debug messages>

10.6. Executing TRIBUF pass.

10.7. Executing DEMINOUT pass (demote inout ports to input or output).

10.8. Executing SYNTH pass.

10.8.1. Executing PROC pass (convert processes to netlists).

10.8.1.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.8.1.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

10.8.1.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

10.8.1.4. Executing PROC_INIT pass (extract init attributes).

10.8.1.5. Executing PROC_ARST pass (detect async resets in processes).

10.8.1.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

10.8.1.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

10.8.1.8. Executing PROC_DLATCH pass (convert process syncs to latches).

10.8.1.9. Executing PROC_DFF pass (convert process syncs to FFs).

10.8.1.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

10.8.1.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

10.8.1.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir_wrapper.
<suppressed ~8 debug messages>

10.8.2. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir_wrapper.

10.8.3. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fir_wrapper..
Removed 62 unused cells and 659 unused wires.
<suppressed ~82 debug messages>

10.8.4. Executing CHECK pass (checking for obvious problems).
Checking module fir_wrapper...
Warning: Wire fir_wrapper.\vectOut[2] [7] is used but has no driver.
Warning: Wire fir_wrapper.\vectOut[2] [6] is used but has no driver.
Warning: Wire fir_wrapper.\vectOut[2] [5] is used but has no driver.
Warning: Wire fir_wrapper.\vectOut[2] [4] is used but has no driver.
Found and reported 4 problems.

10.8.5. Executing OPT pass (performing simple optimizations).

10.8.5.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir_wrapper.

10.8.5.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fir_wrapper'.
<suppressed ~51 debug messages>
Removed a total of 17 cells.

10.8.5.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fir_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
    dead port 2/2 on $mux $flatten\u_fir.$procmux$761.
    dead port 1/2 on $mux $flatten\u_fir.$procmux$786.
    dead port 1/2 on $mux $flatten\u_fir.$procmux$795.
    dead port 2/2 on $mux $flatten\u_fir.$procmux$751.
    dead port 1/2 on $mux $flatten\u_fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51.$procmux$1038.
    dead port 1/2 on $mux $flatten\u_fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51.$procmux$1041.
    dead port 2/2 on $mux $flatten\u_fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51.$procmux$1043.
    dead port 2/2 on $mux $flatten\u_fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51.$procmux$1049.
    dead port 2/2 on $mux $flatten\u_fir.\shift_reg_U.$procmux$1001.
    dead port 2/2 on $mux $flatten\u_fir.\shift_reg_U.$procmux$1007.
    dead port 2/2 on $mux $flatten\u_fir.\shift_reg_U.$procmux$965.
    dead port 2/2 on $mux $flatten\u_fir.\shift_reg_U.$procmux$971.
    dead port 2/2 on $mux $flatten\u_fir.\shift_reg_U.$procmux$977.
    dead port 2/2 on $mux $flatten\u_fir.\shift_reg_U.$procmux$995.
    dead port 2/2 on $mux $flatten\u_fir.$procmux$742.
    dead port 1/2 on $mux $procmux$1108.
    dead port 1/2 on $mux $procmux$1111.
    dead port 1/2 on $mux $procmux$1141.
    dead port 1/2 on $mux $procmux$1147.
    dead port 1/2 on $mux $procmux$1186.
Removed 20 multiplexer ports.
<suppressed ~64 debug messages>

10.8.5.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fir_wrapper.
    Consolidated identical input bits for $mux cell $flatten\u_fir.\shift_reg_U.$procmux$963:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_fir.\shift_reg_U.$procmux$963_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_fir.\shift_reg_U.$procmux$963_Y [0]
      New connections: $flatten\u_fir.\shift_reg_U.$procmux$963_Y [7:1] = { $flatten\u_fir.\shift_reg_U.$procmux$963_Y [0] $flatten\u_fir.\shift_reg_U.$procmux$963_Y [0] $flatten\u_fir.\shift_reg_U.$procmux$963_Y [0] $flatten\u_fir.\shift_reg_U.$procmux$963_Y [0] $flatten\u_fir.\shift_reg_U.$procmux$963_Y [0] $flatten\u_fir.\shift_reg_U.$procmux$963_Y [0] $flatten\u_fir.\shift_reg_U.$procmux$963_Y [0] }
    Consolidated identical input bits for $mux cell $flatten\u_fir.\shift_reg_U.$procmux$993:
      Old ports: A=8'00000000, B=8'11111111, Y=$flatten\u_fir.\shift_reg_U.$procmux$993_Y
      New ports: A=1'0, B=1'1, Y=$flatten\u_fir.\shift_reg_U.$procmux$993_Y [0]
      New connections: $flatten\u_fir.\shift_reg_U.$procmux$993_Y [7:1] = { $flatten\u_fir.\shift_reg_U.$procmux$993_Y [0] $flatten\u_fir.\shift_reg_U.$procmux$993_Y [0] $flatten\u_fir.\shift_reg_U.$procmux$993_Y [0] $flatten\u_fir.\shift_reg_U.$procmux$993_Y [0] $flatten\u_fir.\shift_reg_U.$procmux$993_Y [0] $flatten\u_fir.\shift_reg_U.$procmux$993_Y [0] $flatten\u_fir.\shift_reg_U.$procmux$993_Y [0] }
    Consolidated identical input bits for $mux cell $procmux$1183:
      Old ports: A=8'11111111, B=8'00000000, Y=$procmux$1183_Y
      New ports: A=1'1, B=1'0, Y=$procmux$1183_Y [0]
      New connections: $procmux$1183_Y [7:1] = { $procmux$1183_Y [0] $procmux$1183_Y [0] $procmux$1183_Y [0] $procmux$1183_Y [0] $procmux$1183_Y [0] $procmux$1183_Y [0] $procmux$1183_Y [0] }
  Optimizing cells in module \fir_wrapper.
    Consolidated identical input bits for $mux cell $flatten\u_fir.\shift_reg_U.$procmux$1010:
      Old ports: A=8'00000000, B=$flatten\u_fir.\shift_reg_U.$2$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$380, Y=$flatten\u_fir.\shift_reg_U.$0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$374
      New ports: A=1'0, B=$flatten\u_fir.\shift_reg_U.$procmux$993_Y [0], Y=$flatten\u_fir.\shift_reg_U.$0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$374 [0]
      New connections: $flatten\u_fir.\shift_reg_U.$0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$374 [7:1] = { $flatten\u_fir.\shift_reg_U.$0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$374 [0] $flatten\u_fir.\shift_reg_U.$0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$374 [0] $flatten\u_fir.\shift_reg_U.$0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$374 [0] $flatten\u_fir.\shift_reg_U.$0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$374 [0] $flatten\u_fir.\shift_reg_U.$0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$374 [0] $flatten\u_fir.\shift_reg_U.$0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$374 [0] $flatten\u_fir.\shift_reg_U.$0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:55$369_EN[7:0]$374 [0] }
    Consolidated identical input bits for $mux cell $flatten\u_fir.\shift_reg_U.$procmux$980:
      Old ports: A=8'00000000, B=$flatten\u_fir.\shift_reg_U.$2$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$391, Y=$flatten\u_fir.\shift_reg_U.$0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$385
      New ports: A=1'0, B=$flatten\u_fir.\shift_reg_U.$procmux$963_Y [0], Y=$flatten\u_fir.\shift_reg_U.$0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$385 [0]
      New connections: $flatten\u_fir.\shift_reg_U.$0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$385 [7:1] = { $flatten\u_fir.\shift_reg_U.$0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$385 [0] $flatten\u_fir.\shift_reg_U.$0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$385 [0] $flatten\u_fir.\shift_reg_U.$0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$385 [0] $flatten\u_fir.\shift_reg_U.$0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$385 [0] $flatten\u_fir.\shift_reg_U.$0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$385 [0] $flatten\u_fir.\shift_reg_U.$0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$385 [0] $flatten\u_fir.\shift_reg_U.$0$memwr$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:72$370_EN[7:0]$385 [0] }
    Consolidated identical input bits for $mux cell $procmux$1168:
      Old ports: A=$2$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$27, B=8'00000000, Y=$0$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$12
      New ports: A=$procmux$1183_Y [0], B=1'0, Y=$0$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$12 [0]
      New connections: $0$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$12 [7:1] = { $0$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$12 [0] $0$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$12 [0] $0$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$12 [0] $0$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$12 [0] $0$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$12 [0] $0$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$12 [0] $0$memwr$\stimIn$../../../fir_wrapper.v:84$4_EN[7:0]$12 [0] }
  Optimizing cells in module \fir_wrapper.
Performed a total of 6 changes.

10.8.5.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fir_wrapper'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

10.8.5.6. Executing OPT_DFF pass (perform DFF optimizations).
Setting constant 0-bit at position 0 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.$procdff$1236 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 8 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1221 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 9 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1221 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 10 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1221 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 11 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1221 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 12 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1221 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 13 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1221 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 14 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1221 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 15 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1221 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 16 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1221 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 17 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1221 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 18 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1221 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 19 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1221 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 20 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1221 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 21 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1221 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 22 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1221 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 23 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1221 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 24 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1221 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 6 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1222 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 7 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1222 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 8 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1222 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 9 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1222 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 10 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1222 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 11 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1222 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 12 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1222 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 13 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1222 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 14 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1222 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 15 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1222 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 16 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1222 ($dff) from module fir_wrapper.
Setting constant 0-bit at position 17 on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1222 ($dff) from module fir_wrapper.

10.8.5.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fir_wrapper..
Removed 0 unused cells and 37 unused wires.
<suppressed ~1 debug messages>

10.8.5.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir_wrapper.

10.8.5.9. Rerunning OPT passes. (Maybe there is more to do..)

10.8.5.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fir_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

10.8.5.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fir_wrapper.
Performed a total of 0 changes.

10.8.5.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.8.5.13. Executing OPT_DFF pass (perform DFF optimizations).

10.8.5.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fir_wrapper..

10.8.5.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir_wrapper.

10.8.5.16. Finished OPT passes. (There is nothing left to do.)

10.8.6. Executing FSM pass (extract and optimize FSM).

10.8.6.1. Executing FSM_DETECT pass (finding FSMs in design).

10.8.6.2. Executing FSM_EXTRACT pass (extracting FSM from design).

10.8.6.3. Executing FSM_OPT pass (simple optimizations of FSMs).

10.8.6.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fir_wrapper..

10.8.6.5. Executing FSM_OPT pass (simple optimizations of FSMs).

10.8.6.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

10.8.6.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

10.8.6.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

10.8.7. Executing OPT pass (performing simple optimizations).

10.8.7.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir_wrapper.

10.8.7.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.8.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fir_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~64 debug messages>

10.8.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fir_wrapper.
Performed a total of 0 changes.

10.8.7.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.8.7.6. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $procdff$1260 ($dff) from module fir_wrapper (D = { \ap_done \ap_done \ap_idle \ap_done }, Q = \vectOut[2] [3:0]).
Adding EN signal on $procdff$1259 ($dff) from module fir_wrapper (D = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36 [15:8], Q = \vectOut[1]).
Adding EN signal on $procdff$1258 ($dff) from module fir_wrapper (D = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36 [7:0], Q = \vectOut[0]).
Adding EN signal on $procdff$1257 ($dff) from module fir_wrapper (D = $memrd$\stimIn$../../../fir_wrapper.v:71$22_DATA, Q = \x).
Adding EN signal on $procdff$1256 ($dff) from module fir_wrapper (D = $memrd$\stimIn$../../../fir_wrapper.v:69$20_DATA [1], Q = \ap_start).
Adding EN signal on $procdff$1255 ($dff) from module fir_wrapper (D = $memrd$\stimIn$../../../fir_wrapper.v:69$20_DATA [0], Q = \ap_rst).
Adding EN signal on $procdff$1254 ($dff) from module fir_wrapper (D = $3$mem2reg_rd$\vectOut$../../../fir_wrapper.v:85$1_DATA[7:0]$28, Q = \Dout_emu).
Adding EN signal on $flatten\u_fir.\shift_reg_U.$procdff$1244 ($dff) from module fir_wrapper (D = $flatten\u_fir.\shift_reg_U.$memrd$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:56$381_DATA, Q = \u_fir.shift_reg_U.q0).
Adding EN signal on $flatten\u_fir.\shift_reg_U.$procdff$1240 ($dff) from module fir_wrapper (D = $flatten\u_fir.\shift_reg_U.$memrd$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:73$392_DATA, Q = \u_fir.shift_reg_U.q1).
Adding SRST signal on $flatten\u_fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51.\flow_control_loop_pipe_sequential_init_U.$procdff$1239 ($dff) from module fir_wrapper (D = $flatten\u_fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51.\flow_control_loop_pipe_sequential_init_U.$procmux$953_Y, Q = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1313 ($sdff) from module fir_wrapper (D = 1'0, Q = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int).
Adding SRST signal on $flatten\u_fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51.\flow_control_loop_pipe_sequential_init_U.$procdff$1238 ($dff) from module fir_wrapper (D = $flatten\u_fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51.\flow_control_loop_pipe_sequential_init_U.$procmux$948_Y, Q = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_done_cache, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1317 ($sdff) from module fir_wrapper (D = $flatten\u_fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51.\flow_control_loop_pipe_sequential_init_U.$procmux$948_Y, Q = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.flow_control_loop_pipe_sequential_init_U.ap_done_cache).
Adding SRST signal on $flatten\u_fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51.$procdff$1253 ($dff) from module fir_wrapper (D = 1'x, Q = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_CS_fsm, rval = 1'1).
Adding SRST signal on $flatten\u_fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51.$procdff$1251 ($dff) from module fir_wrapper (D = $flatten\u_fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51.$procmux$1083_Y, Q = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1324 ($sdff) from module fir_wrapper (D = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg, Q = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_enable_reg_pp0_iter1).
Adding EN signal on $flatten\u_fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51.$procdff$1250 ($dff) from module fir_wrapper (D = $flatten\u_fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51.$procmux$1079_Y, Q = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40).
Adding EN signal on $flatten\u_fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51.$procdff$1249 ($dff) from module fir_wrapper (D = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_fu_98_p2, Q = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.icmp_ln58_reg_145).
Adding EN signal on $flatten\u_fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51.$procdff$1248 ($dff) from module fir_wrapper (D = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.ap_sig_allocacmp_i_1, Q = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_1_reg_137).
Adding SRST signal on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\flow_control_loop_pipe_sequential_init_U.$procdff$1239 ($dff) from module fir_wrapper (D = $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\flow_control_loop_pipe_sequential_init_U.$procmux$953_Y, Q = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int, rval = 1'1).
Adding EN signal on $auto$ff.cc:266:slice$1335 ($sdff) from module fir_wrapper (D = 1'0, Q = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_loop_init_int).
Adding SRST signal on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\flow_control_loop_pipe_sequential_init_U.$procdff$1238 ($dff) from module fir_wrapper (D = $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\flow_control_loop_pipe_sequential_init_U.$procmux$948_Y, Q = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_done_cache, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1339 ($sdff) from module fir_wrapper (D = $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\flow_control_loop_pipe_sequential_init_U.$procmux$948_Y, Q = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.flow_control_loop_pipe_sequential_init_U.ap_done_cache).
Adding EN signal on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\filter_taps_U.$procdff$1219 ($dff) from module fir_wrapper (D = $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\filter_taps_U.$memrd$\rom0$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:36$396_DATA, Q = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.q0).
Adding SRST signal on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.$procdff$1237 ($dff) from module fir_wrapper (D = 1'x, Q = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_CS_fsm, rval = 1'1).
Adding SRST signal on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.$procdff$1235 ($dff) from module fir_wrapper (D = $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.$procmux$923_Y, Q = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter1, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1347 ($sdff) from module fir_wrapper (D = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg, Q = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter1).
Adding SRST signal on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.$procdff$1234 ($dff) from module fir_wrapper (D = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter1, Q = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter2, rval = 1'0).
Adding SRST signal on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.$procdff$1233 ($dff) from module fir_wrapper (D = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter2, Q = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter3, rval = 1'0).
Adding SRST signal on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.$procdff$1232 ($dff) from module fir_wrapper (D = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter3, Q = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_enable_reg_pp0_iter4, rval = 1'0).
Adding SRST signal on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.$procdff$1231 ($dff) from module fir_wrapper (D = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_sig_allocacmp_acc_load, Q = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.acc_fu_36, rval = 16'0000000000000000).
Adding EN signal on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.$procdff$1230 ($dff) from module fir_wrapper (D = $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.$procmux$897_Y, Q = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40).
Adding EN signal on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.$procdff$1229 ($dff) from module fir_wrapper (D = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter1_reg, Q = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter2_reg).
Adding EN signal on $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.$procdff$1228 ($dff) from module fir_wrapper (D = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_condition_exit_pp0_iter0_stage0, Q = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.ap_loop_exit_ready_pp0_iter1_reg).
Adding SRST signal on $flatten\u_fir.$procdff$1218 ($dff) from module fir_wrapper (D = \u_fir.ap_NS_fsm, Q = \u_fir.ap_CS_fsm, rval = 5'00001).
Adding SRST signal on $flatten\u_fir.$procdff$1217 ($dff) from module fir_wrapper (D = $flatten\u_fir.$procmux$831_Y, Q = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1363 ($sdff) from module fir_wrapper (D = $flatten\u_fir.$procmux$831_Y, Q = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59_ap_start_reg).
Adding SRST signal on $flatten\u_fir.$procdff$1216 ($dff) from module fir_wrapper (D = $flatten\u_fir.$procmux$823_Y, Q = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg, rval = 1'0).
Adding EN signal on $auto$ff.cc:266:slice$1367 ($sdff) from module fir_wrapper (D = $flatten\u_fir.$procmux$823_Y, Q = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51_ap_start_reg).
Adding EN signal on $flatten\u_fir.$procdff$1215 ($dff) from module fir_wrapper (D = \x, Q = \u_fir.x_read_reg_72).
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$1344 ($sdff) from module fir_wrapper.
Setting constant 1-bit at position 0 on $auto$ff.cc:266:slice$1321 ($sdff) from module fir_wrapper.

10.8.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fir_wrapper..
Removed 54 unused cells and 51 unused wires.
<suppressed ~57 debug messages>

10.8.7.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir_wrapper.
<suppressed ~20 debug messages>

10.8.7.9. Rerunning OPT passes. (Maybe there is more to do..)

10.8.7.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fir_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

10.8.7.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fir_wrapper.
Performed a total of 0 changes.

10.8.7.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fir_wrapper'.
<suppressed ~15 debug messages>
Removed a total of 5 cells.

10.8.7.13. Executing OPT_DFF pass (perform DFF optimizations).
Removing always-active EN on $auto$ff.cc:266:slice$1327 ($sdffe) from module fir_wrapper.
Removing always-active EN on $auto$ff.cc:266:slice$1334 ($dffe) from module fir_wrapper.
Removing always-active EN on $auto$ff.cc:266:slice$1333 ($dffe) from module fir_wrapper.
Removing always-active EN on $auto$ff.cc:266:slice$1361 ($dffe) from module fir_wrapper.
Removing always-active EN on $auto$ff.cc:266:slice$1360 ($dffe) from module fir_wrapper.
Removing always-active EN on $auto$ff.cc:266:slice$1350 ($sdffe) from module fir_wrapper.

10.8.7.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fir_wrapper..
Removed 0 unused cells and 19 unused wires.
<suppressed ~1 debug messages>

10.8.7.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir_wrapper.

10.8.7.16. Rerunning OPT passes. (Maybe there is more to do..)

10.8.7.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fir_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

10.8.7.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fir_wrapper.
Performed a total of 0 changes.

10.8.7.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.8.7.20. Executing OPT_DFF pass (perform DFF optimizations).

10.8.7.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fir_wrapper..

10.8.7.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir_wrapper.

10.8.7.23. Finished OPT passes. (There is nothing left to do.)

10.8.8. Executing WREDUCE pass (reducing word size of cells).
Removed top 2 address bits (of 3) from memory init port fir_wrapper.$auto$proc_memwr.cc:45:proc_memwr$1270 (stimIn).
Removed top 29 address bits (of 32) from memory init port fir_wrapper.$flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\filter_taps_U.$meminit$\rom0$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP_filter_taps_ROM_AUTO_1R.v:0$397 (u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0).
Removed top 29 address bits (of 32) from memory init port fir_wrapper.$flatten\u_fir.\shift_reg_U.$meminit$\ram$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_shift_reg_RAM_AUTO_1R1W.v:0$393 (u_fir.shift_reg_U.ram).
Removed top 31 address bits (of 32) from memory read port fir_wrapper.$memrd$\stimIn$../../../fir_wrapper.v:69$20 (stimIn).
Removed top 31 address bits (of 32) from memory read port fir_wrapper.$memrd$\stimIn$../../../fir_wrapper.v:71$22 (stimIn).
Removed top 1 bits (of 2) from port B of cell fir_wrapper.$procmux$1105_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell fir_wrapper.$procmux$1174 ($mux).
Removed top 1 bits (of 4) from FF cell fir_wrapper.$auto$ff.cc:266:slice$1286 ($dffe).
Removed top 16 bits (of 25) from port A of cell fir_wrapper.$flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$mul$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:34$313 ($mul).
Removed top 11 bits (of 18) from port B of cell fir_wrapper.$flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$mul$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:34$313 ($mul).
Converting cell fir_wrapper.$flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$mul$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:34$313 ($mul) from signed to unsigned.
Removed top 27 bits (of 43) from port Y of cell fir_wrapper.$flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$mul$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:34$313 ($mul).
Removed top 1 bits (of 9) from port A of cell fir_wrapper.$flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$mul$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:34$313 ($mul).
Removed top 1 bits (of 7) from port B of cell fir_wrapper.$flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$mul$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:34$313 ($mul).
Removed top 2 bits (of 16) from port Y of cell fir_wrapper.$flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$mul$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:34$313 ($mul).
Removed top 3 bits (of 4) from port B of cell fir_wrapper.$flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:335$308 ($add).
Removed top 31 bits (of 48) from port B of cell fir_wrapper.$flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36$314 ($add).
Removed top 4 bits (of 48) from port Y of cell fir_wrapper.$flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36$314 ($add).
Removed top 29 bits (of 43) from FF cell fir_wrapper.$flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1220 ($dff).
Removed top 4 bits (of 48) from FF cell fir_wrapper.$flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1223 ($dff).
Removed top 2 bits (of 3) from port B of cell fir_wrapper.$flatten\u_fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:267$143 ($add).
Removed top 3 bits (of 4) from port B of cell fir_wrapper.$flatten\u_fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:265$142 ($add).
Removed top 1 bits (of 4) from FF cell fir_wrapper.$auto$ff.cc:266:slice$1334 ($dff).
Removed top 2 bits (of 5) from port B of cell fir_wrapper.$flatten\u_fir.$procmux$767_CMP0 ($eq).
Removed top 4 bits (of 5) from port B of cell fir_wrapper.$flatten\u_fir.$procmux$762_CMP0 ($eq).
Removed top 3 bits (of 5) from mux cell fir_wrapper.$flatten\u_fir.$procmux$759 ($mux).
Removed top 3 bits (of 5) from port B of cell fir_wrapper.$flatten\u_fir.$procmux$752_CMP0 ($eq).
Removed top 2 bits (of 5) from mux cell fir_wrapper.$flatten\u_fir.$procmux$749 ($mux).
Removed top 1 bits (of 5) from port B of cell fir_wrapper.$flatten\u_fir.$procmux$743_CMP0 ($eq).
Removed top 2 bits (of 3) from mux cell fir_wrapper.$procmux$1144 ($mux).
Removed top 28 bits (of 43) from port A of cell fir_wrapper.$flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36$314 ($add).
Converting cell fir_wrapper.$flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36$314 ($add) from signed to unsigned.
Removed top 26 bits (of 44) from port Y of cell fir_wrapper.$flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36$314 ($add).
Removed top 1 bits (of 15) from port A of cell fir_wrapper.$flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36$314 ($add).
Removed top 1 bits (of 17) from port B of cell fir_wrapper.$flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36$314 ($add).
Removed top 1 bits (of 18) from port Y of cell fir_wrapper.$flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36$314 ($add).
Removed top 28 bits (of 44) from FF cell fir_wrapper.$flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$procdff$1223 ($dff).
Removed top 1 bits (of 17) from port Y of cell fir_wrapper.$flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36$314 ($add).
Removed top 2 bits (of 3) from wire fir_wrapper.$0$memwr$\stimIn$../../../fir_wrapper.v:84$4_ADDR[2:0]$10.
Removed top 2 bits (of 3) from wire fir_wrapper.$2$memwr$\stimIn$../../../fir_wrapper.v:84$4_ADDR[2:0]$25.
Removed top 3 bits (of 5) from wire fir_wrapper.$flatten\u_fir.$2\ap_NS_fsm[4:0].
Removed top 2 bits (of 5) from wire fir_wrapper.$flatten\u_fir.$3\ap_NS_fsm[4:0].

10.8.9. Executing PEEPOPT pass (run peephole optimizers).

10.8.10. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fir_wrapper..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

10.8.11. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module fir_wrapper:
  creating $macc model for $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:335$308 ($add).
  creating $macc model for $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36$314 ($add).
  creating $macc model for $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$mul$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:34$313 ($mul).
  creating $macc model for $flatten\u_fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:265$142 ($add).
  creating $macc model for $flatten\u_fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:267$143 ($add).
  creating $alu model for $macc $flatten\u_fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:267$143.
  creating $alu model for $macc $flatten\u_fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:265$142.
  creating $alu model for $macc $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36$314.
  creating $alu model for $macc $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:335$308.
  creating $macc cell for $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$mul$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:34$313: $auto$alumacc.cc:365:replace_macc$1376
  creating $alu cell for $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_MACC_LOOP.v:335$308: $auto$alumacc.cc:495:replace_alu$1377
  creating $alu cell for $flatten\u_fir.\grp_fir_Pipeline_MACC_LOOP_fu_59.\mac_muladd_8ns_6ns_16ns_16_4_1_U3.\fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_mac_muladd_8ns_6ns_16ns_16_4_1.v:36$314: $auto$alumacc.cc:495:replace_alu$1380
  creating $alu cell for $flatten\u_fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:265$142: $auto$alumacc.cc:495:replace_alu$1383
  creating $alu cell for $flatten\u_fir.\grp_fir_Pipeline_SHIFTER_LOOP_fu_51.$add$../../../../../2-5_Lab3_FIR8/Vitis-HLS/fir/hls_component/syn/verilog/fir_fir_Pipeline_SHIFTER_LOOP.v:267$143: $auto$alumacc.cc:495:replace_alu$1386
  created 4 $alu and 1 $macc cells.

10.8.12. Executing SHARE pass (SAT-based resource sharing).

10.8.13. Executing OPT pass (performing simple optimizations).

10.8.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir_wrapper.

10.8.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.8.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fir_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~38 debug messages>

10.8.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fir_wrapper.
Performed a total of 0 changes.

10.8.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.8.13.6. Executing OPT_DFF pass (perform DFF optimizations).

10.8.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fir_wrapper..

10.8.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir_wrapper.

10.8.13.9. Finished OPT passes. (There is nothing left to do.)

10.8.14. Executing MEMORY pass.

10.8.14.1. Executing OPT_MEM pass (optimize memories).
Performed a total of 0 transformations.

10.8.14.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

10.8.14.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing fir_wrapper.stimIn write port 0.
  Analyzing fir_wrapper.u_fir.shift_reg_U.ram write port 0.
  Analyzing fir_wrapper.u_fir.shift_reg_U.ram write port 1.

10.8.14.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

10.8.14.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\stimIn'[0] in module `\fir_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\stimIn'[1] in module `\fir_wrapper': merging output FF to cell.
    Write port 0: don't care on collision.
Checking read port `\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0'[0] in module `\fir_wrapper': merging output FF to cell.
Checking read port `\u_fir.shift_reg_U.ram'[0] in module `\fir_wrapper': merging output FF to cell.
    Write port 0: non-transparent.
    Write port 1: non-transparent.
Checking read port `\u_fir.shift_reg_U.ram'[1] in module `\fir_wrapper': merging output FF to cell.
    Write port 0: non-transparent.
    Write port 1: non-transparent.

10.8.14.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fir_wrapper..
Removed 6 unused cells and 36 unused wires.
<suppressed ~7 debug messages>

10.8.14.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).
Consolidating read ports of memory fir_wrapper.stimIn by address:
  Merging ports 0, 1 (address 1'1).
Consolidating read ports of memory fir_wrapper.u_fir.shift_reg_U.ram by address:
Consolidating write ports of memory fir_wrapper.u_fir.shift_reg_U.ram by address:
Consolidating write ports of memory fir_wrapper.u_fir.shift_reg_U.ram using sat-based resource sharing:
  Checking group clocked with posedge \clk_dut, width 8: ports 0, 1.
  Common input cone for all EN signals: 27 cells.
  Size of unconstrained SAT problem: 184 variables, 457 clauses
  According to SAT solver sharing of port 0 with port 1 is not possible.

10.8.14.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

10.8.14.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fir_wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

10.8.14.10. Executing MEMORY_COLLECT pass (generating $mem cells).

10.8.15. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fir_wrapper..

10.9. Executing MEMORY_LIBMAP pass (mapping memories to cells).
using FF mapping for memory fir_wrapper.stimIn
using FF mapping for memory fir_wrapper.u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0
using FF mapping for memory fir_wrapper.u_fir.shift_reg_U.ram
<suppressed ~944 debug messages>

10.10. Executing TECHMAP pass (map to technology primitives).

10.10.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/lutrams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/lutrams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_LUTRAM_'.
Successfully finished Verilog frontend.

10.10.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/brams_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/brams_map.v' to AST representation.
Generating RTLIL representation for module `\$__GOWIN_SP_'.
Generating RTLIL representation for module `\$__GOWIN_DP_'.
Generating RTLIL representation for module `\$__GOWIN_SDP_'.
Successfully finished Verilog frontend.

10.10.3. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~6 debug messages>

10.11. Executing OPT pass (performing simple optimizations).

10.11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir_wrapper.
<suppressed ~46 debug messages>

10.11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fir_wrapper'.
<suppressed ~3 debug messages>
Removed a total of 1 cells.

10.11.3. Executing OPT_DFF pass (perform DFF optimizations).
Adding SRST signal on $auto$ff.cc:266:slice$1355 ($dffe) from module fir_wrapper (D = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.add_ln66_fu_96_p2, Q = \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.i_1_fu_40, rval = 4'0000).
Adding SRST signal on $auto$ff.cc:266:slice$1328 ($dffe) from module fir_wrapper (D = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.add_ln56_fu_115_p2, Q = \u_fir.grp_fir_Pipeline_SHIFTER_LOOP_fu_51.i_fu_40, rval = 4'0111).

10.11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fir_wrapper..
Removed 4 unused cells and 37 unused wires.
<suppressed ~5 debug messages>

10.11.5. Rerunning OPT passes. (Removed registers in this run.)

10.11.6. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir_wrapper.
<suppressed ~4 debug messages>

10.11.7. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.11.8. Executing OPT_DFF pass (perform DFF optimizations).

10.11.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fir_wrapper..
Removed 0 unused cells and 4 unused wires.
<suppressed ~1 debug messages>

10.11.10. Finished fast OPT passes.

10.12. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \stimIn in module \fir_wrapper:
  created 2 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of fir_wrapper.stimIn: $\stimIn$rdreg[0]
  read interface: 1 $dff and 0 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0 in module \fir_wrapper:
  created 8 $dff cells and 0 static cells of width 6.
Extracted data FF from read port 0 of fir_wrapper.u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0: $\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdreg[0]
  read interface: 1 $dff and 7 $mux cells.
  write interface: 0 write mux blocks.
Mapping memory \u_fir.shift_reg_U.ram in module \fir_wrapper:
  created 8 $dff cells and 0 static cells of width 8.
Extracted data FF from read port 0 of fir_wrapper.u_fir.shift_reg_U.ram: $\u_fir.shift_reg_U.ram$rdreg[0]
Extracted data FF from read port 1 of fir_wrapper.u_fir.shift_reg_U.ram: $\u_fir.shift_reg_U.ram$rdreg[1]
  read interface: 2 $dff and 14 $mux cells.
  write interface: 16 write mux blocks.

10.13. Executing OPT pass (performing simple optimizations).

10.13.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir_wrapper.
<suppressed ~16 debug messages>

10.13.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fir_wrapper'.
<suppressed ~9 debug messages>
Removed a total of 3 cells.

10.13.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fir_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

10.13.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fir_wrapper.
    Consolidated identical input bits for $mux cell $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][2][2]$1667:
      Old ports: A=6'100010, B=6'011001, Y=$memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][1]$a$1659
      New ports: A=2'10, B=2'01, Y=$memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][1]$a$1659 [1:0]
      New connections: $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][1]$a$1659 [5:2] = { $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][1]$a$1659 [1:0] $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][1]$a$1659 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][2][1]$1664:
      Old ports: A=6'011001, B=6'100010, Y=$memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][0]$b$1657
      New ports: A=2'01, B=2'10, Y=$memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][0]$b$1657 [1:0]
      New connections: $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][0]$b$1657 [5:2] = { $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][0]$b$1657 [1:0] $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][0]$b$1657 [0] 1'0 }
    Consolidated identical input bits for $mux cell $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][2][0]$1661:
      Old ports: A=6'000100, B=6'001100, Y=$memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][0]$a$1656
      New ports: A=1'0, B=1'1, Y=$memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][0]$a$1656 [3]
      New connections: { $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][0]$a$1656 [5:4] $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][0]$a$1656 [2:0] } = 5'00100
    Consolidated identical input bits for $mux cell $flatten\u_fir.$procmux$740:
      Old ports: A=5'01000, B=5'10000, Y=$flatten\u_fir.$4\ap_NS_fsm[4:0]
      New ports: A=2'01, B=2'10, Y=$flatten\u_fir.$4\ap_NS_fsm[4:0] [4:3]
      New connections: $flatten\u_fir.$4\ap_NS_fsm[4:0] [2:0] = 3'000
    Consolidated identical input bits for $mux cell $flatten\u_fir.$procmux$749:
      Old ports: A=3'010, B=3'100, Y=$auto$wreduce.cc:514:run$1375 [2:0]
      New ports: A=2'01, B=2'10, Y=$auto$wreduce.cc:514:run$1375 [2:1]
      New connections: $auto$wreduce.cc:514:run$1375 [0] = 1'0
    Consolidated identical input bits for $mux cell $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][2][3]$1670:
      Old ports: A=6'001100, B=6'000100, Y=$memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][1]$b$1660
      New ports: A=1'1, B=1'0, Y=$memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][1]$b$1660 [3]
      New connections: { $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][1]$b$1660 [5:4] $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][1]$b$1660 [2:0] } = 5'00100
  Optimizing cells in module \fir_wrapper.
    Consolidated identical input bits for $mux cell $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][1]$1658:
      Old ports: A=$memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][1]$a$1659, B=$memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][1]$b$1660, Y=$memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][0][0]$b$1654
      New ports: A={ $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][1]$a$1659 [0] 1'0 $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][1]$a$1659 [1:0] }, B={ $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][1]$b$1660 [3] 3'100 }, Y=$memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][0][0]$b$1654 [3:0]
      New connections: $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][0][0]$b$1654 [5:4] = $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][0][0]$b$1654 [1:0]
    Consolidated identical input bits for $mux cell $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][0]$1655:
      Old ports: A=$memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][0]$a$1656, B=$memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][0]$b$1657, Y=$memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][0][0]$a$1653
      New ports: A={ $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][0]$a$1656 [3] 3'100 }, B={ $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][0]$b$1657 [0] 1'0 $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][1][0]$b$1657 [1:0] }, Y=$memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][0][0]$a$1653 [3:0]
      New connections: $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][0][0]$a$1653 [5:4] = $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][0][0]$a$1653 [1:0]
  Optimizing cells in module \fir_wrapper.
    Consolidated identical input bits for $mux cell $memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][0][0]$1652:
      Old ports: A=$memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][0][0]$a$1653, B=$memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][0][0]$b$1654, Y=$\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdreg[0]$d
      New ports: A=$memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][0][0]$a$1653 [3:0], B=$memory\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdmux[0][0][0]$b$1654 [3:0], Y=$\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdreg[0]$d [3:0]
      New connections: $\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdreg[0]$d [5:4] = $\u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.filter_taps_U.rom0$rdreg[0]$d [1:0]
  Optimizing cells in module \fir_wrapper.
Performed a total of 9 changes.

10.13.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.13.6. Executing OPT_DFF pass (perform DFF optimizations).

10.13.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fir_wrapper..
Removed 0 unused cells and 46 unused wires.
<suppressed ~1 debug messages>

10.13.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir_wrapper.

10.13.9. Rerunning OPT passes. (Maybe there is more to do..)

10.13.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fir_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~27 debug messages>

10.13.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fir_wrapper.
Performed a total of 0 changes.

10.13.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.13.13. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $memory\u_fir.shift_reg_U.ram[7]$1687 ($dff) from module fir_wrapper (D = $memory\u_fir.shift_reg_U.ram$wrmux[7][1][0]$y$1866, Q = \u_fir.shift_reg_U.ram[7]).
Adding EN signal on $memory\u_fir.shift_reg_U.ram[6]$1685 ($dff) from module fir_wrapper (D = $memory\u_fir.shift_reg_U.ram$wrmux[6][1][0]$y$1854, Q = \u_fir.shift_reg_U.ram[6]).
Adding EN signal on $memory\u_fir.shift_reg_U.ram[5]$1683 ($dff) from module fir_wrapper (D = $memory\u_fir.shift_reg_U.ram$wrmux[5][1][0]$y$1838, Q = \u_fir.shift_reg_U.ram[5]).
Adding EN signal on $memory\u_fir.shift_reg_U.ram[4]$1681 ($dff) from module fir_wrapper (D = $memory\u_fir.shift_reg_U.ram$wrmux[4][1][0]$y$1826, Q = \u_fir.shift_reg_U.ram[4]).
Adding EN signal on $memory\u_fir.shift_reg_U.ram[3]$1679 ($dff) from module fir_wrapper (D = $memory\u_fir.shift_reg_U.ram$wrmux[3][1][0]$y$1806, Q = \u_fir.shift_reg_U.ram[3]).
Adding EN signal on $memory\u_fir.shift_reg_U.ram[2]$1677 ($dff) from module fir_wrapper (D = $memory\u_fir.shift_reg_U.ram$wrmux[2][1][0]$y$1794, Q = \u_fir.shift_reg_U.ram[2]).
Adding EN signal on $memory\u_fir.shift_reg_U.ram[1]$1675 ($dff) from module fir_wrapper (D = $memory\u_fir.shift_reg_U.ram$wrmux[1][1][0]$y$1774, Q = \u_fir.shift_reg_U.ram[1]).
Adding EN signal on $memory\u_fir.shift_reg_U.ram[0]$1673 ($dff) from module fir_wrapper (D = $memory\u_fir.shift_reg_U.ram$wrmux[0][1][0]$y$1758, Q = \u_fir.shift_reg_U.ram[0]).
Adding EN signal on $memory\stimIn[1]$1632 ($dff) from module fir_wrapper (D = \Din_emu, Q = \stimIn[1]).
Adding EN signal on $memory\stimIn[0]$1630 ($dff) from module fir_wrapper (D = \Din_emu, Q = \stimIn[0]).

10.13.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fir_wrapper..
Removed 2 unused cells and 2 unused wires.
<suppressed ~3 debug messages>

10.13.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir_wrapper.
<suppressed ~8 debug messages>

10.13.16. Rerunning OPT passes. (Maybe there is more to do..)

10.13.17. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fir_wrapper..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~25 debug messages>

10.13.18. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fir_wrapper.
Performed a total of 0 changes.

10.13.19. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.13.20. Executing OPT_DFF pass (perform DFF optimizations).

10.13.21. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fir_wrapper..

10.13.22. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir_wrapper.

10.13.23. Finished OPT passes. (There is nothing left to do.)

10.14. Executing TECHMAP pass (map to technology primitives).

10.14.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.14.2. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/arith_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_gw1n_alu'.
Successfully finished Verilog frontend.

10.14.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $reduce_or.
Using template $paramod$fc16b9f758000d363d24f130038bd99b46b4fa1b\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $dffe.
Using extmapper simplemap for cells of type $reduce_and.
Using extmapper simplemap for cells of type $sdffce.
Using extmapper maccmap for cells of type $macc_v2.
  add \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.a_reg [7:0] * \u_fir.grp_fir_Pipeline_MACC_LOOP_fu_59.mac_muladd_8ns_6ns_16ns_16_4_1_U3.fir_mac_muladd_8ns_6ns_16ns_16_4_1_DSP48_0_U.b_reg [5:0] (8x6 bits, unsigned)
Using template $paramod$32a7b7b86c07519b7537abc18e96f0331f97914d\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $sdffe.
Using extmapper simplemap for cells of type $sdff.
Using extmapper simplemap for cells of type $dff.
Using template $paramod$2ed8280b262e219c036a1de1b95189a8901efa7b\_80_gw1n_alu for cells of type $alu.
Using template $paramod$6573161e4b887696395c6f9d98b67a20055df5c9\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $logic_or.
Using extmapper simplemap for cells of type $logic_and.
Using template $paramod$1a6407745a4b939fc01b3599f611fd1c90656484\_80_gw1n_alu for cells of type $alu.
Using extmapper simplemap for cells of type $or.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$24fb226dd75c9d3f6955ec2ad61d794776778cf6\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $pos.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_fa\WIDTH=32'00000000000000000000000000001110 for cells of type $fa.
Using template $paramod$091610cd349a68bd5539cffd7126f0d76e9bca00\_80_gw1n_alu for cells of type $alu.
No more expansions possible.
<suppressed ~533 debug messages>

10.15. Executing OPT pass (performing simple optimizations).

10.15.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir_wrapper.
<suppressed ~349 debug messages>

10.15.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fir_wrapper'.
<suppressed ~114 debug messages>
Removed a total of 38 cells.

10.15.3. Executing OPT_DFF pass (perform DFF optimizations).

10.15.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fir_wrapper..
Removed 46 unused cells and 278 unused wires.
<suppressed ~47 debug messages>

10.15.5. Finished fast OPT passes.

10.16. Executing IOPADMAP pass (mapping inputs/outputs to IO-PAD cells).
Mapping port fir_wrapper.Addr_emu using IBUF.
Mapping port fir_wrapper.Din_emu using IBUF.
Mapping port fir_wrapper.Dout_emu using OBUF.
Mapping port fir_wrapper.clk_dut using IBUF.
Mapping port fir_wrapper.clk_emu using IBUF.
Mapping port fir_wrapper.get_emu using IBUF.
Mapping port fir_wrapper.load_emu using IBUF.

10.17. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fir_wrapper..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

10.18. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

10.19. Executing TECHMAP pass (map to technology primitives).

10.19.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

10.19.2. Continuing TECHMAP pass.
Using template \$_SDFF_PP0_ for cells of type $_SDFF_PP0_.
Using template \$_DFFE_PP_ for cells of type $_DFFE_PP_.
Using template \$_SDFF_PP1_ for cells of type $_SDFF_PP1_.
Using template \$_DFF_P_ for cells of type $_DFF_P_.
Using template \$_SDFFE_PP0P_ for cells of type $_SDFFE_PP0P_.
Using template \$_SDFFE_PP1P_ for cells of type $_SDFFE_PP1P_.
No more expansions possible.
<suppressed ~250 debug messages>

10.20. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir_wrapper.
<suppressed ~75 debug messages>

10.21. Executing SIMPLEMAP pass (map simple cells to gate primitives).

10.22. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

10.23. Executing ABC9 pass.

10.23.1. Executing ABC9_OPS pass (helper functions for ABC9).

10.23.2. Executing ABC9_OPS pass (helper functions for ABC9).

10.23.3. Executing PROC pass (convert processes to netlists).

10.23.3.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Found and cleaned up 1 empty switch in `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$3746'.
Cleaned up 1 empty switch.

10.23.3.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

10.23.3.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 4 assignments to connections.

10.23.3.4. Executing PROC_INIT pass (extract init attributes).

10.23.3.5. Executing PROC_ARST pass (detect async resets in processes).

10.23.3.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

10.23.3.7. Executing PROC_MUX pass (convert decision trees to multiplexers).
Creating decoders for process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$3746'.

10.23.3.8. Executing PROC_DLATCH pass (convert process syncs to latches).
Warning: Ignoring boxed module $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.

10.23.3.9. Executing PROC_DFF pass (convert process syncs to FFs).
Creating register for signal `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.\C' using process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$3746'.
  created direct connection (no actual register cell created).
Creating register for signal `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.\S' using process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$3746'.
  created direct connection (no actual register cell created).

10.23.3.10. Executing PROC_MEMWR pass (convert process memory writes to cells).
Warning: Ignoring boxed module $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.

10.23.3.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Removing empty process `$paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.$proc$/usr/local/bin/../share/yosys/gowin/cells_sim.v:969$3746'.
Cleaned up 0 empty switches.

10.23.3.12. Executing OPT_EXPR pass (perform const folding).
Warning: Ignoring boxed module $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.

10.23.4. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module fir_wrapper.
Found 0 SCCs.

10.23.5. Executing ABC9_OPS pass (helper functions for ABC9).

10.23.6. Executing TECHMAP pass (map to technology primitives).

10.23.6.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.23.6.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~216 debug messages>

10.23.7. Executing OPT pass (performing simple optimizations).

10.23.7.1. Executing OPT_EXPR pass (perform const folding).

10.23.7.2. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

10.23.7.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Removed 0 multiplexer ports.

10.23.7.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
Performed a total of 0 changes.

10.23.7.5. Executing OPT_MERGE pass (detect identical cells).
Removed a total of 0 cells.

10.23.7.6. Executing OPT_DFF pass (perform DFF optimizations).

10.23.7.7. Executing OPT_CLEAN pass (remove unused cells and wires).

10.23.7.8. Executing OPT_EXPR pass (perform const folding).

10.23.7.9. Finished OPT passes. (There is nothing left to do.)

10.23.8. Executing TECHMAP pass (map to technology primitives).

10.23.8.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_map.v' to AST representation.
Successfully finished Verilog frontend.

10.23.8.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~2 debug messages>

10.23.9. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_model.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_model.v' to AST representation.
Replacing existing blackbox module `$__ABC9_DELAY' at /usr/local/bin/../share/yosys/abc9_model.v:2.1-7.10.
Generating RTLIL representation for module `$__ABC9_DELAY'.
Replacing existing blackbox module `$__ABC9_SCC_BREAKER' at /usr/local/bin/../share/yosys/abc9_model.v:9.1-11.10.
Generating RTLIL representation for module `$__ABC9_SCC_BREAKER'.
Replacing existing module `$__DFF_N__$abc9_flop' at /usr/local/bin/../share/yosys/abc9_model.v:14.1-20.10.
Generating RTLIL representation for module `$__DFF_N__$abc9_flop'.
Replacing existing module `$__DFF_P__$abc9_flop' at /usr/local/bin/../share/yosys/abc9_model.v:23.1-29.10.
Generating RTLIL representation for module `$__DFF_P__$abc9_flop'.
Successfully finished Verilog frontend.

10.23.10. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~418 debug messages>

10.23.11. Executing ABC9_OPS pass (helper functions for ABC9).

10.23.12. Executing ABC9_OPS pass (helper functions for ABC9).
<suppressed ~2 debug messages>

10.23.13. Executing TECHMAP pass (map to technology primitives).

10.23.13.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/techmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu_brent_kung'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

10.23.13.2. Continuing TECHMAP pass.
Using template $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 for cells of type $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $xor.
Using extmapper simplemap for cells of type $not.
No more expansions possible.
<suppressed ~225 debug messages>

10.23.14. Executing OPT pass (performing simple optimizations).

10.23.14.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir_wrapper.

10.23.14.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.23.14.3. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fir_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.23.14.4. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fir_wrapper.
Performed a total of 0 changes.

10.23.14.5. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.23.14.6. Executing OPT_DFF pass (perform DFF optimizations).

10.23.14.7. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fir_wrapper..
Removed 0 unused cells and 16 unused wires.
<suppressed ~1 debug messages>

10.23.14.8. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir_wrapper.

10.23.14.9. Rerunning OPT passes. (Maybe there is more to do..)

10.23.14.10. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \fir_wrapper..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

10.23.14.11. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \fir_wrapper.
Performed a total of 0 changes.

10.23.14.12. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\fir_wrapper'.
Removed a total of 0 cells.

10.23.14.13. Executing OPT_DFF pass (perform DFF optimizations).

10.23.14.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \fir_wrapper..

10.23.14.15. Executing OPT_EXPR pass (perform const folding).
Optimizing module fir_wrapper.

10.23.14.16. Finished OPT passes. (There is nothing left to do.)

10.23.15. Executing AIGMAP pass (map logic to AIG).
Module fir_wrapper: replaced 5 cells with 35 new cells, skipped 9 cells.
  replaced 2 cell types:
       3 $_XOR_
       2 $_MUX_
  not replaced 2 cell types:
       8 $specify2
       1 $_NOT_

10.23.16. Executing AIGMAP pass (map logic to AIG).
Module fir_wrapper: replaced 375 cells with 2386 new cells, skipped 920 cells.
  replaced 4 cell types:
      73 $_OR_
      59 $_XOR_
       5 $_ORNOT_
     238 $_MUX_
  not replaced 14 cell types:
       9 $scopeinfo
      38 $_NOT_
     166 $_AND_
      49 DFF
     141 DFFE
       1 DFFS
       2 DFFSE
      25 DFFR
       9 DFFRE
      15 IBUF
       8 OBUF
     227 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000001001000000
     189 $paramod$__ABC9_DELAY\DELAY=32'00000000000000000000000000111111
      41 $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010

10.23.16.1. Executing ABC9_OPS pass (helper functions for ABC9).

10.23.16.2. Executing ABC9_OPS pass (helper functions for ABC9).

10.23.16.3. Executing XAIGER backend.
<suppressed ~238 debug messages>
Extracted 1135 AND gates and 3561 wires from module `fir_wrapper' to a netlist network with 264 inputs and 434 outputs.

10.23.16.4. Executing ABC9_EXE pass (technology mapping using ABC9).

10.23.16.5. Executing ABC9.
Running ABC command: "<yosys-exe-dir>/yosys-abc" -s -f <abc-temp-dir>/abc.script 2>&1
ABC: ABC command line: "source <abc-temp-dir>/abc.script".
ABC: 
ABC: + read_lut <abc-temp-dir>/input.lut 
ABC: + read_box <abc-temp-dir>/input.box 
ABC: + &read <abc-temp-dir>/input.xaig 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    264/    434  and =    1019  lev =   13 (2.21)  mem = 0.04 MB  box = 457  bb = 416
ABC: + &scorr 
ABC: Warning: The network is combinational.
ABC: + &sweep 
ABC: + &dc2 
ABC: + &dch -f 
ABC: + &ps 
ABC: <abc-temp-dir>/input : i/o =    264/    434  and =    1560  lev =   13 (1.65)  mem = 0.05 MB  ch =  217  box = 457  bb = 416
ABC: cst =       0  cls =    193  lit =     217  unused =    1912  proof =     0
ABC: + &if -W 500 -v 
ABC: K = 8. Memory (bytes): Truth =    0. Cut =   68. Obj =  152. Set =  708. CutMin = no
ABC: Node =    1560.  Ch =   193.  Total mem =    0.53 MB. Peak cut mem =    0.02 MB.
ABC: P:  Del = 8801.00.  Ar =    1688.0.  Edge =     1413.  Cut =    20031.  T =     0.00 sec
ABC: P:  Del = 8801.00.  Ar =    1709.0.  Edge =     1504.  Cut =    19539.  T =     0.00 sec
ABC: P:  Del = 8801.00.  Ar =    1431.0.  Edge =     1427.  Cut =    53160.  T =     0.01 sec
ABC: F:  Del = 8801.00.  Ar =     515.0.  Edge =     1230.  Cut =    40980.  T =     0.01 sec
ABC: A:  Del = 8801.00.  Ar =     502.0.  Edge =     1189.  Cut =    37462.  T =     0.01 sec
ABC: A:  Del = 8801.00.  Ar =     502.0.  Edge =     1189.  Cut =    37364.  T =     0.01 sec
ABC: Total time =     0.05 sec
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + &mfs 
ABC: + &ps -l 
ABC: <abc-temp-dir>/input : i/o =    264/    434  and =    1787  lev =   21 (1.71)  mem = 0.05 MB  box = 457  bb = 416
ABC: Mapping (K=8)  :  lut =    319  edge =    1105  lev =    5 (0.96)  Boxes are not in a topological order. Switching to level computation without boxes.
ABC: levB =   21  mem = 0.02 MB
ABC: LUT = 319 : 2=51 16.0 %  3=149 46.7 %  4=73 22.9 %  5=24 7.5 %  6=12 3.8 %  7=8 2.5 %  8=2 0.6 %  Ave = 3.46
ABC: + &write -n <abc-temp-dir>/output.aig 
ABC: + time 
ABC: elapse: 0.20 seconds, total: 0.20 seconds

10.23.16.6. Executing AIGER frontend.
<suppressed ~1408 debug messages>
Removed 2907 unused cells and 4701 unused wires.

10.23.16.7. Executing ABC9_OPS pass (helper functions for ABC9).
ABC RESULTS:              $lut cells:      319
ABC RESULTS:   $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 cells:       41
ABC RESULTS:           input signals:       59
ABC RESULTS:          output signals:      420
Removing temp directory.

10.23.17. Executing TECHMAP pass (map to technology primitives).

10.23.17.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/abc9_unmap.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/abc9_unmap.v' to AST representation.
Generating RTLIL representation for module `\$__DFF_x__$abc9_flop'.
Generating RTLIL representation for module `\$__ABC9_SCC_BREAKER'.
Successfully finished Verilog frontend.

10.23.17.2. Continuing TECHMAP pass.
Using template $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010 for cells of type $paramod\ALU\ALU_MODE=s32'00000000000000000000000000000010.
No more expansions possible.
<suppressed ~47 debug messages>
Removed 49 unused cells and 5159 unused wires.

10.24. Executing TECHMAP pass (map to technology primitives).

10.24.1. Executing Verilog-2005 frontend: /usr/local/bin/../share/yosys/gowin/cells_map.v
Parsing Verilog input from `/usr/local/bin/../share/yosys/gowin/cells_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFFE_PP0P_'.
Generating RTLIL representation for module `\$_SDFFE_NP0P_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFFE_PP1P_'.
Generating RTLIL representation for module `\$_SDFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$lut'.
Successfully finished Verilog frontend.

10.24.2. Continuing TECHMAP pass.
Using template $paramod$571404c0889eaf57f492cb5e37f8acb5df5852f9\$lut for cells of type $lut.
Using template $paramod$84a823810f35f818a1ba761b20373d8f9ca33f4a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1000 for cells of type $lut.
Using template $paramod$c01d1f1a2c22a23f58c65a92a9c94eaeebcde834\$lut for cells of type $lut.
Using template $paramod$a453c648339339cf8085b4c74072c3d56ec2bae9\$lut for cells of type $lut.
Using template $paramod$b4410865e8124402796f9dfbf73ef8d279fdbd08\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01001100 for cells of type $lut.
Using template $paramod$8a17f9e0ccc893251c788f462e27b64f71a2f720\$lut for cells of type $lut.
Using template $paramod$f58e0d90afc57a738914697b6a4a7319b30d7e7e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101100 for cells of type $lut.
Using template $paramod$08a5251094e6791f0c6a19a79c33ed46d064f1e7\$lut for cells of type $lut.
Using template $paramod$413771bd2596b8f7264bd18b5dea5b8e57c605a0\$lut for cells of type $lut.
Using template $paramod$a6b06dd99a0731948638dfc05621d532d7a431dd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00001110 for cells of type $lut.
Using template $paramod$b45308ffeb4031bc5d55ef31b149afd94d3d7565\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000001 for cells of type $lut.
Using template $paramod$1dc156f0e2626c335749a32ac51351fcfb028bae\$lut for cells of type $lut.
Using template $paramod$8e44661def013b6bf9fe6f8b049ef2c838d749f9\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0001 for cells of type $lut.
Using template $paramod$cbf56e414f35933d6bed6dd7f3e48da245c35d97\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11001010 for cells of type $lut.
Using template $paramod$ff6e7e30c19c957584a5a6c30c655f1f8810b1cd\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01000000 for cells of type $lut.
Using template $paramod$0c5a54c406cdb1ed108583f5d43071050a5e4d5c\$lut for cells of type $lut.
Using template $paramod$d74f27ecdfbf562ce0161f824cec9778b19ee549\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11101010 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01010011 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11111000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'11100010 for cells of type $lut.
Using template $paramod$a4353b57cfdebc3687341f7dadea34518fb42ef2\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00110101 for cells of type $lut.
Using template $paramod$973818279bc95792902f3c09371fd2407d04a2a5\$lut for cells of type $lut.
Using template $paramod$f940b3836b816258cf0bf1afa7ea5d3b0e7a8025\$lut for cells of type $lut.
Using template $paramod$e49f6e3576ef1a6d2f58c54414dbb786af8cc869\$lut for cells of type $lut.
Using template $paramod$7d8f777c8d2c798f3ee11292b27ab17e9f75ffe4\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'0111 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00100100 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1101 for cells of type $lut.
Using template $paramod$e15a0db9d6911f8bae5a75e6e67e8407bc6a67bd\$lut for cells of type $lut.
Using template $paramod$16c27bcd12e3fcfd2599c0cfc4aa78e92483cb62\$lut for cells of type $lut.
Using template $paramod$364c9ffbffac467d60dfec81bba4e18476c15602\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1110 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10101110 for cells of type $lut.
Using template $paramod$dbdbcb07b9994e498bb1324e5c006c6aa08a7a37\$lut for cells of type $lut.
Using template $paramod$b02bf07587d12123446f6ea7fb78c1c64aa3bee9\$lut for cells of type $lut.
Using template $paramod$ff9cf957b3b216c0e170006ce4c69c4a5c443295\$lut for cells of type $lut.
Using template $paramod$0680af506c763fbd6eb0b299ddf955f4a3d5d51a\$lut for cells of type $lut.
Using template $paramod$4cc7984f776850d8ced8786cadaf7d974c768389\$lut for cells of type $lut.
Using template $paramod$aa6808f8791eca537335d25baeeca83e1f39571d\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00000110 for cells of type $lut.
Using template $paramod$a0234b506e66426a671b22b8e1650967fb208e89\$lut for cells of type $lut.
Using template $paramod$50b99034fbf984a51c265442496081454147f31e\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'00010100 for cells of type $lut.
Using template $paramod$bb4fff1cc3b827238aa40993cafede1c5beecbe3\$lut for cells of type $lut.
Using template $paramod$12cc3004db9f4360adc6223fb3bf91010c771a5e\$lut for cells of type $lut.
Using template $paramod$21c681aae93c226cfbb227673a4e20ceb48574a6\$lut for cells of type $lut.
Using template $paramod$c188b418eca8477cacbd4fae3fd312fb617e94b8\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000010\LUT=4'1001 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000111 for cells of type $lut.
Using template $paramod$94775d1003fd9a8c5868b35a33db1df43efa5b1a\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10010000 for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'10000000 for cells of type $lut.
Using template $paramod$623c296a47b4e9438ae664e966264cc5c625d720\$lut for cells of type $lut.
Using template $paramod$fe6221dd427d9814525ec6d3741999a5701a6ac3\$lut for cells of type $lut.
Using template $paramod$98cc69cf57a0dfd289d169e2b511d6ad4f3bd1f2\$lut for cells of type $lut.
Using template $paramod$97d2eb79e602bfd77683c82bd15fd58e6738f92d\$lut for cells of type $lut.
Using template $paramod$6322f1c9cc487032ce8514a8d68ffa26cd0c4a08\$lut for cells of type $lut.
Using template $paramod$6d5b38044b6f02ba6fccdbb71df5619b49113a33\$lut for cells of type $lut.
Using template $paramod$78e1751931755f088c8bc676bcbc3bb642c26bfc\$lut for cells of type $lut.
Using template $paramod$4df6fa97f29b2dade0ab2db25ac891e403a39d75\$lut for cells of type $lut.
Using template $paramod$2ea69c779d6c1b79ac5a87b0d1523c67d5628dba\$lut for cells of type $lut.
Using template $paramod$53ce561f80f32d4298a3beadc88b6c5c78293221\$lut for cells of type $lut.
Using template $paramod$f5c97e291c8b48d9f1b4239d871ab7639e5a24ac\$lut for cells of type $lut.
Using template $paramod$71f9f0883ba3b45f810330731340313646562fa8\$lut for cells of type $lut.
Using template $paramod$cd08d4451e8852c7af845a8d8bbdba471378a359\$lut for cells of type $lut.
Using template $paramod\$lut\WIDTH=32'00000000000000000000000000000011\LUT=8'01101001 for cells of type $lut.
Using template $paramod$082407ee9f65d9a44d4ea1aca46049e57c9c3757\$lut for cells of type $lut.
Using template $paramod$cd8975dc11fa0a0f43767c66f462c08cafafa82c\$lut for cells of type $lut.
Using template $paramod$a095454fa8f11ee128f8abb94544051d047a4ed7\$lut for cells of type $lut.
Using template $paramod$e1bcf83a93fc7a66bd4a19bd0a61ea740f111c6e\$lut for cells of type $lut.
Using template $paramod$dc41a956c02896bb314b3585a99557a5e53688a4\$lut for cells of type $lut.
Using template $paramod$33156835187c5d148adddf9a6b6930f4f06f01ce\$lut for cells of type $lut.
Using template $paramod$109be716830a6f862b58ecad7bca96960460ecfc\$lut for cells of type $lut.
Using template $paramod$d74bce062257e6cbb830e5aab05dd23ac7829399\$lut for cells of type $lut.
Using template $paramod$2af7fd5c408581c2b6e80048f54948ce05a232f8\$lut for cells of type $lut.
Using template $paramod$98409dc7c318cfbd4b3720e29108797e07b3c00a\$lut for cells of type $lut.
Using template $paramod$a309656204d7f6109bfc55864aa932c2a2a8a9c2\$lut for cells of type $lut.
Using template $paramod$a8a72636900b3763fde5f19d135b71ecf70ae36c\$lut for cells of type $lut.
Using template $paramod$067f2ea63d216b3a54b35f83475782dbb33e1fe0\$lut for cells of type $lut.
Using template $paramod$63114da772fb28945ba24699e32f1e30ca7142f4\$lut for cells of type $lut.
Using template $paramod$2385d0a291c4aed09ee7b46fc0bbe0df19dd8903\$lut for cells of type $lut.
Using template $paramod$1563ea0d5b05d94ec399fc2dfb64973665b4cb8a\$lut for cells of type $lut.
Using template $paramod$48858a0cdda2de6934604a272e0a7e64a67fda48\$lut for cells of type $lut.
Using template $paramod$f0de9589ce19d71dcb376d09749567e4001db2d0\$lut for cells of type $lut.
Using template $paramod$81c4f5feb16f821d455406faa931ab325a7abae6\$lut for cells of type $lut.
Using template $paramod$9664483609d9e726df9697364de1aad825ad3979\$lut for cells of type $lut.
Using template $paramod$f0a4e24b8488a8c41234d23b98656c9ba500a383\$lut for cells of type $lut.
Using template $paramod$9aa1450a01649b1e2a9035b737ea86c6b4b8db09\$lut for cells of type $lut.
Using template $paramod$97f9e3bb529b13bf6e026ea0974907ee00464612\$lut for cells of type $lut.
Using template $paramod$48ff51ecc9ba865891e818f5e8f9074105f3b668\$lut for cells of type $lut.
Using template $paramod$7d13687b3ccad2a7c0ade43b822f088f7b4b6452\$lut for cells of type $lut.
Using template $paramod$745239c5f6bf139f6567f037e1f7ceec78049b7a\$lut for cells of type $lut.
Using template $paramod$938751a89bf14f208d83c856965af5f59ebcd083\$lut for cells of type $lut.
Using template $paramod$891171f7c5307bef34ce4c2e314600bb58b365dd\$lut for cells of type $lut.
Using template $paramod$1596e896ea5ab9fd1033a5774acfd043d09f5ee5\$lut for cells of type $lut.
Using template $paramod$ddecc27d87ad15d21530b51cfd82d95880202d01\$lut for cells of type $lut.
Using template $paramod$1b70e481018183decbe44ff51f52bd4d30bd2045\$lut for cells of type $lut.
Using template $paramod$4f4ef8386d89694c370191564d190ca2be33559e\$lut for cells of type $lut.
Using template $paramod$51266ba0733f4f3f35fca7b65810ad452cebd149\$lut for cells of type $lut.
Using template $paramod$0fb5c045f6945978bfb5e5a923d12ff5cad494b6\$lut for cells of type $lut.
Using template $paramod$6ff8c73b1bea8753cdab835ed39d4d7dc9666aab\$lut for cells of type $lut.
Using template $paramod$9c7b23c062691cb83f134238f34107c61006a3dd\$lut for cells of type $lut.
Using template $paramod$f7a45cde22993896be0e0b46c9d6bd3d79975bab\$lut for cells of type $lut.
Using template $paramod$005605be85d11ea8857a351de838893f2f74d702\$lut for cells of type $lut.
Using template $paramod$738a0bca2f61584d4bd5afc8c0156afa0195a490\$lut for cells of type $lut.
Using template $paramod$9259489e66168c80c09c60b1473f3f3aba6c76d2\$lut for cells of type $lut.
Using template $paramod$71a96c621bf23b139038ce199a04f47b853774b7\$lut for cells of type $lut.
Using template $paramod$bc58ce355aa607eb4e49ef589246518d21cfc956\$lut for cells of type $lut.
Using template $paramod$b67b58785176542cfc0afd636049240c1bd43902\$lut for cells of type $lut.
Using template $paramod$7313992562c3adf445b63ddf04f054129ac6bac5\$lut for cells of type $lut.
Using template $paramod$34b06a6215b64c36248ff5e5bf741cd7c199d005\$lut for cells of type $lut.
Using template $paramod$c95acd14534a5f8efb5d41c97ef30b04e81e94a8\$lut for cells of type $lut.
Using template $paramod$a8cb9dc6eccb911035b7155b3fa8bdcdb987b386\$lut for cells of type $lut.
Using template $paramod$39611b21e7910f984d5903ee27c8a71a1d795901\$lut for cells of type $lut.
Using template $paramod$2f7264804f9012a9121e14ca3e290e62d76d1b06\$lut for cells of type $lut.
Using template $paramod$0dcf3191cc8e6d94b12d6d568ba5b8fe42be23c7\$lut for cells of type $lut.
Using template $paramod$4668dbccb1beba06150c0e9592755706d53e9f49\$lut for cells of type $lut.
Using template $paramod$94fb9511dbad5d18846bb6cf51ce36fde7b45606\$lut for cells of type $lut.
Using template $paramod$08135130da2dba0f583b35a72d2746f9bdc82fec\$lut for cells of type $lut.
Using template $paramod$7fe37d326d17a5717ef6a512f3d2ddff9999ad6f\$lut for cells of type $lut.
Using template $paramod$805061b344ea1f7399fa94bbeaa6d360d614d5f5\$lut for cells of type $lut.
Using template $paramod$703e358fdbf2c91746d9bc21de63cab5ea5d6e7a\$lut for cells of type $lut.
Using template $paramod$e8c1c5a527b5dfd56746085998c37b18e6d2f76b\$lut for cells of type $lut.
Using template $paramod$8511620ac19936d2cfc7b6c5ad7b35ef8bb8fc70\$lut for cells of type $lut.
Using template $paramod$7f63667da15f43f58bbf06f0f39b67dfe880ad1d\$lut for cells of type $lut.
Using template $paramod$389e1c64e9b651964c14b1310f864d8145b68036\$lut for cells of type $lut.
Using template $paramod$cd312c5b149c8df0bacc6f635b2f74719da94e7f\$lut for cells of type $lut.
Using template $paramod$307eed3359cde9a1fdc84e8bf876100ec3c22cc7\$lut for cells of type $lut.
Using template $paramod$b8ae98587261988d8aaecd08eed6594632ce90ad\$lut for cells of type $lut.
Using template $paramod$34c34979323dd8ca51fa2d5f4e03e8ea806846fd\$lut for cells of type $lut.
Using template $paramod$aff766d51bfd6300c845683283a4e6e3ffed8b12\$lut for cells of type $lut.
Using template $paramod$76b849929de826a8ecea0d8bab11955827886b24\$lut for cells of type $lut.
Using template $paramod$89eb987edb85c9b314da027774e672b915a1f9b4\$lut for cells of type $lut.
Using template $paramod$18ccba966aa22eda36947d3cd01f30fe32b0fd8c\$lut for cells of type $lut.
Using template $paramod$2ad28eaf887c645598b6b2ca0bbbd471c87260e5\$lut for cells of type $lut.
Using template $paramod$84ab56f4afb2ccb2fa99d6ee8f74b2ab7c2a8a78\$lut for cells of type $lut.
Using template $paramod$609fc534cd448f984b8bc7c41347bc77c0201b5b\$lut for cells of type $lut.
Using template $paramod$ddf68d6e8bae7f241cae67cbdadeac149906a617\$lut for cells of type $lut.
Using template $paramod$0f71ea37248b72e66d575a448ad832b3423dec7d\$lut for cells of type $lut.
Using template $paramod$b0d478071a69d3e7b522f35e4a4a430c8bc8e65e\$lut for cells of type $lut.
Using template $paramod$3dcc5ead7a37b8b185d32d4f6110ceb451729a0f\$lut for cells of type $lut.
Using template $paramod$798f606011c1c1442dc7058f5433df9035b858f1\$lut for cells of type $lut.
Using template $paramod$4503307402402f0834059e82aa7109367927dd83\$lut for cells of type $lut.
Using template $paramod$597da0335dab348a6471da1a0e1d89d244761e86\$lut for cells of type $lut.
Using template $paramod$22e18fd9ab97ca653e579655a70074cfee8038f4\$lut for cells of type $lut.
Using template $paramod$d1753b1145dd81674b772b6c0e41c88ea50cbbbc\$lut for cells of type $lut.
Using template $paramod$e8a34ef38c6657592ba06780327012cd0fcde203\$lut for cells of type $lut.
Using template $paramod$4918207fc1a6e03a2dda145fe3210b9f584943b0\$lut for cells of type $lut.
Using template $paramod$c185d2b702c6594d2db27a4fd6e6d7a89461d159\$lut for cells of type $lut.
Using template $paramod$9d02e4257acb93f4adeaae95d5f2aef5b1131fce\$lut for cells of type $lut.
Using template $paramod$272df2e3a23643949f2df86bdcb3181e3a79be4b\$lut for cells of type $lut.
Using template $paramod$49a756dd1175499aa40fa2cef4c91dfc2d282978\$lut for cells of type $lut.
Using template $paramod$8d14ded3120d6d0ff56d595d9ae0d7777e982f1e\$lut for cells of type $lut.
Using template $paramod$61bc98ece8c76bffd4acdf40e5f231340cba90fc\$lut for cells of type $lut.
Using template $paramod$2bfb7645c6c4424af1ad4812a5f4b9918e8652f9\$lut for cells of type $lut.
Using template $paramod$aa2c097afc3785c9f32ae732391a21997e88c426\$lut for cells of type $lut.
Using template $paramod$c3c97ce628460bd312dd639fd0f2449ce2c8e39a\$lut for cells of type $lut.
Using template $paramod$1aa155f586395fd83c3fd3156d0daa1fa9503242\$lut for cells of type $lut.
Using template $paramod$c7c5d18c2a2fcbb10e2d540412d27a1cf9394e63\$lut for cells of type $lut.
Using template $paramod$aa22e94246b36e2cf01c175bbd947110b378bc83\$lut for cells of type $lut.
Using template $paramod$4e1f50d2454e87da1fa09677d01eee38a4868305\$lut for cells of type $lut.
Using template $paramod$180a0c7fd6e49e06c69bd41bb134dbba007536fc\$lut for cells of type $lut.
Using template $paramod$41ad54b63163af18e7ffa46027eccc23b5642535\$lut for cells of type $lut.
Using template $paramod$d8e9d626aca6a9ec5df232c3354a8734c1dc4858\$lut for cells of type $lut.
Using template $paramod$96ccbb5ec5b934ecf1516b39b5982aa679290b9d\$lut for cells of type $lut.
Using template $paramod$51a72b3c97628a3868b6745bc8baebb6552a1cd9\$lut for cells of type $lut.
Using template $paramod$72d17905431a575ff6cef8db27aab39be6e98ce3\$lut for cells of type $lut.
Using template $paramod$c1966f5f8fea7d36cc25957ddfece932f4f6d4f7\$lut for cells of type $lut.
Using template $paramod$b2ed46098b48649c87bc8b738ac7585a07fd49f1\$lut for cells of type $lut.
Using template $paramod$e17e7057f4bce124f3e5489c743179c183102e18\$lut for cells of type $lut.
Using template $paramod$84ffaeb65495a9c8e0a944bf59cb192396b5bc75\$lut for cells of type $lut.
Using template $paramod$05bb6b467fb98a0bc5f2fcdc10c19875585f6f2b\$lut for cells of type $lut.
Using template $paramod$d8f4879e3e96f3e50aefa5822511e7fa52d3e6d2\$lut for cells of type $lut.
Using template $paramod$fe2ccc9771c7f3621af3392ea69c0322e13310d4\$lut for cells of type $lut.
Using template $paramod$bf0d0292861bdee659ef5cbc5e58b330ac5871f9\$lut for cells of type $lut.
Using template $paramod$f235a72b20257a8b7bc325740326fa427c398400\$lut for cells of type $lut.
Using template $paramod$13c89a682f13e65d293667ed2fe0e8edc80ff155\$lut for cells of type $lut.
Using template $paramod$f1dc6856ab9ada7abec24f9ec2ad03aed7b687c0\$lut for cells of type $lut.
Using template $paramod$0445df39c1c934d513ae68760e9be7960c3536b4\$lut for cells of type $lut.
Using template $paramod$484bf314155cb1b1ff3004ea25748aebae523ad0\$lut for cells of type $lut.
Using template $paramod$9d086f97004b95db3ab4fb17ab0fb4af1e4ed6f7\$lut for cells of type $lut.
Using template $paramod$523ff8e63ab3aa8b2e173382879409853e5d0803\$lut for cells of type $lut.
Using template $paramod$3568161aa881e4a6f1d6e79c17aaab0d51b54120\$lut for cells of type $lut.
Using template $paramod$aec5b64ce86bb8a4131deb84ac5ab853d593125e\$lut for cells of type $lut.
Using template $paramod$5f6b72baf078fc35c13bbe56eff27bb52c9105cb\$lut for cells of type $lut.
Using template $paramod$ba045d7e56ce1c39a1ea46f85361ff93d980437d\$lut for cells of type $lut.
Using template $paramod$f7389b6490b57d274d7e181d9646200c6079e4e7\$lut for cells of type $lut.
Using template $paramod$a722b0002dde415d27cc4611465fb8973b4ddbaa\$lut for cells of type $lut.
Using template $paramod$0b03f2963b824265723b95371fc4a8edd41ef8cb\$lut for cells of type $lut.
Using template $paramod$12fa330a2900944d7fc91ad8b2b69e1096cc49bb\$lut for cells of type $lut.
Using template $paramod$0ee21d0721ab265b12cf4de7fd983146a0b7d8bf\$lut for cells of type $lut.
Using template $paramod$84ea5eeb74b635b76c0ff65ff529e306ba1d1b58\$lut for cells of type $lut.
Using template $paramod$06625b5c509ddcc3428ad45d033e5b97253648bb\$lut for cells of type $lut.
Using template $paramod$37ac5b18918741fbeff1923c12b588bf6218ca07\$lut for cells of type $lut.
Using template $paramod$dec386c0eb15d546c52b465059855b2f23bec040\$lut for cells of type $lut.
Using template $paramod$ccabf1d0b3adbfcfcba0dc2ccbaa53434570bbf8\$lut for cells of type $lut.
Using template $paramod$cf4e0fade4f8ae01cc80c013bf74a76637c85522\$lut for cells of type $lut.
Using template $paramod$7f21164a29286b30cd9ee1d32fa329413cf9841a\$lut for cells of type $lut.
Using template $paramod$1d3cb0e3d5841086390949167d0139bd593ee708\$lut for cells of type $lut.
Using template $paramod$2f19200fccbcec57ec59c04475e45a06edac6104\$lut for cells of type $lut.
Using template $paramod$f4c4e8e8f36785f021e435e731ed508811aa63b4\$lut for cells of type $lut.
Using template $paramod$481237a5a0d6685e5015cfad2d6072bc6f67e62f\$lut for cells of type $lut.
Using template $paramod$786a3d8559588ab0038fbc4ab4dbe025931667f2\$lut for cells of type $lut.
Using template $paramod$03662e9a971e8b1d519b6e4a9079d46c2e92ec9e\$lut for cells of type $lut.
Using template $paramod$b2718f18e0c4b693182c810904d681e09bf540f7\$lut for cells of type $lut.
Using template $paramod$ede761341368efd53bcaebaec83bbf67ed9dec7f\$lut for cells of type $lut.
Using template $paramod$ccd2827145e8ef270af204c665ae5bdc705d6dad\$lut for cells of type $lut.
Using template $paramod$deba5dc388389cc84ca6f5827ce664e9a5c91d78\$lut for cells of type $lut.
Using template $paramod$fb9852a166a1ae9bcece8d07275b2f463a83053e\$lut for cells of type $lut.
Using template $paramod$1b4980efe9b83ea68a4b1697c7ce75851e266104\$lut for cells of type $lut.
Using template $paramod$880c782886878e8ac1f3024bfed253d001984ba3\$lut for cells of type $lut.
Using template $paramod$4982a4509cf665c5c5197c92132730ff84be4c2d\$lut for cells of type $lut.
Using template $paramod$6af023d04780a6b54e8dd53dc6126bcf1a45e79b\$lut for cells of type $lut.
Using template $paramod$8891e00a2073855b038f64057f14e5058d966964\$lut for cells of type $lut.
Using template $paramod$2c4ad86076527d351f35f9d7b466c2bc246bc37c\$lut for cells of type $lut.
Using template $paramod$9f6a08c9d3e6dad864f7a59a0da3cd4ece8723cc\$lut for cells of type $lut.
Using template $paramod$eb1185840474e838997dca6e95f1f63c07c5a18e\$lut for cells of type $lut.
Using template $paramod$85d38757a848b5e8cf160a0042acc812b10b2c35\$lut for cells of type $lut.
Using template $paramod$724746093a65768de6324be3b5712b7743e67e17\$lut for cells of type $lut.
Using template $paramod$2e3feae2f280853123eee037b0a83731e86d3458\$lut for cells of type $lut.
Using template $paramod$99b0292abbe60b00e7ef4b6108033340369c69eb\$lut for cells of type $lut.
Using template $paramod$47d0e31726a0d4c044b9936a1b4c151dfe76f8da\$lut for cells of type $lut.
Using template $paramod$d1eb7cb328472c3eac9f7372364313e5ce40db65\$lut for cells of type $lut.
Using template $paramod$d7040cdded862b4da53becd8c81fdfbc4bd932be\$lut for cells of type $lut.
Using template $paramod$e40c23498b2dfb2c5bfa4fd0db3ba2a0a9b78d83\$lut for cells of type $lut.
Using template $paramod$b74b957e5175556691b97059db285da6640e29a3\$lut for cells of type $lut.
Using template $paramod$8ee719fea47d9860102cb16aac878c3827fa71d3\$lut for cells of type $lut.
Using template $paramod$78fc2039a27c65ad221ed3098e8795ac8a22ba30\$lut for cells of type $lut.
Using template $paramod$3110970423e722e7315232ab1c054135f8ccb2f0\$lut for cells of type $lut.
Using template $paramod$bf6a7f9652e963807328d273661a4eb08f61594a\$lut for cells of type $lut.
Using template $paramod$14e95371b14d3a0c5ebeaefea6eb67eeeeb74fa9\$lut for cells of type $lut.
Using template $paramod$0991810b46724dfd46346dd19a7730186975a5bf\$lut for cells of type $lut.
Using template $paramod$da9d6eb00307d15292e014cd59e5b9098c71b3b1\$lut for cells of type $lut.
Using template $paramod$a9d5dedfb2f1d6bc7aea65fbb281bd03c9795487\$lut for cells of type $lut.
Using template $paramod$b5bc2c75d612f9657fe48f82a231561fedb24672\$lut for cells of type $lut.
Using template $paramod$f87b57bbaab5966112671f61938d68fddca1d349\$lut for cells of type $lut.
Using template $paramod$ea24f7c51108d0fea3b99283e0efea089b14abb9\$lut for cells of type $lut.
Using template $paramod$0ed4736b1191795b6e8974125fad0ebba3bd2971\$lut for cells of type $lut.
Using template $paramod$8461a38da2644081983cd5b082d7f6c55a8dc5b7\$lut for cells of type $lut.
Using template $paramod$b9c037eb05f7e81e56bcd0e78d2c1038f1c35d55\$lut for cells of type $lut.
Using template $paramod$828abae3b587aec1c925cb1048c9c1d6147c2775\$lut for cells of type $lut.
Using template $paramod$7a437dd504a6796ff087aac0f68ba9c5a2f3b076\$lut for cells of type $lut.
Using template $paramod$f9d4454194e67c7b57490f8506a8da7cd74a12ca\$lut for cells of type $lut.
Using template $paramod$b8905670c41542e2741bddb3ea8c5f45fc8e7a3f\$lut for cells of type $lut.
Using template $paramod$e60f0bdd0e5d16d46bd7fa8f8f105e11db4ef40c\$lut for cells of type $lut.
Using template $paramod$92700b029e5c61b2931ca541517099a0f4331eed\$lut for cells of type $lut.
Using template $paramod$235ac5b240c334dc34a49d771618866987c926a2\$lut for cells of type $lut.
Using template $paramod$ea60670e529359258f932d74b3592f484a7a708d\$lut for cells of type $lut.
Using template $paramod$e318ba82bf70d1dd671a0b7b30b9019adeba484a\$lut for cells of type $lut.
Using template $paramod$3d3a4f275775d287578b25881c60da136394f1e9\$lut for cells of type $lut.
Using template $paramod$252d6ae77c9657cecc8f96e4ca134e79596887a4\$lut for cells of type $lut.
Using template $paramod$c56e53332e8adfbb2d82d38677282b45eb878a02\$lut for cells of type $lut.
Using template $paramod$2102a41030bf80705c09ebb1dc627795fd57d512\$lut for cells of type $lut.
Using template $paramod$c7a6e04700bf894ce83e856a7fab8eaf851baa8e\$lut for cells of type $lut.
Using template $paramod$6befa7b39053afed2cce011f9b789265066561ee\$lut for cells of type $lut.
Using template $paramod$75c95b2da26373edb818757804c7da4d9bfd95bb\$lut for cells of type $lut.
Using template $paramod$abca3fddf46483d499231f6f40779b884e35445a\$lut for cells of type $lut.
Using template $paramod$c5a6a89fd51d01394d1004213b367c4851962a75\$lut for cells of type $lut.
Using template $paramod$bbe5237d3da5390b374a83fc8b6545c53c78ad22\$lut for cells of type $lut.
Using template $paramod$65dcb43a86aeacf663ef2fc1f59ec077928d2657\$lut for cells of type $lut.
Using template $paramod$b4c1d615aeb67fd9b6f079f1285642d90fddd129\$lut for cells of type $lut.
Using template $paramod$d5a6bca51ad739711325cf8ae39e3fa8f366a69c\$lut for cells of type $lut.
Using template $paramod$bdb9257695609aba3f93d4bfd52c7b7ad476da8c\$lut for cells of type $lut.
No more expansions possible.
<suppressed ~4249 debug messages>

10.25. Executing OPT_LUT_INS pass (discard unused LUT inputs).
Optimizing LUTs in fir_wrapper.
  Optimizing lut $abc$9592$lut$aiger9591$1974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$9592$lut$aiger9591$1974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$9592$lut$aiger9591$1974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$9592$lut$aiger9591$1974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$9592$lut$aiger9591$1974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$9592$lut$aiger9591$2058.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$9592$lut$aiger9591$2058.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$9592$lut$aiger9591$2058.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$9592$lut$aiger9591$2058.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$9592$lut$aiger9591$2058.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$9592$lut$aiger9591$2058.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$9592$lut$aiger9591$2189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$9592$lut$aiger9591$2189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$9592$lut$aiger9591$778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$9592$lut$aiger9591$2058.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$9592$lut$aiger9591$1974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$9592$lut$aiger9591$1974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$9592$lut$aiger9591$1839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$9592$lut$aiger9591$1839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$9592$lut$aiger9591$1839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$9592$lut$aiger9591$1839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$9592$lut$aiger9591$1695.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$9592$lut$aiger9591$1695.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$9592$lut$aiger9591$1695.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$9592$lut$aiger9591$2214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$9630.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$9636.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$9636.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$9630.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$9592$lut$aiger9591$2214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$9633.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$9633.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$9592$lut$aiger9591$1695.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$9592$lut$aiger9591$1875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$9592$lut$aiger9591$1875.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$9592$lut$aiger9591$1839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$9592$lut$aiger9591$1974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$9592$lut$aiger9591$2002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$9592$lut$aiger9591$2002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$9592$lut$aiger9591$2129.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$9592$lut$aiger9591$2129.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$9592$lut$aiger9591$2189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$9592$lut$aiger9591$1194.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$9592$lut$aiger9591$1160.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$9592$lut$aiger9591$2002.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$9592$lut$aiger9591$1068.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$9592$lut$aiger9591$1087.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$9592$lut$aiger9591$2189.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 2)
  Optimizing lut $abc$9592$lut$aiger9591$1106.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$9592$lut$aiger9591$1125.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$9592$lut$aiger9591$1144.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$9592$lut$aiger9591$2214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$9592$lut$aiger9591$2214.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 0)
  Optimizing lut $abc$9592$lut$aiger9591$1695.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 1)
  Optimizing lut $abc$9592$lut$aiger9591$1839.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)
  Optimizing lut $abc$9592$lut$aiger9591$1974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$9592$lut$aiger9591$2280.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$9592$lut$aiger9591$1974.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$9592$lut$aiger9591$2058.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$9592$lut$aiger9591$778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.lut0 (4 -> 3)
  Optimizing lut $abc$9592$lut$aiger9591$2481.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$9592$lut$aiger9591$778.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 3)
  Optimizing lut $abc$9592$lut$aiger9591$950.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$9592$lut$aiger9591$977.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $abc$9592$lut$aiger9591$998.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 0)
  Optimizing lut $auto$abc9_ops.cc:1549:reintegrate$9630.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut0.genblk1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1.genblk1.genblk1.genblk1.genblk1.genblk1.lut1 (4 -> 2)

10.26. Executing SETUNDEF pass (replace undef values with defined constants).

10.27. Executing HILOMAP pass (mapping to constant drivers).

10.28. Executing SPLITNETS pass (splitting up multi-bit signals).
Removed 0 unused cells and 3023 unused wires.

10.29. Executing AUTONAME pass.
Renamed 13649 objects in module fir_wrapper (51 iterations).
<suppressed ~1621 debug messages>

10.30. Executing HIERARCHY pass (managing design hierarchy).
Attribute `top' found on module `fir_wrapper'. Setting top module to fir_wrapper.

10.30.1. Analyzing design hierarchy..
Top module:  \fir_wrapper

10.30.2. Analyzing design hierarchy..
Top module:  \fir_wrapper
Removed 0 unused modules.

10.31. Printing statistics.

=== fir_wrapper ===

   Number of wires:               1807
   Number of wire bits:           1807
   Number of public wires:        1807
   Number of public wire bits:    1807
   Number of ports:                 23
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                914
     $scopeinfo                      9
     ALU                            41
     DFF                            49
     DFFE                          141
     DFFR                           25
     DFFRE                           9
     DFFS                            1
     DFFSE                           2
     GND                             1
     IBUF                           15
     LUT1                           29
     LUT2                           66
     LUT3                          172
     LUT4                          199
     MUX2_LUT5                      96
     MUX2_LUT6                      36
     MUX2_LUT7                      12
     MUX2_LUT8                       2
     OBUF                            8
     VCC                             1

10.32. Executing CHECK pass (checking for obvious problems).
Checking module fir_wrapper...
Found and reported 0 problems.

10.33. Executing Verilog backend.

10.33.1. Executing BMUXMAP pass.

10.33.2. Executing DEMUXMAP pass.
Dumping module `\fir_wrapper'.

11. Executing Verilog backend.

11.1. Executing BMUXMAP pass.

11.2. Executing DEMUXMAP pass.
Dumping module `\fir_wrapper'.

12. Printing statistics.

=== fir_wrapper ===

   Number of wires:               1807
   Number of wire bits:           1807
   Number of public wires:        1807
   Number of public wire bits:    1807
   Number of ports:                 23
   Number of port bits:             23
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                914
     $scopeinfo                      9
     ALU                            41
     DFF                            49
     DFFE                          141
     DFFR                           25
     DFFRE                           9
     DFFS                            1
     DFFSE                           2
     GND                             1
     IBUF                           15
     LUT1                           29
     LUT2                           66
     LUT3                          172
     LUT4                          199
     MUX2_LUT5                      96
     MUX2_LUT6                      36
     MUX2_LUT7                      12
     MUX2_LUT8                       2
     OBUF                            8
     VCC                             1

Warnings: 6 unique messages, 8 total
End of script. Logfile hash: e383c4f2c3, CPU: user 1.97s system 0.04s, MEM: 66.39 MB peak
Yosys 0.52+63 (git sha1 7f7ad87b7, clang++ 18.1.3 -fPIC -O3)
Time spent: 23% 8x techmap (0 sec), 10% 1x abc9_exe (0 sec), ...
