#! /usr/bin/vvp
:ivl_version "10.1 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x555b05c68680 .scope module, "processor" "processor" 2 425;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /OUTPUT 8 "finalOut"
    .port_info 2 /INPUT 1 "rst"
    .port_info 3 /INPUT 32 "INS"
v0x555b05ca5590_0 .net "DATA_ADDR", 7 0, v0x555b05c71d10_0;  1 drivers
v0x555b05ca5680_0 .net "IMMEDIATE", 7 0, v0x555b05c72cb0_0;  1 drivers
o0x7fdd5b62b078 .functor BUFZ 32, C4<zzzzzzzzzzzzzzzzzzzzzzzzzzzzzzzz>; HiZ drive
v0x555b05ca5770_0 .net "INS", 31 0, o0x7fdd5b62b078;  0 drivers
v0x555b05ca5840_0 .net "INaddr", 7 0, v0x555b05c75350_0;  1 drivers
v0x555b05ca5930_0 .net "OUT", 7 0, L_0x555b05caa2f0;  1 drivers
v0x555b05ca5a90_0 .net "OUT1", 7 0, v0x555b05ca40c0_0;  1 drivers
v0x555b05ca5b50_0 .net "OUT1addr", 7 0, v0x555b05ca1900_0;  1 drivers
v0x555b05ca5c60_0 .net "OUT2", 7 0, v0x555b05ca41a0_0;  1 drivers
v0x555b05ca5d70_0 .net "OUT2addr", 7 0, v0x555b05ca19e0_0;  1 drivers
v0x555b05ca5e30_0 .net "RESULT", 7 0, L_0x555b05caa540;  1 drivers
v0x555b05ca5f40_0 .net "SELECT", 2 0, v0x555b05ca1ac0_0;  1 drivers
v0x555b05ca6050_0 .net "addSubMUX", 0 0, v0x555b05ca1de0_0;  1 drivers
v0x555b05ca6140_0 .net "addSubMUXout", 7 0, v0x555b05ca4760_0;  1 drivers
o0x7fdd5b62b168 .functor BUFZ 1, C4<z>; HiZ drive
v0x555b05ca6250_0 .net "busy_wait", 0 0, o0x7fdd5b62b168;  0 drivers
o0x7fdd5b62b828 .functor BUFZ 1, C4<z>; HiZ drive
v0x555b05ca6340_0 .net "clk", 0 0, o0x7fdd5b62b828;  0 drivers
v0x555b05ca63e0_0 .net "finalOut", 7 0, v0x555b05ca2560_0;  1 drivers
v0x555b05ca64d0_0 .net "imValueMUX", 0 0, v0x555b05ca1c60_0;  1 drivers
v0x555b05ca65c0_0 .net "immediateValue", 7 0, v0x555b05ca4e50_0;  1 drivers
v0x555b05ca66d0_0 .net "read", 0 0, v0x555b05ca1d20_0;  1 drivers
o0x7fdd5b62b528 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0x555b05ca6770_0 .net "read_data", 7 0, o0x7fdd5b62b528;  0 drivers
o0x7fdd5b62be28 .functor BUFZ 1, C4<z>; HiZ drive
v0x555b05ca6810_0 .net "rst", 0 0, o0x7fdd5b62be28;  0 drivers
v0x555b05ca68b0_0 .net "write", 0 0, v0x555b05ca1ea0_0;  1 drivers
v0x555b05ca6950_0 .net "writeRegMux", 0 0, v0x555b05ca1f60_0;  1 drivers
S_0x555b05c682f0 .scope module, "CU" "ControlUnit" 2 442, 2 125 0, S_0x555b05c68680;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "INS"
    .port_info 1 /OUTPUT 8 "OUT1addr"
    .port_info 2 /OUTPUT 8 "OUT2addr"
    .port_info 3 /OUTPUT 8 "IN_ADDR"
    .port_info 4 /OUTPUT 8 "IMMEDIATE"
    .port_info 5 /OUTPUT 3 "SELECT"
    .port_info 6 /OUTPUT 1 "twosCompMux"
    .port_info 7 /OUTPUT 1 "imValueMux"
    .port_info 8 /OUTPUT 1 "writeRegMux"
    .port_info 9 /OUTPUT 1 "read"
    .port_info 10 /OUTPUT 1 "write"
    .port_info 11 /OUTPUT 8 "DATA_ADDR"
    .port_info 12 /INPUT 1 "busy_wait"
v0x555b05c71d10_0 .var "DATA_ADDR", 7 0;
v0x555b05c72cb0_0 .var "IMMEDIATE", 7 0;
v0x555b05c752b0_0 .net "INS", 31 0, o0x7fdd5b62b078;  alias, 0 drivers
v0x555b05c75350_0 .var "IN_ADDR", 7 0;
v0x555b05ca1900_0 .var "OUT1addr", 7 0;
v0x555b05ca19e0_0 .var "OUT2addr", 7 0;
v0x555b05ca1ac0_0 .var "SELECT", 2 0;
v0x555b05ca1ba0_0 .net "busy_wait", 0 0, o0x7fdd5b62b168;  alias, 0 drivers
v0x555b05ca1c60_0 .var "imValueMux", 0 0;
v0x555b05ca1d20_0 .var "read", 0 0;
v0x555b05ca1de0_0 .var "twosCompMux", 0 0;
v0x555b05ca1ea0_0 .var "write", 0 0;
v0x555b05ca1f60_0 .var "writeRegMux", 0 0;
E_0x555b05c0bdb0 .event edge, v0x555b05c752b0_0;
S_0x555b05ca21c0 .scope module, "datamux" "MUX" 2 451, 2 101 0, S_0x555b05c68680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1"
    .port_info 1 /INPUT 8 "IN2"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x555b05ca2380_0 .net "IN1", 7 0, L_0x555b05caa540;  alias, 1 drivers
v0x555b05ca2480_0 .net "IN2", 7 0, o0x7fdd5b62b528;  alias, 0 drivers
v0x555b05ca2560_0 .var "OUT", 7 0;
v0x555b05ca2620_0 .net "SELECT", 0 0, v0x555b05ca1f60_0;  alias, 1 drivers
E_0x555b05c0bf00 .event edge, v0x555b05ca1f60_0, v0x555b05ca2480_0, v0x555b05ca2380_0;
S_0x555b05ca2720 .scope module, "myAlu" "ALU" 2 453, 2 1 0, S_0x555b05c68680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "DATA1"
    .port_info 1 /INPUT 8 "DATA2"
    .port_info 2 /INPUT 3 "SELECT"
    .port_info 3 /OUTPUT 8 "RESULT"
L_0x555b05caa390 .functor BUFZ 8, v0x555b05ca4e50_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x555b05caa420 .functor BUFZ 8, v0x555b05ca41a0_0, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x555b05caa540 .functor BUFZ 8, v0x555b05ca2e90_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555b05ca28f0_0 .net "DATA1", 7 0, v0x555b05ca4e50_0;  alias, 1 drivers
v0x555b05ca29f0_0 .net "DATA2", 7 0, v0x555b05ca41a0_0;  alias, 1 drivers
v0x555b05ca2ad0_0 .net "RESULT", 7 0, L_0x555b05caa540;  alias, 1 drivers
v0x555b05ca2bd0_0 .net "SELECT", 2 0, v0x555b05ca1ac0_0;  alias, 1 drivers
v0x555b05ca2ca0_0 .net "operand1", 7 0, L_0x555b05caa390;  1 drivers
v0x555b05ca2db0_0 .net "operand2", 7 0, L_0x555b05caa420;  1 drivers
v0x555b05ca2e90_0 .var "out", 7 0;
E_0x555b05c0c1e0 .event edge, v0x555b05ca2db0_0, v0x555b05ca2ca0_0, v0x555b05ca1ac0_0;
S_0x555b05ca2ff0 .scope module, "regFile" "regfile" 2 445, 2 31 0, S_0x555b05c68680;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 8 "INaddr"
    .port_info 2 /INPUT 8 "IN"
    .port_info 3 /INPUT 8 "OUT1addr"
    .port_info 4 /OUTPUT 8 "OUT1"
    .port_info 5 /INPUT 8 "OUT2addr"
    .port_info 6 /OUTPUT 8 "OUT2"
    .port_info 7 /INPUT 1 "busy_wait"
v0x555b05ca3340_0 .net "IN", 7 0, v0x555b05ca2560_0;  alias, 1 drivers
v0x555b05ca3420_0 .net "INaddr", 7 0, v0x555b05c75350_0;  alias, 1 drivers
v0x555b05ca34f0_0 .net "OUT1", 7 0, v0x555b05ca40c0_0;  alias, 1 drivers
v0x555b05ca35c0_0 .net "OUT1addr", 7 0, v0x555b05ca1900_0;  alias, 1 drivers
v0x555b05ca36b0_0 .net "OUT2", 7 0, v0x555b05ca41a0_0;  alias, 1 drivers
v0x555b05ca37a0_0 .net "OUT2addr", 7 0, v0x555b05ca19e0_0;  alias, 1 drivers
v0x555b05ca3870_0 .net "busy_wait", 0 0, o0x7fdd5b62b168;  alias, 0 drivers
v0x555b05ca3940_0 .net "clk", 0 0, o0x7fdd5b62b828;  alias, 0 drivers
v0x555b05ca39e0_0 .var "reg1", 7 0;
v0x555b05ca3aa0_0 .var "reg2", 7 0;
v0x555b05ca3b80_0 .var "reg3", 7 0;
v0x555b05ca3c60_0 .var "reg4", 7 0;
v0x555b05ca3d40_0 .var "reg5", 7 0;
v0x555b05ca3e20_0 .var "reg6", 7 0;
v0x555b05ca3f00_0 .var "reg7", 7 0;
v0x555b05ca3fe0_0 .var "reg8", 7 0;
v0x555b05ca40c0_0 .var "res1", 7 0;
v0x555b05ca41a0_0 .var "res2", 7 0;
E_0x555b05c81bb0 .event posedge, v0x555b05ca3940_0;
E_0x555b05c82030 .event negedge, v0x555b05ca3940_0;
S_0x555b05ca4380 .scope module, "source1mux" "MUX" 2 449, 2 101 0, S_0x555b05c68680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1"
    .port_info 1 /INPUT 8 "IN2"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x555b05ca4590_0 .net "IN1", 7 0, v0x555b05ca40c0_0;  alias, 1 drivers
v0x555b05ca46a0_0 .net "IN2", 7 0, L_0x555b05caa2f0;  alias, 1 drivers
v0x555b05ca4760_0 .var "OUT", 7 0;
v0x555b05ca4850_0 .net "SELECT", 0 0, v0x555b05ca1de0_0;  alias, 1 drivers
E_0x555b05c82070 .event edge, v0x555b05ca1de0_0, v0x555b05ca46a0_0, v0x555b05ca34f0_0;
S_0x555b05ca49b0 .scope module, "source2mux" "MUX" 2 450, 2 101 0, S_0x555b05c68680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN1"
    .port_info 1 /INPUT 8 "IN2"
    .port_info 2 /INPUT 1 "SELECT"
    .port_info 3 /OUTPUT 8 "OUT"
v0x555b05ca4c70_0 .net "IN1", 7 0, v0x555b05c72cb0_0;  alias, 1 drivers
v0x555b05ca4d80_0 .net "IN2", 7 0, v0x555b05ca4760_0;  alias, 1 drivers
v0x555b05ca4e50_0 .var "OUT", 7 0;
v0x555b05ca4f50_0 .net "SELECT", 0 0, v0x555b05ca1c60_0;  alias, 1 drivers
E_0x555b05ca4bf0 .event edge, v0x555b05ca1c60_0, v0x555b05ca4760_0, v0x555b05c72cb0_0;
S_0x555b05ca5070 .scope module, "twosComp" "TwosComp" 2 447, 2 117 0, S_0x555b05c68680;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "IN"
    .port_info 1 /OUTPUT 8 "OUT"
v0x555b05ca52a0_0 .net "IN", 7 0, v0x555b05ca40c0_0;  alias, 1 drivers
v0x555b05ca53d0_0 .net "OUT", 7 0, L_0x555b05caa2f0;  alias, 1 drivers
L_0x7fdd5b5e2018 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x555b05ca5490_0 .net *"_s0", 7 0, L_0x7fdd5b5e2018;  1 drivers
L_0x555b05caa2f0 .arith/sub 8, L_0x7fdd5b5e2018, v0x555b05ca40c0_0;
S_0x555b05c69800 .scope module, "testCache" "testCache" 2 465;
 .timescale 0 0;
v0x555b05ca9680_0 .var "DATA_ADDR", 7 0;
v0x555b05ca9790_0 .net "address_mem", 6 0, v0x555b05ca77a0_0;  1 drivers
v0x555b05ca9830_0 .net "busy_wait", 0 0, v0x555b05ca9010_0;  1 drivers
v0x555b05ca9920_0 .var "clk", 0 0;
v0x555b05ca9a10_0 .var "read", 0 0;
v0x555b05ca9b00_0 .net "read_data", 7 0, v0x555b05ca7e30_0;  1 drivers
v0x555b05ca9ba0_0 .net "read_data_mem", 15 0, v0x555b05ca9380_0;  1 drivers
v0x555b05ca9c90_0 .net "read_mem", 0 0, v0x555b05ca7ff0_0;  1 drivers
v0x555b05ca9d80_0 .var "rst", 0 0;
v0x555b05ca9eb0_0 .var "write", 0 0;
v0x555b05ca9f50_0 .var "write_data", 7 0;
v0x555b05ca9ff0_0 .net "write_data_mem", 15 0, v0x555b05ca8820_0;  1 drivers
v0x555b05caa0e0_0 .net "write_mem", 0 0, v0x555b05ca8900_0;  1 drivers
S_0x555b05ca6aa0 .scope module, "cacheMem" "cache" 2 476, 2 239 0, S_0x555b05c69800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 8 "address"
    .port_info 5 /INPUT 8 "write_data"
    .port_info 6 /OUTPUT 8 "read_data"
    .port_info 7 /INPUT 1 "busy_wait"
    .port_info 8 /OUTPUT 1 "read_mem"
    .port_info 9 /OUTPUT 1 "write_mem"
    .port_info 10 /OUTPUT 7 "address_mem"
    .port_info 11 /OUTPUT 16 "write_data_mem"
    .port_info 12 /INPUT 16 "read_data_mem"
v0x555b05ca75e0_0 .net "address", 7 0, v0x555b05ca9680_0;  1 drivers
v0x555b05ca76c0_0 .var "addressReg", 7 0;
v0x555b05ca77a0_0 .var "address_mem", 6 0;
v0x555b05ca7860_0 .net "busy_wait", 0 0, v0x555b05ca9010_0;  alias, 1 drivers
v0x555b05ca7920_0 .var "cacheRow", 21 0;
v0x555b05ca7a50_0 .net "clk", 0 0, v0x555b05ca9920_0;  1 drivers
v0x555b05ca7b10_0 .var "hit", 0 0;
v0x555b05ca7bd0_0 .var/i "i", 31 0;
v0x555b05ca7cb0 .array "memory_array", 0 7, 21 0;
v0x555b05ca7d70_0 .net "read", 0 0, v0x555b05ca9a10_0;  1 drivers
v0x555b05ca7e30_0 .var "read_data", 7 0;
v0x555b05ca7f10_0 .net "read_data_mem", 15 0, v0x555b05ca9380_0;  alias, 1 drivers
v0x555b05ca7ff0_0 .var "read_mem", 0 0;
v0x555b05ca80b0_0 .net "requiredBlock", 7 0, L_0x555b05caa8a0;  1 drivers
v0x555b05ca8170_0 .net "rst", 0 0, v0x555b05ca9d80_0;  1 drivers
v0x555b05ca8210_0 .net "tag1", 3 0, L_0x555b05caa5e0;  1 drivers
v0x555b05ca82f0_0 .net "tag2", 3 0, L_0x555b05caa6e0;  1 drivers
v0x555b05ca84e0_0 .var "temp", 21 0;
v0x555b05ca85c0_0 .net "validBit", 0 0, L_0x555b05caa7b0;  1 drivers
v0x555b05ca8680_0 .net "write", 0 0, v0x555b05ca9eb0_0;  1 drivers
v0x555b05ca8740_0 .net "write_data", 7 0, v0x555b05ca9f50_0;  1 drivers
v0x555b05ca8820_0 .var "write_data_mem", 15 0;
v0x555b05ca8900_0 .var "write_mem", 0 0;
E_0x555b05ca6e40 .event edge, v0x555b05ca7a50_0;
E_0x555b05ca6ec0 .event posedge, v0x555b05ca8170_0;
L_0x555b05caa5e0 .part v0x555b05ca7920_0, 16, 4;
L_0x555b05caa6e0 .part v0x555b05ca9680_0, 4, 4;
L_0x555b05caa7b0 .part v0x555b05ca7920_0, 21, 1;
L_0x555b05caa960 .part v0x555b05ca7920_0, 0, 16;
L_0x555b05caaa30 .part v0x555b05ca9680_0, 0, 1;
S_0x555b05ca6f20 .scope module, "fetch" "fetchBlock" 2 275, 2 405 0, S_0x555b05ca6aa0;
 .timescale 0 0;
    .port_info 0 /INPUT 16 "data"
    .port_info 1 /INPUT 1 "offset"
    .port_info 2 /OUTPUT 8 "out"
L_0x555b05caa8a0 .functor BUFZ 8, v0x555b05ca7200_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0x555b05ca7200_0 .var "block", 7 0;
v0x555b05ca7300_0 .net "data", 15 0, L_0x555b05caa960;  1 drivers
v0x555b05ca73e0_0 .net "offset", 0 0, L_0x555b05caaa30;  1 drivers
v0x555b05ca7480_0 .net "out", 7 0, L_0x555b05caa8a0;  alias, 1 drivers
E_0x555b05ca7180 .event edge, v0x555b05ca73e0_0, v0x555b05ca7300_0;
S_0x555b05ca8bd0 .scope module, "mem" "data_mem" 2 477, 2 182 0, S_0x555b05c69800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "rst"
    .port_info 2 /INPUT 1 "read"
    .port_info 3 /INPUT 1 "write"
    .port_info 4 /INPUT 7 "address"
    .port_info 5 /INPUT 16 "write_data"
    .port_info 6 /OUTPUT 16 "read_data"
    .port_info 7 /OUTPUT 1 "busy_wait"
v0x555b05ca8f30_0 .net "address", 6 0, v0x555b05ca77a0_0;  alias, 1 drivers
v0x555b05ca9010_0 .var "busy_wait", 0 0;
v0x555b05ca90b0_0 .net "clk", 0 0, v0x555b05ca9920_0;  alias, 1 drivers
v0x555b05ca9150_0 .var/i "i", 31 0;
v0x555b05ca91f0 .array "memory_array", 0 255, 15 0;
v0x555b05ca92e0_0 .net "read", 0 0, v0x555b05ca7ff0_0;  alias, 1 drivers
v0x555b05ca9380_0 .var "read_data", 15 0;
v0x555b05ca9420_0 .net "rst", 0 0, v0x555b05ca9d80_0;  alias, 1 drivers
v0x555b05ca94c0_0 .net "write", 0 0, v0x555b05ca8900_0;  alias, 1 drivers
v0x555b05ca9560_0 .net "write_data", 15 0, v0x555b05ca8820_0;  alias, 1 drivers
E_0x555b05ca8e90/0 .event edge, v0x555b05ca8820_0, v0x555b05ca77a0_0, v0x555b05ca8900_0, v0x555b05ca7ff0_0;
E_0x555b05ca8e90/1 .event edge, v0x555b05ca8170_0;
E_0x555b05ca8e90 .event/or E_0x555b05ca8e90/0, E_0x555b05ca8e90/1;
E_0x555b05ca8ed0 .event posedge, v0x555b05ca7a50_0;
    .scope S_0x555b05c682f0;
T_0 ;
    %wait E_0x555b05c0bdb0;
    %load/vec4 v0x555b05ca1ba0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_0.0, 4;
    %load/vec4 v0x555b05c752b0_0;
    %parti/s 3, 24, 6;
    %assign/vec4 v0x555b05ca1ac0_0, 0;
    %load/vec4 v0x555b05c752b0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x555b05c72cb0_0, 0;
    %load/vec4 v0x555b05c752b0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x555b05ca1900_0, 0;
    %load/vec4 v0x555b05c752b0_0;
    %parti/s 8, 8, 5;
    %assign/vec4 v0x555b05ca19e0_0, 0;
    %load/vec4 v0x555b05c752b0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x555b05c75350_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b05ca1de0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b05ca1c60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b05ca1f60_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b05ca1d20_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b05ca1ea0_0, 0;
    %load/vec4 v0x555b05c752b0_0;
    %parti/s 8, 0, 2;
    %assign/vec4 v0x555b05c71d10_0, 0;
    %load/vec4 v0x555b05c752b0_0;
    %parti/s 8, 24, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 8;
    %cmp/u;
    %jmp/1 T_0.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 8;
    %cmp/u;
    %jmp/1 T_0.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_0.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_0.5, 6;
    %jmp T_0.6;
T_0.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b05ca1c60_0, 0;
    %jmp T_0.6;
T_0.3 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b05ca1de0_0, 0;
    %jmp T_0.6;
T_0.4 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b05ca1d20_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b05ca1f60_0, 0;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b05ca1ea0_0, 0;
    %load/vec4 v0x555b05c752b0_0;
    %parti/s 8, 16, 6;
    %assign/vec4 v0x555b05c71d10_0, 0;
    %jmp T_0.6;
T_0.6 ;
    %pop/vec4 1;
T_0.0 ;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_0x555b05ca2ff0;
T_1 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555b05ca39e0_0, 0, 8;
    %end;
    .thread T_1;
    .scope S_0x555b05ca2ff0;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555b05ca3aa0_0, 0, 8;
    %end;
    .thread T_2;
    .scope S_0x555b05ca2ff0;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555b05ca3b80_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0x555b05ca2ff0;
T_4 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555b05ca3c60_0, 0, 8;
    %end;
    .thread T_4;
    .scope S_0x555b05ca2ff0;
T_5 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555b05ca3d40_0, 0, 8;
    %end;
    .thread T_5;
    .scope S_0x555b05ca2ff0;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555b05ca3e20_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0x555b05ca2ff0;
T_7 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555b05ca3f00_0, 0, 8;
    %end;
    .thread T_7;
    .scope S_0x555b05ca2ff0;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x555b05ca3fe0_0, 0, 8;
    %end;
    .thread T_8;
    .scope S_0x555b05ca2ff0;
T_9 ;
    %wait E_0x555b05c82030;
    %load/vec4 v0x555b05ca3870_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x555b05ca3420_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_9.4, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_9.5, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_9.6, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_9.7, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_9.8, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_9.9, 6;
    %jmp T_9.10;
T_9.2 ;
    %load/vec4 v0x555b05ca3340_0;
    %store/vec4 v0x555b05ca39e0_0, 0, 8;
    %jmp T_9.10;
T_9.3 ;
    %load/vec4 v0x555b05ca3340_0;
    %store/vec4 v0x555b05ca3aa0_0, 0, 8;
    %jmp T_9.10;
T_9.4 ;
    %load/vec4 v0x555b05ca3340_0;
    %store/vec4 v0x555b05ca3b80_0, 0, 8;
    %jmp T_9.10;
T_9.5 ;
    %load/vec4 v0x555b05ca3340_0;
    %store/vec4 v0x555b05ca3c60_0, 0, 8;
    %jmp T_9.10;
T_9.6 ;
    %load/vec4 v0x555b05ca3340_0;
    %store/vec4 v0x555b05ca3d40_0, 0, 8;
    %jmp T_9.10;
T_9.7 ;
    %load/vec4 v0x555b05ca3340_0;
    %store/vec4 v0x555b05ca3e20_0, 0, 8;
    %jmp T_9.10;
T_9.8 ;
    %load/vec4 v0x555b05ca3340_0;
    %store/vec4 v0x555b05ca3f00_0, 0, 8;
    %jmp T_9.10;
T_9.9 ;
    %load/vec4 v0x555b05ca3340_0;
    %store/vec4 v0x555b05ca3fe0_0, 0, 8;
    %jmp T_9.10;
T_9.10 ;
    %pop/vec4 1;
T_9.0 ;
    %jmp T_9;
    .thread T_9;
    .scope S_0x555b05ca2ff0;
T_10 ;
    %wait E_0x555b05c81bb0;
    %load/vec4 v0x555b05ca35c0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.0, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_10.1, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_10.2, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_10.3, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_10.4, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_10.5, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_10.6, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_10.7, 6;
    %jmp T_10.8;
T_10.0 ;
    %load/vec4 v0x555b05ca39e0_0;
    %store/vec4 v0x555b05ca40c0_0, 0, 8;
    %jmp T_10.8;
T_10.1 ;
    %load/vec4 v0x555b05ca3aa0_0;
    %store/vec4 v0x555b05ca40c0_0, 0, 8;
    %jmp T_10.8;
T_10.2 ;
    %load/vec4 v0x555b05ca3b80_0;
    %store/vec4 v0x555b05ca40c0_0, 0, 8;
    %jmp T_10.8;
T_10.3 ;
    %load/vec4 v0x555b05ca3c60_0;
    %store/vec4 v0x555b05ca40c0_0, 0, 8;
    %jmp T_10.8;
T_10.4 ;
    %load/vec4 v0x555b05ca3d40_0;
    %store/vec4 v0x555b05ca40c0_0, 0, 8;
    %jmp T_10.8;
T_10.5 ;
    %load/vec4 v0x555b05ca3e20_0;
    %store/vec4 v0x555b05ca40c0_0, 0, 8;
    %jmp T_10.8;
T_10.6 ;
    %load/vec4 v0x555b05ca3f00_0;
    %store/vec4 v0x555b05ca40c0_0, 0, 8;
    %jmp T_10.8;
T_10.7 ;
    %load/vec4 v0x555b05ca3fe0_0;
    %store/vec4 v0x555b05ca40c0_0, 0, 8;
    %jmp T_10.8;
T_10.8 ;
    %pop/vec4 1;
    %load/vec4 v0x555b05ca37a0_0;
    %dup/vec4;
    %pushi/vec4 1, 0, 8;
    %cmp/u;
    %jmp/1 T_10.9, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 8;
    %cmp/u;
    %jmp/1 T_10.10, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 8;
    %cmp/u;
    %jmp/1 T_10.11, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 8;
    %cmp/u;
    %jmp/1 T_10.12, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 8;
    %cmp/u;
    %jmp/1 T_10.13, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 8;
    %cmp/u;
    %jmp/1 T_10.14, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 8;
    %cmp/u;
    %jmp/1 T_10.15, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 8;
    %cmp/u;
    %jmp/1 T_10.16, 6;
    %jmp T_10.17;
T_10.9 ;
    %load/vec4 v0x555b05ca39e0_0;
    %store/vec4 v0x555b05ca41a0_0, 0, 8;
    %jmp T_10.17;
T_10.10 ;
    %load/vec4 v0x555b05ca3aa0_0;
    %store/vec4 v0x555b05ca41a0_0, 0, 8;
    %jmp T_10.17;
T_10.11 ;
    %load/vec4 v0x555b05ca3b80_0;
    %store/vec4 v0x555b05ca41a0_0, 0, 8;
    %jmp T_10.17;
T_10.12 ;
    %load/vec4 v0x555b05ca3c60_0;
    %store/vec4 v0x555b05ca41a0_0, 0, 8;
    %jmp T_10.17;
T_10.13 ;
    %load/vec4 v0x555b05ca3d40_0;
    %store/vec4 v0x555b05ca41a0_0, 0, 8;
    %jmp T_10.17;
T_10.14 ;
    %load/vec4 v0x555b05ca3e20_0;
    %store/vec4 v0x555b05ca41a0_0, 0, 8;
    %jmp T_10.17;
T_10.15 ;
    %load/vec4 v0x555b05ca3f00_0;
    %store/vec4 v0x555b05ca41a0_0, 0, 8;
    %jmp T_10.17;
T_10.16 ;
    %load/vec4 v0x555b05ca3fe0_0;
    %store/vec4 v0x555b05ca41a0_0, 0, 8;
    %jmp T_10.17;
T_10.17 ;
    %pop/vec4 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0x555b05ca4380;
T_11 ;
    %wait E_0x555b05c82070;
    %load/vec4 v0x555b05ca4850_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_11.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_11.1, 6;
    %jmp T_11.2;
T_11.0 ;
    %load/vec4 v0x555b05ca4590_0;
    %assign/vec4 v0x555b05ca4760_0, 0;
    %jmp T_11.2;
T_11.1 ;
    %load/vec4 v0x555b05ca46a0_0;
    %assign/vec4 v0x555b05ca4760_0, 0;
    %jmp T_11.2;
T_11.2 ;
    %pop/vec4 1;
    %jmp T_11;
    .thread T_11, $push;
    .scope S_0x555b05ca49b0;
T_12 ;
    %wait E_0x555b05ca4bf0;
    %load/vec4 v0x555b05ca4f50_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_12.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_12.1, 6;
    %jmp T_12.2;
T_12.0 ;
    %load/vec4 v0x555b05ca4c70_0;
    %assign/vec4 v0x555b05ca4e50_0, 0;
    %jmp T_12.2;
T_12.1 ;
    %load/vec4 v0x555b05ca4d80_0;
    %assign/vec4 v0x555b05ca4e50_0, 0;
    %jmp T_12.2;
T_12.2 ;
    %pop/vec4 1;
    %jmp T_12;
    .thread T_12, $push;
    .scope S_0x555b05ca21c0;
T_13 ;
    %wait E_0x555b05c0bf00;
    %load/vec4 v0x555b05ca2620_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 1;
    %cmp/u;
    %jmp/1 T_13.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 1;
    %cmp/u;
    %jmp/1 T_13.1, 6;
    %jmp T_13.2;
T_13.0 ;
    %load/vec4 v0x555b05ca2380_0;
    %assign/vec4 v0x555b05ca2560_0, 0;
    %jmp T_13.2;
T_13.1 ;
    %load/vec4 v0x555b05ca2480_0;
    %assign/vec4 v0x555b05ca2560_0, 0;
    %jmp T_13.2;
T_13.2 ;
    %pop/vec4 1;
    %jmp T_13;
    .thread T_13, $push;
    .scope S_0x555b05ca2720;
T_14 ;
    %wait E_0x555b05c0c1e0;
    %load/vec4 v0x555b05ca2bd0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_14.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_14.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_14.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_14.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_14.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 3;
    %cmp/u;
    %jmp/1 T_14.5, 6;
    %jmp T_14.6;
T_14.0 ;
    %load/vec4 v0x555b05ca2ca0_0;
    %store/vec4 v0x555b05ca2e90_0, 0, 8;
    %jmp T_14.6;
T_14.1 ;
    %load/vec4 v0x555b05ca2ca0_0;
    %load/vec4 v0x555b05ca2db0_0;
    %add;
    %store/vec4 v0x555b05ca2e90_0, 0, 8;
    %jmp T_14.6;
T_14.2 ;
    %load/vec4 v0x555b05ca2ca0_0;
    %load/vec4 v0x555b05ca2db0_0;
    %and;
    %store/vec4 v0x555b05ca2e90_0, 0, 8;
    %jmp T_14.6;
T_14.3 ;
    %load/vec4 v0x555b05ca2ca0_0;
    %load/vec4 v0x555b05ca2db0_0;
    %or;
    %store/vec4 v0x555b05ca2e90_0, 0, 8;
    %jmp T_14.6;
T_14.4 ;
    %load/vec4 v0x555b05ca2ca0_0;
    %store/vec4 v0x555b05ca2e90_0, 0, 8;
    %jmp T_14.6;
T_14.5 ;
    %load/vec4 v0x555b05ca2ca0_0;
    %store/vec4 v0x555b05ca2e90_0, 0, 8;
    %jmp T_14.6;
T_14.6 ;
    %pop/vec4 1;
    %jmp T_14;
    .thread T_14, $push;
    .scope S_0x555b05ca6f20;
T_15 ;
    %wait E_0x555b05ca7180;
    %load/vec4 v0x555b05ca73e0_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_15.0, 4;
    %load/vec4 v0x555b05ca7300_0;
    %parti/s 8, 0, 2;
    %store/vec4 v0x555b05ca7200_0, 0, 8;
    %jmp T_15.1;
T_15.0 ;
    %load/vec4 v0x555b05ca7300_0;
    %parti/s 8, 8, 5;
    %store/vec4 v0x555b05ca7200_0, 0, 8;
T_15.1 ;
    %jmp T_15;
    .thread T_15, $push;
    .scope S_0x555b05ca6aa0;
T_16 ;
    %wait E_0x555b05ca6ec0;
    %load/vec4 v0x555b05ca8170_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_16.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b05ca7bd0_0, 0, 32;
T_16.2 ;
    %load/vec4 v0x555b05ca7bd0_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_16.3, 5;
    %pushi/vec4 3101955, 0, 22;
    %ix/getv/s 3, v0x555b05ca7bd0_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555b05ca7cb0, 0, 4;
    %load/vec4 v0x555b05ca7bd0_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555b05ca7bd0_0, 0, 32;
    %jmp T_16.2;
T_16.3 ;
T_16.0 ;
    %jmp T_16;
    .thread T_16;
    .scope S_0x555b05ca6aa0;
T_17 ;
    %wait E_0x555b05ca6e40;
    %load/vec4 v0x555b05ca75e0_0;
    %parti/s 3, 1, 2;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0x555b05ca7cb0, 4;
    %store/vec4 v0x555b05ca7920_0, 0, 22;
    %load/vec4 v0x555b05ca8210_0;
    %load/vec4 v0x555b05ca82f0_0;
    %xor;
    %nor/r;
    %load/vec4 v0x555b05ca85c0_0;
    %and;
    %store/vec4 v0x555b05ca7b10_0, 0, 1;
    %load/vec4 v0x555b05ca8680_0;
    %load/vec4 v0x555b05ca7d70_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.0, 8;
    %load/vec4 v0x555b05ca7b10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.2, 4;
    %load/vec4 v0x555b05ca7920_0;
    %store/vec4 v0x555b05ca84e0_0, 0, 22;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555b05ca84e0_0, 4, 1;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555b05ca84e0_0, 4, 1;
    %load/vec4 v0x555b05ca75e0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.4, 4;
    %load/vec4 v0x555b05ca8740_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555b05ca84e0_0, 4, 8;
    %jmp T_17.5;
T_17.4 ;
    %load/vec4 v0x555b05ca8740_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555b05ca84e0_0, 4, 8;
T_17.5 ;
    %load/vec4 v0x555b05ca84e0_0;
    %load/vec4 v0x555b05ca75e0_0;
    %parti/s 3, 1, 2;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x555b05ca7cb0, 4, 0;
T_17.2 ;
    %load/vec4 v0x555b05ca7b10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.6, 4;
    %load/vec4 v0x555b05ca7920_0;
    %parti/s 1, 20, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.8, 4;
    %load/vec4 v0x555b05ca75e0_0;
    %parti/s 7, 1, 2;
    %store/vec4 v0x555b05ca77a0_0, 0, 7;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b05ca8900_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b05ca7ff0_0, 0, 1;
    %load/vec4 v0x555b05ca75e0_0;
    %parti/s 4, 4, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555b05ca7920_0, 4, 4;
    %load/vec4 v0x555b05ca7860_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.10, 4;
    %load/vec4 v0x555b05ca7f10_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555b05ca7920_0, 4, 16;
    %load/vec4 v0x555b05ca75e0_0;
    %parti/s 1, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.12, 4;
    %load/vec4 v0x555b05ca8740_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555b05ca7920_0, 4, 8;
    %jmp T_17.13;
T_17.12 ;
    %load/vec4 v0x555b05ca8740_0;
    %ix/load 4, 8, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555b05ca7920_0, 4, 8;
T_17.13 ;
    %load/vec4 v0x555b05ca75e0_0;
    %parti/s 4, 4, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555b05ca7920_0, 4, 4;
    %load/vec4 v0x555b05ca8210_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555b05ca7920_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555b05ca7920_0, 4, 1;
    %load/vec4 v0x555b05ca7920_0;
    %load/vec4 v0x555b05ca75e0_0;
    %parti/s 3, 1, 2;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x555b05ca7cb0, 4, 0;
T_17.10 ;
T_17.8 ;
T_17.6 ;
T_17.0 ;
    %load/vec4 v0x555b05ca8680_0;
    %nor/r;
    %load/vec4 v0x555b05ca7d70_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_17.14, 8;
    %load/vec4 v0x555b05ca7b10_0;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_17.16, 4;
    %load/vec4 v0x555b05ca80b0_0;
    %cassign/vec4 v0x555b05ca7e30_0;
    %cassign/link v0x555b05ca7e30_0, v0x555b05ca80b0_0;
T_17.16 ;
    %load/vec4 v0x555b05ca7b10_0;
    %cmpi/e 0, 0, 1;
    %jmp/0xz  T_17.18, 4;
    %load/vec4 v0x555b05ca7920_0;
    %parti/s 1, 20, 6;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.20, 4;
    %load/vec4 v0x555b05ca75e0_0;
    %parti/s 7, 1, 2;
    %store/vec4 v0x555b05ca77a0_0, 0, 7;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b05ca7ff0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b05ca8900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555b05ca84e0_0, 4, 1;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555b05ca84e0_0, 4, 1;
    %load/vec4 v0x555b05ca75e0_0;
    %parti/s 4, 4, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555b05ca84e0_0, 4, 4;
    %load/vec4 v0x555b05ca75e0_0;
    %parti/s 4, 4, 4;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555b05ca7920_0, 4, 4;
    %load/vec4 v0x555b05ca8210_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555b05ca7920_0, 4, 4;
    %load/vec4 v0x555b05ca7860_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.22, 4;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 21, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555b05ca84e0_0, 4, 1;
    %load/vec4 v0x555b05ca7f10_0;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555b05ca84e0_0, 4, 16;
    %load/vec4 v0x555b05ca84e0_0;
    %load/vec4 v0x555b05ca75e0_0;
    %parti/s 3, 1, 2;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x555b05ca7cb0, 4, 0;
T_17.22 ;
T_17.20 ;
    %load/vec4 v0x555b05ca7920_0;
    %parti/s 1, 20, 6;
    %pad/u 32;
    %cmpi/e 1, 0, 32;
    %jmp/0xz  T_17.24, 4;
    %load/vec4 v0x555b05ca75e0_0;
    %parti/s 3, 1, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555b05ca76c0_0, 4, 3;
    %load/vec4 v0x555b05ca7920_0;
    %parti/s 4, 16, 6;
    %ix/load 4, 4, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555b05ca76c0_0, 4, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b05ca8900_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b05ca7ff0_0, 0, 1;
    %load/vec4 v0x555b05ca7920_0;
    %parti/s 16, 0, 2;
    %store/vec4 v0x555b05ca8820_0, 0, 16;
    %load/vec4 v0x555b05ca7860_0;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_17.26, 4;
    %pushi/vec4 0, 0, 1;
    %ix/load 4, 20, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x555b05ca7920_0, 4, 1;
    %load/vec4 v0x555b05ca7920_0;
    %load/vec4 v0x555b05ca75e0_0;
    %parti/s 3, 1, 2;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0x555b05ca7cb0, 4, 0;
T_17.26 ;
T_17.24 ;
T_17.18 ;
T_17.14 ;
    %jmp T_17;
    .thread T_17, $push;
    .scope S_0x555b05ca8bd0;
T_18 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b05ca9010_0, 0, 1;
    %end;
    .thread T_18;
    .scope S_0x555b05ca8bd0;
T_19 ;
    %wait E_0x555b05ca6ec0;
    %load/vec4 v0x555b05ca9420_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_19.0, 8;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x555b05ca9150_0, 0, 32;
T_19.2 ;
    %load/vec4 v0x555b05ca9150_0;
    %cmpi/s 256, 0, 32;
    %jmp/0xz T_19.3, 5;
    %pushi/vec4 0, 0, 16;
    %ix/getv/s 3, v0x555b05ca9150_0;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x555b05ca91f0, 0, 4;
    %load/vec4 v0x555b05ca9150_0;
    %addi 1, 0, 32;
    %store/vec4 v0x555b05ca9150_0, 0, 32;
    %jmp T_19.2;
T_19.3 ;
T_19.0 ;
    %jmp T_19;
    .thread T_19;
    .scope S_0x555b05ca8bd0;
T_20 ;
    %wait E_0x555b05ca8e90;
    %load/vec4 v0x555b05ca94c0_0;
    %load/vec4 v0x555b05ca92e0_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.0, 8;
    %vpi_call 2 213 "$display", "writing block in memory block=%b", v0x555b05ca9560_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b05ca9010_0, 0;
    %pushi/vec4 100, 0, 32;
T_20.2 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.3, 5;
    %jmp/1 T_20.3, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555b05ca8ed0;
    %jmp T_20.2;
T_20.3 ;
    %pop/vec4 1;
    %load/vec4 v0x555b05ca9560_0;
    %load/vec4 v0x555b05ca8f30_0;
    %pad/u 10;
    %ix/vec4 4;
    %store/vec4a v0x555b05ca91f0, 4, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b05ca9010_0, 0;
T_20.0 ;
    %load/vec4 v0x555b05ca94c0_0;
    %nor/r;
    %load/vec4 v0x555b05ca92e0_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_20.4, 8;
    %vpi_call 2 224 "$display", "requesting a read" {0 0 0};
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x555b05ca9010_0, 0;
    %pushi/vec4 100, 0, 32;
T_20.6 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_20.7, 5;
    %jmp/1 T_20.7, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x555b05ca8ed0;
    %jmp T_20.6;
T_20.7 ;
    %pop/vec4 1;
    %load/vec4 v0x555b05ca8f30_0;
    %pad/u 10;
    %ix/vec4 4;
    %load/vec4a v0x555b05ca91f0, 4;
    %store/vec4 v0x555b05ca9380_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x555b05ca9010_0, 0;
    %vpi_call 2 232 "$display", "requested read data= %b ", v0x555b05ca9380_0 {0 0 0};
T_20.4 ;
    %jmp T_20;
    .thread T_20, $push;
    .scope S_0x555b05c69800;
T_21 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b05ca9920_0, 0, 1;
T_21.0 ;
    %delay 10, 0;
    %load/vec4 v0x555b05ca9920_0;
    %inv;
    %store/vec4 v0x555b05ca9920_0, 0, 1;
    %jmp T_21.0;
    %end;
    .thread T_21;
    .scope S_0x555b05c69800;
T_22 ;
    %vpi_call 2 485 "$display", "***********************************************************************" {0 0 0};
    %vpi_call 2 486 "$display", "for testing purpose cache and data memory are  populated with dummy data" {0 0 0};
    %vpi_call 2 487 "$display", "\012all blocks in cache will initially have 01010101 00000011" {0 0 0};
    %vpi_call 2 488 "$display", "\012all blocks in memory will initially have 00000000 00000000\012" {0 0 0};
    %vpi_call 2 489 "$display", "offset 0 is considered as least significant 8 bits [7:0] and offset 1 [15:18]\012" {0 0 0};
    %vpi_call 2 490 "$display", "***********************************************************************\012" {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b05ca9d80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b05ca9d80_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b05ca9d80_0, 0, 1;
    %pushi/vec4 240, 0, 8;
    %store/vec4 v0x555b05ca9680_0, 0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b05ca9a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b05ca9eb0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 500 "$display", "After 1 CC\011%b at offset %b | should be a hit |busywait= %b\012", v0x555b05ca9b00_0, &PV<v0x555b05ca9680_0, 0, 1>, v0x555b05ca9830_0 {0 0 0};
    %pushi/vec4 241, 0, 8;
    %store/vec4 v0x555b05ca9680_0, 0, 8;
    %delay 20, 0;
    %vpi_call 2 503 "$display", "After 1 CC\011%b at offset %b | should be a hit |busywait= %b\012", v0x555b05ca9b00_0, &PV<v0x555b05ca9680_0, 0, 1>, v0x555b05ca9830_0 {0 0 0};
    %pushi/vec4 232, 0, 8;
    %store/vec4 v0x555b05ca9680_0, 0, 8;
    %delay 20, 0;
    %vpi_call 2 507 "$display", "After 1 CC\011%b | should be a miss |busywait= %b\012", v0x555b05ca9b00_0, v0x555b05ca9830_0 {0 0 0};
    %delay 2000, 0;
    %vpi_call 2 509 "$display", "After 100 CC\011%b | should be 00000000 (content in memory is fetched)|busywait= %b\012", v0x555b05ca9b00_0, v0x555b05ca9830_0 {0 0 0};
    %delay 20, 0;
    %vpi_call 2 511 "$display", "After 1 CC %b | should be a hit (check the same address for a read again) |busywait= %b\012", v0x555b05ca9b00_0, v0x555b05ca9830_0 {0 0 0};
    %pushi/vec4 254, 0, 8;
    %store/vec4 v0x555b05ca9680_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b05ca9a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b05ca9eb0_0, 0, 1;
    %pushi/vec4 255, 0, 8;
    %store/vec4 v0x555b05ca9f50_0, 0, 8;
    %delay 20, 0;
    %vpi_call 2 517 "$display", "test for a hit in write with dirty bit=0" {0 0 0};
    %vpi_call 2 518 "$display", "After 1 CC      %b | should be a hit |busywait= %b\012", v0x555b05ca9b00_0, v0x555b05ca9830_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b05ca9a10_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b05ca9eb0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 522 "$display", "After 1 CC\011%b | should be a hit (check the written data again) |busywait= %b\012", v0x555b05ca9b00_0, v0x555b05ca9830_0 {0 0 0};
    %pushi/vec4 176, 0, 8;
    %store/vec4 v0x555b05ca9680_0, 0, 8;
    %pushi/vec4 2, 0, 8;
    %store/vec4 v0x555b05ca9f50_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b05ca9a10_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b05ca9eb0_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 528 "$display", "test for a miss in write with dirty bit=0 " {0 0 0};
    %vpi_call 2 529 "$display", "still not written to memory busy wait should be=1" {0 0 0};
    %vpi_call 2 530 "$display", "After 1 CC\011%b | should be a written only in cache  |busywait= %b\012", v0x555b05ca9b00_0, v0x555b05ca9830_0 {0 0 0};
    %delay 2020, 0;
    %vpi_call 2 532 "$display", "after write back to memory busy wait should be=0" {0 0 0};
    %vpi_call 2 533 "$display", "After 1 CC\011%b | should be a written both cache and memory   |busywait= %b\012", v0x555b05ca9b00_0, v0x555b05ca9830_0 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b05ca9eb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b05ca9a10_0, 0, 1;
    %pushi/vec4 242, 0, 8;
    %store/vec4 v0x555b05ca9680_0, 0, 8;
    %pushi/vec4 160, 0, 8;
    %store/vec4 v0x555b05ca9f50_0, 0, 8;
    %delay 20, 0;
    %vpi_call 2 539 "$display", "After 1 CC\011%b | should be a written to cache  |busywait= %b\012", v0x555b05ca9b00_0, v0x555b05ca9830_0 {0 0 0};
    %pushi/vec4 178, 0, 8;
    %store/vec4 v0x555b05ca9680_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b05ca9eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b05ca9a10_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 544 "$display", "After 1 CC\011%b | should be a miss  |busywait= %b\012", v0x555b05ca9b00_0, v0x555b05ca9830_0 {0 0 0};
    %delay 2000, 0;
    %vpi_call 2 547 "$display", "After 100 CC\011%b | should be a miss  |busywait= %b\012", v0x555b05ca9b00_0, v0x555b05ca9830_0 {0 0 0};
    %delay 2000, 0;
    %vpi_call 2 550 "$display", "After 100 CC\011%b | should be a hit  |busywait= %b\012", v0x555b05ca9b00_0, v0x555b05ca9830_0 {0 0 0};
    %pushi/vec4 179, 0, 8;
    %store/vec4 v0x555b05ca9680_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x555b05ca9eb0_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x555b05ca9a10_0, 0, 1;
    %delay 20, 0;
    %vpi_call 2 556 "$display", "After 1 CC\011%b | should be a hit  |busywait= %b\012", v0x555b05ca9b00_0, v0x555b05ca9830_0 {0 0 0};
    %vpi_call 2 559 "$finish" {0 0 0};
    %end;
    .thread T_22;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "cache.v";
