Information: Updating design information... (UID-85)
 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 1
Design : rrc_filter
Version: V-2023.12-SP5-4
Date   : Wed Jul 16 15:52:32 2025
****************************************

Operating Conditions: TT_0P80V_0P00V_0P00V_0P00V_25C   Library: GF22FDX_SC7P5T_116CPP_BASE_CSC20L_TT_0P80V_0P00V_0P00V_0P00V_25C
Wire Load Model Mode: enclosed

  Startpoint: shift_reg_out_reg_19__7_
              (rising edge-triggered flip-flop clocked by cnt_clk)
  Endpoint: filter_out_reg_8_
            (rising edge-triggered flip-flop clocked by cnt_clk)
  Path Group: cnt_clk
  Path Type: max

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock cnt_clk (rise edge)                               0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  shift_reg_out_reg_19__7_/CLK (SC7P5T_DFFRQX4_S_CSC20L)
                                                          0.00       0.00 r
  shift_reg_out_reg_19__7_/Q (SC7P5T_DFFRQX4_S_CSC20L)
                                                         48.63      48.63 f
  U211/Z (SC7P5T_BUFX8_A_CSC20L)                         16.88      65.51 f
  MUL20/mul_in[7] (multiplier_9b_WIDTH9_12)               0.00      65.51 f
  MUL20/U29/Z (SC7P5T_OR2X4_A_CSC20L)                    20.43      85.94 f
  MUL20/U34/Z (SC7P5T_AO21X2_CSC20L)                     22.23     108.17 f
  MUL20/U35/Z (SC7P5T_INVX2_CSC20L)                       6.17     114.33 r
  MUL20/U4/Z (SC7P5T_OAI21X1_CSC20L)                     13.81     128.15 f
  MUL20/U2/Z (SC7P5T_AOI21X1_MR_CSC20L)                  24.48     152.63 r
  MUL20/U9/Z (SC7P5T_OA21X4_CSC20L)                      25.69     178.32 r
  MUL20/U33/Z (SC7P5T_INVX2_CSC20L)                       8.20     186.52 f
  MUL20/mul_out[11] (multiplier_9b_WIDTH9_12)             0.00     186.52 f
  U496/S (SC7P5T_FAX2_A_CSC20L)                          56.09     242.61 r
  U498/S (SC7P5T_FAX2_A_CSC20L)                          57.90     300.51 f
  U512/S (SC7P5T_FAX2_A_CSC20L)                          54.54     355.05 r
  U527/CO (SC7P5T_FAX2_A_CSC20L)                         33.74     388.79 r
  U540/S (SC7P5T_FAX2_A_CSC20L)                          53.67     442.46 f
  U123/S (SC7P5T_FAX2_A_CSC20L)                          59.28     501.74 r
  U101/Z (SC7P5T_NR2X4_CSC20L)                           15.30     517.04 f
  U245/Z (SC7P5T_NR2X4_CSC20L)                           13.31     530.35 r
  U241/Z (SC7P5T_INVX2_CSC20L)                            9.94     540.29 f
  U96/Z (SC7P5T_INVX2_CSC20L)                             8.11     548.40 r
  U77/Z (SC7P5T_AOI31X3_CSC20L)                          13.44     561.84 f
  U87/Z (SC7P5T_ND2IAX2_CSC20L)                          10.92     572.76 r
  U75/Z (SC7P5T_XNR2X2_CSC20L)                           25.39     598.15 f
  U74/Z (SC7P5T_AOI21X2_CSC20L)                          12.02     610.17 r
  filter_out_reg_8_/D (SC7P5T_SDFFRQX2_A_CSC20L)          0.00     610.17 r
  data arrival time                                                610.17

  clock cnt_clk (rise edge)                             700.00     700.00
  clock network delay (ideal)                             0.00     700.00
  clock uncertainty                                     -50.00     650.00
  filter_out_reg_8_/CLK (SC7P5T_SDFFRQX2_A_CSC20L)        0.00     650.00 r
  library setup time                                    -39.74     610.26
  data required time                                               610.26
  --------------------------------------------------------------------------
  data required time                                               610.26
  data arrival time                                               -610.17
  --------------------------------------------------------------------------
  slack (MET)                                                        0.09


1
