<HTML>
<HEAD>
<TITLE>Clocks Columns</TITLE>
</HEAD>
<BODY>
<H1>Clocks Columns</H1><!-- entering slot 873 -->
<P>
Each "Clocks" column gives the approximate number of clock cycles the instruction
takes to execute on that particular processor. The clock count calculations
makes the following assumptions:<!-- lm: 0x2 3 -->
<UL>
<P>
<LI><!-- lm: 0x2 6 -->Data and instruction accesses hit in the cache.<!-- lm: 0x2 3 -->
<P>
<LI><!-- lm: 0x2 6 -->The target of a jump instruction is in the cache.
<!-- lm: 0x2 3 -->
<P>
<LI><!-- lm: 0x2 6 -->No invalidate cycles contend with the instruction
for use of the cache.<!-- lm: 0x2 3 -->
<P>
<LI><!-- lm: 0x2 6 -->Page translation hits in the TLB.<!-- lm: 0x2 3 -->
<P>
<LI><!-- lm: 0x2 6 -->Memory operands are aligned.<!-- lm: 0x2 3 -->
<P>
<LI><!-- lm: 0x2 6 -->Effective address calculations use a base register
which is not the destination register of the preceding instruction.<!-- lm: 0x2 3 -->
<P>
<LI><!-- lm: 0x2 6 -->No exceptions are detected during execution.<!-- lm: 0x2 3 -->
<P>
<LI><!-- lm: 0x2 6 -->There are no write-buffer delays.<!-- lm: 0x2 1 -->
</UL>
<P>
The following symbols are used in the clock count specifications:<!-- lm: 0x2 3 -->
<UL>
<P>
<LI><!-- lm: 0x2 6 --><B>n,</B> which represents a number of repetitions.
<!-- lm: 0x2 3 -->
<P>
<LI><!-- lm: 0x2 6 --><B>m,</B> which represents the number of components
in the next instruction executed, where the entire displacement (if any)
counts as one component, the entire immediate data (if any) counts as one
component, and every other byte of the instruction and prefix(es) each counts
as one component.<!-- lm: 0x2 3 -->
<P>
<LI><!-- lm: 0x2 6 --><B>pm:,</B> a clock count that applies when the instruction
executes in Protected Mode.<B> pm:</B> is not given when the clock counts
are the same for Protected and Real Address Modes.<!-- lm: 0x2 1 -->
</UL>
<P>
When an exception occurs during the execution of an instruction and the
exception handler is in another task, the instruction execution time is
increased by the number of clocks to effect a task switch. This parameter
depends on several factors:<!-- lm: 0x2 3 -->
<UL>
<P>
<LI><!-- lm: 0x2 6 -->The type of TSS used to represent the new task (32
bit TSS or 16 bit TSS).<!-- lm: 0x2 3 -->
<P>
<LI><!-- lm: 0x2 6 -->Whether the current task is in V86 mode.<!-- lm: 0x2 3 -->
<P>
<LI><!-- lm: 0x2 6 -->Whether the new task is in V86 mode.<!-- lm: 0x2 3 -->
<P>
<LI><!-- lm: 0x2 6 -->Whether accesses hit in the cache.<!-- lm: 0x2 3 -->
<P>
<LI><!-- lm: 0x2 6 -->Whether a task gate on an interrupt/trap gate is used.
<!-- lm: 0x2 1 -->
</UL>
<P>
The following table summarizes the task switch times for exceptions, assuming
cache hits and the use of task gates.
<P>
<B>Task Switch Times for Exceptions</B> 旼컴컴컴컴컴컴컴컴컴컴컴컴컴컴컴쩡컴컴컴컴컴컴컴컴컴컴컴컴컴컴컴컴컴컴컴컴컴컴커
     OLDTASK              NEWTASK         
<BR>
                쳐컴컴컴컴컴컴컴쩡컴컴컴컴컴컴컴쩡컴컴컴컴컴컴캑
<BR>
                 TO 32 BIT TSS  TO 16 BIT TSS   TO VM TSS  
<BR>
쳐컴컴컴컴컴컴컴컴컴컴컴컴컴컴컴탠컴컴컴컴컴컴컴탠컴컴컴컴컴컴컴탠컴컴컴컴컴컴캑
<BR>
    VM/32 bit/16 bit TSS       85        87        71    
<BR>
읕컴컴컴컴컴컴컴컴컴컴컴컴컴컴컴좔컴컴컴컴컴컴컴좔컴컴컴컴컴컴컴좔컴컴컴컴컴컴켸
<BR>


<P><HR>

<A HREF="859_L6_STi.html">[Back: ST(i)]</A> <BR>
<A HREF="861_L5_DescriptionColumn.html">[Next: Description Column]</A> 
</BODY>
</HTML>
