name: ETH
description: Ethernet address block description
groupName: ETH
source: STM32N645 SVD v1.0
registers:
  - name: MACCR
    displayName: MACCR
    description: Operating mode configuration register
    addressOffset: 0
    size: 32
    resetValue: 32768
    resetMask: 4294967295
    fields:
      - name: RE
        description: Receiver Enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: TE
        description: Transmitter Enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PRELEN
        description: Preamble Length for Transmit packets
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 7 bytes of preamble
            value: 0
          - name: B_0x1
            description: 5 bytes of preamble
            value: 1
          - name: B_0x2
            description: 3 bytes of preamble
            value: 2
      - name: DC
        description: Deferral Check
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: BL
        description: Back-Off Limit
        bitOffset: 5
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: k= min (n, 10)
            value: 0
          - name: B_0x1
            description: k = min (n, 8)
            value: 1
          - name: B_0x2
            description: k = min (n, 4)
            value: 2
          - name: B_0x3
            description: k = min (n, 1)
            value: 3
      - name: DR
        description: Disable Retry
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: DCRS
        description: Disable Carrier Sense During Transmission
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: DO
        description: Disable Receive Own
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: ECRSFD
        description: Enable Carrier Sense Before Transmission in Full-duplex mode
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: LM
        description: Loopback Mode
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: DM
        description: Duplex Mode
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: FES
        description: MAC Speed
        bitOffset: 14
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 10 Mbps
            value: 0
          - name: B_0x1
            description: 100 Mbps
            value: 1
      - name: PS
        description: Port Select
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: For 1000 Mbps operations
            value: 0
          - name: B_0x1
            description: For 10 or 100 Mbps operations
            value: 1
      - name: JE
        description: Jumbo Packet Enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: JD
        description: Jabber Disable
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: BE
        description: Packet Burst Enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: WD
        description: Watchdog Disable
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: ACS
        description: Automatic Pad or CRC Stripping
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: CST
        description: CRC stripping for Type packets
        bitOffset: 21
        bitWidth: 1
        access: read-write
      - name: S2KP
        description: IEEE 802.3as Support for 2K Packets
        bitOffset: 22
        bitWidth: 1
        access: read-write
      - name: GPSLCE
        description: Giant Packet Size Limit Control Enable
        bitOffset: 23
        bitWidth: 1
        access: read-write
      - name: IPG
        description: Inter-Packet Gap
        bitOffset: 24
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 96 bit times
            value: 0
          - name: B_0x1
            description: 88 bit times
            value: 1
          - name: B_0x2
            description: 80 bit times
            value: 2
          - name: B_0x7
            description: 40 bit times
            value: 7
      - name: IPC
        description: Checksum Offload
        bitOffset: 27
        bitWidth: 1
        access: read-write
      - name: SARC
        description: Source Address Insertion or Replacement Control
        bitOffset: 28
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x2
            description: the MAC inserts the content of the MAC Address 0 registers (MAC Address 0 high register (ETH_MACA0HR) and MAC Address x low register (ETH_MACAxLR)) in the SA field of all transmitted packets.
            value: 2
          - name: B_0x3
            description: the MAC replaces the content of the MAC Address 0 registers (MAC Address 0 high register (ETH_MACA0HR) and MAC Address x low register (ETH_MACAxLR)) in the SA field of all transmitted packets.
            value: 3
          - name: B_0x6
            description: the MAC inserts the content of the MAC Address 1 registers (MAC Address x high register (ETH_MACAxHR) and MAC Address x low register (ETH_MACAxLR)) in the SA field of all transmitted packets
            value: 6
          - name: B_0x7
            description: the MAC replaces the content of the MAC Address 1 registers (MAC Address x high register (ETH_MACAxHR) and MAC Address x low register (ETH_MACAxLR)) in the SA field of all transmitted packets.
            value: 7
      - name: ARPEN
        description: ARP Offload Enable
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: MACECR
    displayName: MACECR
    description: Extended operating mode configuration register
    addressOffset: 4
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GPSL
        description: Giant Packet Size Limit
        bitOffset: 0
        bitWidth: 14
        access: read-write
      - name: DCRCC
        description: Disable CRC Checking for Received Packets
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: SPEN
        description: Slow Protocol Detection Enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: USP
        description: Unicast Slow Protocol Packet Detect
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: EIPGEN
        description: Extended Inter-Packet Gap Enable
        bitOffset: 24
        bitWidth: 1
        access: read-write
      - name: EIPG
        description: Extended Inter-Packet Gap
        bitOffset: 25
        bitWidth: 5
        access: read-write
      - name: APDIM
        description: ARP Packet Drop if IP Address Mismatch
        bitOffset: 30
        bitWidth: 1
        access: read-write
  - name: MACPFR
    displayName: MACPFR
    description: Packet filtering control register
    addressOffset: 8
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PR
        description: Promiscuous Mode
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: HUC
        description: Hash Unicast
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: HMC
        description: Hash Multicast
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: DAIF
        description: DA Inverse Filtering
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PM
        description: Pass All Multicast
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: DBF
        description: Disable Broadcast Packets
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: PCF
        description: Pass Control Packets
        bitOffset: 6
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The MAC filters all control packets from reaching the application.
            value: 0
          - name: B_0x1
            description: The MAC forwards all control packets except Pause packets to the application even if they fail the Address filter.
            value: 1
          - name: B_0x2
            description: The MAC forwards all control packets to the application even if they fail the Address filter.
            value: 2
          - name: B_0x3
            description: The MAC forwards the control packets that pass the Address filter.
            value: 3
      - name: SAIF
        description: SA Inverse Filtering
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: SAF
        description: Source Address Filter Enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: HPF
        description: Hash or Perfect Filter
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: VTFE
        description: VLAN Tag Filter Enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: IPFE
        description: Layer 3 and Layer 4 Filter Enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: DNTU
        description: Drop Non-TCP/UDP over IP Packets
        bitOffset: 21
        bitWidth: 1
        access: read-write
      - name: RA
        description: Receive All
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: MACWTR
    displayName: MACWTR
    description: Watchdog timeout register
    addressOffset: 12
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: WTO
        description: Watchdog Timeout
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 2 Kbytes
            value: 0
          - name: B_0x1
            description: 3 Kbytes
            value: 1
          - name: B_0x2
            description: 4 Kbytes
            value: 2
          - name: B_0x3
            description: 5 Kbytes
            value: 3
          - name: B_0xC
            description: 14 Kbytes
            value: 12
          - name: B_0xD
            description: 15 Kbytes
            value: 13
          - name: B_0xE
            description: 16383 Bytes
            value: 14
      - name: PWE
        description: Programmable Watchdog Enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
  - name: MACHT0R
    displayName: MACHT0R
    description: Hash Table 0 register
    addressOffset: 16
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HT31T0
        description: MAC Hash Table First 32 Bits
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACHT1R
    displayName: MACHT1R
    description: Hash Table 1 register
    addressOffset: 20
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HT63T32
        description: MAC Hash Table Second 32 Bits
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACVTCR
    displayName: MACVTCR
    description: VLAN tag Control register
    addressOffset: 80
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OB
        description: Operation Busy
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: CT
        description: Command Type
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: OFS
        description: Offset
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: ETH_MACVTDR holds MAC VLAN Tag Filter0 content
            value: 0
          - name: B_0x1
            description: ETH_MACVTDR holds MAC VLAN Tag Filter1 content
            value: 1
          - name: B_0x2
            description: ETH_MACVTDR holds MAC VLAN Tag Filter2 content
            value: 2
          - name: B_0x3
            description: ETH_MACVTDR holds MAC VLAN Tag Filter3 content
            value: 3
      - name: ETV
        description: Enable 12-Bit VLAN Tag Comparison
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: VTIM
        description: VLAN Tag Inverse Match Enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: ESVL
        description: Enable S-VLAN
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: ERSVLM
        description: Enable Receive S-VLAN Match
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: DOVLTC
        description: Disable VLAN Type Check
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: EVLS
        description: Enable VLAN Tag Stripping on Receive
        bitOffset: 21
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Do not strip
            value: 0
          - name: B_0x1
            description: Strip if VLAN filter passes
            value: 1
          - name: B_0x2
            description: Strip if VLAN filter fails
            value: 2
          - name: B_0x3
            description: Always strip
            value: 3
      - name: EVLRXS
        description: Enable VLAN Tag in Rx status
        bitOffset: 24
        bitWidth: 1
        access: read-write
      - name: VTHM
        description: VLAN Tag Hash Table Match Enable
        bitOffset: 25
        bitWidth: 1
        access: read-write
      - name: EDVLP
        description: Enable Double VLAN Processing
        bitOffset: 26
        bitWidth: 1
        access: read-write
      - name: ERIVLT
        description: Enable Inner VLAN Tag
        bitOffset: 27
        bitWidth: 1
        access: read-write
      - name: EIVLS
        description: Enable Inner VLAN Tag Stripping on Receive
        bitOffset: 28
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Do not strip
            value: 0
          - name: B_0x1
            description: Strip if VLAN filter passes
            value: 1
          - name: B_0x2
            description: Strip if VLAN filter fails
            value: 2
          - name: B_0x3
            description: Always strip
            value: 3
      - name: EIVLRXS
        description: Enable Inner VLAN Tag in Rx Status
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: MACVTDR
    displayName: MACVTDR
    description: VLAN tag data register
    addressOffset: 84
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: VID
        description: VLAN Tag ID
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: VEN
        description: VLAN Tag Enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: ETV
        description: 12-bit or 16-bit VLAN comparison
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 16-bit VLAN
            value: 0
          - name: B_0x1
            description: 12-bit VLAN
            value: 1
      - name: DOVLTC
        description: Disable VLAN Type Comparison
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: ERSVLM
        description: Enable S-VLAN Match for received Frames
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: ERIVLT
        description: Enable Inner VLAN Tag Comparison
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: DMACHEN
        description: DMA Channel Number Enable
        bitOffset: 24
        bitWidth: 1
        access: read-write
      - name: DMACHN
        description: DMA Channel Number
        bitOffset: 25
        bitWidth: 1
        access: read-write
  - name: MACVHTR
    displayName: MACVHTR
    description: VLAN Hash table register
    addressOffset: 88
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: VLHT
        description: VLAN Hash Table
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: MACVIR
    displayName: MACVIR
    description: VLAN inclusion register
    addressOffset: 96
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: VLT
        description: VLAN Tag for Transmit Packets
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: VLC
        description: VLAN Tag Control in Transmit Packets
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No VLAN tag deletion, insertion, or replacement
            value: 0
          - name: B_0x1
            description: VLAN tag deletion. The MAC removes the VLAN type (bytes 13 and 14) and VLAN tag (bytes 15 and 16) of all transmitted packets with VLAN tags.
            value: 1
          - name: B_0x2
            description: VLAN tag insertion. The MAC inserts VLT in bytes 15 and 16 of the packet after inserting the Type value (0x8100 or 0x88a8) in bytes 13 and 14. This operation is performed on all transmitted packets, irrespective of whether they already have a VLAN tag.
            value: 2
          - name: B_0x3
            description: VLAN tag replacement. The MAC replaces VLT in bytes 15 and 16 of all VLAN-type transmitted packets (Bytes 13 and 14 are 0x8100 or 0x88a8).
            value: 3
      - name: VLP
        description: VLAN Priority Control
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: CSVL
        description: C-VLAN or S-VLAN
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: C-LAN
            value: 0
          - name: B_0x1
            description: S-LAN
            value: 1
      - name: VLTI
        description: VLAN Tag Input
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: CBTI
        description: Channel based tag insertion
        bitOffset: 21
        bitWidth: 1
        access: read-write
      - name: ADDR
        description: Address
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VLAN tag for insertion in the Transmit packets from Tx Queue 0
            value: 0
          - name: B_0x1
            description: VLAN tag for insertion in the Transmit packets from Tx Queue 1
            value: 1
      - name: RDWR
        description: Read write control
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: BUSY
        description: Busy
        bitOffset: 31
        bitWidth: 1
        access: read-only
  - name: MACVIR_alternate
    displayName: MACVIR_alternate
    description: VLAN inclusion register
    alternateRegister: ETH_MACVIR
    addressOffset: 96
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: VLT
        description: VLAN Tag for Transmit Packets
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: CSVL
        description: C-VLAN or S-VLAN
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: C-LAN
            value: 0
          - name: B_0x1
            description: S-LAN
            value: 1
  - name: MACIVIR
    displayName: MACIVIR
    description: Inner VLAN inclusion register
    addressOffset: 100
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: VLT
        description: VLAN Tag for Transmit Packets
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: VLC
        description: VLAN Tag Control in Transmit Packets
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No VLAN tag deletion, insertion, or replacement
            value: 0
          - name: B_0x1
            description: VLAN tag deletion
            value: 1
          - name: B_0x2
            description: VLAN tag insertion
            value: 2
          - name: B_0x3
            description: VLAN tag replacement
            value: 3
      - name: VLP
        description: VLAN Priority Control
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: CSVL
        description: C-VLAN or S-VLAN
        bitOffset: 19
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: C-LAN
            value: 0
          - name: B_0x1
            description: S-LAN
            value: 1
      - name: VLTI
        description: VLAN Tag Input
        bitOffset: 20
        bitWidth: 1
        access: read-write
  - name: MACQ0TXFCR
    displayName: MACQ0TXFCR
    description: Tx Queue 0 flow control register
    addressOffset: 112
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FCB_BPA
        description: Flow Control Busy or Backpressure Activate
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: TFE
        description: Transmit Flow Control Enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PLT
        description: Pause Low Threshold
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Pause Time minus 4 Slot Times (PT -4 slot times)
            value: 0
          - name: B_0x1
            description: Pause Time minus 28 Slot Times (PT -28 slot times)
            value: 1
          - name: B_0x2
            description: Pause Time minus 36 Slot Times (PT -36 slot times)
            value: 2
          - name: B_0x3
            description: Pause Time minus 144 Slot Times (PT -144 slot times)
            value: 3
          - name: B_0x4
            description: Pause Time minus 256 Slot Times (PT -256 slot times)
            value: 4
          - name: B_0x5
            description: Pause Time minus 512 Slot Times (PT -512 slot times)
            value: 5
      - name: DZPQ
        description: Disable Zero-Quanta Pause
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: PT
        description: Pause Time
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: MACRXFCR
    displayName: MACRXFCR
    description: Rx flow control register
    addressOffset: 144
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RFE
        description: Receive Flow Control Enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: UP
        description: Unicast Pause Packet Detect
        bitOffset: 1
        bitWidth: 1
        access: read-write
  - name: MACRXQCR
    displayName: MACRXQCR
    description: Rx Queue control register
    addressOffset: 148
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: UFFQE
        description: Unicast Address Filter Fail Packets Queuing Enable.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: UFFQ
        description: Unicast Address Filter Fail Packets Queue.
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Queue 0
            value: 0
          - name: B_0x1
            description: Queue 1
            value: 1
      - name: MFFQE
        description: Multicast Address Filter Fail Packets Queuing Enable.
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: MFFQ
        description: Multicast Address Filter Fail Packets Queue.
        bitOffset: 9
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Queue 0
            value: 0
          - name: B_0x1
            description: Queue 1
            value: 1
      - name: VFFQE
        description: VLAN Tag Filter Fail Packets Queuing Enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Disabled
            value: 0
          - name: B_0x1
            description: Enabled
            value: 1
      - name: VFFQ
        description: VLAN Tag Filter Fail Packets Queue
        bitOffset: 17
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Queue 0
            value: 0
          - name: B_0x1
            description: Queue 1
            value: 1
  - name: MACRXQC0R
    displayName: MACRXQC0R
    description: Rx queue control 0 register
    addressOffset: 160
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RXQ0EN
        description: Receive Queue 0 Enable
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Not enabled
            value: 0
          - name: B_0x1
            description: Queue 0 enabled for AV
            value: 1
          - name: B_0x2
            description: Queue 0 enabled for Generic traffic
            value: 2
      - name: RXQ1EN
        description: Receive Queue 1 Enable
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Not enabled
            value: 0
          - name: B_0x1
            description: Queue 1 enabled for AV
            value: 1
          - name: B_0x2
            description: Queue 1 enabled for Generic traffic
            value: 2
  - name: MACRXQC1R
    displayName: MACRXQC1R
    description: Rx queue control 1 register
    addressOffset: 164
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AVCPQ0
        description: AV Untagged Control Packets Queue
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Receive Queue 0
            value: 0
          - name: B_0x1
            description: Receive Queue 1
            value: 1
      - name: AVCPQ1
        description: AV Untagged Control Packets Queue
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Receive Queue 0
            value: 0
          - name: B_0x1
            description: Receive Queue 1
            value: 1
      - name: AVCPQ2
        description: AV Untagged Control Packets Queue
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Receive Queue 0
            value: 0
          - name: B_0x1
            description: Receive Queue 1
            value: 1
      - name: PTPQ
        description: PTP Packets Queue
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Rx queue 0
            value: 0
          - name: B_0x1
            description: Rx queue 1
            value: 1
      - name: UPQ
        description: Untagged Packet Queue
        bitOffset: 12
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Rx queue 0
            value: 0
          - name: B_0x1
            description: Rx queue 1
            value: 1
      - name: MCBCQ
        description: Multicast and Broadcast Queue
        bitOffset: 16
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Rx queue 0
            value: 0
          - name: B_0x1
            description: Rx queue 1
            value: 1
      - name: MCBCQEN
        description: Multicast and Broadcast Queue Enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: TACPQE
        description: Tagged AV Control Packets Queuing Enable
        bitOffset: 21
        bitWidth: 1
        access: read-write
      - name: TPQC
        description: Tagged PTP over Ethernet Packets Queuing Control
        bitOffset: 22
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: VLAN tagged PTPoE packets are routed as generic VLAN tagged packet (based on PSRQ for only non-AV enabled Rx queues).
            value: 0
          - name: B_0x1
            description: VLAN tagged PTPoE packets are routed to Rx Queue specified by PTPQ field (this Rx Queue can be enabled for AV or non-AV traffic)
            value: 1
          - name: B_0x2
            description: VLAN tagged PTPoE packets are routed to only AV enabled Rx queues based on PSRQ.
            value: 2
      - name: FPRQ0
        description: Frame Preemption Residue Queue
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: Rx queue 1
            value: 1
      - name: FPRQ1
        description: Frame Preemption Residue Queue
        bitOffset: 25
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: Rx queue 1
            value: 1
      - name: FPRQ2
        description: Frame Preemption Residue Queue
        bitOffset: 26
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: Rx queue 1
            value: 1
      - name: OMCBCQ
        description: Overriding MC-BC queue priority select
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: Priority of MCBCQ is reduced and the received packet is first routed to PTPQ, AVCPQ, depending on packet type.
            value: 1
          - name: B_0x0
            description: Received Multicast/Broadcast packet is routed to MCBCQ.
            value: 0
      - name: TBRQE
        description: Type Field Based Rx Queuing Enable
        bitOffset: 29
        bitWidth: 1
        access: read-write
  - name: MACRXQC2R
    displayName: MACRXQC2R
    description: Rx queue control 2 register
    addressOffset: 168
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PSRQ0
        description: Priorities Selected in the Receive Queue 0
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: PSRQ1
        description: Priorities Selected in the Receive Queue 1
        bitOffset: 8
        bitWidth: 8
        access: read-write
  - name: MACISR
    displayName: MACISR
    description: Interrupt status register
    addressOffset: 176
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RGSMIIIS
        description: RGMII Interrupt Status
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: PHYIS
        description: PHY Interrupt
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: PMTIS
        description: PMT Interrupt Status
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: LPIIS
        description: LPI Interrupt Status
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: MMCIS
        description: MMC Interrupt Status
        bitOffset: 8
        bitWidth: 1
        access: read-only
      - name: MMCRXIS
        description: MMC Receive Interrupt Status
        bitOffset: 9
        bitWidth: 1
        access: read-only
      - name: MMCTXIS
        description: MMC Transmit Interrupt Status
        bitOffset: 10
        bitWidth: 1
        access: read-only
      - name: TSIS
        description: Timestamp Interrupt Status
        bitOffset: 12
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: TXSTSIS
        description: Transmit Status Interrupt
        bitOffset: 13
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: RXSTSIS
        description: Receive Status Interrupt
        bitOffset: 14
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: FPEIS
        description: Frame Preemption Interrupt Status
        bitOffset: 17
        bitWidth: 1
        access: read-only
      - name: MDIOIS
        description: MDIO Interrupt Status
        bitOffset: 18
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: MFTIS
        description: MMC FPE Transmit Interrupt Status
        bitOffset: 19
        bitWidth: 1
        access: read-only
      - name: MFRIS
        description: MMC FPE Receive Interrupt Status
        bitOffset: 20
        bitWidth: 1
        access: read-only
  - name: MACIER
    displayName: MACIER
    description: Interrupt enable register
    addressOffset: 180
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RGSMIIIE
        description: RGMII Interrupt Enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PHYIE
        description: PHY Interrupt Enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: PMTIE
        description: PMT Interrupt Enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: LPIIE
        description: LPI Interrupt Enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: TSIE
        description: Timestamp Interrupt Enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: TXSTSIE
        description: Transmit Status Interrupt Enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: RXSTSIE
        description: Receive Status Interrupt Enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: FPEIE
        description: Frame Preemption Interrupt Enable
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: MDIOIE
        description: MDIO Interrupt Enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
  - name: MACRXTXSR
    displayName: MACRXTXSR
    description: Rx Tx status register
    addressOffset: 184
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TJT
        description: Transmit Jabber Timeout
        bitOffset: 0
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: NCARR
        description: No Carrier
        bitOffset: 1
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: LCARR
        description: Loss of Carrier
        bitOffset: 2
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: EXDEF
        description: Excessive Deferral
        bitOffset: 3
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: LCOL
        description: Late Collision
        bitOffset: 4
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: EXCOL
        description: Excessive Collisions
        bitOffset: 5
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: RWT
        description: Receive Watchdog Timeout
        bitOffset: 8
        bitWidth: 1
        access: read-write
        readAction: clear
  - name: MACPCSR
    displayName: MACPCSR
    description: PMT control status register
    addressOffset: 192
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PWRDWN
        description: Power Down
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: MGKPKTEN
        description: Magic Packet Enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: RWKPKTEN
        description: Remote wake-up Packet Enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: MGKPRCVD
        description: Magic Packet Received
        bitOffset: 5
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: RWKPRCVD
        description: Remote wake-up Packet Received
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: GLBLUCAST
        description: Global Unicast
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: RWKPFE
        description: Remote wake-up Packet Forwarding Enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: RWKPTR
        description: Remote wake-up FIFO Pointer
        bitOffset: 24
        bitWidth: 5
        access: read-only
      - name: RWKFILTRST
        description: Remote wake-up Packet Filter Register Pointer Reset
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: MACRWKPFR
    displayName: MACRWKPFR
    description: Remote wake-up packet filter register
    addressOffset: 196
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MACRWKPFR
        description: Remote wake-up packet filter
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACLCSR
    displayName: MACLCSR
    description: LPI control and status register
    addressOffset: 208
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TLPIEN
        description: Transmit LPI Entry
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: TLPIEX
        description: Transmit LPI Exit
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: RLPIEN
        description: Receive LPI Entry
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: RLPIEX
        description: Receive LPI Exit
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: TLPIST
        description: Transmit LPI State
        bitOffset: 8
        bitWidth: 1
        access: read-only
      - name: RLPIST
        description: Receive LPI State
        bitOffset: 9
        bitWidth: 1
        access: read-only
      - name: LPIEN
        description: LPI Enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: PLS
        description: PHY Link Status
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: PLSEN
        description: PHY Link Status Enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: LPITXA
        description: LPI Tx Automate
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: LPITE
        description: LPI Timer Enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: LPITCSE
        description: LPI Tx Clock Stop Enable
        bitOffset: 21
        bitWidth: 1
        access: read-write
  - name: MACLTCR
    displayName: MACLTCR
    description: LPI timers control register
    addressOffset: 212
    size: 32
    resetValue: 65536000
    resetMask: 4294967295
    fields:
      - name: TWT
        description: LPI TW Timer
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: LST
        description: LPI LS Timer
        bitOffset: 16
        bitWidth: 10
        access: read-write
  - name: MACLETR
    displayName: MACLETR
    description: LPI entry timer register
    addressOffset: 216
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LPIET
        description: LPI Entry Timer
        bitOffset: 0
        bitWidth: 20
        access: read-write
  - name: MAC1USTCR
    displayName: MAC1USTCR
    description: One-microsecond-tick counter register
    addressOffset: 220
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIC_1US_CNTR
        description: 1  s tick Counter
        bitOffset: 0
        bitWidth: 12
        access: read-write
  - name: MACPHYCSR
    displayName: MACPHYCSR
    description: PHYIF control status register
    addressOffset: 248
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TC
        description: Transmit Configuration in RGMII
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: LUD
        description: Link Up or Down
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Link Down
            value: 0
          - name: B_0x1
            description: Link Up
            value: 1
      - name: LNKMOD
        description: Link Mode
        bitOffset: 16
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Half-duplex mode
            value: 0
          - name: B_0x1
            description: Full-duplex mode
            value: 1
      - name: LNKSPEED
        description: Link Speed
        bitOffset: 17
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: 2.5 MHz
            value: 0
          - name: B_0x1
            description: 25 MHz
            value: 1
          - name: B_0x2
            description: 125 MHz
            value: 2
      - name: LNKSTS
        description: Link Status
        bitOffset: 19
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Link down
            value: 0
          - name: B_0x1
            description: Link up
            value: 1
  - name: MACVR
    displayName: MACVR
    description: Version register
    addressOffset: 272
    size: 32
    resetValue: 4178
    resetMask: 4294967295
    fields:
      - name: SNPSVER
        description: IP version
        bitOffset: 0
        bitWidth: 8
        access: read-only
      - name: USERVER
        description: ST-defined version
        bitOffset: 8
        bitWidth: 8
        access: read-only
  - name: MACDR
    displayName: MACDR
    description: Debug register
    addressOffset: 276
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RPESTS
        description: MAC GMII or MII Receive Protocol Engine Status
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: RFCFCSTS
        description: MAC Receive Packet Controller FIFO Status
        bitOffset: 1
        bitWidth: 2
        access: read-only
      - name: TPESTS
        description: MAC GMII or MII Transmit Protocol Engine Status
        bitOffset: 16
        bitWidth: 1
        access: read-only
      - name: TFCSTS
        description: MAC Transmit Packet Controller Status
        bitOffset: 17
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Idle state
            value: 0
          - name: B_0x1
            description: 'Waiting for one of the following:'
            value: 1
          - name: B_0x2
            description: Generating and transmitting a Pause control packet (in Full-duplex mode)
            value: 2
          - name: B_0x3
            description: Transferring input packet for transmission
            value: 3
  - name: MACHWF0R
    displayName: MACHWF0R
    description: HW feature 0 register
    addressOffset: 284
    size: 32
    resetValue: 235762679
    resetMask: 4294967295
    fields:
      - name: MIISEL
        description: 10 or 100 Mbps Support
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: GMIISEL
        description: 1000 Mbps Support
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: HDSEL
        description: Half-duplex Support
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: PCSSEL
        description: PCS Registers (TBI, SGMII, or RTBI PHY interface)
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: VLHASH
        description: VLAN Hash Filter Selected
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: SMASEL
        description: SMA (MDIO) Interface
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: RWKSEL
        description: PMT Remote wake-up Packet Enable
        bitOffset: 6
        bitWidth: 1
        access: read-only
      - name: MGKSEL
        description: PMT Magic Packet Enable
        bitOffset: 7
        bitWidth: 1
        access: read-only
      - name: MMCSEL
        description: RMON Module Enable
        bitOffset: 8
        bitWidth: 1
        access: read-only
      - name: ARPOFFSEL
        description: ARP Offload Enabled
        bitOffset: 9
        bitWidth: 1
        access: read-only
      - name: TSSEL
        description: IEEE 1588-2008 Timestamp Enabled
        bitOffset: 12
        bitWidth: 1
        access: read-only
      - name: EEESEL
        description: Energy Efficient Ethernet Enabled
        bitOffset: 13
        bitWidth: 1
        access: read-only
      - name: TXCOESEL
        description: Transmit Checksum Offload Enabled
        bitOffset: 14
        bitWidth: 1
        access: read-only
      - name: RXCOESEL
        description: Receive Checksum Offload Enabled
        bitOffset: 16
        bitWidth: 1
        access: read-only
      - name: ADDMACADRSEL
        description: MAC Addresses 1-31 Selected
        bitOffset: 18
        bitWidth: 5
        access: read-only
      - name: MACADR32SEL
        description: MAC Addresses 32-63 Selected
        bitOffset: 23
        bitWidth: 1
        access: read-only
      - name: MACADR64SEL
        description: MAC Addresses 64-127 Selected
        bitOffset: 24
        bitWidth: 1
        access: read-only
      - name: TSSTSSEL
        description: Timestamp System Time Source
        bitOffset: 25
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x1
            description: Internal
            value: 1
          - name: B_0x2
            description: External
            value: 2
          - name: B_0x3
            description: Both
            value: 3
      - name: SAVLANINS
        description: Source Address or VLAN Insertion Enable
        bitOffset: 27
        bitWidth: 1
        access: read-only
      - name: ACTPHYSEL
        description: Active PHY Selected
        bitOffset: 28
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: GMII or MII
            value: 0
          - name: B_0x1
            description: RGMII
            value: 1
          - name: B_0x2
            description: SGMII
            value: 2
          - name: B_0x3
            description: TBI
            value: 3
          - name: B_0x4
            description: RMII
            value: 4
          - name: B_0x5
            description: RTBI
            value: 5
          - name: B_0x6
            description: SMII
            value: 6
  - name: MACHWF1R
    displayName: MACHWF1R
    description: HW feature 1 register
    addressOffset: 288
    size: 32
    resetValue: 286529893
    resetMask: 4294967295
    fields:
      - name: RXFIFOSIZE
        description: MTL Receive FIFO Size
        bitOffset: 0
        bitWidth: 5
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: 128 bytes
            value: 0
          - name: B_0x1
            description: 256 bytes
            value: 1
          - name: B_0x2
            description: 512 bytes
            value: 2
          - name: B_0x3
            description: 1,024 bytes
            value: 3
          - name: B_0x4
            description: 2,048 bytes
            value: 4
          - name: B_0x5
            description: 4,096 bytes
            value: 5
          - name: B_0x6
            description: 8,192 bytes
            value: 6
          - name: B_0x7
            description: 16,384 bytes
            value: 7
          - name: B_0x8
            description: 32 Kbytes
            value: 8
          - name: B_0x9
            description: 64 Kbytes
            value: 9
          - name: B_0xA
            description: 128 Kbytes
            value: 10
          - name: B_0xB
            description: 256 Kbytes
            value: 11
      - name: SPRAM
        description: Single Port RAM Enable
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: TXFIFOSIZE
        description: MTL Transmit FIFO Size
        bitOffset: 6
        bitWidth: 5
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: 128 bytes
            value: 0
          - name: B_0x1
            description: 256 bytes
            value: 1
          - name: B_0x2
            description: 512 bytes
            value: 2
          - name: B_0x3
            description: 1,024 bytes
            value: 3
          - name: B_0x4
            description: 2,048 bytes
            value: 4
          - name: B_0x5
            description: 4,096 bytes
            value: 5
          - name: B_0x6
            description: 8,192 bytes
            value: 6
          - name: B_0x7
            description: 16,384 bytes
            value: 7
          - name: B_0x8
            description: 32 Kbytes
            value: 8
          - name: B_0x9
            description: 64 Kbytes
            value: 9
          - name: B_0xA
            description: 128 Kbytes
            value: 10
      - name: OSTEN
        description: One-Step Timestamping Enable
        bitOffset: 11
        bitWidth: 1
        access: read-only
      - name: PTOEN
        description: PTP Offload Enable
        bitOffset: 12
        bitWidth: 1
        access: read-only
      - name: ADVTHWORD
        description: IEEE 1588 High Word Register Enable
        bitOffset: 13
        bitWidth: 1
        access: read-only
      - name: ADDR64
        description: Address width
        bitOffset: 14
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: 32 bits
            value: 0
      - name: DCBEN
        description: DCB Feature Enable
        bitOffset: 16
        bitWidth: 1
        access: read-only
      - name: SPHEN
        description: Split Header Feature Enable
        bitOffset: 17
        bitWidth: 1
        access: read-only
      - name: TSOEN
        description: TCP Segmentation Offload Enable
        bitOffset: 18
        bitWidth: 1
        access: read-only
      - name: DBGMEMA
        description: DMA Debug Registers Enable
        bitOffset: 19
        bitWidth: 1
        access: read-only
      - name: AVSEL
        description: AV Feature Enable
        bitOffset: 20
        bitWidth: 1
        access: read-only
      - name: RAVSEL
        description: Rx Side Only AV Feature Enable
        bitOffset: 21
        bitWidth: 1
        access: read-only
      - name: POUOST
        description: One Step for PTP over UDP/IP Feature Enable
        bitOffset: 23
        bitWidth: 1
        access: read-only
      - name: HASHTBLSZ
        description: Hash Table Size
        bitOffset: 24
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No Hash table
            value: 0
          - name: B_0x1
            description: '64'
            value: 1
          - name: B_0x2
            description: '128'
            value: 2
          - name: B_0x3
            description: '256'
            value: 3
      - name: L3L4FNUM
        description: Total number of L3 or L4 Filters
        bitOffset: 27
        bitWidth: 4
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No L3 or L4 Filter
            value: 0
          - name: B_0x1
            description: 1 L3 or L4 Filter
            value: 1
          - name: B_0x2
            description: 2 L3 or L4 Filters
            value: 2
          - name: B_0x8
            description: 8 L3 or L4
            value: 8
  - name: MACHWF2R
    displayName: MACHWF2R
    description: HW feature 2 register
    addressOffset: 292
    size: 32
    resetValue: 1090785345
    resetMask: 4294967295
    fields:
      - name: RXQCNT
        description: Number of MTL Receive Queues
        bitOffset: 0
        bitWidth: 4
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: 1 MTL Rx queue
            value: 0
          - name: B_0x1
            description: 2 MTL Rx queues
            value: 1
          - name: B_0x7
            description: 8 MTL Rx
            value: 7
      - name: TXQCNT
        description: Number of MTL Transmit Queues
        bitOffset: 6
        bitWidth: 4
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: 1 MTL Tx queue
            value: 0
          - name: B_0x1
            description: 2 MTL Tx queues
            value: 1
          - name: B_0x7
            description: 8 MTL Tx
            value: 7
      - name: RXCHCNT
        description: Number of DMA Receive Channels
        bitOffset: 12
        bitWidth: 4
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: 1 DMA Rx Channel
            value: 0
          - name: B_0x1
            description: 2 DMA Rx Channels
            value: 1
          - name: B_0x7
            description: 8 DMA Rx
            value: 7
      - name: RDCSZ
        description: Rx DMA Descriptor Cache Size in terms of 16-byte descriptors
        bitOffset: 16
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Cache not configured
            value: 0
          - name: B_0x1
            description: Four 16-byte descriptors
            value: 1
          - name: B_0x2
            description: Eight 16-byte descriptors
            value: 2
          - name: B_0x3
            description: Sixteen 16-byte descriptors
            value: 3
      - name: TXCHCNT
        description: Number of DMA Transmit Channels
        bitOffset: 18
        bitWidth: 4
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: 1 DMA Tx Channel
            value: 0
          - name: B_0x1
            description: 2 DMA Tx Channels
            value: 1
          - name: B_0x7
            description: 8 DMA Tx
            value: 7
      - name: TDCSZ
        description: Tx DMA Descriptor Cache Size in terms of 16-byte descriptors
        bitOffset: 22
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Cache not configured
            value: 0
          - name: B_0x1
            description: Four 16-byte descriptors
            value: 1
          - name: B_0x2
            description: Eight 16-byte descriptors
            value: 2
          - name: B_0x3
            description: Sixteen 16-byte descriptors
            value: 3
      - name: PPSOUTNUM
        description: Number of PPS Outputs
        bitOffset: 24
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No PPS output
            value: 0
          - name: B_0x1
            description: 1 PPS output
            value: 1
          - name: B_0x2
            description: 2 PPS outputs
            value: 2
          - name: B_0x3
            description: 3 PPS outputs
            value: 3
          - name: B_0x4
            description: 4 PPS outputs
            value: 4
      - name: AUXSNAPNUM
        description: Number of Auxiliary Snapshot Inputs
        bitOffset: 28
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No auxiliary input
            value: 0
          - name: B_0x1
            description: 1 auxiliary input
            value: 1
          - name: B_0x2
            description: 2 auxiliary inputs
            value: 2
          - name: B_0x3
            description: 3 auxiliary inputs
            value: 3
          - name: B_0x4
            description: 4 auxiliary inputs
            value: 4
  - name: MACHWF3R
    displayName: MACHWF3R
    description: HW feature 3 register
    addressOffset: 296
    size: 32
    resetValue: 204668977
    resetMask: 4294967295
    fields:
      - name: NRVF
        description: Number of Extended VLAN Tag Filters Enabled
        bitOffset: 0
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No Extended Rx VLAN Filters
            value: 0
          - name: B_0x1
            description: 4 Extended Rx VLAN Filters
            value: 1
          - name: B_0x2
            description: 8 Extended Rx VLAN Filters
            value: 2
          - name: B_0x3
            description: 16 Extended Rx VLAN Filters
            value: 3
          - name: B_0x4
            description: 24 Extended Rx VLAN Filters
            value: 4
          - name: B_0x5
            description: 32 Extended Rx VLAN Filters
            value: 5
      - name: CBTISEL
        description: Queue/Channel based VLAN tag insertion on Tx enable
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: DVLAN
        description: Double VLAN processing enable
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: PDUPSEL
        description: Broadcast/Multicast Packet Duplication
        bitOffset: 9
        bitWidth: 1
        access: read-only
      - name: FRPSEL
        description: Flexible Receive Parser Selected
        bitOffset: 10
        bitWidth: 1
        access: read-only
      - name: FRPBS
        description: Flexible Receive Parser Buffer size
        bitOffset: 11
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: 64 bytes
            value: 0
          - name: B_0x1
            description: 128 bytes
            value: 1
          - name: B_0x2
            description: 256 bytes
            value: 2
      - name: FRPES
        description: Flexible Receive Parser Table Entries size
        bitOffset: 13
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: 64 entries
            value: 0
          - name: B_0x1
            description: 128 entries
            value: 1
          - name: B_0x2
            description: 256 entries
            value: 2
      - name: ESTSEL
        description: Enhancements to Scheduled Traffic Enable
        bitOffset: 16
        bitWidth: 1
        access: read-only
      - name: ESTDEP
        description: Depth of the Gate Control List
        bitOffset: 17
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No depth
            value: 0
          - name: B_0x1
            description: '64'
            value: 1
          - name: B_0x2
            description: '128'
            value: 2
          - name: B_0x3
            description: '256'
            value: 3
          - name: B_0x4
            description: '512'
            value: 4
          - name: B_0x5
            description: '1024'
            value: 5
      - name: ESTWID
        description: Width of the Time Interval field in the Gate Control List
        bitOffset: 20
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: No width
            value: 0
          - name: B_0x1
            description: '16'
            value: 1
          - name: B_0x2
            description: '20'
            value: 2
          - name: B_0x3
            description: '24'
            value: 3
      - name: FPESEL
        description: Frame Preemption Enable
        bitOffset: 26
        bitWidth: 1
        access: read-only
      - name: TBSSEL
        description: Time-based scheduling Enable
        bitOffset: 27
        bitWidth: 1
        access: read-only
      - name: ASP
        description: Automotive Safety Package
        bitOffset: 28
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: None
            value: 0
          - name: B_0x1
            description: ECC only
            value: 1
          - name: B_0x2
            description: AS_NPPE
            value: 2
          - name: B_0x3
            description: AS_PPE
            value: 3
  - name: MACMDIOAR
    displayName: MACMDIOAR
    description: MDIO address register
    addressOffset: 512
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GB
        description: GMII Busy
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: C45E
        description: Clause 45 PHY Enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: GOC
        description: GMII Operation Command
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: Write
            value: 1
          - name: B_0x2
            description: Post Read Increment Address for Clause 45 PHY
            value: 2
          - name: B_0x3
            description: Read
            value: 3
      - name: SKAP
        description: Skip Address Packet
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: CR
        description: CSR Clock Range
        bitOffset: 8
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: CSR clock = 60-100 MHz; MDC clock = CSR clock/42
            value: 0
          - name: B_0x1
            description: CSR clock = 100-150 MHz; MDC clock = CSR clock/62
            value: 1
          - name: B_0x2
            description: CSR clock = 20-35 MHz; MDC clock = CSR clock/16
            value: 2
          - name: B_0x3
            description: CSR clock = 35-60 MHz; MDC clock = CSR clock/26
            value: 3
          - name: B_0x4
            description: CSR clock = 150-250 MHz; MDC clock = CSR clock/102
            value: 4
          - name: B_0x5
            description: CSR clock = 250-300 MHz; MDC clock = CSR clock/124
            value: 5
          - name: B_0x6
            description: CSR clock = 300-500 MHz; MDC clock = CSR clock/204
            value: 6
          - name: B_0x7
            description: CSR clock = 500-800 MHz; MDC clock = CSR clock/324
            value: 7
          - name: B_0x8
            description: CSR clock/4
            value: 8
          - name: B_0x9
            description: CSR clock/6
            value: 9
          - name: B_0xA
            description: CSR clock/8
            value: 10
          - name: B_0xB
            description: CSR clock/10
            value: 11
          - name: B_0xC
            description: CSR clock/12
            value: 12
          - name: B_0xD
            description: CSR clock/14
            value: 13
          - name: B_0xE
            description: CSR clock/16
            value: 14
          - name: B_0xF
            description: CSR clock/18
            value: 15
      - name: NTC
        description: Number of Training Clocks
        bitOffset: 12
        bitWidth: 3
        access: read-write
      - name: RDA
        description: Register/Device Address
        bitOffset: 16
        bitWidth: 5
        access: read-write
      - name: PA
        description: Physical Layer Address
        bitOffset: 21
        bitWidth: 5
        access: read-write
      - name: BTB
        description: Back to Back transactions
        bitOffset: 26
        bitWidth: 1
        access: read-write
      - name: PSE
        description: Preamble Suppression Enable
        bitOffset: 27
        bitWidth: 1
        access: read-write
  - name: MACMDIODR
    displayName: MACMDIODR
    description: MDIO data register
    addressOffset: 516
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GD
        description: GMII Data
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: RA
        description: Register Address
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: MACARPAR
    displayName: MACARPAR
    description: ARP address register
    addressOffset: 528
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ARPPA
        description: ARP Protocol Address
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACCSRSWCR
    displayName: MACCSRSWCR
    description: CSR software control register
    addressOffset: 560
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RCWE
        description: Register Clear on Write 1 Enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: SEEN
        description: Slave Error Response Enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
  - name: MACFPECSR
    displayName: MACFPECSR
    description: FPE control and status register
    addressOffset: 564
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EFPE
        description: Enable Tx Frame Preemption
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: SVER
        description: Send Verify mPacket
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: SRSP
        description: Send Respond mPacket
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: RVER
        description: Received Verify Frame
        bitOffset: 16
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: RRSP
        description: Received Respond Frame
        bitOffset: 17
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: TVER
        description: Transmitted Verify Frame
        bitOffset: 18
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: TRSP
        description: Transmitted Respond Frame
        bitOffset: 19
        bitWidth: 1
        access: read-write
        readAction: clear
  - name: MACPRSTIMR
    displayName: MACPRSTIMR
    description: MAC presentation time register
    addressOffset: 576
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MPTN
        description: MAC 1722 Presentation Time in ns
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACPRSTIMUR
    displayName: MACPRSTIMUR
    description: MAC presentation time update register
    addressOffset: 580
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MPTU
        description: MAC 1722 Presentation Time Update
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACA0HR
    displayName: MACA0HR
    description: MAC Address 0 high register
    addressOffset: 768
    size: 32
    resetValue: 2147549183
    resetMask: 4294967295
    fields:
      - name: ADDRHI
        description: MAC Address0[47:32]
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: DCS
        description: DMA Channel Select
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA Rx channel 0
            value: 0
          - name: B_0x1
            description: DMA Rx channel 1
            value: 1
      - name: AE
        description: Address Enable
        bitOffset: 31
        bitWidth: 1
        access: read-only
  - name: MACA0LR
    displayName: MACA0LR
    description: MAC Address 0 low register
    addressOffset: 772
    size: 32
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: ADDRLO
        description: MAC Address x [31:0]
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACA1HR
    displayName: MACA1HR
    description: MAC Address 1 high register
    addressOffset: 776
    size: 32
    resetValue: 65535
    resetMask: 4294967295
    fields:
      - name: ADDRHI
        description: MAC Address1 [47:32]
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: DCS
        description: DMA Channel Select
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA Rx channel 0
            value: 0
          - name: B_0x1
            description: DMA Rx channel 1
            value: 1
      - name: MBC
        description: Mask Byte Control
        bitOffset: 24
        bitWidth: 6
        access: read-write
      - name: SA
        description: Source Address
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DA
            value: 0
          - name: B_0x1
            description: SA
            value: 1
      - name: AE
        description: Address Enable
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: MACA1LR
    displayName: MACA1LR
    description: MAC Address 1 low register
    addressOffset: 780
    size: 32
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: ADDRLO
        description: MAC Address x [31:0]
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACA2HR
    displayName: MACA2HR
    description: MAC Address 2 high register
    addressOffset: 784
    size: 32
    resetValue: 65535
    resetMask: 4294967295
    fields:
      - name: ADDRHI
        description: MAC Address1 [47:32]
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: DCS
        description: DMA Channel Select
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA Rx channel 0
            value: 0
          - name: B_0x1
            description: DMA Rx channel 1
            value: 1
      - name: MBC
        description: Mask Byte Control
        bitOffset: 24
        bitWidth: 6
        access: read-write
      - name: SA
        description: Source Address
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DA
            value: 0
          - name: B_0x1
            description: SA
            value: 1
      - name: AE
        description: Address Enable
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: MACA2LR
    displayName: MACA2LR
    description: MAC Address 2 low register
    addressOffset: 788
    size: 32
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: ADDRLO
        description: MAC Address x [31:0]
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACA3HR
    displayName: MACA3HR
    description: MAC Address 3 high register
    addressOffset: 792
    size: 32
    resetValue: 65535
    resetMask: 4294967295
    fields:
      - name: ADDRHI
        description: MAC Address1 [47:32]
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: DCS
        description: DMA Channel Select
        bitOffset: 16
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA Rx channel 0
            value: 0
          - name: B_0x1
            description: DMA Rx channel 1
            value: 1
      - name: MBC
        description: Mask Byte Control
        bitOffset: 24
        bitWidth: 6
        access: read-write
      - name: SA
        description: Source Address
        bitOffset: 30
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DA
            value: 0
          - name: B_0x1
            description: SA
            value: 1
      - name: AE
        description: Address Enable
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: MACA3LR
    displayName: MACA3LR
    description: MAC Address 3 low register
    addressOffset: 796
    size: 32
    resetValue: 4294967295
    resetMask: 4294967295
    fields:
      - name: ADDRLO
        description: MAC Address x [31:0]
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MMC_CONTROL
    displayName: MMC_CONTROL
    description: MMC control register
    addressOffset: 1792
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CNTRST
        description: Counters Reset
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: CNTSTOPRO
        description: Counter Stop Rollover
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: RSTONRD
        description: Reset on Read
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: CNTFREEZ
        description: MMC Counter Freeze
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: CNTPRST
        description: Counters Preset
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: CNTPRSTLVL
        description: Full-Half Preset
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: UCDBC
        description: Update MMC Counters for Dropped Broadcast Packets
        bitOffset: 8
        bitWidth: 1
        access: read-write
  - name: MMC_RX_INTERRUPT
    displayName: MMC_RX_INTERRUPT
    description: MMC Rx interrupt register
    addressOffset: 1796
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RXCRCERPIS
        description: MMC Receive CRC Error Packet Counter Interrupt Status
        bitOffset: 5
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: RXALGNERPIS
        description: MMC Receive Alignment Error Packet Counter Interrupt Status
        bitOffset: 6
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: RXUCGPIS
        description: MMC Receive Unicast Good Packet Counter Interrupt Status
        bitOffset: 17
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: RXLPIUSCIS
        description: MMC Receive LPI microsecond counter interrupt status
        bitOffset: 26
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: RXLPITRCIS
        description: MMC Receive LPI transition counter interrupt status
        bitOffset: 27
        bitWidth: 1
        access: read-write
        readAction: clear
  - name: MMC_TX_INTERRUPT
    displayName: MMC_TX_INTERRUPT
    description: MMC Tx interrupt register
    addressOffset: 1800
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TXSCOLGPIS
        description: MMC Transmit Single Collision Good Packet Counter Interrupt Status
        bitOffset: 14
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: TXMCOLGPIS
        description: MMC Transmit Multiple Collision Good Packet Counter Interrupt Status
        bitOffset: 15
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: TXGPKTIS
        description: MMC Transmit Good Packet Counter Interrupt Status
        bitOffset: 21
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: TXLPIUSCIS
        description: MMC Transmit LPI microsecond counter interrupt status
        bitOffset: 26
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: TXLPITRCIS
        description: MMC Transmit LPI transition counter interrupt status
        bitOffset: 27
        bitWidth: 1
        access: read-write
        readAction: clear
  - name: MMC_RX_INTERRUPT_MASK
    displayName: MMC_RX_INTERRUPT_MASK
    description: MMC Rx interrupt mask register
    addressOffset: 1804
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RXCRCERPIM
        description: MMC Receive CRC Error Packet Counter Interrupt Mask
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: RXALGNERPIM
        description: MMC Receive Alignment Error Packet Counter Interrupt Mask
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: RXUCGPIM
        description: MMC Receive Unicast Good Packet Counter Interrupt Mask
        bitOffset: 17
        bitWidth: 1
        access: read-write
      - name: RXLPIUSCIM
        description: MMC Receive LPI microsecond counter interrupt Mask
        bitOffset: 26
        bitWidth: 1
        access: read-write
      - name: RXLPITRCIM
        description: MMC Receive LPI transition counter interrupt Mask
        bitOffset: 27
        bitWidth: 1
        access: read-write
  - name: MMC_TX_INTERRUPT_MASK
    displayName: MMC_TX_INTERRUPT_MASK
    description: MMC Tx interrupt mask register
    addressOffset: 1808
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TXSCOLGPIM
        description: MMC Transmit Single Collision Good Packet Counter Interrupt Mask
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: TXMCOLGPIM
        description: MMC Transmit Multiple Collision Good Packet Counter Interrupt Mask
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: TXGPKTIM
        description: MMC Transmit Good Packet Counter Interrupt Mask
        bitOffset: 21
        bitWidth: 1
        access: read-write
      - name: TXLPIUSCIM
        description: MMC Transmit LPI microsecond counter interrupt Mask
        bitOffset: 26
        bitWidth: 1
        access: read-write
      - name: TXLPITRCIM
        description: MMC Transmit LPI transition counter interrupt Mask
        bitOffset: 27
        bitWidth: 1
        access: read-write
  - name: TX_SINGLE_COLLISION_GOOD_PACKETS
    displayName: TX_SINGLE_COLLISION_GOOD_PACKETS
    description: Tx single collision good packets register
    addressOffset: 1868
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TXSNGLCOLG
        description: Tx Single Collision Good Packets
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: TX_MULTIPLE_COLLISION_GOOD_PACKETS
    displayName: TX_MULTIPLE_COLLISION_GOOD_PACKETS
    description: Tx multiple collision good packets register
    addressOffset: 1872
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TXMULTCOLG
        description: Tx Multiple Collision Good Packets
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: TX_PACKET_COUNT_GOOD
    displayName: TX_PACKET_COUNT_GOOD
    description: Tx packet count good register
    addressOffset: 1896
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TXPKTG
        description: Tx Packet Count Good
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: RX_CRC_ERROR_PACKETS
    displayName: RX_CRC_ERROR_PACKETS
    description: Rx CRC error packets register
    addressOffset: 1940
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RXCRCERR
        description: Rx CRC Error Packets
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: RX_ALIGNMENT_ERROR_PACKETS
    displayName: RX_ALIGNMENT_ERROR_PACKETS
    description: Rx alignment error packets register
    addressOffset: 1944
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RXALGNERR
        description: Rx Alignment Error Packets
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: RX_UNICAST_PACKETS_GOOD
    displayName: RX_UNICAST_PACKETS_GOOD
    description: Rx unicast packets good register
    addressOffset: 1988
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RXUCASTG
        description: Rx Unicast Packets Good
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: TX_LPI_USEC_CNTR
    displayName: TX_LPI_USEC_CNTR
    description: Tx LPI microsecond timer register
    addressOffset: 2028
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TXLPIUSC
        description: Tx LPI Microseconds Counter
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: TX_LPI_TRAN_CNTR
    displayName: TX_LPI_TRAN_CNTR
    description: Tx LPI transition counter register
    addressOffset: 2032
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TXLPITRC
        description: Tx LPI Transition counter
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: RX_LPI_USEC_CNTR
    displayName: RX_LPI_USEC_CNTR
    description: Rx LPI microsecond counter register
    addressOffset: 2036
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RXLPIUSC
        description: Rx LPI Microseconds Counter
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: RX_LPI_TRAN_CNTR
    displayName: RX_LPI_TRAN_CNTR
    description: Rx LPI transition counter register
    addressOffset: 2040
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RXLPITRC
        description: Rx LPI Transition counter
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: MMC_FPE_TX_ISR
    displayName: MMC_FPE_TX_ISR
    description: MMC FPE Tx interrupt status register
    addressOffset: 2208
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FCIS
        description: MMC Tx FPE Fragment Counter Interrupt status
        bitOffset: 0
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: HRCIS
        description: MMC Tx Hold Request Counter Interrupt Status
        bitOffset: 1
        bitWidth: 1
        access: read-write
        readAction: clear
  - name: MMC_FPE_TX_IMR
    displayName: MMC_FPE_TX_IMR
    description: MMC FPE Tx interrupt mask register
    addressOffset: 2212
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FCIM
        description: MMC Transmit Fragment Counter Interrupt Mask
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: HRCIM
        description: MMC Transmit Hold Request Counter Interrupt Mask
        bitOffset: 1
        bitWidth: 1
        access: read-write
  - name: MMC_FPE_TX_FCR
    displayName: MMC_FPE_TX_FCR
    description: MMC FPE Tx fragment counter register
    addressOffset: 2216
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TXFFC
        description: Tx FPE Fragment counter
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: MMC_TX_HRCR
    displayName: MMC_TX_HRCR
    description: MMC Tx hold request counter register
    addressOffset: 2220
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TXHRC
        description: Tx Hold Request Counter
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: MMC_FPE_RX_ISR
    displayName: MMC_FPE_RX_ISR
    description: MMC FPE Rx interrupt status register
    addressOffset: 2240
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PAECIS
        description: MMC Rx Packet Assembly Error Counter Interrupt Status
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: PSECIS
        description: MMC Rx Packet SMD Error Counter Interrupt Status
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: PAOCIS
        description: MMC Rx Packet Assembly OK Counter Interrupt Status
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: FCIS
        description: MMC Rx FPE Fragment Counter Interrupt Status
        bitOffset: 3
        bitWidth: 1
        access: read-only
  - name: MMC_FPE_RX_IMR
    displayName: MMC_FPE_RX_IMR
    description: MMC FPE Rx interrupt mask register
    addressOffset: 2244
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PAECIM
        description: MMC Rx Packet Assembly Error Counter Interrupt Mask
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: PSECIM
        description: MMC Rx Packet SMD Error Counter Interrupt Mask
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: PAOCIM
        description: MMC Rx Packet Assembly OK Counter Interrupt Mask
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: FCIM
        description: MMC Rx FPE Fragment Counter Interrupt Mask
        bitOffset: 3
        bitWidth: 1
        access: read-write
  - name: RX_PACKET_ASM_ERR
    displayName: RX_PACKET_ASM_ERR
    description: MMC Rx packet assembly error register
    addressOffset: 2248
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PAEC
        description: Rx Packet Assembly Error Counter
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: RX_PACKET_SMD_ERR
    displayName: RX_PACKET_SMD_ERR
    description: MMC Rx packet SMD error register
    addressOffset: 2252
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PSEC
        description: Rx Packet SMD Error Counter
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: RX_PACKET_ASM_OKR
    displayName: RX_PACKET_ASM_OKR
    description: MMC Rx packet assembly OK register
    addressOffset: 2256
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PAOC
        description: Rx Packet Assembly OK Counter
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: RX_FPE_FRAG_CR
    displayName: RX_FPE_FRAG_CR
    description: MMC Rx FPE fragments counter register
    addressOffset: 2260
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FFC
        description: Rx FPE Fragment Counter
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: MACL3L4C0R
    displayName: MACL3L4C0R
    description: L3 and L4 control 0 register
    addressOffset: 2304
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: L3PEN0
        description: Layer 3 Protocol Enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: L3SAM0
        description: Layer 3 IP SA Match Enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: L3SAIM0
        description: Layer 3 IP SA Inverse Match Enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: L3DAM0
        description: Layer 3 IP DA Match Enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: L3DAIM0
        description: Layer 3 IP DA Inverse Match Enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: L3HSBM0
        description: Layer 3 IP SA higher bits match
        bitOffset: 6
        bitWidth: 5
        access: read-write
        enumeratedValues:
          - name: B_0x0_IPV4_PACKETS
            description: No bits are masked.
            value: 0
          - name: B_0x1_IPV4_PACKETS
            description: LSb[0] is masked
            value: 1
      - name: L3HDBM0
        description: Layer 3 IP DA higher bits match
        bitOffset: 11
        bitWidth: 5
        access: read-write
        enumeratedValues:
          - name: B_0x0_IPV4_PACKETS
            description: No bits are masked.
            value: 0
          - name: B_0x1_IPV4_PACKETS
            description: LSb[0] is masked
            value: 1
      - name: L4PEN0
        description: Layer 4 Protocol Enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: L4SPM0
        description: Layer 4 Source Port Match Enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: L4SPIM0
        description: Layer 4 Source Port Inverse Match Enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: L4DPM0
        description: Layer 4 Destination Port Match Enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: L4DPIM0
        description: Layer 4 Destination Port Inverse Match Enable
        bitOffset: 21
        bitWidth: 1
        access: read-write
      - name: DMCHN0
        description: DMA Channel Number
        bitOffset: 24
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA channel 0
            value: 0
          - name: B_0x1
            description: DMA channel 1
            value: 1
      - name: DMCHEN0
        description: DMA Channel Select Enable
        bitOffset: 28
        bitWidth: 1
        access: read-write
  - name: MACL4A0R
    displayName: MACL4A0R
    description: Layer4 Address filter 0 register
    addressOffset: 2308
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: L4SP0
        description: Layer 4 Source Port Number Field
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: L4DP0
        description: Layer 4 Destination Port Number Field
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: MACL3A00R
    displayName: MACL3A00R
    description: Layer3 Address 0 filter 0 register
    addressOffset: 2320
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: L3A00
        description: Layer 3 Address 0 Field
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACL3A10R
    displayName: MACL3A10R
    description: Layer3 Address 1 filter 0 register
    addressOffset: 2324
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: L3A10
        description: Layer 3 Address 1 Field
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACL3A20R
    displayName: MACL3A20R
    description: Layer3 Address 2 filter 0 register
    addressOffset: 2328
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: L3A20
        description: Layer 3 Address 2 Field
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACL3A30R
    displayName: MACL3A30R
    description: Layer3 Address 3 filter 0 register
    addressOffset: 2332
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: L3A30
        description: Layer 3 Address 3 Field
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACL3L4C1R
    displayName: MACL3L4C1R
    description: L3 and L4 control 1 register
    addressOffset: 2352
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: L3PEN1
        description: Layer 3 Protocol Enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: L3SAM1
        description: Layer 3 IP SA Match Enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: L3SAIM1
        description: Layer 3 IP SA Inverse Match Enable
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: L3DAM1
        description: Layer 3 IP DA Match Enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: L3DAIM1
        description: Layer 3 IP DA Inverse Match Enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: L3HSBM1
        description: Layer 3 IP SA Higher Bits Match
        bitOffset: 6
        bitWidth: 5
        access: read-write
        enumeratedValues:
          - name: B_0x0_IPV4_PACKETS
            description: No bits are masked.
            value: 0
          - name: B_0x1_IPV4_PACKETS
            description: LSb[0] is masked
            value: 1
      - name: L3HDBM1
        description: Layer 3 IP DA higher bits match
        bitOffset: 11
        bitWidth: 5
        access: read-write
        enumeratedValues:
          - name: B_0x0_IPV4_PACKETS
            description: No bits are masked.
            value: 0
          - name: B_0x1_IPV4_PACKETS
            description: LSb[0] is masked
            value: 1
      - name: L4PEN1
        description: Layer 4 Protocol Enable
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: L4SPM1
        description: Layer 4 Source Port Match Enable
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: L4SPIM1
        description: Layer 4 Source Port Inverse Match Enable
        bitOffset: 19
        bitWidth: 1
        access: read-write
      - name: L4DPM1
        description: Layer 4 Destination Port Match Enable
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: L4DPIM1
        description: Layer 4 Destination Port Inverse Match Enable
        bitOffset: 21
        bitWidth: 1
        access: read-write
      - name: DMCHN1
        description: DMA Channel Number
        bitOffset: 24
        bitWidth: 1
        access: read-write
      - name: DMCHEN1
        description: DMA Channel Select Enable
        bitOffset: 28
        bitWidth: 1
        access: read-write
  - name: MACL4A1R
    displayName: MACL4A1R
    description: Layer 4 address filter 1 register
    addressOffset: 2356
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: L4SP1
        description: Layer 4 Source Port Number Field
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: L4DP1
        description: Layer 4 Destination Port Number Field
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: MACL3A01R
    displayName: MACL3A01R
    description: Layer3 address 0 filter 1 Register
    addressOffset: 2368
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: L3A01
        description: Layer 3 Address 0 Field
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACL3A11R
    displayName: MACL3A11R
    description: Layer3 address 1 filter 1 register
    addressOffset: 2372
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: L3A11
        description: Layer 3 Address 1 Field
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACL3A21R
    displayName: MACL3A21R
    description: Layer3 address 2 filter 1 Register
    addressOffset: 2376
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: L3A21
        description: Layer 3 Address 2 Field
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACL3A31R
    displayName: MACL3A31R
    description: Layer3 address 3 filter 1 register
    addressOffset: 2380
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: L3A31
        description: Layer 3 Address 3 Field
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MAC_IACR
    displayName: MAC_IACR
    description: MAC Indirect Access Control register
    addressOffset: 2672
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OB
        description: Operation Busy.
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: COM
        description: Command type
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: Indicates a read operation.
            value: 1
          - name: B_0x0
            description: Indicates a write operation.
            value: 0
      - name: AUTO
        description: Auto-increment
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: AOFF is incremented by 1. The software should ensure not to cause a wrap condition. Byte-wise read/write is not supported when auto-increment is enabled.
            value: 1
          - name: B_0x0
            description: AOFF is not automatically incremented. The software should program the correct address offset for each access.
            value: 0
      - name: AOFF
        description: Address Offset
        bitOffset: 8
        bitWidth: 8
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: IndReg0 (Indirect register 0)
            value: 0
          - name: B_0x1
            description: IndReg1 (Indirect register 1)
            value: 1
          - name: B_0x7
            description: IndReg7 (Indirect register 7)
            value: 7
      - name: MSEL
        description: Mode Select
        bitOffset: 16
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Typ_RXQ_ (Type-based RXQ mapping)
            value: 0
  - name: MAC_TMRQR
    displayName: MAC_TMRQR
    description: MAC type-based Rx Queue mapping register
    addressOffset: 2676
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TYP
        description: Type field Value
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: TMRQ
        description: Type Match Rx Queue Number
        bitOffset: 16
        bitWidth: 3
        access: read-write
      - name: PFEX
        description: Preemption or Express Packet
        bitOffset: 20
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Express packet
            value: 0
          - name: B_0x1
            description: Preemption packet
            value: 1
  - name: MACTSCR
    displayName: MACTSCR
    description: Timestamp control Register
    addressOffset: 2816
    size: 32
    resetValue: 8192
    resetMask: 4294967295
    fields:
      - name: TSENA
        description: Enable Timestamp
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: TSCFUPDT
        description: Fine or Coarse Timestamp Update
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: TSINIT
        description: Initialize Timestamp
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: TSUPDT
        description: Update Timestamp
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: TSADDREG
        description: Update Addend Register
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: PTGE
        description: Presentation Time Generation Enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: TSENALL
        description: Enable Timestamp for All Packets
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: TSCTRLSSR
        description: Timestamp Digital or Binary Rollover Control
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: TSVER2ENA
        description: Enable PTP Packet Processing for Version 2 Format
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: TSIPENA
        description: Enable Processing of PTP over Ethernet Packets
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: TSIPV6ENA
        description: Enable Processing of PTP Packets Sent over IPv6-UDP
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: TSIPV4ENA
        description: Enable Processing of PTP Packets Sent over IPv4-UDP
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: TSEVNTENA
        description: Enable Timestamp Snapshot for Event Messages
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: TSMSTRENA
        description: Enable Snapshot for Messages Relevant to Master
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: SNAPTYPSEL
        description: Select PTP packets for Taking Snapshots
        bitOffset: 16
        bitWidth: 2
        access: read-write
      - name: TSENMACADDR
        description: Enable MAC Address for PTP Packet Filtering
        bitOffset: 18
        bitWidth: 1
        access: read-write
      - name: ESTI
        description: External System Time Input
        bitOffset: 20
        bitWidth: 1
        access: read-write
      - name: TXTSSTSM
        description: Transmit Timestamp Status Mode
        bitOffset: 24
        bitWidth: 1
        access: read-write
      - name: AV8021ASMEN
        description: AV 802.1AS Mode Enable
        bitOffset: 28
        bitWidth: 1
        access: read-write
  - name: MACSSIR
    displayName: MACSSIR
    description: Subsecond increment register
    addressOffset: 2820
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SSINC
        description: Subsecond Increment Value
        bitOffset: 16
        bitWidth: 8
        access: read-write
  - name: MACSTSR
    displayName: MACSTSR
    description: System time seconds register
    addressOffset: 2824
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TSS
        description: Timestamp Second
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: MACSTNR
    displayName: MACSTNR
    description: System time nanoseconds register
    addressOffset: 2828
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TSSS
        description: Timestamp subseconds
        bitOffset: 0
        bitWidth: 31
        access: read-only
  - name: MACSTSUR
    displayName: MACSTSUR
    description: System time seconds update register
    addressOffset: 2832
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TSS
        description: Timestamp Seconds
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACSTNUR
    displayName: MACSTNUR
    description: System time nanoseconds update register
    addressOffset: 2836
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TSSS
        description: Timestamp subseconds
        bitOffset: 0
        bitWidth: 31
        access: read-write
      - name: ADDSUB
        description: Add or Subtract Time
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: MACTSAR
    displayName: MACTSAR
    description: Timestamp addend register
    addressOffset: 2840
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TSAR
        description: Timestamp Addend Register
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACTSSR
    displayName: MACTSSR
    description: Timestamp status register
    addressOffset: 2848
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TSSOVF
        description: Timestamp Seconds Overflow
        bitOffset: 0
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: TSTARGT0
        description: Timestamp Target Time Reached
        bitOffset: 1
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: AUXTSTRIG
        description: Auxiliary Timestamp Trigger Snapshot
        bitOffset: 2
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: TSTRGTERR0
        description: Timestamp Target Time Error
        bitOffset: 3
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: TSTARGT1
        description: Timestamp Target Time Reached
        bitOffset: 4
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: TSTRGTERR1
        description: Timestamp Target Time Error
        bitOffset: 5
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: TXTSSIS
        description: Tx Timestamp Status Interrupt Status
        bitOffset: 15
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: ATSSTN
        description: Auxiliary Timestamp Snapshot Trigger Identifier
        bitOffset: 16
        bitWidth: 4
        access: read-write
        readAction: clear
      - name: ATSSTM
        description: Auxiliary Timestamp Snapshot Trigger Missed
        bitOffset: 24
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: ATSNS
        description: Number of Auxiliary Timestamp Snapshots
        bitOffset: 25
        bitWidth: 5
        access: read-only
  - name: MACTXTSSNR
    displayName: MACTXTSSNR
    description: Tx timestamp status nanoseconds register
    addressOffset: 2864
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TXTSSLO
        description: Transmit Timestamp Status Low
        bitOffset: 0
        bitWidth: 31
        access: read-write
        readAction: clear
      - name: TXTSSMIS
        description: Transmit Timestamp Status Missed
        bitOffset: 31
        bitWidth: 1
        access: read-only
  - name: MACTXTSSSR
    displayName: MACTXTSSSR
    description: Tx timestamp status seconds register
    addressOffset: 2868
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TXTSSHI
        description: Transmit Timestamp Status High
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: MACACR
    displayName: MACACR
    description: Auxiliary control register
    addressOffset: 2880
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ATSFC
        description: Auxiliary Snapshot FIFO Clear
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: ATSEN0
        description: Auxiliary Snapshot 0 Enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: ATSEN1
        description: Auxiliary Snapshot 1 Enable
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: ATSEN2
        description: Auxiliary Snapshot 2 Enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: ATSEN3
        description: Auxiliary Snapshot 3 Enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
  - name: MACATSNR
    displayName: MACATSNR
    description: Auxiliary timestamp nanoseconds register
    addressOffset: 2888
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AUXTSLO
        description: Auxiliary Timestamp
        bitOffset: 0
        bitWidth: 31
        access: read-only
  - name: MACATSSR
    displayName: MACATSSR
    description: Auxiliary timestamp seconds register
    addressOffset: 2892
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AUXTSHI
        description: Auxiliary Timestamp
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: MACTSIACR
    displayName: MACTSIACR
    description: Timestamp Ingress asymmetric correction register
    addressOffset: 2896
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OSTIAC
        description: One-Step Timestamp Ingress Asymmetry Correction
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACTSEACR
    displayName: MACTSEACR
    description: Timestamp Egress asymmetric correction register
    addressOffset: 2900
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OSTEAC
        description: One-Step Timestamp Egress Asymmetry Correction
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACTSICNR
    displayName: MACTSICNR
    description: Timestamp Ingress correction nanosecond register
    addressOffset: 2904
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TSIC
        description: Timestamp Ingress Correction
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACTSECNR
    displayName: MACTSECNR
    description: Timestamp Egress correction nanosecond register
    addressOffset: 2908
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TSEC
        description: Timestamp Egress Correction
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACTSILR
    displayName: MACTSILR
    description: Timestamp Ingress Latency register
    addressOffset: 2920
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ITLSNS
        description: Ingress Timestamp Latency, in subnanoseconds
        bitOffset: 8
        bitWidth: 8
        access: read-only
      - name: ITLNS
        description: Ingress Timestamp Latency, in nanoseconds
        bitOffset: 16
        bitWidth: 12
        access: read-only
  - name: MACTSELR
    displayName: MACTSELR
    description: Timestamp Egress Latency register
    addressOffset: 2924
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ETLSNS
        description: Egress Timestamp Latency, in subnanoseconds
        bitOffset: 8
        bitWidth: 8
        access: read-only
      - name: ETLNS
        description: Egress Timestamp Latency, in nanoseconds
        bitOffset: 16
        bitWidth: 12
        access: read-only
  - name: MACPPSCR
    displayName: MACPPSCR
    description: PPS control register
    addressOffset: 2928
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PPSCTRL
        description: PPS Output Frequency Control
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: The binary rollover is 2 Hz, and the digital rollover is 1 Hz.
            value: 1
          - name: B_0x2
            description: The binary rollover is 4 Hz, and the digital rollover is 2 Hz.
            value: 2
          - name: B_0x3
            description: The binary rollover is 8 Hz, and the digital rollover is 4 Hz.
            value: 3
          - name: B_0x4
            description: The binary rollover is 16 Hz, and the digital rollover is 8 Hz.
            value: 4
          - name: B_0xF
            description: The binary rollover is 32.768 KHz and the digital rollover is 16.384 KHz.
            value: 15
      - name: PPSEN0
        description: Flexible PPS Output Mode Enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: TRGTMODSEL0
        description: Target Time Register Mode for PPS Output
        bitOffset: 5
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Target Time registers are programmed only for generating the interrupt event.
            value: 0
          - name: B_0x1
            description: Enables MCGR Interrupt whose status bit is indicated by TSTARGT0 bit in Timestamp status register (ETH_MACTSSR) register
            value: 1
          - name: B_0x2
            description: Target Time registers are programmed for generating the interrupt event and starting or stopping the PPS output signal generation.
            value: 2
          - name: B_0x3
            description: Target Time registers are programmed only for starting or stopping the PPS output signal generation. No interrupt is asserted.
            value: 3
      - name: MCGREN0
        description: MCGR Mode Enable for PPS0 Output
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PPS mode
            value: 0
          - name: B_0x1
            description: MCGR mode
            value: 1
      - name: TIMESEL
        description: Time Select
        bitOffset: 28
        bitWidth: 1
        access: read-write
  - name: MACPPSCR_alternate
    displayName: MACPPSCR_alternate
    description: PPS control register
    alternateRegister: ETH_MACPPSCR
    addressOffset: 2928
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PPSCMD
        description: Flexible PPS Output 0 (eth_ptp_pps_out) Control
        bitOffset: 0
        bitWidth: 4
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No Command
            value: 0
          - name: B_0x1
            description: START Single Pulse.
            value: 1
          - name: B_0x2
            description: START Pulse Train.
            value: 2
          - name: B_0x3
            description: Cancel START.
            value: 3
          - name: B_0x4
            description: STOP Pulse Train at time.
            value: 4
          - name: B_0x5
            description: STOP Pulse Train immediately.
            value: 5
          - name: B_0x6
            description: Cancel STOP Pulse train.
            value: 6
      - name: PPSEN0
        description: Flexible PPS Output 0 Mode Enable
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: TRGTMODSEL0
        description: Target Time Register Mode for PPS Output 0
        bitOffset: 5
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Target Time registers are programmed only for generating the interrupt event.
            value: 0
          - name: B_0x1
            description: Enables MCGR Interrupt whose status bit is indicated by TSTARGT0 bit in Timestamp status register (ETH_MACTSSR) register
            value: 1
          - name: B_0x2
            description: Target Time registers are programmed for generating the interrupt event and starting or stopping the PPS output 0 signal generation.
            value: 2
          - name: B_0x3
            description: Target Time registers are programmed only for starting or stopping the PPS output 0 signal generation. No interrupt is asserted.
            value: 3
      - name: MCGREN0
        description: MCGR Mode Enable for PPS Output 0
        bitOffset: 7
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PPS mode
            value: 0
          - name: B_0x1
            description: MCGR mode
            value: 1
      - name: PPSCMD1
        description: Flexible PPS Output 1 Control
        bitOffset: 8
        bitWidth: 4
        access: read-write
      - name: TRGTMODSEL1
        description: Target Time Register Mode for PPS Output 1
        bitOffset: 13
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Target time registers are programmed only for generating the interrupt event.
            value: 0
          - name: B_0x1
            description: Enabled MCGR Interrupt whose status bit is indicated by TSTARGT1 bit in Timestamp status register (ETH_MACTSSR) register
            value: 1
          - name: B_0x2
            description: Target time registers are programmed for generating the interrupt event and starting or stopping the PPS output signal generation.
            value: 2
          - name: B_0x3
            description: Target time registers are programmed only for starting or stopping the PPS output signal generation. No interrupt is asserted.
            value: 3
      - name: MCGREN1
        description: MCGR Mode Enable for PPS Output 1
        bitOffset: 15
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: PPS mode
            value: 0
          - name: B_0x1
            description: MCGR mode
            value: 1
      - name: TIMESEL
        description: Time Select
        bitOffset: 28
        bitWidth: 1
        access: read-write
  - name: MACPPSTTS0R
    displayName: MACPPSTTS0R
    description: PPS 0 target time seconds register
    addressOffset: 2944
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TSTRH0
        description: PPS Target Time Seconds Register
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACPPSTTN0R
    displayName: MACPPSTTN0R
    description: PPS 0 target time nanoseconds register
    addressOffset: 2948
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TTSL0
        description: Target Time Low for PPS Register
        bitOffset: 0
        bitWidth: 31
        access: read-write
      - name: TRGTBUSY0
        description: PPS Target Time Register Busy
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: MACPPSI0R
    displayName: MACPPSI0R
    description: PPS 0 interval register
    addressOffset: 2952
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PPSINT0
        description: PPS Output Signal Interval
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACPPSW0R
    displayName: MACPPSW0R
    description: PPS 0 width register
    addressOffset: 2956
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PPSWIDTH0
        description: PPS Output Signal Width
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACPPSTTS1R
    displayName: MACPPSTTS1R
    description: PPS 1 target time seconds register
    addressOffset: 2960
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TSTRH0
        description: PPS Target Time Seconds Register
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACPPSTTN1R
    displayName: MACPPSTTN1R
    description: PPS 1 target time nanoseconds register
    addressOffset: 2964
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TTSL0
        description: Target Time Low for PPS Register
        bitOffset: 0
        bitWidth: 31
        access: read-write
      - name: TRGTBUSY0
        description: PPS Target Time Register Busy
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: MACPPSI1R
    displayName: MACPPSI1R
    description: PPS 1 interval register
    addressOffset: 2968
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PPSINT0
        description: PPS Output Signal Interval
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACPPSW1R
    displayName: MACPPSW1R
    description: PPS 1 width register
    addressOffset: 2972
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PPSWIDTH0
        description: PPS Output Signal Width
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACPOCR
    displayName: MACPOCR
    description: PTP Offload control register
    addressOffset: 3008
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: PTOEN
        description: PTP Offload Enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: ASYNCEN
        description: Automatic PTP SYNC message Enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: APDREQEN
        description: Automatic PTP Pdelay_Req message Enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: ASYNCTRIG
        description: Automatic PTP SYNC message Trigger
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: APDREQTRIG
        description: Automatic PTP Pdelay_Req message Trigger
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: DRRDIS
        description: Disable PTO Delay Request/Response response generation
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: PDRDIS
        description: Disable Peer Delay Response response generation
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: DN
        description: Domain Number
        bitOffset: 8
        bitWidth: 8
        access: read-write
  - name: MACSPI0R
    displayName: MACSPI0R
    description: PTP Source Port Identity 0 Register
    addressOffset: 3012
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SPI0
        description: Source Port Identity 0
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACSPI1R
    displayName: MACSPI1R
    description: PTP Source port identity 1 register
    addressOffset: 3016
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SPI1
        description: Source Port Identity 1
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MACSPI2R
    displayName: MACSPI2R
    description: PTP Source port identity 2 register
    addressOffset: 3020
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SPI2
        description: Source Port Identity 2
        bitOffset: 0
        bitWidth: 16
        access: read-write
  - name: MACLMIR
    displayName: MACLMIR
    description: Log message interval register
    addressOffset: 3024
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LSI
        description: Log Sync Interval
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: DRSYNCR
        description: Delay_Req to SYNC Ratio
        bitOffset: 8
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DelayReq generated for every received SYNC
            value: 0
          - name: B_0x1
            description: DelayReq generated every alternate reception of SYNC
            value: 1
      - name: LMPDRI
        description: Log Min Pdelay_Req Interval
        bitOffset: 24
        bitWidth: 8
        access: read-write
  - name: MTLOMR
    displayName: MTLOMR
    description: Operating mode Register
    addressOffset: 3072
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DTXSTS
        description: Drop Transmit Status
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: RAA
        description: Receive Arbitration Algorithm
        bitOffset: 2
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Strict priority (SP). Queue 0 has the lowest priority and the last queue has the highest priority.
            value: 0
          - name: B_0x1
            description: Weighted Strict priority (WSP)
            value: 1
      - name: SCHALG
        description: Tx Scheduling Algorithm
        bitOffset: 5
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Weighted round robin (WRR) algorithm
            value: 0
          - name: B_0x3
            description: Strict priority (SP) algorithm.
            value: 3
      - name: CNTPRST
        description: Counters Preset
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: CNTCLR
        description: Counters Reset
        bitOffset: 9
        bitWidth: 1
        access: read-write
  - name: MTLISR
    displayName: MTLISR
    description: Interrupt status Register
    addressOffset: 3104
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: Q0IS
        description: Queue 0 interrupt status
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: Q1IS
        description: Queue 1 interrupt status
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: ESTIS
        description: EST (TAS- 802.1Qbv) Interrupt Status
        bitOffset: 18
        bitWidth: 1
        access: read-only
  - name: MTLRXQDMAMR
    displayName: MTLRXQDMAMR
    description: Rx Queue and DMA Channel Mapping Register
    addressOffset: 3120
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: Q0MDMACH
        description: Queue 0 Mapped to DMA Channel
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA Channel 0
            value: 0
          - name: B_0x1
            description: DMA Channel 1
            value: 1
      - name: Q0DDMACH
        description: Queue 0 Enabled for DA-based DMA Channel Selection
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: Q1MDMACH
        description: Queue 1 Mapped to DMA Channel
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: DMA Channel 0
            value: 0
          - name: B_0x1
            description: DMA Channel 1
            value: 1
      - name: Q1DDMACH
        description: Queue 1 Enabled for DA-based DMA Channel Selection
        bitOffset: 12
        bitWidth: 1
        access: read-write
  - name: MTLTBSCR
    displayName: MTLTBSCR
    description: TBS control register
    addressOffset: 3136
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ESTM
        description: EST offset mode
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: EST offset mode disabled
            value: 0
          - name: B_0x1
            description: EST offset mode enabled
            value: 1
      - name: LEOV
        description: Launch expiry offset valid
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: LEOS field invalid
            value: 0
          - name: B_0x1
            description: LEOS field valid
            value: 1
      - name: LEGOS
        description: Launch Expiry GSN Offset
        bitOffset: 4
        bitWidth: 3
        access: read-write
      - name: LEOS
        description: Launch Expiry Offset
        bitOffset: 8
        bitWidth: 24
        access: read-write
  - name: MTLESTCR
    displayName: MTLESTCR
    description: EST Control Register
    addressOffset: 3152
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: EEST
        description: Enable EST
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: EST disabled
            value: 0
          - name: B_0x1
            description: EST enabled
            value: 1
      - name: SSWL
        description: Switch to S/W owned list
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: DDBF
        description: Do not Drop frames during Frame Size Error
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Drop
            value: 0
          - name: B_0x1
            description: Don't drop
            value: 1
      - name: DFBS
        description: Drop Frames causing Scheduling Error
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Don't drop
            value: 0
          - name: B_0x1
            description: Drop
            value: 1
      - name: LCSE
        description: Loop Count to report Scheduling Error
        bitOffset: 6
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 4 iterations
            value: 0
          - name: B_0x1
            description: 8 iterations
            value: 1
          - name: B_0x2
            description: 16 iterations
            value: 2
          - name: B_0x3
            description: 32 iterations
            value: 3
      - name: TILS
        description: Time Interval Left Shift Amount
        bitOffset: 8
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: No left shift needed (equal to x1ns)
            value: 0
          - name: B_0x1
            description: Left shift TI by 1 bit (equal to x2ns)
            value: 1
          - name: B_0x2
            description: Left shift TI by 2 bits (equal to x4ns)
            value: 2
          - name: B_0x4
            description: Left shift TI by 7 bits (equal to x128ns)
            value: 4
      - name: CTOV
        description: Current Time Offset Value
        bitOffset: 12
        bitWidth: 12
        access: read-write
      - name: PTOV
        description: PTP Time Offset Value
        bitOffset: 24
        bitWidth: 8
        access: read-write
  - name: MTLESTECR
    displayName: MTLESTECR
    description: EST Extended Control Register
    addressOffset: 3156
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OVHD
        description: Overhead Bytes Value
        bitOffset: 0
        bitWidth: 6
        access: read-write
  - name: MTLESTSR
    displayName: MTLESTSR
    description: EST Status Register
    addressOffset: 3160
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SWLC
        description: Switch to S/W owned list Complete
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Inactive
            value: 0
          - name: B_0x1
            description: Active
            value: 1
      - name: BTRE
        description: BTR Error
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Inactive
            value: 0
          - name: B_0x1
            description: Active
            value: 1
      - name: HLBF
        description: Head-Of-Line Blocking due to Frame Size
        bitOffset: 2
        bitWidth: 1
        access: read-only
      - name: HLBS
        description: Head-Of-Line Blocking due to Scheduling
        bitOffset: 3
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Inactive
            value: 0
          - name: B_0x1
            description: Active
            value: 1
      - name: CGCE
        description: Constant Gate Control Error
        bitOffset: 4
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Inactive
            value: 0
          - name: B_0x1
            description: Active
            value: 1
      - name: SWOL
        description: S/W owned list
        bitOffset: 7
        bitWidth: 1
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Inactive
            value: 0
          - name: B_0x1
            description: Active
            value: 1
      - name: BTRL
        description: BTR Error Loop Count
        bitOffset: 8
        bitWidth: 8
        access: read-only
      - name: CGSN
        description: Current GCL slot number
        bitOffset: 16
        bitWidth: 4
        access: read-only
  - name: MTLESTSCHER
    displayName: MTLESTSCHER
    description: EST Schedule Error Register
    addressOffset: 3168
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SEQN
        description: Schedule Error Queue Number
        bitOffset: 0
        bitWidth: 2
        access: read-write
  - name: MTLESTFSER
    displayName: MTLESTFSER
    description: EST Frame size Error Register
    addressOffset: 3172
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FEQN
        description: Frame Size Error Queue Number
        bitOffset: 0
        bitWidth: 2
        access: read-write
  - name: MTLESTFSCR
    displayName: MTLESTFSCR
    description: EST Frame size Capture Register
    addressOffset: 3176
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HBFS
        description: Frame Size of HLBF
        bitOffset: 0
        bitWidth: 15
        access: read-only
      - name: HBFQ
        description: Queue Number of HLBF
        bitOffset: 16
        bitWidth: 1
        access: read-only
  - name: MTLESTIER
    displayName: MTLESTIER
    description: EST Interrupt Enable Register
    addressOffset: 3184
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: IECC
        description: Interrupt Enable for Switch List
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: IEBE
        description: Interrupt Enable for BTR Error
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: IEHF
        description: Interrupt Enable for HLBF
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: IEHS
        description: Interrupt Enable for HLBS
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: CGCE
        description: Interrupt Enable for CGCE
        bitOffset: 4
        bitWidth: 1
        access: read-write
  - name: MTLESTGCLCR
    displayName: MTLESTGCLCR
    description: EST Gate Control List Register
    addressOffset: 3200
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SRWO
        description: Start Read/Write Operation
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: Indicates the start/progress of a Read/Write operation
            value: 1
      - name: R1W0
        description: Read 1, Write 0
        bitOffset: 1
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: Read operation
            value: 1
          - name: B_0x0
            description: Write operation.
            value: 0
      - name: GCRR
        description: Gate Control Related Registers
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: DBGM
        description: Debug Mode
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: DBGB
        description: Debug Mode Bank Select
        bitOffset: 5
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Bank 0
            value: 0
          - name: B_0x1
            description: Bank 1
            value: 1
      - name: ADDR
        description: 'Gate Control List Address:'
        bitOffset: 8
        bitWidth: 6
        access: read-write
        enumeratedValues:
          - name: B_0x0_GCRR__EQUAL_1
            description: BTR Low (31:0)
            value: 0
          - name: B_0x1_GCRR__EQUAL_1
            description: BTR High (63:31)
            value: 1
          - name: B_0x2_GCRR__EQUAL_1
            description: CTR Low (31:0)
            value: 2
          - name: B_0x3_GCRR__EQUAL_1
            description: CTR High (39:32)
            value: 3
          - name: B_0x4_GCRR__EQUAL_1
            description: TER (30:0)
            value: 4
          - name: B_0x5_GCRR__EQUAL_1
            description: LLR (6:0)
            value: 5
  - name: MTLESTGCLDR
    displayName: MTLESTGCLDR
    description: EST Gate Control List Data Register
    addressOffset: 3204
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: GCD
        description: Gate Control Data
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: MTLFPECSR
    displayName: MTLFPECSR
    description: FPE Frame Preemption Control Status Register
    addressOffset: 3216
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AFSZ
        description: Additional Fragment Size
        bitOffset: 0
        bitWidth: 2
        access: read-write
      - name: PEC
        description: Preemption Classification
        bitOffset: 8
        bitWidth: 2
        access: read-write
      - name: HRS
        description: Hold/Release Status
        bitOffset: 28
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x1
            description: Indicates a Set-and-Hold-MAC operation was last executed and the pMAC is in Hold State.
            value: 1
          - name: B_0x0
            description: Indicates a Set-and-Release-MAC operation was last executed and the pMAC is in Release State.
            value: 0
  - name: MTLFPEAR
    displayName: MTLFPEAR
    description: FPE Frame Preemption Advance Register
    addressOffset: 3220
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HADV
        description: Hold Advance
        bitOffset: 0
        bitWidth: 16
        access: read-write
      - name: RADV
        description: Release Advance
        bitOffset: 16
        bitWidth: 16
        access: read-write
  - name: MTLTXQ0OMR
    displayName: MTLTXQ0OMR
    description: T0 queue 0 operating mode Register
    addressOffset: 3328
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FTQ
        description: Flush Transmit Queue
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: TSF
        description: Transmit Store and Forward
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: TXQEN
        description: Transmit Queue Enable
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Not enabled
            value: 0
          - name: B_0x1
            description: Enable in AV mode
            value: 1
          - name: B_0x2
            description: Enabled
            value: 2
      - name: TTC
        description: Transmit Threshold Control
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: '32'
            value: 0
          - name: B_0x1
            description: '64'
            value: 1
          - name: B_0x2
            description: '96'
            value: 2
          - name: B_0x3
            description: '128'
            value: 3
          - name: B_0x4
            description: '192'
            value: 4
          - name: B_0x5
            description: '256'
            value: 5
          - name: B_0x6
            description: '384'
            value: 6
          - name: B_0x7
            description: '512'
            value: 7
      - name: TQS
        description: Transmit queue size
        bitOffset: 16
        bitWidth: 4
        access: read-write
  - name: MTLTXQ0UR
    displayName: MTLTXQ0UR
    description: T0 queue 0 underflow register
    addressOffset: 3332
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: UFFRMCNT
        description: Underflow Packet Counter
        bitOffset: 0
        bitWidth: 11
        access: read-write
        readAction: clear
      - name: UFCNTOVF
        description: Overflow Bit for Underflow Packet Counter
        bitOffset: 11
        bitWidth: 1
        access: read-write
        readAction: clear
  - name: MTLTXQ0DR
    displayName: MTLTXQ0DR
    description: T0 queue 0 debug register
    addressOffset: 3336
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TXQPAUSED
        description: Transmit Queue in Pause
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: TRCSTS
        description: MTL Tx Queue Read Controller Status
        bitOffset: 1
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Idle state
            value: 0
          - name: B_0x1
            description: Read state (transferring data to the MAC transmitter)
            value: 1
          - name: B_0x2
            description: Waiting for pending Tx Status from the MAC transmitter
            value: 2
          - name: B_0x3
            description: Flushing the Tx queue because of the Packet Abort request from the MAC
            value: 3
      - name: TWCSTS
        description: MTL Tx Queue Write Controller Status
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: TXQSTS
        description: MTL Tx Queue Not Empty Status
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: TXSTSFSTS
        description: MTL Tx Status FIFO Full Status
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: PTXQ
        description: Number of Packets in the Transmit Queue
        bitOffset: 16
        bitWidth: 3
        access: read-only
      - name: STXSTSF
        description: Number of Status Words in Tx Status FIFO of Queue
        bitOffset: 20
        bitWidth: 3
        access: read-only
  - name: MTLTXQ0ESR
    displayName: MTLTXQ0ESR
    description: T0 queue 0 ETS status Register
    addressOffset: 3348
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ABS
        description: Average Bits per Slot
        bitOffset: 0
        bitWidth: 24
        access: read-only
  - name: MTLTXQ0QWR
    displayName: MTLTXQ0QWR
    description: Tx queue 0 quantum weight register
    addressOffset: 3352
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ISCQW
        description: Weights
        bitOffset: 0
        bitWidth: 7
        access: read-write
  - name: MTLQ0ICSR
    displayName: MTLQ0ICSR
    description: Queue 0 interrupt control status Register
    addressOffset: 3372
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TXUNFIS
        description: Transmit Queue Underflow Interrupt Status
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: ABPSIS
        description: Average Bits Per Slot Interrupt Status
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: TXUIE
        description: Transmit Queue Underflow Interrupt Enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: ABPSIE
        description: Average Bits Per Slot Interrupt Enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: RXOVFIS
        description: Receive Queue Overflow Interrupt Status
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: RXOIE
        description: Receive Queue Overflow Interrupt Enable
        bitOffset: 24
        bitWidth: 1
        access: read-write
  - name: MTLRXQ0OMR
    displayName: MTLRXQ0OMR
    description: R0 queue 0 operating mode register
    addressOffset: 3376
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RTC
        description: Receive Queue Threshold Control
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: '64'
            value: 0
          - name: B_0x1
            description: '32'
            value: 1
          - name: B_0x2
            description: '96'
            value: 2
          - name: B_0x3
            description: '128'
            value: 3
      - name: FUP
        description: Forward Undersized Good Packets
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: FEP
        description: Forward Error Packets
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: RSF
        description: Receive Queue Store and Forward
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: DIS_TCP_EF
        description: Disable Dropping of TCP/IP Checksum Error Packets
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: EHFC
        description: Enable Hardware Flow Control
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: RFA
        description: Threshold for Activating Flow Control (in Half-duplex and Full-duplex)
        bitOffset: 8
        bitWidth: 3
        access: read-write
      - name: RFD
        description: Threshold for Deactivating Flow Control (in Half-duplex and Full-duplex modes)
        bitOffset: 14
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Full minus 1 Kbyte
            value: 0
          - name: B_0x1
            description: Full minus 1.5 Kbyte
            value: 1
      - name: RQS
        description: Receive Queue Size
        bitOffset: 20
        bitWidth: 4
        access: read-write
  - name: MTLRXQ0MPOCR
    displayName: MTLRXQ0MPOCR
    description: R0 queue 0 missed packet and overflow counter register
    addressOffset: 3380
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OVFPKTCNT
        description: Overflow Packet Counter
        bitOffset: 0
        bitWidth: 11
        access: read-write
        readAction: clear
      - name: OVFCNTOVF
        description: Overflow Counter Overflow Bit
        bitOffset: 11
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: MISPKTCNT
        description: Missed Packet Counter
        bitOffset: 16
        bitWidth: 11
        access: read-write
        readAction: clear
      - name: MISCNTOVF
        description: Missed Packet Counter Overflow Bit
        bitOffset: 27
        bitWidth: 1
        access: read-write
        readAction: clear
  - name: MTLRXQ0DR
    displayName: MTLRXQ0DR
    description: R0 queue 0 debug register
    addressOffset: 3384
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RWCSTS
        description: MTL Rx Queue Write Controller Active Status
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: RRCSTS
        description: MTL Rx Queue Read Controller State
        bitOffset: 1
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Idle state
            value: 0
          - name: B_0x1
            description: Reading packet data
            value: 1
          - name: B_0x2
            description: Reading packet status (or timestamp)
            value: 2
          - name: B_0x3
            description: Flushing the packet data and status
            value: 3
      - name: RXQSTS
        description: MTL Rx Queue Fill-Level Status
        bitOffset: 4
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Rx queue empty
            value: 0
          - name: B_0x1
            description: Rx queue fill-level below flow-control deactivate threshold
            value: 1
          - name: B_0x2
            description: Rx queue fill-level above flow-control activate threshold
            value: 2
          - name: B_0x3
            description: Rx queue full
            value: 3
      - name: PRXQ
        description: Number of Packets in Receive Queue
        bitOffset: 16
        bitWidth: 14
        access: read-only
  - name: MTLRXQ0CR
    displayName: MTLRXQ0CR
    description: R0 queue 0 control register
    addressOffset: 3388
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RXQ_WEGT
        description: Receive Queue Weight
        bitOffset: 0
        bitWidth: 3
        access: read-write
      - name: RXQ_FRM_ARBIT
        description: Receive Queue Packet Arbitration
        bitOffset: 3
        bitWidth: 1
        access: read-write
  - name: MTLTXQ1OMR
    displayName: MTLTXQ1OMR
    description: T1 queue 1 operating mode Register
    addressOffset: 3392
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FTQ
        description: Flush Transmit Queue
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: TSF
        description: Transmit Store and Forward
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: TXQEN
        description: Transmit Queue Enable
        bitOffset: 2
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Not enabled
            value: 0
          - name: B_0x1
            description: Enable in AV mode
            value: 1
          - name: B_0x2
            description: Enabled
            value: 2
      - name: TTC
        description: Transmit Threshold Control
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: '32'
            value: 0
          - name: B_0x1
            description: '64'
            value: 1
          - name: B_0x2
            description: '96'
            value: 2
          - name: B_0x3
            description: '128'
            value: 3
          - name: B_0x4
            description: '192'
            value: 4
          - name: B_0x5
            description: '256'
            value: 5
          - name: B_0x6
            description: '384'
            value: 6
          - name: B_0x7
            description: '512'
            value: 7
      - name: TQS
        description: Transmit queue size
        bitOffset: 16
        bitWidth: 4
        access: read-write
  - name: MTLTXQ1UR
    displayName: MTLTXQ1UR
    description: T1 queue 1 underflow register
    addressOffset: 3396
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: UFFRMCNT
        description: Underflow Packet Counter
        bitOffset: 0
        bitWidth: 11
        access: read-write
        readAction: clear
      - name: UFCNTOVF
        description: Overflow Bit for Underflow Packet Counter
        bitOffset: 11
        bitWidth: 1
        access: read-write
        readAction: clear
  - name: MTLTXQ1DR
    displayName: MTLTXQ1DR
    description: T1 queue 1 debug register
    addressOffset: 3400
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TXQPAUSED
        description: Transmit Queue in Pause
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: TRCSTS
        description: MTL Tx Queue Read Controller Status
        bitOffset: 1
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Idle state
            value: 0
          - name: B_0x1
            description: Read state (transferring data to the MAC transmitter)
            value: 1
          - name: B_0x2
            description: Waiting for pending Tx Status from the MAC transmitter
            value: 2
          - name: B_0x3
            description: Flushing the Tx queue because of the Packet Abort request from the MAC
            value: 3
      - name: TWCSTS
        description: MTL Tx Queue Write Controller Status
        bitOffset: 3
        bitWidth: 1
        access: read-only
      - name: TXQSTS
        description: MTL Tx Queue Not Empty Status
        bitOffset: 4
        bitWidth: 1
        access: read-only
      - name: TXSTSFSTS
        description: MTL Tx Status FIFO Full Status
        bitOffset: 5
        bitWidth: 1
        access: read-only
      - name: PTXQ
        description: Number of Packets in the Transmit Queue
        bitOffset: 16
        bitWidth: 3
        access: read-only
      - name: STXSTSF
        description: Number of Status Words in Tx Status FIFO of Queue
        bitOffset: 20
        bitWidth: 3
        access: read-only
  - name: MTLTXQ1ECR
    displayName: MTLTXQ1ECR
    description: Tx queue 1 ETS control Register
    addressOffset: 3408
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AVALG
        description: AV Algorithm
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: CC
        description: Credit Control
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: SLC
        description: Slot Count
        bitOffset: 4
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: 1 Slot
            value: 0
          - name: B_0x1
            description: 2 Slots
            value: 1
          - name: B_0x2
            description: 4 Slots
            value: 2
          - name: B_0x3
            description: 8 Slots
            value: 3
          - name: B_0x4
            description: 16 Slots
            value: 4
  - name: MTLTXQ1ESR
    displayName: MTLTXQ1ESR
    description: T1 queue 1 ETS status Register
    addressOffset: 3412
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ABS
        description: Average Bits per Slot
        bitOffset: 0
        bitWidth: 24
        access: read-only
  - name: MTLTXQ1QWR
    displayName: MTLTXQ1QWR
    description: Tx queue 1 quantum weight register
    addressOffset: 3416
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ISCQW
        description: IdleSlopeCredit or Weights
        bitOffset: 0
        bitWidth: 14
        access: read-write
  - name: MTLTXQ1SSCR
    displayName: MTLTXQ1SSCR
    description: Tx queue 1 send slope credit Register
    addressOffset: 3420
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SSC
        description: sendSlopeCredit Value
        bitOffset: 0
        bitWidth: 14
        access: read-write
  - name: MTLTXQ1HCR
    displayName: MTLTXQ1HCR
    description: Tx Queue 1 hiCredit register
    addressOffset: 3424
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: HC
        description: hiCredit Value
        bitOffset: 0
        bitWidth: 29
        access: read-write
  - name: MTLTXQ1LCR
    displayName: MTLTXQ1LCR
    description: Tx queue 1 loCredit register
    addressOffset: 3428
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LC
        description: loCredit Value
        bitOffset: 0
        bitWidth: 29
        access: read-write
  - name: MTLQ1ICSR
    displayName: MTLQ1ICSR
    description: Queue 1 interrupt control status Register
    addressOffset: 3436
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TXUNFIS
        description: Transmit Queue Underflow Interrupt Status
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: ABPSIS
        description: Average Bits Per Slot Interrupt Status
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: TXUIE
        description: Transmit Queue Underflow Interrupt Enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: ABPSIE
        description: Average Bits Per Slot Interrupt Enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: RXOVFIS
        description: Receive Queue Overflow Interrupt Status
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: RXOIE
        description: Receive Queue Overflow Interrupt Enable
        bitOffset: 24
        bitWidth: 1
        access: read-write
  - name: MTLRXQ1OMR
    displayName: MTLRXQ1OMR
    description: R1 queue 1 operating mode register
    addressOffset: 3440
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RTC
        description: Receive Queue Threshold Control
        bitOffset: 0
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: '64'
            value: 0
          - name: B_0x1
            description: '32'
            value: 1
          - name: B_0x2
            description: '96'
            value: 2
          - name: B_0x3
            description: '128'
            value: 3
      - name: FUP
        description: Forward Undersized Good Packets
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: FEP
        description: Forward Error Packets
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: RSF
        description: Receive Queue Store and Forward
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: DIS_TCP_EF
        description: Disable Dropping of TCP/IP Checksum Error Packets
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: EHFC
        description: Enable Hardware Flow Control
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: RFA
        description: Threshold for Activating Flow Control (in Half-duplex and Full-duplex)
        bitOffset: 8
        bitWidth: 3
        access: read-write
      - name: RFD
        description: Threshold for Deactivating Flow Control (in Half-duplex and Full-duplex modes)
        bitOffset: 14
        bitWidth: 3
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Full minus 1 Kbyte
            value: 0
          - name: B_0x1
            description: Full minus 1.5 Kbyte
            value: 1
      - name: RQS
        description: Receive Queue Size
        bitOffset: 20
        bitWidth: 4
        access: read-write
  - name: MTLRXQ1MPOCR
    displayName: MTLRXQ1MPOCR
    description: R1 queue 1 missed packet and overflow counter register
    addressOffset: 3444
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: OVFPKTCNT
        description: Overflow Packet Counter
        bitOffset: 0
        bitWidth: 11
        access: read-write
        readAction: clear
      - name: OVFCNTOVF
        description: Overflow Counter Overflow Bit
        bitOffset: 11
        bitWidth: 1
        access: read-write
        readAction: clear
      - name: MISPKTCNT
        description: Missed Packet Counter
        bitOffset: 16
        bitWidth: 11
        access: read-write
        readAction: clear
      - name: MISCNTOVF
        description: Missed Packet Counter Overflow Bit
        bitOffset: 27
        bitWidth: 1
        access: read-write
        readAction: clear
  - name: MTLRXQ1DR
    displayName: MTLRXQ1DR
    description: R1 queue 1 debug register
    addressOffset: 3448
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RWCSTS
        description: MTL Rx Queue Write Controller Active Status
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: RRCSTS
        description: MTL Rx Queue Read Controller State
        bitOffset: 1
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Idle state
            value: 0
          - name: B_0x1
            description: Reading packet data
            value: 1
          - name: B_0x2
            description: Reading packet status (or timestamp)
            value: 2
          - name: B_0x3
            description: Flushing the packet data and status
            value: 3
      - name: RXQSTS
        description: MTL Rx Queue Fill-Level Status
        bitOffset: 4
        bitWidth: 2
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Rx queue empty
            value: 0
          - name: B_0x1
            description: Rx queue fill-level below flow-control deactivate threshold
            value: 1
          - name: B_0x2
            description: Rx queue fill-level above flow-control activate threshold
            value: 2
          - name: B_0x3
            description: Rx queue full
            value: 3
      - name: PRXQ
        description: Number of Packets in Receive Queue
        bitOffset: 16
        bitWidth: 14
        access: read-only
  - name: MTLRXQ1CR
    displayName: MTLRXQ1CR
    description: R1 queue 1 control register
    addressOffset: 3452
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RXQ_WEGT
        description: Receive Queue Weight
        bitOffset: 0
        bitWidth: 3
        access: read-write
      - name: RXQ_FRM_ARBIT
        description: Receive Queue Packet Arbitration
        bitOffset: 3
        bitWidth: 1
        access: read-write
  - name: DMAMR
    displayName: DMAMR
    description: DMA mode register
    addressOffset: 4096
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SWR
        description: Software Reset
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: TAA
        description: Transmit Arbitration Algorithm
        bitOffset: 2
        bitWidth: 3
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Fixed priority. In fixed priority, Channel 0 has the lowest priority and the last channel has the highest priority.
            value: 0
          - name: B_0x1
            description: Weighted Strict priority (WSP)
            value: 1
          - name: B_0x2
            description: Weighted Round-Robin (WRR)
            value: 2
      - name: DSPW
        description: Descriptor Posted Write
        bitOffset: 8
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: The descriptor writes are always non-posted.
            value: 0
          - name: B_0x1
            description: The descriptor writes are non-posted only when IOC (Interrupt on completion) is set in last descriptor. Otherwise, the descriptor writes are always posted.
            value: 1
      - name: TXPR
        description: Transmit priority
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: INTM
        description: Interrupt Mode
        bitOffset: 16
        bitWidth: 2
        access: read-write
  - name: DMASBMR
    displayName: DMASBMR
    description: System bus mode register
    addressOffset: 4100
    size: 32
    resetValue: 16842752
    resetMask: 4294967295
    fields:
      - name: FB
        description: Fixed Burst Length
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: BLEN4
        description: AXI Burst Length 4
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: BLEN8
        description: AXI Burst Length 8
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: BLEN16
        description: AXI Burst Length 16
        bitOffset: 3
        bitWidth: 1
        access: read-write
      - name: BLEN32
        description: AXI Burst Length 32
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: BLEN64
        description: AXI Burst Length 64
        bitOffset: 5
        bitWidth: 1
        access: read-write
      - name: BLEN128
        description: AXI Burst Length 128
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: BLEN256
        description: AXI Burst Length 256
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: AALE
        description: Automatic AXI LPI enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: AAL
        description: Address-Aligned Beats
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: ONEKBBE
        description: 1 Kbyte Boundary Crossing Enable for the AXI Master
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: RD_OSR_LMT
        description: AXI Maximum Read Outstanding Request Limit
        bitOffset: 16
        bitWidth: 2
        access: read-write
      - name: WR_OSR_LMT
        description: AXI Maximum Write Outstanding Request Limit
        bitOffset: 24
        bitWidth: 2
        access: read-write
      - name: LPI_XIT_PKT
        description: Unlock on Magic Packet or Remote wake-up packet
        bitOffset: 30
        bitWidth: 1
        access: read-write
      - name: EN_LPI
        description: Enable Low Power Interface (LPI)
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: DMAISR
    displayName: DMAISR
    description: Interrupt status register
    addressOffset: 4104
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: DC0IS
        description: DMA Channel 0 Interrupt Status
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: DC1IS
        description: DMA Channel 1 Interrupt Status
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: MTLIS
        description: MTL Interrupt Status
        bitOffset: 16
        bitWidth: 1
        access: read-only
      - name: MACIS
        description: MAC Interrupt Status
        bitOffset: 17
        bitWidth: 1
        access: read-only
  - name: DMADSR
    displayName: DMADSR
    description: Debug status register
    addressOffset: 4108
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: AXWHSTS
        description: AXI Master Write Channel
        bitOffset: 0
        bitWidth: 1
        access: read-only
      - name: AXRHSTS
        description: AXI Master Read Channel Status
        bitOffset: 1
        bitWidth: 1
        access: read-only
      - name: RPS0
        description: DMA Channel 0 Receive Process State
        bitOffset: 8
        bitWidth: 4
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Stopped (Reset or Stop Receive Command issued)
            value: 0
          - name: B_0x1
            description: Running (Fetching Rx Transfer Descriptor)
            value: 1
          - name: B_0x3
            description: Running (Waiting for Rx packet)
            value: 3
          - name: B_0x4
            description: Suspended (Rx Descriptor Unavailable)
            value: 4
          - name: B_0x5
            description: Running (Closing the Rx Descriptor)
            value: 5
          - name: B_0x6
            description: Timestamp write state
            value: 6
          - name: B_0x7
            description: Running (Transferring the received packet data from the Rx buffer to the system memory)
            value: 7
      - name: TPS0
        description: DMA Channel 0 Transmit Process State
        bitOffset: 12
        bitWidth: 4
        access: read-only
        enumeratedValues:
          - name: B_0x0
            description: Stopped (Reset or Stop Transmit Command issued)
            value: 0
          - name: B_0x1
            description: Running (Fetching Tx Transfer Descriptor)
            value: 1
          - name: B_0x2
            description: Running (Waiting for status)
            value: 2
          - name: B_0x3
            description: Running (Reading Data from system memory buffer and queuing it to the Tx buffer (Tx FIFO))
            value: 3
          - name: B_0x4
            description: Timestamp write state
            value: 4
          - name: B_0x6
            description: Suspended (Tx Descriptor Unavailable or Tx Buffer Underflow)
            value: 6
          - name: B_0x7
            description: Running (Closing Tx Descriptor)
            value: 7
      - name: RPS1
        description: DMA Channel 1 Receive Process State
        bitOffset: 16
        bitWidth: 4
        access: read-only
      - name: TPS1
        description: DMA Channel 1 Transmit Process State
        bitOffset: 20
        bitWidth: 4
        access: read-only
  - name: DMAA4TXACR
    displayName: DMAA4TXACR
    description: AXI4 transmit channel ACE control register
    addressOffset: 4128
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TDRC
        description: Transmit DMA Read Descriptor Cache Control
        bitOffset: 0
        bitWidth: 4
        access: read-write
      - name: TEC
        description: Transmit DMA Extended Packet Buffer or TSO Payload Cache Control
        bitOffset: 8
        bitWidth: 4
        access: read-write
      - name: THC
        description: Transmit DMA First Packet Buffer or TSO Header Cache Control
        bitOffset: 16
        bitWidth: 4
        access: read-write
  - name: DMAA4RXACR
    displayName: DMAA4RXACR
    description: AXI4 receive channel ACE control register
    addressOffset: 4132
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RDWC
        description: Receive DMA Write Descriptor Cache Control
        bitOffset: 0
        bitWidth: 4
        access: read-write
      - name: RPC
        description: Receive DMA Payload Cache Control
        bitOffset: 8
        bitWidth: 4
        access: read-write
      - name: RHC
        description: Receive DMA Header Cache Control
        bitOffset: 16
        bitWidth: 4
        access: read-write
      - name: RDC
        description: Receive DMA Buffer Cache Control
        bitOffset: 24
        bitWidth: 4
        access: read-write
  - name: DMAA4DACR
    displayName: DMAA4DACR
    description: AXI4 descriptor ACE control register
    addressOffset: 4136
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TDWC
        description: Transmit DMA Write Descriptor Cache control
        bitOffset: 0
        bitWidth: 4
        access: read-write
      - name: TDWD
        description: Transmit DMA Write Descriptor Domain control
        bitOffset: 4
        bitWidth: 2
        access: read-write
      - name: RDRC
        description: Receive DMA Read Descriptor Cache control
        bitOffset: 8
        bitWidth: 4
        access: read-write
  - name: DMALPIEI
    displayName: DMALPIEI
    description: AXI4 LPI Entry Interval register
    addressOffset: 4160
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: LPIEI
        description: LPI Entry Interval
        bitOffset: 0
        bitWidth: 4
        access: read-write
  - name: DMATBSCTRL0R
    displayName: DMATBSCTRL0R
    description: DMA TBS control register 0
    addressOffset: 4176
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: FTOV
        description: Fetch time offset valid
        bitOffset: 0
        bitWidth: 1
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: Fetch time offset invalid
            value: 0
          - name: B_0x1
            description: Fetch time offset valid
            value: 1
      - name: FGOS
        description: Fetch GSN offset
        bitOffset: 4
        bitWidth: 3
        access: read-write
      - name: FTOS
        description: Fetch time offset
        bitOffset: 8
        bitWidth: 24
        access: read-write
  - name: DMAC0CR
    displayName: DMAC0CR
    description: Channel 0 control register
    addressOffset: 4352
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MSS
        description: Maximum Segment Size
        bitOffset: 0
        bitWidth: 14
        access: read-write
      - name: PBLX8
        description: 8xPBL mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: DSL
        description: Descriptor Skip Length
        bitOffset: 18
        bitWidth: 3
        access: read-write
  - name: DMAC0TXCR
    displayName: DMAC0TXCR
    description: Channel 0 transmit control register
    addressOffset: 4356
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ST
        description: Start or Stop Transmission Command
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: TCW
        description: Transmit Channel Weight
        bitOffset: 1
        bitWidth: 3
        access: read-only
      - name: OSF
        description: Operate on Second Packet
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: TSE
        description: TCP Segmentation Enabled
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: IPBL
        description: Ignore PBL Requirement
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: TXPBL
        description: Transmit Programmable Burst Length
        bitOffset: 16
        bitWidth: 6
        access: read-write
      - name: TQOS
        description: Transmit QOS
        bitOffset: 24
        bitWidth: 4
        access: read-write
      - name: EDSE
        description: Enhanced Descriptor Enable
        bitOffset: 28
        bitWidth: 1
        access: read-write
  - name: DMAC0RXCR
    displayName: DMAC0RXCR
    description: Channel 0 receive control register
    addressOffset: 4360
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SR
        description: Start or Stop Receive
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: RBSZ
        description: Receive Buffer size
        bitOffset: 1
        bitWidth: 14
        access: read-write
      - name: RXPBL
        description: Receive Programmable Burst Length
        bitOffset: 16
        bitWidth: 6
        access: read-write
      - name: RQOS
        description: Rx AXI4 QOS.
        bitOffset: 24
        bitWidth: 4
        access: read-write
      - name: RPF
        description: DMA Rx Channel x Packet Flush
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: DMAC0TXDLAR
    displayName: DMAC0TXDLAR
    description: Channel 0 T0 descriptor list address register
    addressOffset: 4372
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TDESLA
        description: Start of Transmit List
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: DMAC0RXDLAR
    displayName: DMAC0RXDLAR
    description: Channel 0 Rx descriptor list address register
    addressOffset: 4380
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RDESLA
        description: Start of Receive List
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: DMAC0TXDTPR
    displayName: DMAC0TXDTPR
    description: Channel 0 T0 descriptor tail pointer register
    addressOffset: 4384
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TDT
        description: Transmit Descriptor Tail Pointer
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: DMAC0RXDTPR
    displayName: DMAC0RXDTPR
    description: Channel 0 R0 descriptor tail pointer register
    addressOffset: 4392
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RDT
        description: Receive Descriptor Tail Pointer
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: DMAC0TXRLR
    displayName: DMAC0TXRLR
    description: Channel 0 T0 descriptor ring length register
    addressOffset: 4396
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TDRL
        description: Transmit Descriptor Ring Length
        bitOffset: 0
        bitWidth: 10
        access: read-write
  - name: DMAC0RXRLR
    displayName: DMAC0RXRLR
    description: Channel 0 R0 descriptor ring length register
    addressOffset: 4400
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RDRL
        description: Receive Descriptor Ring Length
        bitOffset: 0
        bitWidth: 10
        access: read-write
      - name: ARBS
        description: Alternate Receive Buffer Size
        bitOffset: 17
        bitWidth: 7
        access: read-write
  - name: DMAC0IER
    displayName: DMAC0IER
    description: Channel 0 interrupt enable register
    addressOffset: 4404
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIE
        description: Transmit Interrupt Enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: TXSE
        description: Transmit Stopped Enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: TBUE
        description: Transmit Buffer Unavailable Enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: RIE
        description: Receive Interrupt Enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: RBUE
        description: Receive Buffer Unavailable Enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: RSE
        description: Receive Stopped Enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: RWTE
        description: Receive Watchdog Timeout Enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: ETIE
        description: Early Transmit Interrupt Enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: ERIE
        description: Early Receive Interrupt Enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: FBEE
        description: Fatal Bus Error Enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: CDEE
        description: Context Descriptor Error Enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: AIE
        description: Abnormal Interrupt Summary Enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: NIE
        description: Normal Interrupt Summary Enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
  - name: DMAC0RXIWTR
    displayName: DMAC0RXIWTR
    description: Channel 0 R0 interrupt watchdog timer register
    addressOffset: 4408
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RWT
        description: Receive Interrupt Watchdog Timer Count
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: RWTU
        description: Receive Interrupt Watchdog Timer Count Units
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: '256'
            value: 0
          - name: B_0x1
            description: '512'
            value: 1
          - name: B_0x2
            description: '1024'
            value: 2
          - name: B_0x3
            description: '2048'
            value: 3
  - name: DMAC0SFCSR
    displayName: DMAC0SFCSR
    description: Channel 0 slot function control status register
    addressOffset: 4412
    size: 32
    resetValue: 1984
    resetMask: 4294967295
    fields:
      - name: ESC
        description: Enable Slot Comparison
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: ASC
        description: Advance Slot Check
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: SIV
        description: Slot Interval Value
        bitOffset: 4
        bitWidth: 12
        access: read-write
      - name: RSN
        description: Reference Slot Number
        bitOffset: 16
        bitWidth: 4
        access: read-only
  - name: DMAC0CATXDR
    displayName: DMAC0CATXDR
    description: Channel 0 current application transmit descriptor register
    addressOffset: 4420
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CURTDESAPTR
        description: Application Transmit Descriptor Address Pointer
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: DMAC0CARXDR
    displayName: DMAC0CARXDR
    description: Channel 0 current application receive descriptor register
    addressOffset: 4428
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CURRDESAPTR
        description: Application Receive Descriptor Address Pointer
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: DMAC0CATXBR
    displayName: DMAC0CATXBR
    description: Channel 0 current application transmit buffer register
    addressOffset: 4436
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CURTBUFAPTR
        description: Application Transmit Buffer Address Pointer
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: DMAC0CARXBR
    displayName: DMAC0CARXBR
    description: Channel 0 current application receive buffer register
    addressOffset: 4444
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CURRBUFAPTR
        description: Application Receive Buffer Address Pointer
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: DMAC0SR
    displayName: DMAC0SR
    description: Channel 0 status register
    addressOffset: 4448
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TI
        description: Transmit Interrupt
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: TPS
        description: Transmit Process Stopped
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: TBU
        description: Transmit Buffer Unavailable
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: RI
        description: Receive Interrupt
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: RBU
        description: Receive Buffer Unavailable
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: RPS
        description: Receive Process Stopped
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: RWT
        description: Receive Watchdog Timeout
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: ETI
        description: Early Transmit Interrupt
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: ERI
        description: Early Receive Interrupt
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: FBE
        description: Fatal Bus Error
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: CDE
        description: Context Descriptor Error
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: AIS
        description: Abnormal Interrupt Summary
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: NIS
        description: Normal Interrupt Summary
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: TEB
        description: Tx DMA Error Bits
        bitOffset: 16
        bitWidth: 3
        access: read-only
      - name: REB
        description: Rx DMA Error Bits
        bitOffset: 19
        bitWidth: 3
        access: read-only
  - name: DMAC0MFCR
    displayName: DMAC0MFCR
    description: Channel 0 missed frame count register
    addressOffset: 4452
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MFC
        description: Dropped Packet Counters
        bitOffset: 0
        bitWidth: 11
        access: read-write
        readAction: clear
      - name: MFCO
        description: Overflow status of the MFC Counter
        bitOffset: 15
        bitWidth: 1
        access: read-write
        readAction: clear
  - name: DMAC1CR
    displayName: DMAC1CR
    description: Channel 1 control register
    addressOffset: 4480
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MSS
        description: Maximum Segment Size
        bitOffset: 0
        bitWidth: 14
        access: read-write
      - name: PBLX8
        description: 8xPBL mode
        bitOffset: 16
        bitWidth: 1
        access: read-write
      - name: DSL
        description: Descriptor Skip Length
        bitOffset: 18
        bitWidth: 3
        access: read-write
  - name: DMAC1TXCR
    displayName: DMAC1TXCR
    description: Channel 1 transmit control register
    addressOffset: 4484
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: ST
        description: Start or Stop Transmission Command
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: TCW
        description: Transmit Channel Weight
        bitOffset: 1
        bitWidth: 3
        access: read-only
      - name: OSF
        description: Operate on Second Packet
        bitOffset: 4
        bitWidth: 1
        access: read-write
      - name: TSE
        description: TCP Segmentation Enabled
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: IPBL
        description: Ignore PBL Requirement
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: TXPBL
        description: Transmit Programmable Burst Length
        bitOffset: 16
        bitWidth: 6
        access: read-write
      - name: TQOS
        description: Transmit QOS
        bitOffset: 24
        bitWidth: 4
        access: read-write
      - name: EDSE
        description: Enhanced Descriptor Enable
        bitOffset: 28
        bitWidth: 1
        access: read-write
  - name: DMAC1RXCR
    displayName: DMAC1RXCR
    description: Channel 1 receive control register
    addressOffset: 4488
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: SR
        description: Start or Stop Receive
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: RBSZ
        description: Receive Buffer size
        bitOffset: 1
        bitWidth: 14
        access: read-write
      - name: RXPBL
        description: Receive Programmable Burst Length
        bitOffset: 16
        bitWidth: 6
        access: read-write
      - name: RQOS
        description: Rx AXI4 QOS.
        bitOffset: 24
        bitWidth: 4
        access: read-write
      - name: RPF
        description: DMA Rx Channel x Packet Flush
        bitOffset: 31
        bitWidth: 1
        access: read-write
  - name: DMAC1TXDLAR
    displayName: DMAC1TXDLAR
    description: Channel 1 T1 descriptor list address register
    addressOffset: 4500
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TDESLA
        description: Start of Transmit List
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: DMAC1TXDTPR
    displayName: DMAC1TXDTPR
    description: Channel 1 T1 descriptor tail pointer register
    addressOffset: 4512
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TDT
        description: Transmit Descriptor Tail Pointer
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: DMAC1RXDTPR
    displayName: DMAC1RXDTPR
    description: Channel 1 R1 descriptor tail pointer register
    addressOffset: 4520
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RDT
        description: Receive Descriptor Tail Pointer
        bitOffset: 0
        bitWidth: 32
        access: read-write
  - name: DMAC1TXRLR
    displayName: DMAC1TXRLR
    description: Channel 1 T1 descriptor ring length register
    addressOffset: 4524
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TDRL
        description: Transmit Descriptor Ring Length
        bitOffset: 0
        bitWidth: 10
        access: read-write
  - name: DMAC1RXRLR
    displayName: DMAC1RXRLR
    description: Channel 1 R1 descriptor ring length register
    addressOffset: 4528
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RDRL
        description: Receive Descriptor Ring Length
        bitOffset: 0
        bitWidth: 10
        access: read-write
      - name: ARBS
        description: Alternate Receive Buffer Size
        bitOffset: 17
        bitWidth: 7
        access: read-write
  - name: DMAC1IER
    displayName: DMAC1IER
    description: Channel 1 interrupt enable register
    addressOffset: 4532
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TIE
        description: Transmit Interrupt Enable
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: TXSE
        description: Transmit Stopped Enable
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: TBUE
        description: Transmit Buffer Unavailable Enable
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: RIE
        description: Receive Interrupt Enable
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: RBUE
        description: Receive Buffer Unavailable Enable
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: RSE
        description: Receive Stopped Enable
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: RWTE
        description: Receive Watchdog Timeout Enable
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: ETIE
        description: Early Transmit Interrupt Enable
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: ERIE
        description: Early Receive Interrupt Enable
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: FBEE
        description: Fatal Bus Error Enable
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: CDEE
        description: Context Descriptor Error Enable
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: AIE
        description: Abnormal Interrupt Summary Enable
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: NIE
        description: Normal Interrupt Summary Enable
        bitOffset: 15
        bitWidth: 1
        access: read-write
  - name: DMAC1RXIWTR
    displayName: DMAC1RXIWTR
    description: Channel 1 R1 interrupt watchdog timer register
    addressOffset: 4536
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: RWT
        description: Receive Interrupt Watchdog Timer Count
        bitOffset: 0
        bitWidth: 8
        access: read-write
      - name: RWTU
        description: Receive Interrupt Watchdog Timer Count Units
        bitOffset: 16
        bitWidth: 2
        access: read-write
        enumeratedValues:
          - name: B_0x0
            description: '256'
            value: 0
          - name: B_0x1
            description: '512'
            value: 1
          - name: B_0x2
            description: '1024'
            value: 2
          - name: B_0x3
            description: '2048'
            value: 3
  - name: DMAC1SFCSR
    displayName: DMAC1SFCSR
    description: Channel 1 slot function control status register
    addressOffset: 4540
    size: 32
    resetValue: 1984
    resetMask: 4294967295
    fields:
      - name: ESC
        description: Enable Slot Comparison
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: ASC
        description: Advance Slot Check
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: SIV
        description: Slot Interval Value
        bitOffset: 4
        bitWidth: 12
        access: read-write
      - name: RSN
        description: Reference Slot Number
        bitOffset: 16
        bitWidth: 4
        access: read-only
  - name: DMAC1CATXDR
    displayName: DMAC1CATXDR
    description: Channel 1 current application transmit descriptor register
    addressOffset: 4548
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CURTDESAPTR
        description: Application Transmit Descriptor Address Pointer
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: DMAC1CARXDR
    displayName: DMAC1CARXDR
    description: Channel 1 current application receive descriptor register
    addressOffset: 4556
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CURRDESAPTR
        description: Application Receive Descriptor Address Pointer
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: DMAC1CATXBR
    displayName: DMAC1CATXBR
    description: Channel 1 current application transmit buffer register
    addressOffset: 4564
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CURTBUFAPTR
        description: Application Transmit Buffer Address Pointer
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: DMAC1CARXBR
    displayName: DMAC1CARXBR
    description: Channel 1 current application receive buffer register
    addressOffset: 4572
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: CURRBUFAPTR
        description: Application Receive Buffer Address Pointer
        bitOffset: 0
        bitWidth: 32
        access: read-only
  - name: DMAC1SR
    displayName: DMAC1SR
    description: Channel 1 status register
    addressOffset: 4576
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: TI
        description: Transmit Interrupt
        bitOffset: 0
        bitWidth: 1
        access: read-write
      - name: TPS
        description: Transmit Process Stopped
        bitOffset: 1
        bitWidth: 1
        access: read-write
      - name: TBU
        description: Transmit Buffer Unavailable
        bitOffset: 2
        bitWidth: 1
        access: read-write
      - name: RI
        description: Receive Interrupt
        bitOffset: 6
        bitWidth: 1
        access: read-write
      - name: RBU
        description: Receive Buffer Unavailable
        bitOffset: 7
        bitWidth: 1
        access: read-write
      - name: RPS
        description: Receive Process Stopped
        bitOffset: 8
        bitWidth: 1
        access: read-write
      - name: RWT
        description: Receive Watchdog Timeout
        bitOffset: 9
        bitWidth: 1
        access: read-write
      - name: ETI
        description: Early Transmit Interrupt
        bitOffset: 10
        bitWidth: 1
        access: read-write
      - name: ERI
        description: Early Receive Interrupt
        bitOffset: 11
        bitWidth: 1
        access: read-write
      - name: FBE
        description: Fatal Bus Error
        bitOffset: 12
        bitWidth: 1
        access: read-write
      - name: CDE
        description: Context Descriptor Error
        bitOffset: 13
        bitWidth: 1
        access: read-write
      - name: AIS
        description: Abnormal Interrupt Summary
        bitOffset: 14
        bitWidth: 1
        access: read-write
      - name: NIS
        description: Normal Interrupt Summary
        bitOffset: 15
        bitWidth: 1
        access: read-write
      - name: TEB
        description: Tx DMA Error Bits
        bitOffset: 16
        bitWidth: 3
        access: read-only
      - name: REB
        description: Rx DMA Error Bits
        bitOffset: 19
        bitWidth: 3
        access: read-only
  - name: DMAC1MFCR
    displayName: DMAC1MFCR
    description: Channel 1 missed frame count register
    addressOffset: 4580
    size: 32
    resetValue: 0
    resetMask: 4294967295
    fields:
      - name: MFC
        description: Dropped Packet Counters
        bitOffset: 0
        bitWidth: 11
        access: read-write
        readAction: clear
      - name: MFCO
        description: Overflow status of the MFC Counter
        bitOffset: 15
        bitWidth: 1
        access: read-write
        readAction: clear
addressBlocks:
  - offset: 0
    size: 4584
    usage: registers
interrupts:
  - name: INTR
    description: Ethernet global interrupt
