Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Sat Jun 12 18:32:26 2021
| Host         : KomaroKomp running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a200t-sbg484
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (1)
6. checking no_output_delay (3)
7. checking multiple_clock (36)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (3)
-------------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (36)
-------------------------------
 There are 36 register/latch pins with multiple clocks. (HIGH)


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.185        0.000                      0                   79        0.079        0.000                      0                   79        1.500        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                ------------         ----------      --------------
clk                                  {0.000 5.000}        10.000          100.000         
  clk_out1_clk_25MHz                 {0.000 20.000}       40.000          25.000          
  clkfbout_clk_25MHz                 {0.000 5.000}        10.000          100.000         
hdmi_inst/fastclocking/inst/clk_in1  {0.000 20.000}       40.000          25.000          
  clk_out1_clk_250MHz_1              {0.000 2.000}        4.000           250.000         
  clkfbout_clk_250MHz_1              {0.000 20.000}       40.000          25.000          
sys_clk_pin                          {0.000 5.000}        10.000          100.000         
  clk_out1_clk_25MHz_1               {0.000 20.000}       40.000          25.000          
  clkfbout_clk_25MHz_1               {0.000 5.000}        10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk                                                                                                                                                                                    3.000        0.000                       0                     1  
  clk_out1_clk_25MHz                      35.972        0.000                      0                   54        0.234        0.000                      0                   54       19.500        0.000                       0                    38  
  clkfbout_clk_25MHz                                                                                                                                                                   7.845        0.000                       0                     3  
hdmi_inst/fastclocking/inst/clk_in1                                                                                                                                                   15.000        0.000                       0                     1  
  clk_out1_clk_250MHz_1                    2.055        0.000                      0                   25        0.245        0.000                      0                   25        1.500        0.000                       0                    27  
  clkfbout_clk_250MHz_1                                                                                                                                                               37.845        0.000                       0                     3  
sys_clk_pin                                                                                                                                                                            3.000        0.000                       0                     1  
  clk_out1_clk_25MHz_1                    35.976        0.000                      0                   54        0.234        0.000                      0                   54       19.500        0.000                       0                    38  
  clkfbout_clk_25MHz_1                                                                                                                                                                 7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock             To Clock                   WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------             --------                   -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_25MHz_1   clk_out1_clk_25MHz          35.972        0.000                      0                   54        0.137        0.000                      0                   54  
clk_out1_clk_25MHz     clk_out1_clk_250MHz_1        0.185        0.000                      0                   20        0.079        0.000                      0                   20  
clk_out1_clk_25MHz_1   clk_out1_clk_250MHz_1        0.185        0.000                      0                   20        0.079        0.000                      0                   20  
clk_out1_clk_25MHz     clk_out1_clk_25MHz_1        35.972        0.000                      0                   54        0.137        0.000                      0                   54  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk
  To Clock:  clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pixcloking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pixcloking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixcloking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixcloking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixcloking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixcloking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25MHz
  To Clock:  clk_out1_clk_25MHz

Setup :            0  Failing Endpoints,  Worst Slack       35.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.972ns  (required time - arrival time)
  Source:                 hdmi_inst/counterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/q_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 1.199ns (30.194%)  route 2.772ns (69.806%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 38.417 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.827    -0.992    hdmi_inst/CLK
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.419    -0.573 f  hdmi_inst/counterX_reg[7]/Q
                         net (fo=15, routed)          1.153     0.580    hdmi_inst/blueEncoder/Q[3]
    SLICE_X161Y137       LUT3 (Prop_lut3_I1_O)        0.329     0.909 r  hdmi_inst/blueEncoder/q_out[9]_i_5/O
                         net (fo=1, routed)           0.674     1.583    hdmi_inst/blueEncoder/q_out[9]_i_5_n_0
    SLICE_X161Y137       LUT6 (Prop_lut6_I1_O)        0.327     1.910 r  hdmi_inst/blueEncoder/q_out[9]_i_3/O
                         net (fo=1, routed)           0.945     2.855    hdmi_inst/blueEncoder/q_out[9]_i_3_n_0
    SLICE_X162Y137       LUT6 (Prop_lut6_I5_O)        0.124     2.979 r  hdmi_inst/blueEncoder/q_out[9]_i_1/O
                         net (fo=1, routed)           0.000     2.979    hdmi_inst/blueEncoder/q_out[9]_i_1_n_0
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.709    38.417    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[9]/C
                         clock pessimism              0.554    38.970    
                         clock uncertainty           -0.098    38.873    
    SLICE_X162Y137       FDRE (Setup_fdre_C_D)        0.079    38.952    hdmi_inst/blueEncoder/q_out_reg[9]
  -------------------------------------------------------------------
                         required time                         38.952    
                         arrival time                          -2.979    
  -------------------------------------------------------------------
                         slack                                 35.972    

Slack (MET) :             36.703ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterY_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 1.251ns (38.158%)  route 2.027ns (61.842%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 38.415 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.993ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.826    -0.993    hdmi_inst/CLK
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y137       FDCE (Prop_fdce_C_Q)         0.478    -0.515 r  hdmi_inst/counterY_reg[1]/Q
                         net (fo=10, routed)          0.923     0.408    hdmi_inst/counterY_reg_n_0_[1]
    SLICE_X159Y137       LUT5 (Prop_lut5_I0_O)        0.323     0.731 f  hdmi_inst/counterY[8]_i_2/O
                         net (fo=4, routed)           0.449     1.180    hdmi_inst/counterY[8]_i_2_n_0
    SLICE_X159Y137       LUT6 (Prop_lut6_I0_O)        0.326     1.506 r  hdmi_inst/counterY[9]_i_3/O
                         net (fo=1, routed)           0.655     2.162    hdmi_inst/counterY[9]_i_3_n_0
    SLICE_X158Y137       LUT6 (Prop_lut6_I3_O)        0.124     2.286 r  hdmi_inst/counterY[9]_i_2/O
                         net (fo=1, routed)           0.000     2.286    hdmi_inst/counterY[9]_i_2_n_0
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.707    38.415    hdmi_inst/CLK
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[9]/C
                         clock pessimism              0.593    39.007    
                         clock uncertainty           -0.098    38.910    
    SLICE_X158Y137       FDCE (Setup_fdce_C_D)        0.079    38.989    hdmi_inst/counterY_reg[9]
  -------------------------------------------------------------------
                         required time                         38.989    
                         arrival time                          -2.286    
  -------------------------------------------------------------------
                         slack                                 36.703    

Slack (MET) :             36.703ns  (required time - arrival time)
  Source:                 hdmi_inst/counterX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/q_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.704ns (22.605%)  route 2.410ns (77.395%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 38.417 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.827    -0.992    hdmi_inst/CLK
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.456    -0.536 r  hdmi_inst/counterX_reg[6]/Q
                         net (fo=10, routed)          1.013     0.477    hdmi_inst/blueEncoder/Q[2]
    SLICE_X162Y138       LUT6 (Prop_lut6_I3_O)        0.124     0.601 r  hdmi_inst/blueEncoder/q_out[8]_i_2/O
                         net (fo=3, routed)           0.829     1.430    hdmi_inst/blueEncoder/q_out[8]_i_2_n_0
    SLICE_X162Y137       LUT5 (Prop_lut5_I1_O)        0.124     1.554 r  hdmi_inst/blueEncoder/q_out[8]_i_1/O
                         net (fo=1, routed)           0.568     2.123    hdmi_inst/blueEncoder/q_out[8]_i_1_n_0
    SLICE_X163Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.709    38.417    hdmi_inst/blueEncoder/CLK
    SLICE_X163Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[8]/C
                         clock pessimism              0.554    38.970    
                         clock uncertainty           -0.098    38.873    
    SLICE_X163Y137       FDRE (Setup_fdre_C_D)       -0.047    38.826    hdmi_inst/blueEncoder/q_out_reg[8]
  -------------------------------------------------------------------
                         required time                         38.826    
                         arrival time                          -2.123    
  -------------------------------------------------------------------
                         slack                                 36.703    

Slack (MET) :             36.710ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/q_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 1.061ns (32.684%)  route 2.185ns (67.316%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 38.417 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 f  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 r  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.377     0.875    hdmi_inst/blueEncoder/counterY_reg[7]
    SLICE_X163Y137       LUT6 (Prop_lut6_I5_O)        0.327     1.202 r  hdmi_inst/blueEncoder/q_out[0]_i_3/O
                         net (fo=1, routed)           0.929     2.131    hdmi_inst/blueEncoder/q_out[0]_i_3_n_0
    SLICE_X162Y137       LUT6 (Prop_lut6_I5_O)        0.124     2.255 r  hdmi_inst/blueEncoder/q_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.255    hdmi_inst/blueEncoder/q_out[0]_i_1__0_n_0
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.709    38.417    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[0]/C
                         clock pessimism              0.568    38.984    
                         clock uncertainty           -0.098    38.887    
    SLICE_X162Y137       FDRE (Setup_fdre_C_D)        0.079    38.966    hdmi_inst/blueEncoder/q_out_reg[0]
  -------------------------------------------------------------------
                         required time                         38.966    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 36.710    

Slack (MET) :             36.834ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/disparity_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.937ns (35.822%)  route 1.679ns (64.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 r  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 f  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.448     0.946    hdmi_inst/redEncoder/q_out_reg[0]_6
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.327     1.273 r  hdmi_inst/redEncoder/disparity[4]_i_1/O
                         net (fo=9, routed)           0.352     1.625    hdmi_inst/blueEncoder/SR[0]
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710    38.418    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[1]/C
                         clock pessimism              0.568    38.985    
                         clock uncertainty           -0.098    38.888    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429    38.459    hdmi_inst/blueEncoder/disparity_reg[1]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 36.834    

Slack (MET) :             36.834ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/disparity_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.937ns (35.822%)  route 1.679ns (64.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 r  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 f  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.448     0.946    hdmi_inst/redEncoder/q_out_reg[0]_6
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.327     1.273 r  hdmi_inst/redEncoder/disparity[4]_i_1/O
                         net (fo=9, routed)           0.352     1.625    hdmi_inst/blueEncoder/SR[0]
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710    38.418    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[2]/C
                         clock pessimism              0.568    38.985    
                         clock uncertainty           -0.098    38.888    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429    38.459    hdmi_inst/blueEncoder/disparity_reg[2]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 36.834    

Slack (MET) :             36.834ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/disparity_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.937ns (35.822%)  route 1.679ns (64.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 r  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 f  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.448     0.946    hdmi_inst/redEncoder/q_out_reg[0]_6
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.327     1.273 r  hdmi_inst/redEncoder/disparity[4]_i_1/O
                         net (fo=9, routed)           0.352     1.625    hdmi_inst/blueEncoder/SR[0]
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710    38.418    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[3]/C
                         clock pessimism              0.568    38.985    
                         clock uncertainty           -0.098    38.888    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429    38.459    hdmi_inst/blueEncoder/disparity_reg[3]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 36.834    

Slack (MET) :             36.834ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/disparity_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.937ns (35.822%)  route 1.679ns (64.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 r  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 f  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.448     0.946    hdmi_inst/redEncoder/q_out_reg[0]_6
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.327     1.273 r  hdmi_inst/redEncoder/disparity[4]_i_1/O
                         net (fo=9, routed)           0.352     1.625    hdmi_inst/blueEncoder/SR[0]
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710    38.418    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[4]/C
                         clock pessimism              0.568    38.985    
                         clock uncertainty           -0.098    38.888    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429    38.459    hdmi_inst/blueEncoder/disparity_reg[4]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 36.834    

Slack (MET) :             36.834ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/redEncoder/disparity_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.937ns (35.822%)  route 1.679ns (64.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 r  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 f  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.448     0.946    hdmi_inst/redEncoder/q_out_reg[0]_6
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.327     1.273 r  hdmi_inst/redEncoder/disparity[4]_i_1/O
                         net (fo=9, routed)           0.352     1.625    hdmi_inst/redEncoder/SR[0]
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710    38.418    hdmi_inst/redEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[1]/C
                         clock pessimism              0.568    38.985    
                         clock uncertainty           -0.098    38.888    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429    38.459    hdmi_inst/redEncoder/disparity_reg[1]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 36.834    

Slack (MET) :             36.834ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/redEncoder/disparity_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.937ns (35.822%)  route 1.679ns (64.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 r  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 f  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.448     0.946    hdmi_inst/redEncoder/q_out_reg[0]_6
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.327     1.273 r  hdmi_inst/redEncoder/disparity[4]_i_1/O
                         net (fo=9, routed)           0.352     1.625    hdmi_inst/redEncoder/SR[0]
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710    38.418    hdmi_inst/redEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[2]/C
                         clock pessimism              0.568    38.985    
                         clock uncertainty           -0.098    38.888    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429    38.459    hdmi_inst/redEncoder/disparity_reg[2]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 36.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 hdmi_inst/redEncoder/disparity_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/redEncoder/disparity_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.646    -0.654    hdmi_inst/redEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 f  hdmi_inst/redEncoder/disparity_reg[3]/Q
                         net (fo=2, routed)           0.158    -0.355    hdmi_inst/redEncoder/disparity_reg_n_0_[3]
    SLICE_X161Y138       LUT4 (Prop_lut4_I3_O)        0.042    -0.313 r  hdmi_inst/redEncoder/disparity[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.313    hdmi_inst/redEncoder/disparity[4]_i_2_n_0
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.919    -0.895    hdmi_inst/redEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[4]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.107    -0.547    hdmi_inst/redEncoder/disparity_reg[4]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 hdmi_inst/counterX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterX_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.394%)  route 0.183ns (49.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/CLK
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  hdmi_inst/counterX_reg[6]/Q
                         net (fo=10, routed)          0.183    -0.331    hdmi_inst/counterX_reg_n_0_[6]
    SLICE_X160Y138       LUT6 (Prop_lut6_I1_O)        0.045    -0.286 r  hdmi_inst/counterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    hdmi_inst/counterX[5]
    SLICE_X160Y138       FDCE                                         r  hdmi_inst/counterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.919    -0.895    hdmi_inst/CLK
    SLICE_X160Y138       FDCE                                         r  hdmi_inst/counterX_reg[5]/C
                         clock pessimism              0.280    -0.615    
    SLICE_X160Y138       FDCE (Hold_fdce_C_D)         0.092    -0.523    hdmi_inst/counterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 hdmi_inst/counterY_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterY_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.186%)  route 0.150ns (41.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.656    hdmi_inst/CLK
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y137       FDCE (Prop_fdce_C_Q)         0.164    -0.492 r  hdmi_inst/counterY_reg[9]/Q
                         net (fo=11, routed)          0.150    -0.342    hdmi_inst/counterY_reg_n_0_[9]
    SLICE_X158Y137       LUT6 (Prop_lut6_I4_O)        0.045    -0.297 r  hdmi_inst/counterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.297    hdmi_inst/counterY[9]_i_2_n_0
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.916    -0.898    hdmi_inst/CLK
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[9]/C
                         clock pessimism              0.242    -0.656    
    SLICE_X158Y137       FDCE (Hold_fdce_C_D)         0.121    -0.535    hdmi_inst/counterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 hdmi_inst/counterX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterX_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.373%)  route 0.183ns (49.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/CLK
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  hdmi_inst/counterX_reg[6]/Q
                         net (fo=10, routed)          0.183    -0.331    hdmi_inst/counterX_reg_n_0_[6]
    SLICE_X160Y138       LUT6 (Prop_lut6_I1_O)        0.045    -0.286 r  hdmi_inst/counterX[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    hdmi_inst/counterX[8]
    SLICE_X160Y138       FDCE                                         r  hdmi_inst/counterX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.919    -0.895    hdmi_inst/CLK
    SLICE_X160Y138       FDCE                                         r  hdmi_inst/counterX_reg[8]/C
                         clock pessimism              0.280    -0.615    
    SLICE_X160Y138       FDCE (Hold_fdce_C_D)         0.091    -0.524    hdmi_inst/counterX_reg[8]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 hdmi_inst/blueEncoder/disparity_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/disparity_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.646    -0.654    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  hdmi_inst/blueEncoder/disparity_reg[1]/Q
                         net (fo=4, routed)           0.167    -0.346    hdmi_inst/blueEncoder/disparity_reg_n_0_[1]
    SLICE_X161Y138       LUT3 (Prop_lut3_I1_O)        0.042    -0.304 r  hdmi_inst/blueEncoder/disparity[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.304    hdmi_inst/blueEncoder/disparity[2]_i_1__0_n_0
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.919    -0.895    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[2]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.107    -0.547    hdmi_inst/blueEncoder/disparity_reg[2]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 hdmi_inst/blueEncoder/disparity_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/disparity_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.646    -0.654    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 f  hdmi_inst/blueEncoder/disparity_reg[1]/Q
                         net (fo=4, routed)           0.169    -0.344    hdmi_inst/blueEncoder/disparity_reg_n_0_[1]
    SLICE_X161Y138       LUT4 (Prop_lut4_I1_O)        0.043    -0.301 r  hdmi_inst/blueEncoder/disparity[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.301    hdmi_inst/blueEncoder/disparity[4]_i_1__0_n_0
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.919    -0.895    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[4]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.107    -0.547    hdmi_inst/blueEncoder/disparity_reg[4]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 hdmi_inst/counterY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterY_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.762%)  route 0.154ns (45.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  hdmi_inst/counterY_reg[6]/Q
                         net (fo=6, routed)           0.154    -0.360    hdmi_inst/counterY_reg_n_0_[6]
    SLICE_X160Y137       LUT3 (Prop_lut3_I2_O)        0.045    -0.315 r  hdmi_inst/counterY[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    hdmi_inst/counterY[6]_i_1_n_0
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.917    -0.897    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[6]/C
                         clock pessimism              0.242    -0.655    
    SLICE_X160Y137       FDCE (Hold_fdce_C_D)         0.092    -0.563    hdmi_inst/counterY_reg[6]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 hdmi_inst/counterY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterY_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.656    hdmi_inst/CLK
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y137       FDCE (Prop_fdce_C_Q)         0.164    -0.492 r  hdmi_inst/counterY_reg[0]/Q
                         net (fo=8, routed)           0.174    -0.318    hdmi_inst/counterY_reg_n_0_[0]
    SLICE_X158Y137       LUT5 (Prop_lut5_I2_O)        0.043    -0.275 r  hdmi_inst/counterY[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    hdmi_inst/counterY[3]_i_1_n_0
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.916    -0.898    hdmi_inst/CLK
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[3]/C
                         clock pessimism              0.242    -0.656    
    SLICE_X158Y137       FDCE (Hold_fdce_C_D)         0.131    -0.525    hdmi_inst/counterY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hdmi_inst/redEncoder/disparity_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/redEncoder/disparity_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.646    -0.654    hdmi_inst/redEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  hdmi_inst/redEncoder/disparity_reg[3]/Q
                         net (fo=2, routed)           0.158    -0.355    hdmi_inst/redEncoder/disparity_reg_n_0_[3]
    SLICE_X161Y138       LUT4 (Prop_lut4_I3_O)        0.045    -0.310 r  hdmi_inst/redEncoder/disparity[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    hdmi_inst/redEncoder/disparity[3]_i_1_n_0
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.919    -0.895    hdmi_inst/redEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[3]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.092    -0.562    hdmi_inst/redEncoder/disparity_reg[3]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 hdmi_inst/counterX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterX_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/CLK
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  hdmi_inst/counterX_reg[6]/Q
                         net (fo=10, routed)          0.180    -0.333    hdmi_inst/counterX_reg_n_0_[6]
    SLICE_X159Y138       LUT4 (Prop_lut4_I2_O)        0.042    -0.291 r  hdmi_inst/counterX[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    hdmi_inst/counterX[7]
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.918    -0.896    hdmi_inst/CLK
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[7]/C
                         clock pessimism              0.241    -0.655    
    SLICE_X159Y138       FDCE (Hold_fdce_C_D)         0.107    -0.548    hdmi_inst/counterX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_25MHz
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pixcloking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    pixcloking/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  pixcloking/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y138   hdmi_inst/blueEncoder/disparity_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y138   hdmi_inst/blueEncoder/disparity_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y138   hdmi_inst/blueEncoder/disparity_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y138   hdmi_inst/blueEncoder/disparity_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y137   hdmi_inst/blueEncoder/q_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y137   hdmi_inst/blueEncoder/q_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X163Y137   hdmi_inst/blueEncoder/q_out_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y137   hdmi_inst/blueEncoder/q_out_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  pixcloking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   hdmi_inst/blueEncoder/disparity_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   hdmi_inst/blueEncoder/disparity_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   hdmi_inst/blueEncoder/disparity_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   hdmi_inst/blueEncoder/disparity_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X160Y138   hdmi_inst/counterX_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X160Y138   hdmi_inst/counterX_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X160Y138   hdmi_inst/counterX_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X158Y137   hdmi_inst/counterY_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X158Y137   hdmi_inst/counterY_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X158Y137   hdmi_inst/counterY_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   hdmi_inst/blueEncoder/disparity_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   hdmi_inst/blueEncoder/disparity_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   hdmi_inst/blueEncoder/disparity_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   hdmi_inst/blueEncoder/disparity_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y137   hdmi_inst/blueEncoder/q_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y137   hdmi_inst/blueEncoder/q_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y137   hdmi_inst/blueEncoder/q_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y137   hdmi_inst/blueEncoder/q_out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y137   hdmi_inst/blueEncoder/q_out_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y137   hdmi_inst/blueEncoder/q_out_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_25MHz
  To Clock:  clkfbout_clk_25MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_25MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pixcloking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    pixcloking/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pixcloking/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pixcloking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pixcloking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  pixcloking/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  hdmi_inst/fastclocking/inst/clk_in1
  To Clock:  hdmi_inst/fastclocking/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       15.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         hdmi_inst/fastclocking/inst/clk_in1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { hdmi_inst/fastclocking/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y0  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y0  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y0  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            5.000         20.000      15.000     MMCME2_ADV_X1Y0  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_250MHz_1
  To Clock:  clk_out1_clk_250MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        2.055ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.245ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        1.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.055ns  (required time - arrival time)
  Source:                 hdmi_inst/TMDSshiftBlue_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_250MHz_1 rise@0.000ns)
  Data Path Delay:        1.952ns  (logic 0.671ns (34.375%)  route 1.281ns (65.625%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 5.708 - 4.000 ) 
    Source Clock Delay      (SCD):    1.827ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          2.106     2.106    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.827     1.827    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDCE (Prop_fdce_C_Q)         0.518     2.345 r  hdmi_inst/TMDSshiftBlue_reg[8]/Q
                         net (fo=1, routed)           1.281     3.626    hdmi_inst/TMDSshiftBlue_reg_n_0_[8]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.153     3.779 r  hdmi_inst/TMDSshiftBlue[7]_i_1/O
                         net (fo=1, routed)           0.000     3.779    hdmi_inst/TMDSshiftBlue[7]_i_1_n_0
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.708     5.708    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[7]/C
                         clock pessimism              0.114     5.822    
                         clock uncertainty           -0.106     5.716    
    SLICE_X162Y136       FDCE (Setup_fdce_C_D)        0.118     5.834    hdmi_inst/TMDSshiftBlue_reg[7]
  -------------------------------------------------------------------
                         required time                          5.834    
                         arrival time                          -3.779    
  -------------------------------------------------------------------
                         slack                                  2.055    

Slack (MET) :             2.088ns  (required time - arrival time)
  Source:                 hdmi_inst/TMDSshiftLoad_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_inst/TMDSshiftRed_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_250MHz_1 rise@0.000ns)
  Data Path Delay:        1.806ns  (logic 0.779ns (43.140%)  route 1.027ns (56.860%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 5.709 - 4.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          2.106     2.106    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.829     1.829    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftLoad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDCE (Prop_fdce_C_Q)         0.478     2.307 r  hdmi_inst/TMDSshiftLoad_reg/Q
                         net (fo=20, routed)          1.027     3.334    hdmi_inst/redEncoder/TMDSshiftLoad__0
    SLICE_X161Y137       LUT3 (Prop_lut3_I1_O)        0.301     3.635 r  hdmi_inst/redEncoder/TMDSshiftRed[8]_i_1/O
                         net (fo=1, routed)           0.000     3.635    hdmi_inst/redEncoder_n_2
    SLICE_X161Y137       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.709     5.709    hdmi_inst/clk250MHz
    SLICE_X161Y137       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[8]/C
                         clock pessimism              0.089     5.798    
                         clock uncertainty           -0.106     5.692    
    SLICE_X161Y137       FDCE (Setup_fdce_C_D)        0.031     5.723    hdmi_inst/TMDSshiftRed_reg[8]
  -------------------------------------------------------------------
                         required time                          5.723    
                         arrival time                          -3.635    
  -------------------------------------------------------------------
                         slack                                  2.088    

Slack (MET) :             2.094ns  (required time - arrival time)
  Source:                 hdmi_inst/TMDSshiftLoad_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_250MHz_1 rise@0.000ns)
  Data Path Delay:        1.847ns  (logic 0.779ns (42.184%)  route 1.068ns (57.816%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 5.708 - 4.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          2.106     2.106    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.829     1.829    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftLoad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDCE (Prop_fdce_C_Q)         0.478     2.307 r  hdmi_inst/TMDSshiftLoad_reg/Q
                         net (fo=20, routed)          1.068     3.375    hdmi_inst/TMDSshiftLoad__0
    SLICE_X162Y136       LUT3 (Prop_lut3_I1_O)        0.301     3.676 r  hdmi_inst/TMDSshiftBlue[6]_i_1/O
                         net (fo=1, routed)           0.000     3.676    hdmi_inst/TMDSshiftBlue[6]_i_1_n_0
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.708     5.708    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[6]/C
                         clock pessimism              0.089     5.797    
                         clock uncertainty           -0.106     5.691    
    SLICE_X162Y136       FDCE (Setup_fdce_C_D)        0.079     5.770    hdmi_inst/TMDSshiftBlue_reg[6]
  -------------------------------------------------------------------
                         required time                          5.770    
                         arrival time                          -3.676    
  -------------------------------------------------------------------
                         slack                                  2.094    

Slack (MET) :             2.104ns  (required time - arrival time)
  Source:                 hdmi_inst/TMDSshiftLoad_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_inst/TMDSshiftRed_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_250MHz_1 rise@0.000ns)
  Data Path Delay:        1.834ns  (logic 0.807ns (44.009%)  route 1.027ns (55.991%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.031ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.709ns = ( 5.709 - 4.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          2.106     2.106    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.829     1.829    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftLoad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDCE (Prop_fdce_C_Q)         0.478     2.307 r  hdmi_inst/TMDSshiftLoad_reg/Q
                         net (fo=20, routed)          1.027     3.334    hdmi_inst/redEncoder/TMDSshiftLoad__0
    SLICE_X161Y137       LUT2 (Prop_lut2_I0_O)        0.329     3.663 r  hdmi_inst/redEncoder/TMDSshiftRed[9]_i_1/O
                         net (fo=1, routed)           0.000     3.663    hdmi_inst/redEncoder_n_1
    SLICE_X161Y137       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.709     5.709    hdmi_inst/clk250MHz
    SLICE_X161Y137       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[9]/C
                         clock pessimism              0.089     5.798    
                         clock uncertainty           -0.106     5.692    
    SLICE_X161Y137       FDCE (Setup_fdce_C_D)        0.075     5.767    hdmi_inst/TMDSshiftRed_reg[9]
  -------------------------------------------------------------------
                         required time                          5.767    
                         arrival time                          -3.663    
  -------------------------------------------------------------------
                         slack                                  2.104    

Slack (MET) :             2.256ns  (required time - arrival time)
  Source:                 hdmi_inst/TMDSshiftLoad_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_250MHz_1 rise@0.000ns)
  Data Path Delay:        1.682ns  (logic 0.779ns (46.306%)  route 0.903ns (53.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 5.708 - 4.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          2.106     2.106    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.829     1.829    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftLoad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDCE (Prop_fdce_C_Q)         0.478     2.307 r  hdmi_inst/TMDSshiftLoad_reg/Q
                         net (fo=20, routed)          0.903     3.211    hdmi_inst/TMDSshiftLoad__0
    SLICE_X162Y136       LUT3 (Prop_lut3_I1_O)        0.301     3.512 r  hdmi_inst/TMDSshiftBlue[2]_i_1/O
                         net (fo=1, routed)           0.000     3.512    hdmi_inst/TMDSshiftBlue[2]_i_1_n_0
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.708     5.708    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[2]/C
                         clock pessimism              0.089     5.797    
                         clock uncertainty           -0.106     5.691    
    SLICE_X162Y136       FDCE (Setup_fdce_C_D)        0.077     5.768    hdmi_inst/TMDSshiftBlue_reg[2]
  -------------------------------------------------------------------
                         required time                          5.768    
                         arrival time                          -3.512    
  -------------------------------------------------------------------
                         slack                                  2.256    

Slack (MET) :             2.270ns  (required time - arrival time)
  Source:                 hdmi_inst/TMDSshiftLoad_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_250MHz_1 rise@0.000ns)
  Data Path Delay:        1.672ns  (logic 0.779ns (46.586%)  route 0.893ns (53.414%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 5.708 - 4.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          2.106     2.106    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.829     1.829    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftLoad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDCE (Prop_fdce_C_Q)         0.478     2.307 r  hdmi_inst/TMDSshiftLoad_reg/Q
                         net (fo=20, routed)          0.893     3.201    hdmi_inst/TMDSshiftLoad__0
    SLICE_X162Y136       LUT3 (Prop_lut3_I1_O)        0.301     3.502 r  hdmi_inst/TMDSshiftBlue[3]_i_1/O
                         net (fo=1, routed)           0.000     3.502    hdmi_inst/TMDSshiftBlue[3]_i_1_n_0
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.708     5.708    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[3]/C
                         clock pessimism              0.089     5.797    
                         clock uncertainty           -0.106     5.691    
    SLICE_X162Y136       FDCE (Setup_fdce_C_D)        0.081     5.772    hdmi_inst/TMDSshiftBlue_reg[3]
  -------------------------------------------------------------------
                         required time                          5.772    
                         arrival time                          -3.502    
  -------------------------------------------------------------------
                         slack                                  2.270    

Slack (MET) :             2.272ns  (required time - arrival time)
  Source:                 hdmi_inst/TMDSmod10_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_inst/TMDSmod10_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_250MHz_1 rise@0.000ns)
  Data Path Delay:        1.698ns  (logic 0.642ns (37.807%)  route 1.056ns (62.193%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 5.710 - 4.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          2.106     2.106    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.829     1.829    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSmod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDCE (Prop_fdce_C_Q)         0.518     2.347 r  hdmi_inst/TMDSmod10_reg[1]/Q
                         net (fo=4, routed)           1.056     3.404    hdmi_inst/TMDSmod10[1]
    SLICE_X162Y138       LUT3 (Prop_lut3_I1_O)        0.124     3.528 r  hdmi_inst/TMDSmod10[2]_i_1/O
                         net (fo=1, routed)           0.000     3.528    hdmi_inst/TMDSmod10[2]_i_1_n_0
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSmod10_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.710     5.710    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSmod10_reg[2]/C
                         clock pessimism              0.114     5.824    
                         clock uncertainty           -0.106     5.718    
    SLICE_X162Y138       FDCE (Setup_fdce_C_D)        0.081     5.799    hdmi_inst/TMDSmod10_reg[2]
  -------------------------------------------------------------------
                         required time                          5.799    
                         arrival time                          -3.528    
  -------------------------------------------------------------------
                         slack                                  2.272    

Slack (MET) :             2.273ns  (required time - arrival time)
  Source:                 hdmi_inst/TMDSshiftLoad_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_250MHz_1 rise@0.000ns)
  Data Path Delay:        1.706ns  (logic 0.803ns (47.061%)  route 0.903ns (52.939%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 5.708 - 4.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          2.106     2.106    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.829     1.829    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftLoad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDCE (Prop_fdce_C_Q)         0.478     2.307 r  hdmi_inst/TMDSshiftLoad_reg/Q
                         net (fo=20, routed)          0.903     3.211    hdmi_inst/TMDSshiftLoad__0
    SLICE_X162Y136       LUT3 (Prop_lut3_I1_O)        0.325     3.536 r  hdmi_inst/TMDSshiftBlue[4]_i_1/O
                         net (fo=1, routed)           0.000     3.536    hdmi_inst/TMDSshiftBlue[4]_i_1_n_0
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.708     5.708    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[4]/C
                         clock pessimism              0.089     5.797    
                         clock uncertainty           -0.106     5.691    
    SLICE_X162Y136       FDCE (Setup_fdce_C_D)        0.118     5.809    hdmi_inst/TMDSshiftBlue_reg[4]
  -------------------------------------------------------------------
                         required time                          5.809    
                         arrival time                          -3.536    
  -------------------------------------------------------------------
                         slack                                  2.273    

Slack (MET) :             2.279ns  (required time - arrival time)
  Source:                 hdmi_inst/TMDSshiftLoad_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_250MHz_1 rise@0.000ns)
  Data Path Delay:        1.700ns  (logic 0.807ns (47.465%)  route 0.893ns (52.535%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        -0.032ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 5.708 - 4.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.089ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          2.106     2.106    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.829     1.829    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftLoad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDCE (Prop_fdce_C_Q)         0.478     2.307 r  hdmi_inst/TMDSshiftLoad_reg/Q
                         net (fo=20, routed)          0.893     3.201    hdmi_inst/TMDSshiftLoad__0
    SLICE_X162Y136       LUT3 (Prop_lut3_I1_O)        0.329     3.530 r  hdmi_inst/TMDSshiftBlue[5]_i_1/O
                         net (fo=1, routed)           0.000     3.530    hdmi_inst/TMDSshiftBlue[5]_i_1_n_0
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.708     5.708    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[5]/C
                         clock pessimism              0.089     5.797    
                         clock uncertainty           -0.106     5.691    
    SLICE_X162Y136       FDCE (Setup_fdce_C_D)        0.118     5.809    hdmi_inst/TMDSshiftBlue_reg[5]
  -------------------------------------------------------------------
                         required time                          5.809    
                         arrival time                          -3.530    
  -------------------------------------------------------------------
                         slack                                  2.279    

Slack (MET) :             2.283ns  (required time - arrival time)
  Source:                 hdmi_inst/TMDSmod10_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_inst/TMDSshiftLoad_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_250MHz_1 rise@0.000ns)
  Data Path Delay:        1.724ns  (logic 0.668ns (38.744%)  route 1.056ns (61.256%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        -0.005ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 5.710 - 4.000 ) 
    Source Clock Delay      (SCD):    1.829ns
    Clock Pessimism Removal (CPR):    0.114ns
  Clock Uncertainty:      0.106ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.201ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          2.106     2.106    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.829     1.829    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSmod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDCE (Prop_fdce_C_Q)         0.518     2.347 f  hdmi_inst/TMDSmod10_reg[1]/Q
                         net (fo=4, routed)           1.056     3.404    hdmi_inst/TMDSmod10[1]
    SLICE_X162Y138       LUT4 (Prop_lut4_I1_O)        0.150     3.554 r  hdmi_inst/TMDSshiftLoad/O
                         net (fo=1, routed)           0.000     3.554    hdmi_inst/TMDSshiftLoad_n_0
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftLoad_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.710     5.710    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftLoad_reg/C
                         clock pessimism              0.114     5.824    
                         clock uncertainty           -0.106     5.718    
    SLICE_X162Y138       FDCE (Setup_fdce_C_D)        0.118     5.836    hdmi_inst/TMDSshiftLoad_reg
  -------------------------------------------------------------------
                         required time                          5.836    
                         arrival time                          -3.554    
  -------------------------------------------------------------------
                         slack                                  2.283    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 hdmi_inst/TMDSshiftLoad_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_250MHz_1 rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.251ns (66.719%)  route 0.125ns (33.281%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.745     0.745    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.646     0.646    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftLoad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDCE (Prop_fdce_C_Q)         0.148     0.794 r  hdmi_inst/TMDSshiftLoad_reg/Q
                         net (fo=20, routed)          0.125     0.919    hdmi_inst/TMDSshiftLoad__0
    SLICE_X162Y138       LUT3 (Prop_lut3_I1_O)        0.103     1.022 r  hdmi_inst/TMDSshiftBlue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.022    hdmi_inst/TMDSshiftBlue[1]_i_1_n_0
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.022     1.022    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.919     0.919    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[1]/C
                         clock pessimism             -0.273     0.646    
    SLICE_X162Y138       FDCE (Hold_fdce_C_D)         0.131     0.777    hdmi_inst/TMDSshiftBlue_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.022    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 hdmi_inst/TMDSshiftLoad_reg/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_250MHz_1 rise@0.000ns)
  Data Path Delay:        0.372ns  (logic 0.247ns (66.361%)  route 0.125ns (33.639%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.745     0.745    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.646     0.646    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftLoad_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDCE (Prop_fdce_C_Q)         0.148     0.794 r  hdmi_inst/TMDSshiftLoad_reg/Q
                         net (fo=20, routed)          0.125     0.919    hdmi_inst/TMDSshiftLoad__0
    SLICE_X162Y138       LUT3 (Prop_lut3_I1_O)        0.099     1.018 r  hdmi_inst/TMDSshiftBlue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.018    hdmi_inst/TMDSshiftBlue[0]_i_1_n_0
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.022     1.022    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.919     0.919    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[0]/C
                         clock pessimism             -0.273     0.646    
    SLICE_X162Y138       FDCE (Hold_fdce_C_D)         0.121     0.767    hdmi_inst/TMDSshiftBlue_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.767    
                         arrival time                           1.018    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.251ns  (arrival time - required time)
  Source:                 hdmi_inst/TMDSmod10_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_inst/TMDSmod10_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_250MHz_1 rise@0.000ns)
  Data Path Delay:        0.382ns  (logic 0.207ns (54.146%)  route 0.175ns (45.854%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.745     0.745    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.646     0.646    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSmod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDCE (Prop_fdce_C_Q)         0.164     0.810 r  hdmi_inst/TMDSmod10_reg[1]/Q
                         net (fo=4, routed)           0.175     0.985    hdmi_inst/TMDSmod10[1]
    SLICE_X162Y138       LUT4 (Prop_lut4_I1_O)        0.043     1.028 r  hdmi_inst/TMDSmod10[3]_i_1/O
                         net (fo=1, routed)           0.000     1.028    hdmi_inst/TMDSmod10[3]_i_1_n_0
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSmod10_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.022     1.022    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.919     0.919    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSmod10_reg[3]/C
                         clock pessimism             -0.273     0.646    
    SLICE_X162Y138       FDCE (Hold_fdce_C_D)         0.131     0.777    hdmi_inst/TMDSmod10_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.028    
  -------------------------------------------------------------------
                         slack                                  0.251    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 hdmi_inst/TMDSmod10_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_inst/TMDSmod10_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_250MHz_1 rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.745     0.745    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.646     0.646    hdmi_inst/clk250MHz
    SLICE_X163Y138       FDCE                                         r  hdmi_inst/TMDSmod10_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y138       FDCE (Prop_fdce_C_Q)         0.141     0.787 f  hdmi_inst/TMDSmod10_reg[0]/Q
                         net (fo=5, routed)           0.168     0.955    hdmi_inst/TMDSmod10[0]
    SLICE_X163Y138       LUT1 (Prop_lut1_I0_O)        0.045     1.000 r  hdmi_inst/TMDSmod10[0]_i_1/O
                         net (fo=1, routed)           0.000     1.000    hdmi_inst/TMDSmod10[0]_i_1_n_0
    SLICE_X163Y138       FDCE                                         r  hdmi_inst/TMDSmod10_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.022     1.022    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.919     0.919    hdmi_inst/clk250MHz
    SLICE_X163Y138       FDCE                                         r  hdmi_inst/TMDSmod10_reg[0]/C
                         clock pessimism             -0.273     0.646    
    SLICE_X163Y138       FDCE (Hold_fdce_C_D)         0.091     0.737    hdmi_inst/TMDSmod10_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.737    
                         arrival time                           1.000    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.264ns  (arrival time - required time)
  Source:                 hdmi_inst/TMDSmod10_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_inst/TMDSmod10_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_250MHz_1 rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.209ns (54.384%)  route 0.175ns (45.616%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.745     0.745    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.646     0.646    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSmod10_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDCE (Prop_fdce_C_Q)         0.164     0.810 r  hdmi_inst/TMDSmod10_reg[1]/Q
                         net (fo=4, routed)           0.175     0.985    hdmi_inst/TMDSmod10[1]
    SLICE_X162Y138       LUT4 (Prop_lut4_I1_O)        0.045     1.030 r  hdmi_inst/TMDSmod10[1]_i_1/O
                         net (fo=1, routed)           0.000     1.030    hdmi_inst/TMDSmod10[1]_i_1_n_0
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSmod10_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.022     1.022    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.919     0.919    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSmod10_reg[1]/C
                         clock pessimism             -0.273     0.646    
    SLICE_X162Y138       FDCE (Hold_fdce_C_D)         0.120     0.766    hdmi_inst/TMDSmod10_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.030    
  -------------------------------------------------------------------
                         slack                                  0.264    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 hdmi_inst/TMDSmod10_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_inst/TMDSshiftLoad_reg/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_250MHz_1 rise@0.000ns)
  Data Path Delay:        0.410ns  (logic 0.249ns (60.783%)  route 0.161ns (39.217%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    0.646ns
    Clock Pessimism Removal (CPR):    0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.745     0.745    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.646     0.646    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSmod10_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y138       FDCE (Prop_fdce_C_Q)         0.148     0.794 r  hdmi_inst/TMDSmod10_reg[3]/Q
                         net (fo=3, routed)           0.161     0.954    hdmi_inst/TMDSmod10[3]
    SLICE_X162Y138       LUT4 (Prop_lut4_I2_O)        0.101     1.055 r  hdmi_inst/TMDSshiftLoad/O
                         net (fo=1, routed)           0.000     1.055    hdmi_inst/TMDSshiftLoad_n_0
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftLoad_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.022     1.022    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.919     0.919    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftLoad_reg/C
                         clock pessimism             -0.273     0.646    
    SLICE_X162Y138       FDCE (Hold_fdce_C_D)         0.131     0.777    hdmi_inst/TMDSshiftLoad_reg
  -------------------------------------------------------------------
                         required time                         -0.777    
                         arrival time                           1.055    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 hdmi_inst/TMDSshiftBlue_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_250MHz_1 rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.246ns (61.427%)  route 0.154ns (38.573%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.745     0.745    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.644     0.644    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDCE (Prop_fdce_C_Q)         0.148     0.792 r  hdmi_inst/TMDSshiftBlue_reg[4]/Q
                         net (fo=1, routed)           0.154     0.946    hdmi_inst/TMDSshiftBlue_reg_n_0_[4]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.098     1.044 r  hdmi_inst/TMDSshiftBlue[3]_i_1/O
                         net (fo=1, routed)           0.000     1.044    hdmi_inst/TMDSshiftBlue[3]_i_1_n_0
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.022     1.022    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.916     0.916    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[3]/C
                         clock pessimism             -0.272     0.644    
    SLICE_X162Y136       FDCE (Hold_fdce_C_D)         0.121     0.765    hdmi_inst/TMDSshiftBlue_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.765    
                         arrival time                           1.044    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.292ns  (arrival time - required time)
  Source:                 hdmi_inst/TMDSshiftRed_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_inst/TMDSshiftRed_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_250MHz_1 rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.184ns (46.095%)  route 0.215ns (53.905%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.745     0.745    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.644     0.644    hdmi_inst/clk250MHz
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y136       FDCE (Prop_fdce_C_Q)         0.141     0.785 r  hdmi_inst/TMDSshiftRed_reg[4]/Q
                         net (fo=1, routed)           0.215     1.000    hdmi_inst/redEncoder/TMDSshiftRed_reg[3]
    SLICE_X163Y136       LUT3 (Prop_lut3_I2_O)        0.043     1.043 r  hdmi_inst/redEncoder/TMDSshiftRed[3]_i_1/O
                         net (fo=1, routed)           0.000     1.043    hdmi_inst/redEncoder_n_7
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.022     1.022    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.916     0.916    hdmi_inst/clk250MHz
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[3]/C
                         clock pessimism             -0.272     0.644    
    SLICE_X163Y136       FDCE (Hold_fdce_C_D)         0.107     0.751    hdmi_inst/TMDSshiftRed_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.751    
                         arrival time                           1.043    
  -------------------------------------------------------------------
                         slack                                  0.292    

Slack (MET) :             0.299ns  (arrival time - required time)
  Source:                 hdmi_inst/TMDSshiftBlue_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_250MHz_1 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.207ns (48.097%)  route 0.223ns (51.903%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.644ns
    Clock Pessimism Removal (CPR):    0.272ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.745     0.745    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.644     0.644    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y136       FDCE (Prop_fdce_C_Q)         0.164     0.808 r  hdmi_inst/TMDSshiftBlue_reg[6]/Q
                         net (fo=1, routed)           0.223     1.031    hdmi_inst/TMDSshiftBlue_reg_n_0_[6]
    SLICE_X162Y136       LUT3 (Prop_lut3_I2_O)        0.043     1.074 r  hdmi_inst/TMDSshiftBlue[5]_i_1/O
                         net (fo=1, routed)           0.000     1.074    hdmi_inst/TMDSshiftBlue[5]_i_1_n_0
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.022     1.022    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.916     0.916    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[5]/C
                         clock pessimism             -0.272     0.644    
    SLICE_X162Y136       FDCE (Hold_fdce_C_D)         0.131     0.775    hdmi_inst/TMDSshiftBlue_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.775    
                         arrival time                           1.074    
  -------------------------------------------------------------------
                         slack                                  0.299    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 hdmi_inst/TMDSshiftRed_reg[8]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            hdmi_inst/TMDSshiftRed_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_250MHz_1 rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.185ns (43.834%)  route 0.237ns (56.166%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    0.645ns
    Clock Pessimism Removal (CPR):    0.257ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.745     0.745    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.683    -0.938 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.912    -0.026    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.645     0.645    hdmi_inst/clk250MHz
    SLICE_X161Y137       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y137       FDCE (Prop_fdce_C_Q)         0.141     0.786 r  hdmi_inst/TMDSshiftRed_reg[8]/Q
                         net (fo=1, routed)           0.237     1.023    hdmi_inst/redEncoder/TMDSshiftRed_reg[7]
    SLICE_X163Y136       LUT3 (Prop_lut3_I2_O)        0.044     1.067 r  hdmi_inst/redEncoder/TMDSshiftRed[7]_i_1/O
                         net (fo=1, routed)           0.000     1.067    hdmi_inst/redEncoder_n_3
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.022     1.022    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.916     0.916    hdmi_inst/clk250MHz
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[7]/C
                         clock pessimism             -0.257     0.659    
    SLICE_X163Y136       FDCE (Hold_fdce_C_D)         0.107     0.766    hdmi_inst/TMDSshiftRed_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.766    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_250MHz_1
Waveform(ns):       { 0.000 2.000 }
Period(ns):         4.000
Sources:            { hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         4.000       1.845      BUFGCTRL_X0Y1    hdmi_inst/fastclocking/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         4.000       2.751      MMCME2_ADV_X1Y0  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X163Y138   hdmi_inst/TMDSmod10_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X162Y138   hdmi_inst/TMDSmod10_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X162Y138   hdmi_inst/TMDSmod10_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X162Y138   hdmi_inst/TMDSmod10_reg[3]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X162Y138   hdmi_inst/TMDSshiftBlue_reg[0]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X162Y138   hdmi_inst/TMDSshiftBlue_reg[1]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X162Y136   hdmi_inst/TMDSshiftBlue_reg[2]/C
Min Period        n/a     FDCE/C              n/a            1.000         4.000       3.000      SLICE_X162Y136   hdmi_inst/TMDSshiftBlue_reg[3]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       4.000       209.360    MMCME2_ADV_X1Y0  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X163Y138   hdmi_inst/TMDSmod10_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X162Y138   hdmi_inst/TMDSmod10_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X162Y138   hdmi_inst/TMDSmod10_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X162Y138   hdmi_inst/TMDSmod10_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X162Y138   hdmi_inst/TMDSshiftBlue_reg[0]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X162Y138   hdmi_inst/TMDSshiftBlue_reg[1]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X162Y138   hdmi_inst/TMDSshiftLoad_reg/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X161Y137   hdmi_inst/TMDSshiftRed_reg[8]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X161Y137   hdmi_inst/TMDSshiftRed_reg[9]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X162Y136   hdmi_inst/TMDSshiftBlue_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X163Y138   hdmi_inst/TMDSmod10_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X162Y138   hdmi_inst/TMDSmod10_reg[1]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X162Y138   hdmi_inst/TMDSmod10_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X162Y138   hdmi_inst/TMDSmod10_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X162Y138   hdmi_inst/TMDSshiftBlue_reg[0]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X162Y138   hdmi_inst/TMDSshiftBlue_reg[1]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X162Y136   hdmi_inst/TMDSshiftBlue_reg[2]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X162Y136   hdmi_inst/TMDSshiftBlue_reg[2]/C
High Pulse Width  Slow    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X162Y136   hdmi_inst/TMDSshiftBlue_reg[3]/C
High Pulse Width  Fast    FDCE/C              n/a            0.500         2.000       1.500      SLICE_X162Y136   hdmi_inst/TMDSshiftBlue_reg[3]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_250MHz_1
  To Clock:  clkfbout_clk_250MHz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       37.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_250MHz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         40.000      37.845     BUFGCTRL_X0Y2    hdmi_inst/fastclocking/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       40.000      60.000     MMCME2_ADV_X1Y0  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pixcloking/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pixcloking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixcloking/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixcloking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixcloking/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y2  pixcloking/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25MHz_1
  To Clock:  clk_out1_clk_25MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       35.976ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.234ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.976ns  (required time - arrival time)
  Source:                 hdmi_inst/counterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/q_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 1.199ns (30.194%)  route 2.772ns (69.806%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 38.417 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.827    -0.992    hdmi_inst/CLK
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.419    -0.573 f  hdmi_inst/counterX_reg[7]/Q
                         net (fo=15, routed)          1.153     0.580    hdmi_inst/blueEncoder/Q[3]
    SLICE_X161Y137       LUT3 (Prop_lut3_I1_O)        0.329     0.909 r  hdmi_inst/blueEncoder/q_out[9]_i_5/O
                         net (fo=1, routed)           0.674     1.583    hdmi_inst/blueEncoder/q_out[9]_i_5_n_0
    SLICE_X161Y137       LUT6 (Prop_lut6_I1_O)        0.327     1.910 r  hdmi_inst/blueEncoder/q_out[9]_i_3/O
                         net (fo=1, routed)           0.945     2.855    hdmi_inst/blueEncoder/q_out[9]_i_3_n_0
    SLICE_X162Y137       LUT6 (Prop_lut6_I5_O)        0.124     2.979 r  hdmi_inst/blueEncoder/q_out[9]_i_1/O
                         net (fo=1, routed)           0.000     2.979    hdmi_inst/blueEncoder/q_out[9]_i_1_n_0
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.709    38.417    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[9]/C
                         clock pessimism              0.554    38.970    
                         clock uncertainty           -0.094    38.876    
    SLICE_X162Y137       FDRE (Setup_fdre_C_D)        0.079    38.955    hdmi_inst/blueEncoder/q_out_reg[9]
  -------------------------------------------------------------------
                         required time                         38.955    
                         arrival time                          -2.979    
  -------------------------------------------------------------------
                         slack                                 35.976    

Slack (MET) :             36.706ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterY_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 1.251ns (38.158%)  route 2.027ns (61.842%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 38.415 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.993ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.826    -0.993    hdmi_inst/CLK
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y137       FDCE (Prop_fdce_C_Q)         0.478    -0.515 r  hdmi_inst/counterY_reg[1]/Q
                         net (fo=10, routed)          0.923     0.408    hdmi_inst/counterY_reg_n_0_[1]
    SLICE_X159Y137       LUT5 (Prop_lut5_I0_O)        0.323     0.731 f  hdmi_inst/counterY[8]_i_2/O
                         net (fo=4, routed)           0.449     1.180    hdmi_inst/counterY[8]_i_2_n_0
    SLICE_X159Y137       LUT6 (Prop_lut6_I0_O)        0.326     1.506 r  hdmi_inst/counterY[9]_i_3/O
                         net (fo=1, routed)           0.655     2.162    hdmi_inst/counterY[9]_i_3_n_0
    SLICE_X158Y137       LUT6 (Prop_lut6_I3_O)        0.124     2.286 r  hdmi_inst/counterY[9]_i_2/O
                         net (fo=1, routed)           0.000     2.286    hdmi_inst/counterY[9]_i_2_n_0
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.707    38.415    hdmi_inst/CLK
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[9]/C
                         clock pessimism              0.593    39.007    
                         clock uncertainty           -0.094    38.913    
    SLICE_X158Y137       FDCE (Setup_fdce_C_D)        0.079    38.992    hdmi_inst/counterY_reg[9]
  -------------------------------------------------------------------
                         required time                         38.992    
                         arrival time                          -2.286    
  -------------------------------------------------------------------
                         slack                                 36.706    

Slack (MET) :             36.706ns  (required time - arrival time)
  Source:                 hdmi_inst/counterX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/q_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.704ns (22.605%)  route 2.410ns (77.395%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 38.417 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.827    -0.992    hdmi_inst/CLK
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.456    -0.536 r  hdmi_inst/counterX_reg[6]/Q
                         net (fo=10, routed)          1.013     0.477    hdmi_inst/blueEncoder/Q[2]
    SLICE_X162Y138       LUT6 (Prop_lut6_I3_O)        0.124     0.601 r  hdmi_inst/blueEncoder/q_out[8]_i_2/O
                         net (fo=3, routed)           0.829     1.430    hdmi_inst/blueEncoder/q_out[8]_i_2_n_0
    SLICE_X162Y137       LUT5 (Prop_lut5_I1_O)        0.124     1.554 r  hdmi_inst/blueEncoder/q_out[8]_i_1/O
                         net (fo=1, routed)           0.568     2.123    hdmi_inst/blueEncoder/q_out[8]_i_1_n_0
    SLICE_X163Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.709    38.417    hdmi_inst/blueEncoder/CLK
    SLICE_X163Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[8]/C
                         clock pessimism              0.554    38.970    
                         clock uncertainty           -0.094    38.876    
    SLICE_X163Y137       FDRE (Setup_fdre_C_D)       -0.047    38.829    hdmi_inst/blueEncoder/q_out_reg[8]
  -------------------------------------------------------------------
                         required time                         38.829    
                         arrival time                          -2.123    
  -------------------------------------------------------------------
                         slack                                 36.706    

Slack (MET) :             36.713ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/q_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 1.061ns (32.684%)  route 2.185ns (67.316%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 38.417 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 f  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 r  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.377     0.875    hdmi_inst/blueEncoder/counterY_reg[7]
    SLICE_X163Y137       LUT6 (Prop_lut6_I5_O)        0.327     1.202 r  hdmi_inst/blueEncoder/q_out[0]_i_3/O
                         net (fo=1, routed)           0.929     2.131    hdmi_inst/blueEncoder/q_out[0]_i_3_n_0
    SLICE_X162Y137       LUT6 (Prop_lut6_I5_O)        0.124     2.255 r  hdmi_inst/blueEncoder/q_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.255    hdmi_inst/blueEncoder/q_out[0]_i_1__0_n_0
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.709    38.417    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[0]/C
                         clock pessimism              0.568    38.984    
                         clock uncertainty           -0.094    38.890    
    SLICE_X162Y137       FDRE (Setup_fdre_C_D)        0.079    38.969    hdmi_inst/blueEncoder/q_out_reg[0]
  -------------------------------------------------------------------
                         required time                         38.969    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 36.713    

Slack (MET) :             36.837ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/disparity_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.937ns (35.822%)  route 1.679ns (64.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 r  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 f  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.448     0.946    hdmi_inst/redEncoder/q_out_reg[0]_6
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.327     1.273 r  hdmi_inst/redEncoder/disparity[4]_i_1/O
                         net (fo=9, routed)           0.352     1.625    hdmi_inst/blueEncoder/SR[0]
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710    38.418    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[1]/C
                         clock pessimism              0.568    38.985    
                         clock uncertainty           -0.094    38.891    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429    38.462    hdmi_inst/blueEncoder/disparity_reg[1]
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 36.837    

Slack (MET) :             36.837ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/disparity_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.937ns (35.822%)  route 1.679ns (64.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 r  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 f  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.448     0.946    hdmi_inst/redEncoder/q_out_reg[0]_6
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.327     1.273 r  hdmi_inst/redEncoder/disparity[4]_i_1/O
                         net (fo=9, routed)           0.352     1.625    hdmi_inst/blueEncoder/SR[0]
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710    38.418    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[2]/C
                         clock pessimism              0.568    38.985    
                         clock uncertainty           -0.094    38.891    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429    38.462    hdmi_inst/blueEncoder/disparity_reg[2]
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 36.837    

Slack (MET) :             36.837ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/disparity_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.937ns (35.822%)  route 1.679ns (64.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 r  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 f  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.448     0.946    hdmi_inst/redEncoder/q_out_reg[0]_6
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.327     1.273 r  hdmi_inst/redEncoder/disparity[4]_i_1/O
                         net (fo=9, routed)           0.352     1.625    hdmi_inst/blueEncoder/SR[0]
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710    38.418    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[3]/C
                         clock pessimism              0.568    38.985    
                         clock uncertainty           -0.094    38.891    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429    38.462    hdmi_inst/blueEncoder/disparity_reg[3]
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 36.837    

Slack (MET) :             36.837ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/disparity_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.937ns (35.822%)  route 1.679ns (64.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 r  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 f  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.448     0.946    hdmi_inst/redEncoder/q_out_reg[0]_6
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.327     1.273 r  hdmi_inst/redEncoder/disparity[4]_i_1/O
                         net (fo=9, routed)           0.352     1.625    hdmi_inst/blueEncoder/SR[0]
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710    38.418    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[4]/C
                         clock pessimism              0.568    38.985    
                         clock uncertainty           -0.094    38.891    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429    38.462    hdmi_inst/blueEncoder/disparity_reg[4]
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 36.837    

Slack (MET) :             36.837ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/redEncoder/disparity_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.937ns (35.822%)  route 1.679ns (64.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 r  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 f  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.448     0.946    hdmi_inst/redEncoder/q_out_reg[0]_6
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.327     1.273 r  hdmi_inst/redEncoder/disparity[4]_i_1/O
                         net (fo=9, routed)           0.352     1.625    hdmi_inst/redEncoder/SR[0]
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710    38.418    hdmi_inst/redEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[1]/C
                         clock pessimism              0.568    38.985    
                         clock uncertainty           -0.094    38.891    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429    38.462    hdmi_inst/redEncoder/disparity_reg[1]
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 36.837    

Slack (MET) :             36.837ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/redEncoder/disparity_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.937ns (35.822%)  route 1.679ns (64.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.175ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 r  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 f  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.448     0.946    hdmi_inst/redEncoder/q_out_reg[0]_6
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.327     1.273 r  hdmi_inst/redEncoder/disparity[4]_i_1/O
                         net (fo=9, routed)           0.352     1.625    hdmi_inst/redEncoder/SR[0]
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710    38.418    hdmi_inst/redEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[2]/C
                         clock pessimism              0.568    38.985    
                         clock uncertainty           -0.094    38.891    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429    38.462    hdmi_inst/redEncoder/disparity_reg[2]
  -------------------------------------------------------------------
                         required time                         38.462    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 36.837    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 hdmi_inst/redEncoder/disparity_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/redEncoder/disparity_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.646    -0.654    hdmi_inst/redEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 f  hdmi_inst/redEncoder/disparity_reg[3]/Q
                         net (fo=2, routed)           0.158    -0.355    hdmi_inst/redEncoder/disparity_reg_n_0_[3]
    SLICE_X161Y138       LUT4 (Prop_lut4_I3_O)        0.042    -0.313 r  hdmi_inst/redEncoder/disparity[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.313    hdmi_inst/redEncoder/disparity[4]_i_2_n_0
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.919    -0.895    hdmi_inst/redEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[4]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.107    -0.547    hdmi_inst/redEncoder/disparity_reg[4]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.237ns  (arrival time - required time)
  Source:                 hdmi_inst/counterX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterX_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.394%)  route 0.183ns (49.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/CLK
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  hdmi_inst/counterX_reg[6]/Q
                         net (fo=10, routed)          0.183    -0.331    hdmi_inst/counterX_reg_n_0_[6]
    SLICE_X160Y138       LUT6 (Prop_lut6_I1_O)        0.045    -0.286 r  hdmi_inst/counterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    hdmi_inst/counterX[5]
    SLICE_X160Y138       FDCE                                         r  hdmi_inst/counterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.919    -0.895    hdmi_inst/CLK
    SLICE_X160Y138       FDCE                                         r  hdmi_inst/counterX_reg[5]/C
                         clock pessimism              0.280    -0.615    
    SLICE_X160Y138       FDCE (Hold_fdce_C_D)         0.092    -0.523    hdmi_inst/counterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.523    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.237    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 hdmi_inst/counterY_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterY_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.186%)  route 0.150ns (41.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.656    hdmi_inst/CLK
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y137       FDCE (Prop_fdce_C_Q)         0.164    -0.492 r  hdmi_inst/counterY_reg[9]/Q
                         net (fo=11, routed)          0.150    -0.342    hdmi_inst/counterY_reg_n_0_[9]
    SLICE_X158Y137       LUT6 (Prop_lut6_I4_O)        0.045    -0.297 r  hdmi_inst/counterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.297    hdmi_inst/counterY[9]_i_2_n_0
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.916    -0.898    hdmi_inst/CLK
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[9]/C
                         clock pessimism              0.242    -0.656    
    SLICE_X158Y137       FDCE (Hold_fdce_C_D)         0.121    -0.535    hdmi_inst/counterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.535    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.238ns  (arrival time - required time)
  Source:                 hdmi_inst/counterX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterX_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.373%)  route 0.183ns (49.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.280ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/CLK
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  hdmi_inst/counterX_reg[6]/Q
                         net (fo=10, routed)          0.183    -0.331    hdmi_inst/counterX_reg_n_0_[6]
    SLICE_X160Y138       LUT6 (Prop_lut6_I1_O)        0.045    -0.286 r  hdmi_inst/counterX[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    hdmi_inst/counterX[8]
    SLICE_X160Y138       FDCE                                         r  hdmi_inst/counterX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.919    -0.895    hdmi_inst/CLK
    SLICE_X160Y138       FDCE                                         r  hdmi_inst/counterX_reg[8]/C
                         clock pessimism              0.280    -0.615    
    SLICE_X160Y138       FDCE (Hold_fdce_C_D)         0.091    -0.524    hdmi_inst/counterX_reg[8]
  -------------------------------------------------------------------
                         required time                          0.524    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.238    

Slack (MET) :             0.243ns  (arrival time - required time)
  Source:                 hdmi_inst/blueEncoder/disparity_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/disparity_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.646    -0.654    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  hdmi_inst/blueEncoder/disparity_reg[1]/Q
                         net (fo=4, routed)           0.167    -0.346    hdmi_inst/blueEncoder/disparity_reg_n_0_[1]
    SLICE_X161Y138       LUT3 (Prop_lut3_I1_O)        0.042    -0.304 r  hdmi_inst/blueEncoder/disparity[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.304    hdmi_inst/blueEncoder/disparity[2]_i_1__0_n_0
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.919    -0.895    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[2]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.107    -0.547    hdmi_inst/blueEncoder/disparity_reg[2]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.243    

Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 hdmi_inst/blueEncoder/disparity_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/disparity_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.646    -0.654    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 f  hdmi_inst/blueEncoder/disparity_reg[1]/Q
                         net (fo=4, routed)           0.169    -0.344    hdmi_inst/blueEncoder/disparity_reg_n_0_[1]
    SLICE_X161Y138       LUT4 (Prop_lut4_I1_O)        0.043    -0.301 r  hdmi_inst/blueEncoder/disparity[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.301    hdmi_inst/blueEncoder/disparity[4]_i_1__0_n_0
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.919    -0.895    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[4]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.107    -0.547    hdmi_inst/blueEncoder/disparity_reg[4]
  -------------------------------------------------------------------
                         required time                          0.547    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.248ns  (arrival time - required time)
  Source:                 hdmi_inst/counterY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterY_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.762%)  route 0.154ns (45.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  hdmi_inst/counterY_reg[6]/Q
                         net (fo=6, routed)           0.154    -0.360    hdmi_inst/counterY_reg_n_0_[6]
    SLICE_X160Y137       LUT3 (Prop_lut3_I2_O)        0.045    -0.315 r  hdmi_inst/counterY[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    hdmi_inst/counterY[6]_i_1_n_0
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.917    -0.897    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[6]/C
                         clock pessimism              0.242    -0.655    
    SLICE_X160Y137       FDCE (Hold_fdce_C_D)         0.092    -0.563    hdmi_inst/counterY_reg[6]
  -------------------------------------------------------------------
                         required time                          0.563    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.248    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 hdmi_inst/counterY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterY_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.656    hdmi_inst/CLK
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y137       FDCE (Prop_fdce_C_Q)         0.164    -0.492 r  hdmi_inst/counterY_reg[0]/Q
                         net (fo=8, routed)           0.174    -0.318    hdmi_inst/counterY_reg_n_0_[0]
    SLICE_X158Y137       LUT5 (Prop_lut5_I2_O)        0.043    -0.275 r  hdmi_inst/counterY[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    hdmi_inst/counterY[3]_i_1_n_0
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.916    -0.898    hdmi_inst/CLK
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[3]/C
                         clock pessimism              0.242    -0.656    
    SLICE_X158Y137       FDCE (Hold_fdce_C_D)         0.131    -0.525    hdmi_inst/counterY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.525    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 hdmi_inst/redEncoder/disparity_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/redEncoder/disparity_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.646    -0.654    hdmi_inst/redEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  hdmi_inst/redEncoder/disparity_reg[3]/Q
                         net (fo=2, routed)           0.158    -0.355    hdmi_inst/redEncoder/disparity_reg_n_0_[3]
    SLICE_X161Y138       LUT4 (Prop_lut4_I3_O)        0.045    -0.310 r  hdmi_inst/redEncoder/disparity[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    hdmi_inst/redEncoder/disparity[3]_i_1_n_0
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.919    -0.895    hdmi_inst/redEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[3]/C
                         clock pessimism              0.241    -0.654    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.092    -0.562    hdmi_inst/redEncoder/disparity_reg[3]
  -------------------------------------------------------------------
                         required time                          0.562    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 hdmi_inst/counterX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterX_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.241ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/CLK
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  hdmi_inst/counterX_reg[6]/Q
                         net (fo=10, routed)          0.180    -0.333    hdmi_inst/counterX_reg_n_0_[6]
    SLICE_X159Y138       LUT4 (Prop_lut4_I2_O)        0.042    -0.291 r  hdmi_inst/counterX[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    hdmi_inst/counterX[7]
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.918    -0.896    hdmi_inst/CLK
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[7]/C
                         clock pessimism              0.241    -0.655    
    SLICE_X159Y138       FDCE (Hold_fdce_C_D)         0.107    -0.548    hdmi_inst/counterX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.548    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_25MHz_1
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { pixcloking/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y0    pixcloking/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y2  pixcloking/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y138   hdmi_inst/blueEncoder/disparity_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y138   hdmi_inst/blueEncoder/disparity_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y138   hdmi_inst/blueEncoder/disparity_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X161Y138   hdmi_inst/blueEncoder/disparity_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y137   hdmi_inst/blueEncoder/q_out_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y137   hdmi_inst/blueEncoder/q_out_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X163Y137   hdmi_inst/blueEncoder/q_out_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X162Y137   hdmi_inst/blueEncoder/q_out_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y2  pixcloking/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   hdmi_inst/blueEncoder/disparity_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   hdmi_inst/blueEncoder/disparity_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   hdmi_inst/blueEncoder/disparity_reg[3]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   hdmi_inst/blueEncoder/disparity_reg[4]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X160Y138   hdmi_inst/counterX_reg[5]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X160Y138   hdmi_inst/counterX_reg[8]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X160Y138   hdmi_inst/counterX_reg[9]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X158Y137   hdmi_inst/counterY_reg[0]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X158Y137   hdmi_inst/counterY_reg[1]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         20.000      19.500     SLICE_X158Y137   hdmi_inst/counterY_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   hdmi_inst/blueEncoder/disparity_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   hdmi_inst/blueEncoder/disparity_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   hdmi_inst/blueEncoder/disparity_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X161Y138   hdmi_inst/blueEncoder/disparity_reg[4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y137   hdmi_inst/blueEncoder/q_out_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y137   hdmi_inst/blueEncoder/q_out_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y137   hdmi_inst/blueEncoder/q_out_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X162Y137   hdmi_inst/blueEncoder/q_out_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y137   hdmi_inst/blueEncoder/q_out_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X163Y137   hdmi_inst/blueEncoder/q_out_reg[8]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_25MHz_1
  To Clock:  clkfbout_clk_25MHz_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_25MHz_1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { pixcloking/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    pixcloking/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pixcloking/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y2  pixcloking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y2  pixcloking/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y2  pixcloking/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25MHz_1
  To Clock:  clk_out1_clk_25MHz

Setup :            0  Failing Endpoints,  Worst Slack       35.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.972ns  (required time - arrival time)
  Source:                 hdmi_inst/counterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/q_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 1.199ns (30.194%)  route 2.772ns (69.806%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 38.417 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.827    -0.992    hdmi_inst/CLK
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.419    -0.573 f  hdmi_inst/counterX_reg[7]/Q
                         net (fo=15, routed)          1.153     0.580    hdmi_inst/blueEncoder/Q[3]
    SLICE_X161Y137       LUT3 (Prop_lut3_I1_O)        0.329     0.909 r  hdmi_inst/blueEncoder/q_out[9]_i_5/O
                         net (fo=1, routed)           0.674     1.583    hdmi_inst/blueEncoder/q_out[9]_i_5_n_0
    SLICE_X161Y137       LUT6 (Prop_lut6_I1_O)        0.327     1.910 r  hdmi_inst/blueEncoder/q_out[9]_i_3/O
                         net (fo=1, routed)           0.945     2.855    hdmi_inst/blueEncoder/q_out[9]_i_3_n_0
    SLICE_X162Y137       LUT6 (Prop_lut6_I5_O)        0.124     2.979 r  hdmi_inst/blueEncoder/q_out[9]_i_1/O
                         net (fo=1, routed)           0.000     2.979    hdmi_inst/blueEncoder/q_out[9]_i_1_n_0
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.709    38.417    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[9]/C
                         clock pessimism              0.554    38.970    
                         clock uncertainty           -0.098    38.873    
    SLICE_X162Y137       FDRE (Setup_fdre_C_D)        0.079    38.952    hdmi_inst/blueEncoder/q_out_reg[9]
  -------------------------------------------------------------------
                         required time                         38.952    
                         arrival time                          -2.979    
  -------------------------------------------------------------------
                         slack                                 35.972    

Slack (MET) :             36.703ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterY_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 1.251ns (38.158%)  route 2.027ns (61.842%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 38.415 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.993ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.826    -0.993    hdmi_inst/CLK
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y137       FDCE (Prop_fdce_C_Q)         0.478    -0.515 r  hdmi_inst/counterY_reg[1]/Q
                         net (fo=10, routed)          0.923     0.408    hdmi_inst/counterY_reg_n_0_[1]
    SLICE_X159Y137       LUT5 (Prop_lut5_I0_O)        0.323     0.731 f  hdmi_inst/counterY[8]_i_2/O
                         net (fo=4, routed)           0.449     1.180    hdmi_inst/counterY[8]_i_2_n_0
    SLICE_X159Y137       LUT6 (Prop_lut6_I0_O)        0.326     1.506 r  hdmi_inst/counterY[9]_i_3/O
                         net (fo=1, routed)           0.655     2.162    hdmi_inst/counterY[9]_i_3_n_0
    SLICE_X158Y137       LUT6 (Prop_lut6_I3_O)        0.124     2.286 r  hdmi_inst/counterY[9]_i_2/O
                         net (fo=1, routed)           0.000     2.286    hdmi_inst/counterY[9]_i_2_n_0
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.707    38.415    hdmi_inst/CLK
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[9]/C
                         clock pessimism              0.593    39.007    
                         clock uncertainty           -0.098    38.910    
    SLICE_X158Y137       FDCE (Setup_fdce_C_D)        0.079    38.989    hdmi_inst/counterY_reg[9]
  -------------------------------------------------------------------
                         required time                         38.989    
                         arrival time                          -2.286    
  -------------------------------------------------------------------
                         slack                                 36.703    

Slack (MET) :             36.703ns  (required time - arrival time)
  Source:                 hdmi_inst/counterX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/q_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.704ns (22.605%)  route 2.410ns (77.395%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 38.417 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.827    -0.992    hdmi_inst/CLK
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.456    -0.536 r  hdmi_inst/counterX_reg[6]/Q
                         net (fo=10, routed)          1.013     0.477    hdmi_inst/blueEncoder/Q[2]
    SLICE_X162Y138       LUT6 (Prop_lut6_I3_O)        0.124     0.601 r  hdmi_inst/blueEncoder/q_out[8]_i_2/O
                         net (fo=3, routed)           0.829     1.430    hdmi_inst/blueEncoder/q_out[8]_i_2_n_0
    SLICE_X162Y137       LUT5 (Prop_lut5_I1_O)        0.124     1.554 r  hdmi_inst/blueEncoder/q_out[8]_i_1/O
                         net (fo=1, routed)           0.568     2.123    hdmi_inst/blueEncoder/q_out[8]_i_1_n_0
    SLICE_X163Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.709    38.417    hdmi_inst/blueEncoder/CLK
    SLICE_X163Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[8]/C
                         clock pessimism              0.554    38.970    
                         clock uncertainty           -0.098    38.873    
    SLICE_X163Y137       FDRE (Setup_fdre_C_D)       -0.047    38.826    hdmi_inst/blueEncoder/q_out_reg[8]
  -------------------------------------------------------------------
                         required time                         38.826    
                         arrival time                          -2.123    
  -------------------------------------------------------------------
                         slack                                 36.703    

Slack (MET) :             36.710ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/q_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 1.061ns (32.684%)  route 2.185ns (67.316%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 38.417 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 f  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 r  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.377     0.875    hdmi_inst/blueEncoder/counterY_reg[7]
    SLICE_X163Y137       LUT6 (Prop_lut6_I5_O)        0.327     1.202 r  hdmi_inst/blueEncoder/q_out[0]_i_3/O
                         net (fo=1, routed)           0.929     2.131    hdmi_inst/blueEncoder/q_out[0]_i_3_n_0
    SLICE_X162Y137       LUT6 (Prop_lut6_I5_O)        0.124     2.255 r  hdmi_inst/blueEncoder/q_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.255    hdmi_inst/blueEncoder/q_out[0]_i_1__0_n_0
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.709    38.417    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[0]/C
                         clock pessimism              0.568    38.984    
                         clock uncertainty           -0.098    38.887    
    SLICE_X162Y137       FDRE (Setup_fdre_C_D)        0.079    38.966    hdmi_inst/blueEncoder/q_out_reg[0]
  -------------------------------------------------------------------
                         required time                         38.966    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 36.710    

Slack (MET) :             36.834ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/disparity_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.937ns (35.822%)  route 1.679ns (64.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 r  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 f  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.448     0.946    hdmi_inst/redEncoder/q_out_reg[0]_6
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.327     1.273 r  hdmi_inst/redEncoder/disparity[4]_i_1/O
                         net (fo=9, routed)           0.352     1.625    hdmi_inst/blueEncoder/SR[0]
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710    38.418    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[1]/C
                         clock pessimism              0.568    38.985    
                         clock uncertainty           -0.098    38.888    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429    38.459    hdmi_inst/blueEncoder/disparity_reg[1]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 36.834    

Slack (MET) :             36.834ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/disparity_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.937ns (35.822%)  route 1.679ns (64.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 r  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 f  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.448     0.946    hdmi_inst/redEncoder/q_out_reg[0]_6
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.327     1.273 r  hdmi_inst/redEncoder/disparity[4]_i_1/O
                         net (fo=9, routed)           0.352     1.625    hdmi_inst/blueEncoder/SR[0]
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710    38.418    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[2]/C
                         clock pessimism              0.568    38.985    
                         clock uncertainty           -0.098    38.888    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429    38.459    hdmi_inst/blueEncoder/disparity_reg[2]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 36.834    

Slack (MET) :             36.834ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/disparity_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.937ns (35.822%)  route 1.679ns (64.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 r  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 f  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.448     0.946    hdmi_inst/redEncoder/q_out_reg[0]_6
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.327     1.273 r  hdmi_inst/redEncoder/disparity[4]_i_1/O
                         net (fo=9, routed)           0.352     1.625    hdmi_inst/blueEncoder/SR[0]
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710    38.418    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[3]/C
                         clock pessimism              0.568    38.985    
                         clock uncertainty           -0.098    38.888    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429    38.459    hdmi_inst/blueEncoder/disparity_reg[3]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 36.834    

Slack (MET) :             36.834ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/disparity_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.937ns (35.822%)  route 1.679ns (64.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 r  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 f  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.448     0.946    hdmi_inst/redEncoder/q_out_reg[0]_6
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.327     1.273 r  hdmi_inst/redEncoder/disparity[4]_i_1/O
                         net (fo=9, routed)           0.352     1.625    hdmi_inst/blueEncoder/SR[0]
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710    38.418    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[4]/C
                         clock pessimism              0.568    38.985    
                         clock uncertainty           -0.098    38.888    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429    38.459    hdmi_inst/blueEncoder/disparity_reg[4]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 36.834    

Slack (MET) :             36.834ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/redEncoder/disparity_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.937ns (35.822%)  route 1.679ns (64.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 r  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 f  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.448     0.946    hdmi_inst/redEncoder/q_out_reg[0]_6
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.327     1.273 r  hdmi_inst/redEncoder/disparity[4]_i_1/O
                         net (fo=9, routed)           0.352     1.625    hdmi_inst/redEncoder/SR[0]
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710    38.418    hdmi_inst/redEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[1]/C
                         clock pessimism              0.568    38.985    
                         clock uncertainty           -0.098    38.888    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429    38.459    hdmi_inst/redEncoder/disparity_reg[1]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 36.834    

Slack (MET) :             36.834ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/redEncoder/disparity_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz rise@40.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.937ns (35.822%)  route 1.679ns (64.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 r  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 f  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.448     0.946    hdmi_inst/redEncoder/q_out_reg[0]_6
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.327     1.273 r  hdmi_inst/redEncoder/disparity[4]_i_1/O
                         net (fo=9, routed)           0.352     1.625    hdmi_inst/redEncoder/SR[0]
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710    38.418    hdmi_inst/redEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[2]/C
                         clock pessimism              0.568    38.985    
                         clock uncertainty           -0.098    38.888    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429    38.459    hdmi_inst/redEncoder/disparity_reg[2]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 36.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 hdmi_inst/redEncoder/disparity_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/redEncoder/disparity_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.646    -0.654    hdmi_inst/redEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 f  hdmi_inst/redEncoder/disparity_reg[3]/Q
                         net (fo=2, routed)           0.158    -0.355    hdmi_inst/redEncoder/disparity_reg_n_0_[3]
    SLICE_X161Y138       LUT4 (Prop_lut4_I3_O)        0.042    -0.313 r  hdmi_inst/redEncoder/disparity[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.313    hdmi_inst/redEncoder/disparity[4]_i_2_n_0
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.919    -0.895    hdmi_inst/redEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[4]/C
                         clock pessimism              0.241    -0.654    
                         clock uncertainty            0.098    -0.556    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.107    -0.449    hdmi_inst/redEncoder/disparity_reg[4]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hdmi_inst/counterX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterX_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.394%)  route 0.183ns (49.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/CLK
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  hdmi_inst/counterX_reg[6]/Q
                         net (fo=10, routed)          0.183    -0.331    hdmi_inst/counterX_reg_n_0_[6]
    SLICE_X160Y138       LUT6 (Prop_lut6_I1_O)        0.045    -0.286 r  hdmi_inst/counterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    hdmi_inst/counterX[5]
    SLICE_X160Y138       FDCE                                         r  hdmi_inst/counterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.919    -0.895    hdmi_inst/CLK
    SLICE_X160Y138       FDCE                                         r  hdmi_inst/counterX_reg[5]/C
                         clock pessimism              0.280    -0.615    
                         clock uncertainty            0.098    -0.517    
    SLICE_X160Y138       FDCE (Hold_fdce_C_D)         0.092    -0.425    hdmi_inst/counterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 hdmi_inst/counterY_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterY_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.186%)  route 0.150ns (41.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.656    hdmi_inst/CLK
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y137       FDCE (Prop_fdce_C_Q)         0.164    -0.492 r  hdmi_inst/counterY_reg[9]/Q
                         net (fo=11, routed)          0.150    -0.342    hdmi_inst/counterY_reg_n_0_[9]
    SLICE_X158Y137       LUT6 (Prop_lut6_I4_O)        0.045    -0.297 r  hdmi_inst/counterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.297    hdmi_inst/counterY[9]_i_2_n_0
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.916    -0.898    hdmi_inst/CLK
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[9]/C
                         clock pessimism              0.242    -0.656    
                         clock uncertainty            0.098    -0.558    
    SLICE_X158Y137       FDCE (Hold_fdce_C_D)         0.121    -0.437    hdmi_inst/counterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 hdmi_inst/counterX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterX_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.373%)  route 0.183ns (49.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/CLK
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  hdmi_inst/counterX_reg[6]/Q
                         net (fo=10, routed)          0.183    -0.331    hdmi_inst/counterX_reg_n_0_[6]
    SLICE_X160Y138       LUT6 (Prop_lut6_I1_O)        0.045    -0.286 r  hdmi_inst/counterX[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    hdmi_inst/counterX[8]
    SLICE_X160Y138       FDCE                                         r  hdmi_inst/counterX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.919    -0.895    hdmi_inst/CLK
    SLICE_X160Y138       FDCE                                         r  hdmi_inst/counterX_reg[8]/C
                         clock pessimism              0.280    -0.615    
                         clock uncertainty            0.098    -0.517    
    SLICE_X160Y138       FDCE (Hold_fdce_C_D)         0.091    -0.426    hdmi_inst/counterX_reg[8]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 hdmi_inst/blueEncoder/disparity_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/disparity_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.646    -0.654    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  hdmi_inst/blueEncoder/disparity_reg[1]/Q
                         net (fo=4, routed)           0.167    -0.346    hdmi_inst/blueEncoder/disparity_reg_n_0_[1]
    SLICE_X161Y138       LUT3 (Prop_lut3_I1_O)        0.042    -0.304 r  hdmi_inst/blueEncoder/disparity[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.304    hdmi_inst/blueEncoder/disparity[2]_i_1__0_n_0
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.919    -0.895    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[2]/C
                         clock pessimism              0.241    -0.654    
                         clock uncertainty            0.098    -0.556    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.107    -0.449    hdmi_inst/blueEncoder/disparity_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 hdmi_inst/blueEncoder/disparity_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/disparity_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.646    -0.654    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 f  hdmi_inst/blueEncoder/disparity_reg[1]/Q
                         net (fo=4, routed)           0.169    -0.344    hdmi_inst/blueEncoder/disparity_reg_n_0_[1]
    SLICE_X161Y138       LUT4 (Prop_lut4_I1_O)        0.043    -0.301 r  hdmi_inst/blueEncoder/disparity[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.301    hdmi_inst/blueEncoder/disparity[4]_i_1__0_n_0
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.919    -0.895    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[4]/C
                         clock pessimism              0.241    -0.654    
                         clock uncertainty            0.098    -0.556    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.107    -0.449    hdmi_inst/blueEncoder/disparity_reg[4]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 hdmi_inst/counterY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterY_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.762%)  route 0.154ns (45.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  hdmi_inst/counterY_reg[6]/Q
                         net (fo=6, routed)           0.154    -0.360    hdmi_inst/counterY_reg_n_0_[6]
    SLICE_X160Y137       LUT3 (Prop_lut3_I2_O)        0.045    -0.315 r  hdmi_inst/counterY[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    hdmi_inst/counterY[6]_i_1_n_0
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.917    -0.897    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[6]/C
                         clock pessimism              0.242    -0.655    
                         clock uncertainty            0.098    -0.557    
    SLICE_X160Y137       FDCE (Hold_fdce_C_D)         0.092    -0.465    hdmi_inst/counterY_reg[6]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 hdmi_inst/counterY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterY_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.656    hdmi_inst/CLK
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y137       FDCE (Prop_fdce_C_Q)         0.164    -0.492 r  hdmi_inst/counterY_reg[0]/Q
                         net (fo=8, routed)           0.174    -0.318    hdmi_inst/counterY_reg_n_0_[0]
    SLICE_X158Y137       LUT5 (Prop_lut5_I2_O)        0.043    -0.275 r  hdmi_inst/counterY[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    hdmi_inst/counterY[3]_i_1_n_0
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.916    -0.898    hdmi_inst/CLK
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[3]/C
                         clock pessimism              0.242    -0.656    
                         clock uncertainty            0.098    -0.558    
    SLICE_X158Y137       FDCE (Hold_fdce_C_D)         0.131    -0.427    hdmi_inst/counterY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 hdmi_inst/redEncoder/disparity_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/redEncoder/disparity_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.646    -0.654    hdmi_inst/redEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  hdmi_inst/redEncoder/disparity_reg[3]/Q
                         net (fo=2, routed)           0.158    -0.355    hdmi_inst/redEncoder/disparity_reg_n_0_[3]
    SLICE_X161Y138       LUT4 (Prop_lut4_I3_O)        0.045    -0.310 r  hdmi_inst/redEncoder/disparity[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    hdmi_inst/redEncoder/disparity[3]_i_1_n_0
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.919    -0.895    hdmi_inst/redEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[3]/C
                         clock pessimism              0.241    -0.654    
                         clock uncertainty            0.098    -0.556    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.092    -0.464    hdmi_inst/redEncoder/disparity_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 hdmi_inst/counterX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterX_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/CLK
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  hdmi_inst/counterX_reg[6]/Q
                         net (fo=10, routed)          0.180    -0.333    hdmi_inst/counterX_reg_n_0_[6]
    SLICE_X159Y138       LUT4 (Prop_lut4_I2_O)        0.042    -0.291 r  hdmi_inst/counterX[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    hdmi_inst/counterX[7]
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.918    -0.896    hdmi_inst/CLK
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[7]/C
                         clock pessimism              0.241    -0.655    
                         clock uncertainty            0.098    -0.557    
    SLICE_X159Y138       FDCE (Hold_fdce_C_D)         0.107    -0.450    hdmi_inst/counterX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.159    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25MHz
  To Clock:  clk_out1_clk_250MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 hdmi_inst/blueEncoder/q_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 0.642ns (10.296%)  route 5.594ns (89.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 5.708 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518    -0.473 r  hdmi_inst/blueEncoder/q_out_reg[0]/Q
                         net (fo=5, routed)           5.594     5.121    hdmi_inst/blueEncoder_n_2
    SLICE_X162Y136       LUT3 (Prop_lut3_I0_O)        0.124     5.245 r  hdmi_inst/TMDSshiftBlue[3]_i_1/O
                         net (fo=1, routed)           0.000     5.245    hdmi_inst/TMDSshiftBlue[3]_i_1_n_0
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.708     5.708    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[3]/C
                         clock pessimism              0.000     5.708    
                         clock uncertainty           -0.360     5.349    
    SLICE_X162Y136       FDCE (Setup_fdce_C_D)        0.081     5.430    hdmi_inst/TMDSshiftBlue_reg[3]
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 hdmi_inst/blueEncoder/q_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 0.668ns (10.668%)  route 5.594ns (89.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 5.708 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518    -0.473 r  hdmi_inst/blueEncoder/q_out_reg[0]/Q
                         net (fo=5, routed)           5.594     5.121    hdmi_inst/blueEncoder_n_2
    SLICE_X162Y136       LUT3 (Prop_lut3_I0_O)        0.150     5.271 r  hdmi_inst/TMDSshiftBlue[5]_i_1/O
                         net (fo=1, routed)           0.000     5.271    hdmi_inst/TMDSshiftBlue[5]_i_1_n_0
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.708     5.708    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[5]/C
                         clock pessimism              0.000     5.708    
                         clock uncertainty           -0.360     5.349    
    SLICE_X162Y136       FDCE (Setup_fdce_C_D)        0.118     5.467    hdmi_inst/TMDSshiftBlue_reg[5]
  -------------------------------------------------------------------
                         required time                          5.467    
                         arrival time                          -5.271    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 hdmi_inst/blueEncoder/q_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 0.635ns (10.476%)  route 5.427ns (89.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 5.708 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518    -0.473 r  hdmi_inst/blueEncoder/q_out_reg[0]/Q
                         net (fo=5, routed)           5.427     4.954    hdmi_inst/blueEncoder_n_2
    SLICE_X162Y136       LUT3 (Prop_lut3_I0_O)        0.117     5.071 r  hdmi_inst/TMDSshiftBlue[7]_i_1/O
                         net (fo=1, routed)           0.000     5.071    hdmi_inst/TMDSshiftBlue[7]_i_1_n_0
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.708     5.708    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[7]/C
                         clock pessimism              0.000     5.708    
                         clock uncertainty           -0.360     5.349    
    SLICE_X162Y136       FDCE (Setup_fdce_C_D)        0.118     5.467    hdmi_inst/TMDSshiftBlue_reg[7]
  -------------------------------------------------------------------
                         required time                          5.467    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 hdmi_inst/blueEncoder/q_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.642ns (12.013%)  route 4.702ns (87.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 5.708 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518    -0.473 r  hdmi_inst/blueEncoder/q_out_reg[2]/Q
                         net (fo=3, routed)           4.702     4.229    hdmi_inst/blueEncoder_n_1
    SLICE_X162Y136       LUT3 (Prop_lut3_I0_O)        0.124     4.353 r  hdmi_inst/TMDSshiftBlue[2]_i_1/O
                         net (fo=1, routed)           0.000     4.353    hdmi_inst/TMDSshiftBlue[2]_i_1_n_0
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.708     5.708    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[2]/C
                         clock pessimism              0.000     5.708    
                         clock uncertainty           -0.360     5.349    
    SLICE_X162Y136       FDCE (Setup_fdce_C_D)        0.077     5.426    hdmi_inst/TMDSshiftBlue_reg[2]
  -------------------------------------------------------------------
                         required time                          5.426    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 hdmi_inst/blueEncoder/q_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 0.668ns (12.439%)  route 4.702ns (87.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 5.708 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518    -0.473 r  hdmi_inst/blueEncoder/q_out_reg[2]/Q
                         net (fo=3, routed)           4.702     4.229    hdmi_inst/blueEncoder_n_1
    SLICE_X162Y136       LUT3 (Prop_lut3_I0_O)        0.150     4.379 r  hdmi_inst/TMDSshiftBlue[4]_i_1/O
                         net (fo=1, routed)           0.000     4.379    hdmi_inst/TMDSshiftBlue[4]_i_1_n_0
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.708     5.708    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[4]/C
                         clock pessimism              0.000     5.708    
                         clock uncertainty           -0.360     5.349    
    SLICE_X162Y136       FDCE (Setup_fdce_C_D)        0.118     5.467    hdmi_inst/TMDSshiftBlue_reg[4]
  -------------------------------------------------------------------
                         required time                          5.467    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 hdmi_inst/blueEncoder/q_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 0.642ns (12.084%)  route 4.671ns (87.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 5.708 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518    -0.473 r  hdmi_inst/blueEncoder/q_out_reg[2]/Q
                         net (fo=3, routed)           4.671     4.198    hdmi_inst/blueEncoder_n_1
    SLICE_X162Y136       LUT3 (Prop_lut3_I0_O)        0.124     4.322 r  hdmi_inst/TMDSshiftBlue[6]_i_1/O
                         net (fo=1, routed)           0.000     4.322    hdmi_inst/TMDSshiftBlue[6]_i_1_n_0
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.708     5.708    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[6]/C
                         clock pessimism              0.000     5.708    
                         clock uncertainty           -0.360     5.349    
    SLICE_X162Y136       FDCE (Setup_fdce_C_D)        0.079     5.428    hdmi_inst/TMDSshiftBlue_reg[6]
  -------------------------------------------------------------------
                         required time                          5.428    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 hdmi_inst/redEncoder/q_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftRed_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 0.580ns (11.185%)  route 4.605ns (88.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 5.708 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/redEncoder/CLK
    SLICE_X163Y137       FDRE                                         r  hdmi_inst/redEncoder/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDRE (Prop_fdre_C_Q)         0.456    -0.535 r  hdmi_inst/redEncoder/q_out_reg[0]/Q
                         net (fo=5, routed)           4.605     4.071    hdmi_inst/redEncoder/q_out_reg_n_0_[0]
    SLICE_X163Y136       LUT3 (Prop_lut3_I0_O)        0.124     4.195 r  hdmi_inst/redEncoder/TMDSshiftRed[1]_i_1/O
                         net (fo=1, routed)           0.000     4.195    hdmi_inst/redEncoder_n_9
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.708     5.708    hdmi_inst/clk250MHz
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[1]/C
                         clock pessimism              0.000     5.708    
                         clock uncertainty           -0.360     5.349    
    SLICE_X163Y136       FDCE (Setup_fdce_C_D)        0.031     5.380    hdmi_inst/TMDSshiftRed_reg[1]
  -------------------------------------------------------------------
                         required time                          5.380    
                         arrival time                          -4.195    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 hdmi_inst/redEncoder/q_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftRed_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 0.608ns (11.662%)  route 4.605ns (88.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 5.708 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/redEncoder/CLK
    SLICE_X163Y137       FDRE                                         r  hdmi_inst/redEncoder/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDRE (Prop_fdre_C_Q)         0.456    -0.535 r  hdmi_inst/redEncoder/q_out_reg[0]/Q
                         net (fo=5, routed)           4.605     4.071    hdmi_inst/redEncoder/q_out_reg_n_0_[0]
    SLICE_X163Y136       LUT3 (Prop_lut3_I0_O)        0.152     4.223 r  hdmi_inst/redEncoder/TMDSshiftRed[3]_i_1/O
                         net (fo=1, routed)           0.000     4.223    hdmi_inst/redEncoder_n_7
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.708     5.708    hdmi_inst/clk250MHz
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[3]/C
                         clock pessimism              0.000     5.708    
                         clock uncertainty           -0.360     5.349    
    SLICE_X163Y136       FDCE (Setup_fdce_C_D)        0.075     5.424    hdmi_inst/TMDSshiftRed_reg[3]
  -------------------------------------------------------------------
                         required time                          5.424    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 hdmi_inst/blueEncoder/q_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 0.642ns (12.339%)  route 4.561ns (87.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 5.710 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518    -0.473 r  hdmi_inst/blueEncoder/q_out_reg[0]/Q
                         net (fo=5, routed)           4.561     4.088    hdmi_inst/blueEncoder_n_2
    SLICE_X162Y138       LUT3 (Prop_lut3_I0_O)        0.124     4.212 r  hdmi_inst/TMDSshiftBlue[0]_i_1/O
                         net (fo=1, routed)           0.000     4.212    hdmi_inst/TMDSshiftBlue[0]_i_1_n_0
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.710     5.710    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[0]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.360     5.351    
    SLICE_X162Y138       FDCE (Setup_fdce_C_D)        0.079     5.430    hdmi_inst/TMDSshiftBlue_reg[0]
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -4.212    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 hdmi_inst/blueEncoder/q_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 0.671ns (12.825%)  route 4.561ns (87.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 5.710 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518    -0.473 r  hdmi_inst/blueEncoder/q_out_reg[0]/Q
                         net (fo=5, routed)           4.561     4.088    hdmi_inst/blueEncoder_n_2
    SLICE_X162Y138       LUT3 (Prop_lut3_I0_O)        0.153     4.241 r  hdmi_inst/TMDSshiftBlue[1]_i_1/O
                         net (fo=1, routed)           0.000     4.241    hdmi_inst/TMDSshiftBlue[1]_i_1_n_0
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.710     5.710    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[1]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.360     5.351    
    SLICE_X162Y138       FDCE (Setup_fdce_C_D)        0.118     5.469    hdmi_inst/TMDSshiftBlue_reg[1]
  -------------------------------------------------------------------
                         required time                          5.469    
                         arrival time                          -4.241    
  -------------------------------------------------------------------
                         slack                                  1.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 hdmi_inst/redEncoder/q_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftRed_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.623ns (15.118%)  route 3.498ns (84.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    -1.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.709    -1.583    hdmi_inst/redEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/redEncoder/q_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.385    -1.198 r  hdmi_inst/redEncoder/q_out_reg[8]/Q
                         net (fo=1, routed)           3.498     2.300    hdmi_inst/redEncoder/q_out_reg_n_0_[8]
    SLICE_X161Y137       LUT3 (Prop_lut3_I0_O)        0.238     2.538 r  hdmi_inst/redEncoder/TMDSshiftRed[8]_i_1/O
                         net (fo=1, routed)           0.000     2.538    hdmi_inst/redEncoder_n_2
    SLICE_X161Y137       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          2.106     2.106    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.828     1.828    hdmi_inst/clk250MHz
    SLICE_X161Y137       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[8]/C
                         clock pessimism              0.000     1.828    
                         clock uncertainty            0.360     2.188    
    SLICE_X161Y137       FDCE (Hold_fdce_C_D)         0.270     2.458    hdmi_inst/TMDSshiftRed_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 hdmi_inst/blueEncoder/q_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.514ns (12.073%)  route 3.744ns (87.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    -1.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.709    -1.583    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.418    -1.165 r  hdmi_inst/blueEncoder/q_out_reg[9]/Q
                         net (fo=1, routed)           3.744     2.578    hdmi_inst/blueEncoder_n_3
    SLICE_X162Y136       LUT2 (Prop_lut2_I1_O)        0.096     2.674 r  hdmi_inst/TMDSshiftBlue[9]_i_1/O
                         net (fo=1, routed)           0.000     2.674    hdmi_inst/TMDSshiftBlue[9]_i_1_n_0
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          2.106     2.106    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.827     1.827    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[9]/C
                         clock pessimism              0.000     1.827    
                         clock uncertainty            0.360     2.187    
    SLICE_X162Y136       FDCE (Hold_fdce_C_D)         0.343     2.530    hdmi_inst/TMDSshiftBlue_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 hdmi_inst/redEncoder/q_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftRed_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.488ns (11.576%)  route 3.728ns (88.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    -1.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.709    -1.583    hdmi_inst/redEncoder/CLK
    SLICE_X163Y137       FDRE                                         r  hdmi_inst/redEncoder/q_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDRE (Prop_fdre_C_Q)         0.367    -1.216 r  hdmi_inst/redEncoder/q_out_reg[2]/Q
                         net (fo=3, routed)           3.728     2.511    hdmi_inst/redEncoder/q_out_reg_n_0_[2]
    SLICE_X163Y136       LUT3 (Prop_lut3_I0_O)        0.121     2.632 r  hdmi_inst/redEncoder/TMDSshiftRed[2]_i_1/O
                         net (fo=1, routed)           0.000     2.632    hdmi_inst/redEncoder_n_8
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          2.106     2.106    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.827     1.827    hdmi_inst/clk250MHz
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[2]/C
                         clock pessimism              0.000     1.827    
                         clock uncertainty            0.360     2.187    
    SLICE_X163Y136       FDCE (Hold_fdce_C_D)         0.289     2.476    hdmi_inst/TMDSshiftRed_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 hdmi_inst/blueEncoder/q_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.213ns (9.501%)  route 2.029ns (90.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  hdmi_inst/blueEncoder/q_out_reg[0]/Q
                         net (fo=5, routed)           2.029     1.538    hdmi_inst/blueEncoder_n_2
    SLICE_X162Y138       LUT3 (Prop_lut3_I0_O)        0.049     1.587 r  hdmi_inst/TMDSshiftBlue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.587    hdmi_inst/TMDSshiftBlue[1]_i_1_n_0
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.022     1.022    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.919     0.919    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[1]/C
                         clock pessimism              0.000     0.919    
                         clock uncertainty            0.360     1.278    
    SLICE_X162Y138       FDCE (Hold_fdce_C_D)         0.131     1.409    hdmi_inst/TMDSshiftBlue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 hdmi_inst/blueEncoder/q_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.209ns (9.340%)  route 2.029ns (90.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  hdmi_inst/blueEncoder/q_out_reg[0]/Q
                         net (fo=5, routed)           2.029     1.538    hdmi_inst/blueEncoder_n_2
    SLICE_X162Y138       LUT3 (Prop_lut3_I0_O)        0.045     1.583 r  hdmi_inst/TMDSshiftBlue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.583    hdmi_inst/TMDSshiftBlue[0]_i_1_n_0
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.022     1.022    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.919     0.919    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[0]/C
                         clock pessimism              0.000     0.919    
                         clock uncertainty            0.360     1.278    
    SLICE_X162Y138       FDCE (Hold_fdce_C_D)         0.121     1.399    hdmi_inst/TMDSshiftBlue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.193ns  (arrival time - required time)
  Source:                 hdmi_inst/blueEncoder/q_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.227ns (10.113%)  route 2.018ns (89.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/blueEncoder/CLK
    SLICE_X163Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDRE (Prop_fdre_C_Q)         0.128    -0.527 r  hdmi_inst/blueEncoder/q_out_reg[8]/Q
                         net (fo=1, routed)           2.018     1.491    hdmi_inst/blueEncoder_n_0
    SLICE_X162Y136       LUT3 (Prop_lut3_I0_O)        0.099     1.590 r  hdmi_inst/TMDSshiftBlue[8]_i_1/O
                         net (fo=1, routed)           0.000     1.590    hdmi_inst/TMDSshiftBlue[8]_i_1_n_0
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.022     1.022    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.916     0.916    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[8]/C
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.360     1.275    
    SLICE_X162Y136       FDCE (Hold_fdce_C_D)         0.121     1.396    hdmi_inst/TMDSshiftBlue_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.193    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 hdmi_inst/redEncoder/q_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftRed_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.186ns (8.279%)  route 2.061ns (91.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/redEncoder/CLK
    SLICE_X163Y137       FDRE                                         r  hdmi_inst/redEncoder/q_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  hdmi_inst/redEncoder/q_out_reg[9]/Q
                         net (fo=1, routed)           2.061     1.547    hdmi_inst/redEncoder/q_out_reg_n_0_[9]
    SLICE_X161Y137       LUT2 (Prop_lut2_I1_O)        0.045     1.592 r  hdmi_inst/redEncoder/TMDSshiftRed[9]_i_1/O
                         net (fo=1, routed)           0.000     1.592    hdmi_inst/redEncoder_n_1
    SLICE_X161Y137       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.022     1.022    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.917     0.917    hdmi_inst/clk250MHz
    SLICE_X161Y137       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[9]/C
                         clock pessimism              0.000     0.917    
                         clock uncertainty            0.360     1.276    
    SLICE_X161Y137       FDCE (Hold_fdce_C_D)         0.107     1.383    hdmi_inst/TMDSshiftRed_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 hdmi_inst/redEncoder/q_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftRed_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.186ns (8.247%)  route 2.069ns (91.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/redEncoder/CLK
    SLICE_X163Y137       FDRE                                         r  hdmi_inst/redEncoder/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  hdmi_inst/redEncoder/q_out_reg[0]/Q
                         net (fo=5, routed)           2.069     1.556    hdmi_inst/redEncoder/q_out_reg_n_0_[0]
    SLICE_X163Y136       LUT3 (Prop_lut3_I0_O)        0.045     1.601 r  hdmi_inst/redEncoder/TMDSshiftRed[3]_i_1/O
                         net (fo=1, routed)           0.000     1.601    hdmi_inst/redEncoder_n_7
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.022     1.022    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.916     0.916    hdmi_inst/clk250MHz
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[3]/C
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.360     1.275    
    SLICE_X163Y136       FDCE (Hold_fdce_C_D)         0.107     1.382    hdmi_inst/TMDSshiftRed_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 hdmi_inst/redEncoder/q_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftRed_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.467ns (10.961%)  route 3.794ns (89.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    -1.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.709    -1.583    hdmi_inst/redEncoder/CLK
    SLICE_X163Y137       FDRE                                         r  hdmi_inst/redEncoder/q_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDRE (Prop_fdre_C_Q)         0.367    -1.216 r  hdmi_inst/redEncoder/q_out_reg[2]/Q
                         net (fo=3, routed)           3.794     2.577    hdmi_inst/redEncoder/q_out_reg_n_0_[2]
    SLICE_X163Y136       LUT3 (Prop_lut3_I0_O)        0.100     2.677 r  hdmi_inst/redEncoder/TMDSshiftRed[4]_i_1/O
                         net (fo=1, routed)           0.000     2.677    hdmi_inst/redEncoder_n_6
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          2.106     2.106    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.827     1.827    hdmi_inst/clk250MHz
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[4]/C
                         clock pessimism              0.000     1.827    
                         clock uncertainty            0.360     2.187    
    SLICE_X163Y136       FDCE (Hold_fdce_C_D)         0.270     2.457    hdmi_inst/TMDSshiftRed_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 hdmi_inst/redEncoder/q_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftRed_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.461ns (10.767%)  route 3.821ns (89.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    -1.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.188ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.709    -1.583    hdmi_inst/redEncoder/CLK
    SLICE_X163Y137       FDRE                                         r  hdmi_inst/redEncoder/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDRE (Prop_fdre_C_Q)         0.367    -1.216 r  hdmi_inst/redEncoder/q_out_reg[0]/Q
                         net (fo=5, routed)           3.821     2.604    hdmi_inst/redEncoder/q_out_reg_n_0_[0]
    SLICE_X163Y136       LUT3 (Prop_lut3_I0_O)        0.094     2.698 r  hdmi_inst/redEncoder/TMDSshiftRed[7]_i_1/O
                         net (fo=1, routed)           0.000     2.698    hdmi_inst/redEncoder_n_3
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          2.106     2.106    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.827     1.827    hdmi_inst/clk250MHz
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[7]/C
                         clock pessimism              0.000     1.827    
                         clock uncertainty            0.360     2.187    
    SLICE_X163Y136       FDCE (Hold_fdce_C_D)         0.289     2.476    hdmi_inst/TMDSshiftRed_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.222    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25MHz_1
  To Clock:  clk_out1_clk_250MHz_1

Setup :            0  Failing Endpoints,  Worst Slack        0.185ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.079ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.185ns  (required time - arrival time)
  Source:                 hdmi_inst/blueEncoder/q_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        6.236ns  (logic 0.642ns (10.296%)  route 5.594ns (89.704%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 5.708 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518    -0.473 r  hdmi_inst/blueEncoder/q_out_reg[0]/Q
                         net (fo=5, routed)           5.594     5.121    hdmi_inst/blueEncoder_n_2
    SLICE_X162Y136       LUT3 (Prop_lut3_I0_O)        0.124     5.245 r  hdmi_inst/TMDSshiftBlue[3]_i_1/O
                         net (fo=1, routed)           0.000     5.245    hdmi_inst/TMDSshiftBlue[3]_i_1_n_0
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.708     5.708    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[3]/C
                         clock pessimism              0.000     5.708    
                         clock uncertainty           -0.360     5.349    
    SLICE_X162Y136       FDCE (Setup_fdce_C_D)        0.081     5.430    hdmi_inst/TMDSshiftBlue_reg[3]
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -5.245    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.196ns  (required time - arrival time)
  Source:                 hdmi_inst/blueEncoder/q_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        6.262ns  (logic 0.668ns (10.668%)  route 5.594ns (89.332%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 5.708 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518    -0.473 r  hdmi_inst/blueEncoder/q_out_reg[0]/Q
                         net (fo=5, routed)           5.594     5.121    hdmi_inst/blueEncoder_n_2
    SLICE_X162Y136       LUT3 (Prop_lut3_I0_O)        0.150     5.271 r  hdmi_inst/TMDSshiftBlue[5]_i_1/O
                         net (fo=1, routed)           0.000     5.271    hdmi_inst/TMDSshiftBlue[5]_i_1_n_0
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.708     5.708    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[5]/C
                         clock pessimism              0.000     5.708    
                         clock uncertainty           -0.360     5.349    
    SLICE_X162Y136       FDCE (Setup_fdce_C_D)        0.118     5.467    hdmi_inst/TMDSshiftBlue_reg[5]
  -------------------------------------------------------------------
                         required time                          5.467    
                         arrival time                          -5.271    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.396ns  (required time - arrival time)
  Source:                 hdmi_inst/blueEncoder/q_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        6.062ns  (logic 0.635ns (10.476%)  route 5.427ns (89.524%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 5.708 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518    -0.473 r  hdmi_inst/blueEncoder/q_out_reg[0]/Q
                         net (fo=5, routed)           5.427     4.954    hdmi_inst/blueEncoder_n_2
    SLICE_X162Y136       LUT3 (Prop_lut3_I0_O)        0.117     5.071 r  hdmi_inst/TMDSshiftBlue[7]_i_1/O
                         net (fo=1, routed)           0.000     5.071    hdmi_inst/TMDSshiftBlue[7]_i_1_n_0
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.708     5.708    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[7]/C
                         clock pessimism              0.000     5.708    
                         clock uncertainty           -0.360     5.349    
    SLICE_X162Y136       FDCE (Setup_fdce_C_D)        0.118     5.467    hdmi_inst/TMDSshiftBlue_reg[7]
  -------------------------------------------------------------------
                         required time                          5.467    
                         arrival time                          -5.071    
  -------------------------------------------------------------------
                         slack                                  0.396    

Slack (MET) :             1.072ns  (required time - arrival time)
  Source:                 hdmi_inst/blueEncoder/q_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        5.344ns  (logic 0.642ns (12.013%)  route 4.702ns (87.987%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 5.708 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518    -0.473 r  hdmi_inst/blueEncoder/q_out_reg[2]/Q
                         net (fo=3, routed)           4.702     4.229    hdmi_inst/blueEncoder_n_1
    SLICE_X162Y136       LUT3 (Prop_lut3_I0_O)        0.124     4.353 r  hdmi_inst/TMDSshiftBlue[2]_i_1/O
                         net (fo=1, routed)           0.000     4.353    hdmi_inst/TMDSshiftBlue[2]_i_1_n_0
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.708     5.708    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[2]/C
                         clock pessimism              0.000     5.708    
                         clock uncertainty           -0.360     5.349    
    SLICE_X162Y136       FDCE (Setup_fdce_C_D)        0.077     5.426    hdmi_inst/TMDSshiftBlue_reg[2]
  -------------------------------------------------------------------
                         required time                          5.426    
                         arrival time                          -4.353    
  -------------------------------------------------------------------
                         slack                                  1.072    

Slack (MET) :             1.087ns  (required time - arrival time)
  Source:                 hdmi_inst/blueEncoder/q_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        5.370ns  (logic 0.668ns (12.439%)  route 4.702ns (87.561%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 5.708 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518    -0.473 r  hdmi_inst/blueEncoder/q_out_reg[2]/Q
                         net (fo=3, routed)           4.702     4.229    hdmi_inst/blueEncoder_n_1
    SLICE_X162Y136       LUT3 (Prop_lut3_I0_O)        0.150     4.379 r  hdmi_inst/TMDSshiftBlue[4]_i_1/O
                         net (fo=1, routed)           0.000     4.379    hdmi_inst/TMDSshiftBlue[4]_i_1_n_0
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.708     5.708    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[4]/C
                         clock pessimism              0.000     5.708    
                         clock uncertainty           -0.360     5.349    
    SLICE_X162Y136       FDCE (Setup_fdce_C_D)        0.118     5.467    hdmi_inst/TMDSshiftBlue_reg[4]
  -------------------------------------------------------------------
                         required time                          5.467    
                         arrival time                          -4.379    
  -------------------------------------------------------------------
                         slack                                  1.087    

Slack (MET) :             1.106ns  (required time - arrival time)
  Source:                 hdmi_inst/blueEncoder/q_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        5.313ns  (logic 0.642ns (12.084%)  route 4.671ns (87.916%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 5.708 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518    -0.473 r  hdmi_inst/blueEncoder/q_out_reg[2]/Q
                         net (fo=3, routed)           4.671     4.198    hdmi_inst/blueEncoder_n_1
    SLICE_X162Y136       LUT3 (Prop_lut3_I0_O)        0.124     4.322 r  hdmi_inst/TMDSshiftBlue[6]_i_1/O
                         net (fo=1, routed)           0.000     4.322    hdmi_inst/TMDSshiftBlue[6]_i_1_n_0
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.708     5.708    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[6]/C
                         clock pessimism              0.000     5.708    
                         clock uncertainty           -0.360     5.349    
    SLICE_X162Y136       FDCE (Setup_fdce_C_D)        0.079     5.428    hdmi_inst/TMDSshiftBlue_reg[6]
  -------------------------------------------------------------------
                         required time                          5.428    
                         arrival time                          -4.322    
  -------------------------------------------------------------------
                         slack                                  1.106    

Slack (MET) :             1.185ns  (required time - arrival time)
  Source:                 hdmi_inst/redEncoder/q_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftRed_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        5.185ns  (logic 0.580ns (11.185%)  route 4.605ns (88.815%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 5.708 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/redEncoder/CLK
    SLICE_X163Y137       FDRE                                         r  hdmi_inst/redEncoder/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDRE (Prop_fdre_C_Q)         0.456    -0.535 r  hdmi_inst/redEncoder/q_out_reg[0]/Q
                         net (fo=5, routed)           4.605     4.071    hdmi_inst/redEncoder/q_out_reg_n_0_[0]
    SLICE_X163Y136       LUT3 (Prop_lut3_I0_O)        0.124     4.195 r  hdmi_inst/redEncoder/TMDSshiftRed[1]_i_1/O
                         net (fo=1, routed)           0.000     4.195    hdmi_inst/redEncoder_n_9
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.708     5.708    hdmi_inst/clk250MHz
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[1]/C
                         clock pessimism              0.000     5.708    
                         clock uncertainty           -0.360     5.349    
    SLICE_X163Y136       FDCE (Setup_fdce_C_D)        0.031     5.380    hdmi_inst/TMDSshiftRed_reg[1]
  -------------------------------------------------------------------
                         required time                          5.380    
                         arrival time                          -4.195    
  -------------------------------------------------------------------
                         slack                                  1.185    

Slack (MET) :             1.201ns  (required time - arrival time)
  Source:                 hdmi_inst/redEncoder/q_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftRed_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        5.213ns  (logic 0.608ns (11.662%)  route 4.605ns (88.338%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.699ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.708ns = ( 5.708 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/redEncoder/CLK
    SLICE_X163Y137       FDRE                                         r  hdmi_inst/redEncoder/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDRE (Prop_fdre_C_Q)         0.456    -0.535 r  hdmi_inst/redEncoder/q_out_reg[0]/Q
                         net (fo=5, routed)           4.605     4.071    hdmi_inst/redEncoder/q_out_reg_n_0_[0]
    SLICE_X163Y136       LUT3 (Prop_lut3_I0_O)        0.152     4.223 r  hdmi_inst/redEncoder/TMDSshiftRed[3]_i_1/O
                         net (fo=1, routed)           0.000     4.223    hdmi_inst/redEncoder_n_7
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.708     5.708    hdmi_inst/clk250MHz
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[3]/C
                         clock pessimism              0.000     5.708    
                         clock uncertainty           -0.360     5.349    
    SLICE_X163Y136       FDCE (Setup_fdce_C_D)        0.075     5.424    hdmi_inst/TMDSshiftRed_reg[3]
  -------------------------------------------------------------------
                         required time                          5.424    
                         arrival time                          -4.223    
  -------------------------------------------------------------------
                         slack                                  1.201    

Slack (MET) :             1.218ns  (required time - arrival time)
  Source:                 hdmi_inst/blueEncoder/q_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        5.203ns  (logic 0.642ns (12.339%)  route 4.561ns (87.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 5.710 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518    -0.473 r  hdmi_inst/blueEncoder/q_out_reg[0]/Q
                         net (fo=5, routed)           4.561     4.088    hdmi_inst/blueEncoder_n_2
    SLICE_X162Y138       LUT3 (Prop_lut3_I0_O)        0.124     4.212 r  hdmi_inst/TMDSshiftBlue[0]_i_1/O
                         net (fo=1, routed)           0.000     4.212    hdmi_inst/TMDSshiftBlue[0]_i_1_n_0
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.710     5.710    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[0]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.360     5.351    
    SLICE_X162Y138       FDCE (Setup_fdce_C_D)        0.079     5.430    hdmi_inst/TMDSshiftBlue_reg[0]
  -------------------------------------------------------------------
                         required time                          5.430    
                         arrival time                          -4.212    
  -------------------------------------------------------------------
                         slack                                  1.218    

Slack (MET) :             1.228ns  (required time - arrival time)
  Source:                 hdmi_inst/blueEncoder/q_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk_out1_clk_250MHz_1 rise@4.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        5.232ns  (logic 0.671ns (12.825%)  route 4.561ns (87.175%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        2.701ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.710ns = ( 5.710 - 4.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.518    -0.473 r  hdmi_inst/blueEncoder/q_out_reg[0]/Q
                         net (fo=5, routed)           4.561     4.088    hdmi_inst/blueEncoder_n_2
    SLICE_X162Y138       LUT3 (Prop_lut3_I0_O)        0.153     4.241 r  hdmi_inst/TMDSshiftBlue[1]_i_1/O
                         net (fo=1, routed)           0.000     4.241    hdmi_inst/TMDSshiftBlue[1]_i_1_n_0
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      4.000     4.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     4.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.972     5.972    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.637     1.335 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.574     3.909    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     4.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.710     5.710    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[1]/C
                         clock pessimism              0.000     5.710    
                         clock uncertainty           -0.360     5.351    
    SLICE_X162Y138       FDCE (Setup_fdce_C_D)        0.118     5.469    hdmi_inst/TMDSshiftBlue_reg[1]
  -------------------------------------------------------------------
                         required time                          5.469    
                         arrival time                          -4.241    
  -------------------------------------------------------------------
                         slack                                  1.228    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 hdmi_inst/redEncoder/q_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftRed_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 0.623ns (15.118%)  route 3.498ns (84.882%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.412ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.828ns
    Source Clock Delay      (SCD):    -1.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.709    -1.583    hdmi_inst/redEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/redEncoder/q_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.385    -1.198 r  hdmi_inst/redEncoder/q_out_reg[8]/Q
                         net (fo=1, routed)           3.498     2.300    hdmi_inst/redEncoder/q_out_reg_n_0_[8]
    SLICE_X161Y137       LUT3 (Prop_lut3_I0_O)        0.238     2.538 r  hdmi_inst/redEncoder/TMDSshiftRed[8]_i_1/O
                         net (fo=1, routed)           0.000     2.538    hdmi_inst/redEncoder_n_2
    SLICE_X161Y137       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          2.106     2.106    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.828     1.828    hdmi_inst/clk250MHz
    SLICE_X161Y137       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[8]/C
                         clock pessimism              0.000     1.828    
                         clock uncertainty            0.360     2.188    
    SLICE_X161Y137       FDCE (Hold_fdce_C_D)         0.270     2.458    hdmi_inst/TMDSshiftRed_reg[8]
  -------------------------------------------------------------------
                         required time                         -2.458    
                         arrival time                           2.538    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.144ns  (arrival time - required time)
  Source:                 hdmi_inst/blueEncoder/q_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        4.258ns  (logic 0.514ns (12.073%)  route 3.744ns (87.927%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        3.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    -1.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.709    -1.583    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.418    -1.165 r  hdmi_inst/blueEncoder/q_out_reg[9]/Q
                         net (fo=1, routed)           3.744     2.578    hdmi_inst/blueEncoder_n_3
    SLICE_X162Y136       LUT2 (Prop_lut2_I1_O)        0.096     2.674 r  hdmi_inst/TMDSshiftBlue[9]_i_1/O
                         net (fo=1, routed)           0.000     2.674    hdmi_inst/TMDSshiftBlue[9]_i_1_n_0
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          2.106     2.106    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.827     1.827    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[9]/C
                         clock pessimism              0.000     1.827    
                         clock uncertainty            0.360     2.187    
    SLICE_X162Y136       FDCE (Hold_fdce_C_D)         0.343     2.530    hdmi_inst/TMDSshiftBlue_reg[9]
  -------------------------------------------------------------------
                         required time                         -2.530    
                         arrival time                           2.674    
  -------------------------------------------------------------------
                         slack                                  0.144    

Slack (MET) :             0.156ns  (arrival time - required time)
  Source:                 hdmi_inst/redEncoder/q_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftRed_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        4.216ns  (logic 0.488ns (11.576%)  route 3.728ns (88.424%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    -1.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.709    -1.583    hdmi_inst/redEncoder/CLK
    SLICE_X163Y137       FDRE                                         r  hdmi_inst/redEncoder/q_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDRE (Prop_fdre_C_Q)         0.367    -1.216 r  hdmi_inst/redEncoder/q_out_reg[2]/Q
                         net (fo=3, routed)           3.728     2.511    hdmi_inst/redEncoder/q_out_reg_n_0_[2]
    SLICE_X163Y136       LUT3 (Prop_lut3_I0_O)        0.121     2.632 r  hdmi_inst/redEncoder/TMDSshiftRed[2]_i_1/O
                         net (fo=1, routed)           0.000     2.632    hdmi_inst/redEncoder_n_8
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          2.106     2.106    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.827     1.827    hdmi_inst/clk250MHz
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[2]/C
                         clock pessimism              0.000     1.827    
                         clock uncertainty            0.360     2.187    
    SLICE_X163Y136       FDCE (Hold_fdce_C_D)         0.289     2.476    hdmi_inst/TMDSshiftRed_reg[2]
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           2.632    
  -------------------------------------------------------------------
                         slack                                  0.156    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 hdmi_inst/blueEncoder/q_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.242ns  (logic 0.213ns (9.501%)  route 2.029ns (90.499%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  hdmi_inst/blueEncoder/q_out_reg[0]/Q
                         net (fo=5, routed)           2.029     1.538    hdmi_inst/blueEncoder_n_2
    SLICE_X162Y138       LUT3 (Prop_lut3_I0_O)        0.049     1.587 r  hdmi_inst/TMDSshiftBlue[1]_i_1/O
                         net (fo=1, routed)           0.000     1.587    hdmi_inst/TMDSshiftBlue[1]_i_1_n_0
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.022     1.022    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.919     0.919    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[1]/C
                         clock pessimism              0.000     0.919    
                         clock uncertainty            0.360     1.278    
    SLICE_X162Y138       FDCE (Hold_fdce_C_D)         0.131     1.409    hdmi_inst/TMDSshiftBlue_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.409    
                         arrival time                           1.587    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 hdmi_inst/blueEncoder/q_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.238ns  (logic 0.209ns (9.340%)  route 2.029ns (90.660%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.573ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.919ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X162Y137       FDRE (Prop_fdre_C_Q)         0.164    -0.491 r  hdmi_inst/blueEncoder/q_out_reg[0]/Q
                         net (fo=5, routed)           2.029     1.538    hdmi_inst/blueEncoder_n_2
    SLICE_X162Y138       LUT3 (Prop_lut3_I0_O)        0.045     1.583 r  hdmi_inst/TMDSshiftBlue[0]_i_1/O
                         net (fo=1, routed)           0.000     1.583    hdmi_inst/TMDSshiftBlue[0]_i_1_n_0
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.022     1.022    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.919     0.919    hdmi_inst/clk250MHz
    SLICE_X162Y138       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[0]/C
                         clock pessimism              0.000     0.919    
                         clock uncertainty            0.360     1.278    
    SLICE_X162Y138       FDCE (Hold_fdce_C_D)         0.121     1.399    hdmi_inst/TMDSshiftBlue_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.399    
                         arrival time                           1.583    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.194ns  (arrival time - required time)
  Source:                 hdmi_inst/blueEncoder/q_out_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftBlue_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.245ns  (logic 0.227ns (10.113%)  route 2.018ns (89.887%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/blueEncoder/CLK
    SLICE_X163Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDRE (Prop_fdre_C_Q)         0.128    -0.527 r  hdmi_inst/blueEncoder/q_out_reg[8]/Q
                         net (fo=1, routed)           2.018     1.491    hdmi_inst/blueEncoder_n_0
    SLICE_X162Y136       LUT3 (Prop_lut3_I0_O)        0.099     1.590 r  hdmi_inst/TMDSshiftBlue[8]_i_1/O
                         net (fo=1, routed)           0.000     1.590    hdmi_inst/TMDSshiftBlue[8]_i_1_n_0
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.022     1.022    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.916     0.916    hdmi_inst/clk250MHz
    SLICE_X162Y136       FDCE                                         r  hdmi_inst/TMDSshiftBlue_reg[8]/C
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.360     1.275    
    SLICE_X162Y136       FDCE (Hold_fdce_C_D)         0.121     1.396    hdmi_inst/TMDSshiftBlue_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.396    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.194    

Slack (MET) :             0.209ns  (arrival time - required time)
  Source:                 hdmi_inst/redEncoder/q_out_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftRed_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.247ns  (logic 0.186ns (8.279%)  route 2.061ns (91.721%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.571ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.917ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/redEncoder/CLK
    SLICE_X163Y137       FDRE                                         r  hdmi_inst/redEncoder/q_out_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  hdmi_inst/redEncoder/q_out_reg[9]/Q
                         net (fo=1, routed)           2.061     1.547    hdmi_inst/redEncoder/q_out_reg_n_0_[9]
    SLICE_X161Y137       LUT2 (Prop_lut2_I1_O)        0.045     1.592 r  hdmi_inst/redEncoder/TMDSshiftRed[9]_i_1/O
                         net (fo=1, routed)           0.000     1.592    hdmi_inst/redEncoder_n_1
    SLICE_X161Y137       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.022     1.022    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.917     0.917    hdmi_inst/clk250MHz
    SLICE_X161Y137       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[9]/C
                         clock pessimism              0.000     0.917    
                         clock uncertainty            0.360     1.276    
    SLICE_X161Y137       FDCE (Hold_fdce_C_D)         0.107     1.383    hdmi_inst/TMDSshiftRed_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.383    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.209    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 hdmi_inst/redEncoder/q_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftRed_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        2.255ns  (logic 0.186ns (8.247%)  route 2.069ns (91.753%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        1.570ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.916ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/redEncoder/CLK
    SLICE_X163Y137       FDRE                                         r  hdmi_inst/redEncoder/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDRE (Prop_fdre_C_Q)         0.141    -0.514 r  hdmi_inst/redEncoder/q_out_reg[0]/Q
                         net (fo=5, routed)           2.069     1.556    hdmi_inst/redEncoder/q_out_reg_n_0_[0]
    SLICE_X163Y136       LUT3 (Prop_lut3_I0_O)        0.045     1.601 r  hdmi_inst/redEncoder/TMDSshiftRed[3]_i_1/O
                         net (fo=1, routed)           0.000     1.601    hdmi_inst/redEncoder_n_7
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.022     1.022    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.040    -1.018 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.989    -0.029    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          0.916     0.916    hdmi_inst/clk250MHz
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[3]/C
                         clock pessimism              0.000     0.916    
                         clock uncertainty            0.360     1.275    
    SLICE_X163Y136       FDCE (Hold_fdce_C_D)         0.107     1.382    hdmi_inst/TMDSshiftRed_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.382    
                         arrival time                           1.601    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.220ns  (arrival time - required time)
  Source:                 hdmi_inst/redEncoder/q_out_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftRed_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        4.261ns  (logic 0.467ns (10.961%)  route 3.794ns (89.039%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    -1.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.709    -1.583    hdmi_inst/redEncoder/CLK
    SLICE_X163Y137       FDRE                                         r  hdmi_inst/redEncoder/q_out_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDRE (Prop_fdre_C_Q)         0.367    -1.216 r  hdmi_inst/redEncoder/q_out_reg[2]/Q
                         net (fo=3, routed)           3.794     2.577    hdmi_inst/redEncoder/q_out_reg_n_0_[2]
    SLICE_X163Y136       LUT3 (Prop_lut3_I0_O)        0.100     2.677 r  hdmi_inst/redEncoder/TMDSshiftRed[4]_i_1/O
                         net (fo=1, routed)           0.000     2.677    hdmi_inst/redEncoder_n_6
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          2.106     2.106    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.827     1.827    hdmi_inst/clk250MHz
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[4]/C
                         clock pessimism              0.000     1.827    
                         clock uncertainty            0.360     2.187    
    SLICE_X163Y136       FDCE (Hold_fdce_C_D)         0.270     2.457    hdmi_inst/TMDSshiftRed_reg[4]
  -------------------------------------------------------------------
                         required time                         -2.457    
                         arrival time                           2.677    
  -------------------------------------------------------------------
                         slack                                  0.220    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 hdmi_inst/redEncoder/q_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/TMDSshiftRed_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_250MHz_1  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk_out1_clk_250MHz_1
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_250MHz_1 rise@0.000ns - clk_out1_clk_25MHz_1 rise@0.000ns)
  Data Path Delay:        4.282ns  (logic 0.461ns (10.767%)  route 3.821ns (89.233%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        3.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.827ns
    Source Clock Delay      (SCD):    -1.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.360ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.187ns
    Phase Error              (PE):    0.260ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405     1.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    -5.107 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    -3.384    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    -3.293 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.709    -1.583    hdmi_inst/redEncoder/CLK
    SLICE_X163Y137       FDRE                                         r  hdmi_inst/redEncoder/q_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X163Y137       FDRE (Prop_fdre_C_Q)         0.367    -1.216 r  hdmi_inst/redEncoder/q_out_reg[0]/Q
                         net (fo=5, routed)           3.821     2.604    hdmi_inst/redEncoder/q_out_reg_n_0_[0]
    SLICE_X163Y136       LUT3 (Prop_lut3_I0_O)        0.094     2.698 r  hdmi_inst/redEncoder/TMDSshiftRed[7]_i_1/O
                         net (fo=1, routed)           0.000     2.698    hdmi_inst/redEncoder_n_3
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_250MHz_1 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          2.106     2.106    hdmi_inst/fastclocking/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -4.900    -2.793 r  hdmi_inst/fastclocking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.697    -0.096    hdmi_inst/fastclocking/inst/clk_out1_clk_250MHz
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  hdmi_inst/fastclocking/inst/clkout1_buf/O
                         net (fo=25, routed)          1.827     1.827    hdmi_inst/clk250MHz
    SLICE_X163Y136       FDCE                                         r  hdmi_inst/TMDSshiftRed_reg[7]/C
                         clock pessimism              0.000     1.827    
                         clock uncertainty            0.360     2.187    
    SLICE_X163Y136       FDCE (Hold_fdce_C_D)         0.289     2.476    hdmi_inst/TMDSshiftRed_reg[7]
  -------------------------------------------------------------------
                         required time                         -2.476    
                         arrival time                           2.698    
  -------------------------------------------------------------------
                         slack                                  0.222    





---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_25MHz
  To Clock:  clk_out1_clk_25MHz_1

Setup :            0  Failing Endpoints,  Worst Slack       35.972ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             35.972ns  (required time - arrival time)
  Source:                 hdmi_inst/counterX_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/q_out_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        3.971ns  (logic 1.199ns (30.194%)  route 2.772ns (69.806%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 38.417 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.827    -0.992    hdmi_inst/CLK
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.419    -0.573 f  hdmi_inst/counterX_reg[7]/Q
                         net (fo=15, routed)          1.153     0.580    hdmi_inst/blueEncoder/Q[3]
    SLICE_X161Y137       LUT3 (Prop_lut3_I1_O)        0.329     0.909 r  hdmi_inst/blueEncoder/q_out[9]_i_5/O
                         net (fo=1, routed)           0.674     1.583    hdmi_inst/blueEncoder/q_out[9]_i_5_n_0
    SLICE_X161Y137       LUT6 (Prop_lut6_I1_O)        0.327     1.910 r  hdmi_inst/blueEncoder/q_out[9]_i_3/O
                         net (fo=1, routed)           0.945     2.855    hdmi_inst/blueEncoder/q_out[9]_i_3_n_0
    SLICE_X162Y137       LUT6 (Prop_lut6_I5_O)        0.124     2.979 r  hdmi_inst/blueEncoder/q_out[9]_i_1/O
                         net (fo=1, routed)           0.000     2.979    hdmi_inst/blueEncoder/q_out[9]_i_1_n_0
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.709    38.417    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[9]/C
                         clock pessimism              0.554    38.970    
                         clock uncertainty           -0.098    38.873    
    SLICE_X162Y137       FDRE (Setup_fdre_C_D)        0.079    38.952    hdmi_inst/blueEncoder/q_out_reg[9]
  -------------------------------------------------------------------
                         required time                         38.952    
                         arrival time                          -2.979    
  -------------------------------------------------------------------
                         slack                                 35.972    

Slack (MET) :             36.703ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterY_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        3.278ns  (logic 1.251ns (38.158%)  route 2.027ns (61.842%))
  Logic Levels:           3  (LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.585ns = ( 38.415 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.993ns
    Clock Pessimism Removal (CPR):    0.593ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.826    -0.993    hdmi_inst/CLK
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y137       FDCE (Prop_fdce_C_Q)         0.478    -0.515 r  hdmi_inst/counterY_reg[1]/Q
                         net (fo=10, routed)          0.923     0.408    hdmi_inst/counterY_reg_n_0_[1]
    SLICE_X159Y137       LUT5 (Prop_lut5_I0_O)        0.323     0.731 f  hdmi_inst/counterY[8]_i_2/O
                         net (fo=4, routed)           0.449     1.180    hdmi_inst/counterY[8]_i_2_n_0
    SLICE_X159Y137       LUT6 (Prop_lut6_I0_O)        0.326     1.506 r  hdmi_inst/counterY[9]_i_3/O
                         net (fo=1, routed)           0.655     2.162    hdmi_inst/counterY[9]_i_3_n_0
    SLICE_X158Y137       LUT6 (Prop_lut6_I3_O)        0.124     2.286 r  hdmi_inst/counterY[9]_i_2/O
                         net (fo=1, routed)           0.000     2.286    hdmi_inst/counterY[9]_i_2_n_0
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.707    38.415    hdmi_inst/CLK
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[9]/C
                         clock pessimism              0.593    39.007    
                         clock uncertainty           -0.098    38.910    
    SLICE_X158Y137       FDCE (Setup_fdce_C_D)        0.079    38.989    hdmi_inst/counterY_reg[9]
  -------------------------------------------------------------------
                         required time                         38.989    
                         arrival time                          -2.286    
  -------------------------------------------------------------------
                         slack                                 36.703    

Slack (MET) :             36.703ns  (required time - arrival time)
  Source:                 hdmi_inst/counterX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/q_out_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        3.114ns  (logic 0.704ns (22.605%)  route 2.410ns (77.395%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.038ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 38.417 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.992ns
    Clock Pessimism Removal (CPR):    0.554ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.827    -0.992    hdmi_inst/CLK
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.456    -0.536 r  hdmi_inst/counterX_reg[6]/Q
                         net (fo=10, routed)          1.013     0.477    hdmi_inst/blueEncoder/Q[2]
    SLICE_X162Y138       LUT6 (Prop_lut6_I3_O)        0.124     0.601 r  hdmi_inst/blueEncoder/q_out[8]_i_2/O
                         net (fo=3, routed)           0.829     1.430    hdmi_inst/blueEncoder/q_out[8]_i_2_n_0
    SLICE_X162Y137       LUT5 (Prop_lut5_I1_O)        0.124     1.554 r  hdmi_inst/blueEncoder/q_out[8]_i_1/O
                         net (fo=1, routed)           0.568     2.123    hdmi_inst/blueEncoder/q_out[8]_i_1_n_0
    SLICE_X163Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.709    38.417    hdmi_inst/blueEncoder/CLK
    SLICE_X163Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[8]/C
                         clock pessimism              0.554    38.970    
                         clock uncertainty           -0.098    38.873    
    SLICE_X163Y137       FDRE (Setup_fdre_C_D)       -0.047    38.826    hdmi_inst/blueEncoder/q_out_reg[8]
  -------------------------------------------------------------------
                         required time                         38.826    
                         arrival time                          -2.123    
  -------------------------------------------------------------------
                         slack                                 36.703    

Slack (MET) :             36.710ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/q_out_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        3.246ns  (logic 1.061ns (32.684%)  route 2.185ns (67.316%))
  Logic Levels:           3  (LUT4=1 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.583ns = ( 38.417 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 f  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 r  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.377     0.875    hdmi_inst/blueEncoder/counterY_reg[7]
    SLICE_X163Y137       LUT6 (Prop_lut6_I5_O)        0.327     1.202 r  hdmi_inst/blueEncoder/q_out[0]_i_3/O
                         net (fo=1, routed)           0.929     2.131    hdmi_inst/blueEncoder/q_out[0]_i_3_n_0
    SLICE_X162Y137       LUT6 (Prop_lut6_I5_O)        0.124     2.255 r  hdmi_inst/blueEncoder/q_out[0]_i_1__0/O
                         net (fo=1, routed)           0.000     2.255    hdmi_inst/blueEncoder/q_out[0]_i_1__0_n_0
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.709    38.417    hdmi_inst/blueEncoder/CLK
    SLICE_X162Y137       FDRE                                         r  hdmi_inst/blueEncoder/q_out_reg[0]/C
                         clock pessimism              0.568    38.984    
                         clock uncertainty           -0.098    38.887    
    SLICE_X162Y137       FDRE (Setup_fdre_C_D)        0.079    38.966    hdmi_inst/blueEncoder/q_out_reg[0]
  -------------------------------------------------------------------
                         required time                         38.966    
                         arrival time                          -2.255    
  -------------------------------------------------------------------
                         slack                                 36.710    

Slack (MET) :             36.834ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/disparity_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.937ns (35.822%)  route 1.679ns (64.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 r  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 f  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.448     0.946    hdmi_inst/redEncoder/q_out_reg[0]_6
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.327     1.273 r  hdmi_inst/redEncoder/disparity[4]_i_1/O
                         net (fo=9, routed)           0.352     1.625    hdmi_inst/blueEncoder/SR[0]
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710    38.418    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[1]/C
                         clock pessimism              0.568    38.985    
                         clock uncertainty           -0.098    38.888    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429    38.459    hdmi_inst/blueEncoder/disparity_reg[1]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 36.834    

Slack (MET) :             36.834ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/disparity_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.937ns (35.822%)  route 1.679ns (64.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 r  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 f  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.448     0.946    hdmi_inst/redEncoder/q_out_reg[0]_6
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.327     1.273 r  hdmi_inst/redEncoder/disparity[4]_i_1/O
                         net (fo=9, routed)           0.352     1.625    hdmi_inst/blueEncoder/SR[0]
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710    38.418    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[2]/C
                         clock pessimism              0.568    38.985    
                         clock uncertainty           -0.098    38.888    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429    38.459    hdmi_inst/blueEncoder/disparity_reg[2]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 36.834    

Slack (MET) :             36.834ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/disparity_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.937ns (35.822%)  route 1.679ns (64.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 r  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 f  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.448     0.946    hdmi_inst/redEncoder/q_out_reg[0]_6
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.327     1.273 r  hdmi_inst/redEncoder/disparity[4]_i_1/O
                         net (fo=9, routed)           0.352     1.625    hdmi_inst/blueEncoder/SR[0]
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710    38.418    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[3]/C
                         clock pessimism              0.568    38.985    
                         clock uncertainty           -0.098    38.888    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429    38.459    hdmi_inst/blueEncoder/disparity_reg[3]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 36.834    

Slack (MET) :             36.834ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/disparity_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.937ns (35.822%)  route 1.679ns (64.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 r  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 f  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.448     0.946    hdmi_inst/redEncoder/q_out_reg[0]_6
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.327     1.273 r  hdmi_inst/redEncoder/disparity[4]_i_1/O
                         net (fo=9, routed)           0.352     1.625    hdmi_inst/blueEncoder/SR[0]
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710    38.418    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[4]/C
                         clock pessimism              0.568    38.985    
                         clock uncertainty           -0.098    38.888    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429    38.459    hdmi_inst/blueEncoder/disparity_reg[4]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 36.834    

Slack (MET) :             36.834ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/redEncoder/disparity_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.937ns (35.822%)  route 1.679ns (64.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 r  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 f  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.448     0.946    hdmi_inst/redEncoder/q_out_reg[0]_6
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.327     1.273 r  hdmi_inst/redEncoder/disparity[4]_i_1/O
                         net (fo=9, routed)           0.352     1.625    hdmi_inst/redEncoder/SR[0]
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710    38.418    hdmi_inst/redEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[1]/C
                         clock pessimism              0.568    38.985    
                         clock uncertainty           -0.098    38.888    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429    38.459    hdmi_inst/redEncoder/disparity_reg[1]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 36.834    

Slack (MET) :             36.834ns  (required time - arrival time)
  Source:                 hdmi_inst/counterY_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/redEncoder/disparity_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_25MHz_1 rise@40.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        2.616ns  (logic 0.937ns (35.822%)  route 1.679ns (64.178%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.582ns = ( 38.418 - 40.000 ) 
    Source Clock Delay      (SCD):    -0.991ns
    Clock Pessimism Removal (CPR):    0.568ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.475     1.475 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.708    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.432    -4.724 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.808    -2.915    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -2.819 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.828    -0.991    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.456    -0.535 r  hdmi_inst/counterY_reg[7]/Q
                         net (fo=5, routed)           0.879     0.344    hdmi_inst/blueEncoder/q_out_reg[2]_1[6]
    SLICE_X160Y137       LUT4 (Prop_lut4_I0_O)        0.154     0.498 f  hdmi_inst/blueEncoder/disparity[4]_i_3/O
                         net (fo=10, routed)          0.448     0.946    hdmi_inst/redEncoder/q_out_reg[0]_6
    SLICE_X161Y137       LUT5 (Prop_lut5_I4_O)        0.327     1.273 r  hdmi_inst/redEncoder/disparity[4]_i_1/O
                         net (fo=9, routed)           0.352     1.625    hdmi_inst/redEncoder/SR[0]
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                     40.000    40.000 r  
    R4                                                0.000    40.000 r  clk (IN)
                         net (fo=0)                   0.000    40.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         1.405    41.405 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162    42.567    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.674    34.893 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.723    36.616    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    36.707 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          1.710    38.418    hdmi_inst/redEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[2]/C
                         clock pessimism              0.568    38.985    
                         clock uncertainty           -0.098    38.888    
    SLICE_X161Y138       FDRE (Setup_fdre_C_R)       -0.429    38.459    hdmi_inst/redEncoder/disparity_reg[2]
  -------------------------------------------------------------------
                         required time                         38.459    
                         arrival time                          -1.625    
  -------------------------------------------------------------------
                         slack                                 36.834    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 hdmi_inst/redEncoder/disparity_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/redEncoder/disparity_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.341ns  (logic 0.183ns (53.649%)  route 0.158ns (46.351%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.646    -0.654    hdmi_inst/redEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 f  hdmi_inst/redEncoder/disparity_reg[3]/Q
                         net (fo=2, routed)           0.158    -0.355    hdmi_inst/redEncoder/disparity_reg_n_0_[3]
    SLICE_X161Y138       LUT4 (Prop_lut4_I3_O)        0.042    -0.313 r  hdmi_inst/redEncoder/disparity[4]_i_2/O
                         net (fo=1, routed)           0.000    -0.313    hdmi_inst/redEncoder/disparity[4]_i_2_n_0
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.919    -0.895    hdmi_inst/redEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[4]/C
                         clock pessimism              0.241    -0.654    
                         clock uncertainty            0.098    -0.556    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.107    -0.449    hdmi_inst/redEncoder/disparity_reg[4]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.313    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.140ns  (arrival time - required time)
  Source:                 hdmi_inst/counterX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterX_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.394%)  route 0.183ns (49.606%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/CLK
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  hdmi_inst/counterX_reg[6]/Q
                         net (fo=10, routed)          0.183    -0.331    hdmi_inst/counterX_reg_n_0_[6]
    SLICE_X160Y138       LUT6 (Prop_lut6_I1_O)        0.045    -0.286 r  hdmi_inst/counterX[5]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    hdmi_inst/counterX[5]
    SLICE_X160Y138       FDCE                                         r  hdmi_inst/counterX_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.919    -0.895    hdmi_inst/CLK
    SLICE_X160Y138       FDCE                                         r  hdmi_inst/counterX_reg[5]/C
                         clock pessimism              0.280    -0.615    
                         clock uncertainty            0.098    -0.517    
    SLICE_X160Y138       FDCE (Hold_fdce_C_D)         0.092    -0.425    hdmi_inst/counterX_reg[5]
  -------------------------------------------------------------------
                         required time                          0.425    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.140    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 hdmi_inst/counterY_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterY_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.209ns (58.186%)  route 0.150ns (41.814%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.656    hdmi_inst/CLK
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y137       FDCE (Prop_fdce_C_Q)         0.164    -0.492 r  hdmi_inst/counterY_reg[9]/Q
                         net (fo=11, routed)          0.150    -0.342    hdmi_inst/counterY_reg_n_0_[9]
    SLICE_X158Y137       LUT6 (Prop_lut6_I4_O)        0.045    -0.297 r  hdmi_inst/counterY[9]_i_2/O
                         net (fo=1, routed)           0.000    -0.297    hdmi_inst/counterY[9]_i_2_n_0
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.916    -0.898    hdmi_inst/CLK
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[9]/C
                         clock pessimism              0.242    -0.656    
                         clock uncertainty            0.098    -0.558    
    SLICE_X158Y137       FDCE (Hold_fdce_C_D)         0.121    -0.437    hdmi_inst/counterY_reg[9]
  -------------------------------------------------------------------
                         required time                          0.437    
                         arrival time                          -0.297    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 hdmi_inst/counterX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterX_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.369ns  (logic 0.186ns (50.373%)  route 0.183ns (49.627%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.040ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.280ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/CLK
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  hdmi_inst/counterX_reg[6]/Q
                         net (fo=10, routed)          0.183    -0.331    hdmi_inst/counterX_reg_n_0_[6]
    SLICE_X160Y138       LUT6 (Prop_lut6_I1_O)        0.045    -0.286 r  hdmi_inst/counterX[8]_i_1/O
                         net (fo=1, routed)           0.000    -0.286    hdmi_inst/counterX[8]
    SLICE_X160Y138       FDCE                                         r  hdmi_inst/counterX_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.919    -0.895    hdmi_inst/CLK
    SLICE_X160Y138       FDCE                                         r  hdmi_inst/counterX_reg[8]/C
                         clock pessimism              0.280    -0.615    
                         clock uncertainty            0.098    -0.517    
    SLICE_X160Y138       FDCE (Hold_fdce_C_D)         0.091    -0.426    hdmi_inst/counterX_reg[8]
  -------------------------------------------------------------------
                         required time                          0.426    
                         arrival time                          -0.286    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 hdmi_inst/blueEncoder/disparity_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/disparity_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.350ns  (logic 0.183ns (52.255%)  route 0.167ns (47.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.646    -0.654    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  hdmi_inst/blueEncoder/disparity_reg[1]/Q
                         net (fo=4, routed)           0.167    -0.346    hdmi_inst/blueEncoder/disparity_reg_n_0_[1]
    SLICE_X161Y138       LUT3 (Prop_lut3_I1_O)        0.042    -0.304 r  hdmi_inst/blueEncoder/disparity[2]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.304    hdmi_inst/blueEncoder/disparity[2]_i_1__0_n_0
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.919    -0.895    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[2]/C
                         clock pessimism              0.241    -0.654    
                         clock uncertainty            0.098    -0.556    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.107    -0.449    hdmi_inst/blueEncoder/disparity_reg[2]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.304    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 hdmi_inst/blueEncoder/disparity_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/blueEncoder/disparity_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.184ns (52.094%)  route 0.169ns (47.906%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.646    -0.654    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 f  hdmi_inst/blueEncoder/disparity_reg[1]/Q
                         net (fo=4, routed)           0.169    -0.344    hdmi_inst/blueEncoder/disparity_reg_n_0_[1]
    SLICE_X161Y138       LUT4 (Prop_lut4_I1_O)        0.043    -0.301 r  hdmi_inst/blueEncoder/disparity[4]_i_1__0/O
                         net (fo=1, routed)           0.000    -0.301    hdmi_inst/blueEncoder/disparity[4]_i_1__0_n_0
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.919    -0.895    hdmi_inst/blueEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/blueEncoder/disparity_reg[4]/C
                         clock pessimism              0.241    -0.654    
                         clock uncertainty            0.098    -0.556    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.107    -0.449    hdmi_inst/blueEncoder/disparity_reg[4]
  -------------------------------------------------------------------
                         required time                          0.449    
                         arrival time                          -0.301    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 hdmi_inst/counterY_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterY_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.340ns  (logic 0.186ns (54.762%)  route 0.154ns (45.238%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.897ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X160Y137       FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  hdmi_inst/counterY_reg[6]/Q
                         net (fo=6, routed)           0.154    -0.360    hdmi_inst/counterY_reg_n_0_[6]
    SLICE_X160Y137       LUT3 (Prop_lut3_I2_O)        0.045    -0.315 r  hdmi_inst/counterY[6]_i_1/O
                         net (fo=1, routed)           0.000    -0.315    hdmi_inst/counterY[6]_i_1_n_0
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.917    -0.897    hdmi_inst/CLK
    SLICE_X160Y137       FDCE                                         r  hdmi_inst/counterY_reg[6]/C
                         clock pessimism              0.242    -0.655    
                         clock uncertainty            0.098    -0.557    
    SLICE_X160Y137       FDCE (Hold_fdce_C_D)         0.092    -0.465    hdmi_inst/counterY_reg[6]
  -------------------------------------------------------------------
                         required time                          0.465    
                         arrival time                          -0.315    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 hdmi_inst/counterY_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterY_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.381ns  (logic 0.207ns (54.330%)  route 0.174ns (45.670%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.898ns
    Source Clock Delay      (SCD):    -0.656ns
    Clock Pessimism Removal (CPR):    -0.242ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.644    -0.656    hdmi_inst/CLK
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X158Y137       FDCE (Prop_fdce_C_Q)         0.164    -0.492 r  hdmi_inst/counterY_reg[0]/Q
                         net (fo=8, routed)           0.174    -0.318    hdmi_inst/counterY_reg_n_0_[0]
    SLICE_X158Y137       LUT5 (Prop_lut5_I2_O)        0.043    -0.275 r  hdmi_inst/counterY[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.275    hdmi_inst/counterY[3]_i_1_n_0
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.916    -0.898    hdmi_inst/CLK
    SLICE_X158Y137       FDCE                                         r  hdmi_inst/counterY_reg[3]/C
                         clock pessimism              0.242    -0.656    
                         clock uncertainty            0.098    -0.558    
    SLICE_X158Y137       FDCE (Hold_fdce_C_D)         0.131    -0.427    hdmi_inst/counterY_reg[3]
  -------------------------------------------------------------------
                         required time                          0.427    
                         arrival time                          -0.275    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 hdmi_inst/redEncoder/disparity_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/redEncoder/disparity_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.344ns  (logic 0.186ns (54.053%)  route 0.158ns (45.947%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.895ns
    Source Clock Delay      (SCD):    -0.654ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.646    -0.654    hdmi_inst/redEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y138       FDRE (Prop_fdre_C_Q)         0.141    -0.513 r  hdmi_inst/redEncoder/disparity_reg[3]/Q
                         net (fo=2, routed)           0.158    -0.355    hdmi_inst/redEncoder/disparity_reg_n_0_[3]
    SLICE_X161Y138       LUT4 (Prop_lut4_I3_O)        0.045    -0.310 r  hdmi_inst/redEncoder/disparity[3]_i_1/O
                         net (fo=1, routed)           0.000    -0.310    hdmi_inst/redEncoder/disparity[3]_i_1_n_0
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.919    -0.895    hdmi_inst/redEncoder/CLK
    SLICE_X161Y138       FDRE                                         r  hdmi_inst/redEncoder/disparity_reg[3]/C
                         clock pessimism              0.241    -0.654    
                         clock uncertainty            0.098    -0.556    
    SLICE_X161Y138       FDRE (Hold_fdre_C_D)         0.092    -0.464    hdmi_inst/redEncoder/disparity_reg[3]
  -------------------------------------------------------------------
                         required time                          0.464    
                         arrival time                          -0.310    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.159ns  (arrival time - required time)
  Source:                 hdmi_inst/counterX_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            hdmi_inst/counterX_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_25MHz_1  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_25MHz_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_25MHz_1 rise@0.000ns - clk_out1_clk_25MHz rise@0.000ns)
  Data Path Delay:        0.363ns  (logic 0.183ns (50.361%)  route 0.180ns (49.639%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.896ns
    Source Clock Delay      (SCD):    -0.655ns
    Clock Pessimism Removal (CPR):    -0.241ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_25MHz rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.243     0.243 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.683    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.540    -1.856 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.531    -1.325    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.299 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.645    -0.655    hdmi_inst/CLK
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X159Y138       FDCE (Prop_fdce_C_Q)         0.141    -0.514 r  hdmi_inst/counterX_reg[6]/Q
                         net (fo=10, routed)          0.180    -0.333    hdmi_inst/counterX_reg_n_0_[6]
    SLICE_X159Y138       LUT4 (Prop_lut4_I2_O)        0.042    -0.291 r  hdmi_inst/counterX[7]_i_1/O
                         net (fo=1, routed)           0.000    -0.291    hdmi_inst/counterX[7]
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_25MHz_1 rise edge)
                                                      0.000     0.000 r  
    R4                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    pixcloking/inst/clk_in1
    R4                   IBUF (Prop_ibuf_I_O)         0.431     0.431 r  pixcloking/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.911    pixcloking/inst/clk_in1_clk_25MHz
    MMCME2_ADV_X1Y2      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.332    -2.421 r  pixcloking/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.579    -1.843    pixcloking/inst/clk_out1_clk_25MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.814 r  pixcloking/inst/clkout1_buf/O
                         net (fo=38, routed)          0.918    -0.896    hdmi_inst/CLK
    SLICE_X159Y138       FDCE                                         r  hdmi_inst/counterX_reg[7]/C
                         clock pessimism              0.241    -0.655    
                         clock uncertainty            0.098    -0.557    
    SLICE_X159Y138       FDCE (Hold_fdce_C_D)         0.107    -0.450    hdmi_inst/counterX_reg[7]
  -------------------------------------------------------------------
                         required time                          0.450    
                         arrival time                          -0.291    
  -------------------------------------------------------------------
                         slack                                  0.159    





