// Seed: 2467108188
module module_0 (
    input wire id_0,
    input tri0 id_1,
    input supply0 id_2,
    output tri id_3,
    output tri1 id_4,
    input uwire id_5
);
  assign id_4 = id_5;
  wire id_7;
  wor  id_8;
  wand id_9 = 1'b0;
  assign id_9 = 1'b0;
  assign id_8 = id_8 == id_2;
  wire id_10;
  wire id_11;
endmodule
module module_1 (
    output logic id_0,
    input tri1 id_1,
    input supply0 id_2,
    output uwire id_3,
    output tri0 id_4,
    output wor id_5,
    input logic id_6,
    output tri0 id_7
);
  initial id_0 <= #1 id_6;
  module_0 modCall_1 (
      id_2,
      id_2,
      id_1,
      id_5,
      id_3,
      id_1
  );
  assign modCall_1.id_8 = 0;
endmodule
