--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -o
mojo_top_0.twr -v 30 -l 30 mojo_top_0_routed.ncd mojo_top_0.pcf

Design file:              mojo_top_0_routed.ncd
Physical constraint file: mojo_top_0.pcf
Device,package,speed:     xc6slx9,tqg144,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report, limited to 30 items per constraint

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 50605567 paths analyzed, 292 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  19.244ns.
--------------------------------------------------------------------------------
Slack:                  0.756ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.203ns (Levels of Logic = 13)
  Clock Path Skew:      -0.006ns (0.193 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X6Y38.A2       net (fanout=7)        1.228   M_state_q_FSM_FFd3_1
    SLICE_X6Y38.AMUX     Topaa                 0.449   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X10Y37.B4      net (fanout=4)        1.711   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[2]
    SLICE_X10Y37.CMUX    Topbc                 0.613   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X11Y37.D6      net (fanout=2)        0.676   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[3]
    SLICE_X11Y37.D       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>1_SW2_SW1
    SLICE_X11Y37.C6      net (fanout=1)        0.143   aluI/adder/a[7]_b[7]_div_7/N207
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>1_SW2
    SLICE_X10Y36.B4      net (fanout=1)        0.487   aluI/adder/a[7]_b[7]_div_7/N33
    SLICE_X10Y36.B       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2_SW1
    SLICE_X10Y36.C5      net (fanout=1)        0.431   aluI/adder/a[7]_b[7]_div_7/N225
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.CMUX     Topac                 0.636   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X2Y28.A6       net (fanout=8)        0.824   M_adder_final_sum[2]
    SLICE_X2Y28.A        Tilo                  0.235   M_state_q_FSM_FFd4-In15
                                                       aluI/Mmux_alu48_1
    SLICE_X4Y27.A5       net (fanout=6)        0.902   Mmux_alu48
    SLICE_X4Y27.A        Tilo                  0.254   N240
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X5Y30.C6       net (fanout=1)        0.541   M_state_q_FSM_FFd5-In16
    SLICE_X5Y30.C        Tilo                  0.259   M_state_q_FSM_FFd5-In151
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X7Y32.D6       net (fanout=1)        0.651   M_state_q_FSM_FFd5-In18
    SLICE_X7Y32.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In17
    SLICE_X7Y32.C3       net (fanout=1)        0.768   M_state_q_FSM_FFd5-In19
    SLICE_X7Y32.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In19
    SLICE_X6Y35.CX       net (fanout=3)        0.665   M_state_q_FSM_FFd5-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.203ns (8.390ns logic, 10.813ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  0.771ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.188ns (Levels of Logic = 13)
  Clock Path Skew:      -0.006ns (0.193 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X6Y38.A2       net (fanout=7)        1.228   M_state_q_FSM_FFd3_1
    SLICE_X6Y38.AMUX     Topaa                 0.449   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X10Y37.B4      net (fanout=4)        1.711   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[2]
    SLICE_X10Y37.BMUX    Topbb                 0.428   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X11Y36.D6      net (fanout=2)        0.357   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[2]
    SLICE_X11Y36.D       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N52
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>5_SW1
    SLICE_X9Y37.A2       net (fanout=1)        0.777   aluI/adder/a[7]_b[7]_div_7/N52
    SLICE_X9Y37.A        Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>5
    SLICE_X9Y37.B6       net (fanout=1)        0.143   aluI/adder/a[7]_b[7]_div_7/o<0>4
    SLICE_X9Y37.B        Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>7
    SLICE_X10Y36.C4      net (fanout=1)        0.606   aluI/adder/a[7]_b[7]_div_7/o<0>1
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.CMUX     Topac                 0.636   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X2Y28.A6       net (fanout=8)        0.824   M_adder_final_sum[2]
    SLICE_X2Y28.A        Tilo                  0.235   M_state_q_FSM_FFd4-In15
                                                       aluI/Mmux_alu48_1
    SLICE_X4Y27.A5       net (fanout=6)        0.902   Mmux_alu48
    SLICE_X4Y27.A        Tilo                  0.254   N240
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X5Y30.C6       net (fanout=1)        0.541   M_state_q_FSM_FFd5-In16
    SLICE_X5Y30.C        Tilo                  0.259   M_state_q_FSM_FFd5-In151
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X7Y32.D6       net (fanout=1)        0.651   M_state_q_FSM_FFd5-In18
    SLICE_X7Y32.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In17
    SLICE_X7Y32.C3       net (fanout=1)        0.768   M_state_q_FSM_FFd5-In19
    SLICE_X7Y32.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In19
    SLICE_X6Y35.CX       net (fanout=3)        0.665   M_state_q_FSM_FFd5-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.188ns (8.229ns logic, 10.959ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  0.805ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.147ns (Levels of Logic = 15)
  Clock Path Skew:      -0.013ns (0.330 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y37.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X8Y37.A3       net (fanout=10)       0.937   M_state_q_FSM_FFd1_1
    SLICE_X8Y37.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_259_o
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_244_o151
    SLICE_X6Y38.DX       net (fanout=3)        0.892   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_239_o
    SLICE_X6Y38.COUT     Tdxcy                 0.121   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X6Y39.AMUX     Tcina                 0.210   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X8Y35.B4       net (fanout=2)        0.842   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[6]
    SLICE_X8Y35.B        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N632
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_264_o161
    SLICE_X8Y36.A5       net (fanout=14)       0.485   aluI/adder/a[7]_b[7]_div_7/a[6]_GND_10_o_MUX_258_o
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N21
                                                       aluI/adder/a[7]_b[7]_div_7/o<1>1_SW4
    SLICE_X11Y37.A6      net (fanout=4)        0.630   aluI/adder/a[7]_b[7]_div_7/N645
    SLICE_X11Y37.A       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_n028661
    SLICE_X10Y36.B5      net (fanout=2)        0.628   aluI/adder/a[7]_b[7]_div_7/n0286[5]
    SLICE_X10Y36.B       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2_SW1
    SLICE_X10Y36.C5      net (fanout=1)        0.431   aluI/adder/a[7]_b[7]_div_7/N225
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.CMUX     Topac                 0.636   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X2Y28.A6       net (fanout=8)        0.824   M_adder_final_sum[2]
    SLICE_X2Y28.A        Tilo                  0.235   M_state_q_FSM_FFd4-In15
                                                       aluI/Mmux_alu48_1
    SLICE_X4Y27.A5       net (fanout=6)        0.902   Mmux_alu48
    SLICE_X4Y27.A        Tilo                  0.254   N240
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X5Y30.C6       net (fanout=1)        0.541   M_state_q_FSM_FFd5-In16
    SLICE_X5Y30.C        Tilo                  0.259   M_state_q_FSM_FFd5-In151
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X7Y32.D6       net (fanout=1)        0.651   M_state_q_FSM_FFd5-In18
    SLICE_X7Y32.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In17
    SLICE_X7Y32.C3       net (fanout=1)        0.768   M_state_q_FSM_FFd5-In19
    SLICE_X7Y32.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In19
    SLICE_X6Y35.CX       net (fanout=3)        0.665   M_state_q_FSM_FFd5-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.147ns (8.162ns logic, 10.985ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  0.807ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.152ns (Levels of Logic = 13)
  Clock Path Skew:      -0.006ns (0.193 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X6Y38.A2       net (fanout=7)        1.228   M_state_q_FSM_FFd3_1
    SLICE_X6Y38.AMUX     Topaa                 0.449   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X10Y37.B4      net (fanout=4)        1.711   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[2]
    SLICE_X10Y37.CMUX    Topbc                 0.613   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X11Y37.D6      net (fanout=2)        0.676   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[3]
    SLICE_X11Y37.D       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>1_SW2_SW1
    SLICE_X11Y37.C6      net (fanout=1)        0.143   aluI/adder/a[7]_b[7]_div_7/N207
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>1_SW2
    SLICE_X10Y36.B4      net (fanout=1)        0.487   aluI/adder/a[7]_b[7]_div_7/N33
    SLICE_X10Y36.B       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2_SW1
    SLICE_X10Y36.C5      net (fanout=1)        0.431   aluI/adder/a[7]_b[7]_div_7/N225
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.DMUX     Topad                 0.667   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X3Y28.B6       net (fanout=9)        0.859   M_adder_final_sum[3]
    SLICE_X3Y28.B        Tilo                  0.259   N215
                                                       aluI/Mmux_alu59_1
    SLICE_X4Y27.A6       net (fanout=5)        0.761   Mmux_alu59
    SLICE_X4Y27.A        Tilo                  0.254   N240
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X5Y30.C6       net (fanout=1)        0.541   M_state_q_FSM_FFd5-In16
    SLICE_X5Y30.C        Tilo                  0.259   M_state_q_FSM_FFd5-In151
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X7Y32.D6       net (fanout=1)        0.651   M_state_q_FSM_FFd5-In18
    SLICE_X7Y32.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In17
    SLICE_X7Y32.C3       net (fanout=1)        0.768   M_state_q_FSM_FFd5-In19
    SLICE_X7Y32.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In19
    SLICE_X6Y35.CX       net (fanout=3)        0.665   M_state_q_FSM_FFd5-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.152ns (8.445ns logic, 10.707ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack:                  0.821ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.132ns (Levels of Logic = 13)
  Clock Path Skew:      -0.012ns (0.330 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X6Y38.A2       net (fanout=7)        1.228   M_state_q_FSM_FFd3_1
    SLICE_X6Y38.AMUX     Topaa                 0.449   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X10Y37.B4      net (fanout=4)        1.711   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[2]
    SLICE_X10Y37.CMUX    Topbc                 0.613   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X11Y37.D6      net (fanout=2)        0.676   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[3]
    SLICE_X11Y37.D       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>1_SW2_SW1
    SLICE_X11Y37.C6      net (fanout=1)        0.143   aluI/adder/a[7]_b[7]_div_7/N207
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>1_SW2
    SLICE_X10Y36.B4      net (fanout=1)        0.487   aluI/adder/a[7]_b[7]_div_7/N33
    SLICE_X10Y36.B       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2_SW1
    SLICE_X10Y36.C5      net (fanout=1)        0.431   aluI/adder/a[7]_b[7]_div_7/N225
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.COUT     Topcya                0.472   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   aluI/adder/Mmux_sum3_rs_cy[3]
    SLICE_X6Y29.AMUX     Tcina                 0.210   M_adder_final_sum[7]
                                                       aluI/adder/Mmux_sum3_rs_xor<7>
    SLICE_X5Y33.A6       net (fanout=11)       0.903   M_adder_final_sum[4]
    SLICE_X5Y33.A        Tilo                  0.259   N39
                                                       aluI/Mmux_alu68
    SLICE_X5Y28.C5       net (fanout=19)       0.939   M_aluI_alu[4]
    SLICE_X5Y28.C        Tilo                  0.259   N219
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X7Y32.B3       net (fanout=1)        1.273   M_state_q_FSM_FFd4-In10
    SLICE_X7Y32.B        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd4-In23_SW0
    SLICE_X7Y32.A4       net (fanout=1)        0.503   N27
    SLICE_X7Y32.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd4-In23
    SLICE_X5Y35.BX       net (fanout=3)        0.843   M_state_q_FSM_FFd4-In
    SLICE_X5Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd2_4
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.132ns (8.206ns logic, 10.926ns route)
                                                       (42.9% logic, 57.1% route)

--------------------------------------------------------------------------------
Slack:                  0.822ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.137ns (Levels of Logic = 13)
  Clock Path Skew:      -0.006ns (0.193 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X6Y38.A2       net (fanout=7)        1.228   M_state_q_FSM_FFd3_1
    SLICE_X6Y38.AMUX     Topaa                 0.449   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X10Y37.B4      net (fanout=4)        1.711   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[2]
    SLICE_X10Y37.BMUX    Topbb                 0.428   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X11Y36.D6      net (fanout=2)        0.357   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[2]
    SLICE_X11Y36.D       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N52
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>5_SW1
    SLICE_X9Y37.A2       net (fanout=1)        0.777   aluI/adder/a[7]_b[7]_div_7/N52
    SLICE_X9Y37.A        Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>5
    SLICE_X9Y37.B6       net (fanout=1)        0.143   aluI/adder/a[7]_b[7]_div_7/o<0>4
    SLICE_X9Y37.B        Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>7
    SLICE_X10Y36.C4      net (fanout=1)        0.606   aluI/adder/a[7]_b[7]_div_7/o<0>1
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.DMUX     Topad                 0.667   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X3Y28.B6       net (fanout=9)        0.859   M_adder_final_sum[3]
    SLICE_X3Y28.B        Tilo                  0.259   N215
                                                       aluI/Mmux_alu59_1
    SLICE_X4Y27.A6       net (fanout=5)        0.761   Mmux_alu59
    SLICE_X4Y27.A        Tilo                  0.254   N240
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X5Y30.C6       net (fanout=1)        0.541   M_state_q_FSM_FFd5-In16
    SLICE_X5Y30.C        Tilo                  0.259   M_state_q_FSM_FFd5-In151
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X7Y32.D6       net (fanout=1)        0.651   M_state_q_FSM_FFd5-In18
    SLICE_X7Y32.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In17
    SLICE_X7Y32.C3       net (fanout=1)        0.768   M_state_q_FSM_FFd5-In19
    SLICE_X7Y32.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In19
    SLICE_X6Y35.CX       net (fanout=3)        0.665   M_state_q_FSM_FFd5-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.137ns (8.284ns logic, 10.853ns route)
                                                       (43.3% logic, 56.7% route)

--------------------------------------------------------------------------------
Slack:                  0.836ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.117ns (Levels of Logic = 13)
  Clock Path Skew:      -0.012ns (0.330 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X6Y38.A2       net (fanout=7)        1.228   M_state_q_FSM_FFd3_1
    SLICE_X6Y38.AMUX     Topaa                 0.449   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X10Y37.B4      net (fanout=4)        1.711   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[2]
    SLICE_X10Y37.BMUX    Topbb                 0.428   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X11Y36.D6      net (fanout=2)        0.357   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[2]
    SLICE_X11Y36.D       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N52
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>5_SW1
    SLICE_X9Y37.A2       net (fanout=1)        0.777   aluI/adder/a[7]_b[7]_div_7/N52
    SLICE_X9Y37.A        Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>5
    SLICE_X9Y37.B6       net (fanout=1)        0.143   aluI/adder/a[7]_b[7]_div_7/o<0>4
    SLICE_X9Y37.B        Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>7
    SLICE_X10Y36.C4      net (fanout=1)        0.606   aluI/adder/a[7]_b[7]_div_7/o<0>1
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.COUT     Topcya                0.472   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   aluI/adder/Mmux_sum3_rs_cy[3]
    SLICE_X6Y29.AMUX     Tcina                 0.210   M_adder_final_sum[7]
                                                       aluI/adder/Mmux_sum3_rs_xor<7>
    SLICE_X5Y33.A6       net (fanout=11)       0.903   M_adder_final_sum[4]
    SLICE_X5Y33.A        Tilo                  0.259   N39
                                                       aluI/Mmux_alu68
    SLICE_X5Y28.C5       net (fanout=19)       0.939   M_aluI_alu[4]
    SLICE_X5Y28.C        Tilo                  0.259   N219
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X7Y32.B3       net (fanout=1)        1.273   M_state_q_FSM_FFd4-In10
    SLICE_X7Y32.B        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd4-In23_SW0
    SLICE_X7Y32.A4       net (fanout=1)        0.503   N27
    SLICE_X7Y32.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd4-In23
    SLICE_X5Y35.BX       net (fanout=3)        0.843   M_state_q_FSM_FFd4-In
    SLICE_X5Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd2_4
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.117ns (8.045ns logic, 11.072ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  0.842ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.110ns (Levels of Logic = 15)
  Clock Path Skew:      -0.013ns (0.330 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y37.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X8Y37.A3       net (fanout=10)       0.937   M_state_q_FSM_FFd1_1
    SLICE_X8Y37.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_259_o
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_244_o151
    SLICE_X6Y38.DX       net (fanout=3)        0.892   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_239_o
    SLICE_X6Y38.COUT     Tdxcy                 0.121   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X6Y39.AMUX     Tcina                 0.210   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X8Y35.B4       net (fanout=2)        0.842   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[6]
    SLICE_X8Y35.B        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N632
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_264_o161
    SLICE_X8Y35.A5       net (fanout=14)       0.280   aluI/adder/a[7]_b[7]_div_7/a[6]_GND_10_o_MUX_258_o
    SLICE_X8Y35.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N632
                                                       aluI/adder/a[7]_b[7]_div_7/o<1>1_SW2
    SLICE_X10Y35.B5      net (fanout=1)        0.437   aluI/adder/a[7]_b[7]_div_7/N280
    SLICE_X10Y35.B       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7_OUT[1]
                                                       aluI/adder/a[7]_b[7]_div_7/o<1>21
    SLICE_X9Y37.B5       net (fanout=2)        0.814   aluI/adder/a[7]_b[7]_div_7_OUT[1]
    SLICE_X9Y37.B        Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>7
    SLICE_X10Y36.C4      net (fanout=1)        0.606   aluI/adder/a[7]_b[7]_div_7/o<0>1
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.CMUX     Topac                 0.636   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X2Y28.A6       net (fanout=8)        0.824   M_adder_final_sum[2]
    SLICE_X2Y28.A        Tilo                  0.235   M_state_q_FSM_FFd4-In15
                                                       aluI/Mmux_alu48_1
    SLICE_X4Y27.A5       net (fanout=6)        0.902   Mmux_alu48
    SLICE_X4Y27.A        Tilo                  0.254   N240
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X5Y30.C6       net (fanout=1)        0.541   M_state_q_FSM_FFd5-In16
    SLICE_X5Y30.C        Tilo                  0.259   M_state_q_FSM_FFd5-In151
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X7Y32.D6       net (fanout=1)        0.651   M_state_q_FSM_FFd5-In18
    SLICE_X7Y32.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In17
    SLICE_X7Y32.C3       net (fanout=1)        0.768   M_state_q_FSM_FFd5-In19
    SLICE_X7Y32.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In19
    SLICE_X6Y35.CX       net (fanout=3)        0.665   M_state_q_FSM_FFd5-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.110ns (8.162ns logic, 10.948ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  0.850ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.100ns (Levels of Logic = 15)
  Clock Path Skew:      -0.015ns (0.330 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.DQ       Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X8Y37.A4       net (fanout=10)       0.890   M_state_q_FSM_FFd4_1
    SLICE_X8Y37.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_259_o
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_244_o151
    SLICE_X6Y38.DX       net (fanout=3)        0.892   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_239_o
    SLICE_X6Y38.COUT     Tdxcy                 0.121   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X6Y39.AMUX     Tcina                 0.210   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X8Y35.B4       net (fanout=2)        0.842   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[6]
    SLICE_X8Y35.B        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N632
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_264_o161
    SLICE_X8Y36.A5       net (fanout=14)       0.485   aluI/adder/a[7]_b[7]_div_7/a[6]_GND_10_o_MUX_258_o
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N21
                                                       aluI/adder/a[7]_b[7]_div_7/o<1>1_SW4
    SLICE_X11Y37.A6      net (fanout=4)        0.630   aluI/adder/a[7]_b[7]_div_7/N645
    SLICE_X11Y37.A       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_n028661
    SLICE_X10Y36.B5      net (fanout=2)        0.628   aluI/adder/a[7]_b[7]_div_7/n0286[5]
    SLICE_X10Y36.B       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2_SW1
    SLICE_X10Y36.C5      net (fanout=1)        0.431   aluI/adder/a[7]_b[7]_div_7/N225
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.CMUX     Topac                 0.636   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X2Y28.A6       net (fanout=8)        0.824   M_adder_final_sum[2]
    SLICE_X2Y28.A        Tilo                  0.235   M_state_q_FSM_FFd4-In15
                                                       aluI/Mmux_alu48_1
    SLICE_X4Y27.A5       net (fanout=6)        0.902   Mmux_alu48
    SLICE_X4Y27.A        Tilo                  0.254   N240
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X5Y30.C6       net (fanout=1)        0.541   M_state_q_FSM_FFd5-In16
    SLICE_X5Y30.C        Tilo                  0.259   M_state_q_FSM_FFd5-In151
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X7Y32.D6       net (fanout=1)        0.651   M_state_q_FSM_FFd5-In18
    SLICE_X7Y32.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In17
    SLICE_X7Y32.C3       net (fanout=1)        0.768   M_state_q_FSM_FFd5-In19
    SLICE_X7Y32.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In19
    SLICE_X6Y35.CX       net (fanout=3)        0.665   M_state_q_FSM_FFd5-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.100ns (8.162ns logic, 10.938ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  0.856ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.096ns (Levels of Logic = 15)
  Clock Path Skew:      -0.013ns (0.330 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y37.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X8Y37.A3       net (fanout=10)       0.937   M_state_q_FSM_FFd1_1
    SLICE_X8Y37.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_259_o
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_244_o151
    SLICE_X6Y38.DX       net (fanout=3)        0.892   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_239_o
    SLICE_X6Y38.COUT     Tdxcy                 0.121   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X6Y39.AMUX     Tcina                 0.210   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X8Y35.B4       net (fanout=2)        0.842   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[6]
    SLICE_X8Y35.B        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N632
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_264_o161
    SLICE_X8Y36.A5       net (fanout=14)       0.485   aluI/adder/a[7]_b[7]_div_7/a[6]_GND_10_o_MUX_258_o
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N21
                                                       aluI/adder/a[7]_b[7]_div_7/o<1>1_SW4
    SLICE_X11Y37.A6      net (fanout=4)        0.630   aluI/adder/a[7]_b[7]_div_7/N645
    SLICE_X11Y37.A       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_n028661
    SLICE_X10Y36.B5      net (fanout=2)        0.628   aluI/adder/a[7]_b[7]_div_7/n0286[5]
    SLICE_X10Y36.B       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2_SW1
    SLICE_X10Y36.C5      net (fanout=1)        0.431   aluI/adder/a[7]_b[7]_div_7/N225
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.DMUX     Topad                 0.667   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X3Y28.B6       net (fanout=9)        0.859   M_adder_final_sum[3]
    SLICE_X3Y28.B        Tilo                  0.259   N215
                                                       aluI/Mmux_alu59_1
    SLICE_X4Y27.A6       net (fanout=5)        0.761   Mmux_alu59
    SLICE_X4Y27.A        Tilo                  0.254   N240
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X5Y30.C6       net (fanout=1)        0.541   M_state_q_FSM_FFd5-In16
    SLICE_X5Y30.C        Tilo                  0.259   M_state_q_FSM_FFd5-In151
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X7Y32.D6       net (fanout=1)        0.651   M_state_q_FSM_FFd5-In18
    SLICE_X7Y32.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In17
    SLICE_X7Y32.C3       net (fanout=1)        0.768   M_state_q_FSM_FFd5-In19
    SLICE_X7Y32.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In19
    SLICE_X6Y35.CX       net (fanout=3)        0.665   M_state_q_FSM_FFd5-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.096ns (8.217ns logic, 10.879ns route)
                                                       (43.0% logic, 57.0% route)

--------------------------------------------------------------------------------
Slack:                  0.875ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.084ns (Levels of Logic = 13)
  Clock Path Skew:      -0.006ns (0.193 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X6Y38.A2       net (fanout=7)        1.228   M_state_q_FSM_FFd3_1
    SLICE_X6Y38.AMUX     Topaa                 0.449   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X10Y37.B4      net (fanout=4)        1.711   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[2]
    SLICE_X10Y37.CMUX    Topbc                 0.613   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X11Y37.D6      net (fanout=2)        0.676   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[3]
    SLICE_X11Y37.D       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>1_SW2_SW1
    SLICE_X11Y37.C6      net (fanout=1)        0.143   aluI/adder/a[7]_b[7]_div_7/N207
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>1_SW2
    SLICE_X10Y36.B4      net (fanout=1)        0.487   aluI/adder/a[7]_b[7]_div_7/N33
    SLICE_X10Y36.B       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2_SW1
    SLICE_X10Y36.C5      net (fanout=1)        0.431   aluI/adder/a[7]_b[7]_div_7/N225
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.BMUX     Topab                 0.519   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X7Y27.C6       net (fanout=7)        0.391   M_adder_final_sum[1]
    SLICE_X7Y27.C        Tilo                  0.259   M_state_q_FSM_FFd4-In53
                                                       aluI/Mmux_alu37_1
    SLICE_X2Y27.A6       net (fanout=7)        1.002   Mmux_alu37
    SLICE_X2Y27.A        Tilo                  0.235   Mmux_alu79
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X5Y30.C5       net (fanout=1)        0.867   M_state_q_FSM_FFd5-In15
    SLICE_X5Y30.C        Tilo                  0.259   M_state_q_FSM_FFd5-In151
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X7Y32.D6       net (fanout=1)        0.651   M_state_q_FSM_FFd5-In18
    SLICE_X7Y32.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In17
    SLICE_X7Y32.C3       net (fanout=1)        0.768   M_state_q_FSM_FFd5-In19
    SLICE_X7Y32.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In19
    SLICE_X6Y35.CX       net (fanout=3)        0.665   M_state_q_FSM_FFd5-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.084ns (8.278ns logic, 10.806ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack:                  0.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.076ns (Levels of Logic = 15)
  Clock Path Skew:      -0.007ns (0.193 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y37.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X8Y37.A3       net (fanout=10)       0.937   M_state_q_FSM_FFd1_1
    SLICE_X8Y37.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_259_o
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_244_o151
    SLICE_X6Y38.DX       net (fanout=3)        0.892   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_239_o
    SLICE_X6Y38.COUT     Tdxcy                 0.121   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X6Y39.AMUX     Tcina                 0.210   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X8Y35.B4       net (fanout=2)        0.842   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[6]
    SLICE_X8Y35.B        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N632
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_264_o161
    SLICE_X8Y36.A5       net (fanout=14)       0.485   aluI/adder/a[7]_b[7]_div_7/a[6]_GND_10_o_MUX_258_o
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N21
                                                       aluI/adder/a[7]_b[7]_div_7/o<1>1_SW4
    SLICE_X11Y37.A6      net (fanout=4)        0.630   aluI/adder/a[7]_b[7]_div_7/N645
    SLICE_X11Y37.A       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_n028661
    SLICE_X10Y36.B5      net (fanout=2)        0.628   aluI/adder/a[7]_b[7]_div_7/n0286[5]
    SLICE_X10Y36.B       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2_SW1
    SLICE_X10Y36.C5      net (fanout=1)        0.431   aluI/adder/a[7]_b[7]_div_7/N225
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.COUT     Topcya                0.472   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   aluI/adder/Mmux_sum3_rs_cy[3]
    SLICE_X6Y29.AMUX     Tcina                 0.210   M_adder_final_sum[7]
                                                       aluI/adder/Mmux_sum3_rs_xor<7>
    SLICE_X5Y33.A6       net (fanout=11)       0.903   M_adder_final_sum[4]
    SLICE_X5Y33.A        Tilo                  0.259   N39
                                                       aluI/Mmux_alu68
    SLICE_X5Y28.C5       net (fanout=19)       0.939   M_aluI_alu[4]
    SLICE_X5Y28.C        Tilo                  0.259   N219
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X7Y32.B3       net (fanout=1)        1.273   M_state_q_FSM_FFd4-In10
    SLICE_X7Y32.B        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd4-In23_SW0
    SLICE_X7Y32.A4       net (fanout=1)        0.503   N27
    SLICE_X7Y32.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd4-In23
    SLICE_X5Y35.BX       net (fanout=3)        0.843   M_state_q_FSM_FFd4-In
    SLICE_X5Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd2_4
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.076ns (7.978ns logic, 11.098ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack:                  0.882ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.077ns (Levels of Logic = 14)
  Clock Path Skew:      -0.006ns (0.193 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X6Y38.A2       net (fanout=7)        1.228   M_state_q_FSM_FFd3_1
    SLICE_X6Y38.AMUX     Topaa                 0.449   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X5Y36.C6       net (fanout=4)        0.603   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[2]
    SLICE_X5Y36.C        Tilo                  0.259   M_state_q_FSM_FFd4_1
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_264_o121
    SLICE_X10Y37.BX      net (fanout=2)        0.996   aluI/adder/a[7]_b[7]_div_7/a[2]_GND_10_o_MUX_262_o
    SLICE_X10Y37.CMUX    Taxc                  0.340   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X11Y37.D6      net (fanout=2)        0.676   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[3]
    SLICE_X11Y37.D       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>1_SW2_SW1
    SLICE_X11Y37.C6      net (fanout=1)        0.143   aluI/adder/a[7]_b[7]_div_7/N207
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>1_SW2
    SLICE_X10Y36.B4      net (fanout=1)        0.487   aluI/adder/a[7]_b[7]_div_7/N33
    SLICE_X10Y36.B       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2_SW1
    SLICE_X10Y36.C5      net (fanout=1)        0.431   aluI/adder/a[7]_b[7]_div_7/N225
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.CMUX     Topac                 0.636   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X2Y28.A6       net (fanout=8)        0.824   M_adder_final_sum[2]
    SLICE_X2Y28.A        Tilo                  0.235   M_state_q_FSM_FFd4-In15
                                                       aluI/Mmux_alu48_1
    SLICE_X4Y27.A5       net (fanout=6)        0.902   Mmux_alu48
    SLICE_X4Y27.A        Tilo                  0.254   N240
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X5Y30.C6       net (fanout=1)        0.541   M_state_q_FSM_FFd5-In16
    SLICE_X5Y30.C        Tilo                  0.259   M_state_q_FSM_FFd5-In151
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X7Y32.D6       net (fanout=1)        0.651   M_state_q_FSM_FFd5-In18
    SLICE_X7Y32.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In17
    SLICE_X7Y32.C3       net (fanout=1)        0.768   M_state_q_FSM_FFd5-In19
    SLICE_X7Y32.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In19
    SLICE_X6Y35.CX       net (fanout=3)        0.665   M_state_q_FSM_FFd5-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.077ns (8.376ns logic, 10.701ns route)
                                                       (43.9% logic, 56.1% route)

--------------------------------------------------------------------------------
Slack:                  0.887ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.063ns (Levels of Logic = 15)
  Clock Path Skew:      -0.015ns (0.330 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.DQ       Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X8Y37.A4       net (fanout=10)       0.890   M_state_q_FSM_FFd4_1
    SLICE_X8Y37.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_259_o
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_244_o151
    SLICE_X6Y38.DX       net (fanout=3)        0.892   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_239_o
    SLICE_X6Y38.COUT     Tdxcy                 0.121   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X6Y39.AMUX     Tcina                 0.210   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X8Y35.B4       net (fanout=2)        0.842   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[6]
    SLICE_X8Y35.B        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N632
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_264_o161
    SLICE_X8Y35.A5       net (fanout=14)       0.280   aluI/adder/a[7]_b[7]_div_7/a[6]_GND_10_o_MUX_258_o
    SLICE_X8Y35.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N632
                                                       aluI/adder/a[7]_b[7]_div_7/o<1>1_SW2
    SLICE_X10Y35.B5      net (fanout=1)        0.437   aluI/adder/a[7]_b[7]_div_7/N280
    SLICE_X10Y35.B       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7_OUT[1]
                                                       aluI/adder/a[7]_b[7]_div_7/o<1>21
    SLICE_X9Y37.B5       net (fanout=2)        0.814   aluI/adder/a[7]_b[7]_div_7_OUT[1]
    SLICE_X9Y37.B        Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>7
    SLICE_X10Y36.C4      net (fanout=1)        0.606   aluI/adder/a[7]_b[7]_div_7/o<0>1
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.CMUX     Topac                 0.636   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X2Y28.A6       net (fanout=8)        0.824   M_adder_final_sum[2]
    SLICE_X2Y28.A        Tilo                  0.235   M_state_q_FSM_FFd4-In15
                                                       aluI/Mmux_alu48_1
    SLICE_X4Y27.A5       net (fanout=6)        0.902   Mmux_alu48
    SLICE_X4Y27.A        Tilo                  0.254   N240
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X5Y30.C6       net (fanout=1)        0.541   M_state_q_FSM_FFd5-In16
    SLICE_X5Y30.C        Tilo                  0.259   M_state_q_FSM_FFd5-In151
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X7Y32.D6       net (fanout=1)        0.651   M_state_q_FSM_FFd5-In18
    SLICE_X7Y32.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In17
    SLICE_X7Y32.C3       net (fanout=1)        0.768   M_state_q_FSM_FFd5-In19
    SLICE_X7Y32.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In19
    SLICE_X6Y35.CX       net (fanout=3)        0.665   M_state_q_FSM_FFd5-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.063ns (8.162ns logic, 10.901ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  0.890ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.069ns (Levels of Logic = 13)
  Clock Path Skew:      -0.006ns (0.193 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X6Y38.A2       net (fanout=7)        1.228   M_state_q_FSM_FFd3_1
    SLICE_X6Y38.AMUX     Topaa                 0.449   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X10Y37.B4      net (fanout=4)        1.711   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[2]
    SLICE_X10Y37.BMUX    Topbb                 0.428   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X11Y36.D6      net (fanout=2)        0.357   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[2]
    SLICE_X11Y36.D       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N52
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>5_SW1
    SLICE_X9Y37.A2       net (fanout=1)        0.777   aluI/adder/a[7]_b[7]_div_7/N52
    SLICE_X9Y37.A        Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>5
    SLICE_X9Y37.B6       net (fanout=1)        0.143   aluI/adder/a[7]_b[7]_div_7/o<0>4
    SLICE_X9Y37.B        Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>7
    SLICE_X10Y36.C4      net (fanout=1)        0.606   aluI/adder/a[7]_b[7]_div_7/o<0>1
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.BMUX     Topab                 0.519   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X7Y27.C6       net (fanout=7)        0.391   M_adder_final_sum[1]
    SLICE_X7Y27.C        Tilo                  0.259   M_state_q_FSM_FFd4-In53
                                                       aluI/Mmux_alu37_1
    SLICE_X2Y27.A6       net (fanout=7)        1.002   Mmux_alu37
    SLICE_X2Y27.A        Tilo                  0.235   Mmux_alu79
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X5Y30.C5       net (fanout=1)        0.867   M_state_q_FSM_FFd5-In15
    SLICE_X5Y30.C        Tilo                  0.259   M_state_q_FSM_FFd5-In151
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X7Y32.D6       net (fanout=1)        0.651   M_state_q_FSM_FFd5-In18
    SLICE_X7Y32.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In17
    SLICE_X7Y32.C3       net (fanout=1)        0.768   M_state_q_FSM_FFd5-In19
    SLICE_X7Y32.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In19
    SLICE_X6Y35.CX       net (fanout=3)        0.665   M_state_q_FSM_FFd5-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.069ns (8.117ns logic, 10.952ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------
Slack:                  0.893ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.059ns (Levels of Logic = 15)
  Clock Path Skew:      -0.013ns (0.330 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y37.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X8Y37.A3       net (fanout=10)       0.937   M_state_q_FSM_FFd1_1
    SLICE_X8Y37.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_259_o
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_244_o151
    SLICE_X6Y38.DX       net (fanout=3)        0.892   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_239_o
    SLICE_X6Y38.COUT     Tdxcy                 0.121   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X6Y39.AMUX     Tcina                 0.210   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X8Y35.B4       net (fanout=2)        0.842   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[6]
    SLICE_X8Y35.B        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N632
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_264_o161
    SLICE_X8Y35.A5       net (fanout=14)       0.280   aluI/adder/a[7]_b[7]_div_7/a[6]_GND_10_o_MUX_258_o
    SLICE_X8Y35.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N632
                                                       aluI/adder/a[7]_b[7]_div_7/o<1>1_SW2
    SLICE_X10Y35.B5      net (fanout=1)        0.437   aluI/adder/a[7]_b[7]_div_7/N280
    SLICE_X10Y35.B       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7_OUT[1]
                                                       aluI/adder/a[7]_b[7]_div_7/o<1>21
    SLICE_X9Y37.B5       net (fanout=2)        0.814   aluI/adder/a[7]_b[7]_div_7_OUT[1]
    SLICE_X9Y37.B        Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>7
    SLICE_X10Y36.C4      net (fanout=1)        0.606   aluI/adder/a[7]_b[7]_div_7/o<0>1
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.DMUX     Topad                 0.667   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X3Y28.B6       net (fanout=9)        0.859   M_adder_final_sum[3]
    SLICE_X3Y28.B        Tilo                  0.259   N215
                                                       aluI/Mmux_alu59_1
    SLICE_X4Y27.A6       net (fanout=5)        0.761   Mmux_alu59
    SLICE_X4Y27.A        Tilo                  0.254   N240
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X5Y30.C6       net (fanout=1)        0.541   M_state_q_FSM_FFd5-In16
    SLICE_X5Y30.C        Tilo                  0.259   M_state_q_FSM_FFd5-In151
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X7Y32.D6       net (fanout=1)        0.651   M_state_q_FSM_FFd5-In18
    SLICE_X7Y32.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In17
    SLICE_X7Y32.C3       net (fanout=1)        0.768   M_state_q_FSM_FFd5-In19
    SLICE_X7Y32.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In19
    SLICE_X6Y35.CX       net (fanout=3)        0.665   M_state_q_FSM_FFd5-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.059ns (8.217ns logic, 10.842ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  0.898ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.054ns (Levels of Logic = 15)
  Clock Path Skew:      -0.013ns (0.330 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y37.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X8Y37.A3       net (fanout=10)       0.937   M_state_q_FSM_FFd1_1
    SLICE_X8Y37.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_259_o
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_244_o151
    SLICE_X6Y38.DX       net (fanout=3)        0.892   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_239_o
    SLICE_X6Y38.COUT     Tdxcy                 0.121   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X6Y39.AMUX     Tcina                 0.210   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X8Y35.B4       net (fanout=2)        0.842   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[6]
    SLICE_X8Y35.B        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N632
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_264_o161
    SLICE_X10Y35.A4      net (fanout=14)       0.537   aluI/adder/a[7]_b[7]_div_7/a[6]_GND_10_o_MUX_258_o
    SLICE_X10Y35.A       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7_OUT[1]
                                                       aluI/adder/a[7]_b[7]_div_7/o<1>1_SW3
    SLICE_X10Y35.B6      net (fanout=1)        0.143   aluI/adder/a[7]_b[7]_div_7/N281
    SLICE_X10Y35.B       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7_OUT[1]
                                                       aluI/adder/a[7]_b[7]_div_7/o<1>21
    SLICE_X9Y37.B5       net (fanout=2)        0.814   aluI/adder/a[7]_b[7]_div_7_OUT[1]
    SLICE_X9Y37.B        Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>7
    SLICE_X10Y36.C4      net (fanout=1)        0.606   aluI/adder/a[7]_b[7]_div_7/o<0>1
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.CMUX     Topac                 0.636   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X2Y28.A6       net (fanout=8)        0.824   M_adder_final_sum[2]
    SLICE_X2Y28.A        Tilo                  0.235   M_state_q_FSM_FFd4-In15
                                                       aluI/Mmux_alu48_1
    SLICE_X4Y27.A5       net (fanout=6)        0.902   Mmux_alu48
    SLICE_X4Y27.A        Tilo                  0.254   N240
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X5Y30.C6       net (fanout=1)        0.541   M_state_q_FSM_FFd5-In16
    SLICE_X5Y30.C        Tilo                  0.259   M_state_q_FSM_FFd5-In151
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X7Y32.D6       net (fanout=1)        0.651   M_state_q_FSM_FFd5-In18
    SLICE_X7Y32.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In17
    SLICE_X7Y32.C3       net (fanout=1)        0.768   M_state_q_FSM_FFd5-In19
    SLICE_X7Y32.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In19
    SLICE_X6Y35.CX       net (fanout=3)        0.665   M_state_q_FSM_FFd5-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.054ns (8.143ns logic, 10.911ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack:                  0.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.058ns (Levels of Logic = 15)
  Clock Path Skew:      -0.006ns (0.193 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X8Y37.A2       net (fanout=7)        0.848   M_state_q_FSM_FFd3_1
    SLICE_X8Y37.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_259_o
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_244_o151
    SLICE_X6Y38.DX       net (fanout=3)        0.892   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_239_o
    SLICE_X6Y38.COUT     Tdxcy                 0.121   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X6Y39.AMUX     Tcina                 0.210   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X8Y35.B4       net (fanout=2)        0.842   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[6]
    SLICE_X8Y35.B        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N632
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_264_o161
    SLICE_X8Y36.A5       net (fanout=14)       0.485   aluI/adder/a[7]_b[7]_div_7/a[6]_GND_10_o_MUX_258_o
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N21
                                                       aluI/adder/a[7]_b[7]_div_7/o<1>1_SW4
    SLICE_X11Y37.A6      net (fanout=4)        0.630   aluI/adder/a[7]_b[7]_div_7/N645
    SLICE_X11Y37.A       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_n028661
    SLICE_X10Y36.B5      net (fanout=2)        0.628   aluI/adder/a[7]_b[7]_div_7/n0286[5]
    SLICE_X10Y36.B       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2_SW1
    SLICE_X10Y36.C5      net (fanout=1)        0.431   aluI/adder/a[7]_b[7]_div_7/N225
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.CMUX     Topac                 0.636   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X2Y28.A6       net (fanout=8)        0.824   M_adder_final_sum[2]
    SLICE_X2Y28.A        Tilo                  0.235   M_state_q_FSM_FFd4-In15
                                                       aluI/Mmux_alu48_1
    SLICE_X4Y27.A5       net (fanout=6)        0.902   Mmux_alu48
    SLICE_X4Y27.A        Tilo                  0.254   N240
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X5Y30.C6       net (fanout=1)        0.541   M_state_q_FSM_FFd5-In16
    SLICE_X5Y30.C        Tilo                  0.259   M_state_q_FSM_FFd5-In151
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X7Y32.D6       net (fanout=1)        0.651   M_state_q_FSM_FFd5-In18
    SLICE_X7Y32.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In17
    SLICE_X7Y32.C3       net (fanout=1)        0.768   M_state_q_FSM_FFd5-In19
    SLICE_X7Y32.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In19
    SLICE_X6Y35.CX       net (fanout=3)        0.665   M_state_q_FSM_FFd5-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.058ns (8.162ns logic, 10.896ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------
Slack:                  0.901ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd4_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.049ns (Levels of Logic = 15)
  Clock Path Skew:      -0.015ns (0.330 - 0.345)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd4_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y36.DQ       Tcko                  0.430   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    SLICE_X8Y37.A4       net (fanout=10)       0.890   M_state_q_FSM_FFd4_1
    SLICE_X8Y37.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_259_o
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_244_o151
    SLICE_X6Y38.DX       net (fanout=3)        0.892   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_239_o
    SLICE_X6Y38.COUT     Tdxcy                 0.121   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X6Y39.AMUX     Tcina                 0.210   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X8Y35.B4       net (fanout=2)        0.842   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[6]
    SLICE_X8Y35.B        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N632
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_264_o161
    SLICE_X8Y36.A5       net (fanout=14)       0.485   aluI/adder/a[7]_b[7]_div_7/a[6]_GND_10_o_MUX_258_o
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N21
                                                       aluI/adder/a[7]_b[7]_div_7/o<1>1_SW4
    SLICE_X11Y37.A6      net (fanout=4)        0.630   aluI/adder/a[7]_b[7]_div_7/N645
    SLICE_X11Y37.A       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_n028661
    SLICE_X10Y36.B5      net (fanout=2)        0.628   aluI/adder/a[7]_b[7]_div_7/n0286[5]
    SLICE_X10Y36.B       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2_SW1
    SLICE_X10Y36.C5      net (fanout=1)        0.431   aluI/adder/a[7]_b[7]_div_7/N225
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.DMUX     Topad                 0.667   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X3Y28.B6       net (fanout=9)        0.859   M_adder_final_sum[3]
    SLICE_X3Y28.B        Tilo                  0.259   N215
                                                       aluI/Mmux_alu59_1
    SLICE_X4Y27.A6       net (fanout=5)        0.761   Mmux_alu59
    SLICE_X4Y27.A        Tilo                  0.254   N240
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X5Y30.C6       net (fanout=1)        0.541   M_state_q_FSM_FFd5-In16
    SLICE_X5Y30.C        Tilo                  0.259   M_state_q_FSM_FFd5-In151
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X7Y32.D6       net (fanout=1)        0.651   M_state_q_FSM_FFd5-In18
    SLICE_X7Y32.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In17
    SLICE_X7Y32.C3       net (fanout=1)        0.768   M_state_q_FSM_FFd5-In19
    SLICE_X7Y32.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In19
    SLICE_X6Y35.CX       net (fanout=3)        0.665   M_state_q_FSM_FFd5-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.049ns (8.217ns logic, 10.832ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  0.905ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.054ns (Levels of Logic = 14)
  Clock Path Skew:      -0.006ns (0.193 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X6Y38.A2       net (fanout=7)        1.228   M_state_q_FSM_FFd3_1
    SLICE_X6Y38.AMUX     Topaa                 0.449   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X10Y37.B4      net (fanout=4)        1.711   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[2]
    SLICE_X10Y37.CMUX    Topbc                 0.613   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X11Y37.D6      net (fanout=2)        0.676   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[3]
    SLICE_X11Y37.D       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>1_SW2_SW1
    SLICE_X11Y37.C6      net (fanout=1)        0.143   aluI/adder/a[7]_b[7]_div_7/N207
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>1_SW2
    SLICE_X10Y36.B4      net (fanout=1)        0.487   aluI/adder/a[7]_b[7]_div_7/N33
    SLICE_X10Y36.B       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2_SW1
    SLICE_X10Y36.C5      net (fanout=1)        0.431   aluI/adder/a[7]_b[7]_div_7/N225
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.COUT     Topcya                0.472   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   aluI/adder/Mmux_sum3_rs_cy[3]
    SLICE_X6Y29.BMUX     Tcinb                 0.277   M_adder_final_sum[7]
                                                       aluI/adder/Mmux_sum3_rs_xor<7>
    SLICE_X2Y27.B4       net (fanout=8)        0.940   M_adder_final_sum[5]
    SLICE_X2Y27.B        Tilo                  0.235   Mmux_alu79
                                                       aluI/Mmux_alu79_1
    SLICE_X2Y27.A5       net (fanout=4)        0.214   Mmux_alu79
    SLICE_X2Y27.A        Tilo                  0.235   Mmux_alu79
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X5Y30.C5       net (fanout=1)        0.867   M_state_q_FSM_FFd5-In15
    SLICE_X5Y30.C        Tilo                  0.259   M_state_q_FSM_FFd5-In151
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X7Y32.D6       net (fanout=1)        0.651   M_state_q_FSM_FFd5-In18
    SLICE_X7Y32.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In17
    SLICE_X7Y32.C3       net (fanout=1)        0.768   M_state_q_FSM_FFd5-In19
    SLICE_X7Y32.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In19
    SLICE_X6Y35.CX       net (fanout=3)        0.665   M_state_q_FSM_FFd5-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.054ns (8.484ns logic, 10.570ns route)
                                                       (44.5% logic, 55.5% route)

--------------------------------------------------------------------------------
Slack:                  0.909ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.044ns (Levels of Logic = 13)
  Clock Path Skew:      -0.012ns (0.330 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X6Y38.A2       net (fanout=7)        1.228   M_state_q_FSM_FFd3_1
    SLICE_X6Y38.AMUX     Topaa                 0.449   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X10Y37.B4      net (fanout=4)        1.711   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[2]
    SLICE_X10Y37.CMUX    Topbc                 0.613   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X11Y37.D6      net (fanout=2)        0.676   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[3]
    SLICE_X11Y37.D       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>1_SW2_SW1
    SLICE_X11Y37.C6      net (fanout=1)        0.143   aluI/adder/a[7]_b[7]_div_7/N207
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>1_SW2
    SLICE_X10Y36.B4      net (fanout=1)        0.487   aluI/adder/a[7]_b[7]_div_7/N33
    SLICE_X10Y36.B       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2_SW1
    SLICE_X10Y36.C5      net (fanout=1)        0.431   aluI/adder/a[7]_b[7]_div_7/N225
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M3        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.D6       net (fanout=1)        0.840   aluI/adder/n0029[3]
    SLICE_X6Y28.COUT     Topcyd                0.290   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<3>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   aluI/adder/Mmux_sum3_rs_cy[3]
    SLICE_X6Y29.AMUX     Tcina                 0.210   M_adder_final_sum[7]
                                                       aluI/adder/Mmux_sum3_rs_xor<7>
    SLICE_X5Y33.A6       net (fanout=11)       0.903   M_adder_final_sum[4]
    SLICE_X5Y33.A        Tilo                  0.259   N39
                                                       aluI/Mmux_alu68
    SLICE_X5Y28.C5       net (fanout=19)       0.939   M_aluI_alu[4]
    SLICE_X5Y28.C        Tilo                  0.259   N219
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X7Y32.B3       net (fanout=1)        1.273   M_state_q_FSM_FFd4-In10
    SLICE_X7Y32.B        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd4-In23_SW0
    SLICE_X7Y32.A4       net (fanout=1)        0.503   N27
    SLICE_X7Y32.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd4-In23
    SLICE_X5Y35.BX       net (fanout=3)        0.843   M_state_q_FSM_FFd4-In
    SLICE_X5Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd2_4
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.044ns (8.024ns logic, 11.020ns route)
                                                       (42.1% logic, 57.9% route)

--------------------------------------------------------------------------------
Slack:                  0.910ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.049ns (Levels of Logic = 13)
  Clock Path Skew:      -0.006ns (0.193 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X6Y38.A2       net (fanout=7)        1.228   M_state_q_FSM_FFd3_1
    SLICE_X6Y38.AMUX     Topaa                 0.449   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X11Y38.B3      net (fanout=4)        1.072   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[2]
    SLICE_X11Y38.B       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N520
                                                       aluI/adder/a[7]_b[7]_div_7/o<1>3_SW1
    SLICE_X11Y38.A5      net (fanout=1)        0.230   aluI/adder/a[7]_b[7]_div_7/N77
    SLICE_X11Y38.A       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N520
                                                       aluI/adder/a[7]_b[7]_div_7/o<1>3
    SLICE_X9Y36.A4       net (fanout=7)        0.950   aluI/adder/a[7]_b[7]_div_7/o<1>1
    SLICE_X9Y36.A        Tilo                  0.259   Mmux_M_aluI_b17
                                                       aluI/adder/a[7]_b[7]_div_7/o<1>1
    SLICE_X9Y36.B3       net (fanout=1)        0.780   aluI/adder/a[7]_b[7]_div_7/o<1>2
    SLICE_X9Y36.B        Tilo                  0.259   Mmux_M_aluI_b17
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_n028681
    SLICE_X10Y36.C3      net (fanout=1)        0.592   aluI/adder/a[7]_b[7]_div_7/n0286[7]
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.CMUX     Topac                 0.636   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X2Y28.A6       net (fanout=8)        0.824   M_adder_final_sum[2]
    SLICE_X2Y28.A        Tilo                  0.235   M_state_q_FSM_FFd4-In15
                                                       aluI/Mmux_alu48_1
    SLICE_X4Y27.A5       net (fanout=6)        0.902   Mmux_alu48
    SLICE_X4Y27.A        Tilo                  0.254   N240
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X5Y30.C6       net (fanout=1)        0.541   M_state_q_FSM_FFd5-In16
    SLICE_X5Y30.C        Tilo                  0.259   M_state_q_FSM_FFd5-In151
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X7Y32.D6       net (fanout=1)        0.651   M_state_q_FSM_FFd5-In18
    SLICE_X7Y32.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In17
    SLICE_X7Y32.C3       net (fanout=1)        0.768   M_state_q_FSM_FFd5-In19
    SLICE_X7Y32.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In19
    SLICE_X6Y35.CX       net (fanout=3)        0.665   M_state_q_FSM_FFd5-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.049ns (8.060ns logic, 10.989ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------
Slack:                  0.917ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd4_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.034ns (Levels of Logic = 13)
  Clock Path Skew:      -0.014ns (0.328 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd4_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X6Y38.A2       net (fanout=7)        1.228   M_state_q_FSM_FFd3_1
    SLICE_X6Y38.AMUX     Topaa                 0.449   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X10Y37.B4      net (fanout=4)        1.711   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[2]
    SLICE_X10Y37.CMUX    Topbc                 0.613   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X11Y37.D6      net (fanout=2)        0.676   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[3]
    SLICE_X11Y37.D       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>1_SW2_SW1
    SLICE_X11Y37.C6      net (fanout=1)        0.143   aluI/adder/a[7]_b[7]_div_7/N207
    SLICE_X11Y37.C       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>1_SW2
    SLICE_X10Y36.B4      net (fanout=1)        0.487   aluI/adder/a[7]_b[7]_div_7/N33
    SLICE_X10Y36.B       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2_SW1
    SLICE_X10Y36.C5      net (fanout=1)        0.431   aluI/adder/a[7]_b[7]_div_7/N225
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.COUT     Topcya                0.472   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   aluI/adder/Mmux_sum3_rs_cy[3]
    SLICE_X6Y29.AMUX     Tcina                 0.210   M_adder_final_sum[7]
                                                       aluI/adder/Mmux_sum3_rs_xor<7>
    SLICE_X5Y33.A6       net (fanout=11)       0.903   M_adder_final_sum[4]
    SLICE_X5Y33.A        Tilo                  0.259   N39
                                                       aluI/Mmux_alu68
    SLICE_X5Y28.C5       net (fanout=19)       0.939   M_aluI_alu[4]
    SLICE_X5Y28.C        Tilo                  0.259   N219
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X7Y32.B3       net (fanout=1)        1.273   M_state_q_FSM_FFd4-In10
    SLICE_X7Y32.B        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd4-In23_SW0
    SLICE_X7Y32.A4       net (fanout=1)        0.503   N27
    SLICE_X7Y32.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd4-In23
    SLICE_X5Y36.DX       net (fanout=3)        0.745   M_state_q_FSM_FFd4-In
    SLICE_X5Y36.CLK      Tdick                 0.114   M_state_q_FSM_FFd4_1
                                                       M_state_q_FSM_FFd4_1
    -------------------------------------------------  ---------------------------
    Total                                     19.034ns (8.206ns logic, 10.828ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  0.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.039ns (Levels of Logic = 15)
  Clock Path Skew:      -0.007ns (0.193 - 0.200)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y37.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X8Y37.A3       net (fanout=10)       0.937   M_state_q_FSM_FFd1_1
    SLICE_X8Y37.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_259_o
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_244_o151
    SLICE_X6Y38.DX       net (fanout=3)        0.892   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_239_o
    SLICE_X6Y38.COUT     Tdxcy                 0.121   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X6Y39.AMUX     Tcina                 0.210   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X8Y35.B4       net (fanout=2)        0.842   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[6]
    SLICE_X8Y35.B        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N632
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_264_o161
    SLICE_X8Y35.A5       net (fanout=14)       0.280   aluI/adder/a[7]_b[7]_div_7/a[6]_GND_10_o_MUX_258_o
    SLICE_X8Y35.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N632
                                                       aluI/adder/a[7]_b[7]_div_7/o<1>1_SW2
    SLICE_X10Y35.B5      net (fanout=1)        0.437   aluI/adder/a[7]_b[7]_div_7/N280
    SLICE_X10Y35.B       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7_OUT[1]
                                                       aluI/adder/a[7]_b[7]_div_7/o<1>21
    SLICE_X9Y37.B5       net (fanout=2)        0.814   aluI/adder/a[7]_b[7]_div_7_OUT[1]
    SLICE_X9Y37.B        Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>7
    SLICE_X10Y36.C4      net (fanout=1)        0.606   aluI/adder/a[7]_b[7]_div_7/o<0>1
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.COUT     Topcya                0.472   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   aluI/adder/Mmux_sum3_rs_cy[3]
    SLICE_X6Y29.AMUX     Tcina                 0.210   M_adder_final_sum[7]
                                                       aluI/adder/Mmux_sum3_rs_xor<7>
    SLICE_X5Y33.A6       net (fanout=11)       0.903   M_adder_final_sum[4]
    SLICE_X5Y33.A        Tilo                  0.259   N39
                                                       aluI/Mmux_alu68
    SLICE_X5Y28.C5       net (fanout=19)       0.939   M_aluI_alu[4]
    SLICE_X5Y28.C        Tilo                  0.259   N219
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X7Y32.B3       net (fanout=1)        1.273   M_state_q_FSM_FFd4-In10
    SLICE_X7Y32.B        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd4-In23_SW0
    SLICE_X7Y32.A4       net (fanout=1)        0.503   N27
    SLICE_X7Y32.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd4-In23
    SLICE_X5Y35.BX       net (fanout=3)        0.843   M_state_q_FSM_FFd4-In
    SLICE_X5Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd2_4
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.039ns (7.978ns logic, 11.061ns route)
                                                       (41.9% logic, 58.1% route)

--------------------------------------------------------------------------------
Slack:                  0.919ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.040ns (Levels of Logic = 13)
  Clock Path Skew:      -0.006ns (0.193 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X6Y38.A2       net (fanout=7)        1.228   M_state_q_FSM_FFd3_1
    SLICE_X6Y38.AMUX     Topaa                 0.449   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X10Y37.B4      net (fanout=4)        1.711   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[2]
    SLICE_X10Y37.DMUX    Topbd                 0.644   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X9Y37.D5       net (fanout=2)        0.771   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[4]
    SLICE_X9Y37.D        Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>1_SW3_SW1
    SLICE_X9Y37.C6       net (fanout=1)        0.143   aluI/adder/a[7]_b[7]_div_7/N210
    SLICE_X9Y37.C        Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>1_SW3
    SLICE_X10Y36.D5      net (fanout=1)        0.486   aluI/adder/a[7]_b[7]_div_7/N34
    SLICE_X10Y36.D       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2_SW2
    SLICE_X10Y36.C6      net (fanout=1)        0.143   aluI/adder/a[7]_b[7]_div_7/N226
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.CMUX     Topac                 0.636   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X2Y28.A6       net (fanout=8)        0.824   M_adder_final_sum[2]
    SLICE_X2Y28.A        Tilo                  0.235   M_state_q_FSM_FFd4-In15
                                                       aluI/Mmux_alu48_1
    SLICE_X4Y27.A5       net (fanout=6)        0.902   Mmux_alu48
    SLICE_X4Y27.A        Tilo                  0.254   N240
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X5Y30.C6       net (fanout=1)        0.541   M_state_q_FSM_FFd5-In16
    SLICE_X5Y30.C        Tilo                  0.259   M_state_q_FSM_FFd5-In151
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X7Y32.D6       net (fanout=1)        0.651   M_state_q_FSM_FFd5-In18
    SLICE_X7Y32.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In17
    SLICE_X7Y32.C3       net (fanout=1)        0.768   M_state_q_FSM_FFd5-In19
    SLICE_X7Y32.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In19
    SLICE_X6Y35.CX       net (fanout=3)        0.665   M_state_q_FSM_FFd5-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.040ns (8.421ns logic, 10.619ns route)
                                                       (44.2% logic, 55.8% route)

--------------------------------------------------------------------------------
Slack:                  0.920ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.039ns (Levels of Logic = 14)
  Clock Path Skew:      -0.006ns (0.193 - 0.199)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X6Y38.A2       net (fanout=7)        1.228   M_state_q_FSM_FFd3_1
    SLICE_X6Y38.AMUX     Topaa                 0.449   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X10Y37.B4      net (fanout=4)        1.711   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[2]
    SLICE_X10Y37.BMUX    Topbb                 0.428   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X11Y36.D6      net (fanout=2)        0.357   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[2]
    SLICE_X11Y36.D       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N52
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>5_SW1
    SLICE_X9Y37.A2       net (fanout=1)        0.777   aluI/adder/a[7]_b[7]_div_7/N52
    SLICE_X9Y37.A        Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>5
    SLICE_X9Y37.B6       net (fanout=1)        0.143   aluI/adder/a[7]_b[7]_div_7/o<0>4
    SLICE_X9Y37.B        Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>7
    SLICE_X10Y36.C4      net (fanout=1)        0.606   aluI/adder/a[7]_b[7]_div_7/o<0>1
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.COUT     Topcya                0.472   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   aluI/adder/Mmux_sum3_rs_cy[3]
    SLICE_X6Y29.BMUX     Tcinb                 0.277   M_adder_final_sum[7]
                                                       aluI/adder/Mmux_sum3_rs_xor<7>
    SLICE_X2Y27.B4       net (fanout=8)        0.940   M_adder_final_sum[5]
    SLICE_X2Y27.B        Tilo                  0.235   Mmux_alu79
                                                       aluI/Mmux_alu79_1
    SLICE_X2Y27.A5       net (fanout=4)        0.214   Mmux_alu79
    SLICE_X2Y27.A        Tilo                  0.235   Mmux_alu79
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X5Y30.C5       net (fanout=1)        0.867   M_state_q_FSM_FFd5-In15
    SLICE_X5Y30.C        Tilo                  0.259   M_state_q_FSM_FFd5-In151
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X7Y32.D6       net (fanout=1)        0.651   M_state_q_FSM_FFd5-In18
    SLICE_X7Y32.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In17
    SLICE_X7Y32.C3       net (fanout=1)        0.768   M_state_q_FSM_FFd5-In19
    SLICE_X7Y32.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In19
    SLICE_X6Y35.CX       net (fanout=3)        0.665   M_state_q_FSM_FFd5-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.039ns (8.323ns logic, 10.716ns route)
                                                       (43.7% logic, 56.3% route)

--------------------------------------------------------------------------------
Slack:                  0.921ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.031ns (Levels of Logic = 15)
  Clock Path Skew:      -0.013ns (0.330 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y37.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X8Y37.A3       net (fanout=10)       0.937   M_state_q_FSM_FFd1_1
    SLICE_X8Y37.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_259_o
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_244_o151
    SLICE_X6Y38.DX       net (fanout=3)        0.892   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_239_o
    SLICE_X6Y38.COUT     Tdxcy                 0.121   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X6Y39.BMUX     Tcinb                 0.277   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X6Y37.B6       net (fanout=2)        0.539   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[7]
    SLICE_X6Y37.B        Tilo                  0.235   M_state_q_FSM_FFd4_3
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_264_o171
    SLICE_X8Y36.A6       net (fanout=8)        0.624   aluI/adder/a[7]_b[7]_div_7/a[7]_GND_10_o_MUX_257_o
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N21
                                                       aluI/adder/a[7]_b[7]_div_7/o<1>1_SW4
    SLICE_X11Y37.A6      net (fanout=4)        0.630   aluI/adder/a[7]_b[7]_div_7/N645
    SLICE_X11Y37.A       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_n028661
    SLICE_X10Y36.B5      net (fanout=2)        0.628   aluI/adder/a[7]_b[7]_div_7/n0286[5]
    SLICE_X10Y36.B       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2_SW1
    SLICE_X10Y36.C5      net (fanout=1)        0.431   aluI/adder/a[7]_b[7]_div_7/N225
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.CMUX     Topac                 0.636   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X2Y28.A6       net (fanout=8)        0.824   M_adder_final_sum[2]
    SLICE_X2Y28.A        Tilo                  0.235   M_state_q_FSM_FFd4-In15
                                                       aluI/Mmux_alu48_1
    SLICE_X4Y27.A5       net (fanout=6)        0.902   Mmux_alu48
    SLICE_X4Y27.A        Tilo                  0.254   N240
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X5Y30.C6       net (fanout=1)        0.541   M_state_q_FSM_FFd5-In16
    SLICE_X5Y30.C        Tilo                  0.259   M_state_q_FSM_FFd5-In151
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X7Y32.D6       net (fanout=1)        0.651   M_state_q_FSM_FFd5-In18
    SLICE_X7Y32.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In17
    SLICE_X7Y32.C3       net (fanout=1)        0.768   M_state_q_FSM_FFd5-In19
    SLICE_X7Y32.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In19
    SLICE_X6Y35.CX       net (fanout=3)        0.665   M_state_q_FSM_FFd5-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.031ns (8.210ns logic, 10.821ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  0.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd5_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.041ns (Levels of Logic = 15)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd5_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y35.CQ       Tcko                  0.476   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    SLICE_X8Y37.A5       net (fanout=14)       0.785   M_state_q_FSM_FFd5_1
    SLICE_X8Y37.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_259_o
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_244_o151
    SLICE_X6Y38.DX       net (fanout=3)        0.892   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_239_o
    SLICE_X6Y38.COUT     Tdxcy                 0.121   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X6Y39.AMUX     Tcina                 0.210   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X8Y35.B4       net (fanout=2)        0.842   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[6]
    SLICE_X8Y35.B        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N632
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_264_o161
    SLICE_X8Y36.A5       net (fanout=14)       0.485   aluI/adder/a[7]_b[7]_div_7/a[6]_GND_10_o_MUX_258_o
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N21
                                                       aluI/adder/a[7]_b[7]_div_7/o<1>1_SW4
    SLICE_X11Y37.A6      net (fanout=4)        0.630   aluI/adder/a[7]_b[7]_div_7/N645
    SLICE_X11Y37.A       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_n028661
    SLICE_X10Y36.B5      net (fanout=2)        0.628   aluI/adder/a[7]_b[7]_div_7/n0286[5]
    SLICE_X10Y36.B       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2_SW1
    SLICE_X10Y36.C5      net (fanout=1)        0.431   aluI/adder/a[7]_b[7]_div_7/N225
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.CMUX     Topac                 0.636   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X2Y28.A6       net (fanout=8)        0.824   M_adder_final_sum[2]
    SLICE_X2Y28.A        Tilo                  0.235   M_state_q_FSM_FFd4-In15
                                                       aluI/Mmux_alu48_1
    SLICE_X4Y27.A5       net (fanout=6)        0.902   Mmux_alu48
    SLICE_X4Y27.A        Tilo                  0.254   N240
                                                       M_state_q_FSM_FFd5-In14
    SLICE_X5Y30.C6       net (fanout=1)        0.541   M_state_q_FSM_FFd5-In16
    SLICE_X5Y30.C        Tilo                  0.259   M_state_q_FSM_FFd5-In151
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X7Y32.D6       net (fanout=1)        0.651   M_state_q_FSM_FFd5-In18
    SLICE_X7Y32.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In17
    SLICE_X7Y32.C3       net (fanout=1)        0.768   M_state_q_FSM_FFd5-In19
    SLICE_X7Y32.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In19
    SLICE_X6Y35.CX       net (fanout=3)        0.665   M_state_q_FSM_FFd5-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.041ns (8.208ns logic, 10.833ns route)
                                                       (43.1% logic, 56.9% route)

--------------------------------------------------------------------------------
Slack:                  0.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd3_1 (FF)
  Destination:          M_state_q_FSM_FFd4_2 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.029ns (Levels of Logic = 13)
  Clock Path Skew:      -0.012ns (0.330 - 0.342)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd3_1 to M_state_q_FSM_FFd4_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y37.BQ       Tcko                  0.430   M_state_q_FSM_FFd3_1
                                                       M_state_q_FSM_FFd3_1
    SLICE_X6Y38.A2       net (fanout=7)        1.228   M_state_q_FSM_FFd3_1
    SLICE_X6Y38.AMUX     Topaa                 0.449   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X10Y37.B4      net (fanout=4)        1.711   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[2]
    SLICE_X10Y37.BMUX    Topbb                 0.428   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy[4]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_lut<2>
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_15_OUT_Madd_Madd_cy<4>
    SLICE_X11Y36.D6      net (fanout=2)        0.357   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_15_OUT[2]
    SLICE_X11Y36.D       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N52
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>5_SW1
    SLICE_X9Y37.A2       net (fanout=1)        0.777   aluI/adder/a[7]_b[7]_div_7/N52
    SLICE_X9Y37.A        Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>5
    SLICE_X9Y37.B6       net (fanout=1)        0.143   aluI/adder/a[7]_b[7]_div_7/o<0>4
    SLICE_X9Y37.B        Tilo                  0.259   M_state_q_FSM_FFd3_3
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>7
    SLICE_X10Y36.C4      net (fanout=1)        0.606   aluI/adder/a[7]_b[7]_div_7/o<0>1
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M3        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.D6       net (fanout=1)        0.840   aluI/adder/n0029[3]
    SLICE_X6Y28.COUT     Topcyd                0.290   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<3>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X6Y29.CIN      net (fanout=1)        0.003   aluI/adder/Mmux_sum3_rs_cy[3]
    SLICE_X6Y29.AMUX     Tcina                 0.210   M_adder_final_sum[7]
                                                       aluI/adder/Mmux_sum3_rs_xor<7>
    SLICE_X5Y33.A6       net (fanout=11)       0.903   M_adder_final_sum[4]
    SLICE_X5Y33.A        Tilo                  0.259   N39
                                                       aluI/Mmux_alu68
    SLICE_X5Y28.C5       net (fanout=19)       0.939   M_aluI_alu[4]
    SLICE_X5Y28.C        Tilo                  0.259   N219
                                                       M_state_q_FSM_FFd4-In10
    SLICE_X7Y32.B3       net (fanout=1)        1.273   M_state_q_FSM_FFd4-In10
    SLICE_X7Y32.B        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd4-In23_SW0
    SLICE_X7Y32.A4       net (fanout=1)        0.503   N27
    SLICE_X7Y32.A        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd4-In23
    SLICE_X5Y35.BX       net (fanout=3)        0.843   M_state_q_FSM_FFd4-In
    SLICE_X5Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd2_4
                                                       M_state_q_FSM_FFd4_2
    -------------------------------------------------  ---------------------------
    Total                                     19.029ns (7.863ns logic, 11.166ns route)
                                                       (41.3% logic, 58.7% route)

--------------------------------------------------------------------------------
Slack:                  0.924ns (requirement - (data path - clock path skew + uncertainty))
  Source:               M_state_q_FSM_FFd1_1 (FF)
  Destination:          M_state_q_FSM_FFd5_1 (FF)
  Requirement:          20.000ns
  Data Path Delay:      19.028ns (Levels of Logic = 15)
  Clock Path Skew:      -0.013ns (0.330 - 0.343)
  Source Clock:         clk_BUFGP rising at 0.000ns
  Destination Clock:    clk_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: M_state_q_FSM_FFd1_1 to M_state_q_FSM_FFd5_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y37.AQ       Tcko                  0.430   M_state_q_FSM_FFd1_1
                                                       M_state_q_FSM_FFd1_1
    SLICE_X8Y37.A3       net (fanout=10)       0.937   M_state_q_FSM_FFd1_1
    SLICE_X8Y37.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_259_o
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_244_o151
    SLICE_X6Y38.DX       net (fanout=3)        0.892   aluI/adder/a[7]_b[7]_div_7/a[5]_GND_10_o_MUX_239_o
    SLICE_X6Y38.COUT     Tdxcy                 0.121   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy<5>
    SLICE_X6Y39.CIN      net (fanout=1)        0.003   aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_cy[5]
    SLICE_X6Y39.AMUX     Tcina                 0.210   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[7]
                                                       aluI/adder/a[7]_b[7]_div_7/Madd_GND_10_o_b[7]_add_13_OUT_Madd_Madd_xor<7>
    SLICE_X8Y35.B4       net (fanout=2)        0.842   aluI/adder/a[7]_b[7]_div_7/GND_10_o_b[7]_add_13_OUT[6]
    SLICE_X8Y35.B        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N632
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_a[0]_GND_10_o_MUX_264_o161
    SLICE_X8Y36.A5       net (fanout=14)       0.485   aluI/adder/a[7]_b[7]_div_7/a[6]_GND_10_o_MUX_258_o
    SLICE_X8Y36.A        Tilo                  0.254   aluI/adder/a[7]_b[7]_div_7/N21
                                                       aluI/adder/a[7]_b[7]_div_7/o<1>1_SW4
    SLICE_X11Y37.A6      net (fanout=4)        0.630   aluI/adder/a[7]_b[7]_div_7/N645
    SLICE_X11Y37.A       Tilo                  0.259   aluI/adder/a[7]_b[7]_div_7/N207
                                                       aluI/adder/a[7]_b[7]_div_7/Mmux_n028661
    SLICE_X10Y36.B5      net (fanout=2)        0.628   aluI/adder/a[7]_b[7]_div_7/n0286[5]
    SLICE_X10Y36.B       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2_SW1
    SLICE_X10Y36.C5      net (fanout=1)        0.431   aluI/adder/a[7]_b[7]_div_7/N225
    SLICE_X10Y36.C       Tilo                  0.235   aluI/adder/a[7]_b[7]_div_7/N226
                                                       aluI/adder/a[7]_b[7]_div_7/o<0>2
    DSP48_X0Y7.B0        net (fanout=1)        1.040   aluI/adder/a[7]_b[7]_div_7_OUT[0]
    DSP48_X0Y7.M0        Tdspdo_B_M            3.894   aluI/adder/Mmult_n0029
                                                       aluI/adder/Mmult_n0029
    SLICE_X6Y28.A3       net (fanout=1)        0.746   aluI/adder/n0029[0]
    SLICE_X6Y28.BMUX     Topab                 0.519   aluI/adder/Mmux_sum3_rs_cy[3]
                                                       aluI/adder/Mmux_sum3_rs_lut<0>
                                                       aluI/adder/Mmux_sum3_rs_cy<3>
    SLICE_X7Y27.C6       net (fanout=7)        0.391   M_adder_final_sum[1]
    SLICE_X7Y27.C        Tilo                  0.259   M_state_q_FSM_FFd4-In53
                                                       aluI/Mmux_alu37_1
    SLICE_X2Y27.A6       net (fanout=7)        1.002   Mmux_alu37
    SLICE_X2Y27.A        Tilo                  0.235   Mmux_alu79
                                                       M_state_q_FSM_FFd5-In13
    SLICE_X5Y30.C5       net (fanout=1)        0.867   M_state_q_FSM_FFd5-In15
    SLICE_X5Y30.C        Tilo                  0.259   M_state_q_FSM_FFd5-In151
                                                       M_state_q_FSM_FFd5-In16
    SLICE_X7Y32.D6       net (fanout=1)        0.651   M_state_q_FSM_FFd5-In18
    SLICE_X7Y32.D        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In17
    SLICE_X7Y32.C3       net (fanout=1)        0.768   M_state_q_FSM_FFd5-In19
    SLICE_X7Y32.C        Tilo                  0.259   M_state_q_FSM_FFd5
                                                       M_state_q_FSM_FFd5-In19
    SLICE_X6Y35.CX       net (fanout=3)        0.665   M_state_q_FSM_FFd5-In
    SLICE_X6Y35.CLK      Tdick                 0.114   M_state_q_FSM_FFd5_1
                                                       M_state_q_FSM_FFd5_1
    -------------------------------------------------  ---------------------------
    Total                                     19.028ns (8.050ns logic, 10.978ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.334ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 2.666ns (375.094MHz) (Tbcper_I)
  Physical resource: clk_BUFGP/BUFG/I0
  Logical resource: clk_BUFGP/BUFG/I0
  Location pin: BUFGMUX_X2Y11.I0
  Clock network: clk_BUFGP/IBUFG
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2_2/CLK
  Logical resource: M_state_q_FSM_FFd1_2/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2_2/CLK
  Logical resource: M_state_q_FSM_FFd2_2/CK
  Location pin: SLICE_X4Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_3/CLK
  Logical resource: M_state_q_FSM_FFd2_1/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_3/CLK
  Logical resource: M_state_q_FSM_FFd2/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.520ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.480ns (2083.333MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd1_3/CLK
  Logical resource: M_state_q_FSM_FFd1_3/CK
  Location pin: SLICE_X4Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myCounter/M_ctr_q[3]/CLK
  Logical resource: myCounter/M_ctr_q_0/CK
  Location pin: SLICE_X2Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myCounter/M_ctr_q[3]/CLK
  Logical resource: myCounter/M_ctr_q_1/CK
  Location pin: SLICE_X2Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myCounter/M_ctr_q[3]/CLK
  Logical resource: myCounter/M_ctr_q_2/CK
  Location pin: SLICE_X2Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myCounter/M_ctr_q[3]/CLK
  Logical resource: myCounter/M_ctr_q_3/CK
  Location pin: SLICE_X2Y46.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myCounter/M_ctr_q[7]/CLK
  Logical resource: myCounter/M_ctr_q_4/CK
  Location pin: SLICE_X2Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myCounter/M_ctr_q[7]/CLK
  Logical resource: myCounter/M_ctr_q_5/CK
  Location pin: SLICE_X2Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myCounter/M_ctr_q[7]/CLK
  Logical resource: myCounter/M_ctr_q_6/CK
  Location pin: SLICE_X2Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myCounter/M_ctr_q[7]/CLK
  Logical resource: myCounter/M_ctr_q_7/CK
  Location pin: SLICE_X2Y47.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myCounter/M_ctr_q[11]/CLK
  Logical resource: myCounter/M_ctr_q_8/CK
  Location pin: SLICE_X2Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myCounter/M_ctr_q[11]/CLK
  Logical resource: myCounter/M_ctr_q_9/CK
  Location pin: SLICE_X2Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myCounter/M_ctr_q[11]/CLK
  Logical resource: myCounter/M_ctr_q_10/CK
  Location pin: SLICE_X2Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myCounter/M_ctr_q[11]/CLK
  Logical resource: myCounter/M_ctr_q_11/CK
  Location pin: SLICE_X2Y48.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myCounter/M_ctr_q[15]/CLK
  Logical resource: myCounter/M_ctr_q_12/CK
  Location pin: SLICE_X2Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myCounter/M_ctr_q[15]/CLK
  Logical resource: myCounter/M_ctr_q_13/CK
  Location pin: SLICE_X2Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myCounter/M_ctr_q[15]/CLK
  Logical resource: myCounter/M_ctr_q_14/CK
  Location pin: SLICE_X2Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: myCounter/M_ctr_q[15]/CLK
  Logical resource: myCounter/M_ctr_q_15/CK
  Location pin: SLICE_X2Y49.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myCounter_value[2]/CLK
  Logical resource: myCounter/M_ctr_q_16/CK
  Location pin: SLICE_X2Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myCounter_value[2]/CLK
  Logical resource: myCounter/M_ctr_q_17/CK
  Location pin: SLICE_X2Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_myCounter_value[2]/CLK
  Logical resource: myCounter/M_ctr_q_18/CK
  Location pin: SLICE_X2Y50.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd5_1/CLK
  Logical resource: M_state_q_FSM_FFd5_1/CK
  Location pin: SLICE_X6Y35.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd2_3/CLK
  Logical resource: M_state_q_FSM_FFd2_3/CK
  Location pin: SLICE_X6Y36.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.525ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.475ns (2105.263MHz) (Tcp)
  Physical resource: M_state_q_FSM_FFd4_3/CLK
  Logical resource: M_state_q_FSM_FFd4_3/CK
  Location pin: SLICE_X6Y37.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 0.470ns (2127.660MHz) (Tcp)
  Physical resource: reset_cond/M_stage_q[2]/CLK
  Logical resource: reset_cond/M_stage_q_3/CK
  Location pin: SLICE_X1Y5.CLK
  Clock network: clk_BUFGP
--------------------------------------------------------------------------------
Slack: 19.530ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 0.235ns (Trpw)
  Physical resource: reset_cond/M_stage_q[2]/SR
  Logical resource: reset_cond/M_stage_q_3/SR
  Location pin: SLICE_X1Y5.SR
  Clock network: M_reset_cond_in
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |   19.244|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 50605567 paths, 0 nets, and 2097 connections

Design statistics:
   Minimum period:  19.244ns{1}   (Maximum frequency:  51.964MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Fri Oct 20 11:29:52 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 221 MB



