{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1614372171351 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1614372171352 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Feb 26 17:42:51 2021 " "Processing started: Fri Feb 26 17:42:51 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1614372171352 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1614372171352 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off pratica2 -c pratica2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off pratica2 -c pratica2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1614372171352 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "2 2 4 " "Parallel Compilation has detected 4 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 2 of the 2 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1614372172094 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "pratica2.v(101) " "Verilog HDL information at pratica2.v(101): always construct contains both blocking and non-blocking assignments" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1614372172180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pratica2.v 12 12 " "Found 12 design units, including 12 entities, in source file pratica2.v" { { "Info" "ISGN_ENTITY_NAME" "1 pratica2 " "Found entity 1: pratica2" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614372172185 ""} { "Info" "ISGN_ENTITY_NAME" "2 CounterPC " "Found entity 2: CounterPC" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614372172185 ""} { "Info" "ISGN_ENTITY_NAME" "3 proc " "Found entity 3: proc" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 46 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614372172185 ""} { "Info" "ISGN_ENTITY_NAME" "4 RegUpcode " "Found entity 4: RegUpcode" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 119 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614372172185 ""} { "Info" "ISGN_ENTITY_NAME" "5 ControlUnit " "Found entity 5: ControlUnit" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 139 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614372172185 ""} { "Info" "ISGN_ENTITY_NAME" "6 ALU " "Found entity 6: ALU" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 253 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614372172185 ""} { "Info" "ISGN_ENTITY_NAME" "7 Counter " "Found entity 7: Counter" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 271 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614372172185 ""} { "Info" "ISGN_ENTITY_NAME" "8 RegN " "Found entity 8: RegN" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 284 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614372172185 ""} { "Info" "ISGN_ENTITY_NAME" "9 Reg0 " "Found entity 9: Reg0" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 301 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614372172185 ""} { "Info" "ISGN_ENTITY_NAME" "10 Reg1 " "Found entity 10: Reg1" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 318 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614372172185 ""} { "Info" "ISGN_ENTITY_NAME" "11 Reg2 " "Found entity 11: Reg2" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 335 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614372172185 ""} { "Info" "ISGN_ENTITY_NAME" "12 RegIR " "Found entity 12: RegIR" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 352 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614372172185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614372172185 ""}
{ "Warning" "WSGN_FILE_IS_MISSING" "addsub.v " "Can't analyze file -- file addsub.v is missing" {  } {  } 0 12019 "Can't analyze file -- file %1!s! is missing" 0 0 "Quartus II" 0 -1 1614372172196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romlpm.v 1 1 " "Found 1 design units, including 1 entities, in source file romlpm.v" { { "Info" "ISGN_ENTITY_NAME" "1 romLPM " "Found entity 1: romLPM" {  } { { "romLPM.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/romLPM.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614372172202 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614372172202 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "romlpm2.v 1 1 " "Found 1 design units, including 1 entities, in source file romlpm2.v" { { "Info" "ISGN_ENTITY_NAME" "1 romLPM2 " "Found entity 1: romLPM2" {  } { { "romLPM2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/romLPM2.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614372172208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614372172208 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pratica2 " "Elaborating entity \"pratica2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1614372172337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CounterPC CounterPC:PC " "Elaborating entity \"CounterPC\" for hierarchy \"CounterPC:PC\"" {  } { { "pratica2.v" "PC" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 21 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "romLPM2 romLPM2:Memoria " "Elaborating entity \"romLPM2\" for hierarchy \"romLPM2:Memoria\"" {  } { { "pratica2.v" "Memoria" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram romLPM2:Memoria\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"romLPM2:Memoria\|altsyncram:altsyncram_component\"" {  } { { "romLPM2.v" "altsyncram_component" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/romLPM2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172511 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "romLPM2:Memoria\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"romLPM2:Memoria\|altsyncram:altsyncram_component\"" {  } { { "romLPM2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/romLPM2.v" 81 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614372172513 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "romLPM2:Memoria\|altsyncram:altsyncram_component " "Instantiated megafunction \"romLPM2:Memoria\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./romLPM.mif " "Parameter \"init_file\" = \"./romLPM.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172514 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172514 ""}  } { { "romLPM2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/romLPM2.v" 81 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1614372172514 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_jt71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_jt71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_jt71 " "Found entity 1: altsyncram_jt71" {  } { { "db/altsyncram_jt71.tdf" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/db/altsyncram_jt71.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1614372172603 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1614372172603 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_jt71 romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated " "Elaborating entity \"altsyncram_jt71\" for hierarchy \"romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172605 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "proc proc:processador " "Elaborating entity \"proc\" for hierarchy \"proc:processador\"" {  } { { "pratica2.v" "processador" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 23 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172612 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "DIN pratica2.v(103) " "Verilog HDL Always Construct warning at pratica2.v(103): variable \"DIN\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 103 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172615 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "G_output pratica2.v(104) " "Verilog HDL Always Construct warning at pratica2.v(104): variable \"G_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 104 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172615 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R0_output pratica2.v(105) " "Verilog HDL Always Construct warning at pratica2.v(105): variable \"R0_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 105 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172615 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R1_output pratica2.v(106) " "Verilog HDL Always Construct warning at pratica2.v(106): variable \"R1_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 106 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172615 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R2_output pratica2.v(107) " "Verilog HDL Always Construct warning at pratica2.v(107): variable \"R2_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 107 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172615 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R3_output pratica2.v(108) " "Verilog HDL Always Construct warning at pratica2.v(108): variable \"R3_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 108 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172615 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R4_output pratica2.v(109) " "Verilog HDL Always Construct warning at pratica2.v(109): variable \"R4_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 109 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172615 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R5_output pratica2.v(110) " "Verilog HDL Always Construct warning at pratica2.v(110): variable \"R5_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 110 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172616 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R6_output pratica2.v(111) " "Verilog HDL Always Construct warning at pratica2.v(111): variable \"R6_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 111 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172616 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "R7_output pratica2.v(112) " "Verilog HDL Always Construct warning at pratica2.v(112): variable \"R7_output\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 112 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172616 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pratica2.v(102) " "Verilog HDL Case Statement warning at pratica2.v(102): incomplete case statement has no default case item" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1614372172616 "|pratica2|proc:processador"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "pratica2.v(102) " "Verilog HDL Case Statement information at pratica2.v(102): all case item expressions in this case statement are onehot" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 102 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1614372172616 "|pratica2|proc:processador"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "BusWires pratica2.v(101) " "Verilog HDL Always Construct warning at pratica2.v(101): inferring latch(es) for variable \"BusWires\", which holds its previous value in one or more paths through the always construct" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614372172617 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[0\] pratica2.v(101) " "Inferred latch for \"BusWires\[0\]\" at pratica2.v(101)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172619 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[1\] pratica2.v(101) " "Inferred latch for \"BusWires\[1\]\" at pratica2.v(101)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172619 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[2\] pratica2.v(101) " "Inferred latch for \"BusWires\[2\]\" at pratica2.v(101)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172619 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[3\] pratica2.v(101) " "Inferred latch for \"BusWires\[3\]\" at pratica2.v(101)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172619 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[4\] pratica2.v(101) " "Inferred latch for \"BusWires\[4\]\" at pratica2.v(101)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172619 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[5\] pratica2.v(101) " "Inferred latch for \"BusWires\[5\]\" at pratica2.v(101)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172619 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[6\] pratica2.v(101) " "Inferred latch for \"BusWires\[6\]\" at pratica2.v(101)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172619 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[7\] pratica2.v(101) " "Inferred latch for \"BusWires\[7\]\" at pratica2.v(101)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172620 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[8\] pratica2.v(101) " "Inferred latch for \"BusWires\[8\]\" at pratica2.v(101)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172620 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[9\] pratica2.v(101) " "Inferred latch for \"BusWires\[9\]\" at pratica2.v(101)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172620 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[10\] pratica2.v(101) " "Inferred latch for \"BusWires\[10\]\" at pratica2.v(101)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172620 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[11\] pratica2.v(101) " "Inferred latch for \"BusWires\[11\]\" at pratica2.v(101)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172620 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[12\] pratica2.v(101) " "Inferred latch for \"BusWires\[12\]\" at pratica2.v(101)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172620 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[13\] pratica2.v(101) " "Inferred latch for \"BusWires\[13\]\" at pratica2.v(101)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172620 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[14\] pratica2.v(101) " "Inferred latch for \"BusWires\[14\]\" at pratica2.v(101)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172621 "|pratica2|proc:processador"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "BusWires\[15\] pratica2.v(101) " "Inferred latch for \"BusWires\[15\]\" at pratica2.v(101)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172621 "|pratica2|proc:processador"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Counter proc:processador\|Counter:C " "Elaborating entity \"Counter\" for hierarchy \"proc:processador\|Counter:C\"" {  } { { "pratica2.v" "C" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172660 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegUpcode proc:processador\|RegUpcode:X " "Elaborating entity \"RegUpcode\" for hierarchy \"proc:processador\|RegUpcode:X\"" {  } { { "pratica2.v" "X" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172694 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit proc:processador\|ControlUnit:CU " "Elaborating entity \"ControlUnit\" for hierarchy \"proc:processador\|ControlUnit:CU\"" {  } { { "pratica2.v" "CU" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 81 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172731 ""}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADD pratica2.v(177) " "Verilog HDL Always Construct warning at pratica2.v(177): variable \"ADD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172732 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SUB pratica2.v(177) " "Verilog HDL Always Construct warning at pratica2.v(177): variable \"SUB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172733 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OR pratica2.v(177) " "Verilog HDL Always Construct warning at pratica2.v(177): variable \"OR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172733 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SLT pratica2.v(177) " "Verilog HDL Always Construct warning at pratica2.v(177): variable \"SLT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 177 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172733 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SLL pratica2.v(181) " "Verilog HDL Always Construct warning at pratica2.v(181): variable \"SLL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 181 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172733 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRL pratica2.v(186) " "Verilog HDL Always Construct warning at pratica2.v(186): variable \"SRL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 186 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172734 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MV pratica2.v(191) " "Verilog HDL Always Construct warning at pratica2.v(191): variable \"MV\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 191 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172734 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "pratica2.v(176) " "Verilog HDL warning at pratica2.v(176): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 176 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1614372172734 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pratica2.v(176) " "Verilog HDL Case Statement warning at pratica2.v(176): incomplete case statement has no default case item" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 176 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1614372172735 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADD pratica2.v(199) " "Verilog HDL Always Construct warning at pratica2.v(199): variable \"ADD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 199 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172735 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SUB pratica2.v(204) " "Verilog HDL Always Construct warning at pratica2.v(204): variable \"SUB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 204 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172735 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OR pratica2.v(209) " "Verilog HDL Always Construct warning at pratica2.v(209): variable \"OR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 209 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172735 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SLT pratica2.v(214) " "Verilog HDL Always Construct warning at pratica2.v(214): variable \"SLT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 214 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172736 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SLL pratica2.v(219) " "Verilog HDL Always Construct warning at pratica2.v(219): variable \"SLL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172736 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRL pratica2.v(219) " "Verilog HDL Always Construct warning at pratica2.v(219): variable \"SRL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 219 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172736 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MV pratica2.v(223) " "Verilog HDL Always Construct warning at pratica2.v(223): variable \"MV\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 223 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172736 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MVI pratica2.v(226) " "Verilog HDL Always Construct warning at pratica2.v(226): variable \"MVI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 226 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172736 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "pratica2.v(198) " "Verilog HDL warning at pratica2.v(198): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 198 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1614372172736 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pratica2.v(198) " "Verilog HDL Case Statement warning at pratica2.v(198): incomplete case statement has no default case item" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 198 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1614372172736 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "ADD pratica2.v(234) " "Verilog HDL Always Construct warning at pratica2.v(234): variable \"ADD\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172737 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SUB pratica2.v(234) " "Verilog HDL Always Construct warning at pratica2.v(234): variable \"SUB\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172737 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "OR pratica2.v(234) " "Verilog HDL Always Construct warning at pratica2.v(234): variable \"OR\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172737 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SLT pratica2.v(234) " "Verilog HDL Always Construct warning at pratica2.v(234): variable \"SLT\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 234 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172737 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SRL pratica2.v(239) " "Verilog HDL Always Construct warning at pratica2.v(239): variable \"SRL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172737 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "SLL pratica2.v(239) " "Verilog HDL Always Construct warning at pratica2.v(239): variable \"SLL\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 239 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172737 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "MVI pratica2.v(244) " "Verilog HDL Always Construct warning at pratica2.v(244): variable \"MVI\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 244 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1614372172738 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ASSUMED_INCOMPLETE_CASE" "pratica2.v(233) " "Verilog HDL warning at pratica2.v(233): case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 233 0 0 } }  } 0 10763 "Verilog HDL warning at %1!s!: case statement has overlapping case item expressions with non-constant or don't care bits - unable to check case statement for completeness" 0 0 "Quartus II" 0 -1 1614372172738 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pratica2.v(233) " "Verilog HDL Case Statement warning at pratica2.v(233): incomplete case statement has no default case item" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 233 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1614372172738 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pratica2.v(171) " "Verilog HDL Case Statement warning at pratica2.v(171): incomplete case statement has no default case item" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 171 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1614372172738 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALUOp pratica2.v(159) " "Verilog HDL Always Construct warning at pratica2.v(159): inferring latch(es) for variable \"ALUOp\", which holds its previous value in one or more paths through the always construct" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 159 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614372172739 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[0\] pratica2.v(159) " "Inferred latch for \"ALUOp\[0\]\" at pratica2.v(159)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172740 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[1\] pratica2.v(159) " "Inferred latch for \"ALUOp\[1\]\" at pratica2.v(159)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172740 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALUOp\[2\] pratica2.v(159) " "Inferred latch for \"ALUOp\[2\]\" at pratica2.v(159)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 159 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172741 "|pratica2|proc:processador|ControlUnit:CU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU proc:processador\|ALU:alu " "Elaborating entity \"ALU\" for hierarchy \"proc:processador\|ALU:alu\"" {  } { { "pratica2.v" "alu" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172777 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 pratica2.v(264) " "Verilog HDL assignment warning at pratica2.v(264): truncated value with size 32 to match size of target (16)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 264 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1614372172778 "|pratica2|proc:processador|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "pratica2.v(260) " "Verilog HDL Case Statement warning at pratica2.v(260): incomplete case statement has no default case item" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 260 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1614372172778 "|pratica2|proc:processador|ALU:alu"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ALU_output pratica2.v(259) " "Verilog HDL Always Construct warning at pratica2.v(259): inferring latch(es) for variable \"ALU_output\", which holds its previous value in one or more paths through the always construct" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1614372172779 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[0\] pratica2.v(259) " "Inferred latch for \"ALU_output\[0\]\" at pratica2.v(259)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172779 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[1\] pratica2.v(259) " "Inferred latch for \"ALU_output\[1\]\" at pratica2.v(259)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172780 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[2\] pratica2.v(259) " "Inferred latch for \"ALU_output\[2\]\" at pratica2.v(259)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172780 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[3\] pratica2.v(259) " "Inferred latch for \"ALU_output\[3\]\" at pratica2.v(259)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172780 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[4\] pratica2.v(259) " "Inferred latch for \"ALU_output\[4\]\" at pratica2.v(259)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172780 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[5\] pratica2.v(259) " "Inferred latch for \"ALU_output\[5\]\" at pratica2.v(259)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172780 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[6\] pratica2.v(259) " "Inferred latch for \"ALU_output\[6\]\" at pratica2.v(259)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172780 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[7\] pratica2.v(259) " "Inferred latch for \"ALU_output\[7\]\" at pratica2.v(259)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172781 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[8\] pratica2.v(259) " "Inferred latch for \"ALU_output\[8\]\" at pratica2.v(259)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172781 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[9\] pratica2.v(259) " "Inferred latch for \"ALU_output\[9\]\" at pratica2.v(259)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172781 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[10\] pratica2.v(259) " "Inferred latch for \"ALU_output\[10\]\" at pratica2.v(259)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172781 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[11\] pratica2.v(259) " "Inferred latch for \"ALU_output\[11\]\" at pratica2.v(259)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172781 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[12\] pratica2.v(259) " "Inferred latch for \"ALU_output\[12\]\" at pratica2.v(259)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172781 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[13\] pratica2.v(259) " "Inferred latch for \"ALU_output\[13\]\" at pratica2.v(259)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172782 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[14\] pratica2.v(259) " "Inferred latch for \"ALU_output\[14\]\" at pratica2.v(259)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172782 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ALU_output\[15\] pratica2.v(259) " "Inferred latch for \"ALU_output\[15\]\" at pratica2.v(259)" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1614372172782 "|pratica2|proc:processador|ALU:alu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegN proc:processador\|RegN:G " "Elaborating entity \"RegN\" for hierarchy \"proc:processador\|RegN:G\"" {  } { { "pratica2.v" "G" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172815 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg0 proc:processador\|Reg0:R0 " "Elaborating entity \"Reg0\" for hierarchy \"proc:processador\|Reg0:R0\"" {  } { { "pratica2.v" "R0" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 87 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg1 proc:processador\|Reg1:R1 " "Elaborating entity \"Reg1\" for hierarchy \"proc:processador\|Reg1:R1\"" {  } { { "pratica2.v" "R1" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 88 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Reg2 proc:processador\|Reg2:R2 " "Elaborating entity \"Reg2\" for hierarchy \"proc:processador\|Reg2:R2\"" {  } { { "pratica2.v" "R2" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172902 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegIR proc:processador\|RegIR:IR " "Elaborating entity \"RegIR\" for hierarchy \"proc:processador\|RegIR:IR\"" {  } { { "pratica2.v" "IR" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1614372172943 ""}
{ "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX" "" "Clock multiplexers are found and protected" { { "Warning" "WOPT_OPT_PROTECT_A_CLOCK_MUX_SUB" "proc:processador\|ControlUnit:CU\|Mux14 " "Found clock multiplexer proc:processador\|ControlUnit:CU\|Mux14" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 171 -1 0 } }  } 0 19017 "Found clock multiplexer %1!s!" 0 0 "Quartus II" 0 -1 1614372173238 "|pratica2|proc:processador|ControlUnit:CU|Mux14"}  } {  } 0 19016 "Clock multiplexers are found and protected" 0 0 "Quartus II" 0 -1 1614372173238 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1614372173971 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[0\] " "Latch proc:processador\|BusWires\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\|q_a\[0\] " "Ports D and ENA on the latch are fed by the same signal romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\|q_a\[0\]" {  } { { "db/altsyncram_jt71.tdf" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/db/altsyncram_jt71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174004 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[1\] " "Latch proc:processador\|BusWires\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\|q_a\[1\] " "Ports D and ENA on the latch are fed by the same signal romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\|q_a\[1\]" {  } { { "db/altsyncram_jt71.tdf" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/db/altsyncram_jt71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174004 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174004 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[2\] " "Latch proc:processador\|BusWires\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\|q_a\[2\] " "Ports D and ENA on the latch are fed by the same signal romLPM2:Memoria\|altsyncram:altsyncram_component\|altsyncram_jt71:auto_generated\|q_a\[2\]" {  } { { "db/altsyncram_jt71.tdf" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/db/altsyncram_jt71.tdf" 31 2 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174005 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[3\] " "Latch proc:processador\|BusWires\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 276 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174005 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[4\] " "Latch proc:processador\|BusWires\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 276 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174005 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[5\] " "Latch proc:processador\|BusWires\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 276 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174005 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174005 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[6\] " "Latch proc:processador\|BusWires\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 276 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174006 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[7\] " "Latch proc:processador\|BusWires\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 276 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174006 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[8\] " "Latch proc:processador\|BusWires\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 276 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174006 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[9\] " "Latch proc:processador\|BusWires\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 276 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174006 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174006 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[10\] " "Latch proc:processador\|BusWires\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 276 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174007 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[11\] " "Latch proc:processador\|BusWires\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 276 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174007 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[12\] " "Latch proc:processador\|BusWires\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 276 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174007 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[13\] " "Latch proc:processador\|BusWires\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 276 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174007 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174007 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[14\] " "Latch proc:processador\|BusWires\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 276 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174008 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|BusWires\[15\] " "Latch proc:processador\|BusWires\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 276 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174008 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 101 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[0\] " "Latch proc:processador\|ALU:alu\|ALU_output\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174008 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[1\] " "Latch proc:processador\|ALU:alu\|ALU_output\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174008 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174008 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[2\] " "Latch proc:processador\|ALU:alu\|ALU_output\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174009 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[3\] " "Latch proc:processador\|ALU:alu\|ALU_output\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174009 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[4\] " "Latch proc:processador\|ALU:alu\|ALU_output\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174009 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174009 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[5\] " "Latch proc:processador\|ALU:alu\|ALU_output\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174010 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[6\] " "Latch proc:processador\|ALU:alu\|ALU_output\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174010 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[7\] " "Latch proc:processador\|ALU:alu\|ALU_output\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174010 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[8\] " "Latch proc:processador\|ALU:alu\|ALU_output\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174010 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[9\] " "Latch proc:processador\|ALU:alu\|ALU_output\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174010 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174010 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[10\] " "Latch proc:processador\|ALU:alu\|ALU_output\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174011 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[11\] " "Latch proc:processador\|ALU:alu\|ALU_output\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174011 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[12\] " "Latch proc:processador\|ALU:alu\|ALU_output\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174011 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[13\] " "Latch proc:processador\|ALU:alu\|ALU_output\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174011 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174011 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[14\] " "Latch proc:processador\|ALU:alu\|ALU_output\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174012 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ALU:alu\|ALU_output\[15\] " "Latch proc:processador\|ALU:alu\|ALU_output\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|ControlUnit:CU\|ALUOp\[2\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 159 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174012 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 259 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ControlUnit:CU\|ALUOp\[0\] " "Latch proc:processador\|ControlUnit:CU\|ALUOp\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[1\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[1\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 276 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174012 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ControlUnit:CU\|ALUOp\[1\] " "Latch proc:processador\|ControlUnit:CU\|ALUOp\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[1\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[1\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 276 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174012 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174012 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "proc:processador\|ControlUnit:CU\|ALUOp\[2\] " "Latch proc:processador\|ControlUnit:CU\|ALUOp\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA proc:processador\|Counter:C\|Counter\[0\] " "Ports D and ENA on the latch are fed by the same signal proc:processador\|Counter:C\|Counter\[0\]" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 276 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1614372174012 ""}  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 159 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1614372174012 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/gabri/Documents/LAOC2/pratica2/output_files/pratica2.map.smsg " "Generated suppressed messages file C:/Users/gabri/Documents/LAOC2/pratica2/output_files/pratica2.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1614372174940 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1614372175208 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614372175208 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "Run " "No output dependent on input pin \"Run\"" {  } { { "pratica2.v" "" { Text "C:/Users/gabri/Documents/LAOC2/pratica2/pratica2.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1614372175407 "|pratica2|Run"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1614372175407 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "783 " "Implemented 783 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1614372175408 ""} { "Info" "ICUT_CUT_TM_OPINS" "144 " "Implemented 144 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1614372175408 ""} { "Info" "ICUT_CUT_TM_LCELLS" "620 " "Implemented 620 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1614372175408 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1614372175408 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1614372175408 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 121 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 121 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4625 " "Peak virtual memory: 4625 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1614372175508 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Feb 26 17:42:55 2021 " "Processing ended: Fri Feb 26 17:42:55 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1614372175508 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1614372175508 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:04 " "Total CPU time (on all processors): 00:00:04" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1614372175508 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1614372175508 ""}
