// Seed: 2948176032
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  input wire id_5;
  output wire id_4;
  inout wire id_3;
  assign module_1.id_6 = 0;
  input wire id_2;
  output wire id_1;
endmodule
module module_1 (
    output uwire id_0,
    output logic id_1,
    input  wor   id_2,
    output uwire id_3
);
  assign id_0 = id_2;
  wire id_5;
  always @(posedge -1) begin : LABEL_0
    id_1 <= -1;
    if (-1) disable id_6;
    else id_6 <= id_6;
  end
  module_0 modCall_1 (
      id_5,
      id_5,
      id_5,
      id_5,
      id_5,
      id_5
  );
endmodule
