Generating HDL for page 12.12.63.1 E CYCLE REQUESTED at 6/29/2020 2:09:20 PM
Ignoring Logic Block 2D with symbol L
Generating Statement for block at 3A with output pin(s) of OUT_3A_B
	and inputs of MS_E2_REG_FULL
	and logic function of NOT
Generating Statement for block at 3B with output pin(s) of OUT_3B_D
	and inputs of PS_E_CH_OUTPUT_MODE,MS_E_CH_INT_END_OF_TRANSFER,PS_E_CH_IN_PROCESS
	and logic function of NAND
Generating Statement for block at 3C with output pin(s) of OUT_3C_F
	and inputs of MS_E1_REG_WORD_SEPARATOR
	and logic function of NOT
Generating Statement for block at 3D with output pin(s) of OUT_3D_R
	and inputs of MS_E1_REG_WORD_SEPARATOR
	and logic function of NOT
Generating Statement for block at 3E with output pin(s) of OUT_3E_E
	and inputs of PS_E_CH_INPUT_MODE,MS_E_CH_INT_END_OF_TRANSFER,PS_E_CH_IN_PROCESS
	and logic function of NAND
Generating Statement for block at 3F with output pin(s) of OUT_3F_F
	and inputs of PS_E1_REG_FULL
	and logic function of NOT
Generating Statement for block at 3G with output pin(s) of OUT_3G_C
	and inputs of MS_E_CH_INT_END_OF_TRANSFER,PS_E_CH_INPUT_MODE,PS_E_CH_IN_PROCESS
	and logic function of NAND
Generating Statement for block at 3H with output pin(s) of OUT_3H_R
	and inputs of PS_E_CH_EXT_END_OF_TRANSFER
	and logic function of NOT
Generating Statement for block at 4I with output pin(s) of OUT_4I_B
	and inputs of MS_E2_REG_FULL
	and logic function of NOT
Generating Statement for block at 3I with output pin(s) of OUT_3I_F
	and inputs of MS_E1_REG_FULL
	and logic function of NOT
Generating Statement for block at 1A with output pin(s) of OUT_DOT_1A
	and inputs of OUT_3A_B,OUT_3B_D,OUT_3C_F
	and logic function of OR
Generating Statement for block at 3E with output pin(s) of OUT_DOT_3E
	and inputs of OUT_3D_R,OUT_3E_E,OUT_3F_F
	and logic function of OR
Generating Statement for block at 3G with output pin(s) of OUT_DOT_3G
	and inputs of OUT_3G_C,OUT_3H_R,OUT_4I_B,OUT_3I_F
	and logic function of OR
Generating output sheet edge signal assignment to 
	signal MS_E_CH_READY_A
	from gate output OUT_DOT_1A
Generating output sheet edge signal assignment to 
	signal MS_E_CH_READY_B
	from gate output OUT_DOT_3E
Generating output sheet edge signal assignment to 
	signal MS_E_CH_READY_C
	from gate output OUT_DOT_3G
