{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1621263442580 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition " "Version 19.1.0 Build 670 09/22/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1621263442583 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 17 10:57:22 2021 " "Processing started: Mon May 17 10:57:22 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1621263442583 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263442583 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off dual_core_w_lock_memory -c dual_core_w_lock_memory " "Command: quartus_map --read_settings_files=on --write_settings_files=off dual_core_w_lock_memory -c dual_core_w_lock_memory" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263442583 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1621263442882 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "12 12 " "Parallel compilation is enabled and will use 12 of the 12 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1621263442882 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start START tiny_risc_v.v(4) " "Verilog HDL Declaration information at tiny_risc_v.v(4): object \"start\" differs only in case from object \"START\" in the same scope" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621263448512 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "done DONE tiny_risc_v.v(8) " "Verilog HDL Declaration information at tiny_risc_v.v(8): object \"done\" differs only in case from object \"DONE\" in the same scope" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 8 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1621263448512 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tiny_risc_v.v 1 1 " "Found 1 design units, including 1 entities, in source file tiny_risc_v.v" { { "Info" "ISGN_ENTITY_NAME" "1 tiny_risc_v " "Found entity 1: tiny_risc_v" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621263448513 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448513 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.v 1 1 " "Found 1 design units, including 1 entities, in source file register_file.v" { { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/register_file.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621263448515 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448515 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instruction_parser.v 1 1 " "Found 1 design units, including 1 entities, in source file instruction_parser.v" { { "Info" "ISGN_ENTITY_NAME" "1 instruction_parser " "Found entity 1: instruction_parser" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621263448516 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448516 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.v 1 1 " "Found 1 design units, including 1 entities, in source file alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 alu " "Found entity 1: alu" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/alu.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621263448517 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_0_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file core_0_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_0_mem " "Found entity 1: core_0_mem" {  } { { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621263448519 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448519 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "core_1_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file core_1_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 core_1_mem " "Found entity 1: core_1_mem" {  } { { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621263448520 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448520 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "two_port_lock_mem.v 1 1 " "Found 1 design units, including 1 entities, in source file two_port_lock_mem.v" { { "Info" "ISGN_ENTITY_NAME" "1 two_port_lock_mem " "Found entity 1: two_port_lock_mem" {  } { { "two_port_lock_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/two_port_lock_mem.v" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621263448521 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448521 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dual_core_w_lock_memory.v 1 1 " "Found 1 design units, including 1 entities, in source file dual_core_w_lock_memory.v" { { "Info" "ISGN_ENTITY_NAME" "1 dual_core_w_lock_memory " "Found entity 1: dual_core_w_lock_memory" {  } { { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621263448523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tb.v 1 1 " "Found 1 design units, including 1 entities, in source file tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 tb " "Found entity 1: tb" {  } { { "tb.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tb.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621263448524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448524 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "dual_core_w_lock_memory " "Elaborating entity \"dual_core_w_lock_memory\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1621263448585 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "finished_storing dual_core_w_lock_memory.v(17) " "Output port \"finished_storing\" at dual_core_w_lock_memory.v(17) has no driver" {  } { { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 17 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1621263448587 "|dual_core_w_lock_memory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tiny_risc_v tiny_risc_v:core0 " "Elaborating entity \"tiny_risc_v\" for hierarchy \"tiny_risc_v:core0\"" {  } { { "dual_core_w_lock_memory.v" "core0" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621263448601 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "readwait tiny_risc_v.v(64) " "Verilog HDL or VHDL warning at tiny_risc_v.v(64): object \"readwait\" assigned a value but never read" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 64 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1621263448607 "|dual_core_w_lock_memory|tiny_risc_v:core0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_risc_v.v(536) " "Verilog HDL assignment warning at tiny_risc_v.v(536): truncated value with size 32 to match size of target (8)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 536 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621263448607 "|dual_core_w_lock_memory|tiny_risc_v:core0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_risc_v.v(541) " "Verilog HDL assignment warning at tiny_risc_v.v(541): truncated value with size 32 to match size of target (8)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 541 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621263448607 "|dual_core_w_lock_memory|tiny_risc_v:core0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 tiny_risc_v.v(602) " "Verilog HDL assignment warning at tiny_risc_v.v(602): truncated value with size 32 to match size of target (6)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 602 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621263448607 "|dual_core_w_lock_memory|tiny_risc_v:core0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 6 tiny_risc_v.v(607) " "Verilog HDL assignment warning at tiny_risc_v.v(607): truncated value with size 32 to match size of target (6)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 607 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621263448607 "|dual_core_w_lock_memory|tiny_risc_v:core0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 2 tiny_risc_v.v(625) " "Verilog HDL assignment warning at tiny_risc_v.v(625): truncated value with size 3 to match size of target (2)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 625 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621263448607 "|dual_core_w_lock_memory|tiny_risc_v:core0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_risc_v.v(653) " "Verilog HDL assignment warning at tiny_risc_v.v(653): truncated value with size 32 to match size of target (8)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 653 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621263448607 "|dual_core_w_lock_memory|tiny_risc_v:core0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_risc_v.v(658) " "Verilog HDL assignment warning at tiny_risc_v.v(658): truncated value with size 32 to match size of target (8)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 658 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621263448607 "|dual_core_w_lock_memory|tiny_risc_v:core0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_risc_v.v(660) " "Verilog HDL assignment warning at tiny_risc_v.v(660): truncated value with size 32 to match size of target (8)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 660 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621263448607 "|dual_core_w_lock_memory|tiny_risc_v:core0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_risc_v.v(668) " "Verilog HDL assignment warning at tiny_risc_v.v(668): truncated value with size 32 to match size of target (8)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 668 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621263448607 "|dual_core_w_lock_memory|tiny_risc_v:core0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_risc_v.v(670) " "Verilog HDL assignment warning at tiny_risc_v.v(670): truncated value with size 32 to match size of target (8)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 670 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621263448607 "|dual_core_w_lock_memory|tiny_risc_v:core0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_risc_v.v(675) " "Verilog HDL assignment warning at tiny_risc_v.v(675): truncated value with size 32 to match size of target (8)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 675 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621263448607 "|dual_core_w_lock_memory|tiny_risc_v:core0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_risc_v.v(677) " "Verilog HDL assignment warning at tiny_risc_v.v(677): truncated value with size 32 to match size of target (8)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 677 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621263448607 "|dual_core_w_lock_memory|tiny_risc_v:core0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_risc_v.v(682) " "Verilog HDL assignment warning at tiny_risc_v.v(682): truncated value with size 32 to match size of target (8)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 682 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621263448607 "|dual_core_w_lock_memory|tiny_risc_v:core0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_risc_v.v(684) " "Verilog HDL assignment warning at tiny_risc_v.v(684): truncated value with size 32 to match size of target (8)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 684 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621263448607 "|dual_core_w_lock_memory|tiny_risc_v:core0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_risc_v.v(689) " "Verilog HDL assignment warning at tiny_risc_v.v(689): truncated value with size 32 to match size of target (8)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 689 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621263448607 "|dual_core_w_lock_memory|tiny_risc_v:core0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_risc_v.v(691) " "Verilog HDL assignment warning at tiny_risc_v.v(691): truncated value with size 32 to match size of target (8)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 691 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621263448607 "|dual_core_w_lock_memory|tiny_risc_v:core0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_risc_v.v(696) " "Verilog HDL assignment warning at tiny_risc_v.v(696): truncated value with size 32 to match size of target (8)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 696 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621263448607 "|dual_core_w_lock_memory|tiny_risc_v:core0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_risc_v.v(698) " "Verilog HDL assignment warning at tiny_risc_v.v(698): truncated value with size 32 to match size of target (8)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 698 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621263448607 "|dual_core_w_lock_memory|tiny_risc_v:core0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_risc_v.v(703) " "Verilog HDL assignment warning at tiny_risc_v.v(703): truncated value with size 32 to match size of target (8)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 703 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621263448607 "|dual_core_w_lock_memory|tiny_risc_v:core0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 tiny_risc_v.v(705) " "Verilog HDL assignment warning at tiny_risc_v.v(705): truncated value with size 32 to match size of target (8)" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 705 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1621263448607 "|dual_core_w_lock_memory|tiny_risc_v:core0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_0_mem tiny_risc_v:core0\|core_0_mem:mem_0 " "Elaborating entity \"core_0_mem\" for hierarchy \"tiny_risc_v:core0\|core_0_mem:mem_0\"" {  } { { "tiny_risc_v.v" "mem_0" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621263448614 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tiny_risc_v:core0\|core_0_mem:mem_0\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"tiny_risc_v:core0\|core_0_mem:mem_0\|altsyncram:altsyncram_component\"" {  } { { "core_0_mem.v" "altsyncram_component" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621263448642 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tiny_risc_v:core0\|core_0_mem:mem_0\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"tiny_risc_v:core0\|core_0_mem:mem_0\|altsyncram:altsyncram_component\"" {  } { { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621263448642 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tiny_risc_v:core0\|core_0_mem:mem_0\|altsyncram:altsyncram_component " "Instantiated megafunction \"tiny_risc_v:core0\|core_0_mem:mem_0\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file core_0_init.mif " "Parameter \"init_file\" = \"core_0_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 128 " "Parameter \"numwords_a\" = \"128\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 7 " "Parameter \"widthad_a\" = \"7\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448642 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448642 ""}  } { { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621263448642 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qmi1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qmi1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qmi1 " "Found entity 1: altsyncram_qmi1" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621263448686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qmi1 tiny_risc_v:core0\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated " "Elaborating entity \"altsyncram_qmi1\" for hierarchy \"tiny_risc_v:core0\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621263448686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "core_1_mem tiny_risc_v:core0\|core_1_mem:mem_1 " "Elaborating entity \"core_1_mem\" for hierarchy \"tiny_risc_v:core0\|core_1_mem:mem_1\"" {  } { { "tiny_risc_v.v" "mem_1" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621263448695 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\"" {  } { { "core_1_mem.v" "altsyncram_component" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621263448702 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\"" {  } { { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621263448703 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component " "Instantiated megafunction \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file core_1_init.mif " "Parameter \"init_file\" = \"core_1_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=NO " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_NO_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_NO_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448703 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448703 ""}  } { { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621263448703 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_9li1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_9li1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_9li1 " "Found entity 1: altsyncram_9li1" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621263448747 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_9li1 tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated " "Elaborating entity \"altsyncram_9li1\" for hierarchy \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621263448747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "instruction_parser tiny_risc_v:core0\|instruction_parser:iparse " "Elaborating entity \"instruction_parser\" for hierarchy \"tiny_risc_v:core0\|instruction_parser:iparse\"" {  } { { "tiny_risc_v.v" "iparse" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621263448750 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "funct7 instruction_parser.v(20) " "Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable \"funct7\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621263448751 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s2 instruction_parser.v(20) " "Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable \"s2\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621263448751 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "s1 instruction_parser.v(20) " "Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable \"s1\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621263448751 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "de instruction_parser.v(20) " "Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable \"de\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621263448751 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i7 instruction_parser.v(20) " "Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable \"i7\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621263448751 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i5 instruction_parser.v(20) " "Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable \"i5\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621263448751 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i12 instruction_parser.v(20) " "Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable \"i12\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621263448751 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "address instruction_parser.v(20) " "Verilog HDL Always Construct warning at instruction_parser.v(20): inferring latch(es) for variable \"address\", which holds its previous value in one or more paths through the always construct" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 20 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621263448751 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[0\] instruction_parser.v(27) " "Inferred latch for \"address\[0\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[1\] instruction_parser.v(27) " "Inferred latch for \"address\[1\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[2\] instruction_parser.v(27) " "Inferred latch for \"address\[2\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[3\] instruction_parser.v(27) " "Inferred latch for \"address\[3\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[4\] instruction_parser.v(27) " "Inferred latch for \"address\[4\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[5\] instruction_parser.v(27) " "Inferred latch for \"address\[5\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[6\] instruction_parser.v(27) " "Inferred latch for \"address\[6\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[7\] instruction_parser.v(27) " "Inferred latch for \"address\[7\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[8\] instruction_parser.v(27) " "Inferred latch for \"address\[8\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[9\] instruction_parser.v(27) " "Inferred latch for \"address\[9\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[10\] instruction_parser.v(27) " "Inferred latch for \"address\[10\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[11\] instruction_parser.v(27) " "Inferred latch for \"address\[11\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[12\] instruction_parser.v(27) " "Inferred latch for \"address\[12\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[13\] instruction_parser.v(27) " "Inferred latch for \"address\[13\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[14\] instruction_parser.v(27) " "Inferred latch for \"address\[14\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[15\] instruction_parser.v(27) " "Inferred latch for \"address\[15\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[16\] instruction_parser.v(27) " "Inferred latch for \"address\[16\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[17\] instruction_parser.v(27) " "Inferred latch for \"address\[17\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[18\] instruction_parser.v(27) " "Inferred latch for \"address\[18\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "address\[19\] instruction_parser.v(27) " "Inferred latch for \"address\[19\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[0\] instruction_parser.v(27) " "Inferred latch for \"i12\[0\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[1\] instruction_parser.v(27) " "Inferred latch for \"i12\[1\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[2\] instruction_parser.v(27) " "Inferred latch for \"i12\[2\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[3\] instruction_parser.v(27) " "Inferred latch for \"i12\[3\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[4\] instruction_parser.v(27) " "Inferred latch for \"i12\[4\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[5\] instruction_parser.v(27) " "Inferred latch for \"i12\[5\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[6\] instruction_parser.v(27) " "Inferred latch for \"i12\[6\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[7\] instruction_parser.v(27) " "Inferred latch for \"i12\[7\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[8\] instruction_parser.v(27) " "Inferred latch for \"i12\[8\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[9\] instruction_parser.v(27) " "Inferred latch for \"i12\[9\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[10\] instruction_parser.v(27) " "Inferred latch for \"i12\[10\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i12\[11\] instruction_parser.v(27) " "Inferred latch for \"i12\[11\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[0\] instruction_parser.v(27) " "Inferred latch for \"i5\[0\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[1\] instruction_parser.v(27) " "Inferred latch for \"i5\[1\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448752 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[2\] instruction_parser.v(27) " "Inferred latch for \"i5\[2\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[3\] instruction_parser.v(27) " "Inferred latch for \"i5\[3\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i5\[4\] instruction_parser.v(27) " "Inferred latch for \"i5\[4\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[0\] instruction_parser.v(27) " "Inferred latch for \"i7\[0\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[1\] instruction_parser.v(27) " "Inferred latch for \"i7\[1\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[2\] instruction_parser.v(27) " "Inferred latch for \"i7\[2\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[3\] instruction_parser.v(27) " "Inferred latch for \"i7\[3\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[4\] instruction_parser.v(27) " "Inferred latch for \"i7\[4\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[5\] instruction_parser.v(27) " "Inferred latch for \"i7\[5\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "i7\[6\] instruction_parser.v(27) " "Inferred latch for \"i7\[6\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[0\] instruction_parser.v(27) " "Inferred latch for \"de\[0\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[1\] instruction_parser.v(27) " "Inferred latch for \"de\[1\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[2\] instruction_parser.v(27) " "Inferred latch for \"de\[2\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[3\] instruction_parser.v(27) " "Inferred latch for \"de\[3\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "de\[4\] instruction_parser.v(27) " "Inferred latch for \"de\[4\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[0\] instruction_parser.v(27) " "Inferred latch for \"s1\[0\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[1\] instruction_parser.v(27) " "Inferred latch for \"s1\[1\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[2\] instruction_parser.v(27) " "Inferred latch for \"s1\[2\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[3\] instruction_parser.v(27) " "Inferred latch for \"s1\[3\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s1\[4\] instruction_parser.v(27) " "Inferred latch for \"s1\[4\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[0\] instruction_parser.v(27) " "Inferred latch for \"s2\[0\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[1\] instruction_parser.v(27) " "Inferred latch for \"s2\[1\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[2\] instruction_parser.v(27) " "Inferred latch for \"s2\[2\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[3\] instruction_parser.v(27) " "Inferred latch for \"s2\[3\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "s2\[4\] instruction_parser.v(27) " "Inferred latch for \"s2\[4\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[0\] instruction_parser.v(27) " "Inferred latch for \"funct7\[0\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[1\] instruction_parser.v(27) " "Inferred latch for \"funct7\[1\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[2\] instruction_parser.v(27) " "Inferred latch for \"funct7\[2\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[3\] instruction_parser.v(27) " "Inferred latch for \"funct7\[3\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[4\] instruction_parser.v(27) " "Inferred latch for \"funct7\[4\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[5\] instruction_parser.v(27) " "Inferred latch for \"funct7\[5\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "funct7\[6\] instruction_parser.v(27) " "Inferred latch for \"funct7\[6\]\" at instruction_parser.v(27)" {  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448753 "|dual_core_w_lock_memory|tiny_risc_v:core0|instruction_parser:iparse"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu tiny_risc_v:core0\|alu:my_alu0 " "Elaborating entity \"alu\" for hierarchy \"tiny_risc_v:core0\|alu:my_alu0\"" {  } { { "tiny_risc_v.v" "my_alu0" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 85 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621263448754 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "AUIPCim alu.v(51) " "Verilog HDL Always Construct warning at alu.v(51): inferring latch(es) for variable \"AUIPCim\", which holds its previous value in one or more paths through the always construct" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/alu.v" 51 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1621263448755 "|dual_core_w_lock_memory|tiny_risc_v:core0|alu:my_alu0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "register_file tiny_risc_v:core0\|register_file:register " "Elaborating entity \"register_file\" for hierarchy \"tiny_risc_v:core0\|register_file:register\"" {  } { { "tiny_risc_v.v" "register" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621263448758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "two_port_lock_mem two_port_lock_mem:global_mem " "Elaborating entity \"two_port_lock_mem\" for hierarchy \"two_port_lock_mem:global_mem\"" {  } { { "dual_core_w_lock_memory.v" "global_mem" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621263448802 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram two_port_lock_mem:global_mem\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"two_port_lock_mem:global_mem\|altsyncram:altsyncram_component\"" {  } { { "two_port_lock_mem.v" "altsyncram_component" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/two_port_lock_mem.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621263448808 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "two_port_lock_mem:global_mem\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"two_port_lock_mem:global_mem\|altsyncram:altsyncram_component\"" {  } { { "two_port_lock_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/two_port_lock_mem.v" 98 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621263448809 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "two_port_lock_mem:global_mem\|altsyncram:altsyncram_component " "Instantiated megafunction \"two_port_lock_mem:global_mem\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_b BYPASS " "Parameter \"clock_enable_input_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_b BYPASS " "Parameter \"clock_enable_output_b\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file two_port_lock_init.mif " "Parameter \"init_file\" = \"two_port_lock_init.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 64 " "Parameter \"numwords_a\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 64 " "Parameter \"numwords_b\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode BIDIR_DUAL_PORT " "Parameter \"operation_mode\" = \"BIDIR_DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_b NONE " "Parameter \"outdata_aclr_b\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_a\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_b NEW_DATA_WITH_NBE_READ " "Parameter \"read_during_write_mode_port_b\" = \"NEW_DATA_WITH_NBE_READ\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 1 " "Parameter \"width_byteena_b\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263448809 ""}  } { { "two_port_lock_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/two_port_lock_mem.v" 98 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621263448809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_b4l2.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_b4l2.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_b4l2 " "Found entity 1: altsyncram_b4l2" {  } { { "db/altsyncram_b4l2.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_b4l2.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621263448855 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263448855 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_b4l2 two_port_lock_mem:global_mem\|altsyncram:altsyncram_component\|altsyncram_b4l2:auto_generated " "Elaborating entity \"altsyncram_b4l2\" for hierarchy \"two_port_lock_mem:global_mem\|altsyncram:altsyncram_component\|altsyncram_b4l2:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621263448855 ""}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 mem_1 8 6 " "Port \"ordered port 0\" on the entity instantiation of \"mem_1\" is connected to a signal of width 8. The formal width of the signal in the module is 6.  The extra bits will be ignored." {  } { { "tiny_risc_v.v" "mem_1" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1621263448986 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1"}
{ "Warning" "WSGN_WIDTH_MISMATCH_INPUT_PORT_TOO_NARROW" "ordered port 0 mem_0 8 7 " "Port \"ordered port 0\" on the entity instantiation of \"mem_0\" is connected to a signal of width 8. The formal width of the signal in the module is 7.  The extra bits will be ignored." {  } { { "tiny_risc_v.v" "mem_0" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } }  } 0 12020 "Port \"%1!s!\" on the entity instantiation of \"%2!s!\" is connected to a signal of width %3!d!. The formal width of the signal in the module is %4!d!.  The extra bits will be ignored." 0 0 "Analysis & Synthesis" 0 -1 1621263448987 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_0_mem:mem_0"}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "RAM " "Synthesized away the following RAM node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[0\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[1\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[2\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[3\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[4\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[5\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[6\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[7\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[8\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 229 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[9\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 253 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[10\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[11\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[12\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[13\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[14\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[15\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[16\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 421 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[17\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[18\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[19\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[20\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[21\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[22\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[23\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 589 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[24\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[25\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[26\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[27\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 685 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[28\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[29\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 733 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[30\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[31\] " "Synthesized away node \"tiny_risc_v:core1\|core_0_mem:mem_0\|altsyncram:altsyncram_component\|altsyncram_qmi1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_qmi1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_qmi1.tdf" 781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_0_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_0_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 82 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core1|core_0_mem:mem_0|altsyncram:altsyncram_component|altsyncram_qmi1:auto_generated|ram_block1a31"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[0\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[0\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 37 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a0"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[1\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[1\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 61 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a1"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[2\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[2\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 85 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a2"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[3\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[3\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 109 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a3"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[4\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[4\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 133 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a4"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[5\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[5\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 157 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a5"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[6\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[6\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 181 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a6"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[7\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[7\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 205 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[8\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[8\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 229 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[9\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[9\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 253 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a9"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[10\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[10\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 277 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a10"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[11\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[11\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 301 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a11"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[12\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[12\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 325 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a12"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[13\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[13\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 349 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a13"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[14\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[14\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 373 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a14"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[15\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[15\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 397 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a15"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[16\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[16\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 421 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a16"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[17\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[17\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 445 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a17"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[18\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[18\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 469 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a18"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[19\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[19\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 493 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a19"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[20\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[20\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 517 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a20"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[21\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[21\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 541 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a21"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[22\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[22\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 565 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a22"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[23\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[23\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 589 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a23"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[24\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[24\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 613 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a24"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[25\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[25\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 637 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a25"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[26\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[26\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 661 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a26"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[27\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[27\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 685 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a27"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[28\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[28\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 709 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a28"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[29\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[29\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 733 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a29"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[30\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[30\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 757 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a30"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[31\] " "Synthesized away node \"tiny_risc_v:core0\|core_1_mem:mem_1\|altsyncram:altsyncram_component\|altsyncram_9li1:auto_generated\|q_a\[31\]\"" {  } { { "db/altsyncram_9li1.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/altsyncram_9li1.tdf" 781 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "core_1_mem.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/core_1_mem.v" 86 0 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 83 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263449108 "|dual_core_w_lock_memory|tiny_risc_v:core0|core_1_mem:mem_1|altsyncram:altsyncram_component|altsyncram_9li1:auto_generated|ram_block1a31"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1621263449108 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1621263449108 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "2 " "Inferred 2 megafunctions from design logic" { { "Info" "ILPMS_LPM_MULT_INFERRED" "tiny_risc_v:core0\|alu:my_alu0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tiny_risc_v:core0\|alu:my_alu0\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/alu.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263456249 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "tiny_risc_v:core1\|alu:my_alu0\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"tiny_risc_v:core1\|alu:my_alu0\|Mult0\"" {  } { { "alu.v" "Mult0" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/alu.v" 172 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263456249 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Analysis & Synthesis" 0 -1 1621263456249 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "tiny_risc_v:core0\|alu:my_alu0\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"tiny_risc_v:core0\|alu:my_alu0\|lpm_mult:Mult0\"" {  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/alu.v" 172 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621263456277 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "tiny_risc_v:core0\|alu:my_alu0\|lpm_mult:Mult0 " "Instantiated megafunction \"tiny_risc_v:core0\|alu:my_alu0\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 32 " "Parameter \"LPM_WIDTHA\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263456277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 32 " "Parameter \"LPM_WIDTHB\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263456277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 64 " "Parameter \"LPM_WIDTHP\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263456277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 64 " "Parameter \"LPM_WIDTHR\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263456277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263456277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION SIGNED " "Parameter \"LPM_REPRESENTATION\" = \"SIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263456277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263456277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263456277 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 5 " "Parameter \"MAXIMIZE_SPEED\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1621263456277 ""}  } { { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/alu.v" 172 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1621263456277 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_46t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_46t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_46t " "Found entity 1: mult_46t" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/mult_46t.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1621263456315 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263456315 ""}
{ "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_HDR" "" "Synthesized away the following node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_SUB_HDR" "DSP element " "Synthesized away the following DSP element node(s):" { { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|alu:my_alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"tiny_risc_v:core1\|alu:my_alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/alu.v" 172 -1 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 85 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263456384 "|dual_core_w_lock_memory|tiny_risc_v:core1|alu:my_alu0|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core1\|alu:my_alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"tiny_risc_v:core1\|alu:my_alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/alu.v" 172 -1 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 85 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 30 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263456384 "|dual_core_w_lock_memory|tiny_risc_v:core1|alu:my_alu0|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|alu:my_alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7 " "Synthesized away node \"tiny_risc_v:core0\|alu:my_alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_mult7\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/mult_46t.tdf" 67 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/alu.v" 172 -1 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 85 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263456384 "|dual_core_w_lock_memory|tiny_risc_v:core0|alu:my_alu0|lpm_mult:Mult0|mult_46t:auto_generated|mac_mult7"} { "Warning" "WCDB_SGATE_CDB_SGATE_SWEPT_NODE" "tiny_risc_v:core0\|alu:my_alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8 " "Synthesized away node \"tiny_risc_v:core0\|alu:my_alu0\|lpm_mult:Mult0\|mult_46t:auto_generated\|mac_out8\"" {  } { { "db/mult_46t.tdf" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/db/mult_46t.tdf" 91 2 0 } } { "lpm_mult.tdf" "" { Text "c:/intelfpga_lite/19.1/quartus/libraries/megafunctions/lpm_mult.tdf" 377 4 0 } } { "alu.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/alu.v" 172 -1 0 } } { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 85 0 0 } } { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 25 0 0 } }  } 0 14320 "Synthesized away node \"%1!s!\"" 0 0 "Design Software" 0 -1 1621263456384 "|dual_core_w_lock_memory|tiny_risc_v:core0|alu:my_alu0|lpm_mult:Mult0|mult_46t:auto_generated|mac_out8"}  } {  } 0 14285 "Synthesized away the following %1!s! node(s):" 0 0 "Design Software" 0 -1 1621263456384 ""}  } {  } 0 14284 "Synthesized away the following node(s):" 0 0 "Analysis & Synthesis" 0 -1 1621263456384 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1621263456813 ""}
{ "Info" "IMLS_MLS_IGNORED_SUMMARY" "168 " "Ignored 168 buffer(s)" { { "Info" "IMLS_MLS_IGNORED_SOFT" "168 " "Ignored 168 SOFT buffer(s)" {  } {  } 0 13019 "Ignored %1!d! SOFT buffer(s)" 0 0 "Design Software" 0 -1 1621263456851 ""}  } {  } 0 13014 "Ignored %1!d! buffer(s)" 0 0 "Analysis & Synthesis" 0 -1 1621263456851 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiny_risc_v:core0\|instruction_parser:iparse\|i5\[0\] " "Latch tiny_risc_v:core0\|instruction_parser:iparse\|i5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiny_risc_v:core0\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal tiny_risc_v:core0\|instruction\[13\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621263456863 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621263456863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiny_risc_v:core0\|instruction_parser:iparse\|i5\[1\] " "Latch tiny_risc_v:core0\|instruction_parser:iparse\|i5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiny_risc_v:core0\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal tiny_risc_v:core0\|instruction\[13\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621263456863 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621263456863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiny_risc_v:core0\|instruction_parser:iparse\|i5\[2\] " "Latch tiny_risc_v:core0\|instruction_parser:iparse\|i5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiny_risc_v:core0\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal tiny_risc_v:core0\|instruction\[13\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621263456863 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621263456863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiny_risc_v:core0\|instruction_parser:iparse\|i5\[3\] " "Latch tiny_risc_v:core0\|instruction_parser:iparse\|i5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiny_risc_v:core0\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal tiny_risc_v:core0\|instruction\[13\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621263456863 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621263456863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiny_risc_v:core0\|instruction_parser:iparse\|i5\[4\] " "Latch tiny_risc_v:core0\|instruction_parser:iparse\|i5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiny_risc_v:core0\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal tiny_risc_v:core0\|instruction\[13\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621263456863 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621263456863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiny_risc_v:core1\|instruction_parser:iparse\|i5\[0\] " "Latch tiny_risc_v:core1\|instruction_parser:iparse\|i5\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiny_risc_v:core1\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal tiny_risc_v:core1\|instruction\[13\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621263456863 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621263456863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiny_risc_v:core1\|instruction_parser:iparse\|i5\[1\] " "Latch tiny_risc_v:core1\|instruction_parser:iparse\|i5\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiny_risc_v:core1\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal tiny_risc_v:core1\|instruction\[13\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621263456863 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621263456863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiny_risc_v:core1\|instruction_parser:iparse\|i5\[2\] " "Latch tiny_risc_v:core1\|instruction_parser:iparse\|i5\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiny_risc_v:core1\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal tiny_risc_v:core1\|instruction\[13\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621263456863 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621263456863 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiny_risc_v:core1\|instruction_parser:iparse\|i5\[3\] " "Latch tiny_risc_v:core1\|instruction_parser:iparse\|i5\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiny_risc_v:core1\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal tiny_risc_v:core1\|instruction\[13\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621263456864 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621263456864 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "tiny_risc_v:core1\|instruction_parser:iparse\|i5\[4\] " "Latch tiny_risc_v:core1\|instruction_parser:iparse\|i5\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA tiny_risc_v:core1\|instruction\[13\] " "Ports D and ENA on the latch are fed by the same signal tiny_risc_v:core1\|instruction\[13\]" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 187 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Design Software" 0 -1 1621263456864 ""}  } { { "instruction_parser.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/instruction_parser.v" 27 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Analysis & Synthesis" 0 -1 1621263456864 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "tiny_risc_v.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/tiny_risc_v.v" 187 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1621263456885 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1621263456885 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "S0\[3\] GND " "Pin \"S0\[3\]\" is stuck at GND" {  } { { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621263458865 "|dual_core_w_lock_memory|S0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "S1\[3\] GND " "Pin \"S1\[3\]\" is stuck at GND" {  } { { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621263458865 "|dual_core_w_lock_memory|S1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NS0\[3\] GND " "Pin \"NS0\[3\]\" is stuck at GND" {  } { { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621263458865 "|dual_core_w_lock_memory|NS0[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "NS1\[3\] GND " "Pin \"NS1\[3\]\" is stuck at GND" {  } { { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 7 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621263458865 "|dual_core_w_lock_memory|NS1[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "finished_storing GND " "Pin \"finished_storing\" is stuck at GND" {  } { { "dual_core_w_lock_memory.v" "" { Text "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/dual_core_w_lock_memory.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1621263458865 "|dual_core_w_lock_memory|finished_storing"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1621263458865 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1621263459095 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1621263469347 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/output_files/dual_core_w_lock_memory.map.smsg " "Generated suppressed messages file C:/Users/haln/Desktop/ECE289/dual_core_w_lock_memory/output_files/dual_core_w_lock_memory.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263469557 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1621263469862 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1621263469862 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "8482 " "Implemented 8482 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1621263470253 ""} { "Info" "ICUT_CUT_TM_OPINS" "388 " "Implemented 388 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1621263470253 ""} { "Info" "ICUT_CUT_TM_LCELLS" "7983 " "Implemented 7983 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1621263470253 ""} { "Info" "ICUT_CUT_TM_RAMS" "96 " "Implemented 96 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1621263470253 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "12 " "Implemented 12 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1621263470253 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1621263470253 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 133 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 133 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4892 " "Peak virtual memory: 4892 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1621263470290 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 17 10:57:50 2021 " "Processing ended: Mon May 17 10:57:50 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1621263470290 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:28 " "Elapsed time: 00:00:28" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1621263470290 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:36 " "Total CPU time (on all processors): 00:00:36" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1621263470290 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1621263470290 ""}
