Classic Timing Analyzer report for Hdb3
Mon May 30 18:14:29 2011
Quartus II Version 9.0 Build 132 02/25/2009 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'Clk'
  7. tsu
  8. tco
  9. th
 10. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                             ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------+---------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                     ; To                        ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------+---------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 4.551 ns                                       ; Hdb3[1]                  ; AbandonVB:inst|Buf[0][0]  ; --         ; Clk      ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 6.797 ns                                       ; Polar:inst3|True_Code    ; True_Code                 ; Clk        ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.796 ns                                      ; Hdb3[1]                  ; AbandonVB:inst|Count_0[1] ; --         ; Clk      ; 0            ;
; Clock Setup: 'Clk'           ; N/A   ; None          ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buf[3][1] ; AbandonVB:inst|Buf[0][0]  ; Clk        ; Clk      ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                          ;                           ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+--------------------------+---------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C15AF484C7      ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clk             ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;   0.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'Clk'                                                                                                                                                                                                             ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                        ; To                          ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buf[3][1]    ; AbandonVB:inst|Buf[0][0]    ; Clk        ; Clk      ; None                        ; None                      ; 1.909 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buf[3][1]    ; AbandonVB:inst|Buf[0][1]    ; Clk        ; Clk      ; None                        ; None                      ; 1.908 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Count_0[1]   ; AbandonVB:inst|Buf[3][1]    ; Clk        ; Clk      ; None                        ; None                      ; 1.840 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buf[2][0]    ; AbandonVB:inst|Buf[0][0]    ; Clk        ; Clk      ; None                        ; None                      ; 1.816 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buf[2][0]    ; AbandonVB:inst|Buf[0][1]    ; Clk        ; Clk      ; None                        ; None                      ; 1.811 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buf[3][0]    ; AbandonVB:inst|Buf[0][0]    ; Clk        ; Clk      ; None                        ; None                      ; 1.756 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buf[3][0]    ; AbandonVB:inst|Buf[0][1]    ; Clk        ; Clk      ; None                        ; None                      ; 1.755 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Count_0[0]   ; AbandonVB:inst|Buf[0][0]    ; Clk        ; Clk      ; None                        ; None                      ; 1.677 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Count_0[0]   ; AbandonVB:inst|Buf[0][1]    ; Clk        ; Clk      ; None                        ; None                      ; 1.676 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buf[2][1]    ; AbandonVB:inst|Buf[0][0]    ; Clk        ; Clk      ; None                        ; None                      ; 1.655 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buf[2][1]    ; AbandonVB:inst|Buf[0][1]    ; Clk        ; Clk      ; None                        ; None                      ; 1.650 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Count_0[1]   ; AbandonVB:inst|Buf[3][0]    ; Clk        ; Clk      ; None                        ; None                      ; 1.643 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Count_0[1]   ; AbandonVB:inst|Buf[0][0]    ; Clk        ; Clk      ; None                        ; None                      ; 1.618 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Count_0[1]   ; AbandonVB:inst|Buf[0][1]    ; Clk        ; Clk      ; None                        ; None                      ; 1.617 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buf[2][0]    ; AbandonVB:inst|Buf[3][1]    ; Clk        ; Clk      ; None                        ; None                      ; 1.308 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buf[2][0]    ; AbandonVB:inst|Buf[3][0]    ; Clk        ; Clk      ; None                        ; None                      ; 1.306 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Data_OutP[1] ; Polar:inst3|True_Code       ; Clk        ; Clk      ; None                        ; None                      ; 1.199 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buf[2][1]    ; AbandonVB:inst|Buf[3][1]    ; Clk        ; Clk      ; None                        ; None                      ; 1.147 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buf[2][1]    ; AbandonVB:inst|Buf[3][0]    ; Clk        ; Clk      ; None                        ; None                      ; 1.145 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Count_0[0]   ; AbandonVB:inst|Buf[3][1]    ; Clk        ; Clk      ; None                        ; None                      ; 1.069 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Count_0[0]   ; AbandonVB:inst|Buf[3][0]    ; Clk        ; Clk      ; None                        ; None                      ; 1.066 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Count_0[0]   ; AbandonVB:inst|Count_0[1]   ; Clk        ; Clk      ; None                        ; None                      ; 1.060 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buf[3][0]    ; AbandonVB:inst|Data_OutP[0] ; Clk        ; Clk      ; None                        ; None                      ; 1.003 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Data_OutP[0] ; Polar:inst3|True_Code       ; Clk        ; Clk      ; None                        ; None                      ; 0.849 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buf[3][1]    ; AbandonVB:inst|Data_OutP[1] ; Clk        ; Clk      ; None                        ; None                      ; 0.789 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buf[0][0]    ; AbandonVB:inst|Buf[1][0]    ; Clk        ; Clk      ; None                        ; None                      ; 0.783 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buf[1][0]    ; AbandonVB:inst|Buf[2][0]    ; Clk        ; Clk      ; None                        ; None                      ; 0.631 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buf[1][1]    ; AbandonVB:inst|Buf[2][1]    ; Clk        ; Clk      ; None                        ; None                      ; 0.629 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Buf[0][1]    ; AbandonVB:inst|Buf[1][1]    ; Clk        ; Clk      ; None                        ; None                      ; 0.620 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; Polar:inst3|True_Code       ; Polar:inst3|True_Code       ; Clk        ; Clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Count_0[0]   ; AbandonVB:inst|Count_0[0]   ; Clk        ; Clk      ; None                        ; None                      ; 0.454 ns                ;
; N/A   ; Restricted to 380.08 MHz ( period = 2.631 ns ) ; AbandonVB:inst|Count_0[1]   ; AbandonVB:inst|Count_0[1]   ; Clk        ; Clk      ; None                        ; None                      ; 0.454 ns                ;
+-------+------------------------------------------------+-----------------------------+-----------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------------------+
; tsu                                                                                ;
+-------+--------------+------------+---------+---------------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From    ; To                        ; To Clock ;
+-------+--------------+------------+---------+---------------------------+----------+
; N/A   ; None         ; 4.551 ns   ; Hdb3[1] ; AbandonVB:inst|Buf[0][0]  ; Clk      ;
; N/A   ; None         ; 4.550 ns   ; Hdb3[1] ; AbandonVB:inst|Buf[0][1]  ; Clk      ;
; N/A   ; None         ; 4.501 ns   ; Hdb3[0] ; AbandonVB:inst|Buf[0][0]  ; Clk      ;
; N/A   ; None         ; 4.500 ns   ; Hdb3[0] ; AbandonVB:inst|Buf[0][1]  ; Clk      ;
; N/A   ; None         ; 4.298 ns   ; Hdb3[0] ; AbandonVB:inst|Buf[3][1]  ; Clk      ;
; N/A   ; None         ; 4.101 ns   ; Hdb3[0] ; AbandonVB:inst|Buf[3][0]  ; Clk      ;
; N/A   ; None         ; 3.943 ns   ; Hdb3[1] ; AbandonVB:inst|Buf[3][1]  ; Clk      ;
; N/A   ; None         ; 3.941 ns   ; Hdb3[1] ; AbandonVB:inst|Buf[3][0]  ; Clk      ;
; N/A   ; None         ; 3.364 ns   ; Hdb3[0] ; AbandonVB:inst|Count_0[0] ; Clk      ;
; N/A   ; None         ; 3.347 ns   ; Hdb3[0] ; AbandonVB:inst|Count_0[1] ; Clk      ;
; N/A   ; None         ; 3.045 ns   ; Hdb3[1] ; AbandonVB:inst|Count_0[0] ; Clk      ;
; N/A   ; None         ; 3.044 ns   ; Hdb3[1] ; AbandonVB:inst|Count_0[1] ; Clk      ;
+-------+--------------+------------+---------+---------------------------+----------+


+------------------------------------------------------------------------------------+
; tco                                                                                ;
+-------+--------------+------------+-----------------------+-----------+------------+
; Slack ; Required tco ; Actual tco ; From                  ; To        ; From Clock ;
+-------+--------------+------------+-----------------------+-----------+------------+
; N/A   ; None         ; 6.797 ns   ; Polar:inst3|True_Code ; True_Code ; Clk        ;
+-------+--------------+------------+-----------------------+-----------+------------+


+------------------------------------------------------------------------------------------+
; th                                                                                       ;
+---------------+-------------+-----------+---------+---------------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From    ; To                        ; To Clock ;
+---------------+-------------+-----------+---------+---------------------------+----------+
; N/A           ; None        ; -2.796 ns ; Hdb3[1] ; AbandonVB:inst|Count_0[1] ; Clk      ;
; N/A           ; None        ; -2.797 ns ; Hdb3[1] ; AbandonVB:inst|Count_0[0] ; Clk      ;
; N/A           ; None        ; -3.099 ns ; Hdb3[0] ; AbandonVB:inst|Count_0[1] ; Clk      ;
; N/A           ; None        ; -3.116 ns ; Hdb3[0] ; AbandonVB:inst|Count_0[0] ; Clk      ;
; N/A           ; None        ; -3.148 ns ; Hdb3[1] ; AbandonVB:inst|Buf[0][1]  ; Clk      ;
; N/A           ; None        ; -3.208 ns ; Hdb3[0] ; AbandonVB:inst|Buf[0][0]  ; Clk      ;
; N/A           ; None        ; -3.445 ns ; Hdb3[1] ; AbandonVB:inst|Buf[3][0]  ; Clk      ;
; N/A           ; None        ; -3.642 ns ; Hdb3[1] ; AbandonVB:inst|Buf[3][1]  ; Clk      ;
; N/A           ; None        ; -3.673 ns ; Hdb3[0] ; AbandonVB:inst|Buf[3][0]  ; Clk      ;
; N/A           ; None        ; -3.675 ns ; Hdb3[0] ; AbandonVB:inst|Buf[3][1]  ; Clk      ;
; N/A           ; None        ; -4.178 ns ; Hdb3[0] ; AbandonVB:inst|Buf[0][1]  ; Clk      ;
; N/A           ; None        ; -4.203 ns ; Hdb3[1] ; AbandonVB:inst|Buf[0][0]  ; Clk      ;
+---------------+-------------+-----------+---------+---------------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 132 02/25/2009 SJ Full Version
    Info: Processing started: Mon May 30 18:14:26 2011
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off Hdb3 -c Hdb3 --timing_analysis_only
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "Clk" is an undefined clock
Info: Clock "Clk" Internal fmax is restricted to 380.08 MHz between source register "AbandonVB:inst|Buf[3][1]" and destination register "AbandonVB:inst|Buf[0][0]"
    Info: fmax restricted to clock pin edge rate 2.631 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.909 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y12_N17; Fanout = 2; REG Node = 'AbandonVB:inst|Buf[3][1]'
            Info: 2: + IC(0.373 ns) + CELL(0.322 ns) = 0.695 ns; Loc. = LCCOMB_X1_Y12_N26; Fanout = 1; COMB Node = 'AbandonVB:inst|process_0~7'
            Info: 3: + IC(0.294 ns) + CELL(0.178 ns) = 1.167 ns; Loc. = LCCOMB_X1_Y12_N14; Fanout = 2; COMB Node = 'AbandonVB:inst|process_0~5'
            Info: 4: + IC(0.324 ns) + CELL(0.322 ns) = 1.813 ns; Loc. = LCCOMB_X1_Y12_N20; Fanout = 1; COMB Node = 'AbandonVB:inst|Buf~14'
            Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 1.909 ns; Loc. = LCFF_X1_Y12_N21; Fanout = 1; REG Node = 'AbandonVB:inst|Buf[0][0]'
            Info: Total cell delay = 0.918 ns ( 48.09 % )
            Info: Total interconnect delay = 0.991 ns ( 51.91 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "Clk" to destination register is 2.860 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clk~clkctrl'
                Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y12_N21; Fanout = 1; REG Node = 'AbandonVB:inst|Buf[0][0]'
                Info: Total cell delay = 1.628 ns ( 56.92 % )
                Info: Total interconnect delay = 1.232 ns ( 43.08 % )
            Info: - Longest clock path from clock "Clk" to source register is 2.860 ns
                Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'
                Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clk~clkctrl'
                Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y12_N17; Fanout = 2; REG Node = 'AbandonVB:inst|Buf[3][1]'
                Info: Total cell delay = 1.628 ns ( 56.92 % )
                Info: Total interconnect delay = 1.232 ns ( 43.08 % )
        Info: + Micro clock to output delay of source is 0.277 ns
        Info: + Micro setup delay of destination is -0.038 ns
Info: tsu for register "AbandonVB:inst|Buf[0][0]" (data pin = "Hdb3[1]", clock pin = "Clk") is 4.551 ns
    Info: + Longest pin to register delay is 7.449 ns
        Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_M6; Fanout = 6; PIN Node = 'Hdb3[1]'
        Info: 2: + IC(4.856 ns) + CELL(0.545 ns) = 6.235 ns; Loc. = LCCOMB_X1_Y12_N26; Fanout = 1; COMB Node = 'AbandonVB:inst|process_0~7'
        Info: 3: + IC(0.294 ns) + CELL(0.178 ns) = 6.707 ns; Loc. = LCCOMB_X1_Y12_N14; Fanout = 2; COMB Node = 'AbandonVB:inst|process_0~5'
        Info: 4: + IC(0.324 ns) + CELL(0.322 ns) = 7.353 ns; Loc. = LCCOMB_X1_Y12_N20; Fanout = 1; COMB Node = 'AbandonVB:inst|Buf~14'
        Info: 5: + IC(0.000 ns) + CELL(0.096 ns) = 7.449 ns; Loc. = LCFF_X1_Y12_N21; Fanout = 1; REG Node = 'AbandonVB:inst|Buf[0][0]'
        Info: Total cell delay = 1.975 ns ( 26.51 % )
        Info: Total interconnect delay = 5.474 ns ( 73.49 % )
    Info: + Micro setup delay of destination is -0.038 ns
    Info: - Shortest clock path from clock "Clk" to destination register is 2.860 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y12_N21; Fanout = 1; REG Node = 'AbandonVB:inst|Buf[0][0]'
        Info: Total cell delay = 1.628 ns ( 56.92 % )
        Info: Total interconnect delay = 1.232 ns ( 43.08 % )
Info: tco from clock "Clk" to destination pin "True_Code" through register "Polar:inst3|True_Code" is 6.797 ns
    Info: + Longest clock path from clock "Clk" to source register is 2.861 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.995 ns) + CELL(0.602 ns) = 2.861 ns; Loc. = LCFF_X2_Y12_N17; Fanout = 2; REG Node = 'Polar:inst3|True_Code'
        Info: Total cell delay = 1.628 ns ( 56.90 % )
        Info: Total interconnect delay = 1.233 ns ( 43.10 % )
    Info: + Micro clock to output delay of source is 0.277 ns
    Info: + Longest register to pin delay is 3.659 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X2_Y12_N17; Fanout = 2; REG Node = 'Polar:inst3|True_Code'
        Info: 2: + IC(0.819 ns) + CELL(2.840 ns) = 3.659 ns; Loc. = PIN_N1; Fanout = 0; PIN Node = 'True_Code'
        Info: Total cell delay = 2.840 ns ( 77.62 % )
        Info: Total interconnect delay = 0.819 ns ( 22.38 % )
Info: th for register "AbandonVB:inst|Count_0[1]" (data pin = "Hdb3[1]", clock pin = "Clk") is -2.796 ns
    Info: + Longest clock path from clock "Clk" to destination register is 2.860 ns
        Info: 1: + IC(0.000 ns) + CELL(1.026 ns) = 1.026 ns; Loc. = PIN_M1; Fanout = 1; CLK Node = 'Clk'
        Info: 2: + IC(0.238 ns) + CELL(0.000 ns) = 1.264 ns; Loc. = CLKCTRL_G3; Fanout = 13; COMB Node = 'Clk~clkctrl'
        Info: 3: + IC(0.994 ns) + CELL(0.602 ns) = 2.860 ns; Loc. = LCFF_X1_Y12_N9; Fanout = 4; REG Node = 'AbandonVB:inst|Count_0[1]'
        Info: Total cell delay = 1.628 ns ( 56.92 % )
        Info: Total interconnect delay = 1.232 ns ( 43.08 % )
    Info: + Micro hold delay of destination is 0.286 ns
    Info: - Shortest pin to register delay is 5.942 ns
        Info: 1: + IC(0.000 ns) + CELL(0.834 ns) = 0.834 ns; Loc. = PIN_M6; Fanout = 6; PIN Node = 'Hdb3[1]'
        Info: 2: + IC(4.835 ns) + CELL(0.177 ns) = 5.846 ns; Loc. = LCCOMB_X1_Y12_N8; Fanout = 1; COMB Node = 'AbandonVB:inst|Count_0~3'
        Info: 3: + IC(0.000 ns) + CELL(0.096 ns) = 5.942 ns; Loc. = LCFF_X1_Y12_N9; Fanout = 4; REG Node = 'AbandonVB:inst|Count_0[1]'
        Info: Total cell delay = 1.107 ns ( 18.63 % )
        Info: Total interconnect delay = 4.835 ns ( 81.37 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 1 warning
    Info: Peak virtual memory: 167 megabytes
    Info: Processing ended: Mon May 30 18:14:29 2011
    Info: Elapsed time: 00:00:03
    Info: Total CPU time (on all processors): 00:00:02


