$version Generated by VerilatedVcd $end
$date Sat Aug  7 19:04:23 2021
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  8 K o00 [7:0] $end
  $var wire  8 S o01 [7:0] $end
  $var wire  8 [ o02 [7:0] $end
  $var wire  8 c o03 [7:0] $end
  $var wire  8 + p00 [7:0] $end
  $var wire  8 3 p01 [7:0] $end
  $var wire  8 ; p02 [7:0] $end
  $var wire  8 C p03 [7:0] $end
  $scope module mod_keygen_shifter $end
   $var wire  1 # clk $end
   $var wire  8 K o00 [7:0] $end
   $var wire  8 S o01 [7:0] $end
   $var wire  8 [ o02 [7:0] $end
   $var wire  8 c o03 [7:0] $end
   $var wire  8 + p00 [7:0] $end
   $var wire  8 3 p01 [7:0] $end
   $var wire  8 ; p02 [7:0] $end
   $var wire  8 C p03 [7:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
1#
b00000000 +
b00000001 3
b00000010 ;
b00000011 C
b00000001 K
b00000010 S
b00000011 [
b00000000 c
#1
0#
#2
1#
#3
0#
#4
1#
#5
0#
#6
1#
#7
0#
#8
1#
#9
0#
