Group N  Raw bits                Decoded  T      Comments
------------------------------------------------------------------------------
A
A01   0: 000101100000100100000   100XX100 TX     STY
A02   1: 000000010110001000100   XXX100X1 T3     OP ind, Y
A03   2: 000000011010001001000   XXX110X1 T2     OP abs, Y
A04   3: 010100011001100100000   1X001000 T0     DEY INY  
A05   4: 010101011010100100000   10011000 T0     TYA      
A06   5: 010110000001100100000   1100XX00 T0     CPY INY  

B
B01   6: 000000100010000001000   XXX1X1XX T2     OP zpg, X/Y & OP abs, X/Y 
B02   7: 000001000000100010000   10XXXX1X TX     LDX STX A<->X S<->X       
B03   8: 000000010101001001000   XXX000X1 T2     OP ind, X        
B04   9: 010101011001100010000   1000101X T0     TXA              
B05  10: 010110011001100010000   1100101X T0     DEX              
B06  11: 011010000001100100000   1110XX00 T0     CPX INX          
B07  12: 000101000000100010000   100XXX1X TX     STX TXA TXS
B08  13: 010101011010100010000   1001101X T0     TXS                
B09  14: 011001000000100010000   101XXX1X T0     LDX TAX TSX
B10  15: 100110011001100010000   1100101X T1     DEX
B11  16: 101010011001100100000   11101000 T1     INX
B12  17: 011001011010100010000   1011101X T0     TSX
B13  18: 100100011001100100000   1X001000 T1     DEY INY
B14  19: 011001100000100100000   101XX100 T0     LDY
B15  20: 011001000001100100000   1010XX00 T0     LDY TAY

C
C01  21: 011001010101010100000   00100000 T0     JSR
C02  22: 000101010101010100001   00000000 T5     BRK
C03  23: 010100011001010100000   0X001000 T0     Push
C04  24: 001010010101010100010   01100000 T4     RTS
C05  25: 001000011001010100100   0X101000 T3     Pull
C06  26: 000110010101010100001   01000000 T5     RTI
C07  27: 001010000000010010000   011XXX1X TX     ROR
C08  28: 000000000000000001000   XXXXXXXX T2     T2 ANY
C09  29: 010110000000011000000   010XXXX1 T0     EOR
C10  30: 000010101001010100000   01X01100 TX     JMP (excluder for C11)
C11  31: 000000101001000001000   XXX011XX T2     ALU absolute
C12  32: 010101000000011000000   000XXXX1 T0     ORA
C13  33: 000000000100000001000   XXXX0XXX T2     LEFT ALL
C14  34: 010000000000000000000   XXXXXXXX T0     T0 ANY
C15  35: 000000010001010101000   0XX0X000 T2     BRK JSR RTI RTS Push/pull
C16  36: 000000000001010100100   0XX0XX00 T3     BRK JSR RTI RTS Push/pull + BIT JMP

D
D01  37: 000001010101010100010   00X00000 T4     BRK JSR
D02  38: 000110010101010100010   01000000 T4     RTI
D03  39: 000000010101001000100   XXX000X1 T3     OP X, ind
D04  40: 000000010110001000010   XXX100X1 T4     OP ind, Y
D05  41: 000000010110001001000   XXX100X1 T2     OP ind, Y
D06  42: 000000001010000000100   XXX11XXX T3     RIGHT ODD
D07  43: 001000011001010100000   0X101000 TX     Pull
D08  44: 001010000000100010000   111XXX1X TX     INC NOP
D09  45: 000000010101001000010   XXX000X1 T4     OP X, ind
D10  46: 000000010110001000100   XXX100X1 T3     OP ind, Y
D11  47: 000010010101010100000   01X00000 TX     RTI RTS
D12  48: 001001010101010101000   00100000 T2     JSR
D13  49: 010010000001100100000   11X0XX00 T0     CPY CPX INY INX
D14  50: 010110000000101000000   110XXXX1 T0     CMP
D15  51: 011010000000101000000   111XXXX1 T0     SBC
D16  52: 011010000000001000000   X11XXXX1 T0     ADC SBC
D17  53: 001001000000010010000   001XXX1X TX     ROL

E
E01  54: 000010101001010100100   01X01100 T3     JMP ind
E02  55: 000001000000010010000   00XXXX1X TX     ASL ROL
E03  56: 001001010101010100001   00100000 T5     JSR
E04  57: 000000010001010101000   0XX0X000 T2     BRK JSR RTI RTS Push/pull
E05  58: 010101011010100100000   10011000 T0     TYA
E06  59: 100000000000011000000   0XXXXXX1 T1     UPPER ODD
E07  60: 101010000000001000000   X11XXXX1 T1     ADC SBC
E08  61: 100000011001010010000   0XX0101X T1     ASL ROL LSR ROR
E09  62: 010101011001100010000   1000101X T0     TXA
E10  63: 011010011001010100000   01101000 T0     PLA
E11  64: 011001000000101000000   101XXXX1 T0     LDA
E12  65: 010000000000001000000   XXXXXXX1 T0     ALL ODD
E13  66: 011001011001100100000   10101000 T0     TAY
E14  67: 010000011001010010000   0XX0101X T0     ASL ROL LSR ROR
E15  68: 011001011001100010000   1010101X T0     TAX
E16  69: 011001100001010100000   0010X100 T0     BIT0
E17  70: 011001000000011000000   001XXXX1 T0     AND0
E18  71: 000000001010000000010   XXX11XXX T4     OP abs,XY
E19  72: 000000010110001000001   XXX100X1 T5     OP ind,Y

F
F01  73: 010000010110000100000   XXX10000 T0 <-  Branch + BranchReady line
F02  74: 000110011001010101000   01001000 T2     PHA
F03  75: 010010011001010010000   01X0101X T0     LSR ROR
F04  76: 000010000000010010000   01XXXX1X TX     LSR ROR
F05  77: 000101010101010101000   00000000 T2     BRK
F06  78: 001001010101010100100   00100000 T3     JSR
F07  79: 000101000000101000000   100XXXX1 TX     STA
F08  80: 000000010110000101000   XXX10000 T2     Branch
F09  81: 000000100100000001000   XXXX01XX T2     zero page
F10  82: 000000010100001001000   XXXX00X1 T2     ALU indirect
F11  83: 000000001000000001000   XXXX1XXX T2     RIGHT ALL -G07
F12  84: 001010010101010100001   01100000 T5     RTS
F13  85: 000000000000000000010   XXXXXXXX T4     T4 ANY
F14  86: 000000000000000000100   XXXXXXXX T3     T3 ANY
F15  87: 010100010101010100000   0X000000 T0     BRK RTI
F16  88: 010010101001010100000   01X01100 T0     JMP
F17  89: 000000010101001000001   XXX000X1 T5     OP X, ind
F18  90: 000000001000000000100   XXXX1XXX T3     RIGHT ALL -G07

G
G01  91: 000000010110001000010   XXX100X1 T4     OP ind, Y
G02  92: 000000001010000000100   XXX11XXX T3     RIGHT ODD
G03  93: 000000010110000100100   XXX10000 T3     Branch
G04  94: 000100010101010100000   0X000000 TX     BRK RTI
G05  95: 001001010101010100000   00100000 TX     JSR
G06  96: 000010101001010100000   01X01100 TX     JMP
GX     : 000000011001010100000   0XX01000 TX <-  Push/pull, F11 & F18 excluder
G07  97: 000101000000100000000   100XXXXX TX     STORE
G08  98: 000101010101010100010   00000000 T4     BRK
G09  99: 000101011001010101000   00001000 T2     PHP
G10 100: 000100011001010101000   0X001000 T2     Push
G11 101: 000010101001010100010   01X01100 T4     JMP ind
G12 102: 000010010101010100001   01X00000 T5     RTI RTS
G13 103: 001001010101010100001   00100000 T5     JSR

H
H01 104: 000110101001010101000   01001100 T2     JMP abs
H02 105: 001000011001010100100   0X101000 T3     Pull
H03 106: 000010000000000010000   X1XXXX1X TX     LSR ROR DEC INC DEX NOP (4x4 bottom right)
H04 107: 000001000000010010000   00XXXX1X TX     ASL ROL
H05 108: 010010011010010100000   01X11000 T0     CLI SEI
H06 109: 101001100001010100000   0010X100 T1     BIT
H07 110: 010001011010010100000   00X11000 T0     CLC SEC
H08 111: 000000100110000000100   XXX101XX T3     Memory zero page X/Y
H09 112: 101010000000001000000   X11XXXX1 T1     ADC SBC
H10 113: 011001100001010100000   0010X100 T0     BIT
H11 114: 011001011001010100000   00101000 T0     PLP
H12 115: 000110010101010100010   01000000 T4     RTI
H13 116: 100110000000101000000   110XXXX1 T1     CMP
H14 117: 100010101001100100000   11X01100 T1     CPY CPX abs
H15 118: 100001011001010010000   00X0101X T1     ASL ROL
H16 119: 100010000101100100000   11X00X00 T1     CPY CPX zpg/immed

K
KX     : 000000011001010100000   0XX01000 TX     Not actually line. Controls K09 to exclude push/pull opcodes --->
K01 120: 010010011010100100000   11X11000 T0     CLD SED
K02 121: 000001000000000000000   X0XXXXXX TX     Branch bit 6
K03 122: 000000101001000000100   XXX011XX T3     Memory absolute
K04 123: 000000100101000001000   XXX001XX T2     Memory zero page
K05 124: 000000010100001000001   XXXX00X1 T5     Memory indirect
K06 125: 000000001010000000010   XXX11XXX T4     Memory absolute X/Y
K07 126: 000000000000010000000   0XXXXXXX TX     Branch bit 7
K08 127: 001001011010100100000   10111000 TX     CLV
K09 128: 000000011000000......   XXXX10X0 TX     All implied, except Push/pull

All lines are double checked.