CHANGED: When generating (System)Verilog, Clash now sets the default net type to
none. This means any implicitly declared signal in the design will trigger an
error when elaborating the design.
