<stg><name>get_acceptanceCorners</name>


<trans_list>

<trans id="138" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="139" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="164" from="3" to="6">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="165" from="3" to="4">
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="162" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="163" from="5" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="145" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="146" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="147" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="148" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="151" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="154" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="157" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="159" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:14 %wp_parameters3_addr = getelementptr i1 %wp_parameters3, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="wp_parameters3_addr"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:15 %wp_parameters3_addr_1 = getelementptr i1 %wp_parameters3, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="wp_parameters3_addr_1"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:18 %wp_parameters4_addr = getelementptr i32 %wp_parameters4, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="wp_parameters4_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
.lr.ph:19 %store_ln196 = store i1 1, i5 %wp_parameters3_addr

]]></Node>
<StgValue><ssdm name="store_ln196"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
.lr.ph:20 %store_ln197 = store i1 1, i5 %wp_parameters3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln197"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="5">
<![CDATA[
.lr.ph:23 %wp_parameters4_load = load i5 %wp_parameters4_addr

]]></Node>
<StgValue><ssdm name="wp_parameters4_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="21" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:0 %wp_parameters_addr = getelementptr i32 %wp_parameters, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="wp_parameters_addr"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:1 %wp_parameters_addr_6 = getelementptr i32 %wp_parameters, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_6"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:2 %wp_parameters_addr_7 = getelementptr i32 %wp_parameters, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_7"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:3 %wp_parameters_addr_12 = getelementptr i32 %wp_parameters, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_12"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:4 %wp_parameters_addr_13 = getelementptr i32 %wp_parameters, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_13"/></StgValue>
</operation>

<operation id="26" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:5 %wp_parameters_addr_14 = getelementptr i32 %wp_parameters, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_14"/></StgValue>
</operation>

<operation id="27" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:6 %wp_parameters2_addr = getelementptr i32 %wp_parameters2, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="wp_parameters2_addr"/></StgValue>
</operation>

<operation id="28" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:7 %wp_parameters2_addr_1 = getelementptr i32 %wp_parameters2, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="wp_parameters2_addr_1"/></StgValue>
</operation>

<operation id="29" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:8 %wp_parameters2_addr_2 = getelementptr i32 %wp_parameters2, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="wp_parameters2_addr_2"/></StgValue>
</operation>

<operation id="30" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:9 %wp_parameters2_addr_3 = getelementptr i32 %wp_parameters2, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="wp_parameters2_addr_3"/></StgValue>
</operation>

<operation id="31" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:10 %wp_parameters2_addr_4 = getelementptr i32 %wp_parameters2, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="wp_parameters2_addr_4"/></StgValue>
</operation>

<operation id="32" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:11 %wp_parameters2_addr_5 = getelementptr i32 %wp_parameters2, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="wp_parameters2_addr_5"/></StgValue>
</operation>

<operation id="33" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:12 %wp_parameters2_addr_6 = getelementptr i32 %wp_parameters2, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="wp_parameters2_addr_6"/></StgValue>
</operation>

<operation id="34" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:13 %wp_parameters2_addr_7 = getelementptr i32 %wp_parameters2, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="wp_parameters2_addr_7"/></StgValue>
</operation>

<operation id="35" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:16 %wp_parameters3_addr_2 = getelementptr i1 %wp_parameters3, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="wp_parameters3_addr_2"/></StgValue>
</operation>

<operation id="36" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="5" op_0_bw="1" op_1_bw="64" op_2_bw="64">
<![CDATA[
.lr.ph:17 %wp_parameters3_addr_3 = getelementptr i1 %wp_parameters3, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="wp_parameters3_addr_3"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
.lr.ph:21 %store_ln198 = store i1 1, i5 %wp_parameters3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln198"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
.lr.ph:22 %store_ln199 = store i1 0, i5 %wp_parameters3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln199"/></StgValue>
</operation>

<operation id="39" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="5">
<![CDATA[
.lr.ph:23 %wp_parameters4_load = load i5 %wp_parameters4_addr

]]></Node>
<StgValue><ssdm name="wp_parameters4_load"/></StgValue>
</operation>

<operation id="40" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="0">
<![CDATA[
.lr.ph:24 %br_ln208 = br void

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="41" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:0 %i = phi i32 0, void %.lr.ph, i32 %add_ln208, void %.split

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="42" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:1 %d_corner_max_V = phi i32 0, void %.lr.ph, i32 %d_corner_max_V_2, void %.split

]]></Node>
<StgValue><ssdm name="d_corner_max_V"/></StgValue>
</operation>

<operation id="43" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:2 %c_corner_max_V = phi i32 0, void %.lr.ph, i32 %c_corner_max_V_1, void %.split

]]></Node>
<StgValue><ssdm name="c_corner_max_V"/></StgValue>
</operation>

<operation id="44" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:3 %b_corner_min_V = phi i32 4294967295, void %.lr.ph, i32 %b_corner_min_V_2, void %.split

]]></Node>
<StgValue><ssdm name="b_corner_min_V"/></StgValue>
</operation>

<operation id="45" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
:4 %a_corner_min_V = phi i32 4294967295, void %.lr.ph, i32 %a_corner_min_V_1, void %.split

]]></Node>
<StgValue><ssdm name="a_corner_min_V"/></StgValue>
</operation>

<operation id="46" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5 %add_ln208 = add i32 %i, i32 1

]]></Node>
<StgValue><ssdm name="add_ln208"/></StgValue>
</operation>

<operation id="47" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
:6 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="48" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7 %icmp_ln208 = icmp_eq  i32 %i, i32 %wp_parameters4_load

]]></Node>
<StgValue><ssdm name="icmp_ln208"/></StgValue>
</operation>

<operation id="49" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8 %br_ln208 = br i1 %icmp_ln208, void %.split, void %._crit_edge.loopexit

]]></Node>
<StgValue><ssdm name="br_ln208"/></StgValue>
</operation>

<operation id="50" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="41" bw="2" op_0_bw="32">
<![CDATA[
.split:0 %trunc_ln878 = trunc i32 %i

]]></Node>
<StgValue><ssdm name="trunc_ln878"/></StgValue>
</operation>

<operation id="51" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="5" op_0_bw="5" op_1_bw="2" op_2_bw="3">
<![CDATA[
.split:1 %tmp_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i2.i3, i2 %trunc_ln878, i3 0

]]></Node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="52" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="4" op_0_bw="32">
<![CDATA[
.split:2 %trunc_ln878_1 = trunc i32 %i

]]></Node>
<StgValue><ssdm name="trunc_ln878_1"/></StgValue>
</operation>

<operation id="53" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="5" op_0_bw="5" op_1_bw="4" op_2_bw="1">
<![CDATA[
.split:3 %tmp_113_cast = bitconcatenate i5 @_ssdm_op_BitConcatenate.i5.i4.i1, i4 %trunc_ln878_1, i1 0

]]></Node>
<StgValue><ssdm name="tmp_113_cast"/></StgValue>
</operation>

<operation id="54" st_id="3" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:4 %sub_ln878 = sub i5 %tmp_cast, i5 %tmp_113_cast

]]></Node>
<StgValue><ssdm name="sub_ln878"/></StgValue>
</operation>

<operation id="55" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="64" op_0_bw="5">
<![CDATA[
.split:5 %zext_ln878 = zext i5 %sub_ln878

]]></Node>
<StgValue><ssdm name="zext_ln878"/></StgValue>
</operation>

<operation id="56" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:6 %wp_parameters_addr_8 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln878

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_8"/></StgValue>
</operation>

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:7 %or_ln878 = or i5 %sub_ln878, i5 1

]]></Node>
<StgValue><ssdm name="or_ln878"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="64" op_0_bw="5">
<![CDATA[
.split:8 %zext_ln878_1 = zext i5 %or_ln878

]]></Node>
<StgValue><ssdm name="zext_ln878_1"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:9 %wp_parameters_addr_9 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln878_1

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_9"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="5">
<![CDATA[
.split:17 %wp_parameters_load_3 = load i5 %wp_parameters_addr_8

]]></Node>
<StgValue><ssdm name="wp_parameters_load_3"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="5">
<![CDATA[
.split:20 %b_corner_min_V_1 = load i5 %wp_parameters_addr_9

]]></Node>
<StgValue><ssdm name="b_corner_min_V_1"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="62" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:10 %add_ln886 = add i5 %sub_ln878, i5 2

]]></Node>
<StgValue><ssdm name="add_ln886"/></StgValue>
</operation>

<operation id="63" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="64" op_0_bw="5">
<![CDATA[
.split:11 %zext_ln886 = zext i5 %add_ln886

]]></Node>
<StgValue><ssdm name="zext_ln886"/></StgValue>
</operation>

<operation id="64" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:12 %wp_parameters_addr_10 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln886

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_10"/></StgValue>
</operation>

<operation id="65" st_id="4" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.split:13 %add_ln886_2 = add i5 %sub_ln878, i5 3

]]></Node>
<StgValue><ssdm name="add_ln886_2"/></StgValue>
</operation>

<operation id="66" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="64" op_0_bw="5">
<![CDATA[
.split:14 %zext_ln886_3 = zext i5 %add_ln886_2

]]></Node>
<StgValue><ssdm name="zext_ln886_3"/></StgValue>
</operation>

<operation id="67" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.split:15 %wp_parameters_addr_11 = getelementptr i32 %wp_parameters, i64 0, i64 %zext_ln886_3

]]></Node>
<StgValue><ssdm name="wp_parameters_addr_11"/></StgValue>
</operation>

<operation id="68" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="5">
<![CDATA[
.split:17 %wp_parameters_load_3 = load i5 %wp_parameters_addr_8

]]></Node>
<StgValue><ssdm name="wp_parameters_load_3"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="59" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:18 %icmp_ln878 = icmp_slt  i32 %wp_parameters_load_3, i32 %a_corner_min_V

]]></Node>
<StgValue><ssdm name="icmp_ln878"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:19 %a_corner_min_V_1 = select i1 %icmp_ln878, i32 %wp_parameters_load_3, i32 %a_corner_min_V

]]></Node>
<StgValue><ssdm name="a_corner_min_V_1"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="5">
<![CDATA[
.split:20 %b_corner_min_V_1 = load i5 %wp_parameters_addr_9

]]></Node>
<StgValue><ssdm name="b_corner_min_V_1"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:21 %icmp_ln878_10 = icmp_slt  i32 %b_corner_min_V_1, i32 %b_corner_min_V

]]></Node>
<StgValue><ssdm name="icmp_ln878_10"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:22 %b_corner_min_V_2 = select i1 %icmp_ln878_10, i32 %b_corner_min_V_1, i32 %b_corner_min_V

]]></Node>
<StgValue><ssdm name="b_corner_min_V_2"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="5">
<![CDATA[
.split:23 %wp_parameters_load_5 = load i5 %wp_parameters_addr_10

]]></Node>
<StgValue><ssdm name="wp_parameters_load_5"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="5">
<![CDATA[
.split:26 %d_corner_max_V_1 = load i5 %wp_parameters_addr_11

]]></Node>
<StgValue><ssdm name="d_corner_max_V_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="76" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
.split:16 %specloopname_ln201 = specloopname void @_ssdm_op_SpecLoopName, void @empty_20

]]></Node>
<StgValue><ssdm name="specloopname_ln201"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="5">
<![CDATA[
.split:23 %wp_parameters_load_5 = load i5 %wp_parameters_addr_10

]]></Node>
<StgValue><ssdm name="wp_parameters_load_5"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:24 %icmp_ln886 = icmp_sgt  i32 %wp_parameters_load_5, i32 %c_corner_max_V

]]></Node>
<StgValue><ssdm name="icmp_ln886"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:25 %c_corner_max_V_1 = select i1 %icmp_ln886, i32 %wp_parameters_load_5, i32 %c_corner_max_V

]]></Node>
<StgValue><ssdm name="c_corner_max_V_1"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="5">
<![CDATA[
.split:26 %d_corner_max_V_1 = load i5 %wp_parameters_addr_11

]]></Node>
<StgValue><ssdm name="d_corner_max_V_1"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
.split:27 %icmp_ln886_8 = icmp_sgt  i32 %d_corner_max_V_1, i32 %d_corner_max_V

]]></Node>
<StgValue><ssdm name="icmp_ln886_8"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
.split:28 %d_corner_max_V_2 = select i1 %icmp_ln886_8, i32 %d_corner_max_V_1, i32 %d_corner_max_V

]]></Node>
<StgValue><ssdm name="d_corner_max_V_2"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln208" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="0" op_0_bw="0">
<![CDATA[
.split:29 %br_ln0 = br void

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="84" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge.loopexit:2 %store_ln230 = store i32 %a_corner_min_V, i5 %wp_parameters2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln230"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge.loopexit:5 %store_ln232 = store i32 %b_corner_min_V, i5 %wp_parameters2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln232"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="86" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:0 %wp_parameters_load = load i5 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="wp_parameters_load"/></StgValue>
</operation>

<operation id="87" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:3 %wp_parameters_load_1 = load i5 %wp_parameters_addr_6

]]></Node>
<StgValue><ssdm name="wp_parameters_load_1"/></StgValue>
</operation>

<operation id="88" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge.loopexit:7 %store_ln234 = store i32 %c_corner_max_V, i5 %wp_parameters2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln234"/></StgValue>
</operation>

<operation id="89" st_id="7" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge.loopexit:9 %store_ln236 = store i32 %d_corner_max_V, i5 %wp_parameters2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln236"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="90" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:0 %wp_parameters_load = load i5 %wp_parameters_addr

]]></Node>
<StgValue><ssdm name="wp_parameters_load"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge.loopexit:1 %store_ln229 = store i32 %wp_parameters_load, i5 %wp_parameters2_addr

]]></Node>
<StgValue><ssdm name="store_ln229"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:3 %wp_parameters_load_1 = load i5 %wp_parameters_addr_6

]]></Node>
<StgValue><ssdm name="wp_parameters_load_1"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge.loopexit:4 %store_ln231 = store i32 %wp_parameters_load_1, i5 %wp_parameters2_addr_2

]]></Node>
<StgValue><ssdm name="store_ln231"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:10 %wp_parameters_load_2 = load i5 %wp_parameters_addr_7

]]></Node>
<StgValue><ssdm name="wp_parameters_load_2"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="95" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge.loopexit:6 %store_ln233 = store i32 %wp_parameters_load, i5 %wp_parameters2_addr_4

]]></Node>
<StgValue><ssdm name="store_ln233"/></StgValue>
</operation>

<operation id="96" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
._crit_edge.loopexit:8 %store_ln235 = store i32 %wp_parameters_load_1, i5 %wp_parameters2_addr_6

]]></Node>
<StgValue><ssdm name="store_ln235"/></StgValue>
</operation>

<operation id="97" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit:10 %wp_parameters_load_2 = load i5 %wp_parameters_addr_7

]]></Node>
<StgValue><ssdm name="wp_parameters_load_2"/></StgValue>
</operation>

<operation id="98" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit:11 %icmp_ln874 = icmp_eq  i32 %a_corner_min_V, i32 %wp_parameters_load_2

]]></Node>
<StgValue><ssdm name="icmp_ln874"/></StgValue>
</operation>

<operation id="99" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit:12 %br_ln239 = br i1 %icmp_ln874, void, void %._crit_edge.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln239"/></StgValue>
</operation>

<operation id="100" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
:0 %store_ln241 = store i1 0, i5 %wp_parameters3_addr

]]></Node>
<StgValue><ssdm name="store_ln241"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="87" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
:1 %store_ln242 = store i1 0, i5 %wp_parameters3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln242"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln243 = br void %._crit_edge.loopexit._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln243"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit._crit_edge:0 %wp_parameters_load_7 = load i5 %wp_parameters_addr_12

]]></Node>
<StgValue><ssdm name="wp_parameters_load_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="104" st_id="10" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge.loopexit._crit_edge:0 %wp_parameters_load_7 = load i5 %wp_parameters_addr_12

]]></Node>
<StgValue><ssdm name="wp_parameters_load_7"/></StgValue>
</operation>

<operation id="105" st_id="10" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge.loopexit._crit_edge:1 %icmp_ln874_1 = icmp_eq  i32 %b_corner_min_V, i32 %wp_parameters_load_7

]]></Node>
<StgValue><ssdm name="icmp_ln874_1"/></StgValue>
</operation>

<operation id="106" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge.loopexit._crit_edge:2 %br_ln244 = br i1 %icmp_ln874_1, void, void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln244"/></StgValue>
</operation>

<operation id="107" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="1" op_1_bw="5" op_2_bw="0">
<![CDATA[
:0 %store_ln246 = store i1 0, i5 %wp_parameters3_addr

]]></Node>
<StgValue><ssdm name="store_ln246"/></StgValue>
</operation>

<operation id="108" st_id="10" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="1" op_1_bw="5" op_2_bw="0">
<![CDATA[
:1 %store_ln247 = store i1 0, i5 %wp_parameters3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln247"/></StgValue>
</operation>

<operation id="109" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_1" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln248 = br void %._crit_edge

]]></Node>
<StgValue><ssdm name="br_ln248"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:0 %wp_parameters_load_8 = load i5 %wp_parameters_addr_13

]]></Node>
<StgValue><ssdm name="wp_parameters_load_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="111" st_id="11" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge:0 %wp_parameters_load_8 = load i5 %wp_parameters_addr_13

]]></Node>
<StgValue><ssdm name="wp_parameters_load_8"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge:1 %icmp_ln874_2 = icmp_eq  i32 %c_corner_max_V, i32 %wp_parameters_load_8

]]></Node>
<StgValue><ssdm name="icmp_ln874_2"/></StgValue>
</operation>

<operation id="113" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge:2 %br_ln249 = br i1 %icmp_ln874_2, void, void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln249"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="102" bw="0" op_0_bw="1" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
:0 %store_ln251 = store i1 0, i5 %wp_parameters3_addr

]]></Node>
<StgValue><ssdm name="store_ln251"/></StgValue>
</operation>

<operation id="115" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
:1 %store_ln252 = store i1 0, i5 %wp_parameters3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln252"/></StgValue>
</operation>

<operation id="116" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_2" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln253 = br void %._crit_edge1

]]></Node>
<StgValue><ssdm name="br_ln253"/></StgValue>
</operation>

<operation id="117" st_id="11" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge1:0 %wp_parameters_load_9 = load i5 %wp_parameters_addr_14

]]></Node>
<StgValue><ssdm name="wp_parameters_load_9"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="118" st_id="12" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="5">
<![CDATA[
._crit_edge1:0 %wp_parameters_load_9 = load i5 %wp_parameters_addr_14

]]></Node>
<StgValue><ssdm name="wp_parameters_load_9"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge1:1 %icmp_ln874_3 = icmp_eq  i32 %d_corner_max_V, i32 %wp_parameters_load_9

]]></Node>
<StgValue><ssdm name="icmp_ln874_3"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge1:2 %br_ln254 = br i1 %icmp_ln874_3, void, void %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln254"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="1" op_1_bw="5" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
:0 %store_ln256 = store i1 0, i5 %wp_parameters3_addr

]]></Node>
<StgValue><ssdm name="store_ln256"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="111" bw="0" op_0_bw="1" op_1_bw="5" op_2_bw="0">
<![CDATA[
:1 %store_ln257 = store i1 0, i5 %wp_parameters3_addr_2

]]></Node>
<StgValue><ssdm name="store_ln257"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln874_3" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="0">
<![CDATA[
:2 %br_ln258 = br void %._crit_edge2

]]></Node>
<StgValue><ssdm name="br_ln258"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge2:0 %icmp_ln886_9 = icmp_sgt  i32 %c_corner_max_V, i32 %a_corner_min_V

]]></Node>
<StgValue><ssdm name="icmp_ln886_9"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge2:1 %br_ln261 = br i1 %icmp_ln886_9, void %._crit_edge3, void

]]></Node>
<StgValue><ssdm name="br_ln261"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
:1 %store_ln264 = store i32 %b_corner_min_V, i5 %wp_parameters2_addr_5

]]></Node>
<StgValue><ssdm name="store_ln264"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
:2 %store_ln265 = store i32 %b_corner_min_V, i5 %wp_parameters2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln265"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="128" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="1" op_1_bw="5">
<![CDATA[
:0 %store_ln263 = store i1 1, i5 %wp_parameters3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln263"/></StgValue>
</operation>

<operation id="129" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln886_9" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln266 = br void %._crit_edge3

]]></Node>
<StgValue><ssdm name="br_ln266"/></StgValue>
</operation>

<operation id="130" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="122" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32" op_3_bw="0">
<![CDATA[
._crit_edge3:0 %arrayidx1796519_load_0 = phi i32 %b_corner_min_V, void, i32 %c_corner_max_V, void %._crit_edge2

]]></Node>
<StgValue><ssdm name="arrayidx1796519_load_0"/></StgValue>
</operation>

<operation id="131" st_id="13" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="123" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
._crit_edge3:1 %icmp_ln878_11 = icmp_slt  i32 %b_corner_min_V, i32 %d_corner_max_V

]]></Node>
<StgValue><ssdm name="icmp_ln878_11"/></StgValue>
</operation>

<operation id="132" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
._crit_edge3:2 %br_ln268 = br i1 %icmp_ln878_11, void %._crit_edge4, void

]]></Node>
<StgValue><ssdm name="br_ln268"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
:1 %store_ln271 = store i32 %arrayidx1796519_load_0, i5 %wp_parameters2_addr_3

]]></Node>
<StgValue><ssdm name="store_ln271"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="32" op_1_bw="5" op_2_bw="0">
<![CDATA[
:2 %store_ln272 = store i32 %arrayidx1796519_load_0, i5 %wp_parameters2_addr_7

]]></Node>
<StgValue><ssdm name="store_ln272"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="135" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="126" bw="0" op_0_bw="1" op_1_bw="5" op_2_bw="0">
<![CDATA[
:0 %store_ln270 = store i1 1, i5 %wp_parameters3_addr_3

]]></Node>
<StgValue><ssdm name="store_ln270"/></StgValue>
</operation>

<operation id="136" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln878_11" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="0">
<![CDATA[
:3 %br_ln273 = br void %._crit_edge4

]]></Node>
<StgValue><ssdm name="br_ln273"/></StgValue>
</operation>

<operation id="137" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="0">
<![CDATA[
._crit_edge4:0 %ret_ln274 = ret

]]></Node>
<StgValue><ssdm name="ret_ln274"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
