<HTML>
<HEAD>
<TITLE>First Encounter Report</TITLE>
</HEAD>
<BODY>
##########################################################
<TABLE>
<TR><TD width = 150>#  Generated by:   </TD><TD>Cadence Encounter 14.28-s033_1</TD></TR>
<TR><TD>#  OS:              </TD><TD>Linux x86_64(Host ID pem-24)</TD></TR>
<TR><TD>#  Generated on:    </TD><TD>Sat Apr  1 17:13:41 2017</TD></TR>
<TR><TD>#  Design:          /TD><TD>chip_rfwild</TD></TR>
<TR><TD>#  Command:    </TD><TD>summaryReport -outdir ./layout/rpt/v_summary</TD></TR>
</TABLE>
##########################################################
<HR SIZE=3>
<H3>Layer Information Page</H3>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer OVERLAP Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Overlap<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer AM Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>8.000 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>8.000 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>2.000 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>5.000 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer AV Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="chip_rfwild_via_layer_AV.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer LY Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>4.400 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>4.400 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>1.520 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>1.520 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer VY Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="chip_rfwild_via_layer_VY.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer MQ Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.800 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.800 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.400 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.400 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer VL Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="chip_rfwild_via_layer_VL.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer M4 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.400 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.400 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.200 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer V3 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="chip_rfwild_via_layer_V3.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer M3 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.400 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.400 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.200 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer V2 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="chip_rfwild_via_layer_V2.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer M2 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.400 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.400 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.200 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer V1 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><A HREF="chip_rfwild_via_layer_V1.htm">For complete list click here</A><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer M1 Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Routing<BR></TD>
    <TR>
    <TD>Wire Pitch X<BR></TD>
    <TD>0.400 um<BR></TD>
    <TR>
    <TD>Wire Pitch Y<BR></TD>
    <TD>0.400 um<BR></TD>
    <TR>
    <TD>Offset X<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Offset Y<BR></TD>
    <TD>0.200 um<BR></TD>
    <TR>
    <TD>Wire Width<BR></TD>
    <TD>0.160 um<BR></TD>
    <TR>
    <TD>Spacing<BR></TD>
    <TD>0.160 um<BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer CA Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Cut<BR></TD>
    <TR>
    <TD>Vias<BR></TD>
    <TD><BR></TD>
</TABLE>
<BR>
<TABLE BORDER=1 CELLSPACING=0 CELLPADDING=1 WIDTH=60%>
<CAPTION ALIGN = TOP><P ALIGN=LEFT><B>Layer PC Information</B></P></CAPTION>
    <TR>
    <TD>Type<BR></TD>
    <TD>Masterslice<BR></TD>
</TABLE>
<BR>

</BODY>
</HTML>
