<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="FlipFlop_Lab3.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="JKFlipFlop.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="JKFlipFlop.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="JKFlipFlop.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="JKFlipFlop.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="JKFlipFlop.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="JKFlipFlop.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="JKFlipFlop.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="JKFlipFlop.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="JKFlipFlop.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="JKFlipFlop.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="JKFlipFlop.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="JKFlipFlop.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="JKFlipFlop.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="JKFlipFlop.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="JKFlipFlop.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="JKFlipFlop.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="JKFlipFlop.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="JKFlipFlop.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="JKFlipFlop.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="JKFlipFlop_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="JKFlipFlop_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="JKFlipFlop_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="JKFlipFlop_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="JKFlipFlop_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="JKFlipFlop_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="JKFlipFlop_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="JKFlipFlop_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="JKFlipFlop_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="JKFlipFlop_par.xrpt"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="JKFlipFlop_summary.html"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="JKFlipFlop_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="JKFlipFlop_usage.xml"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="JKFlipFlop_vhdl.prj"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="JKFlipFlop_xst.xrpt"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="fuse.log"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="isim"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_CMD" xil_pn:name="isim.cmd"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="jk_TB_beh.prj"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_ISIM_EXE" xil_pn:name="jk_TB_isim_beh.exe"/>
    <file xil_pn:fileType="FILE_ISIM_MISC" xil_pn:name="jk_TB_isim_beh.wdb"/>
    <file xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="jk_TB_stx_beh.prj"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_INI" xil_pn:name="xilinxsim.ini"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1646200232" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1646200232">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1646200726" xil_pn:in_ck="960276726834498331" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1646200726">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="JKFlipFlop.vhd"/>
      <outfile xil_pn:name="jk_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1646200741" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="2833898876116444448" xil_pn:start_ts="1646200741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646200741" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-3485772176521997352" xil_pn:start_ts="1646200741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646200232" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="2730485007313509180" xil_pn:start_ts="1646200232">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646200741" xil_pn:in_ck="960276726834498331" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1646200741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="JKFlipFlop.vhd"/>
      <outfile xil_pn:name="jk_TB.vhd"/>
    </transform>
    <transform xil_pn:end_ts="1646200745" xil_pn:in_ck="960276726834498331" xil_pn:name="TRAN_ISimulateBehavioralModelRunFuse" xil_pn:prop_ck="5935365318801103869" xil_pn:start_ts="1646200741">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="fuse.log"/>
      <outfile xil_pn:name="isim"/>
      <outfile xil_pn:name="jk_TB_beh.prj"/>
      <outfile xil_pn:name="jk_TB_isim_beh.exe"/>
      <outfile xil_pn:name="xilinxsim.ini"/>
    </transform>
    <transform xil_pn:end_ts="1646200746" xil_pn:in_ck="6787374163167780217" xil_pn:name="TRAN_ISimulateBehavioralModel" xil_pn:prop_ck="6590213429845983370" xil_pn:start_ts="1646200745">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="isim.cmd"/>
      <outfile xil_pn:name="jk_TB_isim_beh.wdb"/>
    </transform>
    <transform xil_pn:end_ts="1646199872" xil_pn:name="TRAN_copyInitialToXSTAbstractSynthesis" xil_pn:start_ts="1646199872">
      <status xil_pn:value="SuccessfullyRun"/>
    </transform>
    <transform xil_pn:end_ts="1646199872" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="8449400707406967084" xil_pn:start_ts="1646199872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646199872" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="2730485007313509180" xil_pn:start_ts="1646199872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646199872" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1646199872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646199872" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="5108185963273838196" xil_pn:start_ts="1646199872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646199872" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="4779560239316253549" xil_pn:start_ts="1646199872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646199872" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-1483979214024664954" xil_pn:start_ts="1646199872">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646200107" xil_pn:in_ck="-4071347831869549919" xil_pn:name="TRANEXT_xstsynthesize_spartan3" xil_pn:prop_ck="7776176739298175706" xil_pn:start_ts="1646200093">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="JKFlipFlop.lso"/>
      <outfile xil_pn:name="JKFlipFlop.ngc"/>
      <outfile xil_pn:name="JKFlipFlop.ngr"/>
      <outfile xil_pn:name="JKFlipFlop.prj"/>
      <outfile xil_pn:name="JKFlipFlop.stx"/>
      <outfile xil_pn:name="JKFlipFlop.syr"/>
      <outfile xil_pn:name="JKFlipFlop.xst"/>
      <outfile xil_pn:name="JKFlipFlop_vhdl.prj"/>
      <outfile xil_pn:name="JKFlipFlop_xst.xrpt"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1646199879" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="5229030208030635049" xil_pn:start_ts="1646199879">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1646200116" xil_pn:in_ck="-4071347831869558665" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="445509972609463652" xil_pn:start_ts="1646200107">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="JKFlipFlop.bld"/>
      <outfile xil_pn:name="JKFlipFlop.ngd"/>
      <outfile xil_pn:name="JKFlipFlop_ngdbuild.xrpt"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1646200124" xil_pn:in_ck="-4071347831869558664" xil_pn:name="TRANEXT_map_spartan3" xil_pn:prop_ck="-7868858794111860816" xil_pn:start_ts="1646200116">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="JKFlipFlop.pcf"/>
      <outfile xil_pn:name="JKFlipFlop_map.map"/>
      <outfile xil_pn:name="JKFlipFlop_map.mrp"/>
      <outfile xil_pn:name="JKFlipFlop_map.ncd"/>
      <outfile xil_pn:name="JKFlipFlop_map.ngm"/>
      <outfile xil_pn:name="JKFlipFlop_map.xrpt"/>
      <outfile xil_pn:name="JKFlipFlop_summary.xml"/>
      <outfile xil_pn:name="JKFlipFlop_usage.xml"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1646200136" xil_pn:in_ck="-9204775606627861615" xil_pn:name="TRANEXT_par_spartan3" xil_pn:prop_ck="3266239339701135281" xil_pn:start_ts="1646200124">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="JKFlipFlop.ncd"/>
      <outfile xil_pn:name="JKFlipFlop.pad"/>
      <outfile xil_pn:name="JKFlipFlop.par"/>
      <outfile xil_pn:name="JKFlipFlop.ptwx"/>
      <outfile xil_pn:name="JKFlipFlop.unroutes"/>
      <outfile xil_pn:name="JKFlipFlop.xpi"/>
      <outfile xil_pn:name="JKFlipFlop_pad.csv"/>
      <outfile xil_pn:name="JKFlipFlop_pad.txt"/>
      <outfile xil_pn:name="JKFlipFlop_par.xrpt"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
    </transform>
    <transform xil_pn:end_ts="1646200136" xil_pn:in_ck="-4071347831869558796" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416187" xil_pn:start_ts="1646200133">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="JKFlipFlop.twr"/>
      <outfile xil_pn:name="JKFlipFlop.twx"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
    </transform>
  </transforms>

</generated_project>
