// Seed: 2698049032
module module_0 (
    input supply1 id_0,
    output supply1 id_1,
    input tri0 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input tri id_5,
    input tri1 id_6,
    input tri0 id_7,
    input tri1 id_8,
    output wire id_9,
    input tri id_10,
    input tri id_11
);
  logic [7:0][1] id_13;
  assign module_2.id_5 = 0;
endmodule
module module_1 (
    output tri0 id_0,
    input  tri0 id_1
);
  wire id_3;
  module_0 modCall_1 (
      id_1,
      id_0,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_1,
      id_1,
      id_0,
      id_1,
      id_1
  );
  assign modCall_1.id_4 = 0;
  assign id_0 = -1;
endmodule
module module_2 (
    output uwire id_0,
    input  uwire id_1,
    output wire  id_2,
    input  tri1  id_3,
    input  tri1  id_4,
    id_10,
    output wire  id_5,
    input  tri   id_6,
    input  uwire id_7,
    input  wor   id_8
);
  wire id_11;
  assign id_2 = id_6 - 1;
  wire id_12;
  module_0 modCall_1 (
      id_4,
      id_0,
      id_7,
      id_5,
      id_1,
      id_4,
      id_4,
      id_6,
      id_1,
      id_0,
      id_8,
      id_1
  );
endmodule
