%CMF
# %PSECTS Section
# For each object file, details of its psects are enumerated here.
# The begining of the section is indicated by %PSECTS.  The first
# line indicates the name of the first object file, e.g.
#    $foo.obj
# Each line that follows describes a psect in that object file, until
# the next object file.  The lines that describe a psect have the
# format:
#    <psect name> <class name> <space> <link address> <load addresses> <length> <delta>
# All addresses and the length are given in unqualified hexadecimal
# in delta units.  Any other numeric values are decimal.
%PSECTS
$C:\Users\EAVELL~1\AppData\Local\Temp\suc.o
idloc IDLOC 5 200000 200000 8 1
init CODE 0 E E 4 1
reset_vec CODE 0 0 0 4 1
config CONFIG 4 300000 300000 E 1
$dist/default/production\PIC18F4550_Registro.X.production.o
cinit CODE 0 2CDE 2CDE 44 1
idloc IDLOC 5 200000 200000 8 1
intcode_body CODE 0 2C98 2C98 46 1
text0 CODE 0 1B94 1B94 E2 1
text1 CODE 0 242C 242C 9A 1
text2 CODE 0 2DE0 2DE0 38 1
text3 CODE 0 2196 2196 A8 1
text4 CODE 0 1884 1884 106 1
text5 CODE 0 26C6 26C6 68 1
text6 CODE 0 272E 272E 68 1
text7 CODE 0 2796 2796 68 1
text8 CODE 0 2F84 2F84 2C 1
text9 CODE 0 2FDA 2FDA 28 1
text10 CODE 0 3002 3002 28 1
text11 CODE 0 302A 302A 28 1
text12 CODE 0 24C6 24C6 8E 1
text13 CODE 0 31B0 31B0 16 1
text14 CODE 0 DD8 DD8 1CA 1
text15 CODE 0 FA2 FA2 1B4 1
text16 CODE 0 198A 198A 106 1
text17 CODE 0 2C52 2C52 46 1
text18 CODE 0 12 12 4C0 1
text19 CODE 0 1A90 1A90 104 1
text20 CODE 0 4D2 4D2 39A 1
text21 CODE 0 312E 312E 1C 1
text22 CODE 0 1762 1762 122 1
text23 CODE 0 31C6 31C6 16 1
text24 CODE 0 2F24 2F24 30 1
text25 CODE 0 2BBA 2BBA 4E 1
text26 CODE 0 27FE 27FE 68 1
text27 CODE 0 2866 2866 68 1
text28 CODE 0 28CE 28CE 68 1
text29 CODE 0 2B68 2B68 52 1
text30 CODE 0 2A02 2A02 62 1
text31 CODE 0 1156 1156 1B4 1
text32 CODE 0 86C 86C 2DE 1
text33 CODE 0 1E04 1E04 C2 1
text34 CODE 0 2E88 2E88 36 1
text35 CODE 0 2D22 2D22 44 1
text36 CODE 0 1C76 1C76 CA 1
text37 CODE 0 324E 324E 2 1
text38 CODE 0 2D66 2D66 40 1
text39 CODE 0 15FE 15FE 164 1
text40 CODE 0 130A 130A 188 1
text41 CODE 0 203A 203A B0 1
text42 CODE 0 1D40 1D40 C4 1
text43 CODE 0 1492 1492 16C 1
text44 CODE 0 1EC6 1EC6 C0 1
text45 CODE 0 30A2 30A2 26 1
text46 CODE 0 2B14 2B14 54 1
text47 CODE 0 30C8 30C8 26 1
text48 CODE 0 223E 223E A8 1
text49 CODE 0 3110 3110 1E 1
text50 CODE 0 3052 3052 28 1
text51 CODE 0 2A64 2A64 58 1
text52 CODE 0 314A 314A 1A 1
text53 CODE 0 31F2 31F2 12 1
text54 CODE 0 323A 323A C 1
text55 CODE 0 2C08 2C08 4A 1
text56 CODE 0 299E 299E 64 1
text57 CODE 0 2652 2652 74 1
text58 CODE 0 2F54 2F54 30 1
text59 CODE 0 22E6 22E6 A6 1
text60 CODE 0 2554 2554 82 1
text61 CODE 0 31DC 31DC 16 1
text62 CODE 0 2EBE 2EBE 34 1
text63 CODE 0 2E18 2E18 38 1
text64 CODE 0 2FB0 2FB0 2A 1
text65 CODE 0 3204 3204 12 1
text66 CODE 0 3164 3164 1A 1
text67 CODE 0 3216 3216 12 1
text68 CODE 0 2EF2 2EF2 32 1
text69 CODE 0 30EE 30EE 22 1
text70 CODE 0 3228 3228 12 1
text71 CODE 0 307A 307A 28 1
text72 CODE 0 2936 2936 68 1
text73 CODE 0 2E50 2E50 38 1
text74 CODE 0 1F86 1F86 B4 1
text75 CODE 0 2ABC 2ABC 58 1
text76 CODE 0 B4A B4A 28E 1
text77 CODE 0 238C 238C A0 1
text78 CODE 0 3198 3198 18 1
text79 CODE 0 317E 317E 1A 1
text80 CODE 0 25D6 25D6 7C 1
text81 CODE 0 20EA 20EA AC 1
text82 CODE 0 2DA6 2DA6 3A 1
cstackCOMRAM COMRAM 1 1 1 59 1
cstackBANK0 BANK0 1 D3 D3 12 1
temp COMRAM 1 5F 5F 1 1
bssBANK0 BANK0 1 60 60 73 1
intcode CODE 0 8 8 6 1
idataBANK0 CODE 0 3246 3246 8 1
dataBANK0 BANK0 1 E5 E5 8 1
bssCOMRAM COMRAM 1 5A 5A 5 1
mediumconst MEDIUMCONST 0 7088 7088 F78 1
config CONFIG 4 300000 300000 E 1
# %UNUSED Section
# This section enumerates the unused ranges of each CLASS. Each entry
# is described on a single line as follows:
#    <class name> <range> <delta>
# Addresses given in the range are in hexadecimal and units of delta.
%UNUSED
RAM ED-7FF 1
SFR F60-FFF 1
BANK0 ED-FF 1
BANK1 100-1FF 1
BANK2 200-2FF 1
BANK3 300-3FF 1
BANK4 400-4FF 1
BANK5 500-5FF 1
BANK6 600-6FF 1
BANK7 700-7FF 1
CONST 4-7 1
CONST 3250-7087 1
STACK ED-7FF 1
SMALLCONST 3250-7087 1
CODE 4-7 1
CODE 3250-7087 1
BIGRAM ED-7FF 1
EEDATA F00000-F000FF 1
MEDIUMCONST 3250-7087 1
# %LINETAB Section
# This section enumerates the file/line to address mappings.
# The beginning of the section is indicated by %LINETAB.
# The first line indicates the name of the first object file, e.g.
#   $foo.obj
# Each line that follows describes a single mapping until the next
# object file.  Mappings have the following format:
#    <address> <psect name> <class name> ><line number>:<file name>
# The address is absolute and given given in unqualified hex 
# in delta units of the psect. All mappings within an object file
# are in ascending order of addresses.
# All other numeric values are in decimal.
%LINETAB
$dist/default/production\PIC18F4550_Registro.X.production.o
8 intcode CODE >22610:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
8 intcode CODE >67:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2C98 intcode_body CODE >67:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2C9A intcode_body CODE >68:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2CA8 intcode_body CODE >69:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2CAE intcode_body CODE >70:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2CC4 intcode_body CODE >71:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2CC8 intcode_body CODE >72:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2CD0 intcode_body CODE >73:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2CD0 intcode_body CODE >74:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2CD8 intcode_body CODE >75:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2CDA intcode_body CODE >77:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2DA6 text82 CODE >336:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2DA6 text82 CODE >338:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2DAE text82 CODE >340:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2DBE text82 CODE >341:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2DDE text82 CODE >342:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
20EA text81 CODE >4:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
20EC text81 CODE >7:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
20F4 text81 CODE >11:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
20F6 text81 CODE >12:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
20F8 text81 CODE >13:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
210C text81 CODE >15:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2114 text81 CODE >19:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2122 text81 CODE >20:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2124 text81 CODE >21:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2128 text81 CODE >22:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2128 text81 CODE >23:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
212A text81 CODE >24:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
212A text81 CODE >25:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
212C text81 CODE >26:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2132 text81 CODE >28:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2134 text81 CODE >29:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
214C text81 CODE >31:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2154 text81 CODE >34:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2156 text81 CODE >35:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
215C text81 CODE >36:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2174 text81 CODE >38:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2176 text81 CODE >39:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
218E text81 CODE >43:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2190 text81 CODE >45:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2192 text81 CODE >46:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2194 text81 CODE >47:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
25D6 text80 CODE >48:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
25D8 text80 CODE >53:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
25DA text80 CODE >55:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
25DC text80 CODE >56:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
25E4 text80 CODE >57:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
25E8 text80 CODE >59:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
25FC text80 CODE >60:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
25FE text80 CODE >62:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2600 text80 CODE >63:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2604 text80 CODE >65:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2606 text80 CODE >66:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2618 text80 CODE >67:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
261C text80 CODE >70:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2630 text80 CODE >71:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2632 text80 CODE >73:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2634 text80 CODE >74:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2638 text80 CODE >76:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
263A text80 CODE >77:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
264C text80 CODE >79:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
264E text80 CODE >81:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2650 text80 CODE >82:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
317E text79 CODE >83:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3180 text79 CODE >84:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3180 text79 CODE >85:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3188 text79 CODE >86:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3196 text79 CODE >87:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3198 text78 CODE >88:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
319A text78 CODE >89:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
319A text78 CODE >90:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
31A2 text78 CODE >91:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
31AE text78 CODE >92:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
238C text77 CODE >253:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
238C text77 CODE >256:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2396 text77 CODE >257:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
23A0 text77 CODE >260:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
23A8 text77 CODE >262:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
23BE text77 CODE >263:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
23D2 text77 CODE >265:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
23DC text77 CODE >267:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
23DE text77 CODE >269:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
23DE text77 CODE >271:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
23E6 text77 CODE >272:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
23E8 text77 CODE >273:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2406 text77 CODE >276:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2416 text77 CODE >277:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
242A text77 CODE >278:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B4A text76 CODE >143:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B4C text76 CODE >145:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B50 text76 CODE >146:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B54 text76 CODE >147:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B58 text76 CODE >152:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B5C text76 CODE >156:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B60 text76 CODE >157:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B64 text76 CODE >158:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B68 text76 CODE >162:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B6C text76 CODE >163:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B70 text76 CODE >164:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B74 text76 CODE >168:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
B9E text76 CODE >169:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
BAA text76 CODE >170:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
BB4 text76 CODE >171:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
BBE text76 CODE >172:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
BC8 text76 CODE >174:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
BD4 text76 CODE >176:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
BEA text76 CODE >177:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
C0A text76 CODE >179:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
C14 text76 CODE >180:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
C26 text76 CODE >182:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
C30 text76 CODE >185:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
C34 text76 CODE >186:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
C34 text76 CODE >189:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
C3C text76 CODE >190:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
C42 text76 CODE >191:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
C76 text76 CODE >193:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
C80 text76 CODE >194:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
C92 text76 CODE >196:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
CAC text76 CODE >198:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
CB0 text76 CODE >199:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
CC4 text76 CODE >201:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
CC8 text76 CODE >203:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
CDA text76 CODE >205:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
CE2 text76 CODE >206:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
CEC text76 CODE >207:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
CFC text76 CODE >209:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
D3C text76 CODE >210:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
D40 text76 CODE >213:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
D54 text76 CODE >215:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
D64 text76 CODE >217:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
D68 text76 CODE >219:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
D78 text76 CODE >221:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
D7C text76 CODE >222:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
D7C text76 CODE >224:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
D88 text76 CODE >226:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
D9C text76 CODE >227:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
DBC text76 CODE >229:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
DD0 text76 CODE >234:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
DD4 text76 CODE >236:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
DD4 text76 CODE >238:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
DD6 text76 CODE >239:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2ABC text75 CODE >281:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2ABC text75 CODE >286:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2AC0 text75 CODE >287:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2AC4 text75 CODE >288:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2ADC text75 CODE >289:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2AE6 text75 CODE >290:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2B08 text75 CODE >291:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2B12 text75 CODE >292:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1F86 text74 CODE >293:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1F86 text74 CODE >297:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1F8A text74 CODE >299:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1F94 text74 CODE >300:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1FA0 text74 CODE >301:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1FB0 text74 CODE >302:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1FBA text74 CODE >303:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1FDE text74 CODE >304:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1FEE text74 CODE >306:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
1FF2 text74 CODE >308:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2002 text74 CODE >309:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2014 text74 CODE >311:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2032 text74 CODE >313:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2036 text74 CODE >315:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2036 text74 CODE >316:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2038 text74 CODE >317:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2E50 text73 CODE >325:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2E50 text73 CODE >328:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2E5E text73 CODE >329:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2E6E text73 CODE >330:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2E7E text73 CODE >331:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2E84 text73 CODE >333:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2E86 text73 CODE >334:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2936 text72 CODE >240:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2938 text72 CODE >244:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2942 text72 CODE >245:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
294E text72 CODE >246:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2972 text72 CODE >247:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2996 text72 CODE >249:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
299A text72 CODE >250:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
299A text72 CODE >251:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
299C text72 CODE >252:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
307A text71 CODE >318:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
307A text71 CODE >320:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3098 text71 CODE >321:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
309E text71 CODE >323:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
30A0 text71 CODE >324:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3228 text70 CODE >61:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3228 text70 CODE >64:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
322A text70 CODE >65:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
322A text70 CODE >66:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3238 text70 CODE >67:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
30EE text69 CODE >72:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
30EE text69 CODE >75:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
30EE text69 CODE >76:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
30FC text69 CODE >78:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
310A text69 CODE >80:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
310E text69 CODE >82:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2EF2 text68 CODE >99:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2EF2 text68 CODE >102:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2EF4 text68 CODE >103:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2EF4 text68 CODE >104:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2F02 text68 CODE >105:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2F06 text68 CODE >106:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2F0A text68 CODE >107:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2F0C text68 CODE >108:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2F0E text68 CODE >109:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2F0E text68 CODE >110:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2F1C text68 CODE >111:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2F20 text68 CODE >112:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2F22 text68 CODE >113:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3216 text67 CODE >49:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3216 text67 CODE >52:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3218 text67 CODE >54:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3218 text67 CODE >55:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3226 text67 CODE >56:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3164 text66 CODE >88:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3166 text66 CODE >90:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
316A text66 CODE >91:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3178 text66 CODE >92:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
317C text66 CODE >93:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3204 text65 CODE >37:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3204 text65 CODE >40:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3206 text65 CODE >42:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3206 text65 CODE >43:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3214 text65 CODE >44:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
2FB0 text64 CODE >18:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2FB0 text64 CODE >19:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2FB4 text64 CODE >20:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2FBA text64 CODE >21:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2FC0 text64 CODE >22:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2FC6 text64 CODE >23:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2FCA text64 CODE >24:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2FD0 text64 CODE >26:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2FD6 text64 CODE >27:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2FD8 text64 CODE >28:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2E18 text63 CODE >29:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2E18 text63 CODE >30:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2E18 text63 CODE >31:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2E2C text63 CODE >32:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2E46 text63 CODE >33:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2E4E text63 CODE >34:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2EBE text62 CODE >39:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2EBE text62 CODE >40:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2ECA text62 CODE >41:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2ED6 text62 CODE >43:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2EF0 text62 CODE >45:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
31DC text61 CODE >39:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
31DE text61 CODE >40:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
31E2 text61 CODE >41:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
31F0 text61 CODE >42:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2554 text60 CODE >44:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2554 text60 CODE >45:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2558 text60 CODE >46:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
257C text60 CODE >47:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2580 text60 CODE >45:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
25B0 text60 CODE >49:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
25B4 text60 CODE >50:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
25C2 text60 CODE >51:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
25C6 text60 CODE >52:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
25D4 text60 CODE >53:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
22E6 text59 CODE >266:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
22E6 text59 CODE >267:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2302 text59 CODE >268:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
231E text59 CODE >269:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
232A text59 CODE >270:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
232A text59 CODE >272:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2332 text59 CODE >273:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
234E text59 CODE >274:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
236E text59 CODE >275:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
237A text59 CODE >276:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2386 text59 CODE >278:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
238A text59 CODE >280:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2F54 text58 CODE >9:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2F54 text58 CODE >10:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2F58 text58 CODE >11:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2F5E text58 CODE >12:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2F64 text58 CODE >13:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2F6A text58 CODE >14:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2F70 text58 CODE >15:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2F74 text58 CODE >16:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2F82 text58 CODE >17:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2652 text57 CODE >7:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
2652 text57 CODE >13:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
265A text57 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
266C text57 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
2670 text57 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
2674 text57 CODE >17:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
267A text57 CODE >18:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
267C text57 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
268A text57 CODE >21:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
2690 text57 CODE >22:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
26A6 text57 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
26AE text57 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
26B0 text57 CODE >26:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
26B6 text57 CODE >27:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
26BC text57 CODE >28:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
26BC text57 CODE >29:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
26C4 text57 CODE >30:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwdiv.c
299E text56 CODE >7:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
299E text56 CODE >12:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
29B0 text56 CODE >13:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
29B4 text56 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
29B8 text56 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
29BE text56 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
29C0 text56 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
29CE text56 CODE >19:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
29E4 text56 CODE >20:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
29EC text56 CODE >21:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
29F2 text56 CODE >22:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
29F8 text56 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
29F8 text56 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
2A00 text56 CODE >25:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\lwmod.c
2C08 text55 CODE >35:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2C08 text55 CODE >36:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2C2C text55 CODE >37:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
2C50 text55 CODE >38:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\24LC256.c
323A text54 CODE >115:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
323A text54 CODE >117:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3244 text54 CODE >118:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
31F2 text53 CODE >109:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
31F2 text53 CODE >112:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
31F8 text53 CODE >113:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3202 text53 CODE >114:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
314A text52 CODE >93:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
314A text52 CODE >97:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
314C text52 CODE >98:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
314E text52 CODE >100:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3150 text52 CODE >101:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3152 text52 CODE >103:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3154 text52 CODE >104:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3156 text52 CODE >105:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3160 text52 CODE >106:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3162 text52 CODE >108:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A64 text51 CODE >119:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A64 text51 CODE >121:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A66 text51 CODE >122:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A68 text51 CODE >123:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A6A text51 CODE >124:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A6C text51 CODE >125:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A6E text51 CODE >129:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A70 text51 CODE >130:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A72 text51 CODE >131:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A76 text51 CODE >132:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A80 text51 CODE >133:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A8A text51 CODE >134:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A94 text51 CODE >135:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2A9E text51 CODE >136:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2AA8 text51 CODE >137:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2AB2 text51 CODE >140:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2AB6 text51 CODE >141:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
2ABA text51 CODE >142:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\RC522.c
3052 text50 CODE >4:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3054 text50 CODE >11:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3056 text50 CODE >12:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3058 text50 CODE >14:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3068 text50 CODE >16:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
306A text50 CODE >17:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
306E text50 CODE >20:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3070 text50 CODE >30:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3074 text50 CODE >31:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3078 text50 CODE >32:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\i2c.c
3110 text49 CODE >4:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3112 text49 CODE >5:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3112 text49 CODE >6:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3116 text49 CODE >7:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
311C text49 CODE >8:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3122 text49 CODE >9:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
3128 text49 CODE >10:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
312C text49 CODE >11:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
223E text48 CODE >13:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
223E text48 CODE >14:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2244 text48 CODE >15:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2248 text48 CODE >16:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
224E text48 CODE >17:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2254 text48 CODE >18:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
225A text48 CODE >19:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2260 text48 CODE >20:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2266 text48 CODE >21:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
226C text48 CODE >22:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2272 text48 CODE >23:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2278 text48 CODE >24:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
227E text48 CODE >26:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2284 text48 CODE >27:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
228A text48 CODE >28:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2290 text48 CODE >29:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2296 text48 CODE >30:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
229C text48 CODE >39:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
22A2 text48 CODE >40:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
22A8 text48 CODE >41:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
22AE text48 CODE >43:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
22B4 text48 CODE >46:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
22BA text48 CODE >48:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
22C0 text48 CODE >49:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
22C6 text48 CODE >50:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
22CC text48 CODE >51:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
22D2 text48 CODE >52:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
22D8 text48 CODE >53:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
22DE text48 CODE >54:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
22E4 text48 CODE >55:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
30C8 text47 CODE >57:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
30C8 text47 CODE >58:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
30CE text47 CODE >59:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
30D4 text47 CODE >60:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
30DA text47 CODE >61:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
30E0 text47 CODE >62:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
30E6 text47 CODE >63:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
30EC text47 CODE >64:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2B14 text46 CODE >105:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2B14 text46 CODE >106:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2B28 text46 CODE >107:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2B2C text46 CODE >108:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2B32 text46 CODE >109:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2B38 text46 CODE >110:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2B40 text46 CODE >111:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2B46 text46 CODE >112:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2B62 text46 CODE >113:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
2B66 text46 CODE >114:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
30A2 text45 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\Umul16.c
30A2 text45 CODE >37:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\Umul16.c
30AE text45 CODE >38:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\Umul16.c
30B6 text45 CODE >39:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\Umul16.c
30BE text45 CODE >52:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\Umul16.c
30C6 text45 CODE >53:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\Umul16.c
1EC6 text44 CODE >66:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1EC6 text44 CODE >67:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1ECA text44 CODE >68:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1ED0 text44 CODE >69:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1ED6 text44 CODE >70:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1EDA text44 CODE >71:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1EE8 text44 CODE >72:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1EF4 text44 CODE >73:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1F10 text44 CODE >74:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1F18 text44 CODE >75:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1F40 text44 CODE >76:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1F60 text44 CODE >77:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1F64 text44 CODE >70:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1F80 text44 CODE >79:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1F84 text44 CODE >80:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1492 text43 CODE >82:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1492 text43 CODE >83:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
14A6 text43 CODE >84:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
14AA text43 CODE >85:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
14B2 text43 CODE >86:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
14BE text43 CODE >87:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
14D2 text43 CODE >88:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
14D6 text43 CODE >89:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
14DC text43 CODE >90:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
14E2 text43 CODE >91:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1504 text43 CODE >92:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1510 text43 CODE >93:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
154C text43 CODE >94:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1554 text43 CODE >95:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
157C text43 CODE >96:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
159C text43 CODE >97:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
15A0 text43 CODE >98:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
15C0 text43 CODE >99:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
15C8 text43 CODE >100:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
15CC text43 CODE >84:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
15FC text43 CODE >103:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Oled.c
1D40 text42 CODE >7:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D40 text42 CODE >13:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D44 text42 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D52 text42 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D5A text42 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D5E text42 CODE >18:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D6C text42 CODE >19:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D74 text42 CODE >20:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D78 text42 CODE >22:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D80 text42 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D92 text42 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D96 text42 CODE >25:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1D9A text42 CODE >26:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1DA0 text42 CODE >27:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1DA2 text42 CODE >25:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1DB0 text42 CODE >30:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1DB6 text42 CODE >31:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1DCC text42 CODE >32:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1DD4 text42 CODE >33:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1DD6 text42 CODE >35:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1DDC text42 CODE >36:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1DE2 text42 CODE >38:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1DF2 text42 CODE >39:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1DFA text42 CODE >40:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
1E02 text42 CODE >41:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awdiv.c
203A text41 CODE >7:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
203A text41 CODE >12:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
203E text41 CODE >13:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
204C text41 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2054 text41 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2058 text41 CODE >17:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2066 text41 CODE >18:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
206E text41 CODE >19:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2080 text41 CODE >20:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2084 text41 CODE >21:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2088 text41 CODE >22:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
208E text41 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
2090 text41 CODE >21:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
209E text41 CODE >26:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
20B4 text41 CODE >27:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
20BC text41 CODE >28:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
20C2 text41 CODE >29:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
20C8 text41 CODE >31:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
20D8 text41 CODE >32:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
20E0 text41 CODE >33:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
20E8 text41 CODE >34:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\awmod.c
130A text40 CODE >9:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
130A text40 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
130E text40 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
131C text40 CODE >17:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
133C text40 CODE >18:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1340 text40 CODE >20:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
134E text40 CODE >21:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
136E text40 CODE >22:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1372 text40 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
137E text40 CODE >25:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
139C text40 CODE >26:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
13A0 text40 CODE >27:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
13A4 text40 CODE >28:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
13B6 text40 CODE >29:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
13B8 text40 CODE >27:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
13C6 text40 CODE >32:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
13D8 text40 CODE >33:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1406 text40 CODE >34:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1426 text40 CODE >35:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1428 text40 CODE >37:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
143A text40 CODE >38:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1440 text40 CODE >40:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1450 text40 CODE >41:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1470 text40 CODE >42:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
1490 text40 CODE >43:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aodiv.c
15FE text39 CODE >9:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
15FE text39 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1602 text39 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1610 text39 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1630 text39 CODE >17:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1634 text39 CODE >19:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1642 text39 CODE >20:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1662 text39 CODE >21:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1680 text39 CODE >22:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1684 text39 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1688 text39 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
169A text39 CODE >25:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
169C text39 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
16AA text39 CODE >28:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
16D8 text39 CODE >29:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
16F8 text39 CODE >30:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
170A text39 CODE >31:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1710 text39 CODE >33:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1720 text39 CODE >34:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1740 text39 CODE >35:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
1760 text39 CODE >36:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\aomod.c
2D66 text38 CODE >1:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\abs.c
2D66 text38 CODE >3:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\abs.c
2DA4 text38 CODE >4:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\abs.c
324E text37 CODE >7:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\putch.c
324E text37 CODE >9:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\putch.c
1C76 text36 CODE >8:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
1C76 text36 CODE >12:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
1C9A text36 CODE >13:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
1CA0 text36 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
1CA4 text36 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
1CF8 text36 CODE >18:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
1D2C text36 CODE >20:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
1D3E text36 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputc.c
2D22 text35 CODE >8:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputs.c
2D22 text35 CODE >13:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputs.c
2D2A text35 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputs.c
2D2E text35 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputs.c
2D40 text35 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputs.c
2D44 text35 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputs.c
2D64 text35 CODE >19:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_fputs.c
2E88 text34 CODE >5:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strlen.c
2E88 text34 CODE >7:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strlen.c
2E90 text34 CODE >8:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strlen.c
2E94 text34 CODE >9:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strlen.c
2E98 text34 CODE >8:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strlen.c
2EB0 text34 CODE >11:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strlen.c
2EBC text34 CODE >12:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\strlen.c
1E04 text33 CODE >72:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1E04 text33 CODE >77:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1E12 text33 CODE >78:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1E26 text33 CODE >82:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1E48 text33 CODE >83:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1E50 text33 CODE >84:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1E54 text33 CODE >85:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1E68 text33 CODE >86:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1E6C text33 CODE >84:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1E8A text33 CODE >90:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1E98 text33 CODE >91:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1EAC text33 CODE >94:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1EC4 text33 CODE >95:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
86C text32 CODE >287:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
86C text32 CODE >293:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
88C text32 CODE >294:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
8A2 text32 CODE >295:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
8B4 text32 CODE >296:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
8D4 text32 CODE >300:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
8E4 text32 CODE >301:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
8E6 text32 CODE >303:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
914 text32 CODE >304:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
91C text32 CODE >305:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
93C text32 CODE >306:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
942 text32 CODE >310:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
94A text32 CODE >311:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
94E text32 CODE >312:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
952 text32 CODE >313:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
958 text32 CODE >314:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
9DA text32 CODE >315:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
9E0 text32 CODE >316:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
9E6 text32 CODE >317:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
A4A text32 CODE >312:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
AC4 text32 CODE >321:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
AE4 text32 CODE >322:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
AEA text32 CODE >323:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
B20 text32 CODE >327:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
B48 text32 CODE >328:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1156 text31 CODE >692:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1156 text31 CODE >702:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
117A text31 CODE >703:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1188 text31 CODE >705:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
119A text31 CODE >706:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
119E text31 CODE >847:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
11E6 text31 CODE >849:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
11F4 text31 CODE >850:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
122E text31 CODE >852:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1266 text31 CODE >1372:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
128A text31 CODE >1373:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1298 text31 CODE >1374:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
12AC text31 CODE >1375:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
12B8 text31 CODE >1379:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
12C6 text31 CODE >1380:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
12D2 text31 CODE >1384:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
12F6 text31 CODE >1385:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
1308 text31 CODE >1387:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
2A02 text30 CODE >1390:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
2A02 text30 CODE >1395:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
2A0A text30 CODE >1396:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
2A14 text30 CODE >1397:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
2A18 text30 CODE >1398:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
2A3E text30 CODE >1397:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
2A5A text30 CODE >1400:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
2A62 text30 CODE >1404:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\doprnt.c
2B68 text29 CODE >9:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_sprintf.c
2B68 text29 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_sprintf.c
2B72 text29 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_sprintf.c
2B7A text29 CODE >17:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_sprintf.c
2B82 text29 CODE >18:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_sprintf.c
2B8A text29 CODE >19:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_sprintf.c
2BA6 text29 CODE >20:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_sprintf.c
2BB8 text29 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\nf_sprintf.c
28CE text28 CODE >139:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
28CE text28 CODE >140:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2918 text28 CODE >141:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2934 text28 CODE >142:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2866 text27 CODE >143:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2866 text27 CODE >144:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
28B0 text27 CODE >145:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
28CC text27 CODE >146:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
27FE text26 CODE >147:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
27FE text26 CODE >148:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2848 text26 CODE >149:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2864 text26 CODE >150:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2BBA text25 CODE >130:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2BBA text25 CODE >131:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2BBE text25 CODE >132:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2BDA text25 CODE >133:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2BEE text25 CODE >134:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2BFA text25 CODE >135:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2BFE text25 CODE >136:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2C02 text25 CODE >137:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2C06 text25 CODE >138:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2F24 text24 CODE >55:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2F24 text24 CODE >56:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2F28 text24 CODE >57:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2F36 text24 CODE >58:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2F3A text24 CODE >56:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
2F52 text24 CODE >60:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
31C6 text23 CODE >165:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
31C8 text23 CODE >166:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
31DA text23 CODE >167:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1762 text22 CODE >253:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1762 text22 CODE >254:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
176E text22 CODE >255:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1778 text22 CODE >256:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1782 text22 CODE >257:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
17CA text22 CODE >258:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
17D6 text22 CODE >259:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1820 text22 CODE >260:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
182C text22 CODE >261:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1876 text22 CODE >262:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1882 text22 CODE >263:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
312E text21 CODE >6:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
312E text21 CODE >7:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
3130 text21 CODE >8:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
3132 text21 CODE >9:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
3134 text21 CODE >10:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
3136 text21 CODE >11:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
313E text21 CODE >12:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
3140 text21 CODE >13:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
3144 text21 CODE >14:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
3146 text21 CODE >15:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
3148 text21 CODE >16:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\Timer1.c
4D2 text20 CODE >11:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
4D2 text20 CODE >26:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
4D8 text20 CODE >27:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
4DE text20 CODE >28:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
4EC text20 CODE >29:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
4EE text20 CODE >33:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
4FE text20 CODE >35:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
50E text20 CODE >37:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
51E text20 CODE >40:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
520 text20 CODE >42:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
524 text20 CODE >43:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
528 text20 CODE >46:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
538 text20 CODE >49:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
53E text20 CODE >50:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
544 text20 CODE >51:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
552 text20 CODE >52:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
554 text20 CODE >56:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
564 text20 CODE >58:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
574 text20 CODE >60:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
584 text20 CODE >63:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
586 text20 CODE >65:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
58A text20 CODE >66:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
58E text20 CODE >69:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
59E text20 CODE >75:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
5B4 text20 CODE >76:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
5C4 text20 CODE >77:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
5CC text20 CODE >78:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
5D0 text20 CODE >79:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
5E4 text20 CODE >83:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
5F4 text20 CODE >84:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
5F4 text20 CODE >85:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
608 text20 CODE >89:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
622 text20 CODE >92:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
632 text20 CODE >93:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
642 text20 CODE >94:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
652 text20 CODE >96:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
656 text20 CODE >97:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
65A text20 CODE >100:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
66A text20 CODE >101:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
674 text20 CODE >102:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
67E text20 CODE >103:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
68C text20 CODE >104:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
68E text20 CODE >105:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
68E text20 CODE >106:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
698 text20 CODE >112:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
6B6 text20 CODE >115:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
6B8 text20 CODE >116:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
6C8 text20 CODE >118:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
6CA text20 CODE >97:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
6CA text20 CODE >119:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
6DA text20 CODE >122:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
6F0 text20 CODE >123:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
6F6 text20 CODE >128:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
700 text20 CODE >129:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
70E text20 CODE >130:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
710 text20 CODE >131:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
710 text20 CODE >132:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
71A text20 CODE >133:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
720 text20 CODE >127:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
72E text20 CODE >139:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
732 text20 CODE >140:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
740 text20 CODE >141:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
76E text20 CODE >142:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
772 text20 CODE >143:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
776 text20 CODE >144:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
776 text20 CODE >145:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
788 text20 CODE >149:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
788 text20 CODE >150:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
798 text20 CODE >151:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
7A4 text20 CODE >152:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
7B2 text20 CODE >153:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
7DC text20 CODE >154:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
7E0 text20 CODE >159:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
7FA text20 CODE >160:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
800 text20 CODE >161:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
810 text20 CODE >165:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
82A text20 CODE >166:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
832 text20 CODE >167:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
842 text20 CODE >169:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
846 text20 CODE >173:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
84A text20 CODE >175:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
858 text20 CODE >176:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
85A text20 CODE >177:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
85E text20 CODE >180:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
860 text20 CODE >182:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
86A text20 CODE >185:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcdiv.c
1A90 text19 CODE >4:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
1A90 text19 CODE >7:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
1ABE text19 CODE >8:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
1ACE text19 CODE >9:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
1AFC text19 CODE >10:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
1B0C text19 CODE >12:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
1B1A text19 CODE >13:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
1B2C text19 CODE >14:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
1B3A text19 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
1B4C text19 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
1B5C text19 CODE >17:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
1B6C text19 CODE >18:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
1B92 text19 CODE >19:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\flge.c
12 text18 CODE >10:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
12 text18 CODE >21:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
18 text18 CODE >22:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1E text18 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2C text18 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2E text18 CODE >28:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3E text18 CODE >30:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4E text18 CODE >32:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
5E text18 CODE >35:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
60 text18 CODE >37:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
64 text18 CODE >38:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
68 text18 CODE >41:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
78 text18 CODE >44:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
7E text18 CODE >46:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
90 text18 CODE >47:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
92 text18 CODE >49:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
98 text18 CODE >50:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
A6 text18 CODE >51:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
A8 text18 CODE >55:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
B8 text18 CODE >57:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
C8 text18 CODE >59:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
D8 text18 CODE >62:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
DA text18 CODE >64:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
DE text18 CODE >65:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
E2 text18 CODE >68:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
F2 text18 CODE >75:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
104 text18 CODE >77:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
112 text18 CODE >78:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
116 text18 CODE >81:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
11A text18 CODE >82:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
11E text18 CODE >83:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
122 text18 CODE >84:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
126 text18 CODE >85:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
12A text18 CODE >86:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
12E text18 CODE >87:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
132 text18 CODE >88:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
136 text18 CODE >89:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
13A text18 CODE >90:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
13E text18 CODE >91:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
142 text18 CODE >92:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
146 text18 CODE >93:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
14A text18 CODE >94:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
14E text18 CODE >95:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
152 text18 CODE >98:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
156 text18 CODE >100:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
180 text18 CODE >101:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
19C text18 CODE >102:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1AC text18 CODE >103:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1B0 text18 CODE >104:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1B4 text18 CODE >106:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1B4 text18 CODE >109:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1C2 text18 CODE >110:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1CA text18 CODE >111:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1CE text18 CODE >113:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1D2 text18 CODE >115:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1E0 text18 CODE >116:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1E2 text18 CODE >118:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1EC text18 CODE >119:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1EE text18 CODE >106:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
1EE text18 CODE >120:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
200 text18 CODE >121:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
200 text18 CODE >124:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
20E text18 CODE >127:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
21E text18 CODE >128:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
232 text18 CODE >132:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
242 text18 CODE >134:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
250 text18 CODE >135:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
25E text18 CODE >136:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
266 text18 CODE >137:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
26A text18 CODE >139:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
26E text18 CODE >141:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
27C text18 CODE >142:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
27E text18 CODE >144:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
288 text18 CODE >145:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
28E text18 CODE >153:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2B4 text18 CODE >154:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2E4 text18 CODE >155:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2E8 text18 CODE >156:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2EA text18 CODE >157:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2FA text18 CODE >158:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
30A text18 CODE >162:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
31A text18 CODE >163:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
31A text18 CODE >166:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
340 text18 CODE >167:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
354 text18 CODE >172:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
35E text18 CODE >173:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
36C text18 CODE >174:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
36E text18 CODE >176:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
37C text18 CODE >177:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
380 text18 CODE >178:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
384 text18 CODE >180:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
388 text18 CODE >182:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
398 text18 CODE >183:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
39A text18 CODE >171:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3A8 text18 CODE >192:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3AC text18 CODE >193:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3BA text18 CODE >194:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3D0 text18 CODE >195:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3D4 text18 CODE >196:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3D8 text18 CODE >197:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3D8 text18 CODE >198:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3EA text18 CODE >202:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3EA text18 CODE >203:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
3FA text18 CODE >204:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
406 text18 CODE >205:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
414 text18 CODE >206:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
43E text18 CODE >207:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
44E text18 CODE >208:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
450 text18 CODE >215:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
470 text18 CODE >216:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
480 text18 CODE >218:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
490 text18 CODE >219:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
494 text18 CODE >225:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4A2 text18 CODE >226:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4A4 text18 CODE >227:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4A8 text18 CODE >230:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4AA text18 CODE >232:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4B0 text18 CODE >233:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4BE text18 CODE >234:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4C0 text18 CODE >236:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
4D0 text18 CODE >237:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2C52 text17 CODE >245:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2C52 text17 CODE >248:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2C62 text17 CODE >249:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
2C96 text17 CODE >250:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\sprcadd.c
198A text16 CODE >43:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
198A text16 CODE >47:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
19A0 text16 CODE >48:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
19B4 text16 CODE >49:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
19DE text16 CODE >50:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
19E0 text16 CODE >51:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
19F0 text16 CODE >52:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
19F4 text16 CODE >53:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
1A02 text16 CODE >54:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
1A1A text16 CODE >57:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
1A2E text16 CODE >60:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
1A42 text16 CODE >63:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
1A4C text16 CODE >64:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
1A4E text16 CODE >62:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
1A5E text16 CODE >67:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
1A6E text16 CODE >68:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
1A7E text16 CODE >69:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
1A8E text16 CODE >70:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\fltol.c
FA2 text15 CODE >10:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
FA4 text15 CODE >15:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
FC2 text15 CODE >16:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
FF4 text15 CODE >17:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
FF8 text15 CODE >18:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
FF8 text15 CODE >19:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1008 text15 CODE >21:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
101E text15 CODE >22:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1032 text15 CODE >23:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1036 text15 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
103A text15 CODE >25:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
103C text15 CODE >26:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1046 text15 CODE >24:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1078 text15 CODE >29:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
107A text15 CODE >30:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1086 text15 CODE >31:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1090 text15 CODE >28:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1090 text15 CODE >32:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
10C2 text15 CODE >34:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
10C4 text15 CODE >35:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
10CE text15 CODE >33:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
10EC text15 CODE >37:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
10FA text15 CODE >38:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
10FC text15 CODE >39:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1100 text15 CODE >40:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1124 text15 CODE >41:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1142 text15 CODE >42:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1144 text15 CODE >43:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
1154 text15 CODE >44:C:\Program Files\Microchip\xc8\v2.31\pic\sources\c99\common\xxtofl.c
DD8 text14 CODE >20:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
DD8 text14 CODE >21:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
DE8 text14 CODE >22:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
E0E text14 CODE >23:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
E42 text14 CODE >24:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
E5C text14 CODE >25:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
E5E text14 CODE >26:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
E92 text14 CODE >27:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
E96 text14 CODE >28:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
E98 text14 CODE >29:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
ECC text14 CODE >30:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
ECC text14 CODE >31:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
F00 text14 CODE >32:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
F24 text14 CODE >33:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
F90 text14 CODE >34:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
F9C text14 CODE >36:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
FA0 text14 CODE >37:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
31B0 text13 CODE >4:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
31B0 text13 CODE >6:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
31B2 text13 CODE >7:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
31B4 text13 CODE >8:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
31B6 text13 CODE >10:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
31B8 text13 CODE >11:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
31BA text13 CODE >12:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
31BC text13 CODE >14:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
31BE text13 CODE >15:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
31C0 text13 CODE >16:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
31C2 text13 CODE >17:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
31C4 text13 CODE >18:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\UART.c
24C6 text12 CODE >28:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
24C8 text12 CODE >31:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
24EC text12 CODE >32:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
24EE text12 CODE >33:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2512 text12 CODE >34:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2516 text12 CODE >35:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
253A text12 CODE >37:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
254E text12 CODE >38:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2550 text12 CODE >39:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2552 text12 CODE >40:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
302A text11 CODE >10:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
302A text11 CODE >12:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
304E text11 CODE >13:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
3050 text11 CODE >14:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
3002 text10 CODE >4:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
3002 text10 CODE >6:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
3026 text10 CODE >7:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
3028 text10 CODE >8:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2FDA text9 CODE >16:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2FDA text9 CODE >18:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2FFE text9 CODE >19:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
3000 text9 CODE >20:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2F84 text8 CODE >22:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2F86 text8 CODE >24:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2FAA text8 CODE >25:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2FAE text8 CODE >26:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\DS3231.c
2796 text7 CODE >159:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2796 text7 CODE >160:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
27E0 text7 CODE >161:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
27FC text7 CODE >162:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
272E text6 CODE >151:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
272E text6 CODE >152:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2778 text6 CODE >153:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2794 text6 CODE >154:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
26C6 text5 CODE >155:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
26C6 text5 CODE >156:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2710 text5 CODE >157:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
272C text5 CODE >158:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1884 text4 CODE >171:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1884 text4 CODE >172:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1888 text4 CODE >173:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
188E text4 CODE >174:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1894 text4 CODE >175:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1898 text4 CODE >176:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
189E text4 CODE >177:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
18A8 text4 CODE >178:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
18B2 text4 CODE >179:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
18BC text4 CODE >180:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
18CE text4 CODE >181:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
18D2 text4 CODE >182:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
18D6 text4 CODE >184:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
18EA text4 CODE >185:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
18EE text4 CODE >186:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
18F2 text4 CODE >188:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1906 text4 CODE >189:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
190A text4 CODE >190:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
190E text4 CODE >192:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1914 text4 CODE >193:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
191E text4 CODE >194:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1928 text4 CODE >195:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1932 text4 CODE >196:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1944 text4 CODE >197:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1948 text4 CODE >198:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
194C text4 CODE >200:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1960 text4 CODE >201:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1964 text4 CODE >202:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1968 text4 CODE >204:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
197C text4 CODE >205:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1980 text4 CODE >206:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1984 text4 CODE >208:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1988 text4 CODE >209:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2196 text3 CODE >232:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2196 text3 CODE >233:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
21A4 text3 CODE >234:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
21B4 text3 CODE >235:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
21B8 text3 CODE >236:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
21BA text3 CODE >237:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
21D0 text3 CODE >238:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
21D2 text3 CODE >239:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
21E8 text3 CODE >240:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
21FA text3 CODE >242:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
21FE text3 CODE >243:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2200 text3 CODE >244:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2216 text3 CODE >245:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2218 text3 CODE >246:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
222E text3 CODE >247:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
223C text3 CODE >250:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2DE0 text2 CODE >168:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2DE2 text2 CODE >169:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2E16 text2 CODE >170:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
242C text1 CODE >210:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
242C text1 CODE >211:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2438 text1 CODE >212:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2442 text1 CODE >213:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
244C text1 CODE >214:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2456 text1 CODE >215:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2460 text1 CODE >216:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
246A text1 CODE >219:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
246E text1 CODE >220:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2474 text1 CODE >221:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
247A text1 CODE >222:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2482 text1 CODE >223:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
248A text1 CODE >224:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2492 text1 CODE >225:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2498 text1 CODE >226:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
24A0 text1 CODE >227:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
24A8 text1 CODE >228:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
24B0 text1 CODE >229:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
24B4 text1 CODE >230:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
24C4 text1 CODE >231:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1B94 text0 CODE >79:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1B94 text0 CODE >80:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1B98 text0 CODE >82:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1B9C text0 CODE >83:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1BA0 text0 CODE >84:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1BA2 text0 CODE >85:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1BA4 text0 CODE >88:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1BA8 text0 CODE >91:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1BAC text0 CODE >92:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1BC0 text0 CODE >93:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1BCC text0 CODE >96:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1BE2 text0 CODE >97:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1BE6 text0 CODE >98:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1BEA text0 CODE >99:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1BEE text0 CODE >102:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1BF2 text0 CODE >105:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1C0E text0 CODE >106:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1C1A text0 CODE >107:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1C2A text0 CODE >108:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1C2E text0 CODE >109:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1C3A text0 CODE >113:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1C3E text0 CODE >114:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1C4E text0 CODE >116:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1C5E text0 CODE >117:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1C62 text0 CODE >118:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1C66 text0 CODE >119:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1C6A text0 CODE >122:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
1C6E text0 CODE >123:C:\Users\EAVELLANEDA\Documents\GitHub\Registro_personal\PIC18F4550_Registro.X\main.c
2CDE cinit CODE >6836:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2CDE cinit CODE >6838:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2CDE cinit CODE >6841:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2CDE cinit CODE >6959:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2CE0 cinit CODE >6960:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2CE2 cinit CODE >6961:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2CE4 cinit CODE >6962:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2CE6 cinit CODE >6963:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2CE8 cinit CODE >6964:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2CEA cinit CODE >6965:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2CEE cinit CODE >6966:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2CF2 cinit CODE >6967:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2CF2 cinit CODE >6968:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2CF4 cinit CODE >6969:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2CF8 cinit CODE >6970:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2CFA cinit CODE >6971:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2CFC cinit CODE >6972:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2CFE cinit CODE >6976:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2D02 cinit CODE >6977:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2D04 cinit CODE >6978:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2D04 cinit CODE >6979:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2D06 cinit CODE >6980:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2D08 cinit CODE >6981:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2D0A cinit CODE >6984:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2D0C cinit CODE >6985:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2D0E cinit CODE >6986:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2D10 cinit CODE >6987:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2D12 cinit CODE >6988:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2D14 cinit CODE >6994:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2D14 cinit CODE >6996:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2D16 cinit CODE >6997:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2D18 cinit CODE >6999:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2D1A cinit CODE >7000:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2D1C cinit CODE >7001:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
2D1E cinit CODE >7002:C:\Users\EAVELL~1\AppData\Local\Temp\suc.s
# %SYMTAB Section
# An enumeration of all symbols in the program.
# The beginning of the section is indicated by %SYMTAB.
# Each line describes a single symbol as follows:
#    <label> <value> [-]<load-adj> <class> <space> <psect> <file-name>
# The value and load-adj are both in unqualified hexadecimal.
# All other numeric values are in decimal.  The load-adj is the
# quantity one needs to add to the symbol value in order to obtain the load
# address of the symbol.  This value may be signed. If the symbol
# was defined in a psect then <psect> will be "-". File-name
# is the name of the object file in which the symbol was defined.
%SYMTAB
EEPROM_getRegistro@registro A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___awdiv@counter 5 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___lwmod@counter 5 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__LdataBANK0 0 0 ABS 0 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
I2C_Send@data 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lmediumconst 7088 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
__Hspace_0 8000 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hspace_1 ED 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hspace_2 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hspace_4 60000E 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Clear_Bit@addr C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Clear_Bit@mask A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_decimal_to_bcd 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
UART_Begin@aux 2D 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
EEPROM_Write@data A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__HidataBANK0 0 0 ABS 0 idataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Request@TagType 20 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Clear_Bit 317E 0 CODE 0 text79 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Clear_UID 2DA6 0 CODE 0 text82 dist/default/production\PIC18F4550_Registro.X.production.o
_CHECK_TAG 22E6 0 CODE 0 text59 dist/default/production\PIC18F4550_Registro.X.production.o
__Hibigdata 0 0 CODE 0 ibigdata dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Clear_UID@j 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__mediumconst 7088 0 MEDIUMCONST 0 mediumconst C:\Users\EAVELL~1\AppData\Local\Temp\suc.o
__Heeprom_data 0 0 EEDATA 0 eeprom_data dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Halt@unLen 24 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_T1CONbits FCD 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
?_abs 13 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?_pad 11 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Start 3216 0 CODE 0 text65 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_Hora 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_Menu 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_anio 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_contador_t1 90 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
?_vfprintf 50 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lsmallconst 0 0 SMALLCONST 0 smallconst dist/default/production\PIC18F4550_Registro.X.production.o
_Hora EC 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_RCEN 7E2B 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_RSEN 7E29 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_TMR1 FCE 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
___sp 0 0 STACK 2 stack C:\Users\EAVELL~1\AppData\Local\Temp\suc.o
_anio 96 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_dbuf 9A 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_diax E7 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_dtoa 86C 0 CODE 0 text32 dist/default/production\PIC18F4550_Registro.X.production.o
_main 1B94 0 CODE 0 text0 dist/default/production\PIC18F4550_Registro.X.production.o
_mesx E8 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_nout 88 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_prec 8C 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
abs@a 13 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Start 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_CRC@length F 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
btemp 5F 0 COMRAM 1 temp dist/default/production\PIC18F4550_Registro.X.production.o
pad@i 18 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
pad@p 15 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
pad@w 1A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
start E 0 CODE 0 init C:\Users\EAVELL~1\AppData\Local\Temp\suc.o
_Segundo EA 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
___aomod@counter 11 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Registro_busqueda 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___aodiv 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___aomod 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___awdiv 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___awmod 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___fladd 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___fldiv 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___flsub 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___fltol 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_dtoa 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_main 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___lwdiv 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___lwmod 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_EEPROM_getRegistro 2E18 0 CODE 0 text63 dist/default/production\PIC18F4550_Registro.X.production.o
__HbssCOMRAM 0 0 ABS 0 bssCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
pad@fp 11 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Request@reqMode 22 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_get_RTC 1884 0 CODE 0 text4 dist/default/production\PIC18F4550_Registro.X.production.o
_get_key 2196 0 CODE 0 text3 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@lastBits 1A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___wmul 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
OLED_SPuts@buffer C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_AntennaOn 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Init 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Read 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Send 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Stop 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Wait 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Read_DS 24C6 0 CODE 0 text12 dist/default/production\PIC18F4550_Registro.X.production.o
__LidataBANK0 0 0 ABS 0 idataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Restart 3216 0 CODE 0 text67 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Start 3204 0 CODE 0 text65 dist/default/production\PIC18F4550_Registro.X.production.o
__Hpowerup E 0 CODE 0 powerup dist/default/production\PIC18F4550_Registro.X.production.o
_EEPROM_Read 2FB0 0 CODE 0 text64 dist/default/production\PIC18F4550_Registro.X.production.o
bcd_to_decimal@number 2 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_Segundox 97 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_vfpfcnvrt 130A 0 CODE 0 text31 dist/default/production\PIC18F4550_Registro.X.production.o
___awmod@sign 6 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
Registro_busqueda@i 10 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
ttemp5 60 0 COMRAM 1 temp dist/default/production\PIC18F4550_Registro.X.production.o
ttemp6 63 0 COMRAM 1 temp dist/default/production\PIC18F4550_Registro.X.production.o
ttemp7 67 0 COMRAM 1 temp dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_vfpfcnvrt 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_OLEDClear 2B68 0 CODE 0 text46 dist/default/production\PIC18F4550_Registro.X.production.o
OLED_NPuts@buffer 7 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_OLED_Init 22E6 0 CODE 0 text48 dist/default/production\PIC18F4550_Registro.X.production.o
__accesstop 60 0 ABS 0 - C:\Users\EAVELL~1\AppData\Local\Temp\suc.o
intlevel0 0 0 CODE 0 text C:\Users\EAVELL~1\AppData\Local\Temp\suc.o
intlevel1 0 0 CODE 0 text C:\Users\EAVELL~1\AppData\Local\Temp\suc.o
intlevel2 0 0 CODE 0 text C:\Users\EAVELL~1\AppData\Local\Temp\suc.o
intlevel3 0 0 CODE 0 text C:\Users\EAVELL~1\AppData\Local\Temp\suc.o
__size_of_OLEDClear 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_isCard 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Request 299E 0 CODE 0 text72 dist/default/production\PIC18F4550_Registro.X.production.o
__LbssCOMRAM 0 0 ABS 0 bssCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
UART_Print@buffer 2 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_set_RTC 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_OLED_Init 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_OLEDsetCursor 30C8 0 CODE 0 text47 dist/default/production\PIC18F4550_Registro.X.production.o
_OSCCONbits FD3 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__LnvFARRAM 0 0 FARRAM 0 nvFARRAM dist/default/production\PIC18F4550_Registro.X.production.o
_UART_Begin DD8 0 CODE 0 text14 dist/default/production\PIC18F4550_Registro.X.production.o
wtemp8 60 0 COMRAM 1 temp dist/default/production\PIC18F4550_Registro.X.production.o
_UART_Print 2F24 0 CODE 0 text24 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Clear_Bit@tmp B 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
EEPROM_Write@add 8 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Halt@buff 20 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_UART_Write 31DC 0 CODE 0 text61 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Timer1_Init 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hifardata 0 0 CODE 0 ifardata dist/default/production\PIC18F4550_Registro.X.production.o
___awdiv@sign 6 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hclrtext 0 0 ABS 0 clrtext dist/default/production\PIC18F4550_Registro.X.production.o
_vfpfcnvrt 1156 0 CODE 0 text31 dist/default/production\PIC18F4550_Registro.X.production.o
dtoa@fp 1C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Repeated_Start_DS 3052 0 CODE 0 text11 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_ssd1306_command 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_OLEDClear 2B14 0 CODE 0 text46 dist/default/production\PIC18F4550_Registro.X.production.o
___wmul@multiplicand 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_OLED_Init 223E 0 CODE 0 text48 dist/default/production\PIC18F4550_Registro.X.production.o
OLED_SPuts@valve 12 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_ADCON1 FC1 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Wr@value 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___awdiv@dividend 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___inthi_sp 0 0 STACK 2 stack C:\Users\EAVELL~1\AppData\Local\Temp\suc.o
___intlo_sp 0 0 STACK 2 stack C:\Users\EAVELL~1\AppData\Local\Temp\suc.o
__size_of_I2C_Stop_DS 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_bcd_to_decimal 31C6 0 CODE 0 text23 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Init 3052 0 CODE 0 text50 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Read 2EF2 0 CODE 0 text68 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Send 3164 0 CODE 0 text66 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Stop 3228 0 CODE 0 text70 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Wait 30EE 0 CODE 0 text69 dist/default/production\PIC18F4550_Registro.X.production.o
__Hintcode_body 0 0 ABS 0 intcode_body dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___flge 1B94 0 CODE 0 text19 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___wmul 30C8 0 CODE 0 text45 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Repeated_Start_DS 302A 0 CODE 0 text11 dist/default/production\PIC18F4550_Registro.X.production.o
__Lintsave_regs 0 0 BIGRAM 1 intsave_regs dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_AntiColl@serNum 20 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_EEPROM_setRegistro 2C52 0 CODE 0 text55 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_sprintf 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Rd 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Wr 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_BAUDCONbits FB8 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv@aexp 19 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv@bexp 18 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv@sign 11 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hmediumconst 8000 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Init 307A 0 CODE 0 text50 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Read 2F24 0 CODE 0 text68 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Send 317E 0 CODE 0 text66 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Stop 323A 0 CODE 0 text70 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Wait 3110 0 CODE 0 text69 dist/default/production\PIC18F4550_Registro.X.production.o
__Hintcodelo E 0 CODE 0 intcodelo dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_barras 7FC8 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
___awdiv@divisor 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
Registro_busqueda@aux C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___lwmod@divisor 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_OLED_NPuts 1EC6 0 CODE 0 text44 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Request 2936 0 CODE 0 text72 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___aodiv 1492 0 CODE 0 text40 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___aomod 1762 0 CODE 0 text39 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___awdiv 1E04 0 CODE 0 text42 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___awmod 20EA 0 CODE 0 text41 dist/default/production\PIC18F4550_Registro.X.production.o
_OLED_SPuts 1492 0 CODE 0 text43 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Reset 314A 0 CODE 0 text52 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___fladd 4D2 0 CODE 0 text18 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___fldiv 86C 0 CODE 0 text20 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___flsub 2C98 0 CODE 0 text17 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___fltol 1A90 0 CODE 0 text16 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___lwdiv 26C6 0 CODE 0 text57 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___lwmod 2A02 0 CODE 0 text56 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Rd@ucAddr 4 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___aodiv@quotient 13 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_ReadCardSerial 2E88 0 CODE 0 text73 dist/default/production\PIC18F4550_Registro.X.production.o
?_strlen 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_UART_Begin FA2 0 CODE 0 text14 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Halt 2ABC 0 CODE 0 text75 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Init 2A64 0 CODE 0 text51 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_CRC 238C 0 CODE 0 text77 dist/default/production\PIC18F4550_Registro.X.production.o
___aomod@dividend 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_UART_Print 2F54 0 CODE 0 text24 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_UART_Write 31F2 0 CODE 0 text61 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_BIG_FONTS 7C69 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
___lwdiv@quotient 5 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_fputc 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_fputs 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
___fladd@a 5 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fladd@b 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv@a 5 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv@b 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_putch 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Registro_busqueda 2EF2 0 CODE 0 text62 dist/default/production\PIC18F4550_Registro.X.production.o
___flsub@a 15 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___flsub@b 11 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_Minutox 98 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
I2C_Read_DS@data 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___lwmod@dividend 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_UART_Println 2554 0 CODE 0 text60 dist/default/production\PIC18F4550_Registro.X.production.o
__Lintcodelo E 0 CODE 0 intcodelo dist/default/production\PIC18F4550_Registro.X.production.o
___aomod@divisor 9 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_Minuto EB 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
start_initialization 2CDE 0 CODE 0 cinit dist/default/production\PIC18F4550_Registro.X.production.o
EEPROM_Read@temp 4 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_AntennaOn 3204 0 CODE 0 text53 dist/default/production\PIC18F4550_Registro.X.production.o
_EEPROM_setRegistro 2C08 0 CODE 0 text55 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_bcd_to_decimal 31DC 0 CODE 0 text23 dist/default/production\PIC18F4550_Registro.X.production.o
__HnvFARRAM 0 0 FARRAM 0 nvFARRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_set_RTC 24C6 0 CODE 0 text1 dist/default/production\PIC18F4550_Registro.X.production.o
_TagType 92 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_TRISBbits F93 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_TRISCbits F94 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_TRISDbits F95 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ReadCardSerial@str 28 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_OLEDsetCursor 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
OLEDsetCursor@x 4 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
OLEDsetCursor@y 6 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___rparam_used 1 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_BIG_FONTS 7089 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
I2C_Init@speed 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
I2C_Write_DS@i2c_data 2 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__pcstackBANK0 D3 0 BANK0 1 cstackBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_SSPADD FC8 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_SSPBUF FC9 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Halt 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Init 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_AntiColl 1F86 0 CODE 0 text74 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_OLED_NPuts 1F86 0 CODE 0 text44 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_OLED_SPuts 15FE 0 CODE 0 text43 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_ToCard B4A 0 CODE 0 text76 dist/default/production\PIC18F4550_Registro.X.production.o
fputc@fp 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
fputs@fp C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Wr@Address 2 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_UART_Println 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hbank0 0 0 ABS 0 bank0 dist/default/production\PIC18F4550_Registro.X.production.o
__Hbank1 0 0 ABS 0 bank1 dist/default/production\PIC18F4550_Registro.X.production.o
__Hbank2 0 0 ABS 0 bank2 dist/default/production\PIC18F4550_Registro.X.production.o
__Hbank3 0 0 ABS 0 bank3 dist/default/production\PIC18F4550_Registro.X.production.o
__Hbank4 0 0 ABS 0 bank4 dist/default/production\PIC18F4550_Registro.X.production.o
__Hbank5 0 0 ABS 0 bank5 dist/default/production\PIC18F4550_Registro.X.production.o
__Hbank6 0 0 ABS 0 bank6 dist/default/production\PIC18F4550_Registro.X.production.o
__Hbank7 0 0 ABS 0 bank7 dist/default/production\PIC18F4550_Registro.X.production.o
__Hcinit 0 0 ABS 0 cinit dist/default/production\PIC18F4550_Registro.X.production.o
__Hconst 0 0 CONST 0 const dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_strlen 2EBE 0 CODE 0 text34 dist/default/production\PIC18F4550_Registro.X.production.o
__Hidata 0 0 CODE 0 idata dist/default/production\PIC18F4550_Registro.X.production.o
__Hidloc 200008 0 IDLOC 5 idloc dist/default/production\PIC18F4550_Registro.X.production.o
__Hnvbit 0 0 COMRAM 1 nvbit dist/default/production\PIC18F4550_Registro.X.production.o
__Hparam 0 0 COMRAM 1 rparam dist/default/production\PIC18F4550_Registro.X.production.o
__Hrdata 0 0 COMRAM 1 rdata dist/default/production\PIC18F4550_Registro.X.production.o
__Hstack 0 0 STACK 2 stack dist/default/production\PIC18F4550_Registro.X.production.o
__Htext0 0 0 ABS 0 text0 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext1 0 0 ABS 0 text1 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext2 0 0 ABS 0 text2 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext3 0 0 ABS 0 text3 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext4 0 0 ABS 0 text4 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext5 0 0 ABS 0 text5 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext6 0 0 ABS 0 text6 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext7 0 0 ABS 0 text7 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext8 0 0 ABS 0 text8 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext9 0 0 ABS 0 text9 dist/default/production\PIC18F4550_Registro.X.production.o
___lwdiv@counter 7 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___xxtofl 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_SMALL_FONTS 7C69 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
__Hbigbss 0 0 BIGRAM 1 bigbss dist/default/production\PIC18F4550_Registro.X.production.o
__Hbigram 0 0 ABS 0 bigram dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_OLEDsetCursor 30EE 0 CODE 0 text47 dist/default/production\PIC18F4550_Registro.X.production.o
__smallconst 0 0 SMALLCONST 0 smallconst C:\Users\EAVELL~1\AppData\Local\Temp\suc.o
___xxtofl@arg B 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___xxtofl@exp A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___xxtofl@val 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_sprintf 2BBA 0 CODE 0 text29 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_isCard@TagType 26 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hcomram 0 0 ABS 0 comram dist/default/production\PIC18F4550_Registro.X.production.o
__Hconfig 30000E 0 CONFIG 4 config dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_EEPROM_getRegistro 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_Print_Segundo 27FE 0 CODE 0 text26 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Set_Bit 31B0 0 CODE 0 text78 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Halt 2B14 0 CODE 0 text75 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Init 2ABC 0 CODE 0 text51 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Request 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lbank0 0 0 ABS 0 bank0 dist/default/production\PIC18F4550_Registro.X.production.o
__Lbank1 0 0 ABS 0 bank1 dist/default/production\PIC18F4550_Registro.X.production.o
__Lbank2 0 0 ABS 0 bank2 dist/default/production\PIC18F4550_Registro.X.production.o
__Lbank3 0 0 ABS 0 bank3 dist/default/production\PIC18F4550_Registro.X.production.o
__Lbank4 0 0 ABS 0 bank4 dist/default/production\PIC18F4550_Registro.X.production.o
__Lbank5 0 0 ABS 0 bank5 dist/default/production\PIC18F4550_Registro.X.production.o
__Lbank6 0 0 ABS 0 bank6 dist/default/production\PIC18F4550_Registro.X.production.o
__Lbank7 0 0 ABS 0 bank7 dist/default/production\PIC18F4550_Registro.X.production.o
__Lcinit 0 0 ABS 0 cinit dist/default/production\PIC18F4550_Registro.X.production.o
__Lconst 0 0 CONST 0 const dist/default/production\PIC18F4550_Registro.X.production.o
__Lidata 0 0 CODE 0 idata dist/default/production\PIC18F4550_Registro.X.production.o
__Lidloc 0 0 IDLOC 5 idloc dist/default/production\PIC18F4550_Registro.X.production.o
__Lnvbit 0 0 COMRAM 1 nvbit dist/default/production\PIC18F4550_Registro.X.production.o
__Lparam 0 0 COMRAM 1 rparam dist/default/production\PIC18F4550_Registro.X.production.o
__Lrdata 0 0 COMRAM 1 rdata dist/default/production\PIC18F4550_Registro.X.production.o
__Lstack 0 0 STACK 2 stack dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext0 0 0 ABS 0 text0 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext1 0 0 ABS 0 text1 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext2 0 0 ABS 0 text2 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext3 0 0 ABS 0 text3 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext4 0 0 ABS 0 text4 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext5 0 0 ABS 0 text5 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext6 0 0 ABS 0 text6 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext7 0 0 ABS 0 text7 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext8 0 0 ABS 0 text8 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext9 0 0 ABS 0 text9 dist/default/production\PIC18F4550_Registro.X.production.o
OLED_SPuts@xi 15 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Reset 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hfarbss 0 0 FARRAM 0 farbss dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Wr@ucAddr 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lintcode_body 0 0 ABS 0 intcode_body dist/default/production\PIC18F4550_Registro.X.production.o
_PORTDbits F83 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_PORTEbits F84 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_decimal_to_bcd 2DE0 0 CODE 0 text2 dist/default/production\PIC18F4550_Registro.X.production.o
_INTCONbits FF2 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Habs1 0 0 ABS 0 abs1 dist/default/production\PIC18F4550_Registro.X.production.o
__Hdata 0 0 ABS 0 data dist/default/production\PIC18F4550_Registro.X.production.o
__Hinit 12 0 CODE 0 init dist/default/production\PIC18F4550_Registro.X.production.o
__Hrbit 0 0 COMRAM 1 rbit dist/default/production\PIC18F4550_Registro.X.production.o
__Hrbss 0 0 COMRAM 1 rbss dist/default/production\PIC18F4550_Registro.X.production.o
__Htemp 60 0 COMRAM 1 temp dist/default/production\PIC18F4550_Registro.X.production.o
__Htext 0 0 ABS 0 text dist/default/production\PIC18F4550_Registro.X.production.o
__Labs1 0 0 ABS 0 abs1 dist/default/production\PIC18F4550_Registro.X.production.o
__Ldata 0 0 ABS 0 data dist/default/production\PIC18F4550_Registro.X.production.o
__Linit E 0 CODE 0 init dist/default/production\PIC18F4550_Registro.X.production.o
__Lrbit 0 0 COMRAM 1 rbit dist/default/production\PIC18F4550_Registro.X.production.o
__Lrbss 0 0 COMRAM 1 rbss dist/default/production\PIC18F4550_Registro.X.production.o
__Ltemp 5F 0 COMRAM 1 temp dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext 0 0 ABS 0 text dist/default/production\PIC18F4550_Registro.X.production.o
OLED_SPuts@c 14 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
OLED_SPuts@i 17 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
OLED_SPuts@j 19 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
OLED_SPuts@x 8 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
OLED_SPuts@y A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_UART_Println 25D6 0 CODE 0 text60 dist/default/production\PIC18F4550_Registro.X.production.o
___aodiv@counter 11 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___flge 1A90 0 CODE 0 text19 dist/default/production\PIC18F4550_Registro.X.production.o
___wmul 30A2 0 CODE 0 text45 dist/default/production\PIC18F4550_Registro.X.production.o
___aomod@sign 12 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__LcstackBANK0 0 0 ABS 0 cstackBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
int$flags 5F 0 COMRAM 1 temp dist/default/production\PIC18F4550_Registro.X.production.o
_Registro_busqueda 2EBE 0 CODE 0 text62 dist/default/production\PIC18F4550_Registro.X.production.o
__HcstackCOMRAM 0 0 ABS 0 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
UART_Begin@aux2 29 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
UART_Begin@baud 25 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hintret 0 0 ABS 0 intret dist/default/production\PIC18F4550_Registro.X.production.o
__Hirdata 0 0 CODE 0 irdata dist/default/production\PIC18F4550_Registro.X.production.o
_Aux CE 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_PEN 7E2A 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_SEN 7E28 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_UID C4 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__S0 8000 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__S1 ED 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__S2 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__S4 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__S5 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_abs 2D66 0 CODE 0 text38 dist/default/production\PIC18F4550_Registro.X.production.o
_add E5 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_dia 94 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_mes 95 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_pad 1E04 0 CODE 0 text33 dist/default/production\PIC18F4550_Registro.X.production.o
_scr 8 0 CODE 0 intcode dist/default/production\PIC18F4550_Registro.X.production.o
_sms BA 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
decimal_to_bcd@number B 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_Timer1_Init 312E 0 CODE 0 text21 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Read_DS 2554 0 CODE 0 text12 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Request@_status 23 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Restart 3228 0 CODE 0 text67 dist/default/production\PIC18F4550_Registro.X.production.o
_barras 7FC0 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_AntennaOn 31F2 0 CODE 0 text53 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_EEPROM_Read 2FDA 0 CODE 0 text64 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_CRC@dataOut 10 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_ToCard DD8 0 CODE 0 text76 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_AntennaOff 3246 0 CODE 0 text54 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@irqEn 1B 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___aodiv@sign 12 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lbigdata 0 0 BIGRAM 1 bigdata dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Reset 3164 0 CODE 0 text52 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_get_RTC 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_get_key 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hnvrram 0 0 COMRAM 1 nvrram dist/default/production\PIC18F4550_Registro.X.production.o
sprintf@fmt D5 0 BANK0 1 cstackBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Stop_DS 2FDA 0 CODE 0 text9 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@backLen 12 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_dtoa$1991 2E 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___xxtofl FA2 0 CODE 0 text15 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_abs 2DA6 0 CODE 0 text38 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_pad 1EC6 0 CODE 0 text33 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_scr 2CDE 0 CODE 0 intcode_body dist/default/production\PIC18F4550_Registro.X.production.o
_EEPROM_Write 2F54 0 CODE 0 text58 dist/default/production\PIC18F4550_Registro.X.production.o
int_func 2C98 0 CODE 0 intcode_body dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@i 1D 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@n 1F 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_valores 60 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Set_Bit 3198 0 CODE 0 text78 dist/default/production\PIC18F4550_Registro.X.production.o
__Lintentry 0 0 ABS 0 intentry dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_AntiColl 203A 0 CODE 0 text74 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Request@backBits 24 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Clear_UID@u_i 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hramtop 800 0 RAM 0 ramtop dist/default/production\PIC18F4550_Registro.X.production.o
strlen@a 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
strlen@s 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Start_DS 3002 0 CODE 0 text10 dist/default/production\PIC18F4550_Registro.X.production.o
__Hrparam 0 0 COMRAM 1 rparam dist/default/production\PIC18F4550_Registro.X.production.o
__end_of___xxtofl 1156 0 CODE 0 text15 dist/default/production\PIC18F4550_Registro.X.production.o
EEPROM_setRegistro@registro C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__pdataBANK0 E5 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__activetblptr 2 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hstruct 0 0 COMRAM 1 struct dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___flge 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of___wmul 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_AntiColl 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__LbssBANK0 0 0 ABS 0 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_decimal_to_bcd 2E18 0 CODE 0 text2 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext10 0 0 ABS 0 text10 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext11 0 0 ABS 0 text11 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext12 0 0 ABS 0 text12 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext13 0 0 ABS 0 text13 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext14 0 0 ABS 0 text14 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext15 0 0 ABS 0 text15 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext16 0 0 ABS 0 text16 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext17 0 0 ABS 0 text17 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext18 0 0 ABS 0 text18 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext19 0 0 ABS 0 text19 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext20 0 0 ABS 0 text20 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext21 0 0 ABS 0 text21 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext22 0 0 ABS 0 text22 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext23 0 0 ABS 0 text23 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext24 0 0 ABS 0 text24 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext25 0 0 ABS 0 text25 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext26 0 0 ABS 0 text26 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext27 0 0 ABS 0 text27 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext28 0 0 ABS 0 text28 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext29 0 0 ABS 0 text29 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext30 0 0 ABS 0 text30 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext31 0 0 ABS 0 text31 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext32 0 0 ABS 0 text32 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext33 0 0 ABS 0 text33 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext34 0 0 ABS 0 text34 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext35 0 0 ABS 0 text35 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext36 0 0 ABS 0 text36 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext37 0 0 ABS 0 text37 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext38 0 0 ABS 0 text38 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext39 0 0 ABS 0 text39 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext40 0 0 ABS 0 text40 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext41 0 0 ABS 0 text41 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext42 0 0 ABS 0 text42 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext43 0 0 ABS 0 text43 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext44 0 0 ABS 0 text44 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext45 0 0 ABS 0 text45 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext46 0 0 ABS 0 text46 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext47 0 0 ABS 0 text47 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext48 0 0 ABS 0 text48 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext49 0 0 ABS 0 text49 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext50 0 0 ABS 0 text50 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext51 0 0 ABS 0 text51 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext52 0 0 ABS 0 text52 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext53 0 0 ABS 0 text53 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext54 0 0 ABS 0 text54 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext55 0 0 ABS 0 text55 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext56 0 0 ABS 0 text56 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext57 0 0 ABS 0 text57 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext58 0 0 ABS 0 text58 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext59 0 0 ABS 0 text59 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext60 0 0 ABS 0 text60 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext61 0 0 ABS 0 text61 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext62 0 0 ABS 0 text62 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext63 0 0 ABS 0 text63 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext64 0 0 ABS 0 text64 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext65 0 0 ABS 0 text65 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext66 0 0 ABS 0 text66 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext67 0 0 ABS 0 text67 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext68 0 0 ABS 0 text68 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext69 0 0 ABS 0 text69 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext70 0 0 ABS 0 text70 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext71 0 0 ABS 0 text71 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext72 0 0 ABS 0 text72 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext73 0 0 ABS 0 text73 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext74 0 0 ABS 0 text74 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext75 0 0 ABS 0 text75 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext76 0 0 ABS 0 text76 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext77 0 0 ABS 0 text77 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext78 0 0 ABS 0 text78 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext79 0 0 ABS 0 text79 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext80 0 0 ABS 0 text80 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext81 0 0 ABS 0 text81 dist/default/production\PIC18F4550_Registro.X.production.o
__Htext82 0 0 ABS 0 text82 dist/default/production\PIC18F4550_Registro.X.production.o
_TINY_FONTS 7EA3 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_isCard 307A 0 CODE 0 text71 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_ReadCardSerial 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
OLEDClear@i 8 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
vfpfcnvrt@fmt 42 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_UART_Begin 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
___awmod@counter 5 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_UART_Print 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_RCSTAbits FAB 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_AntennaOff 323A 0 CODE 0 text54 dist/default/production\PIC18F4550_Registro.X.production.o
_PIE1bits F9D 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_UART_Write 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
pad@buf 13 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fladd@signs D 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_Print_Hora 28CE 0 CODE 0 text28 dist/default/production\PIC18F4550_Registro.X.production.o
_Print_Menu 2BBA 0 CODE 0 text25 dist/default/production\PIC18F4550_Registro.X.production.o
_Print_anio 2796 0 CODE 0 text7 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Clear_Bit 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Clear_UID 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__ptext10 3002 0 CODE 0 text10 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext11 302A 0 CODE 0 text11 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext12 24C6 0 CODE 0 text12 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext13 31B0 0 CODE 0 text13 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext14 DD8 0 CODE 0 text14 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext15 FA2 0 CODE 0 text15 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext16 198A 0 CODE 0 text16 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext17 2C52 0 CODE 0 text17 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext18 12 0 CODE 0 text18 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext19 1A90 0 CODE 0 text19 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext20 4D2 0 CODE 0 text20 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext21 312E 0 CODE 0 text21 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext22 1762 0 CODE 0 text22 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext23 31C6 0 CODE 0 text23 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext24 2F24 0 CODE 0 text24 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext25 2BBA 0 CODE 0 text25 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext26 27FE 0 CODE 0 text26 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext27 2866 0 CODE 0 text27 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext28 28CE 0 CODE 0 text28 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext29 2B68 0 CODE 0 text29 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext30 2A02 0 CODE 0 text30 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext31 1156 0 CODE 0 text31 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext32 86C 0 CODE 0 text32 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext33 1E04 0 CODE 0 text33 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext34 2E88 0 CODE 0 text34 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext35 2D22 0 CODE 0 text35 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext36 1C76 0 CODE 0 text36 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext37 324E 0 CODE 0 text37 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext38 2D66 0 CODE 0 text38 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext39 15FE 0 CODE 0 text39 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext40 130A 0 CODE 0 text40 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext41 203A 0 CODE 0 text41 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext42 1D40 0 CODE 0 text42 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext43 1492 0 CODE 0 text43 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext44 1EC6 0 CODE 0 text44 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext45 30A2 0 CODE 0 text45 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext46 2B14 0 CODE 0 text46 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext47 30C8 0 CODE 0 text47 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext48 223E 0 CODE 0 text48 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext49 3110 0 CODE 0 text49 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext50 3052 0 CODE 0 text50 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext51 2A64 0 CODE 0 text51 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext52 314A 0 CODE 0 text52 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext53 31F2 0 CODE 0 text53 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext54 323A 0 CODE 0 text54 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext55 2C08 0 CODE 0 text55 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext56 299E 0 CODE 0 text56 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext57 2652 0 CODE 0 text57 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext58 2F54 0 CODE 0 text58 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext59 22E6 0 CODE 0 text59 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext60 2554 0 CODE 0 text60 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext61 31DC 0 CODE 0 text61 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext62 2EBE 0 CODE 0 text62 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext63 2E18 0 CODE 0 text63 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext64 2FB0 0 CODE 0 text64 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext65 3204 0 CODE 0 text65 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext66 3164 0 CODE 0 text66 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext67 3216 0 CODE 0 text67 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext68 2EF2 0 CODE 0 text68 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext69 30EE 0 CODE 0 text69 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext70 3228 0 CODE 0 text70 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext71 307A 0 CODE 0 text71 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext72 2936 0 CODE 0 text72 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext73 2E50 0 CODE 0 text73 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext74 1F86 0 CODE 0 text74 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext75 2ABC 0 CODE 0 text75 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext76 B4A 0 CODE 0 text76 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext77 238C 0 CODE 0 text77 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext78 3198 0 CODE 0 text78 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext79 317E 0 CODE 0 text79 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext80 25D6 0 CODE 0 text80 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext81 20EA 0 CODE 0 text81 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext82 2DA6 0 CODE 0 text82 dist/default/production\PIC18F4550_Registro.X.production.o
I2C_Read_DS@ack 2 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
EEPROM_Read@add 2 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___aodiv 130A 0 CODE 0 text40 dist/default/production\PIC18F4550_Registro.X.production.o
___aomod 15FE 0 CODE 0 text39 dist/default/production\PIC18F4550_Registro.X.production.o
___awdiv 1D40 0 CODE 0 text42 dist/default/production\PIC18F4550_Registro.X.production.o
___awmod 203A 0 CODE 0 text41 dist/default/production\PIC18F4550_Registro.X.production.o
___fladd 12 0 CODE 0 text18 dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv 4D2 0 CODE 0 text20 dist/default/production\PIC18F4550_Registro.X.production.o
___flsub 2C52 0 CODE 0 text17 dist/default/production\PIC18F4550_Registro.X.production.o
___fltol 198A 0 CODE 0 text16 dist/default/production\PIC18F4550_Registro.X.production.o
__pintcode_body 2C98 0 CODE 0 intcode_body dist/default/production\PIC18F4550_Registro.X.production.o
___lwdiv 2652 0 CODE 0 text57 dist/default/production\PIC18F4550_Registro.X.production.o
___lwmod 299E 0 CODE 0 text56 dist/default/production\PIC18F4550_Registro.X.production.o
__Lbigbss 0 0 BIGRAM 1 bigbss dist/default/production\PIC18F4550_Registro.X.production.o
__Lbigram 0 0 ABS 0 bigram dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ReadCardSerial@_status 2A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_Print_Minuto 2866 0 CODE 0 text27 dist/default/production\PIC18F4550_Registro.X.production.o
CHECK_TAG@i 2B 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?_dtoa 1C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lcomram 0 0 ABS 0 comram dist/default/production\PIC18F4550_Registro.X.production.o
__Lconfig 0 0 CONFIG 4 config dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_Segundo 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Repeated_Start_DS 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_CRC@i 13 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_CRC@n 12 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___wmul@multiplier 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_LATCbits F8B 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_LATDbits F8C 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_EEPROM_Write 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
I2C_Read@temp 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv@grs 14 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv@rem D 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Set_Bit@addr C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Set_Bit@mask A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lfarbss 0 0 FARRAM 0 farbss dist/default/production\PIC18F4550_Registro.X.production.o
___lwdiv@divisor 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_strlen 2E88 0 CODE 0 text34 dist/default/production\PIC18F4550_Registro.X.production.o
__Lfardata 0 0 FARRAM 0 fardata dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Start_DS 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
___fldiv@new_exp 12 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_vfprintf 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
stackhi 7FF 0 ABS 0 - C:\Users\EAVELL~1\AppData\Local\Temp\suc.o
stacklo ED 0 ABS 0 - C:\Users\EAVELL~1\AppData\Local\Temp\suc.o
__end_of_MFRC522_CRC 242C 0 CODE 0 text77 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_EEPROM_setRegistro 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lintcode 8 0 CODE 0 intcode dist/default/production\PIC18F4550_Registro.X.production.o
__Lintret 0 0 ABS 0 intret dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@sendLen F 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lirdata 0 0 CODE 0 irdata dist/default/production\PIC18F4550_Registro.X.production.o
_set_RTC 242C 0 CODE 0 text1 dist/default/production\PIC18F4550_Registro.X.production.o
_Print_Ticket 1762 0 CODE 0 text22 dist/default/production\PIC18F4550_Registro.X.production.o
___fladd@grs 10 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@sendData D 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_OLED_NPuts 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_OLED_SPuts 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
?_vfpfcnvrt 40 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_isCard 30A2 0 CODE 0 text71 dist/default/production\PIC18F4550_Registro.X.production.o
__Lspace_0 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lspace_1 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lspace_2 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lspace_4 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@backData 10 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_EEPROM_Write 2F84 0 CODE 0 text58 dist/default/production\PIC18F4550_Registro.X.production.o
__pbssCOMRAM 5A 0 COMRAM 1 bssCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__HcstackBANK0 0 0 ABS 0 cstackBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
___flge@ff1 19 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___flge@ff2 1D 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Rd@ucResult 6 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_Segundo 2866 0 CODE 0 text26 dist/default/production\PIC18F4550_Registro.X.production.o
_PIR1bits F9E 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_TINY_FONTS 7FC0 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_get_RTC 198A 0 CODE 0 text4 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_get_key 223E 0 CODE 0 text3 dist/default/production\PIC18F4550_Registro.X.production.o
___aodiv@divisor 9 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___aodiv@dividend 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_registro 8E 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__LcstackCOMRAM 0 0 ABS 0 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fltol@exp1 A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_Minuto 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Start_DS 302A 0 CODE 0 text10 dist/default/production\PIC18F4550_Registro.X.production.o
end_of_initialization 2D14 0 CODE 0 cinit dist/default/production\PIC18F4550_Registro.X.production.o
_I2C_Write_DS 2F84 0 CODE 0 text8 dist/default/production\PIC18F4550_Registro.X.production.o
__Lnvrram 0 0 COMRAM 1 nvrram dist/default/production\PIC18F4550_Registro.X.production.o
__Hintentry 0 0 ABS 0 intentry dist/default/production\PIC18F4550_Registro.X.production.o
fputc@c 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
fputs@c E 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
fputs@i F 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
fputs@s A 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_Hora 2936 0 CODE 0 text28 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_Menu 2C08 0 CODE 0 text25 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_anio 27FE 0 CODE 0 text7 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_Set_Bit 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
___awdiv@quotient 7 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___aodiv 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___aomod 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___awdiv 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___awmod 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___lwdiv@dividend 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___fladd 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___fldiv 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___flsub 11 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___fltol 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Rd@i 8 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Wr@i 4 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___lwdiv 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
?___lwmod 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
vfprintf@fmt 52 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hreset_vec 4 0 CODE 0 reset_vec dist/default/production\PIC18F4550_Registro.X.production.o
?_EEPROM_getRegistro 5 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_bcd_to_decimal 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__HbssBANK0 0 0 ABS 0 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
___awmod@dividend 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Read_DS 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lramtop 800 0 RAM 0 ramtop dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_strlen 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_UART_Init 31C6 0 CODE 0 text13 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Restart 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
Registro_busqueda@numero E 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lrparam 0 0 COMRAM 1 rparam dist/default/production\PIC18F4550_Registro.X.production.o
__pcinit 2CDE 0 CODE 0 cinit dist/default/production\PIC18F4550_Registro.X.production.o
_SSPCON2bits FC5 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
vfpfcnvrt@ap 44 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
vfpfcnvrt@fp 40 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
vfpfcnvrt@ll 48 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_UART_Init 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__ptext0 1B94 0 CODE 0 text0 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext1 242C 0 CODE 0 text1 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext2 2DE0 0 CODE 0 text2 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext3 2196 0 CODE 0 text3 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext4 1884 0 CODE 0 text4 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext5 26C6 0 CODE 0 text5 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext6 272E 0 CODE 0 text6 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext7 2796 0 CODE 0 text7 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext8 2F84 0 CODE 0 text8 dist/default/production\PIC18F4550_Registro.X.production.o
__ptext9 2FDA 0 CODE 0 text9 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_EEPROM_Read 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lstruct 0 0 COMRAM 1 struct dist/default/production\PIC18F4550_Registro.X.production.o
vfprintf@ap 54 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
vfprintf@fp 50 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
vfprintf@cfmt 56 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext10 0 0 ABS 0 text10 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext11 0 0 ABS 0 text11 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext12 0 0 ABS 0 text12 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext13 0 0 ABS 0 text13 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext14 0 0 ABS 0 text14 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext15 0 0 ABS 0 text15 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext16 0 0 ABS 0 text16 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext17 0 0 ABS 0 text17 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext18 0 0 ABS 0 text18 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext19 0 0 ABS 0 text19 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext20 0 0 ABS 0 text20 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext21 0 0 ABS 0 text21 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext22 0 0 ABS 0 text22 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext23 0 0 ABS 0 text23 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext24 0 0 ABS 0 text24 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext25 0 0 ABS 0 text25 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext26 0 0 ABS 0 text26 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext27 0 0 ABS 0 text27 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext28 0 0 ABS 0 text28 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext29 0 0 ABS 0 text29 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext30 0 0 ABS 0 text30 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext31 0 0 ABS 0 text31 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext32 0 0 ABS 0 text32 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext33 0 0 ABS 0 text33 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext34 0 0 ABS 0 text34 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext35 0 0 ABS 0 text35 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext36 0 0 ABS 0 text36 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext37 0 0 ABS 0 text37 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext38 0 0 ABS 0 text38 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext39 0 0 ABS 0 text39 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext40 0 0 ABS 0 text40 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext41 0 0 ABS 0 text41 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext42 0 0 ABS 0 text42 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext43 0 0 ABS 0 text43 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext44 0 0 ABS 0 text44 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext45 0 0 ABS 0 text45 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext46 0 0 ABS 0 text46 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext47 0 0 ABS 0 text47 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext48 0 0 ABS 0 text48 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext49 0 0 ABS 0 text49 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext50 0 0 ABS 0 text50 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext51 0 0 ABS 0 text51 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext52 0 0 ABS 0 text52 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext53 0 0 ABS 0 text53 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext54 0 0 ABS 0 text54 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext55 0 0 ABS 0 text55 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext56 0 0 ABS 0 text56 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext57 0 0 ABS 0 text57 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext58 0 0 ABS 0 text58 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext59 0 0 ABS 0 text59 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext60 0 0 ABS 0 text60 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext61 0 0 ABS 0 text61 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext62 0 0 ABS 0 text62 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext63 0 0 ABS 0 text63 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext64 0 0 ABS 0 text64 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext65 0 0 ABS 0 text65 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext66 0 0 ABS 0 text66 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext67 0 0 ABS 0 text67 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext68 0 0 ABS 0 text68 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext69 0 0 ABS 0 text69 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext70 0 0 ABS 0 text70 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext71 0 0 ABS 0 text71 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext72 0 0 ABS 0 text72 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext73 0 0 ABS 0 text73 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext74 0 0 ABS 0 text74 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext75 0 0 ABS 0 text75 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext76 0 0 ABS 0 text76 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext77 0 0 ABS 0 text77 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext78 0 0 ABS 0 text78 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext79 0 0 ABS 0 text79 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext80 0 0 ABS 0 text80 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext81 0 0 ABS 0 text81 dist/default/production\PIC18F4550_Registro.X.production.o
__Ltext82 0 0 ABS 0 text82 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_Minuto 28CE 0 CODE 0 text27 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_Ticket 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__ramtop 800 0 RAM 0 ramtop C:\Users\EAVELL~1\AppData\Local\Temp\suc.o
_sprintf 2B68 0 CODE 0 text29 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Rd 20EA 0 CODE 0 text81 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_Wr 25D6 0 CODE 0 text80 dist/default/production\PIC18F4550_Registro.X.production.o
_vfprintf 2A02 0 CODE 0 text30 dist/default/production\PIC18F4550_Registro.X.production.o
__Lpowerup E 0 CODE 0 powerup dist/default/production\PIC18F4550_Registro.X.production.o
?___xxtofl 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
UART_Write@data 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Leeprom_data 0 0 EEDATA 0 eeprom_data dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@_status 19 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
sprintf@ap DD 0 BANK0 1 cstackBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
___fladd@aexp E 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fladd@bexp F 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___fltol@sign1 9 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Lreset_vec 0 0 CODE 0 reset_vec dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_SMALL_FONTS 7EA3 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
_UART_Init 31B0 0 CODE 0 text13 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_vfprintf 2A64 0 CODE 0 text30 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_I2C_Write_DS 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
___fltol@f1 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
___param_bank 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Clear_Bit 3198 0 CODE 0 text79 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Clear_UID 2DE0 0 CODE 0 text82 dist/default/production\PIC18F4550_Registro.X.production.o
__Hbigdata 0 0 BIGRAM 1 bigdata dist/default/production\PIC18F4550_Registro.X.production.o
_flag_t1 5C 0 COMRAM 1 bssCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of__initialization 2D14 0 CODE 0 cinit dist/default/production\PIC18F4550_Registro.X.production.o
___awmod@divisor 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_AntiColl@serNumCheck 23 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Libigdata 0 0 CODE 0 ibigdata dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_Ticket 1884 0 CODE 0 text22 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@waitIRq 18 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__pidataBANK0 3246 0 CODE 0 idataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__Lclrtext 0 0 ABS 0 clrtext dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_dia 2796 0 CODE 0 text6 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Print_mes 272E 0 CODE 0 text5 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_ssd1306_command 312E 0 CODE 0 text49 dist/default/production\PIC18F4550_Registro.X.production.o
ssd1306_command@command 2 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_dia 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_Print_mes 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__pcstackCOMRAM 1 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_TXSTAbits FAC 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_Timer1_Init 314A 0 CODE 0 text21 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Write_DS 2FB0 0 CODE 0 text8 dist/default/production\PIC18F4550_Registro.X.production.o
__pmediumconst 7088 0 MEDIUMCONST 0 mediumconst dist/default/production\PIC18F4550_Registro.X.production.o
_SSPCON1 FC6 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_SSPCON2 FC5 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_SSPSTAT FC7 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Set_Bit@tmp B 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
sprintf@f DF 0 BANK0 1 cstackBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
sprintf@s D3 0 BANK0 1 cstackBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_dtoa B4A 0 CODE 0 text32 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_main 1C76 0 CODE 0 text0 dist/default/production\PIC18F4550_Registro.X.production.o
__pintcode 8 0 CODE 0 intcode dist/default/production\PIC18F4550_Registro.X.production.o
UART_Println@buffer 2 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_ACKDT 7E2D 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_ACKEN 7E2C 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_FOUNT 5E 0 COMRAM 1 bssCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_Horax 99 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_fputc 1D40 0 CODE 0 text36 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_fputs 2D66 0 CODE 0 text35 dist/default/production\PIC18F4550_Registro.X.production.o
?_sprintf D3 0 BANK0 1 cstackBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_SPBRG FAF 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_TRISE F96 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_TXREG FAD 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_putch 3250 0 CODE 0 text37 dist/default/production\PIC18F4550_Registro.X.production.o
__HRAM 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Hbss 0 0 RAM 1 bss dist/default/production\PIC18F4550_Registro.X.production.o
__Hram 0 0 ABS 0 ram dist/default/production\PIC18F4550_Registro.X.production.o
__Hsfr 0 0 ABS 0 sfr dist/default/production\PIC18F4550_Registro.X.production.o
__LRAM 1 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lbss 0 0 RAM 1 bss dist/default/production\PIC18F4550_Registro.X.production.o
__Lram 0 0 ABS 0 ram dist/default/production\PIC18F4550_Registro.X.production.o
__Lsfr 0 0 ABS 0 sfr dist/default/production\PIC18F4550_Registro.X.production.o
_aniox E9 0 BANK0 1 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_flags 5A 0 COMRAM 1 bssCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
_fputc 1C76 0 CODE 0 text36 dist/default/production\PIC18F4550_Registro.X.production.o
_fputs 2D22 0 CODE 0 text35 dist/default/production\PIC18F4550_Registro.X.production.o
_Print_dia 272E 0 CODE 0 text6 dist/default/production\PIC18F4550_Registro.X.production.o
_Print_mes 26C6 0 CODE 0 text5 dist/default/production\PIC18F4550_Registro.X.production.o
_putch 324E 0 CODE 0 text37 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Rd 2196 0 CODE 0 text81 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_MFRC522_Wr 2652 0 CODE 0 text80 dist/default/production\PIC18F4550_Registro.X.production.o
_width 8A 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_I2C_Stop_DS 3002 0 CODE 0 text9 dist/default/production\PIC18F4550_Registro.X.production.o
_SSPSTATbits FC7 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_AntiColl@_status 26 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_abs 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_pad 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_scr 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__HdataBANK0 0 0 ABS 0 dataBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_ToCard 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_Rd@Address 3 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_AntiColl@i 27 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_AntiColl@unLen 24 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_CRC 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
_configuracion 5D 0 COMRAM 1 bssCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__initialization 2CDE 0 CODE 0 cinit dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_MFRC522_AntennaOff 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
___xxtofl@sign 9 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__pbssBANK0 60 0 BANK0 1 bssBANK0 dist/default/production\PIC18F4550_Registro.X.production.o
_MFRC522_ReadCardSerial 2E50 0 CODE 0 text73 dist/default/production\PIC18F4550_Registro.X.production.o
OLED_NPuts@c B 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
OLED_NPuts@i E 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
OLED_NPuts@x C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_CHECK_TAG 238C 0 CODE 0 text59 dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_ToCard@command 1C 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hfardata 0 0 FARRAM 0 fardata dist/default/production\PIC18F4550_Registro.X.production.o
___wmul@product 5 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__Hsmallconst 0 0 SMALLCONST 0 smallconst dist/default/production\PIC18F4550_Registro.X.production.o
dtoa@d 1E 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
dtoa@i 3E 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
dtoa@n 36 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
dtoa@p 30 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
dtoa@s 34 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
dtoa@w 32 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__size_of_CHECK_TAG 0 0 ABS 0 - dist/default/production\PIC18F4550_Registro.X.production.o
__Lifardata 0 0 CODE 0 ifardata dist/default/production\PIC18F4550_Registro.X.production.o
MFRC522_CRC@dataIn D 0 COMRAM 1 cstackCOMRAM dist/default/production\PIC18F4550_Registro.X.production.o
__end_of_EEPROM_getRegistro 2E50 0 CODE 0 text63 dist/default/production\PIC18F4550_Registro.X.production.o
__Hintsave_regs 0 0 BIGRAM 1 intsave_regs dist/default/production\PIC18F4550_Registro.X.production.o
_ssd1306_command 3110 0 CODE 0 text49 dist/default/production\PIC18F4550_Registro.X.production.o
__Hintcode E 0 CODE 0 intcode dist/default/production\PIC18F4550_Registro.X.production.o
# %SPLITSTAB Section
# This section enumerates all the psect splits performed by the assembler.
# The beginning of the section is indicated by %SPLITSTAB.
# Each line is a record a particular split, where the parent psect is on
# the left and the child on the right.  Note that a child psect is always
# split form the top of the parent psect. All splits from a given parent
# are listed in the order in which they occurred.
%SPLITSTAB
# %DABS Section
# This section contains a table of all usuage of the assember
# directive DABS in the program. Each line has the following format:
#   <name> <space> <address> <size>
# If the DABS was originally labelled then that shall be <name>,
# otherwise name will be "-".  The <space> number is in decimal.
# <address> and <size> are in byte units as unqaulified hexadecimal
%DABS
# %SEGMENTS Section
# This sections enumerates the segments of the program.  Each segment
# is described on a single line as follows:
#    <name> <space> <link address> <file address> <size> <delta>
# Addresses and size are in unqualified hexadecimal.  The link address
# and size are in units of delta. The file address is in units of bytes.
# All other numeric quantities are in decimal.
%SEGMENTS
cstackCOMRAM 1 1 1 5F 1
reset_vec 0 0 0 4 1
bssBANK0 1 60 60 8D 1
intcode 0 8 8 3248 1
mediumconst 0 7088 7088 F78 1
# %NOTES Section
# This section contains data of all the note-psects.  The beginning of the section
# is indicated by %NOTES. The first line indicates the name and decimal
# byte-length of the first note-psect, e.g.
#   $codecov_info_hdr 16
# Each line that follows contains the byte-data of the psect in hexadecimal as a
# space-separated list. These lines are limited to 16 bytes of data.
%NOTES
