Adapteva. 2012. Epiphany. http://www.adapteva.com/products/epiphany-ip/epiphany-architecture-ip/.
Bertozzi, D. and Benini, L. 2004. Xpipes: a network-on-chip architecture for gigascale systems-on-chip. IEEE Circuits and Systems Mag. 4, 18--31.
Christian Bienia , Sanjeev Kumar , Jaswinder Pal Singh , Kai Li, The PARSEC benchmark suite: characterization and architectural implications, Proceedings of the 17th international conference on Parallel architectures and compilation techniques, October 25-29, 2008, Toronto, Ontario, Canada[doi>10.1145/1454115.1454128]
Trevor E. Carlson , Wim Heirman , Lieven Eeckhout, Sniper: exploring the level of abstraction for scalable and accurate parallel multi-core simulation, Proceedings of 2011 International Conference for High Performance Computing, Networking, Storage and Analysis, November 12-18, 2011, Seattle, Washington[doi>10.1145/2063384.2063454]
Chih-Hao Chao , Kai-Yuan Jheng , Hao-Yu Wang , Jia-Cheng Wu , An-Yeu Wu, Traffic- and Thermal-Aware Run-Time Thermal Management Scheme for 3D NoC Systems, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, p.223-230, May 03-06, 2010[doi>10.1109/NOCS.2010.32]
W. Rhett Davis , John Wilson , Stephen Mick , Jian Xu , Hao Hua , Christopher Mineo , Ambarish M. Sule , Michael Steer , Paul D. Franzon, Demystifying 3D ICs: The Pros and Cons of Going Vertical, IEEE Design & Test, v.22 n.6, p.498-510, November 2005[doi>10.1109/MDT.2005.136]
William J. Dally, Virtual-channel flow control, Proceedings of the 17th annual international symposium on Computer Architecture, p.60-68, May 28-31, 1990, Seattle, Washington, USA[doi>10.1145/325164.325115]
Chris Fallin , Chris Craik , Onur Mutlu, CHIPPER: A low-complexity bufferless deflection router, Proceedings of the 2011 IEEE 17th International Symposium on High Performance Computer Architecture, p.144-155, February 12-16, 2011
Chris Fallin , Greg Nazario , Xiangyao Yu , Kevin Chang , Rachata Ausavarungnirun , Onur Mutlu, MinBD: Minimally-Buffered Deflection Routing for Energy-Efficient Interconnect, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.1-10, May 09-11, 2012[doi>10.1109/NOCS.2012.8]
Fallin, C., Yu, X., Nazario, G., and Mutlu, O. 2011. A high-performance hierarchical ring on-chip interconnect with low-cost routers. SAFARI Tech. rep. 2011--007.
Kees Goossens , John Dielissen , Andrei Radulescu, Ã†thereal Network on Chip: Concepts, Architectures, and Implementations, IEEE Design & Test, v.22 n.5, p.414-421, September 2005[doi>10.1109/MDT.2005.99]
Yatin Hoskote , Sriram Vangal , Arvind Singh , Nitin Borkar , Shekhar Borkar, A 5-GHz Mesh Interconnect for a Teraflops Processor, IEEE Micro, v.27 n.5, p.51-61, September 2007[doi>10.1109/MM.2007.77]
Jingcao Hu , Radu Marculescu, Energy-aware mapping for tile-based NoC architectures under performance constraints, Proceedings of the 2003 Asia and South Pacific Design Automation Conference, January 21-24, 2003, Kitakyushu, Japan[doi>10.1145/1119772.1119818]
Andrew B. Kahng , Bin Li , Li-Shiuan Peh , Kambiz Samadi, ORION 2.0: a fast and accurate NoC power and area model for early-stage design space exploration, Proceedings of the Conference on Design, Automation and Test in Europe, April 20-24, 2009, Nice, France
Changkyu Kim , Doug Burger , Stephen W. Keckler, An adaptive, non-uniform cache structure for wire-delay dominated on-chip caches, ACM SIGPLAN Notices, v.37 n.10, October 2002[doi>10.1145/605432.605420]
Dae Hyun Kim , Sung Kyu Lim, Through-silicon-via-aware delay and power prediction model for buffered interconnects in 3D ICs, Proceedings of the 12th ACM/IEEE international workshop on System level interconnect prediction, June 13-13, 2010, Anaheim, California, USA[doi>10.1145/1811100.1811108]
John Kim, Low-cost router microarchitecture for on-chip networks, Proceedings of the 42nd Annual IEEE/ACM International Symposium on Microarchitecture, December 12-16, 2009, New York, New York[doi>10.1145/1669112.1669145]
Kim, J., Choi, K., and Loh, G. 2012. Exploiting new interconnect technologies in on-chip communication. IEEE J. Emerging Sel. Top. Circuits Syst. 2, 124--136.
Jongman Kim , Chrysostomos Nicopoulos , Dongkook Park , Reetuparna Das , Yuan Xie , Vijaykrishnan Narayanan , Mazin S. Yousif , Chita R. Das, A novel dimensionally-decomposed router for on-chip communication in 3D architectures, ACM SIGARCH Computer Architecture News, v.35 n.2, May 2007[doi>10.1145/1273440.1250680]
Lee, J. and Choi, K. 2012. Memory-aware mapping and scheduling of tasks and communications on many-core SoC. In Proceedings of the Asia and South Pacific Design Automation Conference. 419--424.
Lee, J., Lee, D., Kim, S., and Choi, K. 2013. Deflection routing in 3D network-on-chip with TSV serialization. In Proceedings of the Asia and South Pacific Design Automation Conference, 29--34.
Lee, J., Zhu, M., Choi, K., Ahn, J. H., and Sharma, R. 2011. 3D network-on-chip with wireless links through inductive coupling. In Proceedings of the International SoC Design Conference. 353--356.
Daniel Lenoski , James Laudon , Kourosh Gharachorloo , Wolf-Dietrich Weber , Anoop Gupta , John Hennessy , Mark Horowitz , Monica S. Lam, The Stanford Dash Multiprocessor, Computer, v.25 n.3, p.63-79, March 1992[doi>10.1109/2.121510]
Weichen Liu , Jiang Xu , Xiaowen Wu , Yaoyao Ye , Xuan Wang , Wei Zhang , Mahdi Nikdast , Zhehui Wang, A NoC Traffic Suite Based on Real Applications, Proceedings of the 2011 IEEE Computer Society Annual Symposium on VLSI, p.66-71, July 04-06, 2011[doi>10.1109/ISVLSI.2011.49]
George Michelogiannakis , Daniel Sanchez , William J. Dally , Christos Kozyrakis, Evaluating Bufferless Flow Control for On-chip Networks, Proceedings of the 2010 Fourth ACM/IEEE International Symposium on Networks-on-Chip, p.9-16, May 03-06, 2010[doi>10.1109/NOCS.2010.10]
Miura, N., Mizoguchi, D., Inoue, M., Niitsu, K., Nakagawa, Y., Tago, M., Fukaishi, M., Sakurai, T., and Kuroda, T. 2007. A 1 Tb/s 3 W inductive-coupling transceiver for 3D-stacked inter-chip clock and data link. IEEE J. Solid-State Circ. 42, 111--122.
Thomas Moscibroda , Onur Mutlu, A case for bufferless routing in on-chip networks, Proceedings of the 36th annual international symposium on Computer architecture, June 20-24, 2009, Austin, TX, USA[doi>10.1145/1555754.1555781]
Niitsu, K., Shimazaki, Y., et al. 2009. An inductive-coupling link for 3D integration of a 90nm CMOS processor and a 65nm CMOS SRAM. In Proceedings of the International Solid-State Circuits Conference. 480--481, 481a.
Jin Ouyang , Jing Xie , Matthew Poremba , Yuan Xie, Evaluation of using inductive/capacitive-coupling vertical interconnects in 3D network-on-chip, Proceedings of the International Conference on Computer-Aided Design, November 07-11, 2010, San Jose, California
Dongkook Park , Soumya Eachempati , Reetuparna Das , Asit K. Mishra , Yuan Xie , N. Vijaykrishnan , Chita R. Das, MIRA: A Multi-layered On-Chip Interconnect Router Architecture, ACM SIGARCH Computer Architecture News, v.36 n.3, p.251-261, June 2008[doi>10.1145/1394608.1382143]
Sudeep Pasricha, Exploring serial vertical interconnects for 3D ICs, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1630061]
Amir-Mohammad Rahmani , Khalid Latif , Kameswar Rao Vaddina , Pasi Liljeberg , Juha Plosila , Hannu Tenhunen, Congestion aware, fault tolerant, and thermally efficient inter-layer communication scheme for hybrid NoC-bus 3D architectures, Proceedings of the Fifth ACM/IEEE International Symposium on Networks-on-Chip, May 01-04, 2011, Pittsburgh, Pennsylvania[doi>10.1145/1999946.1999957]
Rahmani, A. M., Latif, K., Vaddina, K. R., Liljeberg, P., Plosila, J., and Tenhunen, H. 2012. ARB-NET: A novel adaptive monitoring platform for stacked mesh 3D NoC architectures. In Proceedings of the Asia and South Pacific Design Automation Conference. 413--418.
Saito, S., Kohama, Y., et al. 2009. MuCCRA-Cube: A 3D dynamically reconfigurable processor with inductive-coupling link. In Proceedings of the International Conference on Field Programmable Logic and Applications. 6--11.
Sangki, H. 2007. 3D super-via for memory applications. In Proceedings of the Micro-Systems Packaging Initiative Packaging Workshop.
Chen Sun , Chia-Hsin Owen Chen , George Kurian , Lan Wei , Jason Miller , Anant Agarwal , Li-Shiuan Peh , Vladimir Stojanovic, DSENT - A Tool Connecting Emerging Photonics with Electronics for Opto-Electronic Networks-on-Chip Modeling, Proceedings of the 2012 IEEE/ACM Sixth International Symposium on Networks-on-Chip, p.201-210, May 09-11, 2012[doi>10.1109/NOCS.2012.31]
Van Der Plas, G., Limaye, P., et al. 2011. Design issues and considerations for low-cost 3-D TSV IC technology. IEEE J. Solid-State Circ. 46, 293--307.
Wang, X., Palesi, M., Yang, M., Jiang, Y., Huang, M. C., and Liu, P. 2011. Low latency and energy efficient multicasting schemes for 3D NoC-based SoCs. In Proceedings of the International Conference on VLSI and System-on-Chip. 337--342.
David Wentzlaff , Patrick Griffin , Henry Hoffmann , Liewei Bao , Bruce Edwards , Carl Ramey , Matthew Mattina , Chyi-Chang Miao , John F. Brown III , Anant Agarwal, On-Chip Interconnection Architecture of the Tile Processor, IEEE Micro, v.27 n.5, p.15-31, September 2007[doi>10.1109/MM.2007.89]
Steven Cameron Woo , Moriyoshi Ohara , Evan Torrie , Jaswinder Pal Singh , Anoop Gupta, The SPLASH-2 programs: characterization and methodological considerations, Proceedings of the 22nd annual international symposium on Computer architecture, p.24-36, June 22-24, 1995, S. Margherita Ligure, Italy[doi>10.1145/223982.223990]
Zhu, M., Lee, J., and Choi, K. 2012. An adaptive routing algorithm for 3D mesh NoC with limited vertical bandwidth. In Proceedings of the International Conference on VLSI and System-on-Chip. 18--23.
