

================================================================
== Vitis HLS Report for 'aggr_std_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_108_2'
================================================================
* Date:           Thu Nov  4 13:50:44 2021

* Version:        2021.1.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
* Project:        pna_hls_test
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu11p-flga2577-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.893 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     3206|     3206|  12.824 us|  12.824 us|  3206|  3206|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_106_1_VITIS_LOOP_108_2  |     3204|     3204|         6|          1|          1|  3200|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      117|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       72|    -|
|Register             |        -|     -|      190|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|      190|      221|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3072|   864000|   432000|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9216|  2592000|  1296000|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln106_1_fu_128_p2     |         +|   0|  0|  19|          12|           1|
    |add_ln106_fu_140_p2       |         +|   0|  0|  13|           6|           1|
    |add_ln108_fu_168_p2       |         +|   0|  0|  14|           7|           1|
    |add_ln1169_1_fu_220_p2    |         +|   0|  0|  17|          13|          13|
    |add_ln1169_fu_211_p2      |         +|   0|  0|  17|          13|          13|
    |icmp_ln106_fu_122_p2      |      icmp|   0|  0|  12|          12|          11|
    |icmp_ln108_fu_146_p2      |      icmp|   0|  0|  10|           7|           7|
    |select_ln106_1_fu_160_p3  |    select|   0|  0|   6|           1|           6|
    |select_ln106_fu_152_p3    |    select|   0|  0|   7|           1|           1|
    |ap_enable_pp0             |       xor|   0|  0|   2|           1|           2|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 117|          73|          56|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_load               |   9|          2|    6|         12|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   12|         24|
    |ap_sig_allocacmp_j_load               |   9|          2|    7|         14|
    |i_fu_66                               |   9|          2|    6|         12|
    |indvar_flatten_fu_70                  |   9|          2|   12|         24|
    |j_fu_62                               |   9|          2|    7|         14|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  72|         16|   52|        104|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg  |   1|   0|    1|          0|
    |i_fu_66                           |   6|   0|    6|          0|
    |indvar_flatten_fu_70              |  12|   0|   12|          0|
    |j_fu_62                           |   7|   0|    7|          0|
    |r_V_reg_296                       |  32|   0|   32|          0|
    |select_ln106_1_reg_280            |   6|   0|    6|          0|
    |select_ln106_reg_275              |   7|   0|    7|          0|
    |trunc_ln_reg_307                  |  32|   0|   32|          0|
    |zext_ln1169_6_reg_286             |  13|   0|   64|         51|
    |zext_ln1169_6_reg_286             |  64|  32|   64|         51|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 190|  32|  241|        102|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|      RTL Ports     | Dir | Bits|  Protocol  |                    Source Object                    |    C Type    |
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+
|ap_clk              |   in|    1|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_108_2|  return value|
|ap_rst              |   in|    1|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_108_2|  return value|
|ap_start            |   in|    1|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_108_2|  return value|
|ap_done             |  out|    1|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_108_2|  return value|
|ap_idle             |  out|    1|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_108_2|  return value|
|ap_ready            |  out|    1|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_108_2|  return value|
|grp_fu_70_p_din0    |  out|   32|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_108_2|  return value|
|grp_fu_70_p_din1    |  out|   32|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_108_2|  return value|
|grp_fu_70_p_dout0   |   in|   48|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_108_2|  return value|
|grp_fu_70_p_ce      |  out|    1|  ap_ctrl_hs|  aggr_std_Pipeline_VITIS_LOOP_106_1_VITIS_LOOP_108_2|  return value|
|message_V_address0  |  out|   16|   ap_memory|                                            message_V|         array|
|message_V_ce0       |  out|    1|   ap_memory|                                            message_V|         array|
|message_V_q0        |   in|   32|   ap_memory|                                            message_V|         array|
|ssquare_V_address1  |  out|   16|   ap_memory|                                            ssquare_V|         array|
|ssquare_V_ce1       |  out|    1|   ap_memory|                                            ssquare_V|         array|
|ssquare_V_we1       |  out|    1|   ap_memory|                                            ssquare_V|         array|
|ssquare_V_d1        |  out|   32|   ap_memory|                                            ssquare_V|         array|
+--------------------+-----+-----+------------+-----------------------------------------------------+--------------+

