{
  "recentFiles": [
    {
      "basename": "A Survey on FPGA Cybersecurity Design Strategies",
      "path": "General Notes/Kanban/A Survey on FPGA Cybersecurity Design Strategies.md"
    },
    {
      "basename": "HWSW Sources Final",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/HWSW Sources Final.md"
    },
    {
      "basename": "Exploiting JTAG and Its Mitigation in IOT A Survey",
      "path": "General Notes/Kanban/Exploiting JTAG and Its Mitigation in IOT A Survey.md"
    },
    {
      "basename": "Hardware-Software Co-Design - Midterm",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Week 9/Midterm/Hardware-Software Co-Design - Midterm.md"
    },
    {
      "basename": "Explaining Geographic Shifts of Chip Making toward East Asia and Market Dynamics in Semiconductor Global Production Networks",
      "path": "General Notes/Kanban/Explaining Geographic Shifts of Chip Making toward East Asia and Market Dynamics in Semiconductor Global Production Networks.md"
    },
    {
      "basename": "A Case Study in Hardware Trojan Design and Implementation",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Week 9/Midterm/Paper Summaries/A Case Study in Hardware Trojan Design and Implementation.md"
    },
    {
      "basename": "HWSW Co-Design - Assignment 3",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Week 7/Assignment 3/HWSW Co-Design - Assignment 3.md"
    },
    {
      "basename": "HWSW Final Exam Info Sheet",
      "path": "General Notes/Kanban/HWSW Final Exam Info Sheet.md"
    },
    {
      "basename": "Analysis of the global trade network of the chip industry chain - Does the U.S.-China tech war matter",
      "path": "General Notes/Kanban/Analysis of the global trade network of the chip industry chain - Does the U.S.-China tech war matter.md"
    },
    {
      "basename": "Trump says China tariffs will come down from 145%",
      "path": "General Notes/Kanban/Trump says China tariffs will come down from 145%.md"
    },
    {
      "basename": "HWSW Codesign Final Exam Board",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/HWSW Codesign Final Exam Board.md"
    },
    {
      "basename": "The chip manufacturing industry Environmental impacts and eco-efficiency analysis",
      "path": "General Notes/Kanban/The chip manufacturing industry Environmental impacts and eco-efficiency analysis.md"
    },
    {
      "basename": "Drawing a chip environmental profile environmental indicators for the semiconductor industry",
      "path": "General Notes/Kanban/Drawing a chip environmental profile environmental indicators for the semiconductor industry.md"
    },
    {
      "basename": "Medical artificial intelligence and the black box problem a view based on the ethical principle of “do no harm”",
      "path": "General Notes/Kanban/Medical artificial intelligence and the black box problem a view based on the ethical principle of “do no harm”.md"
    },
    {
      "basename": "Medical artificial intelligence and the black box problem - a view based on the ethical principle of do no harm 1",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Medical artificial intelligence and the black box problem - a view based on the ethical principle of do no harm 1.pdf"
    },
    {
      "basename": "Damages Liability for Harm Caused by Artificial Intelligence – EU Law in Flux",
      "path": "General Notes/Kanban/Damages Liability for Harm Caused by Artificial Intelligence – EU Law in Flux.md"
    },
    {
      "basename": "TSMC's 2nm process will reportedly get another price hike — $30,000 per wafer for latest cutting-edge tech",
      "path": "General Notes/Kanban/TSMC's 2nm process will reportedly get another price hike — $30,000 per wafer for latest cutting-edge tech.md"
    },
    {
      "basename": "The Impact of Semiconductor Technology Scaling on CMOS RF and Digital Circuits for Wireless Application",
      "path": "General Notes/Kanban/The Impact of Semiconductor Technology Scaling on CMOS RF and Digital Circuits for Wireless Application.md"
    },
    {
      "basename": "Scaling Challenges for Advanced CMOS Devices",
      "path": "General Notes/Kanban/Scaling Challenges for Advanced CMOS Devices.md"
    },
    {
      "basename": "Dynamic Voltage and Frequency Scaling to Improve Energy-Efficiency of Hardware Accelerators",
      "path": "General Notes/Kanban/Dynamic Voltage and Frequency Scaling to Improve Energy-Efficiency of Hardware Accelerators.md"
    },
    {
      "basename": "The Impact of Semiconductor Technology Scaling on CMOS RF and Digital Circuits for Wireless Applications",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/The Impact of Semiconductor Technology Scaling on CMOS RF and Digital Circuits for Wireless Applications.pdf"
    },
    {
      "basename": "Scaling Challenges fro Advanced CMOS Devices",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Scaling Challenges fro Advanced CMOS Devices.pdf"
    },
    {
      "basename": "Assignment 6 Board",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Week 14/Assignment 6/Assignment 6 Board.md"
    },
    {
      "basename": "Assignment 6 - In-Depth Analysis of an Active CMOS Power Reduction Technique",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Week 14/Assignment 6/Assignment 6 - In-Depth Analysis of an Active CMOS Power Reduction Technique.md"
    },
    {
      "basename": "Zynq-7000 Datasheet",
      "path": "General Notes/Kanban/Zynq-7000 Datasheet.md"
    },
    {
      "basename": "Zedboard Hardware User’s Guide",
      "path": "General Notes/Kanban/Zedboard Hardware User’s Guide.md"
    },
    {
      "basename": "Section 1 Target Application",
      "path": "General Notes/Kanban/Section 1 Target Application.md"
    },
    {
      "basename": "1_MixedSignal_Sect1",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Mixed Signal and DSP Design Techniques, 2002/1_MixedSignal_Sect1.pdf"
    },
    {
      "basename": "HWSW Co-Design Assignment 2 - The Role of Assembler, Linker, and Compiler in Computer Systems",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Week 4/Assignment/HWSW Co-Design Assignment 2 - The Role of Assembler, Linker, and Compiler in Computer Systems.md"
    },
    {
      "basename": "Hardware-Software Co-Design - Assignment 4",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Week 12/Assignment 4/Hardware-Software Co-Design - Assignment 4.md"
    },
    {
      "basename": "Mixed Signal and DSP Design Techniques",
      "path": "General Notes/Kanban/Mixed Signal and DSP Design Techniques.md"
    },
    {
      "basename": "Power and Skew Reduction Using Resonant Energy Recycling in 14-nm FinFET Clocks",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Week 12/Assignment 4/Papers/Clock Skew/Summaries/Power and Skew Reduction Using Resonant Energy Recycling in 14-nm FinFET Clocks.md"
    },
    {
      "basename": "11_MixedSignal_index",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Mixed Signal and DSP Design Techniques, 2002/11_MixedSignal_index.pdf"
    },
    {
      "basename": "0_MixedSignal_Outline",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Mixed Signal and DSP Design Techniques, 2002/0_MixedSignal_Outline.pdf"
    },
    {
      "basename": "10_MixedSignal_Sect10",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Mixed Signal and DSP Design Techniques, 2002/10_MixedSignal_Sect10.pdf"
    },
    {
      "basename": "9_MixedSignal_Sect9",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Mixed Signal and DSP Design Techniques, 2002/9_MixedSignal_Sect9.pdf"
    },
    {
      "basename": "8_MixedSignal_Sect8",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Mixed Signal and DSP Design Techniques, 2002/8_MixedSignal_Sect8.pdf"
    },
    {
      "basename": "7_MixedSignal_Sect7",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Mixed Signal and DSP Design Techniques, 2002/7_MixedSignal_Sect7.pdf"
    },
    {
      "basename": "6_MixedSignal_Sect6",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Mixed Signal and DSP Design Techniques, 2002/6_MixedSignal_Sect6.pdf"
    },
    {
      "basename": "5_MixedSignal_Sect5",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Mixed Signal and DSP Design Techniques, 2002/5_MixedSignal_Sect5.pdf"
    },
    {
      "basename": "4_MixedSignal_Sect4",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Mixed Signal and DSP Design Techniques, 2002/4_MixedSignal_Sect4.pdf"
    },
    {
      "basename": "3_MixedSignal_Sect3",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Mixed Signal and DSP Design Techniques, 2002/3_MixedSignal_Sect3.pdf"
    },
    {
      "basename": "2_MixedSignal_Sect2",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/Mixed Signal and DSP Design Techniques, 2002/2_MixedSignal_Sect2.pdf"
    },
    {
      "basename": "What is a neural processing unit (NPU)",
      "path": "General Notes/Kanban/What is a neural processing unit (NPU).md"
    },
    {
      "basename": "What is a Neural Processing Unit (NPU)",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/What is a Neural Processing Unit (NPU).pdf"
    },
    {
      "basename": "FPGA-based AI Smart NICs for Scalable Distributed AI Training Systems",
      "path": "3 - Junior Year/Spring 2025/HW&SW Co-Design/Final/Sources/PDFs/FPGA-based AI Smart NICs for Scalable Distributed AI Training Systems.pdf"
    },
    {
      "basename": "FPGA-based AI Smart NICs for Scalable Distributed AI Training System",
      "path": "General Notes/Kanban/FPGA-based AI Smart NICs for Scalable Distributed AI Training System.md"
    },
    {
      "basename": "HWSW Final Exam Sources",
      "path": "General Notes/Kanban/HWSW Final Exam Sources.md"
    },
    {
      "basename": "FPGA-based AI Smart NICs for Scalable",
      "path": "FPGA-based AI Smart NICs for Scalable.md"
    },
    {
      "basename": "A Survey of FPGA Design for AI Era",
      "path": "General Notes/Kanban/A Survey of FPGA Design for AI Era.md"
    }
  ],
  "omittedPaths": [],
  "omittedTags": [],
  "updateOn": "file-open",
  "omitBookmarks": false
}