#-----------------------------------------------------------
# PlanAhead v14.7 (64-bit)
# Build 321239 by xbuild on Fri Sep 27 19:29:51 MDT 2013
# Start of session at: Thu Apr 13 15:43:54 2017
# Process ID: 9084
# Log file: C:/Users/bill/FPGA/myVGA/planAhead_run_1/planAhead.log
# Journal file: C:/Users/bill/FPGA/myVGA/planAhead_run_1/planAhead.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: PlanAhead
INFO: [Common 17-290] Got license for PlanAhead
INFO: [Device 21-36] Loading parts and site information from C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/arch.xml
Parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [C:/Xilinx/14.7/ISE_DS/PlanAhead/data/parts/xilinx/rtl/prims/rtl_prims.xml]
start_gui
source C:/Users/bill/FPGA/myVGA/pa.fromNcd.tcl
# create_project -name myVGA -dir "C:/Users/bill/FPGA/myVGA/planAhead_run_1" -part xc6slx9ftg256-2
create_project: Time (s): elapsed = 00:00:06 . Memory (MB): peak = 485.395 ; gain = 57.785
# set srcset [get_property srcset [current_run -impl]]
# set_property design_mode GateLvl $srcset
# set_property edif_top_file "C:/Users/bill/FPGA/myVGA/myVGA.ngc" [ get_property srcset [ current_run ] ]
# add_files -norecurse { {C:/Users/bill/FPGA/myVGA} {ipcore_dir} }
# set_property target_constrs_file "myVGA.ucf" [current_fileset -constrset]
Adding file 'C:/Users/bill/FPGA/myVGA/myVGA.ucf' to fileset 'constrs_1'
# add_files [list {myVGA.ucf}] -fileset [get_property constrset [current_run]]
# link_design
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
Design is defaulting to project part: xc6slx9ftg256-2
Release 14.7 - ngc2edif P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
Reading design myVGA.ngc ...
WARNING:NetListWriters:298 - No output is written to myVGA.xncf, ignored.
Processing design ...
   Preping design's networks ...
   Preping design's macros ...
WARNING:NetListWriters:306 - Signal bus GND_1_o_GND_1_o_mux_51_OUT<5 : 0> on
   block myVGA is not reconstructed, because there are some missing bus signals.
  finished :Prep
Writing EDIF netlist file myVGA.edif ...
ngc2edif: Total memory usage is 81332 kilobytes

Parsing EDIF File [./planAhead_run_1/myVGA.data/cache/myVGA_ngc_zx.edif]
Finished Parsing EDIF File [./planAhead_run_1/myVGA.data/cache/myVGA_ngc_zx.edif]
Loading clock regions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockRegion.xml
Loading clock buffers from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ClockBuffers.xml
Loading package pin functions from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/PinFunctions.xml...
Loading package from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/spartan6lx/xc6slx9/ftg256/Package.xml
Loading io standards from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/IOStandards.xml
Loading device configuration modes from C:/Xilinx/14.7/ISE_DS/PlanAhead/data\parts/xilinx/spartan6/ConfigModes.xml
Loading list of drcs for the architecture : C:/Xilinx/14.7/ISE_DS/PlanAhead/data\./parts/xilinx/spartan6/drc.xml
Parsing UCF File [C:/Users/bill/FPGA/myVGA/myVGA.ucf]
Finished Parsing UCF File [C:/Users/bill/FPGA/myVGA/myVGA.ucf]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Phase 0 | Netlist Checksum: 59637ad7
link_design: Time (s): elapsed = 00:00:28 . Memory (MB): peak = 662.824 ; gain = 175.355
# read_xdl -file "C:/Users/bill/FPGA/myVGA/myVGA.ncd"
Release 14.7 - xdl P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

WARNING:XDL:213 - The resulting xdl output will not have LUT equation strings or RAM INIT strings.
Loading device for application Rf_Device from file '6slx9.nph' in environment C:\Xilinx\14.7\ISE_DS\ISE\.
   "myVGA" is an NCD, version 3.2, device xc6slx9, package ftg256, speed -2
Successfully converted design 'C:\Users\bill\FPGA\myVGA\myVGA.ncd' to 'C:\Users\bill\FPGA\myVGA\myVGA.xdl'.
INFO: [Designutils 20-669] Parsing Placement File : C:/Users/bill/FPGA/myVGA/myVGA.ncd
INFO: [Designutils 20-658] Finished Parsing Placement File : C:/Users/bill/FPGA/myVGA/myVGA.ncd
INFO: [Designutils 20-671] Placed 183 instances
ERROR: [PlanAhead 12-106] *** Exception: java.lang.NullPointerException (See C:/Users/bill/FPGA/myVGA\planAhead_pid9084.debug)
read_xdl: Time (s): elapsed = 00:00:17 . Memory (MB): peak = 675.434 ; gain = 12.609
ERROR: [Common 17-39] 'read_xdl' failed due to earlier errors.

    while executing
"read_xdl -file "C:/Users/bill/FPGA/myVGA/myVGA.ncd""
    (file "C:/Users/bill/FPGA/myVGA/pa.fromNcd.tcl" line 12)
exit
ERROR: [PlanAhead 12-106] *** Exception: ui.h.b: Found deleted key in HTclEventBroker. Verify if the classes listed here call cleanup()
HTclEvent: DEBUG_PORT_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: DEBUG_CORE_CONFIG_CHANGE   Classes: ui.views.aR 
HTclEvent: SIGNAL_MODIFY   Classes: ui.views.aR 
HTclEvent: SIGNAL_BUS_MODIFY   Classes: ui.views.aR 
 (See C:/Users/bill/FPGA/myVGA\planAhead_pid9084.debug)
ERROR: [Common 17-39] 'stop_gui' failed due to earlier errors.
INFO: [Common 17-206] Exiting PlanAhead at Thu Apr 13 16:48:14 2017...
INFO: [Common 17-83] Releasing license: PlanAhead
