

================================================================
== Vivado HLS Report for 'stream_out_data_1'
================================================================
* Date:           Tue May 10 21:16:00 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        ultra_core
* Solution:       ultracore_125
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 4.00 ns | 3.471 ns |   0.50 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-----+------+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval  | Pipeline|
    |   min   |   max   |    min   |    max    | min |  max |   Type  |
    +---------+---------+----------+-----------+-----+------+---------+
    |        1|     3940| 4.000 ns | 15.760 us |    1|  3940|   none  |
    +---------+---------+----------+-----------+-----+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- Loop 1  |     3938|     3938|         4|          1|          1|  3936|    yes   |
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      1|       -|      -|    -|
|Expression       |        -|      -|       0|    280|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|     84|    -|
|Register         |        0|      -|     197|     32|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      1|     197|    396|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      432|    360|  141120|  70560|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    +---------------------------+----------------------+--------------+
    |          Instance         |        Module        |  Expression  |
    +---------------------------+----------------------+--------------+
    |ultra_net_mac_mulbNq_U340  |ultra_net_mac_mulbNq  | i0 * i1 + i2 |
    +---------------------------+----------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |add_ln65_fu_211_p2                |     +    |      0|  0|  19|          12|           1|
    |cycle_fu_343_p2                   |     +    |      0|  0|  16|           1|           9|
    |infoldIdx_V_fu_329_p2             |     +    |      0|  0|  15|           1|           8|
    |ret_V_4_fu_270_p2                 |     +    |      0|  0|  18|          11|          11|
    |ret_V_fu_199_p2                   |     +    |      0|  0|  18|          11|           2|
    |rowBufferIdx_V_fu_245_p2          |     +    |      0|  0|   9|           2|           2|
    |w_V_fu_307_p2                     |     +    |      0|  0|  15|           1|           8|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_pp0_stage0_iter3  |    and   |      0|  0|   2|           1|           1|
    |icmp_ln65_fu_205_p2               |   icmp   |      0|  0|  13|          12|           9|
    |icmp_ln66_fu_217_p2               |   icmp   |      0|  0|  13|           9|           6|
    |icmp_ln879_fu_301_p2              |   icmp   |      0|  0|  11|           8|           4|
    |icmp_ln891_fu_283_p2              |   icmp   |      0|  0|  13|          11|           6|
    |icmp_ln96_fu_295_p2               |   icmp   |      0|  0|  13|           9|           6|
    |or_ln83_fu_289_p2                 |    or    |      0|  0|   2|           1|           1|
    |infoldIdx_V_4_fu_335_p3           |  select  |      0|  0|   8|           1|           1|
    |select_ln66_fu_223_p3             |  select  |      0|  0|   9|           1|           1|
    |select_ln96_fu_321_p3             |  select  |      0|  0|   8|           1|           1|
    |select_ln98_fu_313_p3             |  select  |      0|  0|   8|           1|           8|
    |v1_V_fu_398_p3                    |  select  |      0|  0|  32|           1|           1|
    |v2_V_fu_405_p3                    |  select  |      0|  0|  32|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    |ap_enable_reg_pp0_iter1           |    xor   |      0|  0|   2|           2|           1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 280|         100|          91|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------+----+-----------+-----+-----------+
    |           Name          | LUT| Input Size| Bits| Total Bits|
    +-------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter1  |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3  |   9|          2|    1|          2|
    |cycle_0_reg_184          |   9|          2|    9|         18|
    |indvar_flatten_reg_151   |   9|          2|   12|         24|
    |out_V_V_blk_n            |   9|          2|    1|          2|
    |t_V_2_reg_162            |   9|          2|    8|         16|
    |t_V_reg_173              |   9|          2|    8|         16|
    +-------------------------+----+-----------+-----+-----------+
    |Total                    |  84|         18|   41|         84|
    +-------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------+----+----+-----+-----------+
    |              Name             | FF | LUT| Bits| Const Bits|
    +-------------------------------+----+----+-----+-----------+
    |add_ln321_reg_450              |  11|   0|   11|          0|
    |ap_CS_fsm                      |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3        |   1|   0|    1|          0|
    |cycle_0_reg_184                |   9|   0|    9|          0|
    |icmp_ln65_reg_441              |   1|   0|    1|          0|
    |indvar_flatten_reg_151         |  12|   0|   12|          0|
    |or_ln83_reg_455                |   1|   0|    1|          0|
    |or_ln83_reg_455_pp0_iter1_reg  |   1|   0|    1|          0|
    |ret_V_reg_436                  |  11|   0|   11|          0|
    |t_V_2_reg_162                  |   8|   0|    8|          0|
    |t_V_reg_173                    |   8|   0|    8|          0|
    |v1_V_reg_486                   |  32|   0|   32|          0|
    |v2_V_reg_491                   |  32|   0|   32|          0|
    |icmp_ln65_reg_441              |  64|  32|    1|          0|
    +-------------------------------+----+----+-----+-----------+
    |Total                          | 197|  32|  134|          0|
    +-------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+---------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------------+-----+-----+------------+---------------------+--------------+
|ap_clk                   |  in |    1| ap_ctrl_hs |  stream_out_data.1  | return value |
|ap_rst                   |  in |    1| ap_ctrl_hs |  stream_out_data.1  | return value |
|ap_start                 |  in |    1| ap_ctrl_hs |  stream_out_data.1  | return value |
|ap_done                  | out |    1| ap_ctrl_hs |  stream_out_data.1  | return value |
|ap_idle                  | out |    1| ap_ctrl_hs |  stream_out_data.1  | return value |
|ap_ready                 | out |    1| ap_ctrl_hs |  stream_out_data.1  | return value |
|out_V_V_din              | out |   64|   ap_fifo  |       out_V_V       |    pointer   |
|out_V_V_full_n           |  in |    1|   ap_fifo  |       out_V_V       |    pointer   |
|out_V_V_write            | out |    1|   ap_fifo  |       out_V_V       |    pointer   |
|row_buffer_0_V_address0  | out |   10|  ap_memory |    row_buffer_0_V   |     array    |
|row_buffer_0_V_ce0       | out |    1|  ap_memory |    row_buffer_0_V   |     array    |
|row_buffer_0_V_q0        |  in |   32|  ap_memory |    row_buffer_0_V   |     array    |
|row_buffer_1_V_address0  | out |   10|  ap_memory |    row_buffer_1_V   |     array    |
|row_buffer_1_V_ce0       | out |    1|  ap_memory |    row_buffer_1_V   |     array    |
|row_buffer_1_V_q0        |  in |   32|  ap_memory |    row_buffer_1_V   |     array    |
|skip_flag                |  in |    1|   ap_none  |      skip_flag      |    scalar    |
|outRowIdx_V              |  in |   10|   ap_none  |     outRowIdx_V     |    scalar    |
|startRowBufferIdx_V      |  in |    2|   ap_none  | startRowBufferIdx_V |    scalar    |
+-------------------------+-----+-----+------------+---------------------+--------------+

