Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Mar 29 16:57:42 2021
| Host         : DESKTOP-PFE3LVD running 64-bit major release  (build 9200)
| Command      : report_methodology -file top_methodology_drc_routed.rpt -pb top_methodology_drc_routed.pb -rpx top_methodology_drc_routed.rpx
| Design       : top
| Device       : xc7z020clg400-2
| Speed File   : -2
| Design State : Fully Routed
-----------------------------------------------------------------------------------------------------------------------------------------------

Report Methodology

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
             Max violations: <unlimited>
             Violations found: 307
+-----------+----------+-------------------------------------------------------------+------------+
| Rule      | Severity | Description                                                 | Violations |
+-----------+----------+-------------------------------------------------------------+------------+
| LUTAR-1   | Warning  | LUT drives async reset alert                                | 9          |
| TIMING-9  | Warning  | Unknown CDC Logic                                           | 1          |
| TIMING-10 | Warning  | Missing property on synchronizer                            | 1          |
| TIMING-17 | Warning  | Non-clocked sequential cell                                 | 216        |
| TIMING-18 | Warning  | Missing input or output delay                               | 56         |
| TIMING-24 | Warning  | Overridden Max delay datapath only                          | 21         |
| TIMING-30 | Warning  | Sub-optimal master source pin selection for generated clock | 1          |
| TIMING-36 | Warning  | Invalid Generated Clock due to missing edge propagation     | 1          |
| XDCB-5    | Warning  | Runtime inefficient way to find pin objects                 | 1          |
+-----------+----------+-------------------------------------------------------------+------------+

2. REPORT DETAILS
-----------------
LUTAR-1#1 Warning
LUT drives async reset alert  
LUT cell system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#2 Warning
LUT drives async reset alert  
LUT cell system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#3 Warning
LUT drives async reset alert  
LUT cell system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_i_reg/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[0]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[1]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[2]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[3]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_d1_reg[4]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[1]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[2]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[3]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[4]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gcc0.gc0.count_reg[0]/PRE, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, system_i/axi_interconnect_0/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#4 Warning
LUT drives async reset alert  
LUT cell system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/gc0.count_d1[4]_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/CLR, system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/CLR, system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/CLR, system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[3]/CLR, system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[4]/CLR, system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[1]/CLR, system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[2]/CLR, system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[3]/CLR, system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[4]/CLR, system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_reg[0]/PRE, system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[0]/CLR, system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.curr_fwft_state_reg[1]/CLR, system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_reg/CLR, system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_fb_i_reg/PRE, system_i/axi_mem_intercon/s00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i_reg/PRE (the first 15 of 32 listed). The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#5 Warning
LUT drives async reset alert  
LUT cell system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf36e1_inst.sngfifo36e1_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST, system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST, system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST, system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST, system_i/axi_vdma_0/U0/GEN_SPRT_FOR_MM2S.MM2S_LINEBUFFER_I/GEN_LINEBUF_NO_SOF.GEN_LINEBUFFER.GEN_ASYNC_FIFO.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#6 Warning
LUT drives async reset alert  
LUT cell system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf36e1_inst.sngfifo36e1_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST, system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST, system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST, system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST, system_i/axi_vdma_1/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#7 Warning
LUT drives async reset alert  
LUT cell system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf36e1_inst.sngfifo36e1_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST, system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST, system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST, system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST, system_i/axi_vdma_2/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#8 Warning
LUT drives async reset alert  
LUT cell system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf36e1_inst.sngfifo36e1_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST, system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST, system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST, system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST, system_i/axi_vdma_3/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

LUTAR-1#9 Warning
LUT drives async reset alert  
LUT cell system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/g7ser_birst.rstbt/gf36e1_inst.sngfifo36e1_i_2, with 2 or more inputs, drives asynchronous preset/clear pin(s) system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[1].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST, system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[2].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST, system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[3].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST, system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[4].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST, system_i/axi_vdma_4/U0/GEN_SPRT_FOR_S2MM.S2MM_LINEBUFFER_I/GEN_S2MM_FLUSH_SOF_LOGIC.GEN_LINEBUFFER_FLUSH_SOF.GEN_ASYNC_FIFO_FLUSH_SOF.LB_BUILT_IN.I_LINEBUFFER_FIFO/fg_builtin_fifo_inst/inst_fifo_gen/gconvfifo.rf/gbi.bi/v7_bi_fifo.fblk/gextw[5].gnll_fifo.inst_extd/gonep.inst_prim/gf36e1_inst.sngfifo36e1/RST. The LUT may glitch and trigger an unexpected reset, even if it is a properly timed path.
Related violations: <none>

TIMING-9#1 Warning
Unknown CDC Logic  
One or more asynchronous Clock Domain Crossing has been detected between 2 clock domains through a set_false_path or a set_clock_groups or set_max_delay -datapath_only constraint but no double-registers logic synchronizer has been found on the side of the capture clock. It is recommended to run report_cdc for a complete and detailed CDC coverage. Please consider using XPM_CDC to avoid Critical severities
Related violations: <none>

TIMING-10#1 Warning
Missing property on synchronizer  
One or more logic synchronizer has been detected between 2 clock domains but the synchronizer does not have the property ASYNC_REG defined on one or both registers. It is recommended to run report_cdc for a complete and detailed CDC coverage
Related violations: <none>

TIMING-17#1 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/FSM_onehot_config_step_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#2 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/FSM_onehot_config_step_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#3 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/FSM_onehot_config_step_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#4 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/i2c_data_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#5 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/i2c_data_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#6 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/i2c_data_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#7 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/i2c_data_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#8 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/i2c_data_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#9 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/i2c_data_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#10 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/i2c_data_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#11 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/i2c_data_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#12 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/i2c_data_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#13 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/i2c_data_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#14 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/i2c_data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#15 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/i2c_data_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#16 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/i2c_data_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#17 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/i2c_data_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#18 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/i2c_data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#19 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/i2c_data_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#20 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/i2c_data_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#21 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/i2c_data_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#22 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/i2c_data_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#23 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/i2c_data_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#24 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/i2c_data_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#25 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/i2c_data_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#26 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/reg_conf_done_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#27 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/reg_index_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#28 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/reg_index_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#29 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/reg_index_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#30 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/reg_index_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#31 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/reg_index_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#32 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/reg_index_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#33 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/reg_index_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#34 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/reg_index_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#35 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/reg_index_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#36 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/reg_index_reg_rep[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#37 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/reg_index_reg_rep[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#38 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/reg_index_reg_rep[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#39 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/reg_index_reg_rep[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#40 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/reg_index_reg_rep[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#41 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/reg_index_reg_rep[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#42 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/reg_index_reg_rep[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#43 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/reg_index_reg_rep[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#44 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/reg_index_reg_rep[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#45 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/start_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#46 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/u1/cyc_count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#47 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/u1/cyc_count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#48 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/u1/cyc_count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#49 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/u1/cyc_count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#50 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/u1/cyc_count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#51 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/u1/cyc_count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#52 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/u1/reg_sdat_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#53 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/u1/sclk_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#54 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst1/u1/tr_end_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#55 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/FSM_onehot_config_step_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#56 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/FSM_onehot_config_step_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#57 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/FSM_onehot_config_step_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#58 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/i2c_data_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#59 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/i2c_data_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#60 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/i2c_data_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#61 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/i2c_data_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#62 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/i2c_data_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#63 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/i2c_data_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#64 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/i2c_data_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#65 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/i2c_data_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#66 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/i2c_data_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#67 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/i2c_data_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#68 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/i2c_data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#69 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/i2c_data_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#70 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/i2c_data_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#71 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/i2c_data_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#72 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/i2c_data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#73 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/i2c_data_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#74 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/i2c_data_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#75 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/i2c_data_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#76 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/i2c_data_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#77 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/i2c_data_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#78 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/i2c_data_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#79 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/i2c_data_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#80 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/reg_conf_done_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#81 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/reg_index_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#82 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/reg_index_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#83 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/reg_index_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#84 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/reg_index_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#85 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/reg_index_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#86 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/reg_index_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#87 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/reg_index_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#88 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/reg_index_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#89 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/reg_index_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#90 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/reg_index_reg_rep[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#91 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/reg_index_reg_rep[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#92 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/reg_index_reg_rep[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#93 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/reg_index_reg_rep[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#94 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/reg_index_reg_rep[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#95 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/reg_index_reg_rep[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#96 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/reg_index_reg_rep[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#97 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/reg_index_reg_rep[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#98 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/reg_index_reg_rep[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#99 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/start_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#100 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/u1/cyc_count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#101 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/u1/cyc_count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#102 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/u1/cyc_count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#103 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/u1/cyc_count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#104 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/u1/cyc_count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#105 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/u1/cyc_count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#106 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/u1/reg_sdat_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#107 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/u1/sclk_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#108 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst2/u1/tr_end_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#109 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/FSM_onehot_config_step_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#110 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/FSM_onehot_config_step_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#111 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/FSM_onehot_config_step_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#112 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/i2c_data_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#113 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/i2c_data_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#114 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/i2c_data_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#115 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/i2c_data_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#116 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/i2c_data_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#117 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/i2c_data_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#118 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/i2c_data_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#119 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/i2c_data_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#120 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/i2c_data_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#121 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/i2c_data_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#122 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/i2c_data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#123 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/i2c_data_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#124 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/i2c_data_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#125 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/i2c_data_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#126 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/i2c_data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#127 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/i2c_data_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#128 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/i2c_data_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#129 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/i2c_data_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#130 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/i2c_data_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#131 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/i2c_data_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#132 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/i2c_data_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#133 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/i2c_data_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#134 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/reg_conf_done_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#135 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/reg_index_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#136 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/reg_index_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#137 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/reg_index_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#138 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/reg_index_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#139 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/reg_index_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#140 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/reg_index_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#141 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/reg_index_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#142 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/reg_index_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#143 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/reg_index_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#144 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/reg_index_reg_rep[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#145 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/reg_index_reg_rep[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#146 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/reg_index_reg_rep[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#147 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/reg_index_reg_rep[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#148 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/reg_index_reg_rep[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#149 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/reg_index_reg_rep[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#150 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/reg_index_reg_rep[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#151 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/reg_index_reg_rep[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#152 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/reg_index_reg_rep[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#153 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/start_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#154 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/u1/cyc_count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#155 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/u1/cyc_count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#156 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/u1/cyc_count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#157 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/u1/cyc_count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#158 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/u1/cyc_count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#159 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/u1/cyc_count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#160 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/u1/reg_sdat_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#161 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/u1/sclk_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#162 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst3/u1/tr_end_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#163 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/FSM_onehot_config_step_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#164 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/FSM_onehot_config_step_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#165 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/FSM_onehot_config_step_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#166 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/i2c_data_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#167 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/i2c_data_reg[10]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#168 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/i2c_data_reg[11]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#169 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/i2c_data_reg[12]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#170 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/i2c_data_reg[13]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#171 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/i2c_data_reg[15]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#172 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/i2c_data_reg[16]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#173 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/i2c_data_reg[17]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#174 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/i2c_data_reg[18]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#175 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/i2c_data_reg[19]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#176 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/i2c_data_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#177 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/i2c_data_reg[20]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#178 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/i2c_data_reg[21]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#179 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/i2c_data_reg[22]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#180 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/i2c_data_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#181 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/i2c_data_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#182 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/i2c_data_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#183 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/i2c_data_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#184 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/i2c_data_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#185 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/i2c_data_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#186 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/i2c_data_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#187 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/i2c_data_reg[9]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#188 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/reg_conf_done_reg_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#189 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/reg_index_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#190 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/reg_index_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#191 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/reg_index_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#192 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/reg_index_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#193 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/reg_index_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#194 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/reg_index_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#195 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/reg_index_reg[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#196 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/reg_index_reg[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#197 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/reg_index_reg[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#198 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/reg_index_reg_rep[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#199 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/reg_index_reg_rep[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#200 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/reg_index_reg_rep[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#201 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/reg_index_reg_rep[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#202 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/reg_index_reg_rep[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#203 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/reg_index_reg_rep[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#204 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/reg_index_reg_rep[6]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#205 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/reg_index_reg_rep[7]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#206 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/reg_index_reg_rep[8]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#207 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/start_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#208 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/u1/cyc_count_reg[0]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#209 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/u1/cyc_count_reg[1]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#210 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/u1/cyc_count_reg[2]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#211 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/u1/cyc_count_reg[3]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#212 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/u1/cyc_count_reg[4]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#213 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/u1/cyc_count_reg[5]/C is not reached by a timing clock
Related violations: <none>

TIMING-17#214 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/u1/reg_sdat_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#215 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/u1/sclk_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-17#216 Warning
Non-clocked sequential cell  
The clock pin reg_config_inst4/u1/tr_end_reg/C is not reached by a timing clock
Related violations: <none>

TIMING-18#1 Warning
Missing input or output delay  
An input delay is missing on cmos1_d[0] relative to clock(s) cmos1_pclk
Related violations: <none>

TIMING-18#2 Warning
Missing input or output delay  
An input delay is missing on cmos1_d[1] relative to clock(s) cmos1_pclk
Related violations: <none>

TIMING-18#3 Warning
Missing input or output delay  
An input delay is missing on cmos1_d[2] relative to clock(s) cmos1_pclk
Related violations: <none>

TIMING-18#4 Warning
Missing input or output delay  
An input delay is missing on cmos1_d[3] relative to clock(s) cmos1_pclk
Related violations: <none>

TIMING-18#5 Warning
Missing input or output delay  
An input delay is missing on cmos1_d[4] relative to clock(s) cmos1_pclk
Related violations: <none>

TIMING-18#6 Warning
Missing input or output delay  
An input delay is missing on cmos1_d[5] relative to clock(s) cmos1_pclk
Related violations: <none>

TIMING-18#7 Warning
Missing input or output delay  
An input delay is missing on cmos1_d[6] relative to clock(s) cmos1_pclk
Related violations: <none>

TIMING-18#8 Warning
Missing input or output delay  
An input delay is missing on cmos1_d[7] relative to clock(s) cmos1_pclk
Related violations: <none>

TIMING-18#9 Warning
Missing input or output delay  
An input delay is missing on cmos1_d[8] relative to clock(s) cmos1_pclk
Related violations: <none>

TIMING-18#10 Warning
Missing input or output delay  
An input delay is missing on cmos1_d[9] relative to clock(s) cmos1_pclk
Related violations: <none>

TIMING-18#11 Warning
Missing input or output delay  
An input delay is missing on cmos1_href relative to clock(s) cmos1_pclk
Related violations: <none>

TIMING-18#12 Warning
Missing input or output delay  
An input delay is missing on cmos1_scl relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#13 Warning
Missing input or output delay  
An input delay is missing on cmos1_vsync relative to clock(s) clk_fpga_1, cmos1_pclk
Related violations: <none>

TIMING-18#14 Warning
Missing input or output delay  
An input delay is missing on cmos2_d[0] relative to clock(s) cmos2_pclk
Related violations: <none>

TIMING-18#15 Warning
Missing input or output delay  
An input delay is missing on cmos2_d[1] relative to clock(s) cmos2_pclk
Related violations: <none>

TIMING-18#16 Warning
Missing input or output delay  
An input delay is missing on cmos2_d[2] relative to clock(s) cmos2_pclk
Related violations: <none>

TIMING-18#17 Warning
Missing input or output delay  
An input delay is missing on cmos2_d[3] relative to clock(s) cmos2_pclk
Related violations: <none>

TIMING-18#18 Warning
Missing input or output delay  
An input delay is missing on cmos2_d[4] relative to clock(s) cmos2_pclk
Related violations: <none>

TIMING-18#19 Warning
Missing input or output delay  
An input delay is missing on cmos2_d[5] relative to clock(s) cmos2_pclk
Related violations: <none>

TIMING-18#20 Warning
Missing input or output delay  
An input delay is missing on cmos2_d[6] relative to clock(s) cmos2_pclk
Related violations: <none>

TIMING-18#21 Warning
Missing input or output delay  
An input delay is missing on cmos2_d[7] relative to clock(s) cmos2_pclk
Related violations: <none>

TIMING-18#22 Warning
Missing input or output delay  
An input delay is missing on cmos2_d[8] relative to clock(s) cmos2_pclk
Related violations: <none>

TIMING-18#23 Warning
Missing input or output delay  
An input delay is missing on cmos2_d[9] relative to clock(s) cmos2_pclk
Related violations: <none>

TIMING-18#24 Warning
Missing input or output delay  
An input delay is missing on cmos2_href relative to clock(s) cmos2_pclk
Related violations: <none>

TIMING-18#25 Warning
Missing input or output delay  
An input delay is missing on cmos2_scl relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#26 Warning
Missing input or output delay  
An input delay is missing on cmos2_vsync relative to clock(s) clk_fpga_1, cmos2_pclk
Related violations: <none>

TIMING-18#27 Warning
Missing input or output delay  
An input delay is missing on cmos3_d[0] relative to clock(s) cmos3_pclk
Related violations: <none>

TIMING-18#28 Warning
Missing input or output delay  
An input delay is missing on cmos3_d[1] relative to clock(s) cmos3_pclk
Related violations: <none>

TIMING-18#29 Warning
Missing input or output delay  
An input delay is missing on cmos3_d[2] relative to clock(s) cmos3_pclk
Related violations: <none>

TIMING-18#30 Warning
Missing input or output delay  
An input delay is missing on cmos3_d[3] relative to clock(s) cmos3_pclk
Related violations: <none>

TIMING-18#31 Warning
Missing input or output delay  
An input delay is missing on cmos3_d[4] relative to clock(s) cmos3_pclk
Related violations: <none>

TIMING-18#32 Warning
Missing input or output delay  
An input delay is missing on cmos3_d[5] relative to clock(s) cmos3_pclk
Related violations: <none>

TIMING-18#33 Warning
Missing input or output delay  
An input delay is missing on cmos3_d[6] relative to clock(s) cmos3_pclk
Related violations: <none>

TIMING-18#34 Warning
Missing input or output delay  
An input delay is missing on cmos3_d[7] relative to clock(s) cmos3_pclk
Related violations: <none>

TIMING-18#35 Warning
Missing input or output delay  
An input delay is missing on cmos3_d[8] relative to clock(s) cmos3_pclk
Related violations: <none>

TIMING-18#36 Warning
Missing input or output delay  
An input delay is missing on cmos3_d[9] relative to clock(s) cmos3_pclk
Related violations: <none>

TIMING-18#37 Warning
Missing input or output delay  
An input delay is missing on cmos3_href relative to clock(s) cmos3_pclk
Related violations: <none>

TIMING-18#38 Warning
Missing input or output delay  
An input delay is missing on cmos3_scl relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#39 Warning
Missing input or output delay  
An input delay is missing on cmos3_vsync relative to clock(s) clk_fpga_1, cmos3_pclk
Related violations: <none>

TIMING-18#40 Warning
Missing input or output delay  
An input delay is missing on cmos4_d[0] relative to clock(s) cmos4_pclk
Related violations: <none>

TIMING-18#41 Warning
Missing input or output delay  
An input delay is missing on cmos4_d[1] relative to clock(s) cmos4_pclk
Related violations: <none>

TIMING-18#42 Warning
Missing input or output delay  
An input delay is missing on cmos4_d[2] relative to clock(s) cmos4_pclk
Related violations: <none>

TIMING-18#43 Warning
Missing input or output delay  
An input delay is missing on cmos4_d[3] relative to clock(s) cmos4_pclk
Related violations: <none>

TIMING-18#44 Warning
Missing input or output delay  
An input delay is missing on cmos4_d[4] relative to clock(s) cmos4_pclk
Related violations: <none>

TIMING-18#45 Warning
Missing input or output delay  
An input delay is missing on cmos4_d[5] relative to clock(s) cmos4_pclk
Related violations: <none>

TIMING-18#46 Warning
Missing input or output delay  
An input delay is missing on cmos4_d[6] relative to clock(s) cmos4_pclk
Related violations: <none>

TIMING-18#47 Warning
Missing input or output delay  
An input delay is missing on cmos4_d[7] relative to clock(s) cmos4_pclk
Related violations: <none>

TIMING-18#48 Warning
Missing input or output delay  
An input delay is missing on cmos4_d[8] relative to clock(s) cmos4_pclk
Related violations: <none>

TIMING-18#49 Warning
Missing input or output delay  
An input delay is missing on cmos4_d[9] relative to clock(s) cmos4_pclk
Related violations: <none>

TIMING-18#50 Warning
Missing input or output delay  
An input delay is missing on cmos4_href relative to clock(s) cmos4_pclk
Related violations: <none>

TIMING-18#51 Warning
Missing input or output delay  
An input delay is missing on cmos4_scl relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#52 Warning
Missing input or output delay  
An input delay is missing on cmos4_vsync relative to clock(s) clk_fpga_1, cmos4_pclk
Related violations: <none>

TIMING-18#53 Warning
Missing input or output delay  
An output delay is missing on cmos1_reset relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#54 Warning
Missing input or output delay  
An output delay is missing on cmos2_reset relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#55 Warning
Missing input or output delay  
An output delay is missing on cmos3_reset relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-18#56 Warning
Missing input or output delay  
An output delay is missing on cmos4_reset relative to clock(s) clk_fpga_2
Related violations: <none>

TIMING-24#1 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 25 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and cmos1_pclk overrides a set_max_delay -datapath_only (position 49). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#2 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 25 in the Timing Constraints window in Vivado IDE) between clocks cmos1_pclk and clk_fpga_1 overrides a set_max_delay -datapath_only (position 47). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#3 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 26 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and cmos2_pclk overrides a set_max_delay -datapath_only (position 53). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#4 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 26 in the Timing Constraints window in Vivado IDE) between clocks cmos2_pclk and clk_fpga_1 overrides a set_max_delay -datapath_only (position 51). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#5 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 27 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and cmos3_pclk overrides a set_max_delay -datapath_only (position 57). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#6 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 27 in the Timing Constraints window in Vivado IDE) between clocks cmos3_pclk and clk_fpga_1 overrides a set_max_delay -datapath_only (position 55). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#7 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 28 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and cmos4_pclk overrides a set_max_delay -datapath_only (position 61). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#8 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 28 in the Timing Constraints window in Vivado IDE) between clocks cmos4_pclk and clk_fpga_1 overrides a set_max_delay -datapath_only (position 59). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#9 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 29 in the Timing Constraints window in Vivado IDE) between clocks axi_dynclk_0_PXL_CLK_O and clk_fpga_0 overrides a set_max_delay -datapath_only (position 33). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#10 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 29 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_0 and axi_dynclk_0_PXL_CLK_O overrides a set_max_delay -datapath_only (position 34). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#11 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 30 in the Timing Constraints window in Vivado IDE) between clocks axi_dynclk_0_PXL_CLK_O and clk_fpga_1 overrides a set_max_delay -datapath_only (position 63). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#12 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 30 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and axi_dynclk_0_PXL_CLK_O overrides a set_max_delay -datapath_only (position 65). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#13 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 30 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and axi_dynclk_0_PXL_CLK_O overrides a set_max_delay -datapath_only (position 67). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#14 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 30 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and cmos1_pclk overrides a set_max_delay -datapath_only (position 49). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#15 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 30 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and cmos2_pclk overrides a set_max_delay -datapath_only (position 53). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#16 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 30 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and cmos3_pclk overrides a set_max_delay -datapath_only (position 57). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#17 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 30 in the Timing Constraints window in Vivado IDE) between clocks clk_fpga_1 and cmos4_pclk overrides a set_max_delay -datapath_only (position 61). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#18 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 30 in the Timing Constraints window in Vivado IDE) between clocks cmos1_pclk and clk_fpga_1 overrides a set_max_delay -datapath_only (position 47). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#19 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 30 in the Timing Constraints window in Vivado IDE) between clocks cmos2_pclk and clk_fpga_1 overrides a set_max_delay -datapath_only (position 51). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#20 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 30 in the Timing Constraints window in Vivado IDE) between clocks cmos3_pclk and clk_fpga_1 overrides a set_max_delay -datapath_only (position 55). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-24#21 Warning
Overridden Max delay datapath only  
A set_clock_groups or a set_false path (see constraint position 30 in the Timing Constraints window in Vivado IDE) between clocks cmos4_pclk and clk_fpga_1 overrides a set_max_delay -datapath_only (position 59). It is not recommended to override a set_max_delay -datapath_only constraint. Replace the set_clock_groups or set_false_path between clocks with point-to-point set_false_path constraints
Related violations: <none>

TIMING-30#1 Warning
Sub-optimal master source pin selection for generated clock  
The generated clock system_i/rgb2dvi_0/U0/SerialClk has a sub-optimal master source pin selection, timing can be pessimistic
Related violations: <none>

TIMING-36#1 Warning
Invalid Generated Clock due to missing edge propagation  
There is no rising/falling edge propagation between master clock axi_dynclk_0_PXL_CLK_O to generated clock system_i/rgb2dvi_0/U0/SerialClk
Related violations: <none>

XDCB-5#1 Warning
Runtime inefficient way to find pin objects  
The option '-through : [get_pins -filter {NAME =~ *SyncAsync*/oSyncStages_reg[0]/D} -hier]' of constraint 'set_false_path' uses inefficient query to find pin objects (see constraint position '2' in the Timing Constraint window in Vivado IDE). To reduce runtime, it is recommended to get the pins through the cell objects. Please refer to Using Constraints Guide (Constraints Efficiency). An example of optimal query is: get_pins -filter {REF_PIN_NAME=~yy*} -of_objects [get_cells -hierarchical xx*].
Current XDC: c:/Users/mp02/Desktop/mz7020_ov5640_quad/ov5640_quad/ov5640_quad.srcs/sources_1/bd/system/ip/system_rgb2dvi_0_0/src/rgb2dvi.xdc (Line: 5)
Related violations: <none>


