-makelib xcelium_lib/xil_defaultlib \
  "../../../../RV32EM-VHDL.srcs/sources_1/ip/Instruction_Memory/Instruction_Memory_sim_netlist.vhdl" \
-endlib

