-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2019.2
-- Copyright (C) 1986-2019 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity selu_float_float_selu1_config_struct_s is
port (
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    data_0_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_1_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_2_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_3_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_4_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_5_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_6_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_7_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_8_read : IN STD_LOGIC_VECTOR (31 downto 0);
    data_9_read : IN STD_LOGIC_VECTOR (31 downto 0);
    res_address0 : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_ce0 : OUT STD_LOGIC;
    res_we0 : OUT STD_LOGIC;
    res_d0 : OUT STD_LOGIC_VECTOR (31 downto 0);
    res_address1 : OUT STD_LOGIC_VECTOR (3 downto 0);
    res_ce1 : OUT STD_LOGIC;
    res_we1 : OUT STD_LOGIC;
    res_d1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
end;


architecture behav of selu_float_float_selu1_config_struct_s is 
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_ST_fsm_pp0_stage0 : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    constant ap_ST_fsm_pp0_stage1 : STD_LOGIC_VECTOR (4 downto 0) := "00010";
    constant ap_ST_fsm_pp0_stage2 : STD_LOGIC_VECTOR (4 downto 0) := "00100";
    constant ap_ST_fsm_pp0_stage3 : STD_LOGIC_VECTOR (4 downto 0) := "01000";
    constant ap_ST_fsm_pp0_stage4 : STD_LOGIC_VECTOR (4 downto 0) := "10000";
    constant ap_const_boolean_1 : BOOLEAN := true;
    constant ap_const_lv32_0 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000000";
    constant ap_const_boolean_0 : BOOLEAN := false;
    constant ap_const_lv32_4 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000100";
    constant ap_const_lv32_3 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000011";
    constant ap_const_lv1_0 : STD_LOGIC_VECTOR (0 downto 0) := "0";
    constant ap_const_lv1_1 : STD_LOGIC_VECTOR (0 downto 0) := "1";
    constant ap_const_lv32_1 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000001";
    constant ap_const_lv32_2 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000000010";
    constant ap_const_lv64_0 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_lv64_1 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000001";
    constant ap_const_lv64_2 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000010";
    constant ap_const_lv64_3 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000011";
    constant ap_const_lv64_4 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000100";
    constant ap_const_lv64_5 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000101";
    constant ap_const_lv64_6 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000110";
    constant ap_const_lv64_7 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000000111";
    constant ap_const_lv64_8 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001000";
    constant ap_const_lv64_9 : STD_LOGIC_VECTOR (63 downto 0) := "0000000000000000000000000000000000000000000000000000000000001001";
    constant ap_const_lv32_44800000 : STD_LOGIC_VECTOR (31 downto 0) := "01000100100000000000000000000000";
    constant ap_const_lv32_3F867D5F : STD_LOGIC_VECTOR (31 downto 0) := "00111111100001100111110101011111";
    constant ap_const_lv32_BE000000 : STD_LOGIC_VECTOR (31 downto 0) := "10111110000000000000000000000000";
    constant ap_const_lv32_A : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000001010";
    constant ap_const_lv32_1F : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011111";
    constant ap_const_lv22_0 : STD_LOGIC_VECTOR (21 downto 0) := "0000000000000000000000";
    constant ap_const_lv32_17 : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000010111";
    constant ap_const_lv32_1E : STD_LOGIC_VECTOR (31 downto 0) := "00000000000000000000000000011110";
    constant ap_const_lv8_FF : STD_LOGIC_VECTOR (7 downto 0) := "11111111";
    constant ap_const_lv23_0 : STD_LOGIC_VECTOR (22 downto 0) := "00000000000000000000000";
    constant ap_const_lv10_3FF : STD_LOGIC_VECTOR (9 downto 0) := "1111111111";
    constant ap_const_lv5_3 : STD_LOGIC_VECTOR (4 downto 0) := "00011";

    signal ap_CS_fsm : STD_LOGIC_VECTOR (4 downto 0) := "00001";
    attribute fsm_encoding : string;
    attribute fsm_encoding of ap_CS_fsm : signal is "none";
    signal ap_CS_fsm_pp0_stage0 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage0 : signal is "none";
    signal ap_enable_reg_pp0_iter0 : STD_LOGIC;
    signal ap_block_pp0_stage0 : BOOLEAN;
    signal ap_enable_reg_pp0_iter1 : STD_LOGIC := '0';
    signal ap_enable_reg_pp0_iter2 : STD_LOGIC := '0';
    signal ap_idle_pp0 : STD_LOGIC;
    signal ap_CS_fsm_pp0_stage4 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage4 : signal is "none";
    signal ap_block_state5_pp0_stage4_iter0 : BOOLEAN;
    signal ap_block_state10_pp0_stage4_iter1 : BOOLEAN;
    signal ap_block_pp0_stage4_11001 : BOOLEAN;
    signal selu_table26_address0 : STD_LOGIC_VECTOR (9 downto 0);
    signal selu_table26_ce0 : STD_LOGIC;
    signal selu_table26_q0 : STD_LOGIC_VECTOR (31 downto 0);
    signal selu_table26_address1 : STD_LOGIC_VECTOR (9 downto 0);
    signal selu_table26_ce1 : STD_LOGIC;
    signal selu_table26_q1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_442_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_522 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage3 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage3 : signal is "none";
    signal ap_block_state4_pp0_stage3_iter0 : BOOLEAN;
    signal ap_block_state9_pp0_stage3_iter1 : BOOLEAN;
    signal ap_block_state14_pp0_stage3_iter2 : BOOLEAN;
    signal ap_block_pp0_stage3_11001 : BOOLEAN;
    signal and_ln776_reg_1200 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_522_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_448_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_528 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_14_reg_1204 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_528_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_534 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_15_reg_1222 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_534_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_540 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_16_reg_1226 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_540_pp0_iter1_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_546 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_state1_pp0_stage0_iter0 : BOOLEAN;
    signal ap_block_state6_pp0_stage0_iter1 : BOOLEAN;
    signal ap_block_state11_pp0_stage0_iter2 : BOOLEAN;
    signal ap_block_pp0_stage0_11001 : BOOLEAN;
    signal and_ln776_17_reg_1244 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_546_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_552 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_18_reg_1248 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_552_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_558 : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_CS_fsm_pp0_stage1 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage1 : signal is "none";
    signal ap_block_state2_pp0_stage1_iter0 : BOOLEAN;
    signal ap_block_state7_pp0_stage1_iter1 : BOOLEAN;
    signal ap_block_state12_pp0_stage1_iter2 : BOOLEAN;
    signal ap_block_pp0_stage1_11001 : BOOLEAN;
    signal ap_CS_fsm_pp0_stage2 : STD_LOGIC;
    attribute fsm_encoding of ap_CS_fsm_pp0_stage2 : signal is "none";
    signal ap_block_state3_pp0_stage2_iter0 : BOOLEAN;
    signal ap_block_state8_pp0_stage2_iter1 : BOOLEAN;
    signal ap_block_state13_pp0_stage2_iter2 : BOOLEAN;
    signal ap_block_pp0_stage2_11001 : BOOLEAN;
    signal reg_563 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_456_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_568 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_19_reg_1266 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_568_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_462_p2 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_574 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_20_reg_1270 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_574_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_580 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_21_reg_1274 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_580_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_586 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_22_reg_1278 : STD_LOGIC_VECTOR (0 downto 0);
    signal reg_586_pp0_iter2_reg : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_592 : STD_LOGIC_VECTOR (31 downto 0);
    signal reg_597 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_1_read_3_reg_1172 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_0_read_3_reg_1179 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_3_read_3_reg_1186 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_2_read_3_reg_1193 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_fu_637_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_reg_1200_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_14_fu_678_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_14_reg_1204_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal data_5_read_2_reg_1208 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_4_read_3_reg_1215 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_15_fu_719_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_15_reg_1222_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_16_fu_760_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_16_reg_1226_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal data_7_read_2_reg_1230 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_6_read_2_reg_1237 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_17_fu_801_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_17_reg_1244_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_18_fu_842_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_18_reg_1248_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal data_9_read_2_reg_1252 : STD_LOGIC_VECTOR (31 downto 0);
    signal data_8_read_2_reg_1259 : STD_LOGIC_VECTOR (31 downto 0);
    signal and_ln776_19_fu_883_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_19_reg_1266_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_20_fu_924_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_20_reg_1270_pp0_iter1_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_21_fu_965_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_21_reg_1274_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_22_fu_1006_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal and_ln776_22_reg_1278_pp0_iter2_reg : STD_LOGIC_VECTOR (0 downto 0);
    signal select_ln780_fu_1016_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_reg_1282 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_1_fu_1028_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_1_reg_1287 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_2_fu_1048_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_2_reg_1302 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_3_fu_1060_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_3_reg_1307 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_4_fu_1080_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_4_reg_1322 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_5_fu_1092_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_5_reg_1327 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_6_fu_1112_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_6_reg_1342 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_7_fu_1124_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_7_reg_1347 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_8_fu_1144_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_8_reg_1362 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_9_fu_1156_p3 : STD_LOGIC_VECTOR (9 downto 0);
    signal select_ln780_9_reg_1367 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_enable_reg_pp0_iter0_reg : STD_LOGIC := '0';
    signal ap_block_pp0_stage4_subdone : BOOLEAN;
    signal ap_block_pp0_stage3_subdone : BOOLEAN;
    signal ap_port_reg_data_2_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_data_3_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_data_4_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_data_5_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_data_6_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_data_7_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_data_8_read : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_port_reg_data_9_read : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_hls_fptosi_float_i32_fu_432_ap_ready : STD_LOGIC;
    signal grp_p_hls_fptosi_float_i32_fu_432_x : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_hls_fptosi_float_i32_fu_432_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_hls_fptosi_float_i32_fu_437_ap_ready : STD_LOGIC;
    signal grp_p_hls_fptosi_float_i32_fu_437_x : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_p_hls_fptosi_float_i32_fu_437_ap_return : STD_LOGIC_VECTOR (31 downto 0);
    signal ap_block_pp0_stage2 : BOOLEAN;
    signal ap_block_pp0_stage3 : BOOLEAN;
    signal ap_block_pp0_stage4 : BOOLEAN;
    signal ap_block_pp0_stage1 : BOOLEAN;
    signal zext_ln781_fu_1036_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln781_14_fu_1040_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal res_addr_29_gep_fu_192_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_addr_31_gep_fu_215_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln781_15_fu_1068_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln781_16_fu_1072_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal res_addr_33_gep_fu_249_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_addr_35_gep_fu_267_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln781_17_fu_1100_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln781_18_fu_1104_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal res_addr_37_gep_fu_301_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_addr_39_gep_fu_319_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln781_19_fu_1132_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln781_20_fu_1136_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal res_addr_41_gep_fu_353_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_addr_43_gep_fu_371_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal zext_ln781_21_fu_1164_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal zext_ln781_22_fu_1168_p1 : STD_LOGIC_VECTOR (63 downto 0);
    signal res_addr_45_gep_fu_405_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal res_addr_47_gep_fu_423_p3 : STD_LOGIC_VECTOR (3 downto 0);
    signal grp_fu_442_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_442_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_448_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_448_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_456_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_456_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_462_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_462_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_470_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_476_p0 : STD_LOGIC_VECTOR (31 downto 0);
    signal grp_fu_490_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal grp_fu_506_p4 : STD_LOGIC_VECTOR (21 downto 0);
    signal bitcast_ln776_fu_602_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_31_fu_605_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln776_fu_615_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln776_29_fu_625_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln776_fu_619_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln776_fu_631_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_470_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln776_14_fu_643_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_33_fu_646_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln776_14_fu_656_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln776_31_fu_666_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln776_30_fu_660_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln776_14_fu_672_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_476_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln776_15_fu_684_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_35_fu_687_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln776_15_fu_697_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln776_33_fu_707_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln776_32_fu_701_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln776_15_fu_713_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln776_16_fu_725_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_37_fu_728_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln776_16_fu_738_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln776_35_fu_748_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln776_34_fu_742_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln776_16_fu_754_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln776_17_fu_766_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_39_fu_769_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln776_17_fu_779_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln776_37_fu_789_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln776_36_fu_783_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln776_17_fu_795_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln776_18_fu_807_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_41_fu_810_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln776_18_fu_820_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln776_39_fu_830_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln776_38_fu_824_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln776_18_fu_836_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln776_19_fu_848_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_43_fu_851_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln776_19_fu_861_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln776_41_fu_871_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln776_40_fu_865_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln776_19_fu_877_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln776_20_fu_889_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_45_fu_892_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln776_20_fu_902_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln776_43_fu_912_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln776_42_fu_906_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln776_20_fu_918_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln776_21_fu_930_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_47_fu_933_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln776_21_fu_943_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln776_45_fu_953_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln776_44_fu_947_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln776_21_fu_959_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal bitcast_ln776_22_fu_971_p1 : STD_LOGIC_VECTOR (31 downto 0);
    signal tmp_49_fu_974_p4 : STD_LOGIC_VECTOR (7 downto 0);
    signal trunc_ln776_22_fu_984_p1 : STD_LOGIC_VECTOR (22 downto 0);
    signal icmp_ln776_47_fu_994_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal icmp_ln776_46_fu_988_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal or_ln776_22_fu_1000_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal grp_fu_500_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln780_fu_1012_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal grp_fu_516_p2 : STD_LOGIC_VECTOR (0 downto 0);
    signal trunc_ln780_10_fu_1024_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln780_11_fu_1044_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln780_12_fu_1056_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln780_13_fu_1076_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln780_14_fu_1088_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln780_15_fu_1108_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln780_16_fu_1120_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln780_17_fu_1140_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal trunc_ln780_18_fu_1152_p1 : STD_LOGIC_VECTOR (9 downto 0);
    signal ap_block_pp0_stage0_00001 : BOOLEAN;
    signal ap_block_pp0_stage1_00001 : BOOLEAN;
    signal ap_block_pp0_stage2_00001 : BOOLEAN;
    signal ap_block_pp0_stage3_00001 : BOOLEAN;
    signal ap_block_pp0_stage4_00001 : BOOLEAN;
    signal ap_NS_fsm : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_block_pp0_stage0_subdone : BOOLEAN;
    signal ap_idle_pp0_1to2 : STD_LOGIC;
    signal ap_block_pp0_stage1_subdone : BOOLEAN;
    signal ap_block_pp0_stage2_subdone : BOOLEAN;
    signal ap_idle_pp0_0to1 : STD_LOGIC;
    signal ap_reset_idle_pp0 : STD_LOGIC;
    signal ap_enable_pp0 : STD_LOGIC;

    component p_hls_fptosi_float_i32 IS
    port (
        ap_ready : OUT STD_LOGIC;
        x : IN STD_LOGIC_VECTOR (31 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component jedi_fmul_32ns_32ns_32_3_max_dsp_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        dout : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;


    component jedi_fcmp_32ns_32ns_1_2_1 IS
    generic (
        ID : INTEGER;
        NUM_STAGE : INTEGER;
        din0_WIDTH : INTEGER;
        din1_WIDTH : INTEGER;
        dout_WIDTH : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        din0 : IN STD_LOGIC_VECTOR (31 downto 0);
        din1 : IN STD_LOGIC_VECTOR (31 downto 0);
        ce : IN STD_LOGIC;
        opcode : IN STD_LOGIC_VECTOR (4 downto 0);
        dout : OUT STD_LOGIC_VECTOR (0 downto 0) );
    end component;


    component selu_float_float_selu1_config_struct_s_selu_table26 IS
    generic (
        DataWidth : INTEGER;
        AddressRange : INTEGER;
        AddressWidth : INTEGER );
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR (31 downto 0);
        address1 : IN STD_LOGIC_VECTOR (9 downto 0);
        ce1 : IN STD_LOGIC;
        q1 : OUT STD_LOGIC_VECTOR (31 downto 0) );
    end component;



begin
    selu_table26_U : component selu_float_float_selu1_config_struct_s_selu_table26
    generic map (
        DataWidth => 32,
        AddressRange => 1024,
        AddressWidth => 10)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        address0 => selu_table26_address0,
        ce0 => selu_table26_ce0,
        q0 => selu_table26_q0,
        address1 => selu_table26_address1,
        ce1 => selu_table26_ce1,
        q1 => selu_table26_q1);

    grp_p_hls_fptosi_float_i32_fu_432 : component p_hls_fptosi_float_i32
    port map (
        ap_ready => grp_p_hls_fptosi_float_i32_fu_432_ap_ready,
        x => grp_p_hls_fptosi_float_i32_fu_432_x,
        ap_return => grp_p_hls_fptosi_float_i32_fu_432_ap_return);

    grp_p_hls_fptosi_float_i32_fu_437 : component p_hls_fptosi_float_i32
    port map (
        ap_ready => grp_p_hls_fptosi_float_i32_fu_437_ap_ready,
        x => grp_p_hls_fptosi_float_i32_fu_437_x,
        ap_return => grp_p_hls_fptosi_float_i32_fu_437_ap_return);

    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U1568 : component jedi_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_442_p0,
        din1 => grp_fu_442_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_442_p2);

    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U1569 : component jedi_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_448_p0,
        din1 => grp_fu_448_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_448_p2);

    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U1570 : component jedi_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_456_p0,
        din1 => grp_fu_456_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_456_p2);

    jedi_fmul_32ns_32ns_32_3_max_dsp_1_U1571 : component jedi_fmul_32ns_32ns_32_3_max_dsp_1
    generic map (
        ID => 1,
        NUM_STAGE => 3,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 32)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_462_p0,
        din1 => grp_fu_462_p1,
        ce => ap_const_logic_1,
        dout => grp_fu_462_p2);

    jedi_fcmp_32ns_32ns_1_2_1_U1572 : component jedi_fcmp_32ns_32ns_1_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_470_p0,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_470_p2);

    jedi_fcmp_32ns_32ns_1_2_1_U1573 : component jedi_fcmp_32ns_32ns_1_2_1
    generic map (
        ID => 1,
        NUM_STAGE => 2,
        din0_WIDTH => 32,
        din1_WIDTH => 32,
        dout_WIDTH => 1)
    port map (
        clk => ap_clk,
        reset => ap_rst,
        din0 => grp_fu_476_p0,
        din1 => ap_const_lv32_0,
        ce => ap_const_logic_1,
        opcode => ap_const_lv5_3,
        dout => grp_fu_476_p2);





    ap_CS_fsm_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
            else
                ap_CS_fsm <= ap_NS_fsm;
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter0_reg_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter0_reg <= ap_const_logic_0;
            else
                if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
                    ap_enable_reg_pp0_iter0_reg <= ap_start;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter1_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter1 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                    ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
                end if; 
            end if;
        end if;
    end process;


    ap_enable_reg_pp0_iter2_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
            else
                if (((ap_const_boolean_0 = ap_block_pp0_stage4_subdone) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                    ap_enable_reg_pp0_iter2 <= ap_enable_reg_pp0_iter1;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                    ap_enable_reg_pp0_iter2 <= ap_const_logic_0;
                end if; 
            end if;
        end if;
    end process;

    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001))) then
                and_ln776_14_reg_1204 <= and_ln776_14_fu_678_p2;
                and_ln776_14_reg_1204_pp0_iter1_reg <= and_ln776_14_reg_1204;
                and_ln776_reg_1200 <= and_ln776_fu_637_p2;
                and_ln776_reg_1200_pp0_iter1_reg <= and_ln776_reg_1200;
                data_2_read_3_reg_1193 <= ap_port_reg_data_2_read;
                data_3_read_3_reg_1186 <= ap_port_reg_data_3_read;
                reg_568_pp0_iter2_reg <= reg_568;
                reg_574_pp0_iter2_reg <= reg_574;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001))) then
                and_ln776_15_reg_1222 <= and_ln776_15_fu_719_p2;
                and_ln776_15_reg_1222_pp0_iter1_reg <= and_ln776_15_reg_1222;
                and_ln776_16_reg_1226 <= and_ln776_16_fu_760_p2;
                and_ln776_16_reg_1226_pp0_iter1_reg <= and_ln776_16_reg_1226;
                data_4_read_3_reg_1215 <= ap_port_reg_data_4_read;
                data_5_read_2_reg_1208 <= ap_port_reg_data_5_read;
                reg_580_pp0_iter2_reg <= reg_580;
                reg_586_pp0_iter2_reg <= reg_586;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then
                and_ln776_17_reg_1244 <= and_ln776_17_fu_801_p2;
                and_ln776_17_reg_1244_pp0_iter1_reg <= and_ln776_17_reg_1244;
                and_ln776_18_reg_1248 <= and_ln776_18_fu_842_p2;
                and_ln776_18_reg_1248_pp0_iter1_reg <= and_ln776_18_reg_1248;
                data_6_read_2_reg_1237 <= ap_port_reg_data_6_read;
                data_7_read_2_reg_1230 <= ap_port_reg_data_7_read;
                reg_522_pp0_iter1_reg <= reg_522;
                reg_528_pp0_iter1_reg <= reg_528;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then
                and_ln776_19_reg_1266 <= and_ln776_19_fu_883_p2;
                and_ln776_19_reg_1266_pp0_iter1_reg <= and_ln776_19_reg_1266;
                and_ln776_20_reg_1270 <= and_ln776_20_fu_924_p2;
                and_ln776_20_reg_1270_pp0_iter1_reg <= and_ln776_20_reg_1270;
                data_8_read_2_reg_1259 <= ap_port_reg_data_8_read;
                data_9_read_2_reg_1252 <= ap_port_reg_data_9_read;
                reg_534_pp0_iter1_reg <= reg_534;
                reg_540_pp0_iter1_reg <= reg_540;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                and_ln776_21_reg_1274 <= and_ln776_21_fu_965_p2;
                and_ln776_21_reg_1274_pp0_iter2_reg <= and_ln776_21_reg_1274;
                and_ln776_22_reg_1278 <= and_ln776_22_fu_1006_p2;
                and_ln776_22_reg_1278_pp0_iter2_reg <= and_ln776_22_reg_1278;
                data_0_read_3_reg_1179 <= data_0_read;
                data_1_read_3_reg_1172 <= data_1_read;
                reg_546_pp0_iter2_reg <= reg_546;
                reg_552_pp0_iter2_reg <= reg_552;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001))) then
                ap_port_reg_data_2_read <= data_2_read;
                ap_port_reg_data_3_read <= data_3_read;
                ap_port_reg_data_4_read <= data_4_read;
                ap_port_reg_data_5_read <= data_5_read;
                ap_port_reg_data_6_read <= data_6_read;
                ap_port_reg_data_7_read <= data_7_read;
                ap_port_reg_data_8_read <= data_8_read;
                ap_port_reg_data_9_read <= data_9_read;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_reg_1200)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_reg_1200)))) then
                reg_522 <= grp_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_14_reg_1204)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_14_reg_1204)))) then
                reg_528 <= grp_fu_448_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_15_reg_1222)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_15_reg_1222)))) then
                reg_534 <= grp_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_16_reg_1226)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_16_reg_1226)))) then
                reg_540 <= grp_fu_448_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln776_17_reg_1244)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln776_17_reg_1244)))) then
                reg_546 <= grp_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln776_18_reg_1248)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln776_18_reg_1248)))) then
                reg_552 <= grp_fu_448_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_lv1_0 = and_ln776_15_reg_1222)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln776_reg_1200)))) then
                reg_558 <= grp_fu_442_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_lv1_0 = and_ln776_16_reg_1226)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln776_14_reg_1204)))) then
                reg_563 <= grp_fu_448_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln776_19_reg_1266)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln776_19_reg_1266)))) then
                reg_568 <= grp_fu_456_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln776_20_reg_1270)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln776_20_reg_1270)))) then
                reg_574 <= grp_fu_462_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_lv1_1 = and_ln776_21_reg_1274)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_lv1_0 = and_ln776_21_reg_1274)))) then
                reg_580 <= grp_fu_456_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_lv1_1 = and_ln776_22_reg_1278)) or ((ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_lv1_0 = and_ln776_22_reg_1278)))) then
                reg_586 <= grp_fu_462_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_17_reg_1244)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_19_reg_1266)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln776_21_reg_1274)))) then
                reg_592 <= grp_fu_456_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_18_reg_1248)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_20_reg_1270)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln776_22_reg_1278)))) then
                reg_597 <= grp_fu_462_p2;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_lv1_0 = and_ln776_14_reg_1204_pp0_iter1_reg))) then
                select_ln780_1_reg_1287 <= select_ln780_1_fu_1028_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = and_ln776_15_reg_1222_pp0_iter1_reg))) then
                select_ln780_2_reg_1302 <= select_ln780_2_fu_1048_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_const_lv1_0 = and_ln776_16_reg_1226_pp0_iter1_reg))) then
                select_ln780_3_reg_1307 <= select_ln780_3_fu_1060_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = and_ln776_17_reg_1244_pp0_iter1_reg))) then
                select_ln780_4_reg_1322 <= select_ln780_4_fu_1080_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_const_lv1_0 = and_ln776_18_reg_1248_pp0_iter1_reg))) then
                select_ln780_5_reg_1327 <= select_ln780_5_fu_1092_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln776_19_reg_1266_pp0_iter1_reg))) then
                select_ln780_6_reg_1342 <= select_ln780_6_fu_1112_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln776_20_reg_1270_pp0_iter1_reg))) then
                select_ln780_7_reg_1347 <= select_ln780_7_fu_1124_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln776_21_reg_1274_pp0_iter2_reg))) then
                select_ln780_8_reg_1362 <= select_ln780_8_fu_1144_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln776_22_reg_1278_pp0_iter2_reg))) then
                select_ln780_9_reg_1367 <= select_ln780_9_fu_1156_p3;
            end if;
        end if;
    end process;
    process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_lv1_0 = and_ln776_reg_1200_pp0_iter1_reg))) then
                select_ln780_reg_1282 <= select_ln780_fu_1016_p3;
            end if;
        end if;
    end process;

    ap_NS_fsm_assign_proc : process (ap_start, ap_CS_fsm, ap_block_pp0_stage4_subdone, ap_block_pp0_stage3_subdone, ap_block_pp0_stage0_subdone, ap_idle_pp0_1to2, ap_block_pp0_stage1_subdone, ap_block_pp0_stage2_subdone, ap_reset_idle_pp0)
    begin
        case ap_CS_fsm is
            when ap_ST_fsm_pp0_stage0 => 
                if ((not(((ap_start = ap_const_logic_0) and (ap_idle_pp0_1to2 = ap_const_logic_1))) and (ap_const_boolean_0 = ap_block_pp0_stage0_subdone))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                end if;
            when ap_ST_fsm_pp0_stage1 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage1_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage1;
                end if;
            when ap_ST_fsm_pp0_stage2 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage2_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage2;
                end if;
            when ap_ST_fsm_pp0_stage3 => 
                if (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_reset_idle_pp0 = ap_const_logic_0))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                elsif (((ap_const_boolean_0 = ap_block_pp0_stage3_subdone) and (ap_reset_idle_pp0 = ap_const_logic_1))) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage3;
                end if;
            when ap_ST_fsm_pp0_stage4 => 
                if ((ap_const_boolean_0 = ap_block_pp0_stage4_subdone)) then
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage0;
                else
                    ap_NS_fsm <= ap_ST_fsm_pp0_stage4;
                end if;
            when others =>  
                ap_NS_fsm <= "XXXXX";
        end case;
    end process;
    and_ln776_14_fu_678_p2 <= (or_ln776_14_fu_672_p2 and grp_fu_476_p2);
    and_ln776_15_fu_719_p2 <= (or_ln776_15_fu_713_p2 and grp_fu_470_p2);
    and_ln776_16_fu_760_p2 <= (or_ln776_16_fu_754_p2 and grp_fu_476_p2);
    and_ln776_17_fu_801_p2 <= (or_ln776_17_fu_795_p2 and grp_fu_470_p2);
    and_ln776_18_fu_842_p2 <= (or_ln776_18_fu_836_p2 and grp_fu_476_p2);
    and_ln776_19_fu_883_p2 <= (or_ln776_19_fu_877_p2 and grp_fu_470_p2);
    and_ln776_20_fu_924_p2 <= (or_ln776_20_fu_918_p2 and grp_fu_476_p2);
    and_ln776_21_fu_965_p2 <= (or_ln776_21_fu_959_p2 and grp_fu_470_p2);
    and_ln776_22_fu_1006_p2 <= (or_ln776_22_fu_1000_p2 and grp_fu_476_p2);
    and_ln776_fu_637_p2 <= (or_ln776_fu_631_p2 and grp_fu_470_p2);
    ap_CS_fsm_pp0_stage0 <= ap_CS_fsm(0);
    ap_CS_fsm_pp0_stage1 <= ap_CS_fsm(1);
    ap_CS_fsm_pp0_stage2 <= ap_CS_fsm(2);
    ap_CS_fsm_pp0_stage3 <= ap_CS_fsm(3);
    ap_CS_fsm_pp0_stage4 <= ap_CS_fsm(4);
        ap_block_pp0_stage0 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_pp0_stage0_00001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_00001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_11001_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_11001 <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;


    ap_block_pp0_stage0_subdone_assign_proc : process(ap_start, ap_enable_reg_pp0_iter0)
    begin
                ap_block_pp0_stage0_subdone <= ((ap_start = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1));
    end process;

        ap_block_pp0_stage1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage1_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage2_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage3_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_00001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_11001 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_pp0_stage4_subdone <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state10_pp0_stage4_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state11_pp0_stage0_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state12_pp0_stage1_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state13_pp0_stage2_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state14_pp0_stage3_iter2 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_block_state1_pp0_stage0_iter0_assign_proc : process(ap_start)
    begin
                ap_block_state1_pp0_stage0_iter0 <= (ap_start = ap_const_logic_0);
    end process;

        ap_block_state2_pp0_stage1_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state3_pp0_stage2_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state4_pp0_stage3_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state5_pp0_stage4_iter0 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state6_pp0_stage0_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state7_pp0_stage1_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state8_pp0_stage2_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));
        ap_block_state9_pp0_stage3_iter1 <= not((ap_const_boolean_1 = ap_const_boolean_1));

    ap_done_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1)) or ((ap_start = ap_const_logic_0) and (ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            ap_done <= ap_const_logic_1;
        else 
            ap_done <= ap_const_logic_0;
        end if; 
    end process;

    ap_enable_pp0 <= (ap_idle_pp0 xor ap_const_logic_1);

    ap_enable_reg_pp0_iter0_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0_reg)
    begin
        if ((ap_const_logic_1 = ap_CS_fsm_pp0_stage0)) then 
            ap_enable_reg_pp0_iter0 <= ap_start;
        else 
            ap_enable_reg_pp0_iter0 <= ap_enable_reg_pp0_iter0_reg;
        end if; 
    end process;


    ap_idle_assign_proc : process(ap_start, ap_CS_fsm_pp0_stage0, ap_idle_pp0)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            ap_idle <= ap_const_logic_1;
        else 
            ap_idle <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0 <= ap_const_logic_1;
        else 
            ap_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_0to1_assign_proc : process(ap_enable_reg_pp0_iter0, ap_enable_reg_pp0_iter1)
    begin
        if (((ap_enable_reg_pp0_iter1 = ap_const_logic_0) and (ap_enable_reg_pp0_iter0 = ap_const_logic_0))) then 
            ap_idle_pp0_0to1 <= ap_const_logic_1;
        else 
            ap_idle_pp0_0to1 <= ap_const_logic_0;
        end if; 
    end process;


    ap_idle_pp0_1to2_assign_proc : process(ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2)
    begin
        if (((ap_enable_reg_pp0_iter2 = ap_const_logic_0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_0))) then 
            ap_idle_pp0_1to2 <= ap_const_logic_1;
        else 
            ap_idle_pp0_1to2 <= ap_const_logic_0;
        end if; 
    end process;


    ap_ready_assign_proc : process(ap_enable_reg_pp0_iter0, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            ap_ready <= ap_const_logic_1;
        else 
            ap_ready <= ap_const_logic_0;
        end if; 
    end process;


    ap_reset_idle_pp0_assign_proc : process(ap_start, ap_idle_pp0_0to1)
    begin
        if (((ap_start = ap_const_logic_0) and (ap_idle_pp0_0to1 = ap_const_logic_1))) then 
            ap_reset_idle_pp0 <= ap_const_logic_1;
        else 
            ap_reset_idle_pp0 <= ap_const_logic_0;
        end if; 
    end process;

    bitcast_ln776_14_fu_643_p1 <= data_1_read_3_reg_1172;
    bitcast_ln776_15_fu_684_p1 <= data_2_read_3_reg_1193;
    bitcast_ln776_16_fu_725_p1 <= data_3_read_3_reg_1186;
    bitcast_ln776_17_fu_766_p1 <= data_4_read_3_reg_1215;
    bitcast_ln776_18_fu_807_p1 <= data_5_read_2_reg_1208;
    bitcast_ln776_19_fu_848_p1 <= data_6_read_2_reg_1237;
    bitcast_ln776_20_fu_889_p1 <= data_7_read_2_reg_1230;
    bitcast_ln776_21_fu_930_p1 <= data_8_read_2_reg_1259;
    bitcast_ln776_22_fu_971_p1 <= data_9_read_2_reg_1252;
    bitcast_ln776_fu_602_p1 <= data_0_read_3_reg_1179;

    grp_fu_442_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, reg_522, ap_CS_fsm_pp0_stage3, reg_534, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, data_0_read_3_reg_1179, data_2_read_3_reg_1193, and_ln776_fu_637_p2, data_4_read_3_reg_1215, and_ln776_15_fu_719_p2, and_ln776_17_fu_801_p2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_442_p0 <= reg_534;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_442_p0 <= reg_522;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_17_fu_801_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_17_fu_801_p2)))) then 
            grp_fu_442_p0 <= data_4_read_3_reg_1215;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln776_15_fu_719_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = and_ln776_15_fu_719_p2)))) then 
            grp_fu_442_p0 <= data_2_read_3_reg_1193;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln776_fu_637_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln776_fu_637_p2)))) then 
            grp_fu_442_p0 <= data_0_read_3_reg_1179;
        else 
            grp_fu_442_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_442_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, and_ln776_fu_637_p2, and_ln776_15_fu_719_p2, and_ln776_17_fu_801_p2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_442_p1 <= ap_const_lv32_BE000000;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_17_fu_801_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln776_15_fu_719_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln776_fu_637_p2)))) then 
            grp_fu_442_p1 <= ap_const_lv32_3F867D5F;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_17_fu_801_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = and_ln776_15_fu_719_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln776_fu_637_p2)))) then 
            grp_fu_442_p1 <= ap_const_lv32_44800000;
        else 
            grp_fu_442_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_448_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage3, reg_528, reg_540, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, data_1_read_3_reg_1172, data_3_read_3_reg_1186, and_ln776_14_fu_678_p2, data_5_read_2_reg_1208, and_ln776_16_fu_760_p2, and_ln776_18_fu_842_p2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            grp_fu_448_p0 <= reg_540;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1))) then 
            grp_fu_448_p0 <= reg_528;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_18_fu_842_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_18_fu_842_p2)))) then 
            grp_fu_448_p0 <= data_5_read_2_reg_1208;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln776_16_fu_760_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = and_ln776_16_fu_760_p2)))) then 
            grp_fu_448_p0 <= data_3_read_3_reg_1186;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln776_14_fu_678_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln776_14_fu_678_p2)))) then 
            grp_fu_448_p0 <= data_1_read_3_reg_1172;
        else 
            grp_fu_448_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_448_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, and_ln776_14_fu_678_p2, and_ln776_16_fu_760_p2, and_ln776_18_fu_842_p2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0)))) then 
            grp_fu_448_p1 <= ap_const_lv32_BE000000;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_18_fu_842_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln776_16_fu_760_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln776_14_fu_678_p2)))) then 
            grp_fu_448_p1 <= ap_const_lv32_3F867D5F;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_18_fu_842_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = and_ln776_16_fu_760_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln776_14_fu_678_p2)))) then 
            grp_fu_448_p1 <= ap_const_lv32_44800000;
        else 
            grp_fu_448_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_456_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage3, reg_546, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, reg_568, reg_580, data_6_read_2_reg_1237, data_8_read_2_reg_1259, and_ln776_19_fu_883_p2, and_ln776_21_fu_965_p2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_456_p0 <= reg_580;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_456_p0 <= reg_568;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_456_p0 <= reg_546;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln776_21_fu_965_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln776_21_fu_965_p2)))) then 
            grp_fu_456_p0 <= data_8_read_2_reg_1259;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_19_fu_883_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_19_fu_883_p2)))) then 
            grp_fu_456_p0 <= data_6_read_2_reg_1237;
        else 
            grp_fu_456_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_456_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, and_ln776_19_fu_883_p2, and_ln776_21_fu_965_p2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_456_p1 <= ap_const_lv32_BE000000;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_19_fu_883_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln776_21_fu_965_p2)))) then 
            grp_fu_456_p1 <= ap_const_lv32_3F867D5F;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_19_fu_883_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln776_21_fu_965_p2)))) then 
            grp_fu_456_p1 <= ap_const_lv32_44800000;
        else 
            grp_fu_456_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_462_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage3, reg_552, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, reg_574, reg_586, data_7_read_2_reg_1230, data_9_read_2_reg_1252, and_ln776_20_fu_924_p2, and_ln776_22_fu_1006_p2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            grp_fu_462_p0 <= reg_586;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            grp_fu_462_p0 <= reg_574;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            grp_fu_462_p0 <= reg_552;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln776_22_fu_1006_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln776_22_fu_1006_p2)))) then 
            grp_fu_462_p0 <= data_9_read_2_reg_1252;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_20_fu_924_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_20_fu_924_p2)))) then 
            grp_fu_462_p0 <= data_7_read_2_reg_1230;
        else 
            grp_fu_462_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_462_p1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, and_ln776_20_fu_924_p2, and_ln776_22_fu_1006_p2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1)))) then 
            grp_fu_462_p1 <= ap_const_lv32_BE000000;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_20_fu_924_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln776_22_fu_1006_p2)))) then 
            grp_fu_462_p1 <= ap_const_lv32_3F867D5F;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter0 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_20_fu_924_p2)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln776_22_fu_1006_p2)))) then 
            grp_fu_462_p1 <= ap_const_lv32_44800000;
        else 
            grp_fu_462_p1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_470_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage4, data_0_read, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_port_reg_data_2_read, ap_port_reg_data_4_read, ap_port_reg_data_6_read, ap_port_reg_data_8_read, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_fu_470_p0 <= ap_port_reg_data_8_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_fu_470_p0 <= ap_port_reg_data_6_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_470_p0 <= ap_port_reg_data_4_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_470_p0 <= ap_port_reg_data_2_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_470_p0 <= data_0_read;
            else 
                grp_fu_470_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_470_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_fu_476_p0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter0, ap_block_pp0_stage0, ap_CS_fsm_pp0_stage4, data_1_read, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_port_reg_data_3_read, ap_port_reg_data_5_read, ap_port_reg_data_7_read, ap_port_reg_data_9_read, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1)
    begin
        if ((ap_enable_reg_pp0_iter0 = ap_const_logic_1)) then
            if (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4))) then 
                grp_fu_476_p0 <= ap_port_reg_data_9_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3))) then 
                grp_fu_476_p0 <= ap_port_reg_data_7_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
                grp_fu_476_p0 <= ap_port_reg_data_5_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
                grp_fu_476_p0 <= ap_port_reg_data_3_read;
            elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
                grp_fu_476_p0 <= data_1_read;
            else 
                grp_fu_476_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
            end if;
        else 
            grp_fu_476_p0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    grp_fu_490_p4 <= grp_p_hls_fptosi_float_i32_fu_432_ap_return(31 downto 10);
    grp_fu_500_p2 <= "0" when (grp_fu_490_p4 = ap_const_lv22_0) else "1";
    grp_fu_506_p4 <= grp_p_hls_fptosi_float_i32_fu_437_ap_return(31 downto 10);
    grp_fu_516_p2 <= "0" when (grp_fu_506_p4 = ap_const_lv22_0) else "1";

    grp_p_hls_fptosi_float_i32_fu_432_x_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage3, reg_558, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, reg_592, and_ln776_reg_1200_pp0_iter1_reg, and_ln776_15_reg_1222_pp0_iter1_reg, and_ln776_17_reg_1244_pp0_iter1_reg, and_ln776_19_reg_1266_pp0_iter1_reg, and_ln776_21_reg_1274_pp0_iter2_reg, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_17_reg_1244_pp0_iter1_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln776_19_reg_1266_pp0_iter1_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln776_21_reg_1274_pp0_iter2_reg)))) then 
            grp_p_hls_fptosi_float_i32_fu_432_x <= reg_592;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_15_reg_1222_pp0_iter1_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = and_ln776_reg_1200_pp0_iter1_reg)))) then 
            grp_p_hls_fptosi_float_i32_fu_432_x <= reg_558;
        else 
            grp_p_hls_fptosi_float_i32_fu_432_x <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    grp_p_hls_fptosi_float_i32_fu_437_x_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, reg_563, reg_597, and_ln776_14_reg_1204_pp0_iter1_reg, and_ln776_16_reg_1226_pp0_iter1_reg, and_ln776_18_reg_1248_pp0_iter1_reg, and_ln776_20_reg_1270_pp0_iter1_reg, and_ln776_22_reg_1278_pp0_iter2_reg, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_18_reg_1248_pp0_iter1_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln776_20_reg_1270_pp0_iter1_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln776_22_reg_1278_pp0_iter2_reg)))) then 
            grp_p_hls_fptosi_float_i32_fu_437_x <= reg_597;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_16_reg_1226_pp0_iter1_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = and_ln776_14_reg_1204_pp0_iter1_reg)))) then 
            grp_p_hls_fptosi_float_i32_fu_437_x <= reg_563;
        else 
            grp_p_hls_fptosi_float_i32_fu_437_x <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;

    icmp_ln776_29_fu_625_p2 <= "1" when (trunc_ln776_fu_615_p1 = ap_const_lv23_0) else "0";
    icmp_ln776_30_fu_660_p2 <= "0" when (tmp_33_fu_646_p4 = ap_const_lv8_FF) else "1";
    icmp_ln776_31_fu_666_p2 <= "1" when (trunc_ln776_14_fu_656_p1 = ap_const_lv23_0) else "0";
    icmp_ln776_32_fu_701_p2 <= "0" when (tmp_35_fu_687_p4 = ap_const_lv8_FF) else "1";
    icmp_ln776_33_fu_707_p2 <= "1" when (trunc_ln776_15_fu_697_p1 = ap_const_lv23_0) else "0";
    icmp_ln776_34_fu_742_p2 <= "0" when (tmp_37_fu_728_p4 = ap_const_lv8_FF) else "1";
    icmp_ln776_35_fu_748_p2 <= "1" when (trunc_ln776_16_fu_738_p1 = ap_const_lv23_0) else "0";
    icmp_ln776_36_fu_783_p2 <= "0" when (tmp_39_fu_769_p4 = ap_const_lv8_FF) else "1";
    icmp_ln776_37_fu_789_p2 <= "1" when (trunc_ln776_17_fu_779_p1 = ap_const_lv23_0) else "0";
    icmp_ln776_38_fu_824_p2 <= "0" when (tmp_41_fu_810_p4 = ap_const_lv8_FF) else "1";
    icmp_ln776_39_fu_830_p2 <= "1" when (trunc_ln776_18_fu_820_p1 = ap_const_lv23_0) else "0";
    icmp_ln776_40_fu_865_p2 <= "0" when (tmp_43_fu_851_p4 = ap_const_lv8_FF) else "1";
    icmp_ln776_41_fu_871_p2 <= "1" when (trunc_ln776_19_fu_861_p1 = ap_const_lv23_0) else "0";
    icmp_ln776_42_fu_906_p2 <= "0" when (tmp_45_fu_892_p4 = ap_const_lv8_FF) else "1";
    icmp_ln776_43_fu_912_p2 <= "1" when (trunc_ln776_20_fu_902_p1 = ap_const_lv23_0) else "0";
    icmp_ln776_44_fu_947_p2 <= "0" when (tmp_47_fu_933_p4 = ap_const_lv8_FF) else "1";
    icmp_ln776_45_fu_953_p2 <= "1" when (trunc_ln776_21_fu_943_p1 = ap_const_lv23_0) else "0";
    icmp_ln776_46_fu_988_p2 <= "0" when (tmp_49_fu_974_p4 = ap_const_lv8_FF) else "1";
    icmp_ln776_47_fu_994_p2 <= "1" when (trunc_ln776_22_fu_984_p1 = ap_const_lv23_0) else "0";
    icmp_ln776_fu_619_p2 <= "0" when (tmp_31_fu_605_p4 = ap_const_lv8_FF) else "1";
    or_ln776_14_fu_672_p2 <= (icmp_ln776_31_fu_666_p2 or icmp_ln776_30_fu_660_p2);
    or_ln776_15_fu_713_p2 <= (icmp_ln776_33_fu_707_p2 or icmp_ln776_32_fu_701_p2);
    or_ln776_16_fu_754_p2 <= (icmp_ln776_35_fu_748_p2 or icmp_ln776_34_fu_742_p2);
    or_ln776_17_fu_795_p2 <= (icmp_ln776_37_fu_789_p2 or icmp_ln776_36_fu_783_p2);
    or_ln776_18_fu_836_p2 <= (icmp_ln776_39_fu_830_p2 or icmp_ln776_38_fu_824_p2);
    or_ln776_19_fu_877_p2 <= (icmp_ln776_41_fu_871_p2 or icmp_ln776_40_fu_865_p2);
    or_ln776_20_fu_918_p2 <= (icmp_ln776_43_fu_912_p2 or icmp_ln776_42_fu_906_p2);
    or_ln776_21_fu_959_p2 <= (icmp_ln776_45_fu_953_p2 or icmp_ln776_44_fu_947_p2);
    or_ln776_22_fu_1000_p2 <= (icmp_ln776_47_fu_994_p2 or icmp_ln776_46_fu_988_p2);
    or_ln776_fu_631_p2 <= (icmp_ln776_fu_619_p2 or icmp_ln776_29_fu_625_p2);
    res_addr_29_gep_fu_192_p3 <= ap_const_lv64_0(4 - 1 downto 0);
    res_addr_31_gep_fu_215_p3 <= ap_const_lv64_1(4 - 1 downto 0);
    res_addr_33_gep_fu_249_p3 <= ap_const_lv64_2(4 - 1 downto 0);
    res_addr_35_gep_fu_267_p3 <= ap_const_lv64_3(4 - 1 downto 0);
    res_addr_37_gep_fu_301_p3 <= ap_const_lv64_4(4 - 1 downto 0);
    res_addr_39_gep_fu_319_p3 <= ap_const_lv64_5(4 - 1 downto 0);
    res_addr_41_gep_fu_353_p3 <= ap_const_lv64_6(4 - 1 downto 0);
    res_addr_43_gep_fu_371_p3 <= ap_const_lv64_7(4 - 1 downto 0);
    res_addr_45_gep_fu_405_p3 <= ap_const_lv64_8(4 - 1 downto 0);
    res_addr_47_gep_fu_423_p3 <= ap_const_lv64_9(4 - 1 downto 0);

    res_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, and_ln776_reg_1200_pp0_iter1_reg, and_ln776_15_reg_1222_pp0_iter1_reg, and_ln776_17_reg_1244_pp0_iter1_reg, and_ln776_19_reg_1266_pp0_iter1_reg, and_ln776_21_reg_1274_pp0_iter2_reg, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1, res_addr_29_gep_fu_192_p3, res_addr_33_gep_fu_249_p3, res_addr_37_gep_fu_301_p3, res_addr_41_gep_fu_353_p3, res_addr_45_gep_fu_405_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_21_reg_1274_pp0_iter2_reg))) then 
            res_address0 <= res_addr_45_gep_fu_405_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_21_reg_1274_pp0_iter2_reg))) then 
            res_address0 <= ap_const_lv64_8(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln776_19_reg_1266_pp0_iter1_reg))) then 
            res_address0 <= res_addr_41_gep_fu_353_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = and_ln776_19_reg_1266_pp0_iter1_reg))) then 
            res_address0 <= ap_const_lv64_6(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln776_17_reg_1244_pp0_iter1_reg))) then 
            res_address0 <= res_addr_37_gep_fu_301_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln776_17_reg_1244_pp0_iter1_reg))) then 
            res_address0 <= ap_const_lv64_4(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln776_15_reg_1222_pp0_iter1_reg))) then 
            res_address0 <= res_addr_33_gep_fu_249_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln776_15_reg_1222_pp0_iter1_reg))) then 
            res_address0 <= ap_const_lv64_2(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_reg_1200_pp0_iter1_reg))) then 
            res_address0 <= res_addr_29_gep_fu_192_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_reg_1200_pp0_iter1_reg))) then 
            res_address0 <= ap_const_lv64_0(4 - 1 downto 0);
        else 
            res_address0 <= "XXXX";
        end if; 
    end process;


    res_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, and_ln776_14_reg_1204_pp0_iter1_reg, and_ln776_16_reg_1226_pp0_iter1_reg, and_ln776_18_reg_1248_pp0_iter1_reg, and_ln776_20_reg_1270_pp0_iter1_reg, and_ln776_22_reg_1278_pp0_iter2_reg, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1, res_addr_31_gep_fu_215_p3, res_addr_35_gep_fu_267_p3, res_addr_39_gep_fu_319_p3, res_addr_43_gep_fu_371_p3, res_addr_47_gep_fu_423_p3)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_22_reg_1278_pp0_iter2_reg))) then 
            res_address1 <= res_addr_47_gep_fu_423_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_22_reg_1278_pp0_iter2_reg))) then 
            res_address1 <= ap_const_lv64_9(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln776_20_reg_1270_pp0_iter1_reg))) then 
            res_address1 <= res_addr_43_gep_fu_371_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = and_ln776_20_reg_1270_pp0_iter1_reg))) then 
            res_address1 <= ap_const_lv64_7(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln776_18_reg_1248_pp0_iter1_reg))) then 
            res_address1 <= res_addr_39_gep_fu_319_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln776_18_reg_1248_pp0_iter1_reg))) then 
            res_address1 <= ap_const_lv64_5(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln776_16_reg_1226_pp0_iter1_reg))) then 
            res_address1 <= res_addr_35_gep_fu_267_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln776_16_reg_1226_pp0_iter1_reg))) then 
            res_address1 <= ap_const_lv64_3(4 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_14_reg_1204_pp0_iter1_reg))) then 
            res_address1 <= res_addr_31_gep_fu_215_p3;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_14_reg_1204_pp0_iter1_reg))) then 
            res_address1 <= ap_const_lv64_1(4 - 1 downto 0);
        else 
            res_address1 <= "XXXX";
        end if; 
    end process;


    res_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, and_ln776_reg_1200_pp0_iter1_reg, and_ln776_15_reg_1222_pp0_iter1_reg, and_ln776_17_reg_1244_pp0_iter1_reg, and_ln776_19_reg_1266_pp0_iter1_reg, and_ln776_21_reg_1274_pp0_iter2_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_21_reg_1274_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_21_reg_1274_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_reg_1200_pp0_iter1_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_reg_1200_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln776_15_reg_1222_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln776_15_reg_1222_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_lv1_1 = and_ln776_19_reg_1266_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_lv1_0 = and_ln776_19_reg_1266_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln776_17_reg_1244_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln776_17_reg_1244_pp0_iter1_reg)))) then 
            res_ce0 <= ap_const_logic_1;
        else 
            res_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    res_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, and_ln776_14_reg_1204_pp0_iter1_reg, and_ln776_16_reg_1226_pp0_iter1_reg, and_ln776_18_reg_1248_pp0_iter1_reg, and_ln776_20_reg_1270_pp0_iter1_reg, and_ln776_22_reg_1278_pp0_iter2_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_22_reg_1278_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_22_reg_1278_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_14_reg_1204_pp0_iter1_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_14_reg_1204_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln776_16_reg_1226_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln776_16_reg_1226_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_lv1_1 = and_ln776_20_reg_1270_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_lv1_0 = and_ln776_20_reg_1270_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln776_18_reg_1248_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln776_18_reg_1248_pp0_iter1_reg)))) then 
            res_ce1 <= ap_const_logic_1;
        else 
            res_ce1 <= ap_const_logic_0;
        end if; 
    end process;


    res_d0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, selu_table26_q0, ap_CS_fsm_pp0_stage3, reg_522_pp0_iter1_reg, reg_534_pp0_iter1_reg, reg_546_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, reg_568_pp0_iter2_reg, reg_580_pp0_iter2_reg, and_ln776_reg_1200_pp0_iter1_reg, and_ln776_15_reg_1222_pp0_iter1_reg, and_ln776_17_reg_1244_pp0_iter1_reg, and_ln776_19_reg_1266_pp0_iter1_reg, and_ln776_21_reg_1274_pp0_iter2_reg, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_21_reg_1274_pp0_iter2_reg))) then 
            res_d0 <= reg_580_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln776_19_reg_1266_pp0_iter1_reg))) then 
            res_d0 <= reg_568_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln776_17_reg_1244_pp0_iter1_reg))) then 
            res_d0 <= reg_546_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln776_15_reg_1222_pp0_iter1_reg))) then 
            res_d0 <= reg_534_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_reg_1200_pp0_iter1_reg))) then 
            res_d0 <= reg_522_pp0_iter1_reg;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_21_reg_1274_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_reg_1200_pp0_iter1_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln776_15_reg_1222_pp0_iter1_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = and_ln776_19_reg_1266_pp0_iter1_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln776_17_reg_1244_pp0_iter1_reg)))) then 
            res_d0 <= selu_table26_q0;
        else 
            res_d0 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    res_d1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, selu_table26_q1, ap_CS_fsm_pp0_stage3, reg_528_pp0_iter1_reg, reg_540_pp0_iter1_reg, reg_552_pp0_iter2_reg, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, reg_574_pp0_iter2_reg, reg_586_pp0_iter2_reg, and_ln776_14_reg_1204_pp0_iter1_reg, and_ln776_16_reg_1226_pp0_iter1_reg, and_ln776_18_reg_1248_pp0_iter1_reg, and_ln776_20_reg_1270_pp0_iter1_reg, and_ln776_22_reg_1278_pp0_iter2_reg, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_22_reg_1278_pp0_iter2_reg))) then 
            res_d1 <= reg_586_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_1 = and_ln776_20_reg_1270_pp0_iter1_reg))) then 
            res_d1 <= reg_574_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_1 = and_ln776_18_reg_1248_pp0_iter1_reg))) then 
            res_d1 <= reg_552_pp0_iter2_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_1 = and_ln776_16_reg_1226_pp0_iter1_reg))) then 
            res_d1 <= reg_540_pp0_iter1_reg;
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_14_reg_1204_pp0_iter1_reg))) then 
            res_d1 <= reg_528_pp0_iter1_reg;
        elsif ((((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_22_reg_1278_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_14_reg_1204_pp0_iter1_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_lv1_0 = and_ln776_16_reg_1226_pp0_iter1_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_lv1_0 = and_ln776_20_reg_1270_pp0_iter1_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_lv1_0 = and_ln776_18_reg_1248_pp0_iter1_reg)))) then 
            res_d1 <= selu_table26_q1;
        else 
            res_d1 <= "XXXXXXXXXXXXXXXXXXXXXXXXXXXXXXXX";
        end if; 
    end process;


    res_we0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, and_ln776_reg_1200_pp0_iter1_reg, and_ln776_15_reg_1222_pp0_iter1_reg, and_ln776_17_reg_1244_pp0_iter1_reg, and_ln776_19_reg_1266_pp0_iter1_reg, and_ln776_21_reg_1274_pp0_iter2_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_21_reg_1274_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_21_reg_1274_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_reg_1200_pp0_iter1_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_reg_1200_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln776_15_reg_1222_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln776_15_reg_1222_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_lv1_1 = and_ln776_19_reg_1266_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_lv1_0 = and_ln776_19_reg_1266_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln776_17_reg_1244_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln776_17_reg_1244_pp0_iter1_reg)))) then 
            res_we0 <= ap_const_logic_1;
        else 
            res_we0 <= ap_const_logic_0;
        end if; 
    end process;


    res_we1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001, and_ln776_14_reg_1204_pp0_iter1_reg, and_ln776_16_reg_1226_pp0_iter1_reg, and_ln776_18_reg_1248_pp0_iter1_reg, and_ln776_20_reg_1270_pp0_iter1_reg, and_ln776_22_reg_1278_pp0_iter2_reg)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_22_reg_1278_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_22_reg_1278_pp0_iter2_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_1 = and_ln776_14_reg_1204_pp0_iter1_reg)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1) and (ap_const_lv1_0 = and_ln776_14_reg_1204_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_1 = and_ln776_16_reg_1226_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001) and (ap_const_lv1_0 = and_ln776_16_reg_1226_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_lv1_1 = and_ln776_20_reg_1270_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001) and (ap_const_lv1_0 = and_ln776_20_reg_1270_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_1 = and_ln776_18_reg_1248_pp0_iter1_reg)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001) and (ap_const_lv1_0 = and_ln776_18_reg_1248_pp0_iter1_reg)))) then 
            res_we1 <= ap_const_logic_1;
        else 
            res_we1 <= ap_const_logic_0;
        end if; 
    end process;

    select_ln780_1_fu_1028_p3 <= 
        ap_const_lv10_3FF when (grp_fu_516_p2(0) = '1') else 
        trunc_ln780_10_fu_1024_p1;
    select_ln780_2_fu_1048_p3 <= 
        ap_const_lv10_3FF when (grp_fu_500_p2(0) = '1') else 
        trunc_ln780_11_fu_1044_p1;
    select_ln780_3_fu_1060_p3 <= 
        ap_const_lv10_3FF when (grp_fu_516_p2(0) = '1') else 
        trunc_ln780_12_fu_1056_p1;
    select_ln780_4_fu_1080_p3 <= 
        ap_const_lv10_3FF when (grp_fu_500_p2(0) = '1') else 
        trunc_ln780_13_fu_1076_p1;
    select_ln780_5_fu_1092_p3 <= 
        ap_const_lv10_3FF when (grp_fu_516_p2(0) = '1') else 
        trunc_ln780_14_fu_1088_p1;
    select_ln780_6_fu_1112_p3 <= 
        ap_const_lv10_3FF when (grp_fu_500_p2(0) = '1') else 
        trunc_ln780_15_fu_1108_p1;
    select_ln780_7_fu_1124_p3 <= 
        ap_const_lv10_3FF when (grp_fu_516_p2(0) = '1') else 
        trunc_ln780_16_fu_1120_p1;
    select_ln780_8_fu_1144_p3 <= 
        ap_const_lv10_3FF when (grp_fu_500_p2(0) = '1') else 
        trunc_ln780_17_fu_1140_p1;
    select_ln780_9_fu_1156_p3 <= 
        ap_const_lv10_3FF when (grp_fu_516_p2(0) = '1') else 
        trunc_ln780_18_fu_1152_p1;
    select_ln780_fu_1016_p3 <= 
        ap_const_lv10_3FF when (grp_fu_500_p2(0) = '1') else 
        trunc_ln780_fu_1012_p1;

    selu_table26_address0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1, zext_ln781_fu_1036_p1, zext_ln781_15_fu_1068_p1, zext_ln781_17_fu_1100_p1, zext_ln781_19_fu_1132_p1, zext_ln781_21_fu_1164_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            selu_table26_address0 <= zext_ln781_21_fu_1164_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            selu_table26_address0 <= zext_ln781_19_fu_1132_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            selu_table26_address0 <= zext_ln781_17_fu_1100_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            selu_table26_address0 <= zext_ln781_15_fu_1068_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            selu_table26_address0 <= zext_ln781_fu_1036_p1(10 - 1 downto 0);
        else 
            selu_table26_address0 <= "XXXXXXXXXX";
        end if; 
    end process;


    selu_table26_address1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_block_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, ap_CS_fsm_pp0_stage3, ap_CS_fsm_pp0_stage1, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2, ap_block_pp0_stage3, ap_block_pp0_stage4, ap_block_pp0_stage1, zext_ln781_14_fu_1040_p1, zext_ln781_16_fu_1072_p1, zext_ln781_18_fu_1104_p1, zext_ln781_20_fu_1136_p1, zext_ln781_22_fu_1168_p1)
    begin
        if (((ap_const_boolean_0 = ap_block_pp0_stage2) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2))) then 
            selu_table26_address1 <= zext_ln781_22_fu_1168_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage1) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1))) then 
            selu_table26_address1 <= zext_ln781_20_fu_1136_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage0) and (ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0))) then 
            selu_table26_address1 <= zext_ln781_18_fu_1104_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage4) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            selu_table26_address1 <= zext_ln781_16_fu_1072_p1(10 - 1 downto 0);
        elsif (((ap_const_boolean_0 = ap_block_pp0_stage3) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1))) then 
            selu_table26_address1 <= zext_ln781_14_fu_1040_p1(10 - 1 downto 0);
        else 
            selu_table26_address1 <= "XXXXXXXXXX";
        end if; 
    end process;


    selu_table26_ce0_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            selu_table26_ce0 <= ap_const_logic_1;
        else 
            selu_table26_ce0 <= ap_const_logic_0;
        end if; 
    end process;


    selu_table26_ce1_assign_proc : process(ap_CS_fsm_pp0_stage0, ap_enable_reg_pp0_iter1, ap_enable_reg_pp0_iter2, ap_CS_fsm_pp0_stage4, ap_block_pp0_stage4_11001, ap_CS_fsm_pp0_stage3, ap_block_pp0_stage3_11001, ap_block_pp0_stage0_11001, ap_CS_fsm_pp0_stage1, ap_block_pp0_stage1_11001, ap_CS_fsm_pp0_stage2, ap_block_pp0_stage2_11001)
    begin
        if ((((ap_const_boolean_0 = ap_block_pp0_stage3_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage3) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_const_boolean_0 = ap_block_pp0_stage4_11001) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage4) and (ap_enable_reg_pp0_iter1 = ap_const_logic_1)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage0) and (ap_const_boolean_0 = ap_block_pp0_stage0_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage2) and (ap_const_boolean_0 = ap_block_pp0_stage2_11001)) or ((ap_enable_reg_pp0_iter2 = ap_const_logic_1) and (ap_const_logic_1 = ap_CS_fsm_pp0_stage1) and (ap_const_boolean_0 = ap_block_pp0_stage1_11001)))) then 
            selu_table26_ce1 <= ap_const_logic_1;
        else 
            selu_table26_ce1 <= ap_const_logic_0;
        end if; 
    end process;

    tmp_31_fu_605_p4 <= bitcast_ln776_fu_602_p1(30 downto 23);
    tmp_33_fu_646_p4 <= bitcast_ln776_14_fu_643_p1(30 downto 23);
    tmp_35_fu_687_p4 <= bitcast_ln776_15_fu_684_p1(30 downto 23);
    tmp_37_fu_728_p4 <= bitcast_ln776_16_fu_725_p1(30 downto 23);
    tmp_39_fu_769_p4 <= bitcast_ln776_17_fu_766_p1(30 downto 23);
    tmp_41_fu_810_p4 <= bitcast_ln776_18_fu_807_p1(30 downto 23);
    tmp_43_fu_851_p4 <= bitcast_ln776_19_fu_848_p1(30 downto 23);
    tmp_45_fu_892_p4 <= bitcast_ln776_20_fu_889_p1(30 downto 23);
    tmp_47_fu_933_p4 <= bitcast_ln776_21_fu_930_p1(30 downto 23);
    tmp_49_fu_974_p4 <= bitcast_ln776_22_fu_971_p1(30 downto 23);
    trunc_ln776_14_fu_656_p1 <= bitcast_ln776_14_fu_643_p1(23 - 1 downto 0);
    trunc_ln776_15_fu_697_p1 <= bitcast_ln776_15_fu_684_p1(23 - 1 downto 0);
    trunc_ln776_16_fu_738_p1 <= bitcast_ln776_16_fu_725_p1(23 - 1 downto 0);
    trunc_ln776_17_fu_779_p1 <= bitcast_ln776_17_fu_766_p1(23 - 1 downto 0);
    trunc_ln776_18_fu_820_p1 <= bitcast_ln776_18_fu_807_p1(23 - 1 downto 0);
    trunc_ln776_19_fu_861_p1 <= bitcast_ln776_19_fu_848_p1(23 - 1 downto 0);
    trunc_ln776_20_fu_902_p1 <= bitcast_ln776_20_fu_889_p1(23 - 1 downto 0);
    trunc_ln776_21_fu_943_p1 <= bitcast_ln776_21_fu_930_p1(23 - 1 downto 0);
    trunc_ln776_22_fu_984_p1 <= bitcast_ln776_22_fu_971_p1(23 - 1 downto 0);
    trunc_ln776_fu_615_p1 <= bitcast_ln776_fu_602_p1(23 - 1 downto 0);
    trunc_ln780_10_fu_1024_p1 <= grp_p_hls_fptosi_float_i32_fu_437_ap_return(10 - 1 downto 0);
    trunc_ln780_11_fu_1044_p1 <= grp_p_hls_fptosi_float_i32_fu_432_ap_return(10 - 1 downto 0);
    trunc_ln780_12_fu_1056_p1 <= grp_p_hls_fptosi_float_i32_fu_437_ap_return(10 - 1 downto 0);
    trunc_ln780_13_fu_1076_p1 <= grp_p_hls_fptosi_float_i32_fu_432_ap_return(10 - 1 downto 0);
    trunc_ln780_14_fu_1088_p1 <= grp_p_hls_fptosi_float_i32_fu_437_ap_return(10 - 1 downto 0);
    trunc_ln780_15_fu_1108_p1 <= grp_p_hls_fptosi_float_i32_fu_432_ap_return(10 - 1 downto 0);
    trunc_ln780_16_fu_1120_p1 <= grp_p_hls_fptosi_float_i32_fu_437_ap_return(10 - 1 downto 0);
    trunc_ln780_17_fu_1140_p1 <= grp_p_hls_fptosi_float_i32_fu_432_ap_return(10 - 1 downto 0);
    trunc_ln780_18_fu_1152_p1 <= grp_p_hls_fptosi_float_i32_fu_437_ap_return(10 - 1 downto 0);
    trunc_ln780_fu_1012_p1 <= grp_p_hls_fptosi_float_i32_fu_432_ap_return(10 - 1 downto 0);
    zext_ln781_14_fu_1040_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln780_1_reg_1287),64));
    zext_ln781_15_fu_1068_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln780_2_reg_1302),64));
    zext_ln781_16_fu_1072_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln780_3_reg_1307),64));
    zext_ln781_17_fu_1100_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln780_4_reg_1322),64));
    zext_ln781_18_fu_1104_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln780_5_reg_1327),64));
    zext_ln781_19_fu_1132_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln780_6_reg_1342),64));
    zext_ln781_20_fu_1136_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln780_7_reg_1347),64));
    zext_ln781_21_fu_1164_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln780_8_reg_1362),64));
    zext_ln781_22_fu_1168_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln780_9_reg_1367),64));
    zext_ln781_fu_1036_p1 <= std_logic_vector(IEEE.numeric_std.resize(unsigned(select_ln780_reg_1282),64));
end behav;
