#-----------------------------------------------------------
# Vivado v2018.3 (64-bit)
# SW Build 2405991 on Thu Dec  6 23:38:27 MST 2018
# IP Build 2404404 on Fri Dec  7 01:43:56 MST 2018
# Start of session at: Sun May 14 12:03:58 2023
# Process ID: 29416
# Current directory: D:/Vivado_Sobel/SobelEdgeDetection/SobelEdgeDetection-master/Synthesizable/UART_RX/UART_RX.runs/impl_1
# Command line: vivado.exe -log top_level_test.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source top_level_test.tcl -notrace
# Log file: D:/Vivado_Sobel/SobelEdgeDetection/SobelEdgeDetection-master/Synthesizable/UART_RX/UART_RX.runs/impl_1/top_level_test.vdi
# Journal file: D:/Vivado_Sobel/SobelEdgeDetection/SobelEdgeDetection-master/Synthesizable/UART_RX/UART_RX.runs/impl_1\vivado.jou
#-----------------------------------------------------------
source top_level_test.tcl -notrace
Command: link_design -top top_level_test -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 187 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [D:/Vivado_Sobel/SobelEdgeDetection/SobelEdgeDetection-master/Synthesizable/UART_RX/UART_RX.srcs/constrs_1/imports/new/Constraints.xdc]
Finished Parsing XDC File [D:/Vivado_Sobel/SobelEdgeDetection/SobelEdgeDetection-master/Synthesizable/UART_RX/UART_RX.srcs/constrs_1/imports/new/Constraints.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 616.496 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 128 instances were transformed.
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 64 instances
  RAM64X1D => RAM64X1D (RAMD64E, RAMD64E): 64 instances

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 616.496 ; gain = 337.953
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port o_data[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port o_data[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port o_data[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port o_data[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port o_data[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port o_data[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port o_data[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port o_data[7] expects both input and output buffering but the buffers are incomplete.
INFO: [Project 1-461] DRC finished with 0 Errors, 8 Warnings
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.916 . Memory (MB): peak = 627.402 ; gain = 10.906

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 24f86f44e

Time (s): cpu = 00:00:08 ; elapsed = 00:00:14 . Memory (MB): peak = 1188.098 ; gain = 560.695

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 24f86f44e

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.155 . Memory (MB): peak = 1282.438 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 237746bd1

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.204 . Memory (MB): peak = 1282.438 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 23fb78964

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.296 . Memory (MB): peak = 1282.438 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 8 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 23fb78964

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.448 . Memory (MB): peak = 1282.438 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 1dcb4bc7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.719 . Memory (MB): peak = 1282.438 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 1dcb4bc7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.740 . Memory (MB): peak = 1282.438 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               8  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1282.438 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 1dcb4bc7a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.754 . Memory (MB): peak = 1282.438 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1dcb4bc7a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 1282.438 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1dcb4bc7a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1282.438 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1282.438 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 1dcb4bc7a

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1282.438 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
23 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:18 . Memory (MB): peak = 1282.438 ; gain = 665.941
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1282.438 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.095 . Memory (MB): peak = 1282.438 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1282.438 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_Sobel/SobelEdgeDetection/SobelEdgeDetection-master/Synthesizable/UART_RX/UART_RX.runs/impl_1/top_level_test_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_level_test_drc_opted.rpt -pb top_level_test_drc_opted.pb -rpx top_level_test_drc_opted.rpx
Command: report_drc -file top_level_test_drc_opted.rpt -pb top_level_test_drc_opted.pb -rpx top_level_test_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'D:/xixi/Vivado18/Vivado/2018.3/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Vivado_Sobel/SobelEdgeDetection/SobelEdgeDetection-master/Synthesizable/UART_RX/UART_RX.runs/impl_1/top_level_test_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1282.438 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port o_data[0] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port o_data[1] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port o_data[2] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port o_data[3] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port o_data[4] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port o_data[5] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port o_data[6] expects both input and output buffering but the buffers are incomplete.
WARNING: [DRC RPBF-3] IO port buffering is incomplete: Device port o_data[7] expects both input and output buffering but the buffers are incomplete.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 8 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1282.438 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1a4258193

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1282.438 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1282.438 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: f762c85f

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1287.715 ; gain = 5.277

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f5fbc1e3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1297.754 ; gain = 15.316

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f5fbc1e3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1297.754 ; gain = 15.316
Phase 1 Placer Initialization | Checksum: 1f5fbc1e3

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1297.754 ; gain = 15.316

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1466d7f0c

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 1297.754 ; gain = 15.316

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1297.754 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1c9a78d87

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1297.754 ; gain = 15.316
Phase 2 Global Placement | Checksum: 1b8c992b4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1297.754 ; gain = 15.316

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1b8c992b4

Time (s): cpu = 00:00:04 ; elapsed = 00:00:06 . Memory (MB): peak = 1297.754 ; gain = 15.316

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 134153842

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1297.754 ; gain = 15.316

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1235ccc43

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1297.754 ; gain = 15.316

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: cb47f5ed

Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 1297.754 ; gain = 15.316

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1655d6ee3

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1297.754 ; gain = 15.316

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1bdb62a8d

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1297.754 ; gain = 15.316

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 12542d323

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1297.754 ; gain = 15.316
Phase 3 Detail Placement | Checksum: 12542d323

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1297.754 ; gain = 15.316

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 22d1f1255

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 22d1f1255

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1304.750 ; gain = 22.312
INFO: [Place 30-746] Post Placement Timing Summary WNS=4.242. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 24cd2f3b6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1304.750 ; gain = 22.312
Phase 4.1 Post Commit Optimization | Checksum: 24cd2f3b6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1304.750 ; gain = 22.312

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 24cd2f3b6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1304.750 ; gain = 22.312

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 24cd2f3b6

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1304.750 ; gain = 22.312

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1304.750 ; gain = 0.000
Phase 4.4 Final Placement Cleanup | Checksum: 1c0378671

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1304.750 ; gain = 22.312
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1c0378671

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1304.750 ; gain = 22.312
Ending Placer Task | Checksum: c44c8daa

Time (s): cpu = 00:00:05 ; elapsed = 00:00:08 . Memory (MB): peak = 1304.750 ; gain = 22.312
INFO: [Common 17-83] Releasing license: Implementation
52 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:09 . Memory (MB): peak = 1304.750 ; gain = 22.312
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1304.750 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1312.324 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.454 . Memory (MB): peak = 1312.336 ; gain = 7.586
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_Sobel/SobelEdgeDetection/SobelEdgeDetection-master/Synthesizable/UART_RX/UART_RX.runs/impl_1/top_level_test_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file top_level_test_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1312.336 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file top_level_test_utilization_placed.rpt -pb top_level_test_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file top_level_test_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 1312.336 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: 7cd54fbd ConstDB: 0 ShapeSum: 47773ded RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 15eeef024

Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 1467.801 ; gain = 155.465
Post Restoration Checksum: NetGraph: eb9b0c13 NumContArr: 7353e411 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 15eeef024

Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 1500.105 ; gain = 187.770

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 15eeef024

Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 1506.281 ; gain = 193.945

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 15eeef024

Time (s): cpu = 00:00:28 ; elapsed = 00:00:43 . Memory (MB): peak = 1506.281 ; gain = 193.945
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 200dc87b7

Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1521.750 ; gain = 209.414
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.608  | TNS=0.000  | WHS=-0.187 | THS=-50.425|

Phase 2 Router Initialization | Checksum: 15fbd20c5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1521.750 ; gain = 209.414

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 154791c28

Time (s): cpu = 00:00:29 ; elapsed = 00:00:44 . Memory (MB): peak = 1521.750 ; gain = 209.414

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 219
 Number of Nodes with overlaps = 58
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.087  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 1e3a85168

Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1521.750 ; gain = 209.414
Phase 4 Rip-up And Reroute | Checksum: 1e3a85168

Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1521.750 ; gain = 209.414

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 11f38f1e9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1521.750 ; gain = 209.414
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.166  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 11f38f1e9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1521.750 ; gain = 209.414

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 11f38f1e9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1521.750 ; gain = 209.414
Phase 5 Delay and Skew Optimization | Checksum: 11f38f1e9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1521.750 ; gain = 209.414

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1689f771d

Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1521.750 ; gain = 209.414
INFO: [Route 35-416] Intermediate Timing Summary | WNS=4.166  | TNS=0.000  | WHS=0.077  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 15700f8c9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1521.750 ; gain = 209.414
Phase 6 Post Hold Fix | Checksum: 15700f8c9

Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1521.750 ; gain = 209.414

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.247247 %
  Global Horizontal Routing Utilization  = 0.270816 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a8b0adcc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1521.750 ; gain = 209.414

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a8b0adcc

Time (s): cpu = 00:00:30 ; elapsed = 00:00:46 . Memory (MB): peak = 1521.750 ; gain = 209.414

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 17e0ded11

Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1521.750 ; gain = 209.414

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=4.166  | TNS=0.000  | WHS=0.077  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 17e0ded11

Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1521.750 ; gain = 209.414
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:30 ; elapsed = 00:00:47 . Memory (MB): peak = 1521.750 ; gain = 209.414

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
70 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:48 . Memory (MB): peak = 1521.750 ; gain = 209.414
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1521.750 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1521.750 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.275 . Memory (MB): peak = 1521.750 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'D:/Vivado_Sobel/SobelEdgeDetection/SobelEdgeDetection-master/Synthesizable/UART_RX/UART_RX.runs/impl_1/top_level_test_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file top_level_test_drc_routed.rpt -pb top_level_test_drc_routed.pb -rpx top_level_test_drc_routed.rpx
Command: report_drc -file top_level_test_drc_routed.rpt -pb top_level_test_drc_routed.pb -rpx top_level_test_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file D:/Vivado_Sobel/SobelEdgeDetection/SobelEdgeDetection-master/Synthesizable/UART_RX/UART_RX.runs/impl_1/top_level_test_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file top_level_test_methodology_drc_routed.rpt -pb top_level_test_methodology_drc_routed.pb -rpx top_level_test_methodology_drc_routed.rpx
Command: report_methodology -file top_level_test_methodology_drc_routed.rpt -pb top_level_test_methodology_drc_routed.pb -rpx top_level_test_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file D:/Vivado_Sobel/SobelEdgeDetection/SobelEdgeDetection-master/Synthesizable/UART_RX/UART_RX.runs/impl_1/top_level_test_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file top_level_test_power_routed.rpt -pb top_level_test_power_summary_routed.pb -rpx top_level_test_power_routed.rpx
Command: report_power -file top_level_test_power_routed.rpt -pb top_level_test_power_summary_routed.pb -rpx top_level_test_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
82 Infos, 16 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file top_level_test_route_status.rpt -pb top_level_test_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file top_level_test_timing_summary_routed.rpt -pb top_level_test_timing_summary_routed.pb -rpx top_level_test_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file top_level_test_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file top_level_test_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file top_level_test_bus_skew_routed.rpt -pb top_level_test_bus_skew_routed.pb -rpx top_level_test_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Sun May 14 12:05:36 2023...
