{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Fitter" 0 -1 1469033363265 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "DE0_myfirstfpga EP4CE22F17C6 " "Selected device EP4CE22F17C6 for design \"DE0_myfirstfpga\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1469033363285 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1469033363357 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1469033363357 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "altpll_myfirstfpga:dac_pll\|altpll:altpll_component\|altpll_myfirstfpga_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"altpll_myfirstfpga:dac_pll\|altpll:altpll_component\|altpll_myfirstfpga_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "altpll_myfirstfpga:dac_pll\|altpll:altpll_component\|altpll_myfirstfpga_altpll:auto_generated\|wire_pll1_clk\[0\] 1 25 0 0 " "Implementing clock multiplication of 1, clock division of 25, and phase shift of 0 degrees (0 ps) for altpll_myfirstfpga:dac_pll\|altpll:altpll_component\|altpll_myfirstfpga_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/altpll_myfirstfpga_altpll.v" "" { Text "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/db/altpll_myfirstfpga_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 344 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1469033363506 ""}  } { { "db/altpll_myfirstfpga_altpll.v" "" { Text "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/db/altpll_myfirstfpga_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 344 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1469033363506 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "comm_pll:comm_pll\|altpll:altpll_component\|comm_pll_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"comm_pll:comm_pll\|altpll:altpll_component\|comm_pll_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "comm_pll:comm_pll\|altpll:altpll_component\|comm_pll_altpll:auto_generated\|wire_pll1_clk\[0\] 1 10 0 0 " "Implementing clock multiplication of 1, clock division of 10, and phase shift of 0 degrees (0 ps) for comm_pll:comm_pll\|altpll:altpll_component\|comm_pll_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/comm_pll_altpll.v" "" { Text "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/db/comm_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 194 14046 14942 0 0 ""}  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1469033363506 ""}  } { { "db/comm_pll_altpll.v" "" { Text "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/db/comm_pll_altpll.v" 44 -1 0 } } { "" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 194 14046 14942 0 0 ""}  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1469033363506 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1469033363661 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1469033363666 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10F17C6 " "Device EP4CE10F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1469033363790 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE6F17C6 " "Device EP4CE6F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1469033363790 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15F17C6 " "Device EP4CE15F17C6 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1469033363790 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1469033363790 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "4 " "Fitter converted 4 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ C1 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location C1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 3909 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1469033363794 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ D2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location D2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 3911 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1469033363794 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ H1 " "Pin ~ALTERA_DCLK~ is reserved at location H1" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 3913 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1469033363794 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ H2 " "Pin ~ALTERA_DATA0~ is reserved at location H2" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 3915 14046 14942 0 0 ""}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1469033363794 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1469033363794 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1469033363796 ""}
{ "Info" "IFSAC_FSAC_RAM_METASTABILITY_INFO" "" "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." {  } {  } 0 176045 "Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements." 0 0 "Fitter" 0 -1 1469033363841 ""}
{ "Info" "IFSAC_FSAC_GENERAL_PURPOSE_PLLS_MERGED" "comm_pll:comm_pll\|altpll:altpll_component\|comm_pll_altpll:auto_generated\|pll1 altpll_myfirstfpga:dac_pll\|altpll:altpll_component\|altpll_myfirstfpga_altpll:auto_generated\|pll1 " "Successfully merged PLL comm_pll:comm_pll\|altpll:altpll_component\|comm_pll_altpll:auto_generated\|pll1 and PLL altpll_myfirstfpga:dac_pll\|altpll:altpll_component\|altpll_myfirstfpga_altpll:auto_generated\|pll1" {  } { { "db/comm_pll_altpll.v" "" { Text "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/db/comm_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 194 14046 14942 0 0 ""}  }  } }  } 0 176132 "Successfully merged PLL %1!s! and PLL %2!s!" 0 0 "Fitter" 0 -1 1469033364261 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comm_pll:comm_pll\|altpll:altpll_component\|comm_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4) " "Automatically promoted node comm_pll:comm_pll\|altpll:altpll_component\|comm_pll_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G18 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G18" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1469033364284 ""}  } { { "db/comm_pll_altpll.v" "" { Text "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/db/comm_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 194 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1469033364284 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "comm_pll:comm_pll\|altpll:altpll_component\|comm_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4) " "Automatically promoted node comm_pll:comm_pll\|altpll:altpll_component\|comm_pll_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C1 of PLL_4)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G19 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G19" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1469033364285 ""}  } { { "db/comm_pll_altpll.v" "" { Text "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/db/comm_pll_altpll.v" 78 -1 0 } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 194 14046 14942 0 0 ""}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1469033364285 ""}
{ "Info" "ISTA_SDC_FOUND" "DE0_myfirstfpga.out.sdc " "Reading SDC File: 'DE0_myfirstfpga.out.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1469033364588 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comm_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{comm_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{comm_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{comm_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 10 -duty_cycle 50.00 -name \{comm_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{comm_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1469033364594 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{comm_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{comm_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{comm_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{comm_pll\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 25 -duty_cycle 50.00 -name \{comm_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{comm_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1469033364594 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1469033364594 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1469033364594 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1469033364607 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1469033364608 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 3 clocks " "Found 3 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1469033364608 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1469033364608 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000    clk_50MHz " "  20.000    clk_50MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1469033364608 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 200.000 comm_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\] " " 200.000 comm_pll\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1469033364608 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 500.000 comm_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\] " " 500.000 comm_pll\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1469033364608 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1469033364608 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1469033364633 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1469033364635 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1469033364636 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1469033364638 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1469033364642 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1469033364646 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1469033364646 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1469033364648 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1469033364726 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Design Software" 0 -1 1469033364728 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1469033364728 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469033364836 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1469033364870 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1469033365884 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469033366306 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1469033366333 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1469033367112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469033367112 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1469033367554 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "2 " "Router estimated average interconnect usage is 2% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "9 X21_Y23 X31_Y34 " "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34" {  } { { "loc" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 1 { 0 "Router estimated peak interconnect usage is 9% of the available device resources in the region that extends from location X21_Y23 to location X31_Y34"} { { 12 { 0 ""} 21 23 11 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1469033369387 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1469033369387 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1469033369584 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1469033369584 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1469033369584 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469033369586 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.61 " "Total time spent on timing analysis during the Fitter is 0.61 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1469033369748 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1469033369774 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1469033370247 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1469033370247 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1469033371187 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1469033371834 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "13 Cyclone IV E " "13 pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LogicIn1 3.3-V LVCMOS C8 " "Pin LogicIn1 uses I/O standard 3.3-V LVCMOS at C8" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LogicIn1 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LogicIn1" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 600 72 248 616 "LogicIn1" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 82 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1469033372212 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "LogicIn2 3.3-V LVCMOS E7 " "Pin LogicIn2 uses I/O standard 3.3-V LVCMOS at E7" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { LogicIn2 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "LogicIn2" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 616 72 248 632 "LogicIn2" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 83 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1469033372212 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "button0 3.3-V LVCMOS J15 " "Pin button0 uses I/O standard 3.3-V LVCMOS at J15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { button0 } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "button0" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 200 792 968 216 "button0" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 73 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1469033372212 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_rxfl 3.3-V LVCMOS E15 " "Pin ext_rxfl uses I/O standard 3.3-V LVCMOS at E15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ext_rxfl } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_rxfl" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 296 840 1016 312 "ext_rxfl" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 72 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1469033372212 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_data\[7\] 3.3-V LVCMOS C15 " "Pin ext_data\[7\] uses I/O standard 3.3-V LVCMOS at C15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ext_data[7] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_data\[7\]" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 280 840 1016 296 "ext_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 30 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1469033372212 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_data\[6\] 3.3-V LVCMOS A14 " "Pin ext_data\[6\] uses I/O standard 3.3-V LVCMOS at A14" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ext_data[6] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_data\[6\]" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 280 840 1016 296 "ext_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 31 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1469033372212 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_data\[5\] 3.3-V LVCMOS C14 " "Pin ext_data\[5\] uses I/O standard 3.3-V LVCMOS at C14" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ext_data[5] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_data\[5\]" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 280 840 1016 296 "ext_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 32 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1469033372212 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_data\[4\] 3.3-V LVCMOS F14 " "Pin ext_data\[4\] uses I/O standard 3.3-V LVCMOS at F14" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ext_data[4] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_data\[4\]" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 280 840 1016 296 "ext_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 33 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1469033372212 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_data\[3\] 3.3-V LVCMOS E16 " "Pin ext_data\[3\] uses I/O standard 3.3-V LVCMOS at E16" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ext_data[3] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_data\[3\]" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 280 840 1016 296 "ext_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 34 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1469033372212 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_data\[2\] 3.3-V LVCMOS F15 " "Pin ext_data\[2\] uses I/O standard 3.3-V LVCMOS at F15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ext_data[2] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_data\[2\]" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 280 840 1016 296 "ext_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 35 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1469033372212 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_data\[1\] 3.3-V LVCMOS D15 " "Pin ext_data\[1\] uses I/O standard 3.3-V LVCMOS at D15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ext_data[1] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_data\[1\]" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 280 840 1016 296 "ext_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 36 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1469033372212 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ext_data\[0\] 3.3-V LVCMOS G15 " "Pin ext_data\[0\] uses I/O standard 3.3-V LVCMOS at G15" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { ext_data[0] } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "ext_data\[0\]" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 280 840 1016 296 "ext_data" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 37 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1469033372212 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "clk_50MHz 3.3-V LVCMOS R8 " "Pin clk_50MHz uses I/O standard 3.3-V LVCMOS at R8" {  } { { "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera_lite/16.0/quartus/bin64/pin_planner.ppl" { clk_50MHz } } } { "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera_lite/16.0/quartus/bin64/Assignment Editor.qase" 1 { { 0 "clk_50MHz" } } } } { "DE0_myfirstfpga.bdf" "" { Schematic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/DE0_myfirstfpga.bdf" { { 144 136 312 160 "clk_50MHz" "" } } } } { "temporary_test_loc" "" { Generic "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/" { { 0 { 0 ""} 0 71 14046 14942 0 0 ""}  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1469033372212 ""}  } {  } 0 169177 "%1!d! pins must meet Altera requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1469033372212 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/output_files/DE0_myfirstfpga.fit.smsg " "Generated suppressed messages file C:/Users/bowler/Documents/Altera/DE0_12bitDAC_controller/output_files/DE0_myfirstfpga.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1469033372326 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 4 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1139 " "Peak virtual memory: 1139 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1469033372992 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jul 20 09:49:32 2016 " "Processing ended: Wed Jul 20 09:49:32 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1469033372992 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1469033372992 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1469033372992 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1469033372992 ""}
