$version Generated by VerilatedVcd $end
$date Thu Feb 13 17:47:07 2025
 $end
$timescale   1ns $end

 $scope module TOP $end
  $var wire  1 # clk $end
  $var wire  1 C done $end
  $var wire 32 ; dout [31:0] $end
  $var wire  1 + go $end
  $var wire 32 3 n [31:0] $end
  $scope module collatz $end
   $var wire  1 # clk $end
   $var wire  1 C done $end
   $var wire 32 ; dout [31:0] $end
   $var wire  1 + go $end
   $var wire 32 3 n [31:0] $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
0#
0+
b00000000000000000000000000000000 3
b00000000000000000000000000000000 ;
0C
#10
1#
#20
0#
1+
#30
1#
b00000000000000000000000000000001 ;
1C
#40
0#
#50
1#
#60
0#
0+
#70
1#
#70
#80
0#
#90
1#
#100
0#
