
 /----------------------------------------------------------------------------\
 |  yosys -- Yosys Open SYnthesis Suite -- YosysHQ Edition [202507090559]     |
 |  Copyright (C) 2012 - 2025 YosysHQ GmbH                                    |
 |  For support, please contact support@yosyshq.com                           |
 \----------------------------------------------------------------------------/
 Yosys 0.55 (git sha1 60f126cd0, clang++ 18.1.8 -fPIC -O3)

-- Executing script file `design_prep.ys' --

1. Executing RTLIL frontend.
Input filename: design.il

2. Executing SCC pass (detecting logic loops).
Found 0 SCCs in module cpu_wb_dmem_master.
Found 0 SCCs.

3. Executing SIMPLEMAP pass (map simple cells to gate primitives).

4. Executing MEMORY_NORDFF pass (extracting $dff cells from memories).

5. Executing ASYNC2SYNC pass.
Replacing cpu_wb_dmem_master.$auto$verificsva.cc:711:getFirstAcceptReject$287 ($adff): ARST=\RST_I, D=$auto$rtlil.cc:3004:And$272, Q=$auto$verificsva.cc:668:getFirstAcceptReject$280
Replacing cpu_wb_dmem_master.$auto$verificsva.cc:711:getFirstAcceptReject$206 ($adff): ARST=\RST_I, D=$auto$rtlil.cc:3004:And$191, Q=$auto$verificsva.cc:668:getFirstAcceptReject$199
Replacing cpu_wb_dmem_master.$auto$verificsva.cc:711:getFirstAcceptReject$169 ($adff): ARST=\RST_I, D=\WBM_STB_O, Q=$auto$verificsva.cc:668:getFirstAcceptReject$162
Replacing cpu_wb_dmem_master.$auto$verificsva.cc:1823:import$297 ($adff): ARST=\RST_I, D=$auto$rtlil.cc:2961:ReduceOr$289, Q=$auto$verificsva.cc:1821:import$295
Replacing cpu_wb_dmem_master.$auto$verificsva.cc:1823:import$216 ($adff): ARST=\RST_I, D=$auto$rtlil.cc:2961:ReduceOr$208, Q=$auto$verificsva.cc:1821:import$214
Replacing cpu_wb_dmem_master.$auto$verificsva.cc:1823:import$179 ($adff): ARST=\RST_I, D=$auto$rtlil.cc:2961:ReduceOr$171, Q=$auto$verificsva.cc:1821:import$177
Replacing cpu_wb_dmem_master.$auto$verificsva.cc:1822:import$296 ($adff): ARST=\RST_I, D=$auto$rtlil.cc:2957:Not$291, Q=$auto$verificsva.cc:1820:import$294
Replacing cpu_wb_dmem_master.$auto$verificsva.cc:1822:import$215 ($adff): ARST=\RST_I, D=$auto$rtlil.cc:2957:Not$210, Q=$auto$verificsva.cc:1820:import$213
Replacing cpu_wb_dmem_master.$auto$verificsva.cc:1822:import$178 ($adff): ARST=\RST_I, D=$auto$rtlil.cc:2957:Not$173, Q=$auto$verificsva.cc:1820:import$176

6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wb_dmem_master..

7. Executing FORMALFF pass.

8. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wb_dmem_master..
Removed 1 unused cells and 1 unused wires.
<suppressed ~2 debug messages>

9. Executing CHECK pass (checking for obvious problems).
Checking module cpu_wb_dmem_master...
Found and reported 0 problems.

10. Executing SETUNDEF pass (replace undef values with defined constants).

11. Executing OPT pass (performing simple optimizations).

11.1. Executing OPT_EXPR pass (perform const folding).
Optimizing module cpu_wb_dmem_master.

11.2. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\cpu_wb_dmem_master'.
Removed a total of 0 cells.

11.3. Executing OPT_DFF pass (perform DFF optimizations).

11.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wb_dmem_master..

11.5. Finished fast OPT passes.

12. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \cpu_wb_dmem_master..

13. Executing RTLIL backend.
Output filename: ../model/design_prep.il

End of script. Logfile hash: 29687e9192, CPU: user 0.02s system 0.01s, MEM: 27.57 MB peak
Yosys 0.55 (git sha1 60f126cd0, clang++ 18.1.8 -fPIC -O3)
Time spent: 42% 4x opt_clean (0 sec), 9% 1x opt_expr (0 sec), ...
