#!/bin/sh -e
# This file is automatically generated by VCS.  Any changes you make
# to it will be overwritten the next time VCS is run.
vcs '-sverilog' '-debug' 'interconnectBusSV/sv/cadss_interconnect.sv' 'interconnectBusSV/sv/bus.sv' 'interconnectBusSV/sv/socket_wrappers.cpp' 2>&1
