library verilog;
use verilog.vl_types.all;
entity Sayeh is
    port(
        clk             : in     vl_logic;
        ReadMem         : out    vl_logic;
        WriteMem        : out    vl_logic;
        ReadIO          : out    vl_logic;
        WriteIO         : out    vl_logic;
        Databus         : inout  vl_logic_vector(15 downto 0);
        Addressbus      : out    vl_logic_vector(15 downto 0);
        ExternalReset   : in     vl_logic;
        MemDataready    : in     vl_logic
    );
end Sayeh;
