# Tiny Tapeout project information
project:
  title: "Simple RISC-V" # Project title
  author: "kinako71-2" # Your name
  discord: "" # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description: "Simple RISC-V based on the university lecture" # One line description of what your project does
  language: "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz: 0 # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 340x160 uM.
  tiles: "4x2" # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 3x4 or 4x4

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module: "tt_um_simple_riscv"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - project.v
    - cpu_top.v
    - program_counter.v
    - imem.v
    - decoder.v
    - regfile.v
    - alu.v
    - dmem.v
    - cpu_pkg.v

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
# This section is for the datasheet/website. Use descriptive names (e.g., RX, TX, MOSI, SCL, SEG_A, etc.).
pinout:
  # Inputs
  ui[0]: "1st bit of xth instruction byte"
  ui[1]: "2nd bit of xth instruction byte"
  ui[2]: "3rd bit of xth instruction byte"
  ui[3]: "4th bit of xth instruction byte"
  ui[4]: "5th bit of xth instruction byte"
  ui[5]: "6th bit of xth instruction byte"
  ui[6]: "7th bit of xth instruction byte"
  ui[7]: "8th bit of xth instruction byte"

  # Outputs
  uo[0]: "1st bit of xth alu_out byte"
  uo[1]: "2nd bit of xth alu_out byte"
  uo[2]: "3rd bit of xth alu_out byte"
  uo[3]: "4th bit of xth alu_out byte"
  uo[4]: "5th bit of xth alu_out byte"
  uo[5]: "6th bit of xth alu_out byte"
  uo[6]: "7th bit of xth alu_out byte"
  uo[7]: "8th bit of xth alu_out byte"

  # Bidirectional pins
  uio[0]: "reset to CPU"
  uio[1]: "write enable to instruction memory"
  uio[2]: "not used"
  uio[3]: "not used"
  uio[4]: "not used"
  uio[5]: "not used"
  uio[6]: "not used"
  uio[7]: "not used"

# Do not change!
yaml_version: 6
