 
****************************************
Report : timing
        -path full
        -delay max
        -max_paths 100
Design : top
Version: K-2015.06
Date   : Wed Aug 28 08:53:32 2024
****************************************

Operating Conditions: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c   Library: scmetro_tsmc_cl013g_rvt_ss_1p08v_125c
Wire Load Model Mode: top

  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U5/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U30/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[2]/D (DFFRX1M)         0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[2]/CK (DFFRX1M)        0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.82


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[31]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U6/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U31/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[31]/D (DFFRX1M)        0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[31]/CK (DFFRX1M)       0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.82


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[30]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U5/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U32/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[30]/D (DFFRX1M)        0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[30]/CK (DFFRX1M)       0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.82


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[22]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U6/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U34/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[22]/D (DFFRX1M)        0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[22]/CK (DFFRX1M)       0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.82


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[21]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U6/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U49/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[21]/D (DFFRX1M)        0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[21]/CK (DFFRX1M)       0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.82


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[20]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U6/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U42/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[20]/D (DFFRX1M)        0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[20]/CK (DFFRX1M)       0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.82


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[19]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U6/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U26/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[19]/D (DFFRX1M)        0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[19]/CK (DFFRX1M)       0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.82


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[18]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U6/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U35/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[18]/D (DFFRX1M)        0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[18]/CK (DFFRX1M)       0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.82


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[17]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U6/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U50/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[17]/D (DFFRX1M)        0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[17]/CK (DFFRX1M)       0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.82


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[16]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U6/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U43/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[16]/D (DFFRX1M)        0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[16]/CK (DFFRX1M)       0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.82


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[15]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U6/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U27/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[15]/D (DFFRX1M)        0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[15]/CK (DFFRX1M)       0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.82


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[14]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U6/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U36/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[14]/D (DFFRX1M)        0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[14]/CK (DFFRX1M)       0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.82


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[13]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U6/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U51/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[13]/D (DFFRX1M)        0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[13]/CK (DFFRX1M)       0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.82


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[12]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U5/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U44/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[12]/D (DFFRX1M)        0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[12]/CK (DFFRX1M)       0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.82


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[11]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U5/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U28/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[11]/D (DFFRX1M)        0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[11]/CK (DFFRX1M)       0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.82


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[10]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U5/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U37/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[10]/D (DFFRX1M)        0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[10]/CK (DFFRX1M)       0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.82


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[9]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U5/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U52/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[9]/D (DFFRX1M)         0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[9]/CK (DFFRX1M)        0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.82


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[8]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U5/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U45/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[8]/D (DFFRX1M)         0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[8]/CK (DFFRX1M)        0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.82


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U5/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U29/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[7]/D (DFFRX1M)         0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[7]/CK (DFFRX1M)        0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.82


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U5/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U38/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[6]/D (DFFRX1M)         0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[6]/CK (DFFRX1M)        0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.82


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U5/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U53/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[5]/D (DFFRX1M)         0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[5]/CK (DFFRX1M)        0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.82


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U5/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U46/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[4]/D (DFFRX1M)         0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[4]/CK (DFFRX1M)        0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.82


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[24]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U6/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U41/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[24]/D (DFFRX1M)        0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[24]/CK (DFFRX1M)       0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.83


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[23]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U6/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U25/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[23]/D (DFFRX1M)        0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[23]/CK (DFFRX1M)       0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.83


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U5/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U54/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[0]/D (DFFRX4M)         0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[0]/CK (DFFRX4M)        0.00    8679.75 r
  library setup time                      -0.34    8679.41
  data required time                               8679.41
  -----------------------------------------------------------
  data required time                               8679.41
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.83


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U5/Y (BUFX6M)                      0.93    2609.09 r
  DUT_1/U39/Y (OAI2BB2X1M)                 0.49    2609.58 r
  DUT_1/counter_reg[1]/D (DFFRX4M)         0.00    2609.58 r
  data arrival time                                2609.58

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[1]/CK (DFFRX4M)        0.00    8679.75 r
  library setup time                      -0.34    8679.41
  data required time                               8679.41
  -----------------------------------------------------------
  data required time                               8679.41
  data arrival time                               -2609.58
  -----------------------------------------------------------
  slack (MET)                                      6069.83


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[29]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U7/Y (BUFX4M)                      0.71    2608.87 r
  DUT_1/U47/Y (OAI2BB2X1M)                 0.47    2609.34 r
  DUT_1/counter_reg[29]/D (DFFRX1M)        0.00    2609.34 r
  data arrival time                                2609.34

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[29]/CK (DFFRX1M)       0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.34
  -----------------------------------------------------------
  slack (MET)                                      6070.06


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[28]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U7/Y (BUFX4M)                      0.71    2608.87 r
  DUT_1/U40/Y (OAI2BB2X1M)                 0.47    2609.34 r
  DUT_1/counter_reg[28]/D (DFFRX1M)        0.00    2609.34 r
  data arrival time                                2609.34

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[28]/CK (DFFRX1M)       0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.34
  -----------------------------------------------------------
  slack (MET)                                      6070.06


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[27]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U7/Y (BUFX4M)                      0.71    2608.87 r
  DUT_1/U24/Y (OAI2BB2X1M)                 0.47    2609.34 r
  DUT_1/counter_reg[27]/D (DFFRX1M)        0.00    2609.34 r
  data arrival time                                2609.34

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[27]/CK (DFFRX1M)       0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.34
  -----------------------------------------------------------
  slack (MET)                                      6070.06


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[26]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U7/Y (BUFX4M)                      0.71    2608.87 r
  DUT_1/U33/Y (OAI2BB2X1M)                 0.47    2609.34 r
  DUT_1/counter_reg[26]/D (DFFRX1M)        0.00    2609.34 r
  data arrival time                                2609.34

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[26]/CK (DFFRX1M)       0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.34
  -----------------------------------------------------------
  slack (MET)                                      6070.06


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[25]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U7/Y (BUFX4M)                      0.71    2608.87 r
  DUT_1/U48/Y (OAI2BB2X1M)                 0.47    2609.34 r
  DUT_1/counter_reg[25]/D (DFFRX1M)        0.00    2609.34 r
  data arrival time                                2609.34

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[25]/CK (DFFRX1M)       0.00    8679.75 r
  library setup time                      -0.35    8679.40
  data required time                               8679.40
  -----------------------------------------------------------
  data required time                               8679.40
  data arrival time                               -2609.34
  -----------------------------------------------------------
  slack (MET)                                      6070.06


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 f
  Data_valid (in)                          0.37    2604.37 f
  DUT_1/Data_valid (serializer)            0.00    2604.37 f
  DUT_1/U16/Y (INVX2M)                     0.70    2605.07 r
  DUT_1/U55/Y (NAND3X2M)                   0.65    2605.72 f
  DUT_1/U15/Y (NAND2X2M)                   0.81    2606.53 r
  DUT_1/U12/Y (CLKBUFX6M)                  0.85    2607.38 r
  DUT_1/U9/Y (NOR2BX4M)                    0.78    2608.16 r
  DUT_1/U7/Y (BUFX4M)                      0.71    2608.87 r
  DUT_1/U56/Y (AO2B2X2M)                   0.44    2609.31 r
  DUT_1/counter_reg[3]/D (DFFRX4M)         0.00    2609.31 r
  data arrival time                                2609.31

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/counter_reg[3]/CK (DFFRX4M)        0.00    8679.75 r
  library setup time                      -0.25    8679.50
  data required time                               8679.50
  -----------------------------------------------------------
  data required time                               8679.50
  data arrival time                               -2609.31
  -----------------------------------------------------------
  slack (MET)                                      6070.19


  Startpoint: P_data[6] (input port clocked by MASTER_CLK)
  Endpoint: DUT_2/par_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 r
  P_data[6] (in)                           0.34    2604.34 r
  DUT_2/P_data[6] (Parity)                 0.00    2604.34 r
  DUT_2/U9/Y (CLKXOR2X2M)                  0.60    2604.94 f
  DUT_2/U8/Y (XOR3XLM)                     0.72    2605.65 r
  DUT_2/U6/Y (XOR3XLM)                     0.84    2606.49 f
  DUT_2/U4/Y (OAI2BB2X1M)                  0.74    2607.23 r
  DUT_2/par_reg/D (DFFRX1M)                0.00    2607.23 r
  data arrival time                                2607.23

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_2/par_reg/CK (DFFRX1M)               0.00    8679.75 r
  library setup time                      -0.34    8679.41
  data required time                               8679.41
  -----------------------------------------------------------
  data required time                               8679.41
  data arrival time                               -2607.23
  -----------------------------------------------------------
  slack (MET)                                      6072.17


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/ser_data_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 r
  Data_valid (in)                          0.69    2604.69 r
  DUT_1/Data_valid (serializer)            0.00    2604.69 r
  DUT_1/U16/Y (INVX2M)                     0.62    2605.31 f
  DUT_1/U55/Y (NAND3X2M)                   0.59    2605.89 r
  DUT_1/U14/Y (OAI2BB1X2M)                 0.49    2606.38 f
  DUT_1/U21/Y (OAI31X2M)                   0.37    2606.75 r
  DUT_1/U20/Y (OAI2B1X2M)                  0.43    2607.18 f
  DUT_1/ser_data_reg/D (DFFSQX2M)          0.00    2607.18 f
  data arrival time                                2607.18

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/ser_data_reg/CK (DFFSQX2M)         0.00    8679.75 r
  library setup time                      -0.30    8679.45
  data required time                               8679.45
  -----------------------------------------------------------
  data required time                               8679.45
  data arrival time                               -2607.18
  -----------------------------------------------------------
  slack (MET)                                      6072.26


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_3/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 r
  Data_valid (in)                                         0.69    2604.69 r
  DUT_3/Data_valid (FSM)                                  0.00    2604.69 r
  DUT_3/U15/Y (AOI32X1M)                                  0.59    2605.28 f
  DUT_3/U14/Y (NOR3X2M)                                   0.78    2606.07 r
  DUT_3/current_state_reg[0]/D (DFFRX4M)                  0.00    2606.07 r
  data arrival time                                               2606.07

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_3/current_state_reg[0]/CK (DFFRX4M)                 0.00    8679.75 r
  library setup time                                     -0.34    8679.41
  data required time                                              8679.41
  --------------------------------------------------------------------------
  data required time                                              8679.41
  data arrival time                                              -2606.07
  --------------------------------------------------------------------------
  slack (MET)                                                     6073.35


  Startpoint: Par_en (input port clocked by MASTER_CLK)
  Endpoint: DUT_3/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 f
  Par_en (in)                                             0.20    2604.20 f
  DUT_3/Par_en (FSM)                                      0.00    2604.20 f
  DUT_3/U11/Y (NOR2BX2M)                                  0.85    2605.04 r
  DUT_3/U17/Y (AOI21X2M)                                  0.46    2605.50 f
  DUT_3/U16/Y (NOR2X2M)                                   0.51    2606.01 r
  DUT_3/current_state_reg[2]/D (DFFRX4M)                  0.00    2606.01 r
  data arrival time                                               2606.01

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_3/current_state_reg[2]/CK (DFFRX4M)                 0.00    8679.75 r
  library setup time                                     -0.29    8679.46
  data required time                                              8679.46
  --------------------------------------------------------------------------
  data required time                                              8679.46
  data arrival time                                              -2606.01
  --------------------------------------------------------------------------
  slack (MET)                                                     6073.45


  Startpoint: Par_en (input port clocked by MASTER_CLK)
  Endpoint: DUT_3/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 r
  Par_en (in)                                             0.34    2604.34 r
  DUT_3/Par_en (FSM)                                      0.00    2604.34 r
  DUT_3/U11/Y (NOR2BX2M)                                  0.37    2604.71 f
  DUT_3/U7/Y (OAI32X2M)                                   0.83    2605.54 r
  DUT_3/U18/Y (AND2X2M)                                   0.40    2605.94 r
  DUT_3/current_state_reg[1]/D (DFFRX4M)                  0.00    2605.94 r
  data arrival time                                               2605.94

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_3/current_state_reg[1]/CK (DFFRX4M)                 0.00    8679.75 r
  library setup time                                     -0.26    8679.50
  data required time                                              8679.50
  --------------------------------------------------------------------------
  data required time                                              8679.50
  data arrival time                                              -2605.94
  --------------------------------------------------------------------------
  slack (MET)                                                     6073.55


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 f
  Data_valid (in)                                         0.37    2604.37 f
  DUT_1/Data_valid (serializer)                           0.00    2604.37 f
  DUT_1/U17/Y (CLKAND2X4M)                                1.06    2605.43 f
  DUT_1/parrllel_data_reg[5]/E (EDFFHQX1M)                0.00    2605.43 f
  data arrival time                                               2605.43

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/parrllel_data_reg[5]/CK (EDFFHQX1M)               0.00    8679.75 r
  library setup time                                     -0.66    8679.09
  data required time                                              8679.09
  --------------------------------------------------------------------------
  data required time                                              8679.09
  data arrival time                                              -2605.43
  --------------------------------------------------------------------------
  slack (MET)                                                     6073.66


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 f
  Data_valid (in)                                         0.37    2604.37 f
  DUT_1/Data_valid (serializer)                           0.00    2604.37 f
  DUT_1/U17/Y (CLKAND2X4M)                                1.06    2605.43 f
  DUT_1/parrllel_data_reg[1]/E (EDFFHQX1M)                0.00    2605.43 f
  data arrival time                                               2605.43

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/parrllel_data_reg[1]/CK (EDFFHQX1M)               0.00    8679.75 r
  library setup time                                     -0.66    8679.09
  data required time                                              8679.09
  --------------------------------------------------------------------------
  data required time                                              8679.09
  data arrival time                                              -2605.43
  --------------------------------------------------------------------------
  slack (MET)                                                     6073.66


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 f
  Data_valid (in)                                         0.37    2604.37 f
  DUT_1/Data_valid (serializer)                           0.00    2604.37 f
  DUT_1/U17/Y (CLKAND2X4M)                                1.06    2605.43 f
  DUT_1/parrllel_data_reg[7]/E (EDFFHQX1M)                0.00    2605.43 f
  data arrival time                                               2605.43

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/parrllel_data_reg[7]/CK (EDFFHQX1M)               0.00    8679.75 r
  library setup time                                     -0.66    8679.09
  data required time                                              8679.09
  --------------------------------------------------------------------------
  data required time                                              8679.09
  data arrival time                                              -2605.43
  --------------------------------------------------------------------------
  slack (MET)                                                     6073.66


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 f
  Data_valid (in)                                         0.37    2604.37 f
  DUT_1/Data_valid (serializer)                           0.00    2604.37 f
  DUT_1/U17/Y (CLKAND2X4M)                                1.06    2605.43 f
  DUT_1/parrllel_data_reg[3]/E (EDFFHQX1M)                0.00    2605.43 f
  data arrival time                                               2605.43

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/parrllel_data_reg[3]/CK (EDFFHQX1M)               0.00    8679.75 r
  library setup time                                     -0.66    8679.09
  data required time                                              8679.09
  --------------------------------------------------------------------------
  data required time                                              8679.09
  data arrival time                                              -2605.43
  --------------------------------------------------------------------------
  slack (MET)                                                     6073.66


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 f
  Data_valid (in)                                         0.37    2604.37 f
  DUT_1/Data_valid (serializer)                           0.00    2604.37 f
  DUT_1/U17/Y (CLKAND2X4M)                                1.06    2605.43 f
  DUT_1/parrllel_data_reg[6]/E (EDFFHQX1M)                0.00    2605.43 f
  data arrival time                                               2605.43

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/parrllel_data_reg[6]/CK (EDFFHQX1M)               0.00    8679.75 r
  library setup time                                     -0.66    8679.09
  data required time                                              8679.09
  --------------------------------------------------------------------------
  data required time                                              8679.09
  data arrival time                                              -2605.43
  --------------------------------------------------------------------------
  slack (MET)                                                     6073.66


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 f
  Data_valid (in)                                         0.37    2604.37 f
  DUT_1/Data_valid (serializer)                           0.00    2604.37 f
  DUT_1/U17/Y (CLKAND2X4M)                                1.06    2605.43 f
  DUT_1/parrllel_data_reg[2]/E (EDFFHQX1M)                0.00    2605.43 f
  data arrival time                                               2605.43

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/parrllel_data_reg[2]/CK (EDFFHQX1M)               0.00    8679.75 r
  library setup time                                     -0.66    8679.09
  data required time                                              8679.09
  --------------------------------------------------------------------------
  data required time                                              8679.09
  data arrival time                                              -2605.43
  --------------------------------------------------------------------------
  slack (MET)                                                     6073.66


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 f
  Data_valid (in)                                         0.37    2604.37 f
  DUT_1/Data_valid (serializer)                           0.00    2604.37 f
  DUT_1/U17/Y (CLKAND2X4M)                                1.06    2605.43 f
  DUT_1/parrllel_data_reg[4]/E (EDFFHQX1M)                0.00    2605.43 f
  data arrival time                                               2605.43

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/parrllel_data_reg[4]/CK (EDFFHQX1M)               0.00    8679.75 r
  library setup time                                     -0.66    8679.09
  data required time                                              8679.09
  --------------------------------------------------------------------------
  data required time                                              8679.09
  data arrival time                                              -2605.43
  --------------------------------------------------------------------------
  slack (MET)                                                     6073.66


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 f
  Data_valid (in)                                         0.37    2604.37 f
  DUT_1/Data_valid (serializer)                           0.00    2604.37 f
  DUT_1/U17/Y (CLKAND2X4M)                                1.06    2605.43 f
  DUT_1/parrllel_data_reg[0]/E (EDFFHQX1M)                0.00    2605.43 f
  data arrival time                                               2605.43

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/parrllel_data_reg[0]/CK (EDFFHQX1M)               0.00    8679.75 r
  library setup time                                     -0.66    8679.09
  data required time                                              8679.09
  --------------------------------------------------------------------------
  data required time                                              8679.09
  data arrival time                                              -2605.43
  --------------------------------------------------------------------------
  slack (MET)                                                     6073.66


  Startpoint: Data_valid (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/valid_reg_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  input external delay                  2604.00    2604.00 r
  Data_valid (in)                          0.69    2604.69 r
  DUT_1/Data_valid (serializer)            0.00    2604.69 r
  DUT_1/U16/Y (INVX2M)                     0.62    2605.31 f
  DUT_1/U18/Y (NAND2X2M)                   0.37    2605.68 r
  DUT_1/valid_reg_reg/D (DFFRX1M)          0.00    2605.68 r
  data arrival time                                2605.68

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/valid_reg_reg/CK (DFFRX1M)         0.00    8679.75 r
  library setup time                      -0.27    8679.48
  data required time                               8679.48
  -----------------------------------------------------------
  data required time                               8679.48
  data arrival time                               -2605.68
  -----------------------------------------------------------
  slack (MET)                                      6073.80


  Startpoint: P_data[7] (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 r
  P_data[7] (in)                                          0.35    2604.35 r
  DUT_1/P_data[7] (serializer)                            0.00    2604.35 r
  DUT_1/parrllel_data_reg[7]/D (EDFFHQX1M)                0.00    2604.35 r
  data arrival time                                               2604.35

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/parrllel_data_reg[7]/CK (EDFFHQX1M)               0.00    8679.75 r
  library setup time                                     -0.34    8679.41
  data required time                                              8679.41
  --------------------------------------------------------------------------
  data required time                                              8679.41
  data arrival time                                              -2604.35
  --------------------------------------------------------------------------
  slack (MET)                                                     6075.06


  Startpoint: P_data[2] (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 r
  P_data[2] (in)                                          0.34    2604.34 r
  DUT_1/P_data[2] (serializer)                            0.00    2604.34 r
  DUT_1/parrllel_data_reg[2]/D (EDFFHQX1M)                0.00    2604.34 r
  data arrival time                                               2604.34

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/parrllel_data_reg[2]/CK (EDFFHQX1M)               0.00    8679.75 r
  library setup time                                     -0.34    8679.41
  data required time                                              8679.41
  --------------------------------------------------------------------------
  data required time                                              8679.41
  data arrival time                                              -2604.34
  --------------------------------------------------------------------------
  slack (MET)                                                     6075.07


  Startpoint: P_data[3] (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 r
  P_data[3] (in)                                          0.34    2604.34 r
  DUT_1/P_data[3] (serializer)                            0.00    2604.34 r
  DUT_1/parrllel_data_reg[3]/D (EDFFHQX1M)                0.00    2604.34 r
  data arrival time                                               2604.34

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/parrllel_data_reg[3]/CK (EDFFHQX1M)               0.00    8679.75 r
  library setup time                                     -0.34    8679.41
  data required time                                              8679.41
  --------------------------------------------------------------------------
  data required time                                              8679.41
  data arrival time                                              -2604.34
  --------------------------------------------------------------------------
  slack (MET)                                                     6075.07


  Startpoint: P_data[4] (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 r
  P_data[4] (in)                                          0.34    2604.34 r
  DUT_1/P_data[4] (serializer)                            0.00    2604.34 r
  DUT_1/parrllel_data_reg[4]/D (EDFFHQX1M)                0.00    2604.34 r
  data arrival time                                               2604.34

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/parrllel_data_reg[4]/CK (EDFFHQX1M)               0.00    8679.75 r
  library setup time                                     -0.34    8679.41
  data required time                                              8679.41
  --------------------------------------------------------------------------
  data required time                                              8679.41
  data arrival time                                              -2604.34
  --------------------------------------------------------------------------
  slack (MET)                                                     6075.07


  Startpoint: P_data[0] (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 r
  P_data[0] (in)                                          0.34    2604.34 r
  DUT_1/P_data[0] (serializer)                            0.00    2604.34 r
  DUT_1/parrllel_data_reg[0]/D (EDFFHQX1M)                0.00    2604.34 r
  data arrival time                                               2604.34

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/parrllel_data_reg[0]/CK (EDFFHQX1M)               0.00    8679.75 r
  library setup time                                     -0.34    8679.41
  data required time                                              8679.41
  --------------------------------------------------------------------------
  data required time                                              8679.41
  data arrival time                                              -2604.34
  --------------------------------------------------------------------------
  slack (MET)                                                     6075.07


  Startpoint: P_data[5] (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 r
  P_data[5] (in)                                          0.34    2604.34 r
  DUT_1/P_data[5] (serializer)                            0.00    2604.34 r
  DUT_1/parrllel_data_reg[5]/D (EDFFHQX1M)                0.00    2604.34 r
  data arrival time                                               2604.34

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/parrllel_data_reg[5]/CK (EDFFHQX1M)               0.00    8679.75 r
  library setup time                                     -0.34    8679.41
  data required time                                              8679.41
  --------------------------------------------------------------------------
  data required time                                              8679.41
  data arrival time                                              -2604.34
  --------------------------------------------------------------------------
  slack (MET)                                                     6075.07


  Startpoint: P_data[1] (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 r
  P_data[1] (in)                                          0.34    2604.34 r
  DUT_1/P_data[1] (serializer)                            0.00    2604.34 r
  DUT_1/parrllel_data_reg[1]/D (EDFFHQX1M)                0.00    2604.34 r
  data arrival time                                               2604.34

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/parrllel_data_reg[1]/CK (EDFFHQX1M)               0.00    8679.75 r
  library setup time                                     -0.34    8679.41
  data required time                                              8679.41
  --------------------------------------------------------------------------
  data required time                                              8679.41
  data arrival time                                              -2604.34
  --------------------------------------------------------------------------
  slack (MET)                                                     6075.07


  Startpoint: P_data[6] (input port clocked by MASTER_CLK)
  Endpoint: DUT_1/parrllel_data_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: INREG
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                 2604.00    2604.00 r
  P_data[6] (in)                                          0.34    2604.34 r
  DUT_1/P_data[6] (serializer)                            0.00    2604.34 r
  DUT_1/parrllel_data_reg[6]/D (EDFFHQX1M)                0.00    2604.34 r
  data arrival time                                               2604.34

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/parrllel_data_reg[6]/CK (EDFFHQX1M)               0.00    8679.75 r
  library setup time                                     -0.34    8679.41
  data required time                                              8679.41
  --------------------------------------------------------------------------
  data required time                                              8679.41
  data arrival time                                              -2604.34
  --------------------------------------------------------------------------
  slack (MET)                                                     6075.07


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[31]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (DFFRX4M)                       0.00       0.00 r
  DUT_1/counter_reg[0]/Q (DFFRX4M)                        0.99       0.99 r
  DUT_1/add_34/A[0] (serializer_DW01_inc_0)               0.00       0.99 r
  DUT_1/add_34/U1_1_1/CO (ADDHX1M)                        0.47       1.46 r
  DUT_1/add_34/U1_1_2/CO (ADDHX1M)                        0.45       1.91 r
  DUT_1/add_34/U1_1_3/CO (ADDHX1M)                        0.45       2.36 r
  DUT_1/add_34/U1_1_4/CO (ADDHX1M)                        0.45       2.81 r
  DUT_1/add_34/U1_1_5/CO (ADDHX1M)                        0.45       3.26 r
  DUT_1/add_34/U1_1_6/CO (ADDHX1M)                        0.45       3.71 r
  DUT_1/add_34/U1_1_7/CO (ADDHX1M)                        0.45       4.15 r
  DUT_1/add_34/U1_1_8/CO (ADDHX1M)                        0.45       4.60 r
  DUT_1/add_34/U1_1_9/CO (ADDHX1M)                        0.45       5.05 r
  DUT_1/add_34/U1_1_10/CO (ADDHX1M)                       0.45       5.50 r
  DUT_1/add_34/U1_1_11/CO (ADDHX1M)                       0.45       5.95 r
  DUT_1/add_34/U1_1_12/CO (ADDHX1M)                       0.45       6.40 r
  DUT_1/add_34/U1_1_13/CO (ADDHX1M)                       0.45       6.85 r
  DUT_1/add_34/U1_1_14/CO (ADDHX1M)                       0.45       7.29 r
  DUT_1/add_34/U1_1_15/CO (ADDHX1M)                       0.45       7.74 r
  DUT_1/add_34/U1_1_16/CO (ADDHX1M)                       0.45       8.19 r
  DUT_1/add_34/U1_1_17/CO (ADDHX1M)                       0.45       8.64 r
  DUT_1/add_34/U1_1_18/CO (ADDHX1M)                       0.45       9.09 r
  DUT_1/add_34/U1_1_19/CO (ADDHX1M)                       0.45       9.54 r
  DUT_1/add_34/U1_1_20/CO (ADDHX1M)                       0.45       9.99 r
  DUT_1/add_34/U1_1_21/CO (ADDHX1M)                       0.45      10.43 r
  DUT_1/add_34/U1_1_22/CO (ADDHX1M)                       0.45      10.88 r
  DUT_1/add_34/U1_1_23/CO (ADDHX1M)                       0.45      11.33 r
  DUT_1/add_34/U1_1_24/CO (ADDHX1M)                       0.45      11.78 r
  DUT_1/add_34/U1_1_25/CO (ADDHX1M)                       0.45      12.23 r
  DUT_1/add_34/U1_1_26/CO (ADDHX1M)                       0.45      12.68 r
  DUT_1/add_34/U1_1_27/CO (ADDHX1M)                       0.45      13.13 r
  DUT_1/add_34/U1_1_28/CO (ADDHX1M)                       0.45      13.58 r
  DUT_1/add_34/U1_1_29/CO (ADDHX1M)                       0.45      14.02 r
  DUT_1/add_34/U1_1_30/CO (ADDHX1M)                       0.45      14.48 r
  DUT_1/add_34/U2/Y (CLKXOR2X2M)                          0.47      14.95 f
  DUT_1/add_34/SUM[31] (serializer_DW01_inc_0)            0.00      14.95 f
  DUT_1/U31/Y (OAI2BB2X1M)                                0.59      15.54 f
  DUT_1/counter_reg[31]/D (DFFRX1M)                       0.00      15.54 f
  data arrival time                                                 15.54

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[31]/CK (DFFRX1M)                      0.00    8679.75 r
  library setup time                                     -0.25    8679.50
  data required time                                              8679.50
  --------------------------------------------------------------------------
  data required time                                              8679.50
  data arrival time                                                -15.54
  --------------------------------------------------------------------------
  slack (MET)                                                     8663.96


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[30]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (DFFRX4M)                       0.00       0.00 r
  DUT_1/counter_reg[0]/Q (DFFRX4M)                        0.99       0.99 r
  DUT_1/add_34/A[0] (serializer_DW01_inc_0)               0.00       0.99 r
  DUT_1/add_34/U1_1_1/CO (ADDHX1M)                        0.47       1.46 r
  DUT_1/add_34/U1_1_2/CO (ADDHX1M)                        0.45       1.91 r
  DUT_1/add_34/U1_1_3/CO (ADDHX1M)                        0.45       2.36 r
  DUT_1/add_34/U1_1_4/CO (ADDHX1M)                        0.45       2.81 r
  DUT_1/add_34/U1_1_5/CO (ADDHX1M)                        0.45       3.26 r
  DUT_1/add_34/U1_1_6/CO (ADDHX1M)                        0.45       3.71 r
  DUT_1/add_34/U1_1_7/CO (ADDHX1M)                        0.45       4.15 r
  DUT_1/add_34/U1_1_8/CO (ADDHX1M)                        0.45       4.60 r
  DUT_1/add_34/U1_1_9/CO (ADDHX1M)                        0.45       5.05 r
  DUT_1/add_34/U1_1_10/CO (ADDHX1M)                       0.45       5.50 r
  DUT_1/add_34/U1_1_11/CO (ADDHX1M)                       0.45       5.95 r
  DUT_1/add_34/U1_1_12/CO (ADDHX1M)                       0.45       6.40 r
  DUT_1/add_34/U1_1_13/CO (ADDHX1M)                       0.45       6.85 r
  DUT_1/add_34/U1_1_14/CO (ADDHX1M)                       0.45       7.29 r
  DUT_1/add_34/U1_1_15/CO (ADDHX1M)                       0.45       7.74 r
  DUT_1/add_34/U1_1_16/CO (ADDHX1M)                       0.45       8.19 r
  DUT_1/add_34/U1_1_17/CO (ADDHX1M)                       0.45       8.64 r
  DUT_1/add_34/U1_1_18/CO (ADDHX1M)                       0.45       9.09 r
  DUT_1/add_34/U1_1_19/CO (ADDHX1M)                       0.45       9.54 r
  DUT_1/add_34/U1_1_20/CO (ADDHX1M)                       0.45       9.99 r
  DUT_1/add_34/U1_1_21/CO (ADDHX1M)                       0.45      10.43 r
  DUT_1/add_34/U1_1_22/CO (ADDHX1M)                       0.45      10.88 r
  DUT_1/add_34/U1_1_23/CO (ADDHX1M)                       0.45      11.33 r
  DUT_1/add_34/U1_1_24/CO (ADDHX1M)                       0.45      11.78 r
  DUT_1/add_34/U1_1_25/CO (ADDHX1M)                       0.45      12.23 r
  DUT_1/add_34/U1_1_26/CO (ADDHX1M)                       0.45      12.68 r
  DUT_1/add_34/U1_1_27/CO (ADDHX1M)                       0.45      13.13 r
  DUT_1/add_34/U1_1_28/CO (ADDHX1M)                       0.45      13.58 r
  DUT_1/add_34/U1_1_29/CO (ADDHX1M)                       0.45      14.02 r
  DUT_1/add_34/U1_1_30/S (ADDHX1M)                        0.51      14.53 r
  DUT_1/add_34/SUM[30] (serializer_DW01_inc_0)            0.00      14.53 r
  DUT_1/U32/Y (OAI2BB2X1M)                                0.46      14.99 r
  DUT_1/counter_reg[30]/D (DFFRX1M)                       0.00      14.99 r
  data arrival time                                                 14.99

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[30]/CK (DFFRX1M)                      0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                -14.99
  --------------------------------------------------------------------------
  slack (MET)                                                     8664.41


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[29]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (DFFRX4M)                       0.00       0.00 r
  DUT_1/counter_reg[0]/Q (DFFRX4M)                        0.99       0.99 r
  DUT_1/add_34/A[0] (serializer_DW01_inc_0)               0.00       0.99 r
  DUT_1/add_34/U1_1_1/CO (ADDHX1M)                        0.47       1.46 r
  DUT_1/add_34/U1_1_2/CO (ADDHX1M)                        0.45       1.91 r
  DUT_1/add_34/U1_1_3/CO (ADDHX1M)                        0.45       2.36 r
  DUT_1/add_34/U1_1_4/CO (ADDHX1M)                        0.45       2.81 r
  DUT_1/add_34/U1_1_5/CO (ADDHX1M)                        0.45       3.26 r
  DUT_1/add_34/U1_1_6/CO (ADDHX1M)                        0.45       3.71 r
  DUT_1/add_34/U1_1_7/CO (ADDHX1M)                        0.45       4.15 r
  DUT_1/add_34/U1_1_8/CO (ADDHX1M)                        0.45       4.60 r
  DUT_1/add_34/U1_1_9/CO (ADDHX1M)                        0.45       5.05 r
  DUT_1/add_34/U1_1_10/CO (ADDHX1M)                       0.45       5.50 r
  DUT_1/add_34/U1_1_11/CO (ADDHX1M)                       0.45       5.95 r
  DUT_1/add_34/U1_1_12/CO (ADDHX1M)                       0.45       6.40 r
  DUT_1/add_34/U1_1_13/CO (ADDHX1M)                       0.45       6.85 r
  DUT_1/add_34/U1_1_14/CO (ADDHX1M)                       0.45       7.29 r
  DUT_1/add_34/U1_1_15/CO (ADDHX1M)                       0.45       7.74 r
  DUT_1/add_34/U1_1_16/CO (ADDHX1M)                       0.45       8.19 r
  DUT_1/add_34/U1_1_17/CO (ADDHX1M)                       0.45       8.64 r
  DUT_1/add_34/U1_1_18/CO (ADDHX1M)                       0.45       9.09 r
  DUT_1/add_34/U1_1_19/CO (ADDHX1M)                       0.45       9.54 r
  DUT_1/add_34/U1_1_20/CO (ADDHX1M)                       0.45       9.99 r
  DUT_1/add_34/U1_1_21/CO (ADDHX1M)                       0.45      10.43 r
  DUT_1/add_34/U1_1_22/CO (ADDHX1M)                       0.45      10.88 r
  DUT_1/add_34/U1_1_23/CO (ADDHX1M)                       0.45      11.33 r
  DUT_1/add_34/U1_1_24/CO (ADDHX1M)                       0.45      11.78 r
  DUT_1/add_34/U1_1_25/CO (ADDHX1M)                       0.45      12.23 r
  DUT_1/add_34/U1_1_26/CO (ADDHX1M)                       0.45      12.68 r
  DUT_1/add_34/U1_1_27/CO (ADDHX1M)                       0.45      13.13 r
  DUT_1/add_34/U1_1_28/CO (ADDHX1M)                       0.45      13.58 r
  DUT_1/add_34/U1_1_29/S (ADDHX1M)                        0.51      14.09 r
  DUT_1/add_34/SUM[29] (serializer_DW01_inc_0)            0.00      14.09 r
  DUT_1/U47/Y (OAI2BB2X1M)                                0.46      14.54 r
  DUT_1/counter_reg[29]/D (DFFRX1M)                       0.00      14.54 r
  data arrival time                                                 14.54

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[29]/CK (DFFRX1M)                      0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                -14.54
  --------------------------------------------------------------------------
  slack (MET)                                                     8664.86


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[28]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (DFFRX4M)                       0.00       0.00 r
  DUT_1/counter_reg[0]/Q (DFFRX4M)                        0.99       0.99 r
  DUT_1/add_34/A[0] (serializer_DW01_inc_0)               0.00       0.99 r
  DUT_1/add_34/U1_1_1/CO (ADDHX1M)                        0.47       1.46 r
  DUT_1/add_34/U1_1_2/CO (ADDHX1M)                        0.45       1.91 r
  DUT_1/add_34/U1_1_3/CO (ADDHX1M)                        0.45       2.36 r
  DUT_1/add_34/U1_1_4/CO (ADDHX1M)                        0.45       2.81 r
  DUT_1/add_34/U1_1_5/CO (ADDHX1M)                        0.45       3.26 r
  DUT_1/add_34/U1_1_6/CO (ADDHX1M)                        0.45       3.71 r
  DUT_1/add_34/U1_1_7/CO (ADDHX1M)                        0.45       4.15 r
  DUT_1/add_34/U1_1_8/CO (ADDHX1M)                        0.45       4.60 r
  DUT_1/add_34/U1_1_9/CO (ADDHX1M)                        0.45       5.05 r
  DUT_1/add_34/U1_1_10/CO (ADDHX1M)                       0.45       5.50 r
  DUT_1/add_34/U1_1_11/CO (ADDHX1M)                       0.45       5.95 r
  DUT_1/add_34/U1_1_12/CO (ADDHX1M)                       0.45       6.40 r
  DUT_1/add_34/U1_1_13/CO (ADDHX1M)                       0.45       6.85 r
  DUT_1/add_34/U1_1_14/CO (ADDHX1M)                       0.45       7.29 r
  DUT_1/add_34/U1_1_15/CO (ADDHX1M)                       0.45       7.74 r
  DUT_1/add_34/U1_1_16/CO (ADDHX1M)                       0.45       8.19 r
  DUT_1/add_34/U1_1_17/CO (ADDHX1M)                       0.45       8.64 r
  DUT_1/add_34/U1_1_18/CO (ADDHX1M)                       0.45       9.09 r
  DUT_1/add_34/U1_1_19/CO (ADDHX1M)                       0.45       9.54 r
  DUT_1/add_34/U1_1_20/CO (ADDHX1M)                       0.45       9.99 r
  DUT_1/add_34/U1_1_21/CO (ADDHX1M)                       0.45      10.43 r
  DUT_1/add_34/U1_1_22/CO (ADDHX1M)                       0.45      10.88 r
  DUT_1/add_34/U1_1_23/CO (ADDHX1M)                       0.45      11.33 r
  DUT_1/add_34/U1_1_24/CO (ADDHX1M)                       0.45      11.78 r
  DUT_1/add_34/U1_1_25/CO (ADDHX1M)                       0.45      12.23 r
  DUT_1/add_34/U1_1_26/CO (ADDHX1M)                       0.45      12.68 r
  DUT_1/add_34/U1_1_27/CO (ADDHX1M)                       0.45      13.13 r
  DUT_1/add_34/U1_1_28/S (ADDHX1M)                        0.51      13.64 r
  DUT_1/add_34/SUM[28] (serializer_DW01_inc_0)            0.00      13.64 r
  DUT_1/U40/Y (OAI2BB2X1M)                                0.46      14.10 r
  DUT_1/counter_reg[28]/D (DFFRX1M)                       0.00      14.10 r
  data arrival time                                                 14.10

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[28]/CK (DFFRX1M)                      0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                -14.10
  --------------------------------------------------------------------------
  slack (MET)                                                     8665.31


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[27]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (DFFRX4M)                       0.00       0.00 r
  DUT_1/counter_reg[0]/Q (DFFRX4M)                        0.99       0.99 r
  DUT_1/add_34/A[0] (serializer_DW01_inc_0)               0.00       0.99 r
  DUT_1/add_34/U1_1_1/CO (ADDHX1M)                        0.47       1.46 r
  DUT_1/add_34/U1_1_2/CO (ADDHX1M)                        0.45       1.91 r
  DUT_1/add_34/U1_1_3/CO (ADDHX1M)                        0.45       2.36 r
  DUT_1/add_34/U1_1_4/CO (ADDHX1M)                        0.45       2.81 r
  DUT_1/add_34/U1_1_5/CO (ADDHX1M)                        0.45       3.26 r
  DUT_1/add_34/U1_1_6/CO (ADDHX1M)                        0.45       3.71 r
  DUT_1/add_34/U1_1_7/CO (ADDHX1M)                        0.45       4.15 r
  DUT_1/add_34/U1_1_8/CO (ADDHX1M)                        0.45       4.60 r
  DUT_1/add_34/U1_1_9/CO (ADDHX1M)                        0.45       5.05 r
  DUT_1/add_34/U1_1_10/CO (ADDHX1M)                       0.45       5.50 r
  DUT_1/add_34/U1_1_11/CO (ADDHX1M)                       0.45       5.95 r
  DUT_1/add_34/U1_1_12/CO (ADDHX1M)                       0.45       6.40 r
  DUT_1/add_34/U1_1_13/CO (ADDHX1M)                       0.45       6.85 r
  DUT_1/add_34/U1_1_14/CO (ADDHX1M)                       0.45       7.29 r
  DUT_1/add_34/U1_1_15/CO (ADDHX1M)                       0.45       7.74 r
  DUT_1/add_34/U1_1_16/CO (ADDHX1M)                       0.45       8.19 r
  DUT_1/add_34/U1_1_17/CO (ADDHX1M)                       0.45       8.64 r
  DUT_1/add_34/U1_1_18/CO (ADDHX1M)                       0.45       9.09 r
  DUT_1/add_34/U1_1_19/CO (ADDHX1M)                       0.45       9.54 r
  DUT_1/add_34/U1_1_20/CO (ADDHX1M)                       0.45       9.99 r
  DUT_1/add_34/U1_1_21/CO (ADDHX1M)                       0.45      10.43 r
  DUT_1/add_34/U1_1_22/CO (ADDHX1M)                       0.45      10.88 r
  DUT_1/add_34/U1_1_23/CO (ADDHX1M)                       0.45      11.33 r
  DUT_1/add_34/U1_1_24/CO (ADDHX1M)                       0.45      11.78 r
  DUT_1/add_34/U1_1_25/CO (ADDHX1M)                       0.45      12.23 r
  DUT_1/add_34/U1_1_26/CO (ADDHX1M)                       0.45      12.68 r
  DUT_1/add_34/U1_1_27/S (ADDHX1M)                        0.51      13.19 r
  DUT_1/add_34/SUM[27] (serializer_DW01_inc_0)            0.00      13.19 r
  DUT_1/U24/Y (OAI2BB2X1M)                                0.46      13.65 r
  DUT_1/counter_reg[27]/D (DFFRX1M)                       0.00      13.65 r
  data arrival time                                                 13.65

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[27]/CK (DFFRX1M)                      0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                -13.65
  --------------------------------------------------------------------------
  slack (MET)                                                     8665.76


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[26]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (DFFRX4M)                       0.00       0.00 r
  DUT_1/counter_reg[0]/Q (DFFRX4M)                        0.99       0.99 r
  DUT_1/add_34/A[0] (serializer_DW01_inc_0)               0.00       0.99 r
  DUT_1/add_34/U1_1_1/CO (ADDHX1M)                        0.47       1.46 r
  DUT_1/add_34/U1_1_2/CO (ADDHX1M)                        0.45       1.91 r
  DUT_1/add_34/U1_1_3/CO (ADDHX1M)                        0.45       2.36 r
  DUT_1/add_34/U1_1_4/CO (ADDHX1M)                        0.45       2.81 r
  DUT_1/add_34/U1_1_5/CO (ADDHX1M)                        0.45       3.26 r
  DUT_1/add_34/U1_1_6/CO (ADDHX1M)                        0.45       3.71 r
  DUT_1/add_34/U1_1_7/CO (ADDHX1M)                        0.45       4.15 r
  DUT_1/add_34/U1_1_8/CO (ADDHX1M)                        0.45       4.60 r
  DUT_1/add_34/U1_1_9/CO (ADDHX1M)                        0.45       5.05 r
  DUT_1/add_34/U1_1_10/CO (ADDHX1M)                       0.45       5.50 r
  DUT_1/add_34/U1_1_11/CO (ADDHX1M)                       0.45       5.95 r
  DUT_1/add_34/U1_1_12/CO (ADDHX1M)                       0.45       6.40 r
  DUT_1/add_34/U1_1_13/CO (ADDHX1M)                       0.45       6.85 r
  DUT_1/add_34/U1_1_14/CO (ADDHX1M)                       0.45       7.29 r
  DUT_1/add_34/U1_1_15/CO (ADDHX1M)                       0.45       7.74 r
  DUT_1/add_34/U1_1_16/CO (ADDHX1M)                       0.45       8.19 r
  DUT_1/add_34/U1_1_17/CO (ADDHX1M)                       0.45       8.64 r
  DUT_1/add_34/U1_1_18/CO (ADDHX1M)                       0.45       9.09 r
  DUT_1/add_34/U1_1_19/CO (ADDHX1M)                       0.45       9.54 r
  DUT_1/add_34/U1_1_20/CO (ADDHX1M)                       0.45       9.99 r
  DUT_1/add_34/U1_1_21/CO (ADDHX1M)                       0.45      10.43 r
  DUT_1/add_34/U1_1_22/CO (ADDHX1M)                       0.45      10.88 r
  DUT_1/add_34/U1_1_23/CO (ADDHX1M)                       0.45      11.33 r
  DUT_1/add_34/U1_1_24/CO (ADDHX1M)                       0.45      11.78 r
  DUT_1/add_34/U1_1_25/CO (ADDHX1M)                       0.45      12.23 r
  DUT_1/add_34/U1_1_26/S (ADDHX1M)                        0.51      12.74 r
  DUT_1/add_34/SUM[26] (serializer_DW01_inc_0)            0.00      12.74 r
  DUT_1/U33/Y (OAI2BB2X1M)                                0.46      13.20 r
  DUT_1/counter_reg[26]/D (DFFRX1M)                       0.00      13.20 r
  data arrival time                                                 13.20

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[26]/CK (DFFRX1M)                      0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                -13.20
  --------------------------------------------------------------------------
  slack (MET)                                                     8666.21


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[25]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (DFFRX4M)                       0.00       0.00 r
  DUT_1/counter_reg[0]/Q (DFFRX4M)                        0.99       0.99 r
  DUT_1/add_34/A[0] (serializer_DW01_inc_0)               0.00       0.99 r
  DUT_1/add_34/U1_1_1/CO (ADDHX1M)                        0.47       1.46 r
  DUT_1/add_34/U1_1_2/CO (ADDHX1M)                        0.45       1.91 r
  DUT_1/add_34/U1_1_3/CO (ADDHX1M)                        0.45       2.36 r
  DUT_1/add_34/U1_1_4/CO (ADDHX1M)                        0.45       2.81 r
  DUT_1/add_34/U1_1_5/CO (ADDHX1M)                        0.45       3.26 r
  DUT_1/add_34/U1_1_6/CO (ADDHX1M)                        0.45       3.71 r
  DUT_1/add_34/U1_1_7/CO (ADDHX1M)                        0.45       4.15 r
  DUT_1/add_34/U1_1_8/CO (ADDHX1M)                        0.45       4.60 r
  DUT_1/add_34/U1_1_9/CO (ADDHX1M)                        0.45       5.05 r
  DUT_1/add_34/U1_1_10/CO (ADDHX1M)                       0.45       5.50 r
  DUT_1/add_34/U1_1_11/CO (ADDHX1M)                       0.45       5.95 r
  DUT_1/add_34/U1_1_12/CO (ADDHX1M)                       0.45       6.40 r
  DUT_1/add_34/U1_1_13/CO (ADDHX1M)                       0.45       6.85 r
  DUT_1/add_34/U1_1_14/CO (ADDHX1M)                       0.45       7.29 r
  DUT_1/add_34/U1_1_15/CO (ADDHX1M)                       0.45       7.74 r
  DUT_1/add_34/U1_1_16/CO (ADDHX1M)                       0.45       8.19 r
  DUT_1/add_34/U1_1_17/CO (ADDHX1M)                       0.45       8.64 r
  DUT_1/add_34/U1_1_18/CO (ADDHX1M)                       0.45       9.09 r
  DUT_1/add_34/U1_1_19/CO (ADDHX1M)                       0.45       9.54 r
  DUT_1/add_34/U1_1_20/CO (ADDHX1M)                       0.45       9.99 r
  DUT_1/add_34/U1_1_21/CO (ADDHX1M)                       0.45      10.43 r
  DUT_1/add_34/U1_1_22/CO (ADDHX1M)                       0.45      10.88 r
  DUT_1/add_34/U1_1_23/CO (ADDHX1M)                       0.45      11.33 r
  DUT_1/add_34/U1_1_24/CO (ADDHX1M)                       0.45      11.78 r
  DUT_1/add_34/U1_1_25/S (ADDHX1M)                        0.51      12.29 r
  DUT_1/add_34/SUM[25] (serializer_DW01_inc_0)            0.00      12.29 r
  DUT_1/U48/Y (OAI2BB2X1M)                                0.46      12.75 r
  DUT_1/counter_reg[25]/D (DFFRX1M)                       0.00      12.75 r
  data arrival time                                                 12.75

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[25]/CK (DFFRX1M)                      0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                -12.75
  --------------------------------------------------------------------------
  slack (MET)                                                     8666.65


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[24]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (DFFRX4M)                       0.00       0.00 r
  DUT_1/counter_reg[0]/Q (DFFRX4M)                        0.99       0.99 r
  DUT_1/add_34/A[0] (serializer_DW01_inc_0)               0.00       0.99 r
  DUT_1/add_34/U1_1_1/CO (ADDHX1M)                        0.47       1.46 r
  DUT_1/add_34/U1_1_2/CO (ADDHX1M)                        0.45       1.91 r
  DUT_1/add_34/U1_1_3/CO (ADDHX1M)                        0.45       2.36 r
  DUT_1/add_34/U1_1_4/CO (ADDHX1M)                        0.45       2.81 r
  DUT_1/add_34/U1_1_5/CO (ADDHX1M)                        0.45       3.26 r
  DUT_1/add_34/U1_1_6/CO (ADDHX1M)                        0.45       3.71 r
  DUT_1/add_34/U1_1_7/CO (ADDHX1M)                        0.45       4.15 r
  DUT_1/add_34/U1_1_8/CO (ADDHX1M)                        0.45       4.60 r
  DUT_1/add_34/U1_1_9/CO (ADDHX1M)                        0.45       5.05 r
  DUT_1/add_34/U1_1_10/CO (ADDHX1M)                       0.45       5.50 r
  DUT_1/add_34/U1_1_11/CO (ADDHX1M)                       0.45       5.95 r
  DUT_1/add_34/U1_1_12/CO (ADDHX1M)                       0.45       6.40 r
  DUT_1/add_34/U1_1_13/CO (ADDHX1M)                       0.45       6.85 r
  DUT_1/add_34/U1_1_14/CO (ADDHX1M)                       0.45       7.29 r
  DUT_1/add_34/U1_1_15/CO (ADDHX1M)                       0.45       7.74 r
  DUT_1/add_34/U1_1_16/CO (ADDHX1M)                       0.45       8.19 r
  DUT_1/add_34/U1_1_17/CO (ADDHX1M)                       0.45       8.64 r
  DUT_1/add_34/U1_1_18/CO (ADDHX1M)                       0.45       9.09 r
  DUT_1/add_34/U1_1_19/CO (ADDHX1M)                       0.45       9.54 r
  DUT_1/add_34/U1_1_20/CO (ADDHX1M)                       0.45       9.99 r
  DUT_1/add_34/U1_1_21/CO (ADDHX1M)                       0.45      10.43 r
  DUT_1/add_34/U1_1_22/CO (ADDHX1M)                       0.45      10.88 r
  DUT_1/add_34/U1_1_23/CO (ADDHX1M)                       0.45      11.33 r
  DUT_1/add_34/U1_1_24/S (ADDHX1M)                        0.51      11.84 r
  DUT_1/add_34/SUM[24] (serializer_DW01_inc_0)            0.00      11.84 r
  DUT_1/U41/Y (OAI2BB2X1M)                                0.46      12.30 r
  DUT_1/counter_reg[24]/D (DFFRX1M)                       0.00      12.30 r
  data arrival time                                                 12.30

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[24]/CK (DFFRX1M)                      0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                -12.30
  --------------------------------------------------------------------------
  slack (MET)                                                     8667.10


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[23]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (DFFRX4M)                       0.00       0.00 r
  DUT_1/counter_reg[0]/Q (DFFRX4M)                        0.99       0.99 r
  DUT_1/add_34/A[0] (serializer_DW01_inc_0)               0.00       0.99 r
  DUT_1/add_34/U1_1_1/CO (ADDHX1M)                        0.47       1.46 r
  DUT_1/add_34/U1_1_2/CO (ADDHX1M)                        0.45       1.91 r
  DUT_1/add_34/U1_1_3/CO (ADDHX1M)                        0.45       2.36 r
  DUT_1/add_34/U1_1_4/CO (ADDHX1M)                        0.45       2.81 r
  DUT_1/add_34/U1_1_5/CO (ADDHX1M)                        0.45       3.26 r
  DUT_1/add_34/U1_1_6/CO (ADDHX1M)                        0.45       3.71 r
  DUT_1/add_34/U1_1_7/CO (ADDHX1M)                        0.45       4.15 r
  DUT_1/add_34/U1_1_8/CO (ADDHX1M)                        0.45       4.60 r
  DUT_1/add_34/U1_1_9/CO (ADDHX1M)                        0.45       5.05 r
  DUT_1/add_34/U1_1_10/CO (ADDHX1M)                       0.45       5.50 r
  DUT_1/add_34/U1_1_11/CO (ADDHX1M)                       0.45       5.95 r
  DUT_1/add_34/U1_1_12/CO (ADDHX1M)                       0.45       6.40 r
  DUT_1/add_34/U1_1_13/CO (ADDHX1M)                       0.45       6.85 r
  DUT_1/add_34/U1_1_14/CO (ADDHX1M)                       0.45       7.29 r
  DUT_1/add_34/U1_1_15/CO (ADDHX1M)                       0.45       7.74 r
  DUT_1/add_34/U1_1_16/CO (ADDHX1M)                       0.45       8.19 r
  DUT_1/add_34/U1_1_17/CO (ADDHX1M)                       0.45       8.64 r
  DUT_1/add_34/U1_1_18/CO (ADDHX1M)                       0.45       9.09 r
  DUT_1/add_34/U1_1_19/CO (ADDHX1M)                       0.45       9.54 r
  DUT_1/add_34/U1_1_20/CO (ADDHX1M)                       0.45       9.99 r
  DUT_1/add_34/U1_1_21/CO (ADDHX1M)                       0.45      10.43 r
  DUT_1/add_34/U1_1_22/CO (ADDHX1M)                       0.45      10.88 r
  DUT_1/add_34/U1_1_23/S (ADDHX1M)                        0.51      11.39 r
  DUT_1/add_34/SUM[23] (serializer_DW01_inc_0)            0.00      11.39 r
  DUT_1/U25/Y (OAI2BB2X1M)                                0.46      11.85 r
  DUT_1/counter_reg[23]/D (DFFRX1M)                       0.00      11.85 r
  data arrival time                                                 11.85

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[23]/CK (DFFRX1M)                      0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                -11.85
  --------------------------------------------------------------------------
  slack (MET)                                                     8667.55


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[22]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (DFFRX4M)                       0.00       0.00 r
  DUT_1/counter_reg[0]/Q (DFFRX4M)                        0.99       0.99 r
  DUT_1/add_34/A[0] (serializer_DW01_inc_0)               0.00       0.99 r
  DUT_1/add_34/U1_1_1/CO (ADDHX1M)                        0.47       1.46 r
  DUT_1/add_34/U1_1_2/CO (ADDHX1M)                        0.45       1.91 r
  DUT_1/add_34/U1_1_3/CO (ADDHX1M)                        0.45       2.36 r
  DUT_1/add_34/U1_1_4/CO (ADDHX1M)                        0.45       2.81 r
  DUT_1/add_34/U1_1_5/CO (ADDHX1M)                        0.45       3.26 r
  DUT_1/add_34/U1_1_6/CO (ADDHX1M)                        0.45       3.71 r
  DUT_1/add_34/U1_1_7/CO (ADDHX1M)                        0.45       4.15 r
  DUT_1/add_34/U1_1_8/CO (ADDHX1M)                        0.45       4.60 r
  DUT_1/add_34/U1_1_9/CO (ADDHX1M)                        0.45       5.05 r
  DUT_1/add_34/U1_1_10/CO (ADDHX1M)                       0.45       5.50 r
  DUT_1/add_34/U1_1_11/CO (ADDHX1M)                       0.45       5.95 r
  DUT_1/add_34/U1_1_12/CO (ADDHX1M)                       0.45       6.40 r
  DUT_1/add_34/U1_1_13/CO (ADDHX1M)                       0.45       6.85 r
  DUT_1/add_34/U1_1_14/CO (ADDHX1M)                       0.45       7.29 r
  DUT_1/add_34/U1_1_15/CO (ADDHX1M)                       0.45       7.74 r
  DUT_1/add_34/U1_1_16/CO (ADDHX1M)                       0.45       8.19 r
  DUT_1/add_34/U1_1_17/CO (ADDHX1M)                       0.45       8.64 r
  DUT_1/add_34/U1_1_18/CO (ADDHX1M)                       0.45       9.09 r
  DUT_1/add_34/U1_1_19/CO (ADDHX1M)                       0.45       9.54 r
  DUT_1/add_34/U1_1_20/CO (ADDHX1M)                       0.45       9.99 r
  DUT_1/add_34/U1_1_21/CO (ADDHX1M)                       0.45      10.43 r
  DUT_1/add_34/U1_1_22/S (ADDHX1M)                        0.51      10.94 r
  DUT_1/add_34/SUM[22] (serializer_DW01_inc_0)            0.00      10.94 r
  DUT_1/U34/Y (OAI2BB2X1M)                                0.46      11.40 r
  DUT_1/counter_reg[22]/D (DFFRX1M)                       0.00      11.40 r
  data arrival time                                                 11.40

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[22]/CK (DFFRX1M)                      0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                -11.40
  --------------------------------------------------------------------------
  slack (MET)                                                     8668.00


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[21]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (DFFRX4M)                       0.00       0.00 r
  DUT_1/counter_reg[0]/Q (DFFRX4M)                        0.99       0.99 r
  DUT_1/add_34/A[0] (serializer_DW01_inc_0)               0.00       0.99 r
  DUT_1/add_34/U1_1_1/CO (ADDHX1M)                        0.47       1.46 r
  DUT_1/add_34/U1_1_2/CO (ADDHX1M)                        0.45       1.91 r
  DUT_1/add_34/U1_1_3/CO (ADDHX1M)                        0.45       2.36 r
  DUT_1/add_34/U1_1_4/CO (ADDHX1M)                        0.45       2.81 r
  DUT_1/add_34/U1_1_5/CO (ADDHX1M)                        0.45       3.26 r
  DUT_1/add_34/U1_1_6/CO (ADDHX1M)                        0.45       3.71 r
  DUT_1/add_34/U1_1_7/CO (ADDHX1M)                        0.45       4.15 r
  DUT_1/add_34/U1_1_8/CO (ADDHX1M)                        0.45       4.60 r
  DUT_1/add_34/U1_1_9/CO (ADDHX1M)                        0.45       5.05 r
  DUT_1/add_34/U1_1_10/CO (ADDHX1M)                       0.45       5.50 r
  DUT_1/add_34/U1_1_11/CO (ADDHX1M)                       0.45       5.95 r
  DUT_1/add_34/U1_1_12/CO (ADDHX1M)                       0.45       6.40 r
  DUT_1/add_34/U1_1_13/CO (ADDHX1M)                       0.45       6.85 r
  DUT_1/add_34/U1_1_14/CO (ADDHX1M)                       0.45       7.29 r
  DUT_1/add_34/U1_1_15/CO (ADDHX1M)                       0.45       7.74 r
  DUT_1/add_34/U1_1_16/CO (ADDHX1M)                       0.45       8.19 r
  DUT_1/add_34/U1_1_17/CO (ADDHX1M)                       0.45       8.64 r
  DUT_1/add_34/U1_1_18/CO (ADDHX1M)                       0.45       9.09 r
  DUT_1/add_34/U1_1_19/CO (ADDHX1M)                       0.45       9.54 r
  DUT_1/add_34/U1_1_20/CO (ADDHX1M)                       0.45       9.99 r
  DUT_1/add_34/U1_1_21/S (ADDHX1M)                        0.51      10.50 r
  DUT_1/add_34/SUM[21] (serializer_DW01_inc_0)            0.00      10.50 r
  DUT_1/U49/Y (OAI2BB2X1M)                                0.46      10.96 r
  DUT_1/counter_reg[21]/D (DFFRX1M)                       0.00      10.96 r
  data arrival time                                                 10.96

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[21]/CK (DFFRX1M)                      0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                -10.96
  --------------------------------------------------------------------------
  slack (MET)                                                     8668.45


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[20]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (DFFRX4M)                       0.00       0.00 r
  DUT_1/counter_reg[0]/Q (DFFRX4M)                        0.99       0.99 r
  DUT_1/add_34/A[0] (serializer_DW01_inc_0)               0.00       0.99 r
  DUT_1/add_34/U1_1_1/CO (ADDHX1M)                        0.47       1.46 r
  DUT_1/add_34/U1_1_2/CO (ADDHX1M)                        0.45       1.91 r
  DUT_1/add_34/U1_1_3/CO (ADDHX1M)                        0.45       2.36 r
  DUT_1/add_34/U1_1_4/CO (ADDHX1M)                        0.45       2.81 r
  DUT_1/add_34/U1_1_5/CO (ADDHX1M)                        0.45       3.26 r
  DUT_1/add_34/U1_1_6/CO (ADDHX1M)                        0.45       3.71 r
  DUT_1/add_34/U1_1_7/CO (ADDHX1M)                        0.45       4.15 r
  DUT_1/add_34/U1_1_8/CO (ADDHX1M)                        0.45       4.60 r
  DUT_1/add_34/U1_1_9/CO (ADDHX1M)                        0.45       5.05 r
  DUT_1/add_34/U1_1_10/CO (ADDHX1M)                       0.45       5.50 r
  DUT_1/add_34/U1_1_11/CO (ADDHX1M)                       0.45       5.95 r
  DUT_1/add_34/U1_1_12/CO (ADDHX1M)                       0.45       6.40 r
  DUT_1/add_34/U1_1_13/CO (ADDHX1M)                       0.45       6.85 r
  DUT_1/add_34/U1_1_14/CO (ADDHX1M)                       0.45       7.29 r
  DUT_1/add_34/U1_1_15/CO (ADDHX1M)                       0.45       7.74 r
  DUT_1/add_34/U1_1_16/CO (ADDHX1M)                       0.45       8.19 r
  DUT_1/add_34/U1_1_17/CO (ADDHX1M)                       0.45       8.64 r
  DUT_1/add_34/U1_1_18/CO (ADDHX1M)                       0.45       9.09 r
  DUT_1/add_34/U1_1_19/CO (ADDHX1M)                       0.45       9.54 r
  DUT_1/add_34/U1_1_20/S (ADDHX1M)                        0.51      10.05 r
  DUT_1/add_34/SUM[20] (serializer_DW01_inc_0)            0.00      10.05 r
  DUT_1/U42/Y (OAI2BB2X1M)                                0.46      10.51 r
  DUT_1/counter_reg[20]/D (DFFRX1M)                       0.00      10.51 r
  data arrival time                                                 10.51

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[20]/CK (DFFRX1M)                      0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                -10.51
  --------------------------------------------------------------------------
  slack (MET)                                                     8668.89


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[19]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (DFFRX4M)                       0.00       0.00 r
  DUT_1/counter_reg[0]/Q (DFFRX4M)                        0.99       0.99 r
  DUT_1/add_34/A[0] (serializer_DW01_inc_0)               0.00       0.99 r
  DUT_1/add_34/U1_1_1/CO (ADDHX1M)                        0.47       1.46 r
  DUT_1/add_34/U1_1_2/CO (ADDHX1M)                        0.45       1.91 r
  DUT_1/add_34/U1_1_3/CO (ADDHX1M)                        0.45       2.36 r
  DUT_1/add_34/U1_1_4/CO (ADDHX1M)                        0.45       2.81 r
  DUT_1/add_34/U1_1_5/CO (ADDHX1M)                        0.45       3.26 r
  DUT_1/add_34/U1_1_6/CO (ADDHX1M)                        0.45       3.71 r
  DUT_1/add_34/U1_1_7/CO (ADDHX1M)                        0.45       4.15 r
  DUT_1/add_34/U1_1_8/CO (ADDHX1M)                        0.45       4.60 r
  DUT_1/add_34/U1_1_9/CO (ADDHX1M)                        0.45       5.05 r
  DUT_1/add_34/U1_1_10/CO (ADDHX1M)                       0.45       5.50 r
  DUT_1/add_34/U1_1_11/CO (ADDHX1M)                       0.45       5.95 r
  DUT_1/add_34/U1_1_12/CO (ADDHX1M)                       0.45       6.40 r
  DUT_1/add_34/U1_1_13/CO (ADDHX1M)                       0.45       6.85 r
  DUT_1/add_34/U1_1_14/CO (ADDHX1M)                       0.45       7.29 r
  DUT_1/add_34/U1_1_15/CO (ADDHX1M)                       0.45       7.74 r
  DUT_1/add_34/U1_1_16/CO (ADDHX1M)                       0.45       8.19 r
  DUT_1/add_34/U1_1_17/CO (ADDHX1M)                       0.45       8.64 r
  DUT_1/add_34/U1_1_18/CO (ADDHX1M)                       0.45       9.09 r
  DUT_1/add_34/U1_1_19/S (ADDHX1M)                        0.51       9.60 r
  DUT_1/add_34/SUM[19] (serializer_DW01_inc_0)            0.00       9.60 r
  DUT_1/U26/Y (OAI2BB2X1M)                                0.46      10.06 r
  DUT_1/counter_reg[19]/D (DFFRX1M)                       0.00      10.06 r
  data arrival time                                                 10.06

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[19]/CK (DFFRX1M)                      0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                -10.06
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.34


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[18]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (DFFRX4M)                       0.00       0.00 r
  DUT_1/counter_reg[0]/Q (DFFRX4M)                        0.99       0.99 r
  DUT_1/add_34/A[0] (serializer_DW01_inc_0)               0.00       0.99 r
  DUT_1/add_34/U1_1_1/CO (ADDHX1M)                        0.47       1.46 r
  DUT_1/add_34/U1_1_2/CO (ADDHX1M)                        0.45       1.91 r
  DUT_1/add_34/U1_1_3/CO (ADDHX1M)                        0.45       2.36 r
  DUT_1/add_34/U1_1_4/CO (ADDHX1M)                        0.45       2.81 r
  DUT_1/add_34/U1_1_5/CO (ADDHX1M)                        0.45       3.26 r
  DUT_1/add_34/U1_1_6/CO (ADDHX1M)                        0.45       3.71 r
  DUT_1/add_34/U1_1_7/CO (ADDHX1M)                        0.45       4.15 r
  DUT_1/add_34/U1_1_8/CO (ADDHX1M)                        0.45       4.60 r
  DUT_1/add_34/U1_1_9/CO (ADDHX1M)                        0.45       5.05 r
  DUT_1/add_34/U1_1_10/CO (ADDHX1M)                       0.45       5.50 r
  DUT_1/add_34/U1_1_11/CO (ADDHX1M)                       0.45       5.95 r
  DUT_1/add_34/U1_1_12/CO (ADDHX1M)                       0.45       6.40 r
  DUT_1/add_34/U1_1_13/CO (ADDHX1M)                       0.45       6.85 r
  DUT_1/add_34/U1_1_14/CO (ADDHX1M)                       0.45       7.29 r
  DUT_1/add_34/U1_1_15/CO (ADDHX1M)                       0.45       7.74 r
  DUT_1/add_34/U1_1_16/CO (ADDHX1M)                       0.45       8.19 r
  DUT_1/add_34/U1_1_17/CO (ADDHX1M)                       0.45       8.64 r
  DUT_1/add_34/U1_1_18/S (ADDHX1M)                        0.51       9.15 r
  DUT_1/add_34/SUM[18] (serializer_DW01_inc_0)            0.00       9.15 r
  DUT_1/U35/Y (OAI2BB2X1M)                                0.46       9.61 r
  DUT_1/counter_reg[18]/D (DFFRX1M)                       0.00       9.61 r
  data arrival time                                                  9.61

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[18]/CK (DFFRX1M)                      0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                 -9.61
  --------------------------------------------------------------------------
  slack (MET)                                                     8669.79


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[17]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (DFFRX4M)                       0.00       0.00 r
  DUT_1/counter_reg[0]/Q (DFFRX4M)                        0.99       0.99 r
  DUT_1/add_34/A[0] (serializer_DW01_inc_0)               0.00       0.99 r
  DUT_1/add_34/U1_1_1/CO (ADDHX1M)                        0.47       1.46 r
  DUT_1/add_34/U1_1_2/CO (ADDHX1M)                        0.45       1.91 r
  DUT_1/add_34/U1_1_3/CO (ADDHX1M)                        0.45       2.36 r
  DUT_1/add_34/U1_1_4/CO (ADDHX1M)                        0.45       2.81 r
  DUT_1/add_34/U1_1_5/CO (ADDHX1M)                        0.45       3.26 r
  DUT_1/add_34/U1_1_6/CO (ADDHX1M)                        0.45       3.71 r
  DUT_1/add_34/U1_1_7/CO (ADDHX1M)                        0.45       4.15 r
  DUT_1/add_34/U1_1_8/CO (ADDHX1M)                        0.45       4.60 r
  DUT_1/add_34/U1_1_9/CO (ADDHX1M)                        0.45       5.05 r
  DUT_1/add_34/U1_1_10/CO (ADDHX1M)                       0.45       5.50 r
  DUT_1/add_34/U1_1_11/CO (ADDHX1M)                       0.45       5.95 r
  DUT_1/add_34/U1_1_12/CO (ADDHX1M)                       0.45       6.40 r
  DUT_1/add_34/U1_1_13/CO (ADDHX1M)                       0.45       6.85 r
  DUT_1/add_34/U1_1_14/CO (ADDHX1M)                       0.45       7.29 r
  DUT_1/add_34/U1_1_15/CO (ADDHX1M)                       0.45       7.74 r
  DUT_1/add_34/U1_1_16/CO (ADDHX1M)                       0.45       8.19 r
  DUT_1/add_34/U1_1_17/S (ADDHX1M)                        0.51       8.70 r
  DUT_1/add_34/SUM[17] (serializer_DW01_inc_0)            0.00       8.70 r
  DUT_1/U50/Y (OAI2BB2X1M)                                0.46       9.16 r
  DUT_1/counter_reg[17]/D (DFFRX1M)                       0.00       9.16 r
  data arrival time                                                  9.16

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[17]/CK (DFFRX1M)                      0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                 -9.16
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.24


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[16]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (DFFRX4M)                       0.00       0.00 r
  DUT_1/counter_reg[0]/Q (DFFRX4M)                        0.99       0.99 r
  DUT_1/add_34/A[0] (serializer_DW01_inc_0)               0.00       0.99 r
  DUT_1/add_34/U1_1_1/CO (ADDHX1M)                        0.47       1.46 r
  DUT_1/add_34/U1_1_2/CO (ADDHX1M)                        0.45       1.91 r
  DUT_1/add_34/U1_1_3/CO (ADDHX1M)                        0.45       2.36 r
  DUT_1/add_34/U1_1_4/CO (ADDHX1M)                        0.45       2.81 r
  DUT_1/add_34/U1_1_5/CO (ADDHX1M)                        0.45       3.26 r
  DUT_1/add_34/U1_1_6/CO (ADDHX1M)                        0.45       3.71 r
  DUT_1/add_34/U1_1_7/CO (ADDHX1M)                        0.45       4.15 r
  DUT_1/add_34/U1_1_8/CO (ADDHX1M)                        0.45       4.60 r
  DUT_1/add_34/U1_1_9/CO (ADDHX1M)                        0.45       5.05 r
  DUT_1/add_34/U1_1_10/CO (ADDHX1M)                       0.45       5.50 r
  DUT_1/add_34/U1_1_11/CO (ADDHX1M)                       0.45       5.95 r
  DUT_1/add_34/U1_1_12/CO (ADDHX1M)                       0.45       6.40 r
  DUT_1/add_34/U1_1_13/CO (ADDHX1M)                       0.45       6.85 r
  DUT_1/add_34/U1_1_14/CO (ADDHX1M)                       0.45       7.29 r
  DUT_1/add_34/U1_1_15/CO (ADDHX1M)                       0.45       7.74 r
  DUT_1/add_34/U1_1_16/S (ADDHX1M)                        0.51       8.25 r
  DUT_1/add_34/SUM[16] (serializer_DW01_inc_0)            0.00       8.25 r
  DUT_1/U43/Y (OAI2BB2X1M)                                0.46       8.71 r
  DUT_1/counter_reg[16]/D (DFFRX1M)                       0.00       8.71 r
  data arrival time                                                  8.71

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[16]/CK (DFFRX1M)                      0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                 -8.71
  --------------------------------------------------------------------------
  slack (MET)                                                     8670.69


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[15]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (DFFRX4M)                       0.00       0.00 r
  DUT_1/counter_reg[0]/Q (DFFRX4M)                        0.99       0.99 r
  DUT_1/add_34/A[0] (serializer_DW01_inc_0)               0.00       0.99 r
  DUT_1/add_34/U1_1_1/CO (ADDHX1M)                        0.47       1.46 r
  DUT_1/add_34/U1_1_2/CO (ADDHX1M)                        0.45       1.91 r
  DUT_1/add_34/U1_1_3/CO (ADDHX1M)                        0.45       2.36 r
  DUT_1/add_34/U1_1_4/CO (ADDHX1M)                        0.45       2.81 r
  DUT_1/add_34/U1_1_5/CO (ADDHX1M)                        0.45       3.26 r
  DUT_1/add_34/U1_1_6/CO (ADDHX1M)                        0.45       3.71 r
  DUT_1/add_34/U1_1_7/CO (ADDHX1M)                        0.45       4.15 r
  DUT_1/add_34/U1_1_8/CO (ADDHX1M)                        0.45       4.60 r
  DUT_1/add_34/U1_1_9/CO (ADDHX1M)                        0.45       5.05 r
  DUT_1/add_34/U1_1_10/CO (ADDHX1M)                       0.45       5.50 r
  DUT_1/add_34/U1_1_11/CO (ADDHX1M)                       0.45       5.95 r
  DUT_1/add_34/U1_1_12/CO (ADDHX1M)                       0.45       6.40 r
  DUT_1/add_34/U1_1_13/CO (ADDHX1M)                       0.45       6.85 r
  DUT_1/add_34/U1_1_14/CO (ADDHX1M)                       0.45       7.29 r
  DUT_1/add_34/U1_1_15/S (ADDHX1M)                        0.51       7.80 r
  DUT_1/add_34/SUM[15] (serializer_DW01_inc_0)            0.00       7.80 r
  DUT_1/U27/Y (OAI2BB2X1M)                                0.46       8.26 r
  DUT_1/counter_reg[15]/D (DFFRX1M)                       0.00       8.26 r
  data arrival time                                                  8.26

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[15]/CK (DFFRX1M)                      0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                 -8.26
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.14


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[14]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (DFFRX4M)                       0.00       0.00 r
  DUT_1/counter_reg[0]/Q (DFFRX4M)                        0.99       0.99 r
  DUT_1/add_34/A[0] (serializer_DW01_inc_0)               0.00       0.99 r
  DUT_1/add_34/U1_1_1/CO (ADDHX1M)                        0.47       1.46 r
  DUT_1/add_34/U1_1_2/CO (ADDHX1M)                        0.45       1.91 r
  DUT_1/add_34/U1_1_3/CO (ADDHX1M)                        0.45       2.36 r
  DUT_1/add_34/U1_1_4/CO (ADDHX1M)                        0.45       2.81 r
  DUT_1/add_34/U1_1_5/CO (ADDHX1M)                        0.45       3.26 r
  DUT_1/add_34/U1_1_6/CO (ADDHX1M)                        0.45       3.71 r
  DUT_1/add_34/U1_1_7/CO (ADDHX1M)                        0.45       4.15 r
  DUT_1/add_34/U1_1_8/CO (ADDHX1M)                        0.45       4.60 r
  DUT_1/add_34/U1_1_9/CO (ADDHX1M)                        0.45       5.05 r
  DUT_1/add_34/U1_1_10/CO (ADDHX1M)                       0.45       5.50 r
  DUT_1/add_34/U1_1_11/CO (ADDHX1M)                       0.45       5.95 r
  DUT_1/add_34/U1_1_12/CO (ADDHX1M)                       0.45       6.40 r
  DUT_1/add_34/U1_1_13/CO (ADDHX1M)                       0.45       6.85 r
  DUT_1/add_34/U1_1_14/S (ADDHX1M)                        0.51       7.36 r
  DUT_1/add_34/SUM[14] (serializer_DW01_inc_0)            0.00       7.36 r
  DUT_1/U36/Y (OAI2BB2X1M)                                0.46       7.81 r
  DUT_1/counter_reg[14]/D (DFFRX1M)                       0.00       7.81 r
  data arrival time                                                  7.81

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[14]/CK (DFFRX1M)                      0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                 -7.81
  --------------------------------------------------------------------------
  slack (MET)                                                     8671.58


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[13]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (DFFRX4M)                       0.00       0.00 r
  DUT_1/counter_reg[0]/Q (DFFRX4M)                        0.99       0.99 r
  DUT_1/add_34/A[0] (serializer_DW01_inc_0)               0.00       0.99 r
  DUT_1/add_34/U1_1_1/CO (ADDHX1M)                        0.47       1.46 r
  DUT_1/add_34/U1_1_2/CO (ADDHX1M)                        0.45       1.91 r
  DUT_1/add_34/U1_1_3/CO (ADDHX1M)                        0.45       2.36 r
  DUT_1/add_34/U1_1_4/CO (ADDHX1M)                        0.45       2.81 r
  DUT_1/add_34/U1_1_5/CO (ADDHX1M)                        0.45       3.26 r
  DUT_1/add_34/U1_1_6/CO (ADDHX1M)                        0.45       3.71 r
  DUT_1/add_34/U1_1_7/CO (ADDHX1M)                        0.45       4.15 r
  DUT_1/add_34/U1_1_8/CO (ADDHX1M)                        0.45       4.60 r
  DUT_1/add_34/U1_1_9/CO (ADDHX1M)                        0.45       5.05 r
  DUT_1/add_34/U1_1_10/CO (ADDHX1M)                       0.45       5.50 r
  DUT_1/add_34/U1_1_11/CO (ADDHX1M)                       0.45       5.95 r
  DUT_1/add_34/U1_1_12/CO (ADDHX1M)                       0.45       6.40 r
  DUT_1/add_34/U1_1_13/S (ADDHX1M)                        0.51       6.91 r
  DUT_1/add_34/SUM[13] (serializer_DW01_inc_0)            0.00       6.91 r
  DUT_1/U51/Y (OAI2BB2X1M)                                0.46       7.37 r
  DUT_1/counter_reg[13]/D (DFFRX1M)                       0.00       7.37 r
  data arrival time                                                  7.37

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[13]/CK (DFFRX1M)                      0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                 -7.37
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.03


  Startpoint: DUT_1/counter_reg[0]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[12]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[0]/CK (DFFRX4M)                       0.00       0.00 r
  DUT_1/counter_reg[0]/Q (DFFRX4M)                        0.99       0.99 r
  DUT_1/add_34/A[0] (serializer_DW01_inc_0)               0.00       0.99 r
  DUT_1/add_34/U1_1_1/CO (ADDHX1M)                        0.47       1.46 r
  DUT_1/add_34/U1_1_2/CO (ADDHX1M)                        0.45       1.91 r
  DUT_1/add_34/U1_1_3/CO (ADDHX1M)                        0.45       2.36 r
  DUT_1/add_34/U1_1_4/CO (ADDHX1M)                        0.45       2.81 r
  DUT_1/add_34/U1_1_5/CO (ADDHX1M)                        0.45       3.26 r
  DUT_1/add_34/U1_1_6/CO (ADDHX1M)                        0.45       3.71 r
  DUT_1/add_34/U1_1_7/CO (ADDHX1M)                        0.45       4.15 r
  DUT_1/add_34/U1_1_8/CO (ADDHX1M)                        0.45       4.60 r
  DUT_1/add_34/U1_1_9/CO (ADDHX1M)                        0.45       5.05 r
  DUT_1/add_34/U1_1_10/CO (ADDHX1M)                       0.45       5.50 r
  DUT_1/add_34/U1_1_11/CO (ADDHX1M)                       0.45       5.95 r
  DUT_1/add_34/U1_1_12/S (ADDHX1M)                        0.51       6.46 r
  DUT_1/add_34/SUM[12] (serializer_DW01_inc_0)            0.00       6.46 r
  DUT_1/U44/Y (OAI2BB2X1M)                                0.46       6.92 r
  DUT_1/counter_reg[12]/D (DFFRX1M)                       0.00       6.92 r
  data arrival time                                                  6.92

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[12]/CK (DFFRX1M)                      0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                 -6.92
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.48


  Startpoint: DUT_3/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[1]/CK (DFFRX4M)                 0.00       0.00 r
  DUT_3/current_state_reg[1]/QN (DFFRX4M)                 0.89       0.89 r
  DUT_3/U6/Y (XNOR2X4M)                                   0.39       1.28 f
  DUT_3/U8/Y (NOR2X3M)                                    0.92       2.20 r
  DUT_3/ser_en (FSM)                                      0.00       2.20 r
  DUT_1/ser_en (serializer)                               0.00       2.20 r
  DUT_1/U55/Y (NAND3X2M)                                  0.79       3.00 f
  DUT_1/U15/Y (NAND2X2M)                                  0.81       3.80 r
  DUT_1/U12/Y (CLKBUFX6M)                                 0.85       4.65 r
  DUT_1/U9/Y (NOR2BX4M)                                   0.78       5.43 r
  DUT_1/U5/Y (BUFX6M)                                     0.93       6.36 r
  DUT_1/U30/Y (OAI2BB2X1M)                                0.49       6.85 r
  DUT_1/counter_reg[2]/D (DFFRX1M)                        0.00       6.85 r
  data arrival time                                                  6.85

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[2]/CK (DFFRX1M)                       0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                 -6.85
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.55


  Startpoint: DUT_3/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[11]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[1]/CK (DFFRX4M)                 0.00       0.00 r
  DUT_3/current_state_reg[1]/QN (DFFRX4M)                 0.89       0.89 r
  DUT_3/U6/Y (XNOR2X4M)                                   0.39       1.28 f
  DUT_3/U8/Y (NOR2X3M)                                    0.92       2.20 r
  DUT_3/ser_en (FSM)                                      0.00       2.20 r
  DUT_1/ser_en (serializer)                               0.00       2.20 r
  DUT_1/U55/Y (NAND3X2M)                                  0.79       3.00 f
  DUT_1/U15/Y (NAND2X2M)                                  0.81       3.80 r
  DUT_1/U12/Y (CLKBUFX6M)                                 0.85       4.65 r
  DUT_1/U9/Y (NOR2BX4M)                                   0.78       5.43 r
  DUT_1/U5/Y (BUFX6M)                                     0.93       6.36 r
  DUT_1/U28/Y (OAI2BB2X1M)                                0.49       6.85 r
  DUT_1/counter_reg[11]/D (DFFRX1M)                       0.00       6.85 r
  data arrival time                                                  6.85

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[11]/CK (DFFRX1M)                      0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                 -6.85
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.55


  Startpoint: DUT_3/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[10]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[1]/CK (DFFRX4M)                 0.00       0.00 r
  DUT_3/current_state_reg[1]/QN (DFFRX4M)                 0.89       0.89 r
  DUT_3/U6/Y (XNOR2X4M)                                   0.39       1.28 f
  DUT_3/U8/Y (NOR2X3M)                                    0.92       2.20 r
  DUT_3/ser_en (FSM)                                      0.00       2.20 r
  DUT_1/ser_en (serializer)                               0.00       2.20 r
  DUT_1/U55/Y (NAND3X2M)                                  0.79       3.00 f
  DUT_1/U15/Y (NAND2X2M)                                  0.81       3.80 r
  DUT_1/U12/Y (CLKBUFX6M)                                 0.85       4.65 r
  DUT_1/U9/Y (NOR2BX4M)                                   0.78       5.43 r
  DUT_1/U5/Y (BUFX6M)                                     0.93       6.36 r
  DUT_1/U37/Y (OAI2BB2X1M)                                0.49       6.85 r
  DUT_1/counter_reg[10]/D (DFFRX1M)                       0.00       6.85 r
  data arrival time                                                  6.85

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[10]/CK (DFFRX1M)                      0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                 -6.85
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.55


  Startpoint: DUT_3/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[9]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[1]/CK (DFFRX4M)                 0.00       0.00 r
  DUT_3/current_state_reg[1]/QN (DFFRX4M)                 0.89       0.89 r
  DUT_3/U6/Y (XNOR2X4M)                                   0.39       1.28 f
  DUT_3/U8/Y (NOR2X3M)                                    0.92       2.20 r
  DUT_3/ser_en (FSM)                                      0.00       2.20 r
  DUT_1/ser_en (serializer)                               0.00       2.20 r
  DUT_1/U55/Y (NAND3X2M)                                  0.79       3.00 f
  DUT_1/U15/Y (NAND2X2M)                                  0.81       3.80 r
  DUT_1/U12/Y (CLKBUFX6M)                                 0.85       4.65 r
  DUT_1/U9/Y (NOR2BX4M)                                   0.78       5.43 r
  DUT_1/U5/Y (BUFX6M)                                     0.93       6.36 r
  DUT_1/U52/Y (OAI2BB2X1M)                                0.49       6.85 r
  DUT_1/counter_reg[9]/D (DFFRX1M)                        0.00       6.85 r
  data arrival time                                                  6.85

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[9]/CK (DFFRX1M)                       0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                 -6.85
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.55


  Startpoint: DUT_3/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[8]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[1]/CK (DFFRX4M)                 0.00       0.00 r
  DUT_3/current_state_reg[1]/QN (DFFRX4M)                 0.89       0.89 r
  DUT_3/U6/Y (XNOR2X4M)                                   0.39       1.28 f
  DUT_3/U8/Y (NOR2X3M)                                    0.92       2.20 r
  DUT_3/ser_en (FSM)                                      0.00       2.20 r
  DUT_1/ser_en (serializer)                               0.00       2.20 r
  DUT_1/U55/Y (NAND3X2M)                                  0.79       3.00 f
  DUT_1/U15/Y (NAND2X2M)                                  0.81       3.80 r
  DUT_1/U12/Y (CLKBUFX6M)                                 0.85       4.65 r
  DUT_1/U9/Y (NOR2BX4M)                                   0.78       5.43 r
  DUT_1/U5/Y (BUFX6M)                                     0.93       6.36 r
  DUT_1/U45/Y (OAI2BB2X1M)                                0.49       6.85 r
  DUT_1/counter_reg[8]/D (DFFRX1M)                        0.00       6.85 r
  data arrival time                                                  6.85

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[8]/CK (DFFRX1M)                       0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                 -6.85
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.55


  Startpoint: DUT_3/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[7]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[1]/CK (DFFRX4M)                 0.00       0.00 r
  DUT_3/current_state_reg[1]/QN (DFFRX4M)                 0.89       0.89 r
  DUT_3/U6/Y (XNOR2X4M)                                   0.39       1.28 f
  DUT_3/U8/Y (NOR2X3M)                                    0.92       2.20 r
  DUT_3/ser_en (FSM)                                      0.00       2.20 r
  DUT_1/ser_en (serializer)                               0.00       2.20 r
  DUT_1/U55/Y (NAND3X2M)                                  0.79       3.00 f
  DUT_1/U15/Y (NAND2X2M)                                  0.81       3.80 r
  DUT_1/U12/Y (CLKBUFX6M)                                 0.85       4.65 r
  DUT_1/U9/Y (NOR2BX4M)                                   0.78       5.43 r
  DUT_1/U5/Y (BUFX6M)                                     0.93       6.36 r
  DUT_1/U29/Y (OAI2BB2X1M)                                0.49       6.85 r
  DUT_1/counter_reg[7]/D (DFFRX1M)                        0.00       6.85 r
  data arrival time                                                  6.85

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[7]/CK (DFFRX1M)                       0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                 -6.85
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.55


  Startpoint: DUT_3/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[6]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[1]/CK (DFFRX4M)                 0.00       0.00 r
  DUT_3/current_state_reg[1]/QN (DFFRX4M)                 0.89       0.89 r
  DUT_3/U6/Y (XNOR2X4M)                                   0.39       1.28 f
  DUT_3/U8/Y (NOR2X3M)                                    0.92       2.20 r
  DUT_3/ser_en (FSM)                                      0.00       2.20 r
  DUT_1/ser_en (serializer)                               0.00       2.20 r
  DUT_1/U55/Y (NAND3X2M)                                  0.79       3.00 f
  DUT_1/U15/Y (NAND2X2M)                                  0.81       3.80 r
  DUT_1/U12/Y (CLKBUFX6M)                                 0.85       4.65 r
  DUT_1/U9/Y (NOR2BX4M)                                   0.78       5.43 r
  DUT_1/U5/Y (BUFX6M)                                     0.93       6.36 r
  DUT_1/U38/Y (OAI2BB2X1M)                                0.49       6.85 r
  DUT_1/counter_reg[6]/D (DFFRX1M)                        0.00       6.85 r
  data arrival time                                                  6.85

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[6]/CK (DFFRX1M)                       0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                 -6.85
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.55


  Startpoint: DUT_3/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[5]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[1]/CK (DFFRX4M)                 0.00       0.00 r
  DUT_3/current_state_reg[1]/QN (DFFRX4M)                 0.89       0.89 r
  DUT_3/U6/Y (XNOR2X4M)                                   0.39       1.28 f
  DUT_3/U8/Y (NOR2X3M)                                    0.92       2.20 r
  DUT_3/ser_en (FSM)                                      0.00       2.20 r
  DUT_1/ser_en (serializer)                               0.00       2.20 r
  DUT_1/U55/Y (NAND3X2M)                                  0.79       3.00 f
  DUT_1/U15/Y (NAND2X2M)                                  0.81       3.80 r
  DUT_1/U12/Y (CLKBUFX6M)                                 0.85       4.65 r
  DUT_1/U9/Y (NOR2BX4M)                                   0.78       5.43 r
  DUT_1/U5/Y (BUFX6M)                                     0.93       6.36 r
  DUT_1/U53/Y (OAI2BB2X1M)                                0.49       6.85 r
  DUT_1/counter_reg[5]/D (DFFRX1M)                        0.00       6.85 r
  data arrival time                                                  6.85

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[5]/CK (DFFRX1M)                       0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                 -6.85
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.55


  Startpoint: DUT_3/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[4]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[1]/CK (DFFRX4M)                 0.00       0.00 r
  DUT_3/current_state_reg[1]/QN (DFFRX4M)                 0.89       0.89 r
  DUT_3/U6/Y (XNOR2X4M)                                   0.39       1.28 f
  DUT_3/U8/Y (NOR2X3M)                                    0.92       2.20 r
  DUT_3/ser_en (FSM)                                      0.00       2.20 r
  DUT_1/ser_en (serializer)                               0.00       2.20 r
  DUT_1/U55/Y (NAND3X2M)                                  0.79       3.00 f
  DUT_1/U15/Y (NAND2X2M)                                  0.81       3.80 r
  DUT_1/U12/Y (CLKBUFX6M)                                 0.85       4.65 r
  DUT_1/U9/Y (NOR2BX4M)                                   0.78       5.43 r
  DUT_1/U5/Y (BUFX6M)                                     0.93       6.36 r
  DUT_1/U46/Y (OAI2BB2X1M)                                0.49       6.85 r
  DUT_1/counter_reg[4]/D (DFFRX1M)                        0.00       6.85 r
  data arrival time                                                  6.85

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[4]/CK (DFFRX1M)                       0.00    8679.75 r
  library setup time                                     -0.35    8679.40
  data required time                                              8679.40
  --------------------------------------------------------------------------
  data required time                                              8679.40
  data arrival time                                                 -6.85
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.55


  Startpoint: DUT_3/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[1]/CK (DFFRX4M)                 0.00       0.00 r
  DUT_3/current_state_reg[1]/QN (DFFRX4M)                 0.89       0.89 r
  DUT_3/U6/Y (XNOR2X4M)                                   0.39       1.28 f
  DUT_3/U8/Y (NOR2X3M)                                    0.92       2.20 r
  DUT_3/ser_en (FSM)                                      0.00       2.20 r
  DUT_1/ser_en (serializer)                               0.00       2.20 r
  DUT_1/U55/Y (NAND3X2M)                                  0.79       3.00 f
  DUT_1/U15/Y (NAND2X2M)                                  0.81       3.80 r
  DUT_1/U12/Y (CLKBUFX6M)                                 0.85       4.65 r
  DUT_1/U9/Y (NOR2BX4M)                                   0.78       5.43 r
  DUT_1/U5/Y (BUFX6M)                                     0.93       6.36 r
  DUT_1/U54/Y (OAI2BB2X1M)                                0.49       6.85 r
  DUT_1/counter_reg[0]/D (DFFRX4M)                        0.00       6.85 r
  data arrival time                                                  6.85

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[0]/CK (DFFRX4M)                       0.00    8679.75 r
  library setup time                                     -0.34    8679.41
  data required time                                              8679.41
  --------------------------------------------------------------------------
  data required time                                              8679.41
  data arrival time                                                 -6.85
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.56


  Startpoint: DUT_3/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[1]/CK (DFFRX4M)                 0.00       0.00 r
  DUT_3/current_state_reg[1]/QN (DFFRX4M)                 0.89       0.89 r
  DUT_3/U6/Y (XNOR2X4M)                                   0.39       1.28 f
  DUT_3/U8/Y (NOR2X3M)                                    0.92       2.20 r
  DUT_3/ser_en (FSM)                                      0.00       2.20 r
  DUT_1/ser_en (serializer)                               0.00       2.20 r
  DUT_1/U55/Y (NAND3X2M)                                  0.79       3.00 f
  DUT_1/U15/Y (NAND2X2M)                                  0.81       3.80 r
  DUT_1/U12/Y (CLKBUFX6M)                                 0.85       4.65 r
  DUT_1/U9/Y (NOR2BX4M)                                   0.78       5.43 r
  DUT_1/U5/Y (BUFX6M)                                     0.93       6.36 r
  DUT_1/U39/Y (OAI2BB2X1M)                                0.49       6.85 r
  DUT_1/counter_reg[1]/D (DFFRX4M)                        0.00       6.85 r
  data arrival time                                                  6.85

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[1]/CK (DFFRX4M)                       0.00    8679.75 r
  library setup time                                     -0.34    8679.41
  data required time                                              8679.41
  --------------------------------------------------------------------------
  data required time                                              8679.41
  data arrival time                                                 -6.85
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.56


  Startpoint: DUT_3/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/counter_reg[3]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[1]/CK (DFFRX4M)                 0.00       0.00 r
  DUT_3/current_state_reg[1]/QN (DFFRX4M)                 0.89       0.89 r
  DUT_3/U6/Y (XNOR2X4M)                                   0.39       1.28 f
  DUT_3/U8/Y (NOR2X3M)                                    0.92       2.20 r
  DUT_3/ser_en (FSM)                                      0.00       2.20 r
  DUT_1/ser_en (serializer)                               0.00       2.20 r
  DUT_1/U55/Y (NAND3X2M)                                  0.79       3.00 f
  DUT_1/U15/Y (NAND2X2M)                                  0.81       3.80 r
  DUT_1/U12/Y (CLKBUFX6M)                                 0.85       4.65 r
  DUT_1/U9/Y (NOR2BX4M)                                   0.78       5.43 r
  DUT_1/U7/Y (BUFX4M)                                     0.71       6.14 r
  DUT_1/U56/Y (AO2B2X2M)                                  0.44       6.58 r
  DUT_1/counter_reg[3]/D (DFFRX4M)                        0.00       6.58 r
  data arrival time                                                  6.58

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/counter_reg[3]/CK (DFFRX4M)                       0.00    8679.75 r
  library setup time                                     -0.25    8679.50
  data required time                                              8679.50
  --------------------------------------------------------------------------
  data required time                                              8679.50
  data arrival time                                                 -6.58
  --------------------------------------------------------------------------
  slack (MET)                                                     8672.92


  Startpoint: DUT_1/counter_reg[31]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_3/current_state_reg[2]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[31]/CK (DFFRX1M)                      0.00       0.00 r
  DUT_1/counter_reg[31]/QN (DFFRX1M)                      0.85       0.85 r
  DUT_1/U64/Y (NAND4X2M)                                  0.55       1.40 f
  DUT_1/U60/Y (NOR4X2M)                                   0.66       2.06 r
  DUT_1/U59/Y (NAND2X2M)                                  0.54       2.61 f
  DUT_1/U19/Y (INVX2M)                                    0.70       3.31 r
  DUT_1/ser_done (serializer)                             0.00       3.31 r
  DUT_3/ser_done (FSM)                                    0.00       3.31 r
  DUT_3/U11/Y (NOR2BX2M)                                  0.91       4.22 r
  DUT_3/U17/Y (AOI21X2M)                                  0.46       4.67 f
  DUT_3/U16/Y (NOR2X2M)                                   0.51       5.18 r
  DUT_3/current_state_reg[2]/D (DFFRX4M)                  0.00       5.18 r
  data arrival time                                                  5.18

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_3/current_state_reg[2]/CK (DFFRX4M)                 0.00    8679.75 r
  library setup time                                     -0.29    8679.46
  data required time                                              8679.46
  --------------------------------------------------------------------------
  data required time                                              8679.46
  data arrival time                                                 -5.18
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.28


  Startpoint: DUT_1/counter_reg[31]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_3/current_state_reg[0]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[31]/CK (DFFRX1M)                      0.00       0.00 r
  DUT_1/counter_reg[31]/QN (DFFRX1M)                      0.85       0.85 r
  DUT_1/U64/Y (NAND4X2M)                                  0.55       1.40 f
  DUT_1/U60/Y (NOR4X2M)                                   0.66       2.06 r
  DUT_1/U59/Y (NAND2X2M)                                  0.54       2.61 f
  DUT_1/U19/Y (INVX2M)                                    0.70       3.31 r
  DUT_1/ser_done (serializer)                             0.00       3.31 r
  DUT_3/ser_done (FSM)                                    0.00       3.31 r
  DUT_3/U15/Y (AOI32X1M)                                  0.70       4.01 f
  DUT_3/U14/Y (NOR3X2M)                                   0.79       4.79 r
  DUT_3/current_state_reg[0]/D (DFFRX4M)                  0.00       4.79 r
  data arrival time                                                  4.79

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_3/current_state_reg[0]/CK (DFFRX4M)                 0.00    8679.75 r
  library setup time                                     -0.34    8679.41
  data required time                                              8679.41
  --------------------------------------------------------------------------
  data required time                                              8679.41
  data arrival time                                                 -4.79
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.62


  Startpoint: DUT_1/counter_reg[31]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_3/current_state_reg[1]
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_1/counter_reg[31]/CK (DFFRX1M)                      0.00       0.00 r
  DUT_1/counter_reg[31]/QN (DFFRX1M)                      0.85       0.85 r
  DUT_1/U64/Y (NAND4X2M)                                  0.55       1.40 f
  DUT_1/U60/Y (NOR4X2M)                                   0.66       2.06 r
  DUT_1/U59/Y (NAND2X2M)                                  0.54       2.61 f
  DUT_1/U19/Y (INVX2M)                                    0.70       3.31 r
  DUT_1/ser_done (serializer)                             0.00       3.31 r
  DUT_3/ser_done (FSM)                                    0.00       3.31 r
  DUT_3/U11/Y (NOR2BX2M)                                  0.91       4.22 r
  DUT_3/U7/Y (OAI32X2M)                                   0.41       4.63 f
  DUT_3/U18/Y (AND2X2M)                                   0.34       4.97 f
  DUT_3/current_state_reg[1]/D (DFFRX4M)                  0.00       4.97 f
  data arrival time                                                  4.97

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_3/current_state_reg[1]/CK (DFFRX4M)                 0.00    8679.75 r
  library setup time                                     -0.16    8679.59
  data required time                                              8679.59
  --------------------------------------------------------------------------
  data required time                                              8679.59
  data arrival time                                                 -4.97
  --------------------------------------------------------------------------
  slack (MET)                                                     8674.62


  Startpoint: DUT_3/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/ser_data_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[1]/CK (DFFRX4M)                 0.00       0.00 r
  DUT_3/current_state_reg[1]/QN (DFFRX4M)                 0.89       0.89 r
  DUT_3/U6/Y (XNOR2X4M)                                   0.39       1.28 f
  DUT_3/U8/Y (NOR2X3M)                                    0.92       2.20 r
  DUT_3/ser_en (FSM)                                      0.00       2.20 r
  DUT_1/ser_en (serializer)                               0.00       2.20 r
  DUT_1/U55/Y (NAND3X2M)                                  0.79       3.00 f
  DUT_1/U14/Y (OAI2BB1X2M)                                0.65       3.64 r
  DUT_1/U21/Y (OAI31X2M)                                  0.37       4.01 f
  DUT_1/U20/Y (OAI2B1X2M)                                 0.30       4.32 r
  DUT_1/ser_data_reg/D (DFFSQX2M)                         0.00       4.32 r
  data arrival time                                                  4.32

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  DUT_1/ser_data_reg/CK (DFFSQX2M)                        0.00    8679.75 r
  library setup time                                     -0.21    8679.54
  data required time                                              8679.54
  --------------------------------------------------------------------------
  data required time                                              8679.54
  data arrival time                                                 -4.32
  --------------------------------------------------------------------------
  slack (MET)                                                     8675.22


  Startpoint: DUT_2/par_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_2/par_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_2/par_reg/CK (DFFRX1M)               0.00       0.00 r
  DUT_2/par_reg/Q (DFFRX1M)                0.98       0.98 r
  DUT_2/U4/Y (OAI2BB2X1M)                  0.45       1.44 r
  DUT_2/par_reg/D (DFFRX1M)                0.00       1.44 r
  data arrival time                                   1.44

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_2/par_reg/CK (DFFRX1M)               0.00    8679.75 r
  library setup time                      -0.34    8679.41
  data required time                               8679.41
  -----------------------------------------------------------
  data required time                               8679.41
  data arrival time                                  -1.44
  -----------------------------------------------------------
  slack (MET)                                      8677.97


  Startpoint: DUT_1/valid_reg_reg
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: DUT_1/valid_reg_reg
            (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Path Group: MASTER_CLK
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock MASTER_CLK (rise edge)             0.00       0.00
  clock network delay (ideal)              0.00       0.00
  DUT_1/valid_reg_reg/CK (DFFRX1M)         0.00       0.00 r
  DUT_1/valid_reg_reg/QN (DFFRX1M)         0.86       0.86 r
  DUT_1/U18/Y (NAND2X2M)                   0.37       1.23 f
  DUT_1/valid_reg_reg/D (DFFRX1M)          0.00       1.23 f
  data arrival time                                   1.23

  clock MASTER_CLK (rise edge)          8680.00    8680.00
  clock network delay (ideal)              0.00    8680.00
  clock uncertainty                       -0.25    8679.75
  DUT_1/valid_reg_reg/CK (DFFRX1M)         0.00    8679.75 r
  library setup time                      -0.20    8679.55
  data required time                               8679.55
  -----------------------------------------------------------
  data required time                               8679.55
  data arrival time                                  -1.23
  -----------------------------------------------------------
  slack (MET)                                      8678.32


  Startpoint: DUT_3/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: TX_out (output port clocked by MASTER_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[1]/CK (DFFRX4M)                 0.00       0.00 r
  DUT_3/current_state_reg[1]/QN (DFFRX4M)                 0.77       0.77 f
  DUT_3/U5/Y (NOR2X3M)                                    0.91       1.68 r
  DUT_3/U13/Y (INVX2M)                                    0.35       2.03 f
  DUT_3/U3/Y (AND3X2M)                                    0.48       2.51 f
  DUT_3/U9/Y (AO21X2M)                                    0.66       3.17 f
  DUT_3/mux_sel[0] (FSM)                                  0.00       3.17 f
  DUT_4/mux_sel[0] (mux)                                  0.00       3.17 f
  DUT_4/U3/Y (INVX2M)                                     0.53       3.70 r
  DUT_4/U5/Y (AOI22X1M)                                   0.47       4.18 f
  DUT_4/U2/Y (OAI2B2X1M)                                  0.79       4.96 r
  DUT_4/U1/Y (CLKBUFX8M)                                  1.07       6.03 r
  DUT_4/TX_out (mux)                                      0.00       6.03 r
  TX_out (out)                                            0.00       6.03 r
  data arrival time                                                  6.03

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  output external delay                               -2604.00    6075.75
  data required time                                              6075.75
  --------------------------------------------------------------------------
  data required time                                              6075.75
  data arrival time                                                 -6.03
  --------------------------------------------------------------------------
  slack (MET)                                                     6069.72


  Startpoint: DUT_3/current_state_reg[1]
              (rising edge-triggered flip-flop clocked by MASTER_CLK)
  Endpoint: Busy (output port clocked by MASTER_CLK)
  Path Group: REGOUT
  Path Type: max

  Des/Clust/Port     Wire Load Model       Library
  ------------------------------------------------
  top                tsmc13_wl30           scmetro_tsmc_cl013g_rvt_ss_1p08v_125c

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock MASTER_CLK (rise edge)                            0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  DUT_3/current_state_reg[1]/CK (DFFRX4M)                 0.00       0.00 r
  DUT_3/current_state_reg[1]/QN (DFFRX4M)                 0.89       0.89 r
  DUT_3/U5/Y (NOR2X3M)                                    0.42       1.31 f
  DUT_3/U13/Y (INVX2M)                                    0.31       1.61 r
  DUT_3/U3/Y (AND3X2M)                                    0.54       2.15 r
  DUT_3/U9/Y (AO21X2M)                                    0.85       3.00 r
  DUT_3/U10/Y (OR2X8M)                                    0.95       3.95 r
  DUT_3/Busy (FSM)                                        0.00       3.95 r
  Busy (out)                                              0.00       3.95 r
  data arrival time                                                  3.95

  clock MASTER_CLK (rise edge)                         8680.00    8680.00
  clock network delay (ideal)                             0.00    8680.00
  clock uncertainty                                      -0.25    8679.75
  output external delay                               -2604.00    6075.75
  data required time                                              6075.75
  --------------------------------------------------------------------------
  data required time                                              6075.75
  data arrival time                                                 -3.95
  --------------------------------------------------------------------------
  slack (MET)                                                     6071.80


1
