<profile>
    <ReportVersion>
        <Version>2022.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynq</ProductFamily>
        <Part>xc7z020-clg400-1</Part>
        <TopModelName>dut</TopModelName>
        <TargetClockPeriod>6.30</TargetClockPeriod>
        <ClockUncertainty>0.00</ClockUncertainty>
        <FlowTarget>vitis</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>6.296</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>104621</Best-caseLatency>
            <Average-caseLatency>undef</Average-caseLatency>
            <Worst-caseLatency>undef</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.659 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
            <Interval-min>104622</Interval-min>
            <Interval-max>undef</Interval-max>
        </SummaryOfOverallLatency>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>144</BRAM_18K>
            <FF>13648</FF>
            <LUT>28686</LUT>
            <URAM>0</URAM>
            <DSP>0</DSP>
        </Resources>
        <AvailableResources>
            <BRAM_18K>280</BRAM_18K>
            <DSP>220</DSP>
            <FF>106400</FF>
            <LUT>53200</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>5</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>dut</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>dut</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>dut</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_chain</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>src_TDATA</name>
            <Object>src</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>src_TVALID</name>
            <Object>src</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>src_TREADY</name>
            <Object>src</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_TDATA</name>
            <Object>dst</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_TVALID</name>
            <Object>dst</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>dst_TREADY</name>
            <Object>dst</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>axis</IOProtocol>
            <IOConfig>register, both mode</IOConfig>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="4">
            <ModuleName>dut</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_dut_Pipeline_OBJ_LOOP_fu_6828</InstName>
                    <ModuleName>dut_Pipeline_OBJ_LOOP</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6828</ID>
                    <BindInstances>size0_fu_10259_p2 add_ln57_fu_10279_p2 grp_fu_9012_p2 grp_fu_9027_p2 grp_fu_9042_p2 add_ln57_4_fu_10310_p2 add_ln57_5_fu_10329_p2 add_ln57_6_fu_10348_p2 val_size0_fu_9571_p2 size0_2_fu_9576_p2 grp_fu_9012_p2 grp_fu_9027_p2 grp_fu_9042_p2 add_ln49_fu_10403_p2 add_ln49_1_fu_10422_p2 add_ln49_2_fu_10441_p2 add_ln49_3_fu_10460_p2 add_ln49_4_fu_10479_p2 add_ln49_5_fu_10498_p2 add_ln49_6_fu_10517_p2 size1_fu_10544_p2 add_ln57_7_fu_10564_p2 grp_fu_9066_p2 grp_fu_9081_p2 grp_fu_9096_p2 add_ln57_11_fu_10595_p2 add_ln57_12_fu_10614_p2 add_ln57_13_fu_10633_p2 val_size1_fu_11984_p2 size1_2_fu_9689_p2 grp_fu_9066_p2 grp_fu_9081_p2 grp_fu_9096_p2 add_ln49_7_fu_10688_p2 add_ln49_8_fu_10707_p2 add_ln49_9_fu_10726_p2 add_ln49_10_fu_10745_p2 add_ln49_11_fu_10764_p2 add_ln49_12_fu_10783_p2 add_ln49_13_fu_10802_p2 size2_fu_10829_p2 add_ln57_14_fu_10849_p2 grp_fu_9120_p2 grp_fu_9135_p2 grp_fu_9150_p2 add_ln57_18_fu_10880_p2 add_ln57_19_fu_10899_p2 add_ln57_20_fu_10918_p2 val_size2_fu_12001_p2 size2_2_fu_9802_p2 grp_fu_9120_p2 grp_fu_9135_p2 grp_fu_9150_p2 add_ln49_14_fu_10973_p2 add_ln49_15_fu_10992_p2 add_ln49_16_fu_11011_p2 add_ln49_17_fu_11030_p2 add_ln49_18_fu_11049_p2 add_ln49_19_fu_11068_p2 add_ln49_20_fu_11087_p2 size3_fu_11114_p2 add_ln57_21_fu_11134_p2 grp_fu_9174_p2 grp_fu_9189_p2 grp_fu_9204_p2 add_ln57_25_fu_11165_p2 add_ln57_26_fu_11184_p2 add_ln57_27_fu_11203_p2 val_size3_fu_12018_p2 size3_2_fu_9915_p2 grp_fu_9174_p2 grp_fu_9189_p2 grp_fu_9204_p2 add_ln49_21_fu_11258_p2 add_ln49_22_fu_11277_p2 add_ln49_23_fu_11296_p2 add_ln49_24_fu_11315_p2 add_ln49_25_fu_11334_p2 add_ln49_26_fu_11353_p2 add_ln49_27_fu_11372_p2 size4_fu_11399_p2 add_ln57_28_fu_11419_p2 grp_fu_9228_p2 grp_fu_9243_p2 grp_fu_9258_p2 add_ln57_32_fu_11450_p2 add_ln57_33_fu_11469_p2 add_ln57_34_fu_11488_p2 val_size4_fu_12035_p2 size4_2_fu_10028_p2 grp_fu_9228_p2 grp_fu_9243_p2 grp_fu_9258_p2 add_ln49_28_fu_11543_p2 add_ln49_29_fu_11562_p2 add_ln49_30_fu_11581_p2 add_ln49_31_fu_11600_p2 add_ln49_32_fu_11619_p2 add_ln49_33_fu_11638_p2 add_ln49_34_fu_11657_p2 size5_fu_11684_p2 add_ln57_35_fu_11704_p2 grp_fu_9282_p2 grp_fu_9297_p2 grp_fu_9312_p2 add_ln57_39_fu_11735_p2 add_ln57_40_fu_11754_p2 add_ln57_41_fu_11773_p2 val_size5_fu_10147_p2 size5_2_fu_10152_p2 grp_fu_9282_p2 grp_fu_9297_p2 grp_fu_9312_p2 add_ln49_35_fu_11828_p2 add_ln49_36_fu_11847_p2 add_ln49_37_fu_11866_p2 add_ln49_38_fu_11885_p2 add_ln49_39_fu_11904_p2 add_ln49_40_fu_11923_p2 add_ln49_41_fu_11942_p2 add_ln171_fu_12063_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_mergeBuffer_fu_6955</InstName>
                    <ModuleName>mergeBuffer</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>6955</ID>
                    <InstancesList>
                        <Instance>
                            <InstName>grp_mergeBuffer_Pipeline_1_fu_332</InstName>
                            <ModuleName>mergeBuffer_Pipeline_1</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>332</ID>
                            <BindInstances>empty_33_fu_217_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_mergeBuffer_Pipeline_2_fu_356</InstName>
                            <ModuleName>mergeBuffer_Pipeline_2</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>356</ID>
                            <BindInstances>empty_29_fu_217_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_mergeBuffer_Pipeline_3_fu_379</InstName>
                            <ModuleName>mergeBuffer_Pipeline_3</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>379</ID>
                            <BindInstances>empty_28_fu_217_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_mergeBuffer_Pipeline_4_fu_402</InstName>
                            <ModuleName>mergeBuffer_Pipeline_4</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>402</ID>
                            <BindInstances>empty_27_fu_217_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_mergeBuffer_Pipeline_5_fu_425</InstName>
                            <ModuleName>mergeBuffer_Pipeline_5</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>425</ID>
                            <BindInstances>empty_26_fu_217_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_mergeBuffer_Pipeline_6_fu_448</InstName>
                            <ModuleName>mergeBuffer_Pipeline_6</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>448</ID>
                            <BindInstances>empty_25_fu_217_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_mergeBuffer_Pipeline_7_fu_471</InstName>
                            <ModuleName>mergeBuffer_Pipeline_7</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>471</ID>
                            <BindInstances>empty_24_fu_217_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_mergeBuffer_Pipeline_8_fu_494</InstName>
                            <ModuleName>mergeBuffer_Pipeline_8</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>494</ID>
                            <BindInstances>empty_23_fu_217_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_mergeBuffer_Pipeline_9_fu_517</InstName>
                            <ModuleName>mergeBuffer_Pipeline_9</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>517</ID>
                            <BindInstances>empty_22_fu_217_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_mergeBuffer_Pipeline_10_fu_540</InstName>
                            <ModuleName>mergeBuffer_Pipeline_10</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>540</ID>
                            <BindInstances>empty_32_fu_217_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_mergeBuffer_Pipeline_11_fu_563</InstName>
                            <ModuleName>mergeBuffer_Pipeline_11</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>563</ID>
                            <BindInstances>empty_31_fu_217_p2</BindInstances>
                        </Instance>
                        <Instance>
                            <InstName>grp_mergeBuffer_Pipeline_12_fu_586</InstName>
                            <ModuleName>mergeBuffer_Pipeline_12</ModuleName>
                            <IsCompInst>true</IsCompInst>
                            <ID>586</ID>
                            <BindInstances>empty_30_fu_217_p2</BindInstances>
                        </Instance>
                    </InstancesList>
                </Instance>
            </InstancesList>
            <BindInstances>dst_buf0_U dst_buf0_8_U dst_buf0_9_U dst_buf0_10_U dst_buf0_11_U dst_buf0_12_U dst_buf0_13_U dst_buf0_14_U dst_buf1_U dst_buf1_8_U dst_buf1_9_U dst_buf1_10_U dst_buf1_11_U dst_buf1_12_U dst_buf1_13_U dst_buf1_14_U dst_buf2_U dst_buf2_8_U dst_buf2_9_U dst_buf2_10_U dst_buf2_11_U dst_buf2_12_U dst_buf2_13_U dst_buf2_14_U dst_buf3_U dst_buf3_8_U dst_buf3_9_U dst_buf3_10_U dst_buf3_11_U dst_buf3_12_U dst_buf3_13_U dst_buf3_14_U dst_buf4_U dst_buf4_8_U dst_buf4_9_U dst_buf4_10_U dst_buf4_11_U dst_buf4_12_U dst_buf4_13_U dst_buf4_14_U dst_buf5_U dst_buf5_8_U dst_buf5_9_U dst_buf5_10_U dst_buf5_11_U dst_buf5_12_U dst_buf5_13_U dst_buf5_14_U val_buf0_U val_buf0_8_U val_buf0_9_U val_buf0_10_U val_buf0_11_U val_buf0_12_U val_buf0_13_U val_buf0_14_U val_buf1_U val_buf1_8_U val_buf1_9_U val_buf1_10_U val_buf1_11_U val_buf1_12_U val_buf1_13_U val_buf1_14_U val_buf2_U val_buf2_8_U val_buf2_9_U val_buf2_10_U val_buf2_11_U val_buf2_12_U val_buf2_13_U val_buf2_14_U val_buf3_U val_buf3_8_U val_buf3_9_U val_buf3_10_U val_buf3_11_U val_buf3_12_U val_buf3_13_U val_buf3_14_U val_buf4_U val_buf4_8_U val_buf4_9_U val_buf4_10_U val_buf4_11_U val_buf4_12_U val_buf4_13_U val_buf4_14_U val_buf5_U val_buf5_8_U val_buf5_9_U val_buf5_10_U val_buf5_11_U val_buf5_12_U val_buf5_13_U val_buf5_14_U add_ln171_fu_7081_p2 sub_ln171_fu_7092_p2 size0_fu_7193_p2 size0_4_fu_7243_p2 size0_5_fu_7295_p2 size0_6_fu_7323_p2 size1_fu_7371_p2 size1_4_fu_7417_p2 size1_5_fu_7467_p2 size1_6_fu_7494_p2 size2_fu_7549_p2 size2_4_fu_7595_p2 size2_5_fu_7645_p2 size2_6_fu_7672_p2 size3_fu_7727_p2 size3_4_fu_7773_p2 size3_5_fu_7823_p2 size3_6_fu_7850_p2 size4_fu_7905_p2 size4_4_fu_7951_p2 size4_5_fu_8001_p2 size4_6_fu_8028_p2 size5_fu_8083_p2 size5_4_fu_8129_p2 size5_5_fu_8179_p2 size5_6_fu_8206_p2 add_ln75_fu_8237_p2 add_ln75_12_fu_8243_p2 sub_ln75_fu_8257_p2 sub_ln75_1_fu_8273_p2 padding_size_fu_8308_p2 add_ln82_fu_8361_p2 add_ln82_1_fu_8397_p2 add_ln82_2_fu_8443_p2 add_ln82_3_fu_8479_p2 add_ln82_4_fu_8515_p2 add_ln82_5_fu_8551_p2 add_ln75_1_fu_8585_p2 add_ln75_13_fu_8591_p2 sub_ln75_3_fu_8604_p2 sub_ln75_4_fu_8619_p2 padding_size_1_fu_8650_p2 add_ln82_6_fu_8700_p2 add_ln82_7_fu_8735_p2 add_ln82_8_fu_8780_p2 add_ln82_9_fu_8815_p2 add_ln82_10_fu_8850_p2 add_ln82_11_fu_8885_p2 add_ln75_2_fu_8919_p2 add_ln75_14_fu_8925_p2 sub_ln75_6_fu_8939_p2 sub_ln75_7_fu_8955_p2 padding_size_2_fu_8986_p2 add_ln82_12_fu_9039_p2 add_ln82_13_fu_9075_p2 add_ln82_14_fu_9121_p2 add_ln82_15_fu_9157_p2 add_ln82_16_fu_9193_p2 add_ln82_17_fu_9229_p2 add_ln75_3_fu_9263_p2 add_ln75_15_fu_9269_p2 sub_ln75_9_fu_9282_p2 sub_ln75_10_fu_9297_p2 padding_size_3_fu_9328_p2 add_ln82_18_fu_9378_p2 add_ln82_19_fu_9413_p2 add_ln82_20_fu_9458_p2 add_ln82_21_fu_9493_p2 add_ln82_22_fu_9528_p2 add_ln82_23_fu_9563_p2 add_ln75_4_fu_9597_p2 add_ln75_16_fu_9603_p2 sub_ln75_12_fu_9617_p2 sub_ln75_13_fu_9633_p2 padding_size_4_fu_9664_p2 add_ln82_24_fu_9717_p2 add_ln82_25_fu_9753_p2 add_ln82_26_fu_9799_p2 add_ln82_27_fu_9835_p2 add_ln82_28_fu_9871_p2 add_ln82_29_fu_9907_p2 add_ln75_5_fu_9941_p2 add_ln75_17_fu_9947_p2 sub_ln75_15_fu_9960_p2 sub_ln75_16_fu_9975_p2 padding_size_5_fu_10006_p2 add_ln82_30_fu_10056_p2 add_ln82_31_fu_10091_p2 add_ln82_32_fu_10136_p2 add_ln82_33_fu_10171_p2 add_ln82_34_fu_10206_p2 add_ln82_35_fu_10241_p2 add_ln75_6_fu_10275_p2 add_ln75_18_fu_10281_p2 sub_ln75_18_fu_10295_p2 sub_ln75_19_fu_10311_p2 padding_size_6_fu_10342_p2 add_ln82_36_fu_10395_p2 add_ln82_37_fu_10431_p2 add_ln82_38_fu_10477_p2 add_ln82_39_fu_10513_p2 add_ln82_40_fu_10549_p2 add_ln82_41_fu_10585_p2 add_ln75_7_fu_10619_p2 add_ln75_19_fu_10625_p2 sub_ln75_21_fu_10638_p2 sub_ln75_22_fu_10653_p2 padding_size_7_fu_10684_p2 add_ln82_42_fu_10734_p2 add_ln82_43_fu_10769_p2 add_ln82_44_fu_10814_p2 add_ln82_45_fu_10849_p2 add_ln82_46_fu_10884_p2 add_ln82_47_fu_10919_p2 add_ln75_8_fu_10953_p2 add_ln75_20_fu_10959_p2 sub_ln75_24_fu_10973_p2 sub_ln75_25_fu_10989_p2 padding_size_8_fu_11020_p2 add_ln82_48_fu_11073_p2 add_ln82_49_fu_11109_p2 add_ln82_50_fu_11155_p2 add_ln82_51_fu_11191_p2 add_ln82_52_fu_11227_p2 add_ln82_53_fu_11263_p2 add_ln75_9_fu_11297_p2 add_ln75_21_fu_11303_p2 sub_ln75_27_fu_11316_p2 sub_ln75_28_fu_11331_p2 padding_size_9_fu_11362_p2 add_ln82_54_fu_11412_p2 add_ln82_55_fu_11447_p2 add_ln82_56_fu_11492_p2 add_ln82_57_fu_11527_p2 add_ln82_58_fu_11562_p2 add_ln82_59_fu_11597_p2 add_ln75_10_fu_11631_p2 add_ln75_22_fu_11637_p2 sub_ln75_30_fu_11651_p2 sub_ln75_31_fu_11667_p2 padding_size_10_fu_11698_p2 add_ln82_60_fu_11751_p2 add_ln82_61_fu_11787_p2 add_ln82_62_fu_11833_p2 add_ln82_63_fu_11869_p2 add_ln82_64_fu_11905_p2 add_ln82_65_fu_11941_p2 add_ln75_11_fu_11975_p2 add_ln75_23_fu_11981_p2 sub_ln75_33_fu_11994_p2 sub_ln75_34_fu_12009_p2 padding_size_11_fu_12040_p2 add_ln82_66_fu_12090_p2 add_ln82_67_fu_12125_p2 add_ln82_68_fu_12170_p2 add_ln82_69_fu_12205_p2 add_ln82_70_fu_12240_p2 add_ln82_71_fu_12275_p2</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>dut_Pipeline_OBJ_LOOP</Name>
            <Loops>
                <OBJ_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.30</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>5.683</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>104469</Best-caseLatency>
                    <Average-caseLatency>104469</Average-caseLatency>
                    <Worst-caseLatency>104469</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>104469</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <OBJ_LOOP>
                        <Name>OBJ_LOOP</Name>
                        <TripCount>9497</TripCount>
                        <Latency>104467</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>11</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </OBJ_LOOP>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2896</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>9157</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>17</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="size0_fu_10259_p2" SOURCE="top.cpp:53" URAM="0" VARIABLE="size0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_10279_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9012_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9027_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9042_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_4_fu_10310_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_5_fu_10329_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_6_fu_10348_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="val_size0_fu_9571_p2" SOURCE="top.cpp:37" URAM="0" VARIABLE="val_size0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="size0_2_fu_9576_p2" SOURCE="top.cpp:39" URAM="0" VARIABLE="size0_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9012_p2" SOURCE="top.cpp:41" URAM="0" VARIABLE="add_ln41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9027_p2" SOURCE="top.cpp:42" URAM="0" VARIABLE="add_ln42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9042_p2" SOURCE="top.cpp:43" URAM="0" VARIABLE="add_ln43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_fu_10403_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_1_fu_10422_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_2_fu_10441_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_3_fu_10460_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_4_fu_10479_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_5_fu_10498_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_6_fu_10517_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="size1_fu_10544_p2" SOURCE="top.cpp:53" URAM="0" VARIABLE="size1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_7_fu_10564_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9066_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9081_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9096_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_11_fu_10595_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_12_fu_10614_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_13_fu_10633_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="val_size1_fu_11984_p2" SOURCE="top.cpp:37" URAM="0" VARIABLE="val_size1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="size1_2_fu_9689_p2" SOURCE="top.cpp:39" URAM="0" VARIABLE="size1_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9066_p2" SOURCE="top.cpp:41" URAM="0" VARIABLE="add_ln41_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9081_p2" SOURCE="top.cpp:42" URAM="0" VARIABLE="add_ln42_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9096_p2" SOURCE="top.cpp:43" URAM="0" VARIABLE="add_ln43_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_7_fu_10688_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_8_fu_10707_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_9_fu_10726_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_10_fu_10745_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_11_fu_10764_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_12_fu_10783_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_13_fu_10802_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="size2_fu_10829_p2" SOURCE="top.cpp:53" URAM="0" VARIABLE="size2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_14_fu_10849_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9120_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9135_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9150_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_18_fu_10880_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_19_fu_10899_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_20_fu_10918_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="val_size2_fu_12001_p2" SOURCE="top.cpp:37" URAM="0" VARIABLE="val_size2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="size2_2_fu_9802_p2" SOURCE="top.cpp:39" URAM="0" VARIABLE="size2_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9120_p2" SOURCE="top.cpp:41" URAM="0" VARIABLE="add_ln41_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9135_p2" SOURCE="top.cpp:42" URAM="0" VARIABLE="add_ln42_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9150_p2" SOURCE="top.cpp:43" URAM="0" VARIABLE="add_ln43_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_14_fu_10973_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_15_fu_10992_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_16_fu_11011_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_17_fu_11030_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_18_fu_11049_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_19_fu_11068_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_20_fu_11087_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="size3_fu_11114_p2" SOURCE="top.cpp:53" URAM="0" VARIABLE="size3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_21_fu_11134_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9174_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9189_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9204_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_25_fu_11165_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_26_fu_11184_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_27_fu_11203_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="val_size3_fu_12018_p2" SOURCE="top.cpp:37" URAM="0" VARIABLE="val_size3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="size3_2_fu_9915_p2" SOURCE="top.cpp:39" URAM="0" VARIABLE="size3_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9174_p2" SOURCE="top.cpp:41" URAM="0" VARIABLE="add_ln41_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9189_p2" SOURCE="top.cpp:42" URAM="0" VARIABLE="add_ln42_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9204_p2" SOURCE="top.cpp:43" URAM="0" VARIABLE="add_ln43_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_21_fu_11258_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_22_fu_11277_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_23_fu_11296_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_24_fu_11315_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_25_fu_11334_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_26_fu_11353_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_27_fu_11372_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="size4_fu_11399_p2" SOURCE="top.cpp:53" URAM="0" VARIABLE="size4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_28_fu_11419_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9228_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9243_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9258_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_32_fu_11450_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_33_fu_11469_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_34_fu_11488_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="val_size4_fu_12035_p2" SOURCE="top.cpp:37" URAM="0" VARIABLE="val_size4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="size4_2_fu_10028_p2" SOURCE="top.cpp:39" URAM="0" VARIABLE="size4_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9228_p2" SOURCE="top.cpp:41" URAM="0" VARIABLE="add_ln41_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9243_p2" SOURCE="top.cpp:42" URAM="0" VARIABLE="add_ln42_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9258_p2" SOURCE="top.cpp:43" URAM="0" VARIABLE="add_ln43_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_28_fu_11543_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_29_fu_11562_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_30_fu_11581_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_31_fu_11600_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_32_fu_11619_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_33_fu_11638_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_34_fu_11657_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="size5_fu_11684_p2" SOURCE="top.cpp:53" URAM="0" VARIABLE="size5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_35_fu_11704_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9282_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9297_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9312_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_39_fu_11735_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_40_fu_11754_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_41_fu_11773_p2" SOURCE="top.cpp:57" URAM="0" VARIABLE="add_ln57_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="val_size5_fu_10147_p2" SOURCE="top.cpp:37" URAM="0" VARIABLE="val_size5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="size5_2_fu_10152_p2" SOURCE="top.cpp:39" URAM="0" VARIABLE="size5_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9282_p2" SOURCE="top.cpp:41" URAM="0" VARIABLE="add_ln41_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9297_p2" SOURCE="top.cpp:42" URAM="0" VARIABLE="add_ln42_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="grp_fu_9312_p2" SOURCE="top.cpp:43" URAM="0" VARIABLE="add_ln43_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_35_fu_11828_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_36_fu_11847_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_37_fu_11866_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_38_fu_11885_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_39_fu_11904_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_40_fu_11923_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln49_41_fu_11942_p2" SOURCE="top.cpp:49" URAM="0" VARIABLE="add_ln49_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="OBJ_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_fu_12063_p2" SOURCE="top.cpp:171" URAM="0" VARIABLE="add_ln171"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mergeBuffer_Pipeline_1</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.30</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.296</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.200 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>12.600 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>201</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>200</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_33_fu_217_p2" SOURCE="" URAM="0" VARIABLE="empty_33"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mergeBuffer_Pipeline_2</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.30</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.296</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.200 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>12.600 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>201</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>200</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_29_fu_217_p2" SOURCE="" URAM="0" VARIABLE="empty_29"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mergeBuffer_Pipeline_3</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.30</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.296</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.200 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>12.600 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>201</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>200</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_28_fu_217_p2" SOURCE="" URAM="0" VARIABLE="empty_28"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mergeBuffer_Pipeline_4</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.30</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.296</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.200 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>12.600 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>201</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>200</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_27_fu_217_p2" SOURCE="" URAM="0" VARIABLE="empty_27"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mergeBuffer_Pipeline_5</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.30</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.296</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.200 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>12.600 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>201</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>200</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_26_fu_217_p2" SOURCE="" URAM="0" VARIABLE="empty_26"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mergeBuffer_Pipeline_6</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.30</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.296</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.200 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>12.600 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>201</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>200</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_25_fu_217_p2" SOURCE="" URAM="0" VARIABLE="empty_25"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mergeBuffer_Pipeline_7</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.30</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.296</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.200 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>12.600 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>201</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>200</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_24_fu_217_p2" SOURCE="" URAM="0" VARIABLE="empty_24"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mergeBuffer_Pipeline_8</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.30</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.296</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.200 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>12.600 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>201</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>200</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_23_fu_217_p2" SOURCE="" URAM="0" VARIABLE="empty_23"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mergeBuffer_Pipeline_9</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.30</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.296</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.200 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>12.600 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>201</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>200</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_22_fu_217_p2" SOURCE="" URAM="0" VARIABLE="empty_22"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mergeBuffer_Pipeline_10</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.30</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.296</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.200 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>12.600 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>201</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>200</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_32_fu_217_p2" SOURCE="" URAM="0" VARIABLE="empty_32"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mergeBuffer_Pipeline_11</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.30</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.296</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.200 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>12.600 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>201</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>200</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_31_fu_217_p2" SOURCE="" URAM="0" VARIABLE="empty_31"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mergeBuffer_Pipeline_12</Name>
            <Loops>
                <Loop1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.30</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.296</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>4</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>25.200 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>4 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <Loop1>
                        <Name>Loop 1</Name>
                        <TripCount>undef</TripCount>
                        <Latency>2 ~ ?</Latency>
                        <AbsoluteTimeLatency>12.600 ns ~ ?</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>2</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </Loop1>
                </SummaryOfLoopLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>201</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>200</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="Loop 1" OPTYPE="add" PRAGMA="" RTLNAME="empty_30_fu_217_p2" SOURCE="" URAM="0" VARIABLE="empty_30"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>mergeBuffer</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.30</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.296</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>12</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>75.600 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>12 ~ -1</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>2460</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>2</UTIL_FF>
                    <LUT>2871</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>5</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>dut</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>6.30</TargetClockPeriod>
                    <ClockUncertainty>0.00</ClockUncertainty>
                    <EstimatedClockPeriod>6.296</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>104621</Best-caseLatency>
                    <Average-caseLatency>undef</Average-caseLatency>
                    <Worst-caseLatency>undef</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.659 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>undef</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>undef</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>104622 ~ 0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>144</BRAM_18K>
                    <AVAIL_BRAM>280</AVAIL_BRAM>
                    <UTIL_BRAM>51</UTIL_BRAM>
                    <FF>13648</FF>
                    <AVAIL_FF>106400</AVAIL_FF>
                    <UTIL_FF>12</UTIL_FF>
                    <LUT>28686</LUT>
                    <AVAIL_LUT>53200</AVAIL_LUT>
                    <UTIL_LUT>53</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>220</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf0_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf0"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf0_8_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf0_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf0_9_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf0_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf0_10_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf0_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf0_11_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf0_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf0_12_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf0_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf0_13_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf0_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf0_14_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf0_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf1_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf1"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf1_8_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf1_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf1_9_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf1_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf1_10_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf1_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf1_11_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf1_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf1_12_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf1_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf1_13_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf1_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf1_14_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf1_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf2_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf2"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf2_8_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf2_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf2_9_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf2_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf2_10_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf2_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf2_11_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf2_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf2_12_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf2_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf2_13_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf2_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf2_14_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf2_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf3_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf3"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf3_8_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf3_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf3_9_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf3_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf3_10_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf3_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf3_11_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf3_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf3_12_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf3_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf3_13_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf3_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf3_14_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf3_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf4_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf4"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf4_8_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf4_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf4_9_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf4_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf4_10_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf4_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf4_11_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf4_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf4_12_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf4_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf4_13_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf4_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf4_14_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf4_14"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf5_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf5"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf5_8_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf5_8"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf5_9_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf5_9"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf5_10_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf5_10"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf5_11_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf5_11"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf5_12_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf5_12"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf5_13_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf5_13"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="dst_buf5_14_U" SOURCE="top.cpp:149" URAM="0" VARIABLE="dst_buf5_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf0_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf0"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf0_8_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf0_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf0_9_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf0_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf0_10_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf0_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf0_11_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf0_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf0_12_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf0_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf0_13_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf0_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf0_14_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf0_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf1_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf1"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf1_8_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf1_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf1_9_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf1_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf1_10_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf1_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf1_11_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf1_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf1_12_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf1_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf1_13_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf1_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf1_14_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf1_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf2_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf2"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf2_8_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf2_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf2_9_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf2_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf2_10_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf2_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf2_11_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf2_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf2_12_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf2_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf2_13_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf2_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf2_14_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf2_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf3_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf3"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf3_8_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf3_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf3_9_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf3_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf3_10_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf3_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf3_11_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf3_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf3_12_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf3_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf3_13_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf3_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf3_14_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf3_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf4_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf4"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf4_8_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf4_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf4_9_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf4_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf4_10_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf4_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf4_11_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf4_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf4_12_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf4_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf4_13_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf4_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf4_14_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf4_14"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf5_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf5"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf5_8_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf5_8"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf5_9_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf5_9"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf5_10_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf5_10"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf5_11_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf5_11"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf5_12_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf5_12"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf5_13_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf5_13"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage ram_1p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_1p" PRAGMA="" RTLNAME="val_buf5_14_U" SOURCE="top.cpp:150" URAM="0" VARIABLE="val_buf5_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_fu_7081_p2" SOURCE="top.cpp:171" URAM="0" VARIABLE="add_ln171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln171_fu_7092_p2" SOURCE="top.cpp:171" URAM="0" VARIABLE="sub_ln171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size0_fu_7193_p2" SOURCE="top.cpp:65" URAM="0" VARIABLE="size0"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size0_4_fu_7243_p2" SOURCE="top.cpp:66" URAM="0" VARIABLE="size0_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size0_5_fu_7295_p2" SOURCE="top.cpp:67" URAM="0" VARIABLE="size0_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size0_6_fu_7323_p2" SOURCE="top.cpp:68" URAM="0" VARIABLE="size0_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size1_fu_7371_p2" SOURCE="top.cpp:65" URAM="0" VARIABLE="size1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size1_4_fu_7417_p2" SOURCE="top.cpp:66" URAM="0" VARIABLE="size1_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size1_5_fu_7467_p2" SOURCE="top.cpp:67" URAM="0" VARIABLE="size1_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size1_6_fu_7494_p2" SOURCE="top.cpp:68" URAM="0" VARIABLE="size1_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size2_fu_7549_p2" SOURCE="top.cpp:65" URAM="0" VARIABLE="size2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size2_4_fu_7595_p2" SOURCE="top.cpp:66" URAM="0" VARIABLE="size2_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size2_5_fu_7645_p2" SOURCE="top.cpp:67" URAM="0" VARIABLE="size2_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size2_6_fu_7672_p2" SOURCE="top.cpp:68" URAM="0" VARIABLE="size2_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size3_fu_7727_p2" SOURCE="top.cpp:65" URAM="0" VARIABLE="size3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size3_4_fu_7773_p2" SOURCE="top.cpp:66" URAM="0" VARIABLE="size3_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size3_5_fu_7823_p2" SOURCE="top.cpp:67" URAM="0" VARIABLE="size3_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size3_6_fu_7850_p2" SOURCE="top.cpp:68" URAM="0" VARIABLE="size3_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size4_fu_7905_p2" SOURCE="top.cpp:65" URAM="0" VARIABLE="size4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size4_4_fu_7951_p2" SOURCE="top.cpp:66" URAM="0" VARIABLE="size4_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size4_5_fu_8001_p2" SOURCE="top.cpp:67" URAM="0" VARIABLE="size4_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size4_6_fu_8028_p2" SOURCE="top.cpp:68" URAM="0" VARIABLE="size4_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size5_fu_8083_p2" SOURCE="top.cpp:65" URAM="0" VARIABLE="size5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size5_4_fu_8129_p2" SOURCE="top.cpp:66" URAM="0" VARIABLE="size5_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size5_5_fu_8179_p2" SOURCE="top.cpp:67" URAM="0" VARIABLE="size5_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="size5_6_fu_8206_p2" SOURCE="top.cpp:68" URAM="0" VARIABLE="size5_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_fu_8237_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="add_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_12_fu_8243_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="add_ln75_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_fu_8257_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="sub_ln75"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_1_fu_8273_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="sub_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="padding_size_fu_8308_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="padding_size"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_fu_8361_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_1_fu_8397_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_2_fu_8443_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_3_fu_8479_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_4_fu_8515_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_5_fu_8551_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_1_fu_8585_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="add_ln75_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_13_fu_8591_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="add_ln75_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_3_fu_8604_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="sub_ln75_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_4_fu_8619_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="sub_ln75_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="padding_size_1_fu_8650_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="padding_size_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_6_fu_8700_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_7_fu_8735_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_8_fu_8780_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_9_fu_8815_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_10_fu_8850_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_11_fu_8885_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_2_fu_8919_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="add_ln75_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_14_fu_8925_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="add_ln75_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_6_fu_8939_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="sub_ln75_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_7_fu_8955_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="sub_ln75_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="padding_size_2_fu_8986_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="padding_size_2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_12_fu_9039_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_13_fu_9075_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_14_fu_9121_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_14"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_15_fu_9157_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_16_fu_9193_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_17_fu_9229_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_3_fu_9263_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="add_ln75_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_15_fu_9269_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="add_ln75_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_9_fu_9282_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="sub_ln75_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_10_fu_9297_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="sub_ln75_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="padding_size_3_fu_9328_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="padding_size_3"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_18_fu_9378_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_19_fu_9413_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_20_fu_9458_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_21_fu_9493_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_22_fu_9528_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_23_fu_9563_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_4_fu_9597_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="add_ln75_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_16_fu_9603_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="add_ln75_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_12_fu_9617_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="sub_ln75_12"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_13_fu_9633_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="sub_ln75_13"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="padding_size_4_fu_9664_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="padding_size_4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_24_fu_9717_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_25_fu_9753_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_26_fu_9799_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_27_fu_9835_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_28_fu_9871_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_29_fu_9907_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_29"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_5_fu_9941_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="add_ln75_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_17_fu_9947_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="add_ln75_17"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_15_fu_9960_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="sub_ln75_15"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_16_fu_9975_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="sub_ln75_16"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="padding_size_5_fu_10006_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="padding_size_5"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_30_fu_10056_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_31_fu_10091_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_32_fu_10136_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_33_fu_10171_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_34_fu_10206_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_35_fu_10241_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_35"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_6_fu_10275_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="add_ln75_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_18_fu_10281_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="add_ln75_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_18_fu_10295_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="sub_ln75_18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_19_fu_10311_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="sub_ln75_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="padding_size_6_fu_10342_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="padding_size_6"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_36_fu_10395_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_37_fu_10431_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_37"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_38_fu_10477_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_38"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_39_fu_10513_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_39"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_40_fu_10549_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_40"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_41_fu_10585_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_41"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_7_fu_10619_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="add_ln75_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_19_fu_10625_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="add_ln75_19"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_21_fu_10638_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="sub_ln75_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_22_fu_10653_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="sub_ln75_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="padding_size_7_fu_10684_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="padding_size_7"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_42_fu_10734_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_42"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_43_fu_10769_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_43"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_44_fu_10814_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_45_fu_10849_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_45"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_46_fu_10884_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_46"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_47_fu_10919_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_8_fu_10953_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="add_ln75_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_20_fu_10959_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="add_ln75_20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_24_fu_10973_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="sub_ln75_24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_25_fu_10989_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="sub_ln75_25"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="padding_size_8_fu_11020_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="padding_size_8"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_48_fu_11073_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_48"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_49_fu_11109_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_49"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_50_fu_11155_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_50"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_51_fu_11191_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_51"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_52_fu_11227_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_52"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_53_fu_11263_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_53"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_9_fu_11297_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="add_ln75_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_21_fu_11303_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="add_ln75_21"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_27_fu_11316_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="sub_ln75_27"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_28_fu_11331_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="sub_ln75_28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="padding_size_9_fu_11362_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="padding_size_9"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_54_fu_11412_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_54"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_55_fu_11447_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_55"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_56_fu_11492_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_56"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_57_fu_11527_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_57"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_58_fu_11562_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_58"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_59_fu_11597_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_59"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_10_fu_11631_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="add_ln75_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_22_fu_11637_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="add_ln75_22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_30_fu_11651_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="sub_ln75_30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_31_fu_11667_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="sub_ln75_31"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="padding_size_10_fu_11698_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="padding_size_10"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_60_fu_11751_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_60"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_61_fu_11787_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_61"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_62_fu_11833_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_62"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_63_fu_11869_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_63"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_64_fu_11905_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_64"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_65_fu_11941_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_65"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_11_fu_11975_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="add_ln75_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln75_23_fu_11981_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="add_ln75_23"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_33_fu_11994_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="sub_ln75_33"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="sub_ln75_34_fu_12009_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="sub_ln75_34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op sub" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="sub" PRAGMA="" RTLNAME="padding_size_11_fu_12040_p2" SOURCE="top.cpp:75" URAM="0" VARIABLE="padding_size_11"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_66_fu_12090_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_66"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_67_fu_12125_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_68_fu_12170_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_68"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_69_fu_12205_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_69"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_70_fu_12240_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_70"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="" OPTYPE="add" PRAGMA="" RTLNAME="add_ln82_71_fu_12275_p2" SOURCE="top.cpp:82" URAM="0" VARIABLE="add_ln82_71"/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_op>
            <ENTRY impl="all mul" latency="-1 mul" op="mul" precision="mul standard"/>
            <ENTRY impl="all add" latency="-1 add" op="add" precision="add standard"/>
            <ENTRY impl="all sub" latency="-1 sub" op="sub" precision="sub standard"/>
            <ENTRY impl="all fadd" latency="-1 fadd" op="fadd" precision="fadd standard"/>
            <ENTRY impl="all fsub" latency="-1 fsub" op="fsub" precision="fsub standard"/>
            <ENTRY impl="all fdiv" latency="-1 fdiv" op="fdiv" precision="fdiv standard"/>
            <ENTRY impl="all fexp" latency="-1 fexp" op="fexp" precision="fexp standard"/>
            <ENTRY impl="all flog" latency="-1 flog" op="flog" precision="flog standard"/>
            <ENTRY impl="all fmul" latency="-1 fmul" op="fmul" precision="fmul standard"/>
            <ENTRY impl="all frsqrt" latency="-1 frsqrt" op="frsqrt" precision="frsqrt standard"/>
            <ENTRY impl="all frecip" latency="-1 frecip" op="frecip" precision="frecip standard"/>
            <ENTRY impl="all fsqrt" latency="-1 fsqrt" op="fsqrt" precision="fsqrt standard"/>
            <ENTRY impl="all dadd" latency="-1 dadd" op="dadd" precision="dadd standard"/>
            <ENTRY impl="all dsub" latency="-1 dsub" op="dsub" precision="dsub standard"/>
            <ENTRY impl="all ddiv" latency="-1 ddiv" op="ddiv" precision="ddiv standard"/>
            <ENTRY impl="all dexp" latency="-1 dexp" op="dexp" precision="dexp standard"/>
            <ENTRY impl="all dlog" latency="-1 dlog" op="dlog" precision="dlog standard"/>
            <ENTRY impl="all dmul" latency="-1 dmul" op="dmul" precision="dmul standard"/>
            <ENTRY impl="all drsqrt" latency="-1 drsqrt" op="drsqrt" precision="drsqrt standard"/>
            <ENTRY impl="all drecip" latency="-1 drecip" op="drecip" precision="drecip standard"/>
            <ENTRY impl="all dsqrt" latency="-1 dsqrt" op="dsqrt" precision="dsqrt standard"/>
            <ENTRY impl="all hadd" latency="-1 hadd" op="hadd" precision="hadd standard"/>
            <ENTRY impl="all hsub" latency="-1 hsub" op="hsub" precision="hsub standard"/>
            <ENTRY impl="all hdiv" latency="-1 hdiv" op="hdiv" precision="hdiv standard"/>
            <ENTRY impl="all hmul" latency="-1 hmul" op="hmul" precision="hmul standard"/>
            <ENTRY impl="all hsqrt" latency="-1 hsqrt" op="hsqrt" precision="hsqrt standard"/>
            <ENTRY impl="all facc" latency="-1 facc" op="facc" precision="facc standard"/>
            <ENTRY impl="all fmacc" latency="-1 fmacc" op="fmacc" precision="fmacc standard"/>
            <ENTRY impl="all fmadd" latency="-1 fmadd" op="fmadd" precision="fmadd standard"/>
        </config_op>
        <config_storage>
            <ENTRY auto_srl_max_bits="1024 fifo" auto_srl_max_depth="2 fifo" impl="autosrl fifo" type="fifo"/>
        </config_storage>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="src" index="0" direction="in" srcType="char*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="src" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="size" index="1" direction="in" srcType="int" srcSize="32">
            <hwRefs>
                <hwRef type="register" interface="s_axi_control" name="size" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="dst" index="2" direction="out" srcType="char*" srcSize="8">
            <hwRefs>
                <hwRef type="interface" interface="dst" name="" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="5" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="1" name="AP_CONTINUE" access="R" description="Control signal Register for 'ap_continue'."/>
                        <field offset="5" width="2" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="R" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="R" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="size" access="W" description="Data signal of size" range="32">
                    <fields>
                        <field offset="0" width="32" name="size" access="W" description="Bit 31 to 0 of size"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="size"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:src:dst</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="src" type="axi4stream" busTypeName="axis" mode="slave" dataWidth="8" portPrefix="src_">
            <ports>
                <port>src_TDATA</port>
                <port>src_TREADY</port>
                <port>src_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="src"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="dst" type="axi4stream" busTypeName="axis" mode="master" dataWidth="8" portPrefix="dst_">
            <ports>
                <port>dst_TDATA</port>
                <port>dst_TREADY</port>
                <port>dst_TVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="axis" register_option="1" register_mode="both" argName="dst"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table isCollapsed="0">
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 5, 16, 0, , , , , </column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table isCollapsed="0">
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 4=AP_CONTINUE 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">size, 0x10, 32, W, Data signal of size, </column>
                </table>
            </item>
            <item name="AXIS">
                <table isCollapsed="0">
                    <keys size="5">Interface, Register Mode, TDATA, TREADY, TVALID</keys>
                    <column name="dst">both, 8, 1, 1, , , , , , , </column>
                    <column name="src">both, 8, 1, 1, , , , , , , </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table isCollapsed="0">
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk, </column>
                    <column name="ap_rst_n">reset, ap_rst_n, </column>
                    <column name="interrupt">interrupt, interrupt, </column>
                    <column name="ap_ctrl">ap_ctrl_chain, , </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table isCollapsed="1">
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="src">in, char*</column>
                    <column name="size">in, int</column>
                    <column name="dst">out, char*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table isCollapsed="1">
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="src">src, interface, , </column>
                    <column name="size">s_axi_control, register, name=size offset=0x10 range=32, </column>
                    <column name="dst">dst, interface, , </column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <PragmaReport>
        <Pragma type="inline" location="top.cpp:30" status="valid" parentFunction="objfield2arrow" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="top.cpp:48" status="valid" parentFunction="objfield2arrow" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="top.cpp:56" status="valid" parentFunction="objfield2arrow" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="top.cpp:63" status="valid" parentFunction="postvector" variable="" isDirective="0" options=""/>
        <Pragma type="inline" location="top.cpp:74" status="valid" parentFunction="padbuffer" variable="" isDirective="0" options=""/>
        <Pragma type="unroll" location="top.cpp:80" status="valid" parentFunction="padbuffer" variable="" isDirective="0" options=""/>
        <Pragma type="interface" location="top.cpp:146" status="valid" parentFunction="dut" variable="return" isDirective="0" options="mode=s_axilite port=return"/>
        <Pragma type="interface" location="top.cpp:147" status="valid" parentFunction="dut" variable="src" isDirective="0" options="mode=axis register_mode=both port=src register"/>
        <Pragma type="interface" location="top.cpp:148" status="valid" parentFunction="dut" variable="dst" isDirective="0" options="mode=axis register_mode=both port=dst register"/>
        <Pragma type="array_partition" location="top.cpp:151" status="valid" parentFunction="dut" variable="dst_buf0" isDirective="0" options="dim=1 factor=8 type=cyclic variable=dst_buf0"/>
        <Pragma type="array_partition" location="top.cpp:152" status="valid" parentFunction="dut" variable="dst_buf1" isDirective="0" options="dim=1 factor=8 type=cyclic variable=dst_buf1"/>
        <Pragma type="array_partition" location="top.cpp:153" status="valid" parentFunction="dut" variable="dst_buf2" isDirective="0" options="dim=1 factor=8 type=cyclic variable=dst_buf2"/>
        <Pragma type="array_partition" location="top.cpp:154" status="valid" parentFunction="dut" variable="dst_buf3" isDirective="0" options="dim=1 factor=8 type=cyclic variable=dst_buf3"/>
        <Pragma type="array_partition" location="top.cpp:155" status="valid" parentFunction="dut" variable="dst_buf4" isDirective="0" options="dim=1 factor=8 type=cyclic variable=dst_buf4"/>
        <Pragma type="array_partition" location="top.cpp:156" status="valid" parentFunction="dut" variable="dst_buf5" isDirective="0" options="dim=1 factor=8 type=cyclic variable=dst_buf5"/>
        <Pragma type="array_partition" location="top.cpp:157" status="valid" parentFunction="dut" variable="val_buf0" isDirective="0" options="dim=1 factor=8 type=cyclic variable=val_buf0"/>
        <Pragma type="array_partition" location="top.cpp:158" status="valid" parentFunction="dut" variable="val_buf1" isDirective="0" options="dim=1 factor=8 type=cyclic variable=val_buf1"/>
        <Pragma type="array_partition" location="top.cpp:159" status="valid" parentFunction="dut" variable="val_buf2" isDirective="0" options="dim=1 factor=8 type=cyclic variable=val_buf2"/>
        <Pragma type="array_partition" location="top.cpp:160" status="valid" parentFunction="dut" variable="val_buf3" isDirective="0" options="dim=1 factor=8 type=cyclic variable=val_buf3"/>
        <Pragma type="array_partition" location="top.cpp:161" status="valid" parentFunction="dut" variable="val_buf4" isDirective="0" options="dim=1 factor=8 type=cyclic variable=val_buf4"/>
        <Pragma type="array_partition" location="top.cpp:162" status="valid" parentFunction="dut" variable="val_buf5" isDirective="0" options="dim=1 factor=8 type=cyclic variable=val_buf5"/>
        <Pragma type="dependence" location="top.cpp:167" status="valid" parentFunction="dut" variable="src" isDirective="0" options="dependent=false type=inter variable=src"/>
        <Pragma type="loop_tripcount" location="top.cpp:172" status="valid" parentFunction="dut" variable="" isDirective="0" options="max=9497 avg=9497 min=9497"/>
        <Pragma type="pipeline" location="top.cpp:173" status="valid" parentFunction="dut" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

