INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/project_1/project_1.srcs/sources_1/imports/PONG-master/clk_pixel.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module clk_pixel
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/project_1/project_1.srcs/sources_1/imports/PONG-master/debounce.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module debounce
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/project_1/project_1.srcs/sources_1/imports/PONG-master/graphic.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module graphic
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/project_1/project_1.srcs/sources_1/imports/PONG-master/timer_1ms.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module timer_1ms
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/project_1/project_1.srcs/sources_1/imports/PONG-master/vga_sync.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module vga_sync
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/project_1/project_1.srcs/sources_1/imports/PONG-master/top.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module top
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/admin/Desktop/project_1/project_1.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
