Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.1 (win64) Build 2902540 Wed May 27 19:54:49 MDT 2020
| Date         : Mon Nov 30 22:56:31 2020
| Host         : DESKTOP-IAE150N running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    62 |
|    Minimum number of control sets                        |    62 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   245 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    62 |
| >= 0 to < 4        |    21 |
| >= 4 to < 6        |     3 |
| >= 6 to < 8        |     4 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     8 |
| >= 14 to < 16      |     7 |
| >= 16              |    16 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             178 |           77 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             619 |          228 |
| Yes          | No                    | No                     |               4 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |            3170 |          999 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-------------------------------------+--------------------------------+-----------------------------------+------------------+----------------+--------------+
|             Clock Signal            |          Enable Signal         |          Set/Reset Signal         | Slice Load Count | Bel Load Count | Bels / Slice |
+-------------------------------------+--------------------------------+-----------------------------------+------------------+----------------+--------------+
|  memory_reg[127]_i_2_n_0            |                                |                                   |                1 |              1 |         1.00 |
|  u1/d1/opb_reg[62]_i_2_0[2]         |                                |                                   |                1 |              1 |         1.00 |
|  u1/d1/Q_reg_0[4]                   |                                |                                   |                1 |              1 |         1.00 |
|  u1/d1/Q_reg_0[2]                   |                                |                                   |                1 |              1 |         1.00 |
|  u1/d1/opb_reg[62]_i_2_0[4]         |                                |                                   |                1 |              1 |         1.00 |
|  u1/d1/printed5_out                 |                                |                                   |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG                      |                                | u2/ready_i_1_n_0                  |                1 |              1 |         1.00 |
|  sign_temp1_out                     |                                |                                   |                1 |              1 |         1.00 |
|  memory_reg[95]_i_1_n_0             |                                |                                   |                1 |              2 |         2.00 |
|  u1/d1/Q_reg_1[0]                   |                                | rst_IBUF                          |                1 |              2 |         2.00 |
|  memory_reg[158]_i_1_n_0            |                                |                                   |                1 |              2 |         2.00 |
|  memory_reg[222]_i_1_n_0            |                                |                                   |                1 |              2 |         2.00 |
|  u1/d1/E[0]                         |                                |                                   |                1 |              2 |         2.00 |
|  memory_reg[31]_i_1_n_0             |                                |                                   |                1 |              2 |         2.00 |
|  u1/d1/rst_0[0]                     |                                |                                   |                1 |              3 |         3.00 |
|  u1/d1/rst[0]                       |                                |                                   |                1 |              3 |         3.00 |
|  u1/d2/Q_reg_1[0]                   |                                |                                   |                2 |              3 |         1.50 |
|  u4/out_temp_reg[63]_i_2_n_0        |                                |                                   |                3 |              3 |         1.00 |
|  u5/out_temp_reg[63]_i_2__1_n_0     |                                |                                   |                1 |              3 |         3.00 |
| ~op2[2]                             |                                |                                   |                1 |              3 |         3.00 |
|  out_reg[63]_i_2_n_0                |                                | rst_IBUF                          |                1 |              3 |         3.00 |
|  clk_IBUF_BUFG                      | u2/ready_1                     | rst_IBUF                          |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG                      | u2/u6/NaN_output               |                                   |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG                      | u2/u4/count_out[5]_i_1_n_0     | rst_IBUF                          |                2 |              4 |         2.00 |
|  u2/u3/product_shift_reg[5]_i_2_n_0 |                                |                                   |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                      | u2/u4/enable_reg_2             | u2/u4/expon_shift_a[5]_i_1_n_0    |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                      | u2/u4/enable_reg_2             | u2/u4/expon_shift_b[5]_i_1_n_0    |                2 |              6 |         3.00 |
|  clk_IBUF_BUFG                      | u2/sel                         | u2/ready_i_1_n_0                  |                2 |              7 |         3.50 |
|  clk_IBUF_BUFG                      | u2/u4/enable_reg_2             | u2/u4/expon_uf_term_4[11]_i_1_n_0 |                2 |              9 |         4.50 |
|  clk_IBUF_BUFG                      | u2/sub_enable                  | u2/u2/exponent_2[10]_i_1_n_0      |                5 |             11 |         2.20 |
|  clk_IBUF_BUFG                      | u2/sub_enable                  | u2/u2/exponent[10]_i_1_n_0        |                3 |             11 |         3.67 |
|  clk_IBUF_BUFG                      | u2/u4/enable_reg_2             | u2/u4/expon_final_2[11]_i_1_n_0   |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                      | u2/u4/enable_reg_2             | u2/u4/expon_uf_term_1[11]_i_1_n_0 |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                      | u2/u4/enable_reg_2             | u2/u4/expon_uf_term_2[11]_i_1_n_0 |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                      | u2/mul_enable                  | u2/u3/exponent_2[11]_i_1_n_0      |                4 |             12 |         3.00 |
|  clk_IBUF_BUFG                      | u2/mul_enable                  | u2/u3/exponent_4[11]_i_1_n_0      |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                      | u2/mul_enable                  | u2/u3/exponent_5[11]_i_1_n_0      |               10 |             12 |         1.20 |
|  clk_IBUF_BUFG                      |                                | u2/u4/exponent_out[11]_i_1_n_0    |                7 |             12 |         1.71 |
|  clk_IBUF_BUFG                      | u2/u4/enable_reg_2             | u2/u4/expon_final_3[11]_i_1_n_0   |                3 |             12 |         4.00 |
|  clk_IBUF_BUFG                      |                                |                                   |               11 |             15 |         1.36 |
|  u1/d1/Q_reg_0[5]                   |                                |                                   |                5 |             15 |         3.00 |
|  u1/d1/Q_reg_0[1]                   |                                |                                   |                6 |             15 |         2.50 |
|  u1/d1/opb_reg[62]_i_2_0[3]         |                                |                                   |                5 |             15 |         3.00 |
|  u1/d1/opb_reg[62]_i_2_0[5]         |                                |                                   |                5 |             15 |         3.00 |
|  u1/d1/Q_reg_0[3]                   |                                |                                   |                8 |             15 |         1.88 |
|  u1/d1/opb_reg[62]_i_2_0[1]         |                                |                                   |                5 |             15 |         3.00 |
|  u1/d1/opb_reg[62]_i_2_0[0]         |                                |                                   |                4 |             16 |         4.00 |
|  u1/d1/Q_reg_0[0]                   |                                |                                   |                5 |             16 |         3.20 |
|  clk_IBUF_BUFG                      |                                | u1/u1/clear                       |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG                      | u2/u4/enable_reg_e             | rst_IBUF                          |               14 |             51 |         3.64 |
|  clk_IBUF_BUFG                      | u2/u4/dividend_reg[51]_i_1_n_0 | rst_IBUF                          |               28 |             51 |         1.82 |
|  clk_IBUF_BUFG                      | u2/u4/remainder0               | rst_IBUF                          |               27 |             53 |         1.96 |
|  clk_IBUF_BUFG                      | u2/op_enable                   | rst_IBUF                          |               15 |             53 |         3.53 |
|  clk_IBUF_BUFG                      | u2/add_enable                  | u2/u1/small_shift_3[55]           |               17 |             54 |         3.18 |
|  clk_IBUF_BUFG                      | u2/sub_enable                  | u2/u2/subtra_shift_3[1]           |               15 |             54 |         3.60 |
|  clk_IBUF_BUFG                      |                                | u2/fpu_op_reg[2]                  |               36 |             72 |         2.00 |
|  clk_IBUF_BUFG                      | u2/enable_reg_1                | rst_IBUF                          |               63 |            130 |         2.06 |
|  clk_IBUF_BUFG                      |                                | rst_IBUF                          |              175 |            502 |         2.87 |
|  clk_IBUF_BUFG                      | u2/u4/enable_reg_2             | rst_IBUF                          |              177 |            503 |         2.84 |
|  clk_IBUF_BUFG                      | u2/add_enable                  | rst_IBUF                          |              154 |            562 |         3.65 |
|  clk_IBUF_BUFG                      | u2/sub_enable                  | rst_IBUF                          |              158 |            606 |         3.84 |
|  clk_IBUF_BUFG                      | u2/mul_enable                  | rst_IBUF                          |              281 |            911 |         3.24 |
+-------------------------------------+--------------------------------+-----------------------------------+------------------+----------------+--------------+


