OpenROAD 6840b7481d49c83870f79646cf979e66f22f6833 
This program is licensed under the BSD-3 license. See the LICENSE file for details.
Components of this program may be licensed under more restrictive licenses which must be honored.
[INFO]: Reading ODB at '/openlane/designs/vahid6i/runs/RUN_2023.03.27_21.25.06/tmp/routing/17-fill.odb'...
[INFO ORD-0030] Using 2 thread(s).
[INFO DRT-0149] Reading tech and libs.

Units:                1000
Number of layers:     13
Number of macros:     441
Number of vias:       25
Number of viarulegen: 25

[INFO DRT-0150] Reading design.

Design:                   vahid6i
Die area:                 ( 0 0 ) ( 242770 253490 )
Number of track patterns: 12
Number of DEF vias:       4
Number of components:     6695
Number of terminals:      84
Number of snets:          2
Number of nets:           2155

[INFO DRT-0167] List of default vias:
  Layer mcon
    default via: L1M1_PR
  Layer via
    default via: M1M2_PR
  Layer via2
    default via: M2M3_PR
  Layer via3
    default via: M3M4_PR
  Layer via4
    default via: M4M5_PR
[INFO DRT-0162] Library cell analysis.
[INFO DRT-0163] Instance analysis.
[INFO DRT-0164] Number of unique instances = 195.
[INFO DRT-0168] Init region query.
[INFO DRT-0024]   Complete FR_MASTERSLICE.
[INFO DRT-0024]   Complete Fr_VIA.
[INFO DRT-0024]   Complete li1.
[INFO DRT-0024]   Complete mcon.
[INFO DRT-0024]   Complete met1.
[INFO DRT-0024]   Complete via.
[INFO DRT-0024]   Complete met2.
[INFO DRT-0024]   Complete via2.
[INFO DRT-0024]   Complete met3.
[INFO DRT-0024]   Complete via3.
[INFO DRT-0024]   Complete met4.
[INFO DRT-0024]   Complete via4.
[INFO DRT-0024]   Complete met5.
[INFO DRT-0033] FR_MASTERSLICE shape region query size = 0.
[INFO DRT-0033] FR_VIA shape region query size = 0.
[INFO DRT-0033] li1 shape region query size = 92249.
[INFO DRT-0033] mcon shape region query size = 86232.
[INFO DRT-0033] met1 shape region query size = 21517.
[INFO DRT-0033] via shape region query size = 860.
[INFO DRT-0033] met2 shape region query size = 558.
[INFO DRT-0033] via2 shape region query size = 688.
[INFO DRT-0033] met3 shape region query size = 556.
[INFO DRT-0033] via3 shape region query size = 688.
[INFO DRT-0033] met4 shape region query size = 188.
[INFO DRT-0033] via4 shape region query size = 8.
[INFO DRT-0033] met5 shape region query size = 16.
[INFO DRT-0165] Start pin access.
[INFO DRT-0076]   Complete 100 pins.
[INFO DRT-0076]   Complete 200 pins.
[INFO DRT-0076]   Complete 300 pins.
[INFO DRT-0076]   Complete 400 pins.
[INFO DRT-0076]   Complete 500 pins.
[INFO DRT-0076]   Complete 600 pins.
[INFO DRT-0076]   Complete 700 pins.
[INFO DRT-0078]   Complete 733 pins.
[INFO DRT-0079]   Complete 100 unique inst patterns.
[INFO DRT-0081]   Complete 177 unique inst patterns.
[INFO DRT-0082]   Complete 1000 groups.
[INFO DRT-0084]   Complete 1487 groups.
#scanned instances     = 6695
#unique  instances     = 195
#stdCellGenAp          = 5272
#stdCellValidPlanarAp  = 21
#stdCellValidViaAp     = 4180
#stdCellPinNoAp        = 0
#stdCellPinCnt         = 7010
#instTermValidViaApCnt = 0
#macroGenAp            = 0
#macroValidPlanarAp    = 0
#macroValidViaAp       = 0
#macroNoAp             = 0
[INFO DRT-0166] Complete pin access.
[INFO DRT-0267] cpu time = 00:00:22, elapsed time = 00:00:11, memory = 144.19 (MB), peak = 144.19 (MB)

Number of guides:     16605

[INFO DRT-0169] Post process guides.
[INFO DRT-0176] GCELLGRID X 0 DO 35 STEP 6900 ;
[INFO DRT-0177] GCELLGRID Y 0 DO 36 STEP 6900 ;
[INFO DRT-0026]   Complete 10000 origin guides.
[INFO DRT-0028]   Complete FR_MASTERSLICE.
[INFO DRT-0028]   Complete Fr_VIA.
[INFO DRT-0028]   Complete li1.
[INFO DRT-0028]   Complete mcon.
[INFO DRT-0028]   Complete met1.
[INFO DRT-0028]   Complete via.
[INFO DRT-0028]   Complete met2.
[INFO DRT-0028]   Complete via2.
[INFO DRT-0028]   Complete met3.
[INFO DRT-0028]   Complete via3.
[INFO DRT-0028]   Complete met4.
[INFO DRT-0028]   Complete via4.
[INFO DRT-0028]   Complete met5.
[INFO DRT-0178] Init guide query.
[INFO DRT-0035]   Complete FR_MASTERSLICE (guide).
[INFO DRT-0035]   Complete Fr_VIA (guide).
[INFO DRT-0035]   Complete li1 (guide).
[INFO DRT-0035]   Complete mcon (guide).
[INFO DRT-0035]   Complete met1 (guide).
[INFO DRT-0035]   Complete via (guide).
[INFO DRT-0035]   Complete met2 (guide).
[INFO DRT-0035]   Complete via2 (guide).
[INFO DRT-0035]   Complete met3 (guide).
[INFO DRT-0035]   Complete via3 (guide).
[INFO DRT-0035]   Complete met4 (guide).
[INFO DRT-0035]   Complete via4 (guide).
[INFO DRT-0035]   Complete met5 (guide).
[INFO DRT-0036] FR_MASTERSLICE guide region query size = 0.
[INFO DRT-0036] FR_VIA guide region query size = 0.
[INFO DRT-0036] li1 guide region query size = 5750.
[INFO DRT-0036] mcon guide region query size = 0.
[INFO DRT-0036] met1 guide region query size = 4550.
[INFO DRT-0036] via guide region query size = 0.
[INFO DRT-0036] met2 guide region query size = 2478.
[INFO DRT-0036] via2 guide region query size = 0.
[INFO DRT-0036] met3 guide region query size = 207.
[INFO DRT-0036] via3 guide region query size = 0.
[INFO DRT-0036] met4 guide region query size = 49.
[INFO DRT-0036] via4 guide region query size = 0.
[INFO DRT-0036] met5 guide region query size = 1.
[INFO DRT-0179] Init gr pin query.
[INFO DRT-0245] skipped writing guide updates to database.
[INFO DRT-0185] Post process initialize RPin region query.
[INFO DRT-0181] Start track assignment.
[INFO DRT-0184] Done with 8277 vertical wires in 1 frboxes and 4758 horizontal wires in 1 frboxes.
[INFO DRT-0186] Done with 790 vertical wires in 1 frboxes and 1635 horizontal wires in 1 frboxes.
[INFO DRT-0182] Complete track assignment.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 177.38 (MB), peak = 202.24 (MB)
[INFO DRT-0187] Start routing data preparation.
[INFO DRT-0267] cpu time = 00:00:00, elapsed time = 00:00:00, memory = 177.38 (MB), peak = 202.24 (MB)
[INFO DRT-0194] Start detail routing.
[INFO DRT-0195] Start 0th optimization iteration.
    Completing 10% with 0 violations.
    elapsed time = 00:00:00, memory = 241.44 (MB).
    Completing 20% with 0 violations.
    elapsed time = 00:00:01, memory = 312.79 (MB).
    Completing 30% with 210 violations.
    elapsed time = 00:00:03, memory = 333.76 (MB).
    Completing 40% with 210 violations.
    elapsed time = 00:00:03, memory = 333.76 (MB).
    Completing 50% with 210 violations.
    elapsed time = 00:00:04, memory = 345.64 (MB).
    Completing 60% with 210 violations.
    elapsed time = 00:00:05, memory = 362.97 (MB).
    Completing 70% with 370 violations.
    elapsed time = 00:00:06, memory = 336.77 (MB).
    Completing 80% with 370 violations.
    elapsed time = 00:00:08, memory = 371.24 (MB).
    Completing 90% with 608 violations.
    elapsed time = 00:00:09, memory = 372.53 (MB).
    Completing 100% with 806 violations.
    elapsed time = 00:00:10, memory = 379.30 (MB).
[INFO DRT-0199]   Number of violations = 1159.
Viol/Layer         li1   mcon   met1   met2   met3   met4
Cut Spacing          0      4      0      0      0      0
Metal Spacing       18      0    146     50      0      0
NS Metal             1      0      0      0      0      0
Recheck              0      0    231    111     10      1
Short                0      0    533     54      0      0
[INFO DRT-0267] cpu time = 00:00:19, elapsed time = 00:00:11, memory = 618.76 (MB), peak = 618.76 (MB)
Total wire length = 81895 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36786 um.
Total wire length on LAYER met2 = 35277 um.
Total wire length on LAYER met3 = 6155 um.
Total wire length on LAYER met4 = 3565 um.
Total wire length on LAYER met5 = 111 um.
Total number of vias = 15622.
Up-via summary (total 15622):.

------------------------
 FR_MASTERSLICE        0
            li1     7036
           met1     8124
           met2      365
           met3       95
           met4        2
------------------------
                   15622


[INFO DRT-0195] Start 1st optimization iteration.
    Completing 10% with 1159 violations.
    elapsed time = 00:00:00, memory = 618.78 (MB).
    Completing 20% with 1159 violations.
    elapsed time = 00:00:01, memory = 618.84 (MB).
    Completing 30% with 982 violations.
    elapsed time = 00:00:03, memory = 618.84 (MB).
    Completing 40% with 982 violations.
    elapsed time = 00:00:04, memory = 618.84 (MB).
    Completing 50% with 982 violations.
    elapsed time = 00:00:05, memory = 642.81 (MB).
    Completing 60% with 781 violations.
    elapsed time = 00:00:06, memory = 593.16 (MB).
    Completing 70% with 781 violations.
    elapsed time = 00:00:07, memory = 618.16 (MB).
    Completing 80% with 573 violations.
    elapsed time = 00:00:08, memory = 618.16 (MB).
    Completing 90% with 573 violations.
    elapsed time = 00:00:10, memory = 620.61 (MB).
    Completing 100% with 432 violations.
    elapsed time = 00:00:10, memory = 592.93 (MB).
[INFO DRT-0199]   Number of violations = 442.
Viol/Layer        met1   met2   met3
Metal Spacing       63     39      1
Recheck              0      0     10
Short              311     18      0
[INFO DRT-0267] cpu time = 00:00:18, elapsed time = 00:00:10, memory = 592.93 (MB), peak = 642.89 (MB)
Total wire length = 81142 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36522 um.
Total wire length on LAYER met2 = 34771 um.
Total wire length on LAYER met3 = 6185 um.
Total wire length on LAYER met4 = 3551 um.
Total wire length on LAYER met5 = 111 um.
Total number of vias = 15464.
Up-via summary (total 15464):.

------------------------
 FR_MASTERSLICE        0
            li1     7033
           met1     7960
           met2      375
           met3       94
           met4        2
------------------------
                   15464


[INFO DRT-0195] Start 2nd optimization iteration.
    Completing 10% with 442 violations.
    elapsed time = 00:00:00, memory = 593.07 (MB).
    Completing 20% with 442 violations.
    elapsed time = 00:00:02, memory = 614.18 (MB).
    Completing 30% with 420 violations.
    elapsed time = 00:00:02, memory = 614.18 (MB).
    Completing 40% with 420 violations.
    elapsed time = 00:00:03, memory = 614.18 (MB).
    Completing 50% with 420 violations.
    elapsed time = 00:00:05, memory = 636.13 (MB).
    Completing 60% with 403 violations.
    elapsed time = 00:00:05, memory = 598.96 (MB).
    Completing 70% with 403 violations.
    elapsed time = 00:00:06, memory = 609.79 (MB).
    Completing 80% with 347 violations.
    elapsed time = 00:00:07, memory = 609.79 (MB).
    Completing 90% with 347 violations.
    elapsed time = 00:00:08, memory = 618.04 (MB).
    Completing 100% with 341 violations.
    elapsed time = 00:00:09, memory = 618.04 (MB).
[INFO DRT-0199]   Number of violations = 341.
Viol/Layer        met1   met2   met3
Metal Spacing       56     25      2
Short              242     16      0
[INFO DRT-0267] cpu time = 00:00:17, elapsed time = 00:00:09, memory = 618.55 (MB), peak = 642.89 (MB)
Total wire length = 81073 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 36697 um.
Total wire length on LAYER met2 = 34725 um.
Total wire length on LAYER met3 = 6047 um.
Total wire length on LAYER met4 = 3490 um.
Total wire length on LAYER met5 = 111 um.
Total number of vias = 15501.
Up-via summary (total 15501):.

------------------------
 FR_MASTERSLICE        0
            li1     7033
           met1     8010
           met2      368
           met3       88
           met4        2
------------------------
                   15501


[INFO DRT-0195] Start 3rd optimization iteration.
    Completing 10% with 341 violations.
    elapsed time = 00:00:00, memory = 618.60 (MB).
    Completing 20% with 341 violations.
    elapsed time = 00:00:00, memory = 618.77 (MB).
    Completing 30% with 262 violations.
    elapsed time = 00:00:01, memory = 618.77 (MB).
    Completing 40% with 262 violations.
    elapsed time = 00:00:01, memory = 618.77 (MB).
    Completing 50% with 262 violations.
    elapsed time = 00:00:02, memory = 618.77 (MB).
    Completing 60% with 262 violations.
    elapsed time = 00:00:04, memory = 618.77 (MB).
    Completing 70% with 204 violations.
    elapsed time = 00:00:04, memory = 618.77 (MB).
    Completing 80% with 204 violations.
    elapsed time = 00:00:05, memory = 618.77 (MB).
    Completing 90% with 99 violations.
    elapsed time = 00:00:06, memory = 618.77 (MB).
    Completing 100% with 23 violations.
    elapsed time = 00:00:07, memory = 618.77 (MB).
[INFO DRT-0199]   Number of violations = 23.
Viol/Layer        met1
Metal Spacing       15
Short                8
[INFO DRT-0267] cpu time = 00:00:12, elapsed time = 00:00:07, memory = 618.77 (MB), peak = 642.89 (MB)
Total wire length = 81066 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 35370 um.
Total wire length on LAYER met2 = 34755 um.
Total wire length on LAYER met3 = 7310 um.
Total wire length on LAYER met4 = 3519 um.
Total wire length on LAYER met5 = 111 um.
Total number of vias = 15750.
Up-via summary (total 15750):.

------------------------
 FR_MASTERSLICE        0
            li1     7033
           met1     8075
           met2      544
           met3       96
           met4        2
------------------------
                   15750


[INFO DRT-0195] Start 4th optimization iteration.
    Completing 10% with 23 violations.
    elapsed time = 00:00:00, memory = 618.77 (MB).
    Completing 20% with 23 violations.
    elapsed time = 00:00:00, memory = 618.77 (MB).
    Completing 30% with 19 violations.
    elapsed time = 00:00:00, memory = 618.77 (MB).
    Completing 40% with 19 violations.
    elapsed time = 00:00:00, memory = 618.77 (MB).
    Completing 50% with 19 violations.
    elapsed time = 00:00:00, memory = 618.77 (MB).
    Completing 60% with 0 violations.
    elapsed time = 00:00:00, memory = 618.77 (MB).
    Completing 70% with 0 violations.
    elapsed time = 00:00:00, memory = 618.77 (MB).
    Completing 80% with 0 violations.
    elapsed time = 00:00:00, memory = 618.77 (MB).
    Completing 90% with 0 violations.
    elapsed time = 00:00:00, memory = 618.77 (MB).
    Completing 100% with 0 violations.
    elapsed time = 00:00:00, memory = 618.77 (MB).
[INFO DRT-0199]   Number of violations = 0.
[INFO DRT-0267] cpu time = 00:00:01, elapsed time = 00:00:00, memory = 618.77 (MB), peak = 642.89 (MB)
Total wire length = 81055 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 35355 um.
Total wire length on LAYER met2 = 34743 um.
Total wire length on LAYER met3 = 7325 um.
Total wire length on LAYER met4 = 3519 um.
Total wire length on LAYER met5 = 111 um.
Total number of vias = 15743.
Up-via summary (total 15743):.

------------------------
 FR_MASTERSLICE        0
            li1     7033
           met1     8066
           met2      546
           met3       96
           met4        2
------------------------
                   15743


[INFO DRT-0198] Complete detail routing.
Total wire length = 81055 um.
Total wire length on LAYER li1 = 0 um.
Total wire length on LAYER met1 = 35355 um.
Total wire length on LAYER met2 = 34743 um.
Total wire length on LAYER met3 = 7325 um.
Total wire length on LAYER met4 = 3519 um.
Total wire length on LAYER met5 = 111 um.
Total number of vias = 15743.
Up-via summary (total 15743):.

------------------------
 FR_MASTERSLICE        0
            li1     7033
           met1     8066
           met2      546
           met3       96
           met4        2
------------------------
                   15743


[INFO DRT-0267] cpu time = 00:01:08, elapsed time = 00:00:39, memory = 618.77 (MB), peak = 642.89 (MB)

[INFO DRT-0180] Post processing.
Setting global connections for newly added cells...
Writing OpenROAD database to /openlane/designs/vahid6i/runs/RUN_2023.03.27_21.25.06/results/routing/vahid6i.odb...
Writing netlist to /openlane/designs/vahid6i/runs/RUN_2023.03.27_21.25.06/results/routing/vahid6i.nl.v...
Writing powered netlist to /openlane/designs/vahid6i/runs/RUN_2023.03.27_21.25.06/results/routing/vahid6i.pnl.v...
Writing layout to /openlane/designs/vahid6i/runs/RUN_2023.03.27_21.25.06/results/routing/vahid6i.def...
