Source Block: oh/axi/hdl/emaxi.v@474:527@HdlStmProcess
	  rr_access_fifo   <= fifo_rd_en;
	  rr_access        <= rr_access_fifo;	  
       end

   //Alignment Mux (one cycle)
   always @ (posedge m_axi_aclk)    
     begin	  
	m_axi_rdata_fifo[63:0] <= m_axi_rdata[63:0];      	  
	rr_datamode[1:0] <= rr_datamode_fifo[1:0];
	rr_ctrlmode[3:0] <= rr_ctrlmode_fifo[3:0];
	rr_dstaddr[31:0] <= rr_dstaddr_fifo[31:0];	  
	//all data needs to be right aligned
	//(this is due to the Epiphany right aligning all words)
	case(rr_datamode_fifo[1:0])//datamode
          2'd0:  // byte read
            case(rr_alignaddr_fifo[2:0])
	      3'd0:     rr_data[31:0] <= {24'b0,m_axi_rdata_fifo[7:0]};
	      3'd1:     rr_data[31:0] <= {24'b0,m_axi_rdata_fifo[15:8]};
	      3'd2:     rr_data[31:0] <= {24'b0,m_axi_rdata_fifo[23:16]};
	      3'd3:     rr_data[31:0] <= {24'b0,m_axi_rdata_fifo[31:24]};
	      3'd4:     rr_data[31:0] <= {24'b0,m_axi_rdata_fifo[39:32]};
	      3'd5:     rr_data[31:0] <= {24'b0,m_axi_rdata_fifo[47:40]};
	      3'd6:     rr_data[31:0] <= {24'b0,m_axi_rdata_fifo[55:48]};
	      3'd7:     rr_data[31:0] <= {24'b0,m_axi_rdata_fifo[63:56]};
	      default:  rr_data[31:0] <= {24'b0,m_axi_rdata_fifo[7:0]};
            endcase	    
          2'd1:  // 16b hword
            case(rr_alignaddr_fifo[2:1])
	      2'd0:    rr_data[31:0] <= {16'b0,m_axi_rdata_fifo[15:0]};
	      2'd1:    rr_data[31:0] <= {16'b0,m_axi_rdata_fifo[31:16]};
	      2'd2:    rr_data[31:0] <= {16'b0,m_axi_rdata_fifo[47:32]};
	      2'd3:    rr_data[31:0] <= {16'b0,m_axi_rdata_fifo[63:48]};
	      default: rr_data[31:0] <= {16'b0,m_axi_rdata_fifo[15:0]};
            endcase
          2'd2:  // 32b word
	    begin
               if(rr_alignaddr_fifo[2])
		 rr_data[31:0] <= m_axi_rdata_fifo[63:32];
               else
		 rr_data[31:0] <= m_axi_rdata_fifo[31:0];
	    end
          // 64b word already defined by defaults above
          2'd3: 
	    begin // 64b dword
	       rr_data[31:0]     <= m_axi_rdata_fifo[31:0];
	       rr_srcaddr[31:0]  <= m_axi_rdata_fifo[63:32];
            end
        endcase         
     end // always @ (posedge m_axi_aclk1 )
   
endmodule // emaxi
// Local Variables:
// verilog-library-directories:("." "../../emesh/hdl" "../../memory/hdl" "../../common/hdl"  )
// End:

Diff Content:
- 482 	rr_datamode[1:0] <= rr_datamode_fifo[1:0];
- 483 	rr_ctrlmode[3:0] <= rr_ctrlmode_fifo[3:0];
- 484 	rr_dstaddr[31:0] <= rr_dstaddr_fifo[31:0];	  
+ 484 	rr_datamode[1:0]       <= rr_datamode_fifo[1:0];
+ 484 	rr_ctrlmode[3:0]       <= rr_ctrlmode_fifo[3:0];
+ 484 	rr_dstaddr[31:0]       <= rr_dstaddr_fifo[31:0];	  

Clone Blocks:
