// Copyright (C) 1991-2012 Altera Corporation
// Your use of Altera Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Altera Program License 
// Subscription Agreement, Altera MegaCore Function License 
// Agreement, or other applicable license agreement, including, 
// without limitation, that your use is for the sole purpose of 
// programming logic devices manufactured by Altera and sold by 
// Altera or its authorized distributors.  Please refer to the 
// applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus II 64-Bit"
// VERSION "Version 12.0 Build 178 05/31/2012 SJ Full Version"

// DATE "09/12/2014 15:28:19"

// 
// Device: Altera EP2C70F672C6 Package FBGA672
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ns/ 1 ps

module MIPS32 (
	Clk,
	MemWrite_MEM);
input 	Clk;
output 	MemWrite_MEM;

// Design Ports Information
// MemWrite_MEM	=>  Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
// Clk	=>  Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a8 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a6 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a5 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a27 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a23 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a21 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a20 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a16 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a14 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a10 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a9 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a29 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a28 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a27 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a25 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a20 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a16 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a14 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a12 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a11 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a10 ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a9 ;
wire \EX_PC_Add|Branch_Dest_EX[3]~2_combout ;
wire \EX_PC_Add|Branch_Dest_EX[4]~4_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[2]~0_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[7]~10_combout ;
wire \EX_PC_Add|Branch_Dest_EX[9]~14_combout ;
wire \EX_PC_Add|Branch_Dest_EX[10]~16_combout ;
wire \EX_PC_Add|Branch_Dest_EX[12]~20_combout ;
wire \EX_PC_Add|Branch_Dest_EX[13]~22_combout ;
wire \EX_PC_Add|Branch_Dest_EX[14]~24_combout ;
wire \EX_PC_Add|Branch_Dest_EX[16]~28_combout ;
wire \IF_PC_Reg|PC_IF[16]~9_combout ;
wire \EX_PC_Add|Branch_Dest_EX[18]~32_combout ;
wire \IF_PC_Reg|PC_IF[18]~11_combout ;
wire \EX_PC_Add|Branch_Dest_EX[19]~34_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[19]~34_combout ;
wire \IF_PC_Reg|PC_IF[19]~12_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[24]~44_combout ;
wire \EX_PC_Add|Branch_Dest_EX[25]~46_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[25]~46_combout ;
wire \IF_PC_Reg|PC_IF[25]~18_combout ;
wire \EX_PC_Add|Branch_Dest_EX[26]~48_combout ;
wire \EX_PC_Add|Branch_Dest_EX[28]~52_combout ;
wire \EX_PC_Add|Branch_Dest_EX[29]~54_combout ;
wire \EX_PC_Add|Branch_Dest_EX[30]~56_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT20 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT26 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT30 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT31 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT32 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT33 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT34 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT35 ;
wire \EX_ALU|Add1~6_combout ;
wire \EX_ALU|Add0~6_combout ;
wire \EX_ALU|Add1~10_combout ;
wire \EX_ALU|Add0~10_combout ;
wire \EX_ALU|Add0~20_combout ;
wire \EX_ALU|Add1~22_combout ;
wire \EX_ALU|Add1~30_combout ;
wire \EX_ALU|Add1~34_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT2 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT8 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT10 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT14 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT15 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT16 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT17 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT18 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT19 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT20 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT21 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT22 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT23 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT24 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT25 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT26 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT27 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT28 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT29 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT30 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT31 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~0 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~1 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~2 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~3 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~dataout ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT4 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT6 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT12 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT14 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT15 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT16 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT17 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT18 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT19 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT20 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT21 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT22 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT23 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT24 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT25 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT26 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT27 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT28 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT29 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT30 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT31 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~0 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~1 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~2 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~3 ;
wire \EX_ALU|Mult0|auto_generated|op_2~0_combout ;
wire \EX_ALU|Mult0|auto_generated|op_2~2_combout ;
wire \EX_ALU|Mult0|auto_generated|op_2~8_combout ;
wire \EX_ALU|Add0~44_combout ;
wire \EX_ALU|Add1~44_combout ;
wire \EX_ALU|Mult0|auto_generated|op_2~10_combout ;
wire \EX_ALU|Add1~46_combout ;
wire \EX_ALU|Mult0|auto_generated|op_2~12_combout ;
wire \EX_ALU|Add0~48_combout ;
wire \EX_ALU|Mult0|auto_generated|op_2~14_combout ;
wire \EX_ALU|Add1~50_combout ;
wire \EX_ALU|Add0~54_combout ;
wire \EX_ALU|Add1~54_combout ;
wire \EX_ALU|Mult0|auto_generated|op_2~20_combout ;
wire \EX_ALU|Add0~58_combout ;
wire \EX_ALU|Add1~58_combout ;
wire \EX_ALU|Add0~60_combout ;
wire \EX_ALU|Add1~61 ;
wire \EX_ALU|Add1~62_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10~portbdataout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30 ;
wire \IF_Instruction_Memory|Instruction_IF[22]~2_combout ;
wire \IF_Instruction_Memory|Instruction_IF[22]~5_combout ;
wire \ID_Registers|Register_File~2_combout ;
wire \Hazard_Handling_Unit|ID_Register_Write_to_Read~2_combout ;
wire \Hazard_Handling_Unit|ID_Register_Write_to_Read~5_combout ;
wire \Hazard_Handling_Unit|ID_Register_Write_to_Read~8_combout ;
wire \Hazard_Handling_Unit|ID_Register_Write_to_Read~9_combout ;
wire \Hazard_Handling_Unit|ID_Register_Write_to_Read~10_combout ;
wire \Hazard_Handling_Unit|ID_Register_Write_to_Read~11_combout ;
wire \ID_Registers|Read_Data_1_ID[0]~1_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0_combout ;
wire \ID_Registers|Read_Data_1_ID[1]~3_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1_combout ;
wire \ID_Registers|Register_File~6_combout ;
wire \ID_Registers|Read_Data_2_ID[1]~1_combout ;
wire \ID_Registers|Equal2~0_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0_combout ;
wire \ID_Registers|Read_Data_2_ID[0]~3_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1_combout ;
wire \MEM_Branch_AND|PCSrc_MEM~0_combout ;
wire \ID_Registers|Read_Data_1_ID[5]~6_combout ;
wire \ID_Registers|Read_Data_1_ID[5]~7_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~3_combout ;
wire \ID_Read_data_Mux|Equal0~1_combout ;
wire \ID_Registers|Read_Data_1_ID[6]~8_combout ;
wire \ID_Registers|Read_Data_1_ID[8]~16_combout ;
wire \ID_Registers|Read_Data_1_ID[8]~17_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8_combout ;
wire \ID_Registers|Read_Data_1_ID[9]~19_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9_combout ;
wire \ID_Registers|Read_Data_2_ID[9]~16_combout ;
wire \ID_Registers|Read_Data_2_ID[9]~17_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~2_combout ;
wire \ID_Registers|Read_Data_2_ID[8]~19_combout ;
wire \ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~3_combout ;
wire \MEM_Branch_AND|PCSrc_MEM~3_combout ;
wire \ID_Registers|Read_Data_1_ID[12]~21_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~10_combout ;
wire \ID_Read_data_Mux|Equal0~6_combout ;
wire \ID_Registers|Read_Data_1_ID[13]~23_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~11_combout ;
wire \ID_Read_data_Mux|Equal0~7_combout ;
wire \ID_Registers|Read_Data_1_ID[14]~24_combout ;
wire \ID_Registers|Read_Data_1_ID[14]~25_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~12_combout ;
wire \ID_Read_data_Mux|Equal0~8_combout ;
wire \ID_Registers|Read_Data_1_ID[15]~27_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~13_combout ;
wire \ID_Read_data_Mux|Equal0~9_combout ;
wire \MEM_Branch_AND|PCSrc_MEM~4_combout ;
wire \ID_Registers|Read_Data_1_ID[10]~29_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~14_combout ;
wire \ID_Read_data_Mux|Equal0~10_combout ;
wire \ID_Registers|Read_Data_2_ID[11]~30_combout ;
wire \ID_Registers|Read_Data_1_ID[11]~31_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~15_combout ;
wire \ID_Read_data_Mux|Equal0~11_combout ;
wire \MEM_Branch_AND|PCSrc_MEM~5_combout ;
wire \ID_Registers|Read_Data_2_ID[16]~32_combout ;
wire \ID_Registers|Read_Data_1_ID[16]~32_combout ;
wire \ID_Registers|Read_Data_1_ID[16]~33_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16_combout ;
wire \ID_Read_data_Mux|Equal0~12_combout ;
wire \ID_Registers|Read_Data_1_ID[20]~40_combout ;
wire \ID_Registers|Read_Data_1_ID[20]~41_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20_combout ;
wire \ID_Read_data_Mux|Equal0~16_combout ;
wire \ID_Registers|Read_Data_1_ID[21]~42_combout ;
wire \ID_Registers|Read_Data_1_ID[21]~43_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21_combout ;
wire \ID_Read_data_Mux|Equal0~17_combout ;
wire \ID_Registers|Read_Data_1_ID[22]~45_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22_combout ;
wire \ID_Read_data_Mux|Equal0~18_combout ;
wire \ID_Registers|Read_Data_1_ID[23]~46_combout ;
wire \ID_Registers|Read_Data_1_ID[23]~47_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23_combout ;
wire \ID_Read_data_Mux|Equal0~19_combout ;
wire \MEM_Branch_AND|PCSrc_MEM~7_combout ;
wire \ID_Registers|Read_Data_1_ID[24]~49_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24_combout ;
wire \ID_Read_data_Mux|Equal0~20_combout ;
wire \ID_Registers|Read_Data_1_ID[27]~54_combout ;
wire \ID_Registers|Read_Data_1_ID[27]~55_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27_combout ;
wire \ID_Registers|Read_Data_2_ID[29]~58_combout ;
wire \ID_Registers|Read_Data_1_ID[29]~59_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29_combout ;
wire \ID_Read_data_Mux|Equal0~25_combout ;
wire \ID_Registers|Read_Data_1_ID[30]~61_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30_combout ;
wire \Hazard_Handling_Unit|ID_Control_NOP~1_combout ;
wire \Hazard_Handling_Unit|ID_Control_NOP~2_combout ;
wire \Hazard_Handling_Unit|ID_Control_NOP~3_combout ;
wire \Hazard_Handling_Unit|ID_Control_NOP~5_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~0_combout ;
wire \IF_Instruction_Memory|Instruction_IF[31]~11_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~1_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~2_combout ;
wire \IF_Instruction_Memory|Instruction_IF[27]~13_combout ;
wire \IF_Instruction_Memory|Instruction_IF[28]~16_combout ;
wire \IF_Instruction_Memory|Instruction_IF[28]~17_combout ;
wire \IF_Instruction_Memory|Instruction_IF[28]~18_combout ;
wire \IF_Instruction_Memory|Instruction_IF[20]~21_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~5_combout ;
wire \IF_Instruction_Memory|Instruction_IF[21]~22_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~6_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~7_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~8_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~9_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~10_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~13_combout ;
wire \IF_Instruction_Memory|Instruction_IF[25]~31_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~14_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~15_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~16_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~17_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~19_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~20_combout ;
wire \IF_Instruction_Memory|Instruction_IF[18]~36_combout ;
wire \EX_Forward_A|Mux31~0_combout ;
wire \Hazard_Handling_Unit|ForwardB_EX~2_combout ;
wire \Hazard_Handling_Unit|ForwardB_EX~4_combout ;
wire \Hazard_Handling_Unit|Equal6~1_combout ;
wire \ID_EX_Pipeline_Stage|ALUSrc_EX~regout ;
wire \EX_Forward_A|Mux0~0_combout ;
wire \EX_Forward_A|Mux5~0_combout ;
wire \EX_Forward_A|Mux7~0_combout ;
wire \EX_Forward_A|Mux16~0_combout ;
wire \EX_Forward_A|Mux22~0_combout ;
wire \EX_ALU|Mux31~4_combout ;
wire \EX_ALU|Mux31~5_combout ;
wire \EX_ALU|Mux26~0_combout ;
wire \EX_ALU|Mux26~1_combout ;
wire \EX_ALU|Mux28~0_combout ;
wire \EX_ALU|Mux28~1_combout ;
wire \EX_ALU|Mux19~0_combout ;
wire \EX_ALU|Mux18~0_combout ;
wire \EX_ALU|Mux18~1_combout ;
wire \EX_ALU|Mux17~0_combout ;
wire \EX_ALU|Mux9~0_combout ;
wire \EX_ALU|Mux9~1_combout ;
wire \EX_ALU|Mux6~0_combout ;
wire \EX_ALU|Mux5~0_combout ;
wire \EX_ALU|Mux4~0_combout ;
wire \EX_ALU|Mux4~1_combout ;
wire \EX_ALU|Mux4~2_combout ;
wire \EX_ALU|Mux3~0_combout ;
wire \EX_ALU|Mux2~0_combout ;
wire \EX_ALU|Mux2~1_combout ;
wire \EX_ALU|Mux2~2_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~22_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~23_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~24_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~25_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~28_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~51_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~52_combout ;
wire \IF_Instruction_Memory|Instruction_IF[11]~55_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~34_combout ;
wire \IF_Instruction_Memory|Instruction_IF[11]~56_combout ;
wire \IF_Instruction_Memory|Instruction_IF[12]~58_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~35_combout ;
wire \IF_Instruction_Memory|Instruction_IF[12]~59_combout ;
wire \IF_Instruction_Memory|Instruction_IF[14]~63_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~37_combout ;
wire \IF_Instruction_Memory|Instruction_IF[14]~64_combout ;
wire \ID_Control|ALUSrc_ID~1_combout ;
wire \ID_Registers|Read_Data_1_ID[27]~69_combout ;
wire \ID_Registers|Read_Data_1_ID[25]~71_combout ;
wire \ID_Registers|Read_Data_1_ID[21]~75_combout ;
wire \ID_Registers|Read_Data_1_ID[20]~76_combout ;
wire \ID_Registers|Read_Data_1_ID[16]~80_combout ;
wire \ID_Registers|Read_Data_1_ID[14]~82_combout ;
wire \ID_Registers|Read_Data_1_ID[8]~88_combout ;
wire \ID_Registers|Read_Data_1_ID[7]~89_combout ;
wire \ID_Registers|Read_Data_1_ID[6]~90_combout ;
wire \ID_Registers|Read_Data_1_ID[5]~91_combout ;
wire \ID_Registers|Read_Data_1_ID[3]~93_combout ;
wire \ID_Registers|Read_Data_1_ID[2]~94_combout ;
wire \MEM_Data_Memory|Data_Memory~2_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~1_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~2_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~3_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~8_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~13_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~17_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~18_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~21_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~22_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~23_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~25_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~26_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~27_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~31_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~33_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~37_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~38_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~41_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~43_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~45_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~47_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~48_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~49_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~53_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~55_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~56_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~59_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~61_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~65_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~67_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~71_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~72_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~73_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~74_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[11]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[9]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[3]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[5]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[7]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[14]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[22]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[24]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[24]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[16]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[28]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[30]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[38]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[40]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[42]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[34]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[34]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[44]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[44]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[46]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[46]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[48]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[52]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[54]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[54]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[56]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[58]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[64]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[66]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[70]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[70]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[72]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[74]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[74]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[84]~feeder_combout ;
wire \Clk~combout ;
wire \Clk~clkctrl_outclk ;
wire \IF_PC_Add|PC_Plus_4_IF[2]~1 ;
wire \IF_PC_Add|PC_Plus_4_IF[3]~2_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~50_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[4]~4_combout ;
wire \IF_PC_Reg|PC_IF[4]~28_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~31_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[5]~6_combout ;
wire \IF_Instruction_Memory|Instruction_IF[16]~68_combout ;
wire \IF_Instruction_Memory|Instruction_IF[16]~69_combout ;
wire \IF_Instruction_Memory|Instruction_IF[16]~34_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~4_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~33_combout ;
wire \IF_Instruction_Memory|Instruction_IF[11]~57_combout ;
wire \IF_Instruction_Memory|Instruction_IF[12]~60_combout ;
wire \Hazard_Handling_Unit|ID_Control_NOP~4_combout ;
wire \IF_Instruction_Memory|Instruction_IF[20]~38_combout ;
wire \Hazard_Handling_Unit|ID_Control_NOP~6_combout ;
wire \IF_Instruction_Memory|Instruction_IF[17]~33_combout ;
wire \IF_Instruction_Memory|Instruction_IF[22]~24_combout ;
wire \Hazard_Handling_Unit|PC_Enable~0_combout ;
wire \IF_Instruction_Memory|Instruction_IF[18]~37_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~12_combout ;
wire \IF_Instruction_Memory|Instruction_IF[24]~28_combout ;
wire \IF_Instruction_Memory|Instruction_IF[22]~25_combout ;
wire \IF_Instruction_Memory|Instruction_IF[24]~29_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~18_combout ;
wire \IF_Instruction_Memory|Instruction_IF[29]~8_combout ;
wire \IF_Instruction_Memory|Instruction_IF[19]~35_combout ;
wire \IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder_combout ;
wire \Hazard_Handling_Unit|PC_Enable~1_combout ;
wire \Hazard_Handling_Unit|PC_Enable~2_combout ;
wire \Hazard_Handling_Unit|PC_Enable~4_combout ;
wire \Hazard_Handling_Unit|PC_Enable~5_combout ;
wire \Hazard_Handling_Unit|PC_Enable~3_combout ;
wire \Hazard_Handling_Unit|PC_Enable~6_combout ;
wire \IF_Instruction_Memory|Instruction_IF[28]~15_combout ;
wire \IF_Instruction_Memory|Instruction_IF[28]~19_combout ;
wire \Hazard_Handling_Unit|ID_Control_NOP~0_combout ;
wire \Hazard_Handling_Unit|ID_Control_NOP~7_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~32_combout ;
wire \IF_Instruction_Memory|Instruction_IF[1]~46_combout ;
wire \IF_Instruction_Memory|Instruction_IF[1]~47_combout ;
wire \IF_Instruction_Memory|Instruction_IF[1]~48_combout ;
wire \EX_PC_Add|Branch_Dest_EX[2]~1 ;
wire \EX_PC_Add|Branch_Dest_EX[3]~3 ;
wire \EX_PC_Add|Branch_Dest_EX[4]~5 ;
wire \EX_PC_Add|Branch_Dest_EX[5]~6_combout ;
wire \IF_PC_Reg|PC_IF[5]~0_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~21_combout ;
wire \IF_Instruction_Memory|Instruction_IF[7]~39_combout ;
wire \IF_Instruction_Memory|Instruction_IF[7]~40_combout ;
wire \IF_Instruction_Memory|Instruction_IF[29]~20_combout ;
wire \IF_Instruction_Memory|Instruction_IF[2]~44_combout ;
wire \IF_Instruction_Memory|Instruction_IF[2]~45_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~49_combout ;
wire \IF_Instruction_Memory|Instruction_IF[0]~53_combout ;
wire \EX_PC_Add|Branch_Dest_EX[2]~0_combout ;
wire \IF_PC_Reg|PC_IF[2]~26_combout ;
wire \IF_Instruction_Memory|Instruction_IF[29]~9_combout ;
wire \IF_Instruction_Memory|Instruction_IF[10]~43_combout ;
wire \IF_Instruction_Memory|Instruction_IF[15]~66_combout ;
wire \IF_Instruction_Memory|Instruction_IF[15]~67_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[6]~9 ;
wire \IF_PC_Add|PC_Plus_4_IF[7]~11 ;
wire \IF_PC_Add|PC_Plus_4_IF[8]~12_combout ;
wire \EX_PC_Add|Branch_Dest_EX[5]~7 ;
wire \EX_PC_Add|Branch_Dest_EX[6]~9 ;
wire \EX_PC_Add|Branch_Dest_EX[7]~11 ;
wire \EX_PC_Add|Branch_Dest_EX[8]~12_combout ;
wire \IF_PC_Reg|PC_IF[8]~1_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[8]~13 ;
wire \IF_PC_Add|PC_Plus_4_IF[9]~14_combout ;
wire \IF_PC_Reg|PC_IF[9]~2_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[9]~15 ;
wire \IF_PC_Add|PC_Plus_4_IF[10]~16_combout ;
wire \IF_PC_Reg|PC_IF[10]~3_combout ;
wire \IF_Instruction_Memory|Instruction_IF[7]~30_combout ;
wire \IF_Instruction_Memory|Instruction_IF[10]~54_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[10]~17 ;
wire \IF_PC_Add|PC_Plus_4_IF[11]~18_combout ;
wire \EX_PC_Add|Branch_Dest_EX[8]~13 ;
wire \EX_PC_Add|Branch_Dest_EX[9]~15 ;
wire \EX_PC_Add|Branch_Dest_EX[10]~17 ;
wire \EX_PC_Add|Branch_Dest_EX[11]~18_combout ;
wire \IF_PC_Reg|PC_IF[11]~4_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[11]~19 ;
wire \IF_PC_Add|PC_Plus_4_IF[12]~20_combout ;
wire \IF_PC_Reg|PC_IF[12]~5_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[12]~21 ;
wire \IF_PC_Add|PC_Plus_4_IF[13]~23 ;
wire \IF_PC_Add|PC_Plus_4_IF[14]~24_combout ;
wire \IF_PC_Reg|PC_IF[14]~7_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[14]~25 ;
wire \IF_PC_Add|PC_Plus_4_IF[15]~26_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[13]~22_combout ;
wire \EX_PC_Add|Branch_Dest_EX[11]~19 ;
wire \EX_PC_Add|Branch_Dest_EX[12]~21 ;
wire \EX_PC_Add|Branch_Dest_EX[13]~23 ;
wire \EX_PC_Add|Branch_Dest_EX[14]~25 ;
wire \EX_PC_Add|Branch_Dest_EX[15]~26_combout ;
wire \IF_PC_Reg|PC_IF[15]~8_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~36_combout ;
wire \IF_Instruction_Memory|Instruction_IF[13]~61_combout ;
wire \IF_Instruction_Memory|Instruction_IF[13]~62_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[15]~27 ;
wire \IF_PC_Add|PC_Plus_4_IF[16]~29 ;
wire \IF_PC_Add|PC_Plus_4_IF[17]~30_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[16]~28_combout ;
wire \EX_PC_Add|Branch_Dest_EX[15]~27 ;
wire \EX_PC_Add|Branch_Dest_EX[16]~29 ;
wire \EX_PC_Add|Branch_Dest_EX[17]~30_combout ;
wire \IF_PC_Reg|PC_IF[17]~10_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[17]~31 ;
wire \IF_PC_Add|PC_Plus_4_IF[18]~33 ;
wire \IF_PC_Add|PC_Plus_4_IF[19]~35 ;
wire \IF_PC_Add|PC_Plus_4_IF[20]~36_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[18]~32_combout ;
wire \EX_PC_Add|Branch_Dest_EX[17]~31 ;
wire \EX_PC_Add|Branch_Dest_EX[18]~33 ;
wire \EX_PC_Add|Branch_Dest_EX[19]~35 ;
wire \EX_PC_Add|Branch_Dest_EX[20]~37 ;
wire \EX_PC_Add|Branch_Dest_EX[21]~38_combout ;
wire \IF_PC_Reg|PC_IF[21]~14_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[20]~37 ;
wire \IF_PC_Add|PC_Plus_4_IF[21]~38_combout ;
wire \EX_PC_Add|Branch_Dest_EX[21]~39 ;
wire \EX_PC_Add|Branch_Dest_EX[22]~40_combout ;
wire \IF_PC_Reg|PC_IF[22]~15_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[21]~39 ;
wire \IF_PC_Add|PC_Plus_4_IF[22]~40_combout ;
wire \EX_PC_Add|Branch_Dest_EX[22]~41 ;
wire \EX_PC_Add|Branch_Dest_EX[23]~42_combout ;
wire \IF_PC_Reg|PC_IF[23]~16_combout ;
wire \IF_Instruction_Memory|Instruction_IF[21]~23_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[22]~41 ;
wire \IF_PC_Add|PC_Plus_4_IF[23]~42_combout ;
wire \EX_PC_Add|Branch_Dest_EX[23]~43 ;
wire \EX_PC_Add|Branch_Dest_EX[24]~44_combout ;
wire \IF_PC_Reg|PC_IF[24]~17_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[23]~43 ;
wire \IF_PC_Add|PC_Plus_4_IF[24]~45 ;
wire \IF_PC_Add|PC_Plus_4_IF[25]~47 ;
wire \IF_PC_Add|PC_Plus_4_IF[26]~48_combout ;
wire \IF_PC_Reg|PC_IF[26]~19_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[26]~49 ;
wire \IF_PC_Add|PC_Plus_4_IF[27]~50_combout ;
wire \EX_PC_Add|Branch_Dest_EX[24]~45 ;
wire \EX_PC_Add|Branch_Dest_EX[25]~47 ;
wire \EX_PC_Add|Branch_Dest_EX[26]~49 ;
wire \EX_PC_Add|Branch_Dest_EX[27]~50_combout ;
wire \IF_PC_Reg|PC_IF[27]~20_combout ;
wire \IF_Instruction_Memory|Instruction_IF[25]~32_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[27]~51 ;
wire \IF_PC_Add|PC_Plus_4_IF[28]~52_combout ;
wire \IF_PC_Reg|PC_IF[28]~21_combout ;
wire \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[28]~53 ;
wire \IF_PC_Add|PC_Plus_4_IF[29]~54_combout ;
wire \IF_PC_Reg|PC_IF[29]~22_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[29]~55 ;
wire \IF_PC_Add|PC_Plus_4_IF[30]~56_combout ;
wire \IF_PC_Reg|PC_IF[30]~23_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[30]~57 ;
wire \IF_PC_Add|PC_Plus_4_IF[31]~58_combout ;
wire \EX_PC_Add|Branch_Dest_EX[27]~51 ;
wire \EX_PC_Add|Branch_Dest_EX[28]~53 ;
wire \EX_PC_Add|Branch_Dest_EX[29]~55 ;
wire \EX_PC_Add|Branch_Dest_EX[30]~57 ;
wire \EX_PC_Add|Branch_Dest_EX[31]~58_combout ;
wire \IF_PC_Reg|PC_IF[31]~24_combout ;
wire \IF_Instruction_Memory|Instruction_IF[22]~6_combout ;
wire \EX_PC_Add|Branch_Dest_EX[20]~36_combout ;
wire \IF_PC_Reg|PC_IF[20]~13_combout ;
wire \IF_Instruction_Memory|Instruction_IF[22]~3_combout ;
wire \IF_Instruction_Memory|Instruction_IF[22]~0_combout ;
wire \IF_PC_Reg|PC_IF[13]~6_combout ;
wire \IF_Instruction_Memory|Instruction_IF[22]~1_combout ;
wire \IF_Instruction_Memory|Instruction_IF[22]~4_combout ;
wire \IF_Instruction_Memory|Instruction_IF[22]~7_combout ;
wire \IF_Instruction_Memory|Instruction_IF[31]~12_combout ;
wire \ID_Control|Decoder0~3_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~11_combout ;
wire \IF_Instruction_Memory|Instruction_IF[23]~26_combout ;
wire \IF_Instruction_Memory|Instruction_IF[23]~27_combout ;
wire \Hazard_Handling_Unit|ID_Register_Write_to_Read~6_combout ;
wire \Hazard_Handling_Unit|ID_Register_Write_to_Read~7_combout ;
wire \EX_MEM_Pipeline_Stage|Instruction_MEM[20]~feeder_combout ;
wire \Hazard_Handling_Unit|Equal2~0_combout ;
wire \Hazard_Handling_Unit|ID_Register_Write_to_Read~4_combout ;
wire \IF_Instruction_Memory|Instruction_IF[14]~65_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[14]~feeder_combout ;
wire \Hazard_Handling_Unit|ID_Register_Write_to_Read~1_combout ;
wire \Hazard_Handling_Unit|ID_Register_Write_to_Read~0_combout ;
wire \Hazard_Handling_Unit|ID_Register_Write_to_Read~3_combout ;
wire \ID_Registers|Equal3~0_combout ;
wire \ID_Registers|Equal2~1_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[18]~feeder_combout ;
wire \ID_Control|Decoder0~4_combout ;
wire \ID_EX_Pipeline_Stage|MemRead_EX~regout ;
wire \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|MemRead_MEM~regout ;
wire \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ;
wire \ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~29_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~30_combout ;
wire \IF_Instruction_Memory|Instruction_IF[4]~42_combout ;
wire \EX_ALU_Control|Mux1~0_combout ;
wire \ID_Control|Decoder0~5_combout ;
wire \EX_ALU_Control|ALU_Control_EX[3]~0_combout ;
wire \EX_ALU_Control|ALU_Control_EX[3]~2_combout ;
wire \~GND~combout ;
wire \Hazard_Handling_Unit|ID_Register_Write_to_Read~13_combout ;
wire \Hazard_Handling_Unit|ID_Register_Write_to_Read~14_combout ;
wire \Hazard_Handling_Unit|ID_Register_Write_to_Read~12_combout ;
wire \ID_Registers|Equal1~0_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[12]~feeder_combout ;
wire \Hazard_Handling_Unit|ForwardB_EX~5_combout ;
wire \Hazard_Handling_Unit|ForwardB_EX~6_combout ;
wire \ID_Control|RegWrite_ID~0_combout ;
wire \ID_Control|RegWrite_ID~1_combout ;
wire \ID_EX_Pipeline_Stage|RegWrite_EX~regout ;
wire \EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ;
wire \MEM_WB_Pipeline_Stage|RegWrite_WB~regout ;
wire \Hazard_Handling_Unit|Equal6~0_combout ;
wire \Hazard_Handling_Unit|Equal6~2_combout ;
wire \Hazard_Handling_Unit|ForwardB_EX~7_combout ;
wire \Hazard_Handling_Unit|ForwardB_EX~0_combout ;
wire \MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ;
wire \Hazard_Handling_Unit|ForwardB_EX~1_combout ;
wire \Hazard_Handling_Unit|ForwardB_EX~3_combout ;
wire \Hazard_Handling_Unit|ForwardC~0_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ;
wire \EX_ALU_Control|WideOr0~0_combout ;
wire \EX_ALU_Control|Mux0~0_combout ;
wire \EX_ALU|Mux31~0_combout ;
wire \EX_ALU|Mux31~1_combout ;
wire \EX_ALU|Add1~0_combout ;
wire \EX_ALU|Add0~0_combout ;
wire \EX_ALU|Mux31~6_combout ;
wire \EX_ALU_Control|ALU_Control_EX[1]~1_combout ;
wire \EX_ALU|Mux31~2_combout ;
wire \ID_Registers|Equal0~0_combout ;
wire \ID_Registers|Equal0~1_combout ;
wire \EX_Dest_Mux|Write_Register_EX[1]~2_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[3]~feeder_combout ;
wire \ID_Registers|Register_File~0_combout ;
wire \EX_Dest_Mux|Write_Register_EX[4]~0_combout ;
wire \MEM_WB_Pipeline_Stage|Write_Register_WB[4]~feeder_combout ;
wire \EX_Dest_Mux|Write_Register_EX[0]~1_combout ;
wire \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder_combout ;
wire \EX_Dest_Mux|Write_Register_EX[3]~4_combout ;
wire \MEM_WB_Pipeline_Stage|Write_Register_WB[3]~feeder_combout ;
wire \ID_Registers|always2~0_combout ;
wire \ID_Registers|always2~1_combout ;
wire \EX_Dest_Mux|Write_Register_EX[2]~3_combout ;
wire \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[5]~feeder_combout ;
wire \ID_Registers|Register_File~1_combout ;
wire \ID_Registers|Register_File~3_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[14]~feeder_combout ;
wire \Hazard_Handling_Unit|Forward_Mem_to_Mem~2_combout ;
wire \Hazard_Handling_Unit|Forward_Mem_to_Mem~0_combout ;
wire \Hazard_Handling_Unit|Forward_Mem_to_Mem~1_combout ;
wire \Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[8]~feeder_combout ;
wire \ID_Registers|Register_File~5_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[4]~feeder_combout ;
wire \ID_Registers|Register_File~4_combout ;
wire \ID_Registers|Register_File~7_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder_combout ;
wire \Hazard_Handling_Unit|ForwardA_EX~2_combout ;
wire \Hazard_Handling_Unit|Equal3~1_combout ;
wire \Hazard_Handling_Unit|Equal3~0_combout ;
wire \Hazard_Handling_Unit|Equal3~2_combout ;
wire \Hazard_Handling_Unit|ForwardA_EX~3_combout ;
wire \ID_EX_Pipeline_Stage|Instruction_EX[21]~feeder_combout ;
wire \Hazard_Handling_Unit|ForwardA_EX~0_combout ;
wire \Hazard_Handling_Unit|Data_Hazard_temp_2~0_combout ;
wire \Hazard_Handling_Unit|ForwardA_EX~1_combout ;
wire \Hazard_Handling_Unit|ForwardA_EX~5_combout ;
wire \Hazard_Handling_Unit|ForwardA_EX~4_combout ;
wire \Hazard_Handling_Unit|ForwardA_EX~6_combout ;
wire \Hazard_Handling_Unit|ForwardA_EX~7_combout ;
wire \EX_Forward_A|Mux24~0_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[68]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[28]~56_combout ;
wire \ID_Registers|Read_Data_2_ID[28]~57_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[28]~28_combout ;
wire \Hazard_Handling_Unit|ForwardC~1_combout ;
wire \EX_Forward_A|Mux29~0_combout ;
wire \EX_Forward_A|Mux29~1_combout ;
wire \EX_Forward_A|Mux28~0_combout ;
wire \EX_Forward_A|Mux28~1_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[20]~feeder_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[5]~feeder_combout ;
wire \EX_Forward_A|Mux26~0_combout ;
wire \EX_Forward_A|Mux26~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[6]~54_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[6]~55_combout ;
wire \EX_ALU|Mux23~0_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[4]~58_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[4]~59_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[1]~64_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout ;
wire \EX_ALU|Add1~1 ;
wire \EX_ALU|Add1~3 ;
wire \EX_ALU|Add1~5 ;
wire \EX_ALU|Add1~7 ;
wire \EX_ALU|Add1~9 ;
wire \EX_ALU|Add1~11 ;
wire \EX_ALU|Add1~12_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[22]~feeder_combout ;
wire \EX_Forward_A|Mux24~1_combout ;
wire \EX_Forward_A|Mux24~2_combout ;
wire \EX_ALU|Add0~13 ;
wire \EX_ALU|Add0~14_combout ;
wire \EX_ALU|Add1~13 ;
wire \EX_ALU|Add1~14_combout ;
wire \EX_ALU|Mux24~0_combout ;
wire \EX_ALU|Mux24~1_combout ;
wire \EX_ALU|Mux24~2_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[7]~5_combout ;
wire \EX_Forward_A|Mux23~0_combout ;
wire \EX_Forward_A|Mux23~1_combout ;
wire \EX_ALU|Add0~15 ;
wire \EX_ALU|Add0~16_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[8]~50_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[8]~51_combout ;
wire \EX_ALU|Add1~15 ;
wire \EX_ALU|Add1~16_combout ;
wire \EX_ALU|Mux23~2_combout ;
wire \EX_ALU|Mux23~3_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[30]~feeder_combout ;
wire \ID_Registers|Read_Data_1_ID[9]~18_combout ;
wire \ID_Registers|Read_Data_1_ID[9]~87_combout ;
wire \EX_Forward_A|Mux22~1_combout ;
wire \EX_ALU_Control|WideOr1~0_combout ;
wire \EX_ALU_Control|Mux1~1_combout ;
wire \EX_ALU|Mux0~0_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~39_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~40_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[10]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[32]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[10]~28_combout ;
wire \ID_Registers|Read_Data_2_ID[10]~29_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[10]~14_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[3]~60_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[3]~61_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[2]~62_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[2]~63_combout ;
wire \EX_ALU|Add0~1 ;
wire \EX_ALU|Add0~3 ;
wire \EX_ALU|Add0~5 ;
wire \EX_ALU|Add0~7 ;
wire \EX_ALU|Add0~8_combout ;
wire \EX_ALU|Add1~8_combout ;
wire \EX_ALU|Mux27~0_combout ;
wire \EX_ALU|Mux27~1_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[9]~9_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[36]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[12]~20_combout ;
wire \ID_Registers|Read_Data_2_ID[12]~21_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[12]~10_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13 ;
wire \MEM_Data_Memory|Read_Data_MEM~34_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[13]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[38]~feeder_combout ;
wire \EX_Forward_A|Mux17~0_combout ;
wire \EX_Forward_A|Mux17~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[10]~46_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[10]~47_combout ;
wire \EX_ALU|Add0~17 ;
wire \EX_ALU|Add0~19 ;
wire \EX_ALU|Add0~21 ;
wire \EX_ALU|Add0~23 ;
wire \EX_ALU|Add0~24_combout ;
wire \EX_ALU|Add1~17 ;
wire \EX_ALU|Add1~19 ;
wire \EX_ALU|Add1~21 ;
wire \EX_ALU|Add1~23 ;
wire \EX_ALU|Add1~24_combout ;
wire \EX_ALU|Mux19~1_combout ;
wire \EX_ALU|Mux16~0_combout ;
wire \EX_ALU|Mux23~1_combout ;
wire \EX_ALU|Mux16~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[13]~40_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[13]~41_combout ;
wire \EX_ALU|Add0~25 ;
wire \EX_ALU|Add0~27 ;
wire \EX_ALU|Add0~29 ;
wire \EX_ALU|Add0~30_combout ;
wire \EX_ALU|Mux16~2_combout ;
wire \EX_ALU|Add1~29 ;
wire \EX_ALU|Add1~31 ;
wire \EX_ALU|Add1~32_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[16]~16_combout ;
wire \EX_Forward_A|Mux14~0_combout ;
wire \EX_Forward_A|Mux14~1_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[26]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[11]~31_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[11]~44_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[11]~45_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[14]~38_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[14]~39_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[42]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[52]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[20]~40_combout ;
wire \ID_Registers|Read_Data_2_ID[20]~41_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[20]~26_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[20]~27_combout ;
wire \EX_Forward_A|Mux11~0_combout ;
wire \EX_Forward_A|Mux11~1_combout ;
wire \EX_ALU|Mux11~0_combout ;
wire \EX_Forward_A|Mux12~0_combout ;
wire \EX_Forward_A|Mux12~1_combout ;
wire \EX_ALU|Add0~31 ;
wire \EX_ALU|Add0~33 ;
wire \EX_ALU|Add0~35 ;
wire \EX_ALU|Add0~37 ;
wire \EX_ALU|Add0~39 ;
wire \EX_ALU|Add0~40_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[19]~28_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[19]~29_combout ;
wire \EX_ALU|Add1~33 ;
wire \EX_ALU|Add1~35 ;
wire \EX_ALU|Add1~37 ;
wire \EX_ALU|Add1~39 ;
wire \EX_ALU|Add1~40_combout ;
wire \EX_ALU|Mux11~1_combout ;
wire \EX_ALU|Add0~41 ;
wire \EX_ALU|Add0~42_combout ;
wire \ID_Registers|Read_Data_1_ID[23]~73_combout ;
wire \EX_Forward_A|Mux8~0_combout ;
wire \EX_ALU|Mux8~0_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[23]~20_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[23]~21_combout ;
wire \EX_ALU|Mux8~1_combout ;
wire \EX_Forward_A|Mux8~1_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[60]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[60]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[62]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[25]~50_combout ;
wire \ID_Registers|Read_Data_2_ID[25]~51_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_2_EX[25]~feeder_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[25]~16_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[25]~17_combout ;
wire \EX_ALU|Mux6~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[24]~18_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[24]~19_combout ;
wire \EX_ALU|Add0~47 ;
wire \EX_ALU|Add0~49 ;
wire \EX_ALU|Add0~50_combout ;
wire \EX_ALU|Mux6~2_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT12 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT13 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT14 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT15 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT16 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT17 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT18 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT19 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT20 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT21 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT22 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT23 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT24 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT25 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT26 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT27 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT28 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT29 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT30 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT31 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT32 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT33 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT34 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT35 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT24 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23 ;
wire \EX_ALU_Mux|ALU_Data_2_EX[18]~30_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[18]~31_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[64]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[15]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory~3_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[7]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory~1_combout ;
wire \MEM_Data_Memory|Data_Memory~0_combout ;
wire \MEM_Data_Memory|Data_Memory~4_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~69_combout ;
wire \ID_Registers|Read_Data_2_ID[29]~59_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_2_EX[29]~feeder_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[29]~29_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[30]~6_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[30]~7_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[29]~8_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[29]~9_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[27]~12_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[27]~13_combout ;
wire \EX_ALU|Add1~41 ;
wire \EX_ALU|Add1~43 ;
wire \EX_ALU|Add1~45 ;
wire \EX_ALU|Add1~47 ;
wire \EX_ALU|Add1~49 ;
wire \EX_ALU|Add1~51 ;
wire \EX_ALU|Add1~53 ;
wire \EX_ALU|Add1~55 ;
wire \EX_ALU|Add1~57 ;
wire \EX_ALU|Add1~59 ;
wire \EX_ALU|Add1~60_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[72]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a30 ;
wire \ID_Registers|Read_Data_1_ID[30]~60_combout ;
wire \ID_Registers|Read_Data_1_ID[30]~66_combout ;
wire \EX_Forward_A|Mux1~0_combout ;
wire \EX_Forward_A|Mux1~1_combout ;
wire \EX_ALU|Mux1~0_combout ;
wire \EX_ALU|Mux1~1_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[28]~10_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[28]~11_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT1 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT2 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT3 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT4 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT5 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT6 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT7 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT8 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT9 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT10 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT11 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT12 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT13 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT14 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT15 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT16 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT17 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT18 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT19 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT20 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT21 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT22 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT23 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT24 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT25 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT26 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT27 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT28 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT29 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT30 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT31 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~0 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~1 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~2 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~3 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT12 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a26 ;
wire \ID_Registers|Read_Data_1_ID[26]~52_combout ;
wire \ID_Registers|Read_Data_1_ID[26]~70_combout ;
wire \EX_Forward_A|Mux5~1_combout ;
wire \EX_Forward_A|Mux4~0_combout ;
wire \EX_Forward_A|Mux4~1_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a29 ;
wire \ID_Registers|Read_Data_1_ID[29]~58_combout ;
wire \ID_Registers|Read_Data_1_ID[29]~67_combout ;
wire \EX_Forward_A|Mux0~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT4 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT5 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT6 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT7 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT8 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT9 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT10 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT11 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT12 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT13 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT14 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT15 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT16 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT17 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT18 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT19 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT20 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT21 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT22 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT23 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT24 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT25 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT26 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT27 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT28 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT29 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT30 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT31 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~0 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~1 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~2 ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~3 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT10 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT6 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT4 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~dataout ;
wire \EX_ALU|Mult0|auto_generated|op_2~1 ;
wire \EX_ALU|Mult0|auto_generated|op_2~3 ;
wire \EX_ALU|Mult0|auto_generated|op_2~5 ;
wire \EX_ALU|Mult0|auto_generated|op_2~7 ;
wire \EX_ALU|Mult0|auto_generated|op_2~9 ;
wire \EX_ALU|Mult0|auto_generated|op_2~11 ;
wire \EX_ALU|Mult0|auto_generated|op_2~13 ;
wire \EX_ALU|Mult0|auto_generated|op_2~15 ;
wire \EX_ALU|Mult0|auto_generated|op_2~17 ;
wire \EX_ALU|Mult0|auto_generated|op_2~19 ;
wire \EX_ALU|Mult0|auto_generated|op_2~21 ;
wire \EX_ALU|Mult0|auto_generated|op_2~22_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT28 ;
wire \EX_ALU|Mult0|auto_generated|op_1~15 ;
wire \EX_ALU|Mult0|auto_generated|op_1~17 ;
wire \EX_ALU|Mult0|auto_generated|op_1~19 ;
wire \EX_ALU|Mult0|auto_generated|op_1~21 ;
wire \EX_ALU|Mult0|auto_generated|op_1~22_combout ;
wire \EX_ALU|Mux2~3_combout ;
wire \EX_Forward_A|Mux2~0_combout ;
wire \EX_Forward_A|Mux2~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT3 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11 ;
wire \EX_ALU|Mult0|auto_generated|op_2~23 ;
wire \EX_ALU|Mult0|auto_generated|op_2~24_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~23 ;
wire \EX_ALU|Mult0|auto_generated|op_1~24_combout ;
wire \EX_ALU|Mux1~2_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a30 ;
wire \ID_Registers|Read_Data_2_ID[30]~60_combout ;
wire \ID_Registers|Read_Data_2_ID[30]~61_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[30]~30_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a31 ;
wire \ID_Registers|Read_Data_2_ID[31]~62_combout ;
wire \ID_Registers|Read_Data_2_ID[31]~63_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_2_EX[31]~feeder_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[31]~31_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29 ;
wire \MEM_Data_Memory|Read_Data_MEM~70_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a26 ;
wire \ID_Registers|Read_Data_2_ID[26]~52_combout ;
wire \ID_Registers|Read_Data_2_ID[26]~53_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[26]~14_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[26]~15_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult3~dataout ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3 ;
wire \EX_ALU|Mult0|auto_generated|op_2~6_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT18 ;
wire \EX_ALU|Mult0|auto_generated|op_1~1 ;
wire \EX_ALU|Mult0|auto_generated|op_1~3 ;
wire \EX_ALU|Mult0|auto_generated|op_1~5 ;
wire \EX_ALU|Mult0|auto_generated|op_1~7 ;
wire \EX_ALU|Mult0|auto_generated|op_1~9 ;
wire \EX_ALU|Mult0|auto_generated|op_1~11 ;
wire \EX_ALU|Mult0|auto_generated|op_1~13 ;
wire \EX_ALU|Mult0|auto_generated|op_1~14_combout ;
wire \EX_ALU|Mux6~3_combout ;
wire \EX_Forward_A|Mux6~0_combout ;
wire \EX_Forward_A|Mux6~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT2 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9 ;
wire \EX_ALU|Mult0|auto_generated|op_2~18_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~18_combout ;
wire \EX_ALU|Mux4~3_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[25]~25_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[66]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[27]~54_combout ;
wire \ID_Registers|Read_Data_2_ID[27]~55_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[27]~27_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26 ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~63_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~64_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[26]~26_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 ;
wire \MEM_Data_Memory|Read_Data_MEM~66_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a22 ;
wire \ID_Registers|Read_Data_1_ID[22]~44_combout ;
wire \ID_Registers|Read_Data_1_ID[22]~74_combout ;
wire \EX_Forward_A|Mux9~0_combout ;
wire \EX_Forward_A|Mux9~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT1 ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT8 ;
wire \EX_ALU|Mult0|auto_generated|op_2~16_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~16_combout ;
wire \EX_ALU|Add0~51 ;
wire \EX_ALU|Add0~52_combout ;
wire \EX_ALU|Add1~52_combout ;
wire \EX_ALU|Mux5~1_combout ;
wire \EX_ALU|Mux5~2_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a24 ;
wire \ID_Registers|Read_Data_2_ID[24]~48_combout ;
wire \ID_Registers|Read_Data_2_ID[24]~49_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24~portbdataout ;
wire \MEM_Data_Memory|Read_Data_MEM~60_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[24]~24_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25 ;
wire \MEM_Data_Memory|Read_Data_MEM~62_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a24 ;
wire \ID_Registers|Read_Data_1_ID[24]~48_combout ;
wire \ID_Registers|Read_Data_1_ID[24]~72_combout ;
wire \EX_Forward_A|Mux7~1_combout ;
wire \EX_ALU|Add1~48_combout ;
wire \EX_ALU|Mux7~0_combout ;
wire \EX_ALU|Mux7~1_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~12_combout ;
wire \EX_ALU|Mux7~2_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a22 ;
wire \ID_Registers|Register_File_rtl_1_bypass[56]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[22]~44_combout ;
wire \ID_Registers|Read_Data_2_ID[22]~45_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[22]~23_combout ;
wire \EX_ALU|Add0~43 ;
wire \EX_ALU|Add0~45 ;
wire \EX_ALU|Add0~46_combout ;
wire \EX_ALU|Mux8~2_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~10_combout ;
wire \EX_ALU|Mux8~3_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[58]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a23 ;
wire \ID_Registers|Read_Data_2_ID[23]~46_combout ;
wire \ID_Registers|Read_Data_2_ID[23]~47_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_2_EX[23]~feeder_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[23]~23_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~57_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~58_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[23]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a17 ;
wire \ID_Registers|Read_Data_2_ID[17]~34_combout ;
wire \ID_Registers|Read_Data_2_ID[17]~35_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[17]~32_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[17]~33_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT11 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT22 ;
wire \EX_ALU|Mult0|auto_generated|op_1~8_combout ;
wire \EX_ALU|Mux9~2_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a21 ;
wire \ID_Registers|Read_Data_2_ID[21]~42_combout ;
wire \ID_Registers|Read_Data_2_ID[21]~43_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[21]~24_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[21]~25_combout ;
wire \EX_ALU|Mux10~0_combout ;
wire \EX_ALU|Mux10~1_combout ;
wire \EX_ALU|Add1~42_combout ;
wire \EX_ALU|Mux10~2_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~6_combout ;
wire \EX_ALU|Mux10~3_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ;
wire \EX_Forward_A|Mux10~0_combout ;
wire \EX_Forward_A|Mux10~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult5~dataout ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT2 ;
wire \EX_ALU|Mult0|auto_generated|op_2~4_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~4_combout ;
wire \EX_ALU|Mux11~2_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~51_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[20]~20_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[22]~22_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21 ;
wire \MEM_Data_Memory|Read_Data_MEM~54_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[21]~21_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20~portbdataout ;
wire \MEM_Data_Memory|Read_Data_MEM~52_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[20]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a15 ;
wire \ID_Registers|Read_Data_2_ID[15]~26_combout ;
wire \ID_Registers|Read_Data_2_ID[15]~27_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_2_EX[15]~feeder_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT10 ;
wire \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19 ;
wire \EX_ALU|Mult0|auto_generated|op_1~2_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[50]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a19 ;
wire \ID_Registers|Read_Data_1_ID[19]~38_combout ;
wire \ID_Registers|Read_Data_1_ID[19]~77_combout ;
wire \EX_ALU|Mux12~0_combout ;
wire \EX_ALU|Mux12~1_combout ;
wire \EX_ALU|Add1~38_combout ;
wire \EX_ALU|Add0~38_combout ;
wire \EX_ALU|Mux12~2_combout ;
wire \EX_ALU|Mux12~3_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a7 ;
wire \ID_Registers|Read_Data_2_ID[7]~10_combout ;
wire \ID_Registers|Read_Data_2_ID[7]~11_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[7]~52_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[7]~53_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT9 ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a17 ;
wire \ID_Registers|Read_Data_1_ID[17]~34_combout ;
wire \ID_Registers|Read_Data_1_ID[17]~79_combout ;
wire \EX_ALU|Mux14~0_combout ;
wire \EX_ALU|Mux14~1_combout ;
wire \EX_ALU|Add0~34_combout ;
wire \EX_ALU|Mux14~2_combout ;
wire \EX_ALU|Mux14~3_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a18 ;
wire \ID_Registers|Read_Data_1_ID[18]~36_combout ;
wire \ID_Registers|Read_Data_1_ID[18]~78_combout ;
wire \EX_Forward_A|Mux13~0_combout ;
wire \EX_Forward_A|Mux13~1_combout ;
wire \EX_ALU|Mux13~0_combout ;
wire \EX_ALU|Add1~36_combout ;
wire \EX_ALU|Add0~36_combout ;
wire \EX_ALU|Mux13~1_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~0_combout ;
wire \EX_ALU|Mux13~2_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[48]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a18 ;
wire \ID_Registers|Read_Data_2_ID[18]~36_combout ;
wire \ID_Registers|Read_Data_2_ID[18]~37_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~feeder_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[18]~18_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[50]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a19 ;
wire \ID_Registers|Read_Data_2_ID[19]~38_combout ;
wire \ID_Registers|Read_Data_2_ID[19]~39_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19 ;
wire \MEM_Data_Memory|Read_Data_MEM~50_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[19]~19_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17 ;
wire \MEM_Data_Memory|Read_Data_MEM~46_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[17]~feeder_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[17]~17_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16~portbdataout ;
wire \MEM_Data_Memory|Read_Data_MEM~44_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[16]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ;
wire \ID_Registers|Read_Data_2_ID[16]~33_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[16]~34_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout ;
wire \EX_ALU|Mux15~0_combout ;
wire \EX_ALU|Add0~32_combout ;
wire \EX_ALU|Mux15~1_combout ;
wire \EX_ALU|Mux15~2_combout ;
wire \EX_Forward_A|Mux15~0_combout ;
wire \EX_Forward_A|Mux15~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT8 ;
wire \EX_ALU|Mux16~3_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[15]~13_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a15 ;
wire \ID_Registers|Read_Data_1_ID[15]~26_combout ;
wire \ID_Registers|Read_Data_1_ID[15]~81_combout ;
wire \EX_Forward_A|Mux16~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT7 ;
wire \EX_ALU|Mux19~2_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[12]~42_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[12]~43_combout ;
wire \EX_ALU|Add1~25 ;
wire \EX_ALU|Add1~27 ;
wire \EX_ALU|Add1~28_combout ;
wire \EX_ALU|Add0~28_combout ;
wire \EX_ALU|Mux17~1_combout ;
wire \EX_ALU|Mux17~2_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~35_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[40]~feeder_combout ;
wire \ID_Registers|Read_Data_2_ID[14]~24_combout ;
wire \ID_Registers|Read_Data_2_ID[14]~25_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_2_EX[14]~feeder_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[14]~12_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~36_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[14]~12_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a13 ;
wire \ID_Registers|Read_Data_1_ID[13]~22_combout ;
wire \ID_Registers|Read_Data_1_ID[13]~83_combout ;
wire \EX_Forward_A|Mux18~0_combout ;
wire \EX_Forward_A|Mux18~1_combout ;
wire \EX_ALU|Add1~26_combout ;
wire \EX_ALU|Add0~26_combout ;
wire \EX_ALU|Mux18~2_combout ;
wire \EX_ALU|Mux18~3_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[13]~11_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a13 ;
wire \ID_Registers|Read_Data_2_ID[13]~22_combout ;
wire \ID_Registers|Read_Data_2_ID[13]~23_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_2_EX[13]~feeder_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[13]~11_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8~portbdataout ;
wire \MEM_Data_Memory|Read_Data_MEM~28_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[8]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[28]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a8 ;
wire \ID_Registers|Read_Data_2_ID[8]~18_combout ;
wire \ID_Registers|Read_Data_2_ID[8]~66_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[8]~8_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12 ;
wire \MEM_Data_Memory|Read_Data_MEM~32_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[12]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[12]~10_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[36]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a12 ;
wire \ID_Registers|Read_Data_1_ID[12]~20_combout ;
wire \ID_Registers|Read_Data_1_ID[12]~84_combout ;
wire \EX_Forward_A|Mux19~0_combout ;
wire \EX_Forward_A|Mux19~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT6 ;
wire \EX_ALU|Mux27~2_combout ;
wire \EX_MEM_Pipeline_Stage|ALU_Result_MEM[4]~feeder_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[11]~15_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[15]~13_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11 ;
wire \MEM_Data_Memory|Read_Data_MEM~42_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[11]~feeder_combout ;
wire \EX_Forward_A|Mux20~0_combout ;
wire \EX_ALU|Mux20~0_combout ;
wire \EX_ALU|Mux20~1_combout ;
wire \EX_ALU|Add0~22_combout ;
wire \EX_ALU|Mux20~2_combout ;
wire \EX_ALU|Mux20~3_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[11]~15_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a11 ;
wire \ID_Registers|Read_Data_1_ID[11]~30_combout ;
wire \ID_Registers|Read_Data_1_ID[11]~85_combout ;
wire \EX_Forward_A|Mux20~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT5 ;
wire \EX_ALU|Mux21~0_combout ;
wire \EX_ALU|Add1~20_combout ;
wire \EX_ALU|Mux21~1_combout ;
wire \EX_ALU|Mux21~2_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[10]~14_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[32]~feeder_combout ;
wire \ID_Registers|Read_Data_1_ID[10]~28_combout ;
wire \ID_Registers|Read_Data_1_ID[10]~86_combout ;
wire \EX_Forward_A|Mux21~0_combout ;
wire \EX_Forward_A|Mux21~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT4 ;
wire \EX_ALU|Mux23~4_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a5 ;
wire \ID_Registers|Read_Data_2_ID[5]~6_combout ;
wire \ID_Registers|Read_Data_2_ID[5]~7_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[5]~56_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[5]~57_combout ;
wire \EX_ALU|Add0~9 ;
wire \EX_ALU|Add0~11 ;
wire \EX_ALU|Add0~12_combout ;
wire \EX_ALU|Mux25~0_combout ;
wire \EX_ALU|Mux25~1_combout ;
wire \EX_ALU|Mux25~2_combout ;
wire \EX_MEM_Pipeline_Stage|ALU_Result_MEM[6]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~19_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a6 ;
wire \ID_Registers|Read_Data_2_ID[6]~8_combout ;
wire \ID_Registers|Read_Data_2_ID[6]~9_combout ;
wire \ID_EX_Pipeline_Stage|Read_Data_2_EX[6]~feeder_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[6]~4_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[3]~7_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[7]~5_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6 ;
wire \MEM_Data_Memory|Read_Data_MEM~20_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[6]~4_combout ;
wire \EX_Forward_A|Mux25~0_combout ;
wire \EX_Forward_A|Mux25~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT3 ;
wire \EX_ALU|Mux26~2_combout ;
wire \EX_MEM_Pipeline_Stage|ALU_Result_MEM[5]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[5]~3_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a4 ;
wire \ID_Registers|Read_Data_1_ID[4]~4_combout ;
wire \ID_Registers|Read_Data_1_ID[4]~92_combout ;
wire \EX_Forward_A|Mux27~0_combout ;
wire \EX_Forward_A|Mux27~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT2 ;
wire \EX_ALU|Add1~4_combout ;
wire \EX_ALU|Add0~4_combout ;
wire \EX_ALU|Mux29~0_combout ;
wire \EX_ALU|Mux29~1_combout ;
wire \EX_ALU|Mux29~2_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28~portbdataout ;
wire \MEM_Data_Memory|Read_Data_MEM~68_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[68]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a28 ;
wire \ID_Registers|Read_Data_1_ID[28]~56_combout ;
wire \ID_Registers|Read_Data_1_ID[28]~68_combout ;
wire \EX_Forward_A|Mux3~0_combout ;
wire \EX_Forward_A|Mux3~1_combout ;
wire \EX_ALU|Add1~56_combout ;
wire \EX_ALU|Add0~53 ;
wire \EX_ALU|Add0~55 ;
wire \EX_ALU|Add0~56_combout ;
wire \EX_ALU|Mux3~1_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~20_combout ;
wire \EX_ALU|Mux3~2_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~9_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~7_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~6_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~10_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~4_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~5_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~11_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~29_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~30_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ;
wire \ID_Registers|Read_Data_2_ID[9]~65_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[9]~48_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[9]~49_combout ;
wire \EX_ALU|Add0~18_combout ;
wire \EX_ALU|Add1~18_combout ;
wire \EX_ALU|Mux22~0_combout ;
wire \EX_ALU|Mux22~1_combout ;
wire \EX_ALU|Mux22~2_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0_bypass[19]~feeder_combout ;
wire \MEM_Data_Memory|Data_Memory~5_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~15_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[20]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a4 ;
wire \ID_Registers|Read_Data_2_ID[4]~4_combout ;
wire \ID_Registers|Read_Data_2_ID[4]~5_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[4]~2_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~16_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[4]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[4]~2_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a2 ;
wire \ID_Registers|Read_Data_2_ID[2]~12_combout ;
wire \ID_Registers|Read_Data_2_ID[2]~13_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[2]~6_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2~portbdataout ;
wire \MEM_Data_Memory|Read_Data_MEM~24_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[2]~6_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a1 ;
wire \ID_Registers|Read_Data_1_ID[1]~2_combout ;
wire \ID_Registers|Read_Data_1_ID[1]~95_combout ;
wire \EX_Forward_A|Mux30~0_combout ;
wire \EX_Forward_A|Mux30~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT1 ;
wire \EX_ALU|Add1~2_combout ;
wire \EX_ALU|Add0~2_combout ;
wire \EX_ALU|Mux30~0_combout ;
wire \EX_ALU|Mux30~1_combout ;
wire \EX_ALU|Mux30~2_combout ;
wire \ID_Registers|Register_File_rtl_1_bypass[12]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0~portbdataout ;
wire \ID_Registers|Read_Data_2_ID[0]~2_combout ;
wire \ID_Registers|Read_Data_2_ID[0]~64_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[0]~0_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a1 ;
wire \ID_Registers|Read_Data_2_ID[1]~0_combout ;
wire \ID_Registers|Read_Data_2_ID[1]~67_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[1]~1_combout ;
wire \MEM_to_MEM_Forward|Write_Data_MUX_MEM[5]~3_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1 ;
wire \MEM_Data_Memory|Read_Data_MEM~14_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a31 ;
wire \ID_Registers|Read_Data_1_ID[31]~62_combout ;
wire \ID_Registers|Read_Data_1_ID[31]~65_combout ;
wire \EX_ALU|Mux0~1_combout ;
wire \EX_ALU|Mux0~2_combout ;
wire \EX_ALU|Add0~57 ;
wire \EX_ALU|Add0~59 ;
wire \EX_ALU|Add0~61 ;
wire \EX_ALU|Add0~62_combout ;
wire \EX_ALU|Mux0~3_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT13 ;
wire \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT13 ;
wire \EX_ALU|Mult0|auto_generated|op_2~25 ;
wire \EX_ALU|Mult0|auto_generated|op_2~26_combout ;
wire \EX_ALU|Mult0|auto_generated|op_1~25 ;
wire \EX_ALU|Mult0|auto_generated|op_1~26_combout ;
wire \EX_ALU|Mux0~4_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[31]~4_combout ;
wire \EX_ALU_Mux|ALU_Data_2_EX[31]~5_combout ;
wire \EX_ALU|LessThan0~1_cout ;
wire \EX_ALU|LessThan0~3_cout ;
wire \EX_ALU|LessThan0~5_cout ;
wire \EX_ALU|LessThan0~7_cout ;
wire \EX_ALU|LessThan0~9_cout ;
wire \EX_ALU|LessThan0~11_cout ;
wire \EX_ALU|LessThan0~13_cout ;
wire \EX_ALU|LessThan0~15_cout ;
wire \EX_ALU|LessThan0~17_cout ;
wire \EX_ALU|LessThan0~19_cout ;
wire \EX_ALU|LessThan0~21_cout ;
wire \EX_ALU|LessThan0~23_cout ;
wire \EX_ALU|LessThan0~25_cout ;
wire \EX_ALU|LessThan0~27_cout ;
wire \EX_ALU|LessThan0~29_cout ;
wire \EX_ALU|LessThan0~31_cout ;
wire \EX_ALU|LessThan0~33_cout ;
wire \EX_ALU|LessThan0~35_cout ;
wire \EX_ALU|LessThan0~37_cout ;
wire \EX_ALU|LessThan0~39_cout ;
wire \EX_ALU|LessThan0~41_cout ;
wire \EX_ALU|LessThan0~43_cout ;
wire \EX_ALU|LessThan0~45_cout ;
wire \EX_ALU|LessThan0~47_cout ;
wire \EX_ALU|LessThan0~49_cout ;
wire \EX_ALU|LessThan0~51_cout ;
wire \EX_ALU|LessThan0~53_cout ;
wire \EX_ALU|LessThan0~55_cout ;
wire \EX_ALU|LessThan0~57_cout ;
wire \EX_ALU|LessThan0~59_cout ;
wire \EX_ALU|LessThan0~61_cout ;
wire \EX_ALU|LessThan0~62_combout ;
wire \EX_ALU|Mux31~3_combout ;
wire \EX_ALU|Mux31~7_combout ;
wire \MEM_Data_Memory|Read_Data_MEM~0_combout ;
wire \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \MEM_Data_Memory|Read_Data_MEM~12_combout ;
wire \MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0~portbdataout ;
wire \ID_Registers|Read_Data_1_ID[0]~0_combout ;
wire \ID_Registers|Read_Data_1_ID[0]~64_combout ;
wire \EX_Forward_A|Mux31~1_combout ;
wire \EX_ALU|Mult0|auto_generated|mac_mult1~dataout ;
wire \EX_ALU|Mux28~2_combout ;
wire \EX_MEM_Pipeline_Stage|ALU_Result_MEM[3]~feeder_combout ;
wire \WB_MemtoReg_Mux|Write_Data_WB[3]~7_combout ;
wire \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a3 ;
wire \ID_Registers|Read_Data_2_ID[3]~14_combout ;
wire \ID_Registers|Read_Data_2_ID[3]~15_combout ;
wire \Hazard_Handling_Unit|Equal19~0_combout ;
wire \Hazard_Handling_Unit|ForwardD~0_combout ;
wire \Hazard_Handling_Unit|ForwardD~1_combout ;
wire \Hazard_Handling_Unit|ForwardD~combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[18]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a3 ;
wire \ID_Registers|Read_Data_1_ID[3]~14_combout ;
wire \ID_Registers|Read_Data_1_ID[3]~15_combout ;
wire \Hazard_Handling_Unit|ForwardC~2_combout ;
wire \Hazard_Handling_Unit|ForwardC~3_combout ;
wire \Hazard_Handling_Unit|Equal18~0_combout ;
wire \Hazard_Handling_Unit|ForwardC~combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~7_combout ;
wire \ID_Read_data_Mux|Equal0~5_combout ;
wire \ID_Registers|Read_Data_1_ID[6]~9_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~4_combout ;
wire \ID_Read_data_Mux|Equal0~2_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[26]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a7 ;
wire \ID_Registers|Read_Data_1_ID[7]~10_combout ;
wire \ID_Registers|Read_Data_1_ID[7]~11_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~5_combout ;
wire \ID_Read_data_Mux|Equal0~3_combout ;
wire \ID_Registers|Read_Data_1_ID[4]~5_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~2_combout ;
wire \ID_Read_data_Mux|Equal0~0_combout ;
wire \MEM_Branch_AND|PCSrc_MEM~1_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[16]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a2 ;
wire \ID_Registers|Read_Data_1_ID[2]~12_combout ;
wire \ID_Registers|Read_Data_1_ID[2]~13_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~6_combout ;
wire \ID_Read_data_Mux|Equal0~4_combout ;
wire \MEM_Branch_AND|PCSrc_MEM~2_combout ;
wire \ID_Registers|Read_Data_1_ID[17]~35_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17_combout ;
wire \ID_Read_data_Mux|Equal0~13_combout ;
wire \ID_Registers|Read_Data_1_ID[18]~37_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18_combout ;
wire \ID_Read_data_Mux|Equal0~14_combout ;
wire \ID_Registers|Read_Data_1_ID[19]~39_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19_combout ;
wire \ID_Read_data_Mux|Equal0~15_combout ;
wire \MEM_Branch_AND|PCSrc_MEM~6_combout ;
wire \ID_Registers|Read_Data_1_ID[31]~63_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31_combout ;
wire \ID_Read_data_Mux|Equal0~27_combout ;
wire \ID_Registers|Read_Data_1_ID[28]~57_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28_combout ;
wire \ID_Read_data_Mux|Equal0~24_combout ;
wire \ID_Read_data_Mux|Equal0~26_combout ;
wire \MEM_Branch_AND|PCSrc_MEM~9_combout ;
wire \ID_Read_data_Mux|Equal0~23_combout ;
wire \ID_Registers|Read_Data_1_ID[26]~53_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26_combout ;
wire \ID_Read_data_Mux|Equal0~22_combout ;
wire \ID_Registers|Register_File_rtl_0_bypass[62]~feeder_combout ;
wire \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a25 ;
wire \ID_Registers|Read_Data_1_ID[25]~50_combout ;
wire \ID_Registers|Read_Data_1_ID[25]~51_combout ;
wire \ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25_combout ;
wire \ID_Read_data_Mux|Equal0~21_combout ;
wire \MEM_Branch_AND|PCSrc_MEM~8_combout ;
wire \MEM_Branch_AND|PCSrc_MEM~10_combout ;
wire \MEM_Branch_AND|PCSrc_MEM~combout ;
wire \IF_PC_Reg|PC_IF[3]~27_combout ;
wire \IF_PC_Add|PC_Plus_4_IF[3]~3 ;
wire \IF_PC_Add|PC_Plus_4_IF[4]~5 ;
wire \IF_PC_Add|PC_Plus_4_IF[5]~7 ;
wire \IF_PC_Add|PC_Plus_4_IF[6]~8_combout ;
wire \EX_PC_Add|Branch_Dest_EX[6]~8_combout ;
wire \IF_PC_Reg|PC_IF[6]~29_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~3_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~26_combout ;
wire \IF_Instruction_Memory|Instruction_Memory~27_combout ;
wire \IF_Instruction_Memory|Instruction_IF[5]~41_combout ;
wire \EX_PC_Add|Branch_Dest_EX[7]~10_combout ;
wire \IF_PC_Reg|PC_IF[7]~25_combout ;
wire \IF_Instruction_Memory|Instruction_IF[29]~10_combout ;
wire \ID_Control|Decoder0~1_combout ;
wire \ID_Control|Decoder0~2_combout ;
wire \IF_PC_Mux|Next_PC_IF[0]~0_combout ;
wire \IF_Instruction_Memory|Instruction_IF[27]~14_combout ;
wire \ID_Control|ALUSrc_ID~0_combout ;
wire \ID_Control|Decoder0~0_combout ;
wire \ID_EX_Pipeline_Stage|MemWrite_EX~regout ;
wire \EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder_combout ;
wire \EX_MEM_Pipeline_Stage|MemWrite_MEM~regout ;
wire [64:0] \EX_ALU|Mult0|auto_generated|w569w ;
wire [0:84] \MEM_Data_Memory|Data_Memory_rtl_0_bypass ;
wire [0:74] \ID_Registers|Register_File_rtl_1_bypass ;
wire [0:74] \ID_Registers|Register_File_rtl_0_bypass ;
wire [31:0] \IF_PC_Reg|PC_IF ;
wire [31:0] \IF_ID_Pipeline_Stage|PC_Plus_4_ID ;
wire [31:0] \IF_ID_Pipeline_Stage|Instruction_ID ;
wire [31:0] \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|Read_Data_2_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|Read_Data_1_EX ;
wire [31:0] \ID_EX_Pipeline_Stage|Instruction_EX ;
wire [1:0] \ID_EX_Pipeline_Stage|ALUOp_EX ;
wire [1:0] \Hazard_Handling_Unit|ID_Register_Write_to_Read ;
wire [1:0] \Hazard_Handling_Unit|ForwardB_EX ;
wire [1:0] \Hazard_Handling_Unit|ForwardA_EX ;
wire [4:0] \EX_MEM_Pipeline_Stage|Write_Register_MEM ;
wire [31:0] \EX_MEM_Pipeline_Stage|Write_Data_MEM ;
wire [31:0] \EX_MEM_Pipeline_Stage|Instruction_MEM ;
wire [31:0] \EX_MEM_Pipeline_Stage|ALU_Result_MEM ;
wire [31:0] \MEM_Data_Memory|Read_Data_MEM ;
wire [4:0] \MEM_WB_Pipeline_Stage|Write_Register_WB ;
wire [31:0] \MEM_WB_Pipeline_Stage|Read_Data_WB ;
wire [31:0] \MEM_WB_Pipeline_Stage|Instruction_WB ;
wire [31:0] \MEM_WB_Pipeline_Stage|ALU_Result_WB ;

wire [31:0] \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [31:0] \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [35:0] \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus ;
wire [35:0] \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus ;
wire [35:0] \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus ;
wire [35:0] \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus ;
wire [3:0] \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ;
wire [3:0] \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ;
wire [3:0] \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ;
wire [3:0] \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ;
wire [3:0] \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ;
wire [35:0] \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus ;
wire [35:0] \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus ;
wire [3:0] \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ;
wire [3:0] \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ;
wire [3:0] \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ;

assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0~portbdataout  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a1  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a2  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a3  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a4  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a5  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a6  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a7  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a8  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a9  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a10  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a11  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a12  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a13  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a14  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a15  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a16  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a17  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a18  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a19  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a20  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a21  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a22  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a23  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a24  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a25  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a26  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a27  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a28  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a29  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a30  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a31  = \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0~portbdataout  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a1  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a2  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a3  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a4  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [4];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a5  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [5];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a6  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [6];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a7  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [7];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a8  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [8];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a9  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [9];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a10  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [10];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a11  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [11];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a12  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [12];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a13  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [13];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a14  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [14];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a15  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [15];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a16  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [16];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a17  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [17];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a18  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [18];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a19  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [19];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a20  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [20];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a21  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [21];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a22  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [22];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a23  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [23];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a24  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [24];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a25  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [25];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a26  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [26];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a27  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [27];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a28  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [28];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a29  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [29];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a30  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [30];
assign \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a31  = \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus [31];

assign \EX_ALU|Mult0|auto_generated|w569w [0] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [0];
assign \EX_ALU|Mult0|auto_generated|w569w [1] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [1];
assign \EX_ALU|Mult0|auto_generated|w569w [2] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [2];
assign \EX_ALU|Mult0|auto_generated|w569w [3] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [3];
assign \EX_ALU|Mult0|auto_generated|w569w [4] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [4];
assign \EX_ALU|Mult0|auto_generated|w569w [5] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [5];
assign \EX_ALU|Mult0|auto_generated|w569w [6] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [6];
assign \EX_ALU|Mult0|auto_generated|w569w [7] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [7];
assign \EX_ALU|Mult0|auto_generated|w569w [8] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [8];
assign \EX_ALU|Mult0|auto_generated|w569w [9] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [9];
assign \EX_ALU|Mult0|auto_generated|w569w [10] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [10];
assign \EX_ALU|Mult0|auto_generated|w569w [11] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [11];
assign \EX_ALU|Mult0|auto_generated|w569w [12] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [12];
assign \EX_ALU|Mult0|auto_generated|w569w [13] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [13];
assign \EX_ALU|Mult0|auto_generated|w569w [14] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [14];
assign \EX_ALU|Mult0|auto_generated|w569w [15] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [15];
assign \EX_ALU|Mult0|auto_generated|w569w [16] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [16];
assign \EX_ALU|Mult0|auto_generated|w569w [17] = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [17];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT18  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [18];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [19];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT20  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [20];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [21];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT22  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [22];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [23];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT24  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [24];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [25];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT26  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [26];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [27];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT28  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [28];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [29];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT30  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [30];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT31  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [31];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT32  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [32];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT33  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [33];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT34  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [34];
assign \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT35  = \EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus [35];

assign \EX_ALU|Mult0|auto_generated|mac_out4~0  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [0];
assign \EX_ALU|Mult0|auto_generated|mac_out4~1  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [1];
assign \EX_ALU|Mult0|auto_generated|mac_out4~2  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [2];
assign \EX_ALU|Mult0|auto_generated|mac_out4~3  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [3];
assign \EX_ALU|Mult0|auto_generated|mac_out4~dataout  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [4];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [5];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT2  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [6];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [7];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT4  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [8];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [9];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT6  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [10];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [11];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT8  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [12];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [13];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT10  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [14];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [15];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT12  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [16];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT13  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [17];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT14  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [18];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT15  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [19];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT16  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [20];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT17  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [21];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT18  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [22];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT19  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [23];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT20  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [24];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT21  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [25];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT22  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [26];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT23  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [27];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT24  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [28];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT25  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [29];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT26  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [30];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT27  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [31];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT28  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [32];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT29  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [33];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT30  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [34];
assign \EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT31  = \EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus [35];

assign \EX_ALU|Mult0|auto_generated|mac_out6~0  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [0];
assign \EX_ALU|Mult0|auto_generated|mac_out6~1  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [1];
assign \EX_ALU|Mult0|auto_generated|mac_out6~2  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [2];
assign \EX_ALU|Mult0|auto_generated|mac_out6~3  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [3];
assign \EX_ALU|Mult0|auto_generated|mac_out6~dataout  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [4];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [5];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT2  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [6];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [7];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT4  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [8];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [9];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT6  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [10];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [11];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT8  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [12];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [13];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT10  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [14];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [15];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT12  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [16];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT13  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [17];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT14  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [18];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT15  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [19];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT16  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [20];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT17  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [21];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT18  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [22];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT19  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [23];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT20  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [24];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT21  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [25];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT22  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [26];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT23  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [27];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT24  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [28];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT25  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [29];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT26  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [30];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT27  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [31];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT28  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [32];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT29  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [33];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT30  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [34];
assign \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT31  = \EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus [35];

assign \EX_ALU|Mult0|auto_generated|mac_mult1~dataout  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [0];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT1  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [1];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT2  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [2];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT3  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [3];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT4  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [4];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT5  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [5];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT6  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [6];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT7  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [7];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT8  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [8];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT9  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [9];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT10  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [10];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT11  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [11];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT12  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [12];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT13  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [13];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT14  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [14];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT15  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [15];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT16  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [16];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT17  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [17];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT18  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [18];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT19  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [19];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT20  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [20];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT21  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [21];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT22  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [22];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT23  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [23];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT24  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [24];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT25  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [25];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT26  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [26];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT27  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [27];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT28  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [28];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT29  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [29];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT30  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [30];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT31  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [31];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT32  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [32];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT33  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [33];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT34  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [34];
assign \EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT35  = \EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus [35];

assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [0];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [1];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [2];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus [3];

assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2~portbdataout  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [0];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [1];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [2];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus [3];

assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8~portbdataout  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [0];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [1];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [2];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus [3];

assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10~portbdataout  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [0];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [1];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [2];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus [3];

assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16~portbdataout  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [0];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [1];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [2];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus [3];

assign \EX_ALU|Mult0|auto_generated|mac_mult3~0  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [0];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~1  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [1];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~2  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [2];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~3  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [3];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~dataout  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [4];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT1  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [5];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT2  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [6];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT3  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [7];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT4  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [8];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT5  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [9];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT6  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [10];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT7  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [11];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT8  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [12];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT9  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [13];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT10  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [14];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT11  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [15];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT12  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [16];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT13  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [17];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT14  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [18];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT15  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [19];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT16  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [20];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT17  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [21];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT18  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [22];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT19  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [23];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT20  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [24];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT21  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [25];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT22  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [26];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT23  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [27];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT24  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [28];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT25  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [29];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT26  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [30];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT27  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [31];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT28  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [32];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT29  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [33];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT30  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [34];
assign \EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT31  = \EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus [35];

assign \EX_ALU|Mult0|auto_generated|mac_mult5~0  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [0];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~1  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [1];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~2  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [2];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~3  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [3];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~dataout  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [4];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT1  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [5];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT2  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [6];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT3  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [7];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT4  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [8];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT5  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [9];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT6  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [10];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT7  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [11];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT8  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [12];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT9  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [13];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT10  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [14];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT11  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [15];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT12  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [16];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT13  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [17];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT14  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [18];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT15  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [19];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT16  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [20];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT17  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [21];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT18  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [22];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT19  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [23];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT20  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [24];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT21  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [25];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT22  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [26];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT23  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [27];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT24  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [28];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT25  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [29];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT26  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [30];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT27  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [31];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT28  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [32];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT29  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [33];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT30  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [34];
assign \EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT31  = \EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus [35];

assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20~portbdataout  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [0];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [1];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [2];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus [3];

assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24~portbdataout  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [0];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [1];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [2];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus [3];

assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28~portbdataout  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [0];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [1];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [2];
assign \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31  = \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus [3];

// Location: LCFF_X35_Y26_N1
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[16]~9_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [16]));

// Location: LCFF_X38_Y27_N9
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[18]~11_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [18]));

// Location: LCFF_X38_Y27_N11
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[19]~12_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [19]));

// Location: LCFF_X38_Y27_N7
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[25]~18_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [25]));

// Location: M4K_X37_Y27
cycloneii_ram_block \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\ID_Registers|always2~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ,\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ,\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ,\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ,\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ,\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ,\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ,\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ,\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ,\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ,\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ,\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ,\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ,\WB_MemtoReg_Mux|Write_Data_WB[15]~13_combout ,\WB_MemtoReg_Mux|Write_Data_WB[14]~12_combout ,\WB_MemtoReg_Mux|Write_Data_WB[13]~11_combout ,\WB_MemtoReg_Mux|Write_Data_WB[12]~10_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[11]~15_combout ,\WB_MemtoReg_Mux|Write_Data_WB[10]~14_combout ,\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ,\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ,\WB_MemtoReg_Mux|Write_Data_WB[7]~5_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[6]~4_combout ,\WB_MemtoReg_Mux|Write_Data_WB[5]~3_combout ,\WB_MemtoReg_Mux|Write_Data_WB[4]~2_combout ,\WB_MemtoReg_Mux|Write_Data_WB[3]~7_combout ,\WB_MemtoReg_Mux|Write_Data_WB[2]~6_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ,\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout }),
	.portaaddr({\MEM_WB_Pipeline_Stage|Write_Register_WB [4],\MEM_WB_Pipeline_Stage|Write_Register_WB [3],\MEM_WB_Pipeline_Stage|Write_Register_WB [2],\MEM_WB_Pipeline_Stage|Write_Register_WB [1],\MEM_WB_Pipeline_Stage|Write_Register_WB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\IF_Instruction_Memory|Instruction_IF[25]~32_combout ,\IF_Instruction_Memory|Instruction_IF[24]~29_combout ,\IF_Instruction_Memory|Instruction_IF[23]~27_combout ,\IF_Instruction_Memory|Instruction_IF[22]~24_combout ,
\IF_Instruction_Memory|Instruction_IF[21]~23_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "ID_Registers:ID_Registers|altsyncram:Register_File_rtl_0|altsyncram_2oi1:auto_generated|ALTSYNCRAM";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 1024'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000190000000000000000000000000000000000000000000000000000000000000000000000000000002BC0000019000000064000000E00000000E0000000F0000000100000000;
// synopsys translate_on

// Location: M4K_X37_Y28
cycloneii_ram_block \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 (
	.portawe(\ID_Registers|always2~1_combout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(!\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ,\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ,\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ,\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ,\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ,\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ,\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ,\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ,\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ,\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ,\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ,\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ,\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ,\WB_MemtoReg_Mux|Write_Data_WB[15]~13_combout ,\WB_MemtoReg_Mux|Write_Data_WB[14]~12_combout ,\WB_MemtoReg_Mux|Write_Data_WB[13]~11_combout ,\WB_MemtoReg_Mux|Write_Data_WB[12]~10_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[11]~15_combout ,\WB_MemtoReg_Mux|Write_Data_WB[10]~14_combout ,\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ,\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ,\WB_MemtoReg_Mux|Write_Data_WB[7]~5_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[6]~4_combout ,\WB_MemtoReg_Mux|Write_Data_WB[5]~3_combout ,\WB_MemtoReg_Mux|Write_Data_WB[4]~2_combout ,\WB_MemtoReg_Mux|Write_Data_WB[3]~7_combout ,\WB_MemtoReg_Mux|Write_Data_WB[2]~6_combout ,
\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ,\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout }),
	.portaaddr({\MEM_WB_Pipeline_Stage|Write_Register_WB [4],\MEM_WB_Pipeline_Stage|Write_Register_WB [3],\MEM_WB_Pipeline_Stage|Write_Register_WB [2],\MEM_WB_Pipeline_Stage|Write_Register_WB [1],\MEM_WB_Pipeline_Stage|Write_Register_WB [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(32'b00000000000000000000000000000000),
	.portbaddr({\IF_Instruction_Memory|Instruction_IF[20]~38_combout ,\IF_Instruction_Memory|Instruction_IF[19]~35_combout ,\IF_Instruction_Memory|Instruction_IF[18]~37_combout ,\IF_Instruction_Memory|Instruction_IF[17]~33_combout ,
\IF_Instruction_Memory|Instruction_IF[16]~34_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .init_file = "db/MIPS32.ram0_ID_Registers_ada8f4a0.hdl.mif";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .logical_ram_name = "ID_Registers:ID_Registers|altsyncram:Register_File_rtl_1|altsyncram_2oi1:auto_generated|ALTSYNCRAM";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_address_width = 5;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_data_width = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_last_address = 31;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_address_width = 5;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_data_width = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_last_address = 31;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0 .mem_init0 = 1024'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000190000000000000000000000000000000000000000000000000000000000000000000000000000002BC0000019000000064000000E00000000E0000000F0000000100000000;
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N4
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[3]~2 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[3]~2_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3] & ((\IF_ID_Pipeline_Stage|Instruction_ID [1] & (\EX_PC_Add|Branch_Dest_EX[2]~1  & VCC)) # (!\IF_ID_Pipeline_Stage|Instruction_ID [1] & (!\EX_PC_Add|Branch_Dest_EX[2]~1 )))) 
// # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3] & ((\IF_ID_Pipeline_Stage|Instruction_ID [1] & (!\EX_PC_Add|Branch_Dest_EX[2]~1 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [1] & ((\EX_PC_Add|Branch_Dest_EX[2]~1 ) # (GND)))))
// \EX_PC_Add|Branch_Dest_EX[3]~3  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3] & (!\IF_ID_Pipeline_Stage|Instruction_ID [1] & !\EX_PC_Add|Branch_Dest_EX[2]~1 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3] & ((!\EX_PC_Add|Branch_Dest_EX[2]~1 ) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [1]))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [1]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[2]~1 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[3]~2_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[3]~3 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[3]~2 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N6
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[4]~4 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[4]~4_combout  = ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4] $ (\IF_ID_Pipeline_Stage|Instruction_ID [2] $ (!\EX_PC_Add|Branch_Dest_EX[3]~3 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[4]~5  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4] & ((\IF_ID_Pipeline_Stage|Instruction_ID [2]) # (!\EX_PC_Add|Branch_Dest_EX[3]~3 ))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4] & (\IF_ID_Pipeline_Stage|Instruction_ID [2] & 
// !\EX_PC_Add|Branch_Dest_EX[3]~3 )))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[3]~3 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[4]~4_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[4]~5 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[4]~4 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N2
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[2]~0 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[2]~0_combout  = \IF_PC_Reg|PC_IF [2] $ (VCC)
// \IF_PC_Add|PC_Plus_4_IF[2]~1  = CARRY(\IF_PC_Reg|PC_IF [2])

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[2]~1 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[2]~0 .lut_mask = 16'h55AA;
defparam \IF_PC_Add|PC_Plus_4_IF[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N12
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[7]~10 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[7]~10_combout  = (\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Add|PC_Plus_4_IF[6]~9 )) # (!\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Add|PC_Plus_4_IF[6]~9 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[7]~11  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[6]~9 ) # (!\IF_PC_Reg|PC_IF [7]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[6]~9 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[7]~11 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[7]~10 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N16
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[9]~14 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[9]~14_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9] & ((\IF_ID_Pipeline_Stage|Instruction_ID [7] & (\EX_PC_Add|Branch_Dest_EX[8]~13  & VCC)) # (!\IF_ID_Pipeline_Stage|Instruction_ID [7] & (!\EX_PC_Add|Branch_Dest_EX[8]~13 
// )))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9] & ((\IF_ID_Pipeline_Stage|Instruction_ID [7] & (!\EX_PC_Add|Branch_Dest_EX[8]~13 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [7] & ((\EX_PC_Add|Branch_Dest_EX[8]~13 ) # (GND)))))
// \EX_PC_Add|Branch_Dest_EX[9]~15  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9] & (!\IF_ID_Pipeline_Stage|Instruction_ID [7] & !\EX_PC_Add|Branch_Dest_EX[8]~13 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9] & ((!\EX_PC_Add|Branch_Dest_EX[8]~13 ) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [7]))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[8]~13 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[9]~14_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[9]~15 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[9]~14 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N18
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[10]~16 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[10]~16_combout  = ((\IF_ID_Pipeline_Stage|Instruction_ID [10] $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10] $ (!\EX_PC_Add|Branch_Dest_EX[9]~15 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[10]~17  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [10] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10]) # (!\EX_PC_Add|Branch_Dest_EX[9]~15 ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [10] & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID 
// [10] & !\EX_PC_Add|Branch_Dest_EX[9]~15 )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[9]~15 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[10]~16_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[10]~17 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[10]~16 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N22
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[12]~20 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[12]~20_combout  = ((\IF_ID_Pipeline_Stage|Instruction_ID [10] $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12] $ (!\EX_PC_Add|Branch_Dest_EX[11]~19 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[12]~21  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [10] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12]) # (!\EX_PC_Add|Branch_Dest_EX[11]~19 ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [10] & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID 
// [12] & !\EX_PC_Add|Branch_Dest_EX[11]~19 )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[11]~19 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[12]~20_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[12]~21 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[12]~20 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N24
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[13]~22 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[13]~22_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [11] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13] & (\EX_PC_Add|Branch_Dest_EX[12]~21  & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13] & 
// (!\EX_PC_Add|Branch_Dest_EX[12]~21 )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [11] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13] & (!\EX_PC_Add|Branch_Dest_EX[12]~21 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13] & ((\EX_PC_Add|Branch_Dest_EX[12]~21 ) # 
// (GND)))))
// \EX_PC_Add|Branch_Dest_EX[13]~23  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [11] & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13] & !\EX_PC_Add|Branch_Dest_EX[12]~21 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [11] & ((!\EX_PC_Add|Branch_Dest_EX[12]~21 ) # 
// (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [11]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[12]~21 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[13]~22_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[13]~23 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[13]~22 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N26
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[14]~24 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[14]~24_combout  = ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14] $ (\IF_ID_Pipeline_Stage|Instruction_ID [12] $ (!\EX_PC_Add|Branch_Dest_EX[13]~23 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[14]~25  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14] & ((\IF_ID_Pipeline_Stage|Instruction_ID [12]) # (!\EX_PC_Add|Branch_Dest_EX[13]~23 ))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14] & (\IF_ID_Pipeline_Stage|Instruction_ID 
// [12] & !\EX_PC_Add|Branch_Dest_EX[13]~23 )))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[13]~23 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[14]~24_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[14]~25 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[14]~24 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N30
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[16]~28 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[16]~28_combout  = ((\IF_ID_Pipeline_Stage|Instruction_ID [14] $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16] $ (!\EX_PC_Add|Branch_Dest_EX[15]~27 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[16]~29  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [14] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16]) # (!\EX_PC_Add|Branch_Dest_EX[15]~27 ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [14] & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID 
// [16] & !\EX_PC_Add|Branch_Dest_EX[15]~27 )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [14]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[15]~27 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[16]~28_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[16]~29 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[16]~28 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N0
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[16]~9 (
// Equation(s):
// \IF_PC_Reg|PC_IF[16]~9_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[16]~28_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.datab(\EX_PC_Add|Branch_Dest_EX[16]~28_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[16]~9_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[16]~9 .lut_mask = 16'hCCAA;
defparam \IF_PC_Reg|PC_IF[16]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N2
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[18]~32 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[18]~32_combout  = ((\IF_ID_Pipeline_Stage|Instruction_ID [15] $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18] $ (!\EX_PC_Add|Branch_Dest_EX[17]~31 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[18]~33  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18]) # (!\EX_PC_Add|Branch_Dest_EX[17]~31 ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID 
// [18] & !\EX_PC_Add|Branch_Dest_EX[17]~31 )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[17]~31 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[18]~32_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[18]~33 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[18]~32 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N8
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[18]~11 (
// Equation(s):
// \IF_PC_Reg|PC_IF[18]~11_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[18]~32_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.datab(\EX_PC_Add|Branch_Dest_EX[18]~32_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[18]~11_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[18]~11 .lut_mask = 16'hCCAA;
defparam \IF_PC_Reg|PC_IF[18]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N4
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[19]~34 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[19]~34_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (\EX_PC_Add|Branch_Dest_EX[18]~33  & VCC)) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & 
// (!\EX_PC_Add|Branch_Dest_EX[18]~33 )))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (!\EX_PC_Add|Branch_Dest_EX[18]~33 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\EX_PC_Add|Branch_Dest_EX[18]~33 ) 
// # (GND)))))
// \EX_PC_Add|Branch_Dest_EX[19]~35  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19] & (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & !\EX_PC_Add|Branch_Dest_EX[18]~33 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19] & ((!\EX_PC_Add|Branch_Dest_EX[18]~33 ) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [15]))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[18]~33 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[19]~34_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[19]~35 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[19]~34 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N4
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[19]~34 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[19]~34_combout  = (\IF_PC_Reg|PC_IF [19] & (!\IF_PC_Add|PC_Plus_4_IF[18]~33 )) # (!\IF_PC_Reg|PC_IF [19] & ((\IF_PC_Add|PC_Plus_4_IF[18]~33 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[19]~35  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[18]~33 ) # (!\IF_PC_Reg|PC_IF [19]))

	.dataa(\IF_PC_Reg|PC_IF [19]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[18]~33 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[19]~35 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[19]~34 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[19]~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N10
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[19]~12 (
// Equation(s):
// \IF_PC_Reg|PC_IF[19]~12_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[19]~34_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.datab(\EX_PC_Add|Branch_Dest_EX[19]~34_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[19]~12_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[19]~12 .lut_mask = 16'hCCAA;
defparam \IF_PC_Reg|PC_IF[19]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N14
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[24]~44 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[24]~44_combout  = (\IF_PC_Reg|PC_IF [24] & (\IF_PC_Add|PC_Plus_4_IF[23]~43  $ (GND))) # (!\IF_PC_Reg|PC_IF [24] & (!\IF_PC_Add|PC_Plus_4_IF[23]~43  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[24]~45  = CARRY((\IF_PC_Reg|PC_IF [24] & !\IF_PC_Add|PC_Plus_4_IF[23]~43 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [24]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[23]~43 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[24]~45 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[24]~44 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N16
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[25]~46 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[25]~46_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (\EX_PC_Add|Branch_Dest_EX[24]~45  & VCC)) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & 
// (!\EX_PC_Add|Branch_Dest_EX[24]~45 )))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (!\EX_PC_Add|Branch_Dest_EX[24]~45 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\EX_PC_Add|Branch_Dest_EX[24]~45 ) 
// # (GND)))))
// \EX_PC_Add|Branch_Dest_EX[25]~47  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25] & (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & !\EX_PC_Add|Branch_Dest_EX[24]~45 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25] & ((!\EX_PC_Add|Branch_Dest_EX[24]~45 ) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [15]))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[24]~45 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[25]~46_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[25]~47 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[25]~46 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N16
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[25]~46 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[25]~46_combout  = (\IF_PC_Reg|PC_IF [25] & (!\IF_PC_Add|PC_Plus_4_IF[24]~45 )) # (!\IF_PC_Reg|PC_IF [25] & ((\IF_PC_Add|PC_Plus_4_IF[24]~45 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[25]~47  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[24]~45 ) # (!\IF_PC_Reg|PC_IF [25]))

	.dataa(\IF_PC_Reg|PC_IF [25]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[24]~45 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[25]~47 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[25]~46 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[25]~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N6
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[25]~18 (
// Equation(s):
// \IF_PC_Reg|PC_IF[25]~18_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[25]~46_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[25]~46_combout )))

	.dataa(\EX_PC_Add|Branch_Dest_EX[25]~46_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[25]~18_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[25]~18 .lut_mask = 16'hAACC;
defparam \IF_PC_Reg|PC_IF[25]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N18
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[26]~48 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[26]~48_combout  = ((\IF_ID_Pipeline_Stage|Instruction_ID [15] $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26] $ (!\EX_PC_Add|Branch_Dest_EX[25]~47 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[26]~49  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26]) # (!\EX_PC_Add|Branch_Dest_EX[25]~47 ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID 
// [26] & !\EX_PC_Add|Branch_Dest_EX[25]~47 )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[25]~47 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[26]~48_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[26]~49 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[26]~48 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N22
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[28]~52 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[28]~52_combout  = ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28] $ (\IF_ID_Pipeline_Stage|Instruction_ID [15] $ (!\EX_PC_Add|Branch_Dest_EX[27]~51 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[28]~53  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15]) # (!\EX_PC_Add|Branch_Dest_EX[27]~51 ))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28] & (\IF_ID_Pipeline_Stage|Instruction_ID 
// [15] & !\EX_PC_Add|Branch_Dest_EX[27]~51 )))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[27]~51 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[28]~52_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[28]~53 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[28]~52 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N24
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[29]~54 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[29]~54_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (\EX_PC_Add|Branch_Dest_EX[28]~53  & VCC)) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & 
// (!\EX_PC_Add|Branch_Dest_EX[28]~53 )))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (!\EX_PC_Add|Branch_Dest_EX[28]~53 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\EX_PC_Add|Branch_Dest_EX[28]~53 ) 
// # (GND)))))
// \EX_PC_Add|Branch_Dest_EX[29]~55  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29] & (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & !\EX_PC_Add|Branch_Dest_EX[28]~53 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29] & ((!\EX_PC_Add|Branch_Dest_EX[28]~53 ) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [15]))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[28]~53 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[29]~54_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[29]~55 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[29]~54 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N26
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[30]~56 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[30]~56_combout  = ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30] $ (\IF_ID_Pipeline_Stage|Instruction_ID [15] $ (!\EX_PC_Add|Branch_Dest_EX[29]~55 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[30]~57  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15]) # (!\EX_PC_Add|Branch_Dest_EX[29]~55 ))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30] & (\IF_ID_Pipeline_Stage|Instruction_ID 
// [15] & !\EX_PC_Add|Branch_Dest_EX[29]~55 )))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[29]~55 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[30]~56_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[30]~57 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[30]~56 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X46_Y25_N2
cycloneii_mac_out \EX_ALU|Mult0|auto_generated|mac_out2 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT35 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT34 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT33 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT32 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT31 ,
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT30 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT29 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT28 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT27 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT26 ,
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT25 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT24 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT23 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT22 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT21 ,
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT20 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT19 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT18 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT17 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT16 ,
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT15 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT14 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT13 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT12 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT11 ,
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT10 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT9 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT8 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT7 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT6 ,
\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT5 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT4 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT3 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT2 ,\EX_ALU|Mult0|auto_generated|mac_mult1~DATAOUT1 ,
\EX_ALU|Mult0|auto_generated|mac_mult1~dataout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\EX_ALU|Mult0|auto_generated|mac_out2_DATAOUT_bus ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|mac_out2 .dataa_width = 36;
defparam \EX_ALU|Mult0|auto_generated|mac_out2 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N6
cycloneii_lcell_comb \EX_ALU|Add1~6 (
// Equation(s):
// \EX_ALU|Add1~6_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[3]~61_combout  & ((\EX_Forward_A|Mux28~1_combout  & (!\EX_ALU|Add1~5 )) # (!\EX_Forward_A|Mux28~1_combout  & ((\EX_ALU|Add1~5 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~61_combout  & 
// ((\EX_Forward_A|Mux28~1_combout  & (\EX_ALU|Add1~5  & VCC)) # (!\EX_Forward_A|Mux28~1_combout  & (!\EX_ALU|Add1~5 ))))
// \EX_ALU|Add1~7  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[3]~61_combout  & ((!\EX_ALU|Add1~5 ) # (!\EX_Forward_A|Mux28~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~61_combout  & (!\EX_Forward_A|Mux28~1_combout  & !\EX_ALU|Add1~5 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~61_combout ),
	.datab(\EX_Forward_A|Mux28~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~5 ),
	.combout(\EX_ALU|Add1~6_combout ),
	.cout(\EX_ALU|Add1~7 ));
// synopsys translate_off
defparam \EX_ALU|Add1~6 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N6
cycloneii_lcell_comb \EX_ALU|Add0~6 (
// Equation(s):
// \EX_ALU|Add0~6_combout  = (\EX_Forward_A|Mux28~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~61_combout  & (\EX_ALU|Add0~5  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~61_combout  & (!\EX_ALU|Add0~5 )))) # (!\EX_Forward_A|Mux28~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[3]~61_combout  & (!\EX_ALU|Add0~5 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~61_combout  & ((\EX_ALU|Add0~5 ) # (GND)))))
// \EX_ALU|Add0~7  = CARRY((\EX_Forward_A|Mux28~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[3]~61_combout  & !\EX_ALU|Add0~5 )) # (!\EX_Forward_A|Mux28~1_combout  & ((!\EX_ALU|Add0~5 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~61_combout ))))

	.dataa(\EX_Forward_A|Mux28~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[3]~61_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~5 ),
	.combout(\EX_ALU|Add0~6_combout ),
	.cout(\EX_ALU|Add0~7 ));
// synopsys translate_off
defparam \EX_ALU|Add0~6 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N10
cycloneii_lcell_comb \EX_ALU|Add1~10 (
// Equation(s):
// \EX_ALU|Add1~10_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[5]~57_combout  & ((\EX_Forward_A|Mux26~1_combout  & (!\EX_ALU|Add1~9 )) # (!\EX_Forward_A|Mux26~1_combout  & ((\EX_ALU|Add1~9 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~57_combout  & 
// ((\EX_Forward_A|Mux26~1_combout  & (\EX_ALU|Add1~9  & VCC)) # (!\EX_Forward_A|Mux26~1_combout  & (!\EX_ALU|Add1~9 ))))
// \EX_ALU|Add1~11  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[5]~57_combout  & ((!\EX_ALU|Add1~9 ) # (!\EX_Forward_A|Mux26~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~57_combout  & (!\EX_Forward_A|Mux26~1_combout  & !\EX_ALU|Add1~9 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[5]~57_combout ),
	.datab(\EX_Forward_A|Mux26~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~9 ),
	.combout(\EX_ALU|Add1~10_combout ),
	.cout(\EX_ALU|Add1~11 ));
// synopsys translate_off
defparam \EX_ALU|Add1~10 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N10
cycloneii_lcell_comb \EX_ALU|Add0~10 (
// Equation(s):
// \EX_ALU|Add0~10_combout  = (\EX_Forward_A|Mux26~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~57_combout  & (\EX_ALU|Add0~9  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~57_combout  & (!\EX_ALU|Add0~9 )))) # (!\EX_Forward_A|Mux26~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[5]~57_combout  & (!\EX_ALU|Add0~9 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~57_combout  & ((\EX_ALU|Add0~9 ) # (GND)))))
// \EX_ALU|Add0~11  = CARRY((\EX_Forward_A|Mux26~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[5]~57_combout  & !\EX_ALU|Add0~9 )) # (!\EX_Forward_A|Mux26~1_combout  & ((!\EX_ALU|Add0~9 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~57_combout ))))

	.dataa(\EX_Forward_A|Mux26~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[5]~57_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~9 ),
	.combout(\EX_ALU|Add0~10_combout ),
	.cout(\EX_ALU|Add0~11 ));
// synopsys translate_off
defparam \EX_ALU|Add0~10 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N20
cycloneii_lcell_comb \EX_ALU|Add0~20 (
// Equation(s):
// \EX_ALU|Add0~20_combout  = ((\EX_Forward_A|Mux21~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[10]~47_combout  $ (!\EX_ALU|Add0~19 )))) # (GND)
// \EX_ALU|Add0~21  = CARRY((\EX_Forward_A|Mux21~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[10]~47_combout ) # (!\EX_ALU|Add0~19 ))) # (!\EX_Forward_A|Mux21~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[10]~47_combout  & !\EX_ALU|Add0~19 )))

	.dataa(\EX_Forward_A|Mux21~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[10]~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~19 ),
	.combout(\EX_ALU|Add0~20_combout ),
	.cout(\EX_ALU|Add0~21 ));
// synopsys translate_off
defparam \EX_ALU|Add0~20 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N22
cycloneii_lcell_comb \EX_ALU|Add1~22 (
// Equation(s):
// \EX_ALU|Add1~22_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[11]~45_combout  & ((\EX_Forward_A|Mux20~1_combout  & (!\EX_ALU|Add1~21 )) # (!\EX_Forward_A|Mux20~1_combout  & ((\EX_ALU|Add1~21 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~45_combout  & 
// ((\EX_Forward_A|Mux20~1_combout  & (\EX_ALU|Add1~21  & VCC)) # (!\EX_Forward_A|Mux20~1_combout  & (!\EX_ALU|Add1~21 ))))
// \EX_ALU|Add1~23  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[11]~45_combout  & ((!\EX_ALU|Add1~21 ) # (!\EX_Forward_A|Mux20~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~45_combout  & (!\EX_Forward_A|Mux20~1_combout  & !\EX_ALU|Add1~21 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[11]~45_combout ),
	.datab(\EX_Forward_A|Mux20~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~21 ),
	.combout(\EX_ALU|Add1~22_combout ),
	.cout(\EX_ALU|Add1~23 ));
// synopsys translate_off
defparam \EX_ALU|Add1~22 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N30
cycloneii_lcell_comb \EX_ALU|Add1~30 (
// Equation(s):
// \EX_ALU|Add1~30_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  & ((\EX_Forward_A|Mux16~1_combout  & (!\EX_ALU|Add1~29 )) # (!\EX_Forward_A|Mux16~1_combout  & ((\EX_ALU|Add1~29 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  & 
// ((\EX_Forward_A|Mux16~1_combout  & (\EX_ALU|Add1~29  & VCC)) # (!\EX_Forward_A|Mux16~1_combout  & (!\EX_ALU|Add1~29 ))))
// \EX_ALU|Add1~31  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  & ((!\EX_ALU|Add1~29 ) # (!\EX_Forward_A|Mux16~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  & (!\EX_Forward_A|Mux16~1_combout  & !\EX_ALU|Add1~29 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout ),
	.datab(\EX_Forward_A|Mux16~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~29 ),
	.combout(\EX_ALU|Add1~30_combout ),
	.cout(\EX_ALU|Add1~31 ));
// synopsys translate_off
defparam \EX_ALU|Add1~30 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N2
cycloneii_lcell_comb \EX_ALU|Add1~34 (
// Equation(s):
// \EX_ALU|Add1~34_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[17]~33_combout  & ((\EX_Forward_A|Mux14~1_combout  & (!\EX_ALU|Add1~33 )) # (!\EX_Forward_A|Mux14~1_combout  & ((\EX_ALU|Add1~33 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~33_combout  & 
// ((\EX_Forward_A|Mux14~1_combout  & (\EX_ALU|Add1~33  & VCC)) # (!\EX_Forward_A|Mux14~1_combout  & (!\EX_ALU|Add1~33 ))))
// \EX_ALU|Add1~35  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[17]~33_combout  & ((!\EX_ALU|Add1~33 ) # (!\EX_Forward_A|Mux14~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~33_combout  & (!\EX_Forward_A|Mux14~1_combout  & !\EX_ALU|Add1~33 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[17]~33_combout ),
	.datab(\EX_Forward_A|Mux14~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~33 ),
	.combout(\EX_ALU|Add1~34_combout ),
	.cout(\EX_ALU|Add1~35 ));
// synopsys translate_off
defparam \EX_ALU|Add1~34 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: DSPOUT_X46_Y27_N2
cycloneii_mac_out \EX_ALU|Mult0|auto_generated|mac_out4 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT31 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT30 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT29 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT28 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT27 ,
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT26 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT25 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT24 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT23 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT22 ,
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT21 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT20 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT19 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT18 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT17 ,
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT16 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT15 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT14 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT13 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT12 ,
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT11 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT10 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT9 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT8 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT7 ,
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT6 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT5 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT4 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT3 ,\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT2 ,
\EX_ALU|Mult0|auto_generated|mac_mult3~DATAOUT1 ,\EX_ALU|Mult0|auto_generated|mac_mult3~dataout ,\EX_ALU|Mult0|auto_generated|mac_mult3~3 ,\EX_ALU|Mult0|auto_generated|mac_mult3~2 ,\EX_ALU|Mult0|auto_generated|mac_mult3~1 ,
\EX_ALU|Mult0|auto_generated|mac_mult3~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\EX_ALU|Mult0|auto_generated|mac_out4_DATAOUT_bus ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|mac_out4 .dataa_width = 36;
defparam \EX_ALU|Mult0|auto_generated|mac_out4 .output_clock = "none";
// synopsys translate_on

// Location: DSPOUT_X46_Y26_N2
cycloneii_mac_out \EX_ALU|Mult0|auto_generated|mac_out6 (
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT31 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT30 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT29 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT28 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT27 ,
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT26 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT25 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT24 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT23 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT22 ,
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT21 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT20 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT19 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT18 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT17 ,
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT16 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT15 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT14 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT13 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT12 ,
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT11 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT10 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT9 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT8 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT7 ,
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT6 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT5 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT4 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT3 ,\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT2 ,
\EX_ALU|Mult0|auto_generated|mac_mult5~DATAOUT1 ,\EX_ALU|Mult0|auto_generated|mac_mult5~dataout ,\EX_ALU|Mult0|auto_generated|mac_mult5~3 ,\EX_ALU|Mult0|auto_generated|mac_mult5~2 ,\EX_ALU|Mult0|auto_generated|mac_mult5~1 ,
\EX_ALU|Mult0|auto_generated|mac_mult5~0 }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\EX_ALU|Mult0|auto_generated|mac_out6_DATAOUT_bus ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|mac_out6 .dataa_width = 36;
defparam \EX_ALU|Mult0|auto_generated|mac_out6 .output_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N0
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~0 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~0_combout  = (\EX_ALU|Mult0|auto_generated|mac_out6~dataout  & (\EX_ALU|Mult0|auto_generated|mac_out4~dataout  $ (VCC))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~dataout  & (\EX_ALU|Mult0|auto_generated|mac_out4~dataout  
// & VCC))
// \EX_ALU|Mult0|auto_generated|op_2~1  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~dataout  & \EX_ALU|Mult0|auto_generated|mac_out4~dataout ))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out6~dataout ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out4~dataout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~0_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~1 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~0 .lut_mask = 16'h6688;
defparam \EX_ALU|Mult0|auto_generated|op_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N2
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~2 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~2_combout  = (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1  & (\EX_ALU|Mult0|auto_generated|op_2~1  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// (!\EX_ALU|Mult0|auto_generated|op_2~1 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1  & (!\EX_ALU|Mult0|auto_generated|op_2~1 )) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1  & 
// ((\EX_ALU|Mult0|auto_generated|op_2~1 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_2~3  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1  & (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1  & !\EX_ALU|Mult0|auto_generated|op_2~1 )) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1  & 
// ((!\EX_ALU|Mult0|auto_generated|op_2~1 ) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT1 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT1 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~1 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~2_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~3 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~2 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_2~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N8
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~8 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~8_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT4  $ (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT4  $ (!\EX_ALU|Mult0|auto_generated|op_2~7 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_2~9  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT4  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT4 ) # (!\EX_ALU|Mult0|auto_generated|op_2~7 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT4  & 
// (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT4  & !\EX_ALU|Mult0|auto_generated|op_2~7 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT4 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT4 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~7 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~8_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~9 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~8 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_2~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N12
cycloneii_lcell_comb \EX_ALU|Add0~44 (
// Equation(s):
// \EX_ALU|Add0~44_combout  = ((\EX_Forward_A|Mux9~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[22]~23_combout  $ (!\EX_ALU|Add0~43 )))) # (GND)
// \EX_ALU|Add0~45  = CARRY((\EX_Forward_A|Mux9~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[22]~23_combout ) # (!\EX_ALU|Add0~43 ))) # (!\EX_Forward_A|Mux9~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[22]~23_combout  & !\EX_ALU|Add0~43 )))

	.dataa(\EX_Forward_A|Mux9~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[22]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~43 ),
	.combout(\EX_ALU|Add0~44_combout ),
	.cout(\EX_ALU|Add0~45 ));
// synopsys translate_off
defparam \EX_ALU|Add0~44 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N12
cycloneii_lcell_comb \EX_ALU|Add1~44 (
// Equation(s):
// \EX_ALU|Add1~44_combout  = ((\EX_Forward_A|Mux9~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[22]~23_combout  $ (\EX_ALU|Add1~43 )))) # (GND)
// \EX_ALU|Add1~45  = CARRY((\EX_Forward_A|Mux9~1_combout  & ((!\EX_ALU|Add1~43 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[22]~23_combout ))) # (!\EX_Forward_A|Mux9~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[22]~23_combout  & !\EX_ALU|Add1~43 )))

	.dataa(\EX_Forward_A|Mux9~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[22]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~43 ),
	.combout(\EX_ALU|Add1~44_combout ),
	.cout(\EX_ALU|Add1~45 ));
// synopsys translate_off
defparam \EX_ALU|Add1~44 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N10
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~10 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~10_combout  = (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5  & (\EX_ALU|Mult0|auto_generated|op_2~9  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// (!\EX_ALU|Mult0|auto_generated|op_2~9 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5  & (!\EX_ALU|Mult0|auto_generated|op_2~9 )) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5  & 
// ((\EX_ALU|Mult0|auto_generated|op_2~9 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_2~11  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5  & (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5  & !\EX_ALU|Mult0|auto_generated|op_2~9 )) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5  & 
// ((!\EX_ALU|Mult0|auto_generated|op_2~9 ) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT5 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT5 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~9 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~10_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~11 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~10 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_2~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N14
cycloneii_lcell_comb \EX_ALU|Add1~46 (
// Equation(s):
// \EX_ALU|Add1~46_combout  = (\EX_Forward_A|Mux8~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[23]~21_combout  & (!\EX_ALU|Add1~45 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~21_combout  & (\EX_ALU|Add1~45  & VCC)))) # (!\EX_Forward_A|Mux8~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[23]~21_combout  & ((\EX_ALU|Add1~45 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~21_combout  & (!\EX_ALU|Add1~45 ))))
// \EX_ALU|Add1~47  = CARRY((\EX_Forward_A|Mux8~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[23]~21_combout  & !\EX_ALU|Add1~45 )) # (!\EX_Forward_A|Mux8~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[23]~21_combout ) # (!\EX_ALU|Add1~45 ))))

	.dataa(\EX_Forward_A|Mux8~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[23]~21_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~45 ),
	.combout(\EX_ALU|Add1~46_combout ),
	.cout(\EX_ALU|Add1~47 ));
// synopsys translate_off
defparam \EX_ALU|Add1~46 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N12
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~12 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~12_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT6  $ (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT6  $ (!\EX_ALU|Mult0|auto_generated|op_2~11 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_2~13  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT6  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT6 ) # (!\EX_ALU|Mult0|auto_generated|op_2~11 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT6  & 
// (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT6  & !\EX_ALU|Mult0|auto_generated|op_2~11 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT6 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT6 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~11 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~12_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~13 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~12 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_2~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N16
cycloneii_lcell_comb \EX_ALU|Add0~48 (
// Equation(s):
// \EX_ALU|Add0~48_combout  = ((\EX_Forward_A|Mux7~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[24]~19_combout  $ (!\EX_ALU|Add0~47 )))) # (GND)
// \EX_ALU|Add0~49  = CARRY((\EX_Forward_A|Mux7~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[24]~19_combout ) # (!\EX_ALU|Add0~47 ))) # (!\EX_Forward_A|Mux7~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[24]~19_combout  & !\EX_ALU|Add0~47 )))

	.dataa(\EX_Forward_A|Mux7~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[24]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~47 ),
	.combout(\EX_ALU|Add0~48_combout ),
	.cout(\EX_ALU|Add0~49 ));
// synopsys translate_off
defparam \EX_ALU|Add0~48 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N14
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~14 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~14_combout  = (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7  & (\EX_ALU|Mult0|auto_generated|op_2~13  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7  & 
// (!\EX_ALU|Mult0|auto_generated|op_2~13 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7  & (!\EX_ALU|Mult0|auto_generated|op_2~13 )) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7  & 
// ((\EX_ALU|Mult0|auto_generated|op_2~13 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_2~15  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7  & (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7  & !\EX_ALU|Mult0|auto_generated|op_2~13 )) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7  & 
// ((!\EX_ALU|Mult0|auto_generated|op_2~13 ) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT7 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT7 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~13 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~14_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~15 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~14 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_2~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N18
cycloneii_lcell_comb \EX_ALU|Add1~50 (
// Equation(s):
// \EX_ALU|Add1~50_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[25]~17_combout  & ((\EX_Forward_A|Mux6~1_combout  & (!\EX_ALU|Add1~49 )) # (!\EX_Forward_A|Mux6~1_combout  & ((\EX_ALU|Add1~49 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~17_combout  & 
// ((\EX_Forward_A|Mux6~1_combout  & (\EX_ALU|Add1~49  & VCC)) # (!\EX_Forward_A|Mux6~1_combout  & (!\EX_ALU|Add1~49 ))))
// \EX_ALU|Add1~51  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[25]~17_combout  & ((!\EX_ALU|Add1~49 ) # (!\EX_Forward_A|Mux6~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~17_combout  & (!\EX_Forward_A|Mux6~1_combout  & !\EX_ALU|Add1~49 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[25]~17_combout ),
	.datab(\EX_Forward_A|Mux6~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~49 ),
	.combout(\EX_ALU|Add1~50_combout ),
	.cout(\EX_ALU|Add1~51 ));
// synopsys translate_off
defparam \EX_ALU|Add1~50 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N22
cycloneii_lcell_comb \EX_ALU|Add0~54 (
// Equation(s):
// \EX_ALU|Add0~54_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[27]~13_combout  & ((\EX_Forward_A|Mux4~1_combout  & (\EX_ALU|Add0~53  & VCC)) # (!\EX_Forward_A|Mux4~1_combout  & (!\EX_ALU|Add0~53 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~13_combout  & 
// ((\EX_Forward_A|Mux4~1_combout  & (!\EX_ALU|Add0~53 )) # (!\EX_Forward_A|Mux4~1_combout  & ((\EX_ALU|Add0~53 ) # (GND)))))
// \EX_ALU|Add0~55  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[27]~13_combout  & (!\EX_Forward_A|Mux4~1_combout  & !\EX_ALU|Add0~53 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~13_combout  & ((!\EX_ALU|Add0~53 ) # (!\EX_Forward_A|Mux4~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[27]~13_combout ),
	.datab(\EX_Forward_A|Mux4~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~53 ),
	.combout(\EX_ALU|Add0~54_combout ),
	.cout(\EX_ALU|Add0~55 ));
// synopsys translate_off
defparam \EX_ALU|Add0~54 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N22
cycloneii_lcell_comb \EX_ALU|Add1~54 (
// Equation(s):
// \EX_ALU|Add1~54_combout  = (\EX_Forward_A|Mux4~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[27]~13_combout  & (!\EX_ALU|Add1~53 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~13_combout  & (\EX_ALU|Add1~53  & VCC)))) # (!\EX_Forward_A|Mux4~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[27]~13_combout  & ((\EX_ALU|Add1~53 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~13_combout  & (!\EX_ALU|Add1~53 ))))
// \EX_ALU|Add1~55  = CARRY((\EX_Forward_A|Mux4~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[27]~13_combout  & !\EX_ALU|Add1~53 )) # (!\EX_Forward_A|Mux4~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[27]~13_combout ) # (!\EX_ALU|Add1~53 ))))

	.dataa(\EX_Forward_A|Mux4~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[27]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~53 ),
	.combout(\EX_ALU|Add1~54_combout ),
	.cout(\EX_ALU|Add1~55 ));
// synopsys translate_off
defparam \EX_ALU|Add1~54 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N20
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~20 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~20_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT10  $ (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT10  $ (!\EX_ALU|Mult0|auto_generated|op_2~19 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_2~21  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT10  & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT10 ) # (!\EX_ALU|Mult0|auto_generated|op_2~19 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT10  & 
// (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT10  & !\EX_ALU|Mult0|auto_generated|op_2~19 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT10 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT10 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~19 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~20_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~21 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~20 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_2~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N26
cycloneii_lcell_comb \EX_ALU|Add0~58 (
// Equation(s):
// \EX_ALU|Add0~58_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[29]~9_combout  & ((\EX_Forward_A|Mux2~1_combout  & (\EX_ALU|Add0~57  & VCC)) # (!\EX_Forward_A|Mux2~1_combout  & (!\EX_ALU|Add0~57 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~9_combout  & 
// ((\EX_Forward_A|Mux2~1_combout  & (!\EX_ALU|Add0~57 )) # (!\EX_Forward_A|Mux2~1_combout  & ((\EX_ALU|Add0~57 ) # (GND)))))
// \EX_ALU|Add0~59  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[29]~9_combout  & (!\EX_Forward_A|Mux2~1_combout  & !\EX_ALU|Add0~57 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~9_combout  & ((!\EX_ALU|Add0~57 ) # (!\EX_Forward_A|Mux2~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[29]~9_combout ),
	.datab(\EX_Forward_A|Mux2~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~57 ),
	.combout(\EX_ALU|Add0~58_combout ),
	.cout(\EX_ALU|Add0~59 ));
// synopsys translate_off
defparam \EX_ALU|Add0~58 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N26
cycloneii_lcell_comb \EX_ALU|Add1~58 (
// Equation(s):
// \EX_ALU|Add1~58_combout  = (\EX_Forward_A|Mux2~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[29]~9_combout  & (!\EX_ALU|Add1~57 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~9_combout  & (\EX_ALU|Add1~57  & VCC)))) # (!\EX_Forward_A|Mux2~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[29]~9_combout  & ((\EX_ALU|Add1~57 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~9_combout  & (!\EX_ALU|Add1~57 ))))
// \EX_ALU|Add1~59  = CARRY((\EX_Forward_A|Mux2~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[29]~9_combout  & !\EX_ALU|Add1~57 )) # (!\EX_Forward_A|Mux2~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[29]~9_combout ) # (!\EX_ALU|Add1~57 ))))

	.dataa(\EX_Forward_A|Mux2~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[29]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~57 ),
	.combout(\EX_ALU|Add1~58_combout ),
	.cout(\EX_ALU|Add1~59 ));
// synopsys translate_off
defparam \EX_ALU|Add1~58 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N28
cycloneii_lcell_comb \EX_ALU|Add0~60 (
// Equation(s):
// \EX_ALU|Add0~60_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[30]~7_combout  $ (\EX_Forward_A|Mux1~1_combout  $ (!\EX_ALU|Add0~59 )))) # (GND)
// \EX_ALU|Add0~61  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[30]~7_combout  & ((\EX_Forward_A|Mux1~1_combout ) # (!\EX_ALU|Add0~59 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[30]~7_combout  & (\EX_Forward_A|Mux1~1_combout  & !\EX_ALU|Add0~59 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[30]~7_combout ),
	.datab(\EX_Forward_A|Mux1~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~59 ),
	.combout(\EX_ALU|Add0~60_combout ),
	.cout(\EX_ALU|Add0~61 ));
// synopsys translate_off
defparam \EX_ALU|Add0~60 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N28
cycloneii_lcell_comb \EX_ALU|Add1~60 (
// Equation(s):
// \EX_ALU|Add1~60_combout  = ((\EX_Forward_A|Mux1~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[30]~7_combout  $ (\EX_ALU|Add1~59 )))) # (GND)
// \EX_ALU|Add1~61  = CARRY((\EX_Forward_A|Mux1~1_combout  & ((!\EX_ALU|Add1~59 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[30]~7_combout ))) # (!\EX_Forward_A|Mux1~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[30]~7_combout  & !\EX_ALU|Add1~59 )))

	.dataa(\EX_Forward_A|Mux1~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[30]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~59 ),
	.combout(\EX_ALU|Add1~60_combout ),
	.cout(\EX_ALU|Add1~61 ));
// synopsys translate_off
defparam \EX_ALU|Add1~60 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~60 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N30
cycloneii_lcell_comb \EX_ALU|Add1~62 (
// Equation(s):
// \EX_ALU|Add1~62_combout  = \EX_Forward_A|Mux0~1_combout  $ (\EX_ALU|Add1~61  $ (!\EX_ALU_Mux|ALU_Data_2_EX[31]~5_combout ))

	.dataa(vcc),
	.datab(\EX_Forward_A|Mux0~1_combout ),
	.datac(vcc),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[31]~5_combout ),
	.cin(\EX_ALU|Add1~61 ),
	.combout(\EX_ALU|Add1~62_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add1~62 .lut_mask = 16'h3CC3;
defparam \EX_ALU|Add1~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: M4K_X55_Y25
cycloneii_ram_block \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 (
	.portawe(\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM_to_MEM_Forward|Write_Data_MUX_MEM[5]~3_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[4]~2_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[1]~1_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[0]~0_combout }),
	.portaaddr({\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4],
\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\EX_ALU|Mux22~2_combout ,\EX_ALU|Mux23~4_combout ,\EX_ALU|Mux24~2_combout ,\EX_ALU|Mux25~2_combout ,\EX_ALU|Mux26~2_combout ,\EX_ALU|Mux27~2_combout ,\EX_ALU|Mux28~2_combout ,\EX_ALU|Mux29~2_combout ,\EX_ALU|Mux30~2_combout ,\EX_ALU|Mux31~7_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_offset_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .data_interleave_width_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .init_file = "db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .init_file_layout = "port_a";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .logical_ram_name = "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ALTSYNCRAM";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .operation_mode = "dual_port";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_address_width = 10;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_byte_enable_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_data_width = 4;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_first_bit_number = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_last_address = 1023;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_depth = 1024;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_a_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_address_width = 10;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_data_width = 4;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_first_bit_number = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_last_address = 1023;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_depth = 1024;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .port_b_read_enable_write_enable_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .ram_block_type = "M4K";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .safe_write = "err_on_2clk";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000AACFEF097C3B5397B928840378300D3C7B0BBB605763D7584C3CAED3385E2DDF276BDAB60E5A9B32BC43491ED17EA77C131C7F382CAB86456;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0 .mem_init0 = 2048'h315B7C9225FAFAD019711BAD2714599E593182881B999B05C99EB4124BE00E8418C2974C36FFFF894E2CA8A805F9C2CDF134B1DF61CA91A90000000000000000000000000000000000000000000000000000000000000000000000000008AB63B1C77F4D5AA123D37EE98E459DF7768D55390FA856339B042088843AF03922D46D5AFB85E933E60CBA9B3A1D70BF0209C89A4FA0700E6880D782D9BF3F536EA4695D5123047D120B2F6461D7D4B9B417C4984D1861B791B79BD08569E40828CAD06792A464B5CB9070A0A46CDC680000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y24
cycloneii_ram_block \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 (
	.portawe(\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM_to_MEM_Forward|Write_Data_MUX_MEM[7]~5_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[6]~4_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[3]~7_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[2]~6_combout }),
	.portaaddr({\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4],
\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\EX_ALU|Mux22~2_combout ,\EX_ALU|Mux23~4_combout ,\EX_ALU|Mux24~2_combout ,\EX_ALU|Mux25~2_combout ,\EX_ALU|Mux26~2_combout ,\EX_ALU|Mux27~2_combout ,\EX_ALU|Mux28~2_combout ,\EX_ALU|Mux29~2_combout ,\EX_ALU|Mux30~2_combout ,\EX_ALU|Mux31~7_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .data_interleave_offset_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .data_interleave_width_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .init_file = "db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .init_file_layout = "port_a";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .logical_ram_name = "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ALTSYNCRAM";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .operation_mode = "dual_port";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_address_width = 10;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_byte_enable_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_data_width = 4;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_first_bit_number = 2;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_last_address = 1023;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_depth = 1024;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_a_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_b_address_width = 10;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_b_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_b_data_width = 4;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_b_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_b_first_bit_number = 2;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_b_last_address = 1023;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_depth = 1024;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_b_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .port_b_read_enable_write_enable_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .ram_block_type = "M4K";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .safe_write = "err_on_2clk";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .mem_init1 = 2048'h000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000DDF15638A2FF59A43411C5669F48A3A182643BC817ECB369736285052552D061A31127B498680AC6A1AB5B6ABCBD928CA811A4B20753BC347;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2 .mem_init0 = 2048'h8A30587294929A7D893FAD2DD7F1DDA291B05288DA2AD99EA30294C976E886836195036864CF44C0934573B10E2D85A9A1B207B48C39C08F0000000000000000000000000000000000000000000000000000000000000000000000000006451DCC5715D27620C50246FFC38F0828DA00B848AAED689E3F16C96412C4A6668ED437CB909343D16D5A53A52E733E4EFE89B1D813555C93367302C7CD8773B4E216750979BCCB81C1544D13BDA7940783E478A3322FF5D1424C6DC8143AAD8E01CD07CEAE3C07460B0E35438A866CAA0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y24
cycloneii_ram_block \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 (
	.portawe(\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM_to_MEM_Forward|Write_Data_MUX_MEM[13]~11_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[12]~10_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[9]~9_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[8]~8_combout }),
	.portaaddr({\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4],
\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\EX_ALU|Mux22~2_combout ,\EX_ALU|Mux23~4_combout ,\EX_ALU|Mux24~2_combout ,\EX_ALU|Mux25~2_combout ,\EX_ALU|Mux26~2_combout ,\EX_ALU|Mux27~2_combout ,\EX_ALU|Mux28~2_combout ,\EX_ALU|Mux29~2_combout ,\EX_ALU|Mux30~2_combout ,\EX_ALU|Mux31~7_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .data_interleave_offset_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .data_interleave_width_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .init_file = "db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .init_file_layout = "port_a";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .logical_ram_name = "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ALTSYNCRAM";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .operation_mode = "dual_port";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_a_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_a_address_width = 10;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_a_byte_enable_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_a_data_width = 4;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_a_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_a_first_bit_number = 8;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_a_last_address = 1023;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_depth = 1024;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_a_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_a_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_b_address_width = 10;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_b_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_b_data_width = 4;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_b_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_b_first_bit_number = 8;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_b_last_address = 1023;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_depth = 1024;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_b_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .port_b_read_enable_write_enable_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .ram_block_type = "M4K";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .safe_write = "err_on_2clk";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001E1E1F11EE0F1110FFE0F0E10EE0FF0F11F1EF11F10EF101F11E1E1FEF0F010E0E11FEE0EE0FF10E101000E1FFEE10100F1F1E1EFE00FF0E1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8 .mem_init0 = 2048'hE01F10E00111EE010FE1F0000EFF00EFFFFEF0EFF0EE1F110F1FEFE10011F00E1E0E1100000E11EF0E0FF1E01FE1FF0E001F0EE0F1FEEE000000000000000000000000000000000000000000000000000000000000000000000000000000EF01E01F11EE01EEFEFE1110E0EFFF1FF01E0FF0EE01EE11F0F1EEEF1E01FE11F110EFF01F0E100F11FEF111F1EEE01111011FF001E111F0011101F0FFEFFFE1F01F10F0FEEEFFF1F0F1FF11F0FE0E1EEF11F0E1FE0F0E0EFFE1F1010EEEEFF11FE0F10EE01F10110FEE1E011EFE01100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X37_Y25
cycloneii_ram_block \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 (
	.portawe(\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM_to_MEM_Forward|Write_Data_MUX_MEM[15]~13_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[14]~12_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[11]~15_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[10]~14_combout }),
	.portaaddr({\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4],
\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\EX_ALU|Mux22~2_combout ,\EX_ALU|Mux23~4_combout ,\EX_ALU|Mux24~2_combout ,\EX_ALU|Mux25~2_combout ,\EX_ALU|Mux26~2_combout ,\EX_ALU|Mux27~2_combout ,\EX_ALU|Mux28~2_combout ,\EX_ALU|Mux29~2_combout ,\EX_ALU|Mux30~2_combout ,\EX_ALU|Mux31~7_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .data_interleave_offset_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .data_interleave_width_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .init_file = "db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .init_file_layout = "port_a";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .logical_ram_name = "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ALTSYNCRAM";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .operation_mode = "dual_port";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_a_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_a_address_width = 10;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_a_byte_enable_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_a_data_width = 4;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_a_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_a_first_bit_number = 10;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_a_last_address = 1023;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_depth = 1024;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_a_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_a_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_b_address_width = 10;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_b_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_b_data_width = 4;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_b_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_b_first_bit_number = 10;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_b_last_address = 1023;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_depth = 1024;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_b_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .port_b_read_enable_write_enable_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .ram_block_type = "M4K";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .safe_write = "err_on_2clk";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0F0F00FF0F0000FFF0F0F00FF0FF0F00F0FF00F00FF000F00F0F0FFF0F000F0F00FFF0FF0FF00F000000F0FFFF00000F0F0F0FFF00FF0F0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10 .mem_init0 = 2048'hF00F00F00000FF000FF0F0000FFF00FFFFFFF0FFF0FF0F000F0FFFF00000F00F0F0F0000000F00FF0F0FF0F00FF0FF0F000F0FF0F0FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000FF00F00F00FF00FFFFFF0000F0FFFF0FF00F0FF0FF00FF00F0F0FFFF0F00FF00F000FFF00F0F000F00FFF000F0FFF00000000FF000F000F0000000F0FFFFFFF0F00F00F0FFFFFFF0F0F0FF00F0FF0F0FFF00F0F0FF0F0F0FFFF0F0000FFFFFF00FF0F00FF00F00000FFF0F000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y28
cycloneii_ram_block \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 (
	.portawe(\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM_to_MEM_Forward|Write_Data_MUX_MEM[19]~19_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[18]~18_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[17]~17_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[16]~16_combout }),
	.portaaddr({\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4],
\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\EX_ALU|Mux22~2_combout ,\EX_ALU|Mux23~4_combout ,\EX_ALU|Mux24~2_combout ,\EX_ALU|Mux25~2_combout ,\EX_ALU|Mux26~2_combout ,\EX_ALU|Mux27~2_combout ,\EX_ALU|Mux28~2_combout ,\EX_ALU|Mux29~2_combout ,\EX_ALU|Mux30~2_combout ,\EX_ALU|Mux31~7_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .data_interleave_offset_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .data_interleave_width_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .init_file = "db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .init_file_layout = "port_a";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .logical_ram_name = "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ALTSYNCRAM";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .operation_mode = "dual_port";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_a_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_a_address_width = 10;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_a_byte_enable_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_a_data_width = 4;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_a_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_a_first_bit_number = 16;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_a_last_address = 1023;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_depth = 1024;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_a_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_a_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_b_address_width = 10;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_b_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_b_data_width = 4;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_b_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_b_first_bit_number = 16;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_b_last_address = 1023;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_depth = 1024;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_b_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .port_b_read_enable_write_enable_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .ram_block_type = "M4K";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .safe_write = "err_on_2clk";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0F0F00FF0F0000FFF0F0F00FF0FF0F00F0FF00F00FF000F00F0F0FFF0F000F0F00FFF0FF0FF00F000000F0FFFF00000F0F0F0FFF00FF0F0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16 .mem_init0 = 2048'hF00F00F00000FF000FF0F0000FFF00FFFFFFF0FFF0FF0F000F0FFFF00000F00F0F0F0000000F00FF0F0FF0F00FF0FF0F000F0FF0F0FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000FF00F00F00FF00FFFFFF0000F0FFFF0FF00F0FF0FF00FF00F0F0FFFF0F00FF00F000FFF00F0F000F00FFF000F0FFF00000000FF000F000F0000000F0FFFFFFF0F00F00F0FFFFFFF0F0F0FF00F0FF0F0FFF00F0F0FF0F0F0FFFF0F0000FFFFFF00FF0F00FF00F00000FFF0F000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y26
cycloneii_ram_block \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 (
	.portawe(\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM_to_MEM_Forward|Write_Data_MUX_MEM[23]~23_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[22]~22_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[21]~21_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[20]~20_combout }),
	.portaaddr({\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4],
\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\EX_ALU|Mux22~2_combout ,\EX_ALU|Mux23~4_combout ,\EX_ALU|Mux24~2_combout ,\EX_ALU|Mux25~2_combout ,\EX_ALU|Mux26~2_combout ,\EX_ALU|Mux27~2_combout ,\EX_ALU|Mux28~2_combout ,\EX_ALU|Mux29~2_combout ,\EX_ALU|Mux30~2_combout ,\EX_ALU|Mux31~7_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .data_interleave_offset_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .data_interleave_width_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .init_file = "db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .init_file_layout = "port_a";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .logical_ram_name = "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ALTSYNCRAM";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .operation_mode = "dual_port";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_a_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_a_address_width = 10;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_a_byte_enable_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_a_data_width = 4;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_a_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_a_first_bit_number = 20;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_a_last_address = 1023;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_depth = 1024;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_a_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_a_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_b_address_width = 10;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_b_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_b_data_width = 4;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_b_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_b_first_bit_number = 20;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_b_last_address = 1023;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_depth = 1024;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_b_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .port_b_read_enable_write_enable_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .ram_block_type = "M4K";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .safe_write = "err_on_2clk";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0F0F00FF0F0000FFF0F0F00FF0FF0F00F0FF00F00FF000F00F0F0FFF0F000F0F00FFF0FF0FF00F000000F0FFFF00000F0F0F0FFF00FF0F0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20 .mem_init0 = 2048'hF00F00F00000FF000FF0F0000FFF00FFFFFFF0FFF0FF0F000F0FFFF00000F00F0F0F0000000F00FF0F0FF0F00FF0FF0F000F0FF0F0FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000FF00F00F00FF00FFFFFF0000F0FFFF0FF00F0FF0FF00FF00F0F0FFFF0F00FF00F000FFF00F0F000F00FFF000F0FFF00000000FF000F000F0000000F0FFFFFFF0F00F00F0FFFFFFF0F0F0FF00F0FF0F0FFF00F0F0FF0F0F0FFFF0F0000FFFFFF00FF0F00FF00F00000FFF0F000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: M4K_X55_Y27
cycloneii_ram_block \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 (
	.portawe(\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM_to_MEM_Forward|Write_Data_MUX_MEM[31]~31_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[30]~30_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[29]~29_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[28]~28_combout }),
	.portaaddr({\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4],
\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\EX_ALU|Mux22~2_combout ,\EX_ALU|Mux23~4_combout ,\EX_ALU|Mux24~2_combout ,\EX_ALU|Mux25~2_combout ,\EX_ALU|Mux26~2_combout ,\EX_ALU|Mux27~2_combout ,\EX_ALU|Mux28~2_combout ,\EX_ALU|Mux29~2_combout ,\EX_ALU|Mux30~2_combout ,\EX_ALU|Mux31~7_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .data_interleave_offset_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .data_interleave_width_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .init_file = "db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .init_file_layout = "port_a";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .logical_ram_name = "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ALTSYNCRAM";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .operation_mode = "dual_port";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_a_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_a_address_width = 10;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_a_byte_enable_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_a_data_width = 4;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_a_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_a_first_bit_number = 28;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_a_last_address = 1023;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_depth = 1024;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_a_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_a_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_b_address_width = 10;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_b_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_b_data_width = 4;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_b_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_b_first_bit_number = 28;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_b_last_address = 1023;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_depth = 1024;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_b_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .port_b_read_enable_write_enable_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .ram_block_type = "M4K";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .safe_write = "err_on_2clk";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0F0F00FF0F0000FFF0F0F00FF0FF0F00F0FF00F00FF000F00F0F0FFF0F000F0F00FFF0FF0FF00F000000F0FFFF00000F0F0F0FFF00FF0F0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28 .mem_init0 = 2048'hF00F00F00000FF000FF0F0000FFF00FFFFFFF0FFF0FF0F000F0FFFF00000F00F0F0F0000000F00FF0F0FF0F00FF0FF0F000F0FF0F0FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000FF00F00F00FF00FFFFFF0000F0FFFF0FF00F0FF0FF00FF00F0F0FFFF0F00FF00F000FFF00F0F000F00FFF000F0FFF00000000FF000F000F0000000F0FFFFFFF0F00F00F0FFFFFFF0F0F0FF00F0FF0F0FFF00F0F0FF0F0F0FFFF0F0000FFFFFF00FF0F00FF00F00000FFF0F000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N30
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[22]~2 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[22]~2_combout  = (!\IF_PC_Reg|PC_IF [18] & (!\IF_PC_Reg|PC_IF [16] & (!\IF_PC_Reg|PC_IF [17] & !\IF_PC_Reg|PC_IF [19])))

	.dataa(\IF_PC_Reg|PC_IF [18]),
	.datab(\IF_PC_Reg|PC_IF [16]),
	.datac(\IF_PC_Reg|PC_IF [17]),
	.datad(\IF_PC_Reg|PC_IF [19]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[22]~2_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[22]~2 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[22]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N4
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[22]~5 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[22]~5_combout  = (!\IF_PC_Reg|PC_IF [25] & (!\IF_PC_Reg|PC_IF [27] & (!\IF_PC_Reg|PC_IF [26] & !\IF_PC_Reg|PC_IF [24])))

	.dataa(\IF_PC_Reg|PC_IF [25]),
	.datab(\IF_PC_Reg|PC_IF [27]),
	.datac(\IF_PC_Reg|PC_IF [26]),
	.datad(\IF_PC_Reg|PC_IF [24]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[22]~5_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[22]~5 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[22]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y29_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [1]));

// Location: LCFF_X40_Y29_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_WB_Pipeline_Stage|Write_Register_WB [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [7]));

// Location: LCFF_X39_Y29_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[9]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [9]));

// Location: LCFF_X39_Y29_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[25]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [10]));

// Location: LCCOMB_X39_Y29_N10
cycloneii_lcell_comb \ID_Registers|Register_File~2 (
// Equation(s):
// \ID_Registers|Register_File~2_combout  = \ID_Registers|Register_File_rtl_0_bypass [10] $ (\ID_Registers|Register_File_rtl_0_bypass [9])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [10]),
	.datad(\ID_Registers|Register_File_rtl_0_bypass [9]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~2 .lut_mask = 16'h0FF0;
defparam \ID_Registers|Register_File~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N6
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Register_Write_to_Read~2 (
// Equation(s):
// \Hazard_Handling_Unit|ID_Register_Write_to_Read~2_combout  = (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|RegWrite_WB~regout  & (\MEM_WB_Pipeline_Stage|Instruction_WB [15] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [25]))))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [15]),
	.datac(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Register_Write_to_Read~2_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~2 .lut_mask = 16'h4010;
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N10
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Register_Write_to_Read~5 (
// Equation(s):
// \Hazard_Handling_Unit|ID_Register_Write_to_Read~5_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (\IF_ID_Pipeline_Stage|Instruction_ID [22] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [17])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (\IF_ID_Pipeline_Stage|Instruction_ID [22] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [17]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Register_Write_to_Read~5_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~5 .lut_mask = 16'h9009;
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N2
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Register_Write_to_Read~8 (
// Equation(s):
// \Hazard_Handling_Unit|ID_Register_Write_to_Read~8_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [11] & (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\IF_ID_Pipeline_Stage|Instruction_ID [17] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [12])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [11] & (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\IF_ID_Pipeline_Stage|Instruction_ID [17] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [12]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [11]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Register_Write_to_Read~8_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~8 .lut_mask = 16'h9009;
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N6
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Register_Write_to_Read~9 (
// Equation(s):
// \Hazard_Handling_Unit|ID_Register_Write_to_Read~9_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\MEM_WB_Pipeline_Stage|Instruction_WB [14] & (\IF_ID_Pipeline_Stage|Instruction_ID [18] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [13])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [14] & (\IF_ID_Pipeline_Stage|Instruction_ID [18] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [13]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Register_Write_to_Read~9_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~9 .lut_mask = 16'h8241;
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N12
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Register_Write_to_Read~10 (
// Equation(s):
// \Hazard_Handling_Unit|ID_Register_Write_to_Read~10_combout  = (\MEM_WB_Pipeline_Stage|RegWrite_WB~regout  & (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Instruction_WB [15] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [20]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [15]),
	.datab(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Register_Write_to_Read~10_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~10 .lut_mask = 16'h0084;
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N24
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Register_Write_to_Read~11 (
// Equation(s):
// \Hazard_Handling_Unit|ID_Register_Write_to_Read~11_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read~9_combout  & (\Hazard_Handling_Unit|ID_Register_Write_to_Read~8_combout  & \Hazard_Handling_Unit|ID_Register_Write_to_Read~10_combout ))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read~9_combout ),
	.datab(\Hazard_Handling_Unit|ID_Register_Write_to_Read~8_combout ),
	.datac(vcc),
	.datad(\Hazard_Handling_Unit|ID_Register_Write_to_Read~10_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Register_Write_to_Read~11_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~11 .lut_mask = 16'h8800;
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[0]~1 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[0]~1_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (((\ID_Registers|Read_Data_1_ID[0]~0_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & 
// ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout )) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\ID_Registers|Read_Data_1_ID[0]~0_combout )))))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datac(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datad(\ID_Registers|Read_Data_1_ID[0]~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[0]~1 .lut_mask = 16'hEF40;
defparam \ID_Registers|Read_Data_1_ID[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N26
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0])))) # (!\Hazard_Handling_Unit|ForwardC~combout  & (!\ID_Registers|Equal0~1_combout  & 
// ((\ID_Registers|Read_Data_1_ID[0]~1_combout ))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.datac(\ID_Registers|Read_Data_1_ID[0]~1_combout ),
	.datad(\Hazard_Handling_Unit|ForwardC~combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0 .lut_mask = 16'hCC50;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[1]~3 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[1]~3_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (((\ID_Registers|Read_Data_1_ID[1]~2_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & 
// ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout )) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\ID_Registers|Read_Data_1_ID[1]~2_combout )))))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.datac(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datad(\ID_Registers|Read_Data_1_ID[1]~2_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[1]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[1]~3 .lut_mask = 16'hEF40;
defparam \ID_Registers|Read_Data_1_ID[1]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N8
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1])))) # (!\Hazard_Handling_Unit|ForwardC~combout  & (!\ID_Registers|Equal0~1_combout  & 
// ((\ID_Registers|Read_Data_1_ID[1]~3_combout ))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\Hazard_Handling_Unit|ForwardC~combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.datad(\ID_Registers|Read_Data_1_ID[1]~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1 .lut_mask = 16'hD1C0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N17
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [14]));

// Location: LCFF_X38_Y28_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [3]));

// Location: LCFF_X38_Y28_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [5]));

// Location: LCFF_X38_Y28_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_WB_Pipeline_Stage|Write_Register_WB [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [9]));

// Location: LCFF_X39_Y28_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[20]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [10]));

// Location: LCCOMB_X38_Y28_N10
cycloneii_lcell_comb \ID_Registers|Register_File~6 (
// Equation(s):
// \ID_Registers|Register_File~6_combout  = \ID_Registers|Register_File_rtl_1_bypass [9] $ (\ID_Registers|Register_File_rtl_1_bypass [10])

	.dataa(vcc),
	.datab(vcc),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [9]),
	.datad(\ID_Registers|Register_File_rtl_1_bypass [10]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~6 .lut_mask = 16'h0FF0;
defparam \ID_Registers|Register_File~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[1]~1 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[1]~1_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\ID_Registers|Read_Data_2_ID[1]~0_combout ))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read 
// [0] & (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (((\ID_Registers|Read_Data_2_ID[1]~0_combout ))))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datab(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[1]~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[1]~1 .lut_mask = 16'hFD20;
defparam \ID_Registers|Read_Data_2_ID[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N14
cycloneii_lcell_comb \ID_Registers|Equal2~0 (
// Equation(s):
// \ID_Registers|Equal2~0_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & !\IF_ID_Pipeline_Stage|Instruction_ID [17])

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\ID_Registers|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Equal2~0 .lut_mask = 16'h0033;
defparam \ID_Registers|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N30
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0_combout  = (\Hazard_Handling_Unit|ForwardD~combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1])))) # (!\Hazard_Handling_Unit|ForwardD~combout  & (!\ID_Registers|Equal2~1_combout  & 
// ((\ID_Registers|Read_Data_2_ID[1]~1_combout ))))

	.dataa(\ID_Registers|Equal2~1_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.datac(\Hazard_Handling_Unit|ForwardD~combout ),
	.datad(\ID_Registers|Read_Data_2_ID[1]~1_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0 .lut_mask = 16'hC5C0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[0]~3 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[0]~3_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\ID_Registers|Read_Data_2_ID[0]~2_combout ))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read 
// [0] & (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (((\ID_Registers|Read_Data_2_ID[0]~2_combout ))))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datac(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datad(\ID_Registers|Read_Data_2_ID[0]~2_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[0]~3 .lut_mask = 16'hFD08;
defparam \ID_Registers|Read_Data_2_ID[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N16
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1_combout  = (\Hazard_Handling_Unit|ForwardD~combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0])))) # (!\Hazard_Handling_Unit|ForwardD~combout  & (!\ID_Registers|Equal2~1_combout  & 
// ((\ID_Registers|Read_Data_2_ID[0]~3_combout ))))

	.dataa(\ID_Registers|Equal2~1_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.datac(\Hazard_Handling_Unit|ForwardD~combout ),
	.datad(\ID_Registers|Read_Data_2_ID[0]~3_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1 .lut_mask = 16'hC5C0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N10
cycloneii_lcell_comb \MEM_Branch_AND|PCSrc_MEM~0 (
// Equation(s):
// \MEM_Branch_AND|PCSrc_MEM~0_combout  = (\ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1_combout  $ (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0_combout 
// )))) # (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0_combout  & (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1_combout  $ (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_1_MUX_ID[0]~0_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_2_MUX_ID[0]~1_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[1]~1_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_2_MUX_ID[1]~0_combout ),
	.cin(gnd),
	.combout(\MEM_Branch_AND|PCSrc_MEM~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Branch_AND|PCSrc_MEM~0 .lut_mask = 16'h9009;
defparam \MEM_Branch_AND|PCSrc_MEM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y26_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[5]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [21]));

// Location: LCFF_X43_Y27_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [22]));

// Location: LCCOMB_X44_Y26_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[5]~6 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[5]~6_combout  = (\ID_Registers|Register_File_rtl_0_bypass [22] & ((\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [21]))) # (!\ID_Registers|Register_File~3_combout  & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a5 )))) # (!\ID_Registers|Register_File_rtl_0_bypass [22] & (((\ID_Registers|Register_File_rtl_0_bypass [21]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [22]),
	.datab(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [21]),
	.datad(\ID_Registers|Register_File~3_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[5]~6 .lut_mask = 16'hF0D8;
defparam \ID_Registers|Read_Data_1_ID[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[5]~7 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[5]~7_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (((\ID_Registers|Read_Data_1_ID[5]~6_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & 
// ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[5]~3_combout )) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\ID_Registers|Read_Data_1_ID[5]~6_combout )))))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[5]~3_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[5]~6_combout ),
	.datad(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[5]~7 .lut_mask = 16'hE4F0;
defparam \ID_Registers|Read_Data_1_ID[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N16
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~3 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~3_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5])))) # (!\Hazard_Handling_Unit|ForwardC~combout  & (!\ID_Registers|Equal0~1_combout  & 
// ((\ID_Registers|Read_Data_1_ID[5]~7_combout ))))

	.dataa(\Hazard_Handling_Unit|ForwardC~combout ),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.datad(\ID_Registers|Read_Data_1_ID[5]~7_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~3 .lut_mask = 16'hB1A0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N2
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~1 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~1_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~3_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5])) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// ((\ID_Registers|Read_Data_2_ID[5]~7_combout )))))

	.dataa(\ID_Read_data_Mux|Read_Data_1_MUX_ID[5]~3_combout ),
	.datab(\Hazard_Handling_Unit|ForwardD~combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.datad(\ID_Registers|Read_Data_2_ID[5]~7_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~1 .lut_mask = 16'h596A;
defparam \ID_Read_data_Mux|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [24]));

// Location: LCFF_X40_Y24_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[6]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [23]));

// Location: LCFF_X40_Y24_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [24]));

// Location: LCCOMB_X40_Y24_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[6]~8 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[6]~8_combout  = (\ID_Registers|Register_File_rtl_0_bypass [24] & ((\ID_Registers|Register_File~3_combout  & (\ID_Registers|Register_File_rtl_0_bypass [23])) # (!\ID_Registers|Register_File~3_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a6 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [24] & (((\ID_Registers|Register_File_rtl_0_bypass [23]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [24]),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [23]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[6]~8 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y25_N7
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [7]));

// Location: LCFF_X38_Y25_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [16]));

// Location: LCFF_X44_Y27_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [27]));

// Location: LCFF_X43_Y27_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [28]));

// Location: LCCOMB_X44_Y27_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[8]~16 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[8]~16_combout  = (\ID_Registers|Register_File_rtl_0_bypass [28] & ((\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [27]))) # (!\ID_Registers|Register_File~3_combout  & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a8 )))) # (!\ID_Registers|Register_File_rtl_0_bypass [28] & (((\ID_Registers|Register_File_rtl_0_bypass [27]))))

	.dataa(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a8 ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [28]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [27]),
	.datad(\ID_Registers|Register_File~3_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[8]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[8]~16 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_1_ID[8]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[8]~17 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[8]~17_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (\ID_Registers|Read_Data_1_ID[8]~16_combout )) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read 
// [1] & ((\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ))))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (\ID_Registers|Read_Data_1_ID[8]~16_combout ))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datab(\ID_Registers|Read_Data_1_ID[8]~16_combout ),
	.datac(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[8]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[8]~17 .lut_mask = 16'hCEC4;
defparam \ID_Registers|Read_Data_1_ID[8]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N16
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8])))) # (!\Hazard_Handling_Unit|ForwardC~combout  & (!\ID_Registers|Equal0~1_combout  & 
// ((\ID_Registers|Read_Data_1_ID[8]~17_combout ))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.datac(\Hazard_Handling_Unit|ForwardC~combout ),
	.datad(\ID_Registers|Read_Data_1_ID[8]~17_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8 .lut_mask = 16'hC5C0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[9]~19 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[9]~19_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & ((\ID_Registers|Read_Data_1_ID[9]~18_combout ))) # 
// (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (((\ID_Registers|Read_Data_1_ID[9]~18_combout ))))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datac(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datad(\ID_Registers|Read_Data_1_ID[9]~18_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[9]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[9]~19 .lut_mask = 16'hFD08;
defparam \ID_Registers|Read_Data_1_ID[9]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N30
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9])) # (!\Hazard_Handling_Unit|ForwardC~combout  & (((!\ID_Registers|Equal0~1_combout  & 
// \ID_Registers|Read_Data_1_ID[9]~19_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\Hazard_Handling_Unit|ForwardC~combout ),
	.datad(\ID_Registers|Read_Data_1_ID[9]~19_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9 .lut_mask = 16'hA3A0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [29]));

// Location: LCFF_X47_Y26_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [30]));

// Location: LCCOMB_X43_Y26_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[9]~16 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[9]~16_combout  = (\ID_Registers|Register_File_rtl_1_bypass [30] & ((\ID_Registers|Register_File~7_combout  & (\ID_Registers|Register_File_rtl_1_bypass [29])) # (!\ID_Registers|Register_File~7_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a9 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [30] & (((\ID_Registers|Register_File_rtl_1_bypass [29]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [30]),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [29]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a9 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[9]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[9]~16 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[9]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[9]~17 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[9]~17_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (((\ID_Registers|Read_Data_2_ID[9]~16_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & 
// ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & ((\ID_Registers|Read_Data_2_ID[9]~16_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datab(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datac(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datad(\ID_Registers|Read_Data_2_ID[9]~16_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[9]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[9]~17 .lut_mask = 16'hEF20;
defparam \ID_Registers|Read_Data_2_ID[9]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N20
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~2 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~2_combout  = (\Hazard_Handling_Unit|ForwardD~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9])) # (!\Hazard_Handling_Unit|ForwardD~combout  & (((!\ID_Registers|Equal2~1_combout  & 
// \ID_Registers|Read_Data_2_ID[9]~17_combout ))))

	.dataa(\Hazard_Handling_Unit|ForwardD~combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.datac(\ID_Registers|Equal2~1_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[9]~17_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~2 .lut_mask = 16'h8D88;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[8]~19 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[8]~19_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (\ID_Registers|Read_Data_2_ID[8]~18_combout )) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\Hazard_Handling_Unit|ID_Register_Write_to_Read 
// [1] & ((\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (\ID_Registers|Read_Data_2_ID[8]~18_combout ))))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datab(\ID_Registers|Read_Data_2_ID[8]~18_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.datad(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[8]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[8]~19 .lut_mask = 16'hD8CC;
defparam \ID_Registers|Read_Data_2_ID[8]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N8
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~3 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~3_combout  = (\Hazard_Handling_Unit|ForwardD~combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8])))) # (!\Hazard_Handling_Unit|ForwardD~combout  & (!\ID_Registers|Equal2~1_combout  & 
// ((\ID_Registers|Read_Data_2_ID[8]~19_combout ))))

	.dataa(\Hazard_Handling_Unit|ForwardD~combout ),
	.datab(\ID_Registers|Equal2~1_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.datad(\ID_Registers|Read_Data_2_ID[8]~19_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~3 .lut_mask = 16'hB1A0;
defparam \ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N22
cycloneii_lcell_comb \MEM_Branch_AND|PCSrc_MEM~3 (
// Equation(s):
// \MEM_Branch_AND|PCSrc_MEM~3_combout  = (\ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~3_combout  & (\ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~2_combout  $ (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9_combout 
// )))) # (!\ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~3_combout  & (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8_combout  & (\ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~2_combout  $ (!\ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9_combout ))))

	.dataa(\ID_Read_data_Mux|Read_Data_2_MUX_ID[8]~3_combout ),
	.datab(\ID_Read_data_Mux|Read_Data_2_MUX_ID[9]~2_combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[8]~8_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[9]~9_combout ),
	.cin(gnd),
	.combout(\MEM_Branch_AND|PCSrc_MEM~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Branch_AND|PCSrc_MEM~3 .lut_mask = 16'h8421;
defparam \MEM_Branch_AND|PCSrc_MEM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[12]~21 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[12]~21_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & ((\ID_Registers|Read_Data_1_ID[12]~20_combout ))) # 
// (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[12]~10_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (((\ID_Registers|Read_Data_1_ID[12]~20_combout ))))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[12]~10_combout ),
	.datac(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datad(\ID_Registers|Read_Data_1_ID[12]~20_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[12]~21 .lut_mask = 16'hFD08;
defparam \ID_Registers|Read_Data_1_ID[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N0
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~10 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~10_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12])) # (!\Hazard_Handling_Unit|ForwardC~combout  & (((!\ID_Registers|Equal0~1_combout  & 
// \ID_Registers|Read_Data_1_ID[12]~21_combout ))))

	.dataa(\Hazard_Handling_Unit|ForwardC~combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[12]~21_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~10 .lut_mask = 16'h8D88;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N26
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~6 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~6_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~10_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12])) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// ((\ID_Registers|Read_Data_2_ID[12]~21_combout )))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.datab(\Hazard_Handling_Unit|ForwardD~combout ),
	.datac(\ID_Registers|Read_Data_2_ID[12]~21_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[12]~10_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~6 .lut_mask = 16'h47B8;
defparam \ID_Read_data_Mux|Equal0~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y30_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[38] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[38]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [38]));

// Location: LCCOMB_X38_Y30_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[13]~23 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[13]~23_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (\ID_Registers|Read_Data_1_ID[13]~22_combout )) # 
// (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & ((\WB_MemtoReg_Mux|Write_Data_WB[13]~11_combout ))))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (\ID_Registers|Read_Data_1_ID[13]~22_combout ))

	.dataa(\ID_Registers|Read_Data_1_ID[13]~22_combout ),
	.datab(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[13]~11_combout ),
	.datad(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[13]~23 .lut_mask = 16'hAAE2;
defparam \ID_Registers|Read_Data_1_ID[13]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~11 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~11_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13])))) # (!\Hazard_Handling_Unit|ForwardC~combout  & (!\ID_Registers|Equal0~1_combout  & 
// ((\ID_Registers|Read_Data_1_ID[13]~23_combout ))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.datac(\Hazard_Handling_Unit|ForwardC~combout ),
	.datad(\ID_Registers|Read_Data_1_ID[13]~23_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~11 .lut_mask = 16'hC5C0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N28
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~7 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~7_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~11_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13])) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// ((\ID_Registers|Read_Data_2_ID[13]~23_combout )))))

	.dataa(\Hazard_Handling_Unit|ForwardD~combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[13]~11_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[13]~23_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~7 .lut_mask = 16'h2D78;
defparam \ID_Read_data_Mux|Equal0~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y30_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[39] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[14]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [39]));

// Location: LCFF_X41_Y30_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[40] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[40]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [40]));

// Location: LCCOMB_X41_Y30_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[14]~24 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[14]~24_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [39])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [40] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a14 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [40] & (\ID_Registers|Register_File_rtl_0_bypass [39]))))

	.dataa(\ID_Registers|Register_File~3_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [40]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [39]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a14 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[14]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[14]~24 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[14]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[14]~25 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[14]~25_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (((\ID_Registers|Read_Data_1_ID[14]~24_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & 
// ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[14]~12_combout )) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\ID_Registers|Read_Data_1_ID[14]~24_combout )))))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datab(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[14]~12_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[14]~24_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[14]~25 .lut_mask = 16'hFB40;
defparam \ID_Registers|Read_Data_1_ID[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N20
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~12 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~12_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14])) # (!\Hazard_Handling_Unit|ForwardC~combout  & (((!\ID_Registers|Equal0~1_combout  & 
// \ID_Registers|Read_Data_1_ID[14]~25_combout ))))

	.dataa(\Hazard_Handling_Unit|ForwardC~combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[14]~25_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~12 .lut_mask = 16'h8D88;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~8 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~8_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~12_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14])) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// ((\ID_Registers|Read_Data_2_ID[14]~25_combout )))))

	.dataa(\ID_Read_data_Mux|Read_Data_1_MUX_ID[14]~12_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.datac(\Hazard_Handling_Unit|ForwardD~combout ),
	.datad(\ID_Registers|Read_Data_2_ID[14]~25_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~8 .lut_mask = 16'h656A;
defparam \ID_Read_data_Mux|Equal0~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y24_N17
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[42] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[42]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [42]));

// Location: LCCOMB_X39_Y24_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[15]~27 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[15]~27_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (((\ID_Registers|Read_Data_1_ID[15]~26_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & 
// ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[15]~13_combout )) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\ID_Registers|Read_Data_1_ID[15]~26_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[15]~13_combout ),
	.datab(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datac(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datad(\ID_Registers|Read_Data_1_ID[15]~26_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[15]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[15]~27 .lut_mask = 16'hEF20;
defparam \ID_Registers|Read_Data_1_ID[15]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N0
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~13 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~13_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15])))) # (!\Hazard_Handling_Unit|ForwardC~combout  & (!\ID_Registers|Equal0~1_combout  & 
// ((\ID_Registers|Read_Data_1_ID[15]~27_combout ))))

	.dataa(\Hazard_Handling_Unit|ForwardC~combout ),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.datad(\ID_Registers|Read_Data_1_ID[15]~27_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~13 .lut_mask = 16'hB1A0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~9 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~9_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~13_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15])) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// ((\ID_Registers|Read_Data_2_ID[15]~27_combout )))))

	.dataa(\Hazard_Handling_Unit|ForwardD~combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.datac(\ID_Registers|Read_Data_2_ID[15]~27_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[15]~13_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~9 .lut_mask = 16'h27D8;
defparam \ID_Read_data_Mux|Equal0~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N12
cycloneii_lcell_comb \MEM_Branch_AND|PCSrc_MEM~4 (
// Equation(s):
// \MEM_Branch_AND|PCSrc_MEM~4_combout  = (!\ID_Read_data_Mux|Equal0~7_combout  & (!\ID_Read_data_Mux|Equal0~9_combout  & (!\ID_Read_data_Mux|Equal0~6_combout  & !\ID_Read_data_Mux|Equal0~8_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~7_combout ),
	.datab(\ID_Read_data_Mux|Equal0~9_combout ),
	.datac(\ID_Read_data_Mux|Equal0~6_combout ),
	.datad(\ID_Read_data_Mux|Equal0~8_combout ),
	.cin(gnd),
	.combout(\MEM_Branch_AND|PCSrc_MEM~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Branch_AND|PCSrc_MEM~4 .lut_mask = 16'h0001;
defparam \MEM_Branch_AND|PCSrc_MEM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[10]~29 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[10]~29_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (((\ID_Registers|Read_Data_1_ID[10]~28_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & 
// ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[10]~14_combout )) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\ID_Registers|Read_Data_1_ID[10]~28_combout )))))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datab(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[10]~14_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[10]~28_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[10]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[10]~29 .lut_mask = 16'hFB40;
defparam \ID_Registers|Read_Data_1_ID[10]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N8
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~14 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~14_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10])) # (!\Hazard_Handling_Unit|ForwardC~combout  & (((\ID_Registers|Read_Data_1_ID[10]~29_combout  & 
// !\ID_Registers|Equal0~1_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.datab(\ID_Registers|Read_Data_1_ID[10]~29_combout ),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\Hazard_Handling_Unit|ForwardC~combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~14 .lut_mask = 16'hAA0C;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~10 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~10_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~14_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]))) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// (\ID_Registers|Read_Data_2_ID[10]~29_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[10]~29_combout ),
	.datab(\Hazard_Handling_Unit|ForwardD~combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[10]~14_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~10 .lut_mask = 16'h1ED2;
defparam \ID_Read_data_Mux|Equal0~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y27_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[33] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[11]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [33]));

// Location: LCFF_X39_Y27_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[34] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[34]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [34]));

// Location: LCCOMB_X39_Y27_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[11]~30 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[11]~30_combout  = (\ID_Registers|Register_File_rtl_1_bypass [34] & ((\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [33]))) # (!\ID_Registers|Register_File~7_combout  & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a11 )))) # (!\ID_Registers|Register_File_rtl_1_bypass [34] & (((\ID_Registers|Register_File_rtl_1_bypass [33]))))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a11 ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [34]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [33]),
	.datad(\ID_Registers|Register_File~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[11]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[11]~30 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_2_ID[11]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y27_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[34] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[34]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [34]));

// Location: LCCOMB_X39_Y27_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[11]~31 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[11]~31_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (((\ID_Registers|Read_Data_1_ID[11]~30_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & 
// ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[11]~15_combout )) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\ID_Registers|Read_Data_1_ID[11]~30_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[11]~15_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[11]~30_combout ),
	.datac(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datad(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[11]~31 .lut_mask = 16'hCACC;
defparam \ID_Registers|Read_Data_1_ID[11]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N28
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~15 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~15_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11])))) # (!\Hazard_Handling_Unit|ForwardC~combout  & (!\ID_Registers|Equal0~1_combout  & 
// ((\ID_Registers|Read_Data_1_ID[11]~31_combout ))))

	.dataa(\Hazard_Handling_Unit|ForwardC~combout ),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.datad(\ID_Registers|Read_Data_1_ID[11]~31_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~15 .lut_mask = 16'hB1A0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N10
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~11 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~11_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~15_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]))) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// (\ID_Registers|Read_Data_2_ID[11]~31_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[11]~31_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.datac(\Hazard_Handling_Unit|ForwardD~combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[11]~15_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~11 .lut_mask = 16'h35CA;
defparam \ID_Read_data_Mux|Equal0~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N6
cycloneii_lcell_comb \MEM_Branch_AND|PCSrc_MEM~5 (
// Equation(s):
// \MEM_Branch_AND|PCSrc_MEM~5_combout  = (\MEM_Branch_AND|PCSrc_MEM~4_combout  & (!\ID_Read_data_Mux|Equal0~11_combout  & (!\ID_Read_data_Mux|Equal0~10_combout  & \MEM_Branch_AND|PCSrc_MEM~3_combout )))

	.dataa(\MEM_Branch_AND|PCSrc_MEM~4_combout ),
	.datab(\ID_Read_data_Mux|Equal0~11_combout ),
	.datac(\ID_Read_data_Mux|Equal0~10_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~3_combout ),
	.cin(gnd),
	.combout(\MEM_Branch_AND|PCSrc_MEM~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Branch_AND|PCSrc_MEM~5 .lut_mask = 16'h0200;
defparam \MEM_Branch_AND|PCSrc_MEM~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[43] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [43]));

// Location: LCFF_X45_Y28_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[44] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[44]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [44]));

// Location: LCCOMB_X45_Y28_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[16]~32 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[16]~32_combout  = (\ID_Registers|Register_File_rtl_1_bypass [44] & ((\ID_Registers|Register_File~7_combout  & (\ID_Registers|Register_File_rtl_1_bypass [43])) # (!\ID_Registers|Register_File~7_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a16 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [44] & (((\ID_Registers|Register_File_rtl_1_bypass [43]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [44]),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [43]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[16]~32 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y27_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[43] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [43]));

// Location: LCFF_X41_Y27_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[44] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[44]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [44]));

// Location: LCCOMB_X41_Y27_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[16]~32 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[16]~32_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [43])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [44] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a16 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [44] & (\ID_Registers|Register_File_rtl_0_bypass [43]))))

	.dataa(\ID_Registers|Register_File~3_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [44]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [43]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a16 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[16]~32_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[16]~32 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[16]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[16]~33 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[16]~33_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (((\ID_Registers|Read_Data_1_ID[16]~32_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & 
// ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout )) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\ID_Registers|Read_Data_1_ID[16]~32_combout )))))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.datac(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datad(\ID_Registers|Read_Data_1_ID[16]~32_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[16]~33 .lut_mask = 16'hEF40;
defparam \ID_Registers|Read_Data_1_ID[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16])) # (!\Hazard_Handling_Unit|ForwardC~combout  & (((!\ID_Registers|Equal0~1_combout  & 
// \ID_Registers|Read_Data_1_ID[16]~33_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[16]~33_combout ),
	.datad(\Hazard_Handling_Unit|ForwardC~combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16 .lut_mask = 16'hAA30;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N12
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~12 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~12_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16])) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// ((\ID_Registers|Read_Data_2_ID[16]~33_combout )))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.datab(\ID_Registers|Read_Data_2_ID[16]~33_combout ),
	.datac(\Hazard_Handling_Unit|ForwardD~combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[16]~16_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~12 .lut_mask = 16'h53AC;
defparam \ID_Read_data_Mux|Equal0~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y24_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[46] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[46]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [46]));

// Location: LCFF_X44_Y27_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[46] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[46]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [46]));

// Location: LCFF_X41_Y29_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [18]));

// Location: LCFF_X41_Y27_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[48] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[48]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [48]));

// Location: LCFF_X40_Y27_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[51] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [51]));

// Location: LCFF_X40_Y27_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[52] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[52]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [52]));

// Location: LCCOMB_X40_Y27_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[20]~40 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[20]~40_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [51])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [52] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a20 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [52] & (\ID_Registers|Register_File_rtl_0_bypass [51]))))

	.dataa(\ID_Registers|Register_File~3_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [52]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [51]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a20 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[20]~40 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[20]~41 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[20]~41_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & ((\ID_Registers|Read_Data_1_ID[20]~40_combout ))) # 
// (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (((\ID_Registers|Read_Data_1_ID[20]~40_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.datab(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datac(\ID_Registers|Read_Data_1_ID[20]~40_combout ),
	.datad(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[20]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[20]~41 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_1_ID[20]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N28
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20])))) # (!\Hazard_Handling_Unit|ForwardC~combout  & (!\ID_Registers|Equal0~1_combout  & 
// ((\ID_Registers|Read_Data_1_ID[20]~41_combout ))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\Hazard_Handling_Unit|ForwardC~combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.datad(\ID_Registers|Read_Data_1_ID[20]~41_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20 .lut_mask = 16'hD1C0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N10
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~16 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~16_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20])) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// ((\ID_Registers|Read_Data_2_ID[20]~41_combout )))))

	.dataa(\Hazard_Handling_Unit|ForwardD~combout ),
	.datab(\ID_Read_data_Mux|Read_Data_1_MUX_ID[20]~20_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.datad(\ID_Registers|Read_Data_2_ID[20]~41_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~16_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~16 .lut_mask = 16'h396C;
defparam \ID_Read_data_Mux|Equal0~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y27_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[54] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[54]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [54]));

// Location: LCFF_X41_Y27_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[53] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [53]));

// Location: LCFF_X41_Y27_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[54] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[54]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [54]));

// Location: LCCOMB_X41_Y27_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[21]~42 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[21]~42_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [53])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [54] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a21 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [54] & (\ID_Registers|Register_File_rtl_0_bypass [53]))))

	.dataa(\ID_Registers|Register_File~3_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [54]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [53]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[21]~42 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[21]~43 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[21]~43_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (((\ID_Registers|Read_Data_1_ID[21]~42_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & 
// ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout )) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\ID_Registers|Read_Data_1_ID[21]~42_combout )))))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datac(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datad(\ID_Registers|Read_Data_1_ID[21]~42_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[21]~43 .lut_mask = 16'hEF40;
defparam \ID_Registers|Read_Data_1_ID[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N24
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21])))) # (!\Hazard_Handling_Unit|ForwardC~combout  & (!\ID_Registers|Equal0~1_combout  & 
// ((\ID_Registers|Read_Data_1_ID[21]~43_combout ))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\Hazard_Handling_Unit|ForwardC~combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.datad(\ID_Registers|Read_Data_1_ID[21]~43_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21 .lut_mask = 16'hD1C0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N26
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~17 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~17_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21])) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// ((\ID_Registers|Read_Data_2_ID[21]~43_combout )))))

	.dataa(\Hazard_Handling_Unit|ForwardD~combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[21]~21_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[21]~43_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~17 .lut_mask = 16'h2D78;
defparam \ID_Read_data_Mux|Equal0~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y27_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[56] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[56]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [56]));

// Location: LCCOMB_X40_Y25_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[22]~45 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[22]~45_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & ((\ID_Registers|Read_Data_1_ID[22]~44_combout ))) # 
// (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (((\ID_Registers|Read_Data_1_ID[22]~44_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.datab(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datac(\ID_Registers|Read_Data_1_ID[22]~44_combout ),
	.datad(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[22]~45 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_1_ID[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N8
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22])))) # (!\Hazard_Handling_Unit|ForwardC~combout  & (!\ID_Registers|Equal0~1_combout  & 
// ((\ID_Registers|Read_Data_1_ID[22]~45_combout ))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\Hazard_Handling_Unit|ForwardC~combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.datad(\ID_Registers|Read_Data_1_ID[22]~45_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22 .lut_mask = 16'hD1C0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~18 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~18_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22])) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// ((\ID_Registers|Read_Data_2_ID[22]~45_combout )))))

	.dataa(\Hazard_Handling_Unit|ForwardD~combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[22]~22_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[22]~45_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~18 .lut_mask = 16'h2D78;
defparam \ID_Read_data_Mux|Equal0~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[57] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [57]));

// Location: LCFF_X38_Y26_N19
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[58] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[58]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [58]));

// Location: LCCOMB_X38_Y26_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[23]~46 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[23]~46_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [57])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [58] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a23 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [58] & (\ID_Registers|Register_File_rtl_0_bypass [57]))))

	.dataa(\ID_Registers|Register_File~3_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [58]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [57]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[23]~46 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[23]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[23]~47 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[23]~47_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (\ID_Registers|Read_Data_1_ID[23]~46_combout )) # 
// (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & ((\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ))))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (((\ID_Registers|Read_Data_1_ID[23]~46_combout ))))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datab(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datac(\ID_Registers|Read_Data_1_ID[23]~46_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[23]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[23]~47 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[23]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N4
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23])))) # (!\Hazard_Handling_Unit|ForwardC~combout  & (!\ID_Registers|Equal0~1_combout  & 
// ((\ID_Registers|Read_Data_1_ID[23]~47_combout ))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\Hazard_Handling_Unit|ForwardC~combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.datad(\ID_Registers|Read_Data_1_ID[23]~47_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23 .lut_mask = 16'hD1C0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~19 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~19_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23])) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// ((\ID_Registers|Read_Data_2_ID[23]~47_combout )))))

	.dataa(\Hazard_Handling_Unit|ForwardD~combout ),
	.datab(\ID_Read_data_Mux|Read_Data_1_MUX_ID[23]~23_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.datad(\ID_Registers|Read_Data_2_ID[23]~47_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~19 .lut_mask = 16'h396C;
defparam \ID_Read_data_Mux|Equal0~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N16
cycloneii_lcell_comb \MEM_Branch_AND|PCSrc_MEM~7 (
// Equation(s):
// \MEM_Branch_AND|PCSrc_MEM~7_combout  = (!\ID_Read_data_Mux|Equal0~16_combout  & (!\ID_Read_data_Mux|Equal0~17_combout  & (!\ID_Read_data_Mux|Equal0~18_combout  & !\ID_Read_data_Mux|Equal0~19_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~16_combout ),
	.datab(\ID_Read_data_Mux|Equal0~17_combout ),
	.datac(\ID_Read_data_Mux|Equal0~18_combout ),
	.datad(\ID_Read_data_Mux|Equal0~19_combout ),
	.cin(gnd),
	.combout(\MEM_Branch_AND|PCSrc_MEM~7_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Branch_AND|PCSrc_MEM~7 .lut_mask = 16'h0001;
defparam \MEM_Branch_AND|PCSrc_MEM~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[24]~49 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[24]~49_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & ((\ID_Registers|Read_Data_1_ID[24]~48_combout ))) # 
// (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (((\ID_Registers|Read_Data_1_ID[24]~48_combout ))))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datab(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[24]~48_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[24]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[24]~49 .lut_mask = 16'hFD20;
defparam \ID_Registers|Read_Data_1_ID[24]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N28
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24])) # (!\Hazard_Handling_Unit|ForwardC~combout  & (((!\ID_Registers|Equal0~1_combout  & 
// \ID_Registers|Read_Data_1_ID[24]~49_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\Hazard_Handling_Unit|ForwardC~combout ),
	.datad(\ID_Registers|Read_Data_1_ID[24]~49_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24 .lut_mask = 16'hA3A0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N6
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~20 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~20_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24])) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// ((\ID_Registers|Read_Data_2_ID[24]~49_combout )))))

	.dataa(\Hazard_Handling_Unit|ForwardD~combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.datac(\ID_Registers|Read_Data_2_ID[24]~49_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[24]~24_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~20 .lut_mask = 16'h27D8;
defparam \ID_Read_data_Mux|Equal0~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y27_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[64] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[64]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [64]));

// Location: LCFF_X41_Y29_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[65] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [65]));

// Location: LCFF_X41_Y29_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[66] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[66]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [66]));

// Location: LCCOMB_X41_Y29_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[27]~54 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[27]~54_combout  = (\ID_Registers|Register_File_rtl_0_bypass [66] & ((\ID_Registers|Register_File~3_combout  & (\ID_Registers|Register_File_rtl_0_bypass [65])) # (!\ID_Registers|Register_File~3_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a27 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [66] & (((\ID_Registers|Register_File_rtl_0_bypass [65]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [66]),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [65]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a27 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[27]~54 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[27]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[27]~55 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[27]~55_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & ((\ID_Registers|Read_Data_1_ID[27]~54_combout ))) # 
// (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (((\ID_Registers|Read_Data_1_ID[27]~54_combout ))))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datab(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[27]~54_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[27]~55 .lut_mask = 16'hFD20;
defparam \ID_Registers|Read_Data_1_ID[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N28
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27])))) # (!\Hazard_Handling_Unit|ForwardC~combout  & (!\ID_Registers|Equal0~1_combout  & 
// ((\ID_Registers|Read_Data_1_ID[27]~55_combout ))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.datac(\Hazard_Handling_Unit|ForwardC~combout ),
	.datad(\ID_Registers|Read_Data_1_ID[27]~55_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27 .lut_mask = 16'hC5C0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y29_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[69] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [69]));

// Location: LCFF_X40_Y29_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[70] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[70]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [70]));

// Location: LCCOMB_X40_Y29_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[29]~58 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[29]~58_combout  = (\ID_Registers|Register_File_rtl_1_bypass [70] & ((\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [69]))) # (!\ID_Registers|Register_File~7_combout  & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a29 )))) # (!\ID_Registers|Register_File_rtl_1_bypass [70] & (((\ID_Registers|Register_File_rtl_1_bypass [69]))))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a29 ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [70]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [69]),
	.datad(\ID_Registers|Register_File~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[29]~58 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_2_ID[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y29_N17
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[70] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[70]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [70]));

// Location: LCCOMB_X40_Y29_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[29]~59 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[29]~59_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & ((\ID_Registers|Read_Data_1_ID[29]~58_combout ))) # 
// (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (((\ID_Registers|Read_Data_1_ID[29]~58_combout ))))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datab(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[29]~58_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[29]~59 .lut_mask = 16'hFD20;
defparam \ID_Registers|Read_Data_1_ID[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N24
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29])) # (!\Hazard_Handling_Unit|ForwardC~combout  & (((!\ID_Registers|Equal0~1_combout  & 
// \ID_Registers|Read_Data_1_ID[29]~59_combout ))))

	.dataa(\Hazard_Handling_Unit|ForwardC~combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[29]~59_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29 .lut_mask = 16'h8D88;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~25 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~25_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29])) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// ((\ID_Registers|Read_Data_2_ID[29]~59_combout )))))

	.dataa(\Hazard_Handling_Unit|ForwardD~combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[29]~29_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[29]~59_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~25 .lut_mask = 16'h2D78;
defparam \ID_Read_data_Mux|Equal0~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y24_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[72] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[72]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [72]));

// Location: LCCOMB_X41_Y27_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[30]~61 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[30]~61_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & ((\ID_Registers|Read_Data_1_ID[30]~60_combout ))) # 
// (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (((\ID_Registers|Read_Data_1_ID[30]~60_combout ))))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.datac(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datad(\ID_Registers|Read_Data_1_ID[30]~60_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[30]~61 .lut_mask = 16'hFD08;
defparam \ID_Registers|Read_Data_1_ID[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N16
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30])))) # (!\Hazard_Handling_Unit|ForwardC~combout  & (!\ID_Registers|Equal0~1_combout  & 
// ((\ID_Registers|Read_Data_1_ID[30]~61_combout ))))

	.dataa(\Hazard_Handling_Unit|ForwardC~combout ),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.datad(\ID_Registers|Read_Data_1_ID[30]~61_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30 .lut_mask = 16'hB1A0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N21
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [31]));

// Location: LCFF_X40_Y27_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[74] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[74]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [74]));

// Location: LCFF_X41_Y29_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[74] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[74]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [74]));

// Location: LCCOMB_X42_Y30_N20
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Control_NOP~1 (
// Equation(s):
// \Hazard_Handling_Unit|ID_Control_NOP~1_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [12] & (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\ID_EX_Pipeline_Stage|Instruction_EX [11] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [21])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [12] & (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\ID_EX_Pipeline_Stage|Instruction_EX [11] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [21]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Control_NOP~1_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Control_NOP~1 .lut_mask = 16'h9009;
defparam \Hazard_Handling_Unit|ID_Control_NOP~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N8
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Control_NOP~2 (
// Equation(s):
// \Hazard_Handling_Unit|ID_Control_NOP~2_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_EX_Pipeline_Stage|Instruction_EX [13] & (\IF_ID_Pipeline_Stage|Instruction_ID [24] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [14])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (!\ID_EX_Pipeline_Stage|Instruction_EX [13] & (\IF_ID_Pipeline_Stage|Instruction_ID [24] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [14]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [14]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [13]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Control_NOP~2_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Control_NOP~2 .lut_mask = 16'h8241;
defparam \Hazard_Handling_Unit|ID_Control_NOP~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N16
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Control_NOP~3 (
// Equation(s):
// \Hazard_Handling_Unit|ID_Control_NOP~3_combout  = (\Hazard_Handling_Unit|ID_Control_NOP~1_combout  & (\Hazard_Handling_Unit|ID_Control_NOP~2_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [25] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [15]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datab(\Hazard_Handling_Unit|ID_Control_NOP~1_combout ),
	.datac(\Hazard_Handling_Unit|ID_Control_NOP~2_combout ),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Control_NOP~3_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Control_NOP~3 .lut_mask = 16'h8040;
defparam \Hazard_Handling_Unit|ID_Control_NOP~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N6
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Control_NOP~5 (
// Equation(s):
// \Hazard_Handling_Unit|ID_Control_NOP~5_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (\ID_EX_Pipeline_Stage|Instruction_EX [13] & (\ID_EX_Pipeline_Stage|Instruction_EX [14] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (!\ID_EX_Pipeline_Stage|Instruction_EX [13] & (\ID_EX_Pipeline_Stage|Instruction_EX [14] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [14]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [13]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Control_NOP~5_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Control_NOP~5 .lut_mask = 16'h8241;
defparam \Hazard_Handling_Unit|ID_Control_NOP~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N28
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~0 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~0_combout  = (!\IF_PC_Reg|PC_IF [0] & ((\IF_PC_Reg|PC_IF [3] & (!\IF_PC_Reg|PC_IF [2] & !\IF_PC_Reg|PC_IF [7])) # (!\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [2] $ (\IF_PC_Reg|PC_IF [7])))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~0 .lut_mask = 16'h0112;
defparam \IF_Instruction_Memory|Instruction_Memory~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N10
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[31]~11 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[31]~11_combout  = (!\IF_PC_Reg|PC_IF [6] & (!\IF_PC_Reg|PC_IF [5] & (!\IF_PC_Reg|PC_IF [4] & \IF_Instruction_Memory|Instruction_Memory~0_combout )))

	.dataa(\IF_PC_Reg|PC_IF [6]),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_Instruction_Memory|Instruction_Memory~0_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[31]~11_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[31]~11 .lut_mask = 16'h0100;
defparam \IF_Instruction_Memory|Instruction_IF[31]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N12
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~1 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~1_combout  = (!\IF_PC_Reg|PC_IF [5] & (\IF_PC_Reg|PC_IF [7] & (\IF_PC_Reg|PC_IF [3] $ (\IF_PC_Reg|PC_IF [2]))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~1 .lut_mask = 16'h1200;
defparam \IF_Instruction_Memory|Instruction_Memory~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N22
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~2 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~2_combout  = (\IF_PC_Reg|PC_IF [2] & (!\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Reg|PC_IF [5]) # (!\IF_PC_Reg|PC_IF [7])))) # (!\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [3] $ (((\IF_PC_Reg|PC_IF [7])))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~2_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~2 .lut_mask = 16'h455A;
defparam \IF_Instruction_Memory|Instruction_Memory~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N0
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[27]~13 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[27]~13_combout  = (\IF_PC_Reg|PC_IF [4] & (\IF_Instruction_Memory|Instruction_Memory~1_combout  & ((\IF_PC_Reg|PC_IF [6])))) # (!\IF_PC_Reg|PC_IF [4] & (((\IF_Instruction_Memory|Instruction_Memory~2_combout  & 
// !\IF_PC_Reg|PC_IF [6]))))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~1_combout ),
	.datab(\IF_Instruction_Memory|Instruction_Memory~2_combout ),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_PC_Reg|PC_IF [6]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[27]~13_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[27]~13 .lut_mask = 16'hA00C;
defparam \IF_Instruction_Memory|Instruction_IF[27]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N4
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[28]~16 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[28]~16_combout  = (\IF_PC_Reg|PC_IF [5] & (((\IF_PC_Reg|PC_IF [6])))) # (!\IF_PC_Reg|PC_IF [5] & ((\IF_PC_Reg|PC_IF [0] & ((\IF_PC_Reg|PC_IF [6]))) # (!\IF_PC_Reg|PC_IF [0] & (\IF_PC_Reg|PC_IF [2]))))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[28]~16_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[28]~16 .lut_mask = 16'hF0E2;
defparam \IF_Instruction_Memory|Instruction_IF[28]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N30
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[28]~17 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[28]~17_combout  = (\IF_PC_Reg|PC_IF [6] & ((\IF_PC_Reg|PC_IF [3] & (\IF_Instruction_Memory|Instruction_Memory~4_combout )) # (!\IF_PC_Reg|PC_IF [3] & ((!\IF_Instruction_Memory|Instruction_IF[28]~16_combout ))))) # 
// (!\IF_PC_Reg|PC_IF [6] & (((\IF_Instruction_Memory|Instruction_IF[28]~16_combout  & \IF_PC_Reg|PC_IF [3]))))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~4_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[28]~16_combout ),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[28]~17_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[28]~17 .lut_mask = 16'hAC30;
defparam \IF_Instruction_Memory|Instruction_IF[28]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N20
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[28]~18 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[28]~18_combout  = (\IF_PC_Reg|PC_IF [4] & (\IF_Instruction_Memory|Instruction_IF[28]~17_combout  & \IF_PC_Reg|PC_IF [7]))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_Instruction_Memory|Instruction_IF[28]~17_combout ),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[28]~18_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[28]~18 .lut_mask = 16'h8800;
defparam \IF_Instruction_Memory|Instruction_IF[28]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N28
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[20]~21 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[20]~21_combout  = (\IF_PC_Reg|PC_IF [6] & (!\IF_PC_Reg|PC_IF [2] & (!\IF_PC_Reg|PC_IF [4] & \IF_PC_Reg|PC_IF [7])))

	.dataa(\IF_PC_Reg|PC_IF [6]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[20]~21_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[20]~21 .lut_mask = 16'h0200;
defparam \IF_Instruction_Memory|Instruction_IF[20]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N26
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~5 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~5_combout  = (\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [4])) # (!\IF_PC_Reg|PC_IF [2] & ((\IF_PC_Reg|PC_IF [7]))))) # (!\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Reg|PC_IF [7] & ((!\IF_PC_Reg|PC_IF 
// [4]))) # (!\IF_PC_Reg|PC_IF [7] & (\IF_PC_Reg|PC_IF [2]))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~5_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~5 .lut_mask = 16'hA7C4;
defparam \IF_Instruction_Memory|Instruction_Memory~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N24
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[21]~22 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[21]~22_combout  = (\IF_Instruction_Memory|Instruction_IF[20]~21_combout ) # ((\IF_Instruction_Memory|Instruction_Memory~5_combout  & !\IF_PC_Reg|PC_IF [6]))

	.dataa(vcc),
	.datab(\IF_Instruction_Memory|Instruction_Memory~5_combout ),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_Instruction_Memory|Instruction_IF[20]~21_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[21]~22_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[21]~22 .lut_mask = 16'hFF0C;
defparam \IF_Instruction_Memory|Instruction_IF[21]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N28
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~6 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~6_combout  = (!\IF_PC_Reg|PC_IF [3] & !\IF_PC_Reg|PC_IF [4])

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~6_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~6 .lut_mask = 16'h0055;
defparam \IF_Instruction_Memory|Instruction_Memory~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N22
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~7 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~7_combout  = (!\IF_PC_Reg|PC_IF [6] & !\IF_PC_Reg|PC_IF [5])

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [5]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~7_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~7 .lut_mask = 16'h0033;
defparam \IF_Instruction_Memory|Instruction_Memory~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N30
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~8 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~8_combout  = (\IF_PC_Reg|PC_IF [4] & (\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [2] $ (!\IF_PC_Reg|PC_IF [7])))) # (!\IF_PC_Reg|PC_IF [4] & (\IF_PC_Reg|PC_IF [3] $ (((!\IF_PC_Reg|PC_IF [2] & \IF_PC_Reg|PC_IF 
// [7])))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~8_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~8 .lut_mask = 16'h829A;
defparam \IF_Instruction_Memory|Instruction_Memory~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~9 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~9_combout  = (\IF_PC_Reg|PC_IF [5] & (!\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Reg|PC_IF [6] & !\IF_PC_Reg|PC_IF [2]))) # (!\IF_PC_Reg|PC_IF [5] & (\IF_PC_Reg|PC_IF [7] & (\IF_PC_Reg|PC_IF [6] & \IF_PC_Reg|PC_IF [2])))

	.dataa(\IF_PC_Reg|PC_IF [5]),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [2]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~9_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~9 .lut_mask = 16'h4002;
defparam \IF_Instruction_Memory|Instruction_Memory~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N10
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~10 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~10_combout  = (\IF_Instruction_Memory|Instruction_Memory~7_combout  & ((\IF_Instruction_Memory|Instruction_Memory~8_combout ) # ((\IF_Instruction_Memory|Instruction_Memory~6_combout  & 
// \IF_Instruction_Memory|Instruction_Memory~9_combout )))) # (!\IF_Instruction_Memory|Instruction_Memory~7_combout  & (\IF_Instruction_Memory|Instruction_Memory~6_combout  & (\IF_Instruction_Memory|Instruction_Memory~9_combout )))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~7_combout ),
	.datab(\IF_Instruction_Memory|Instruction_Memory~6_combout ),
	.datac(\IF_Instruction_Memory|Instruction_Memory~9_combout ),
	.datad(\IF_Instruction_Memory|Instruction_Memory~8_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~10_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~10 .lut_mask = 16'hEAC0;
defparam \IF_Instruction_Memory|Instruction_Memory~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N20
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~13 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~13_combout  = (!\IF_PC_Reg|PC_IF [2] & (!\IF_PC_Reg|PC_IF [0] & (\IF_PC_Reg|PC_IF [4] $ (\IF_PC_Reg|PC_IF [3]))))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~13_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~13 .lut_mask = 16'h0110;
defparam \IF_Instruction_Memory|Instruction_Memory~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N30
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[25]~31 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[25]~31_combout  = (\IF_Instruction_Memory|Instruction_Memory~13_combout  & !\IF_PC_Reg|PC_IF [5])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IF_Instruction_Memory|Instruction_Memory~13_combout ),
	.datad(\IF_PC_Reg|PC_IF [5]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[25]~31_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[25]~31 .lut_mask = 16'h00F0;
defparam \IF_Instruction_Memory|Instruction_IF[25]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N24
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~14 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~14_combout  = (\IF_PC_Reg|PC_IF [7] & (\IF_PC_Reg|PC_IF [6] & (\IF_PC_Reg|PC_IF [4] & !\IF_PC_Reg|PC_IF [5]))) # (!\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Reg|PC_IF [6] & (!\IF_PC_Reg|PC_IF [4] & \IF_PC_Reg|PC_IF [5])))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_PC_Reg|PC_IF [5]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~14_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~14 .lut_mask = 16'h0180;
defparam \IF_Instruction_Memory|Instruction_Memory~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N10
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~15 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~15_combout  = (!\IF_PC_Reg|PC_IF [2] & !\IF_PC_Reg|PC_IF [3])

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~15_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~15 .lut_mask = 16'h0033;
defparam \IF_Instruction_Memory|Instruction_Memory~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N20
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~16 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~16_combout  = (\IF_PC_Reg|PC_IF [2] & ((\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Reg|PC_IF [4]) # (!\IF_PC_Reg|PC_IF [3]))) # (!\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Reg|PC_IF [3]) # (!\IF_PC_Reg|PC_IF [4]))))) # 
// (!\IF_PC_Reg|PC_IF [2] & (((\IF_PC_Reg|PC_IF [3]))))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~16_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~16 .lut_mask = 16'hF78C;
defparam \IF_Instruction_Memory|Instruction_Memory~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N26
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~17 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~17_combout  = (\IF_Instruction_Memory|Instruction_Memory~15_combout  & ((\IF_Instruction_Memory|Instruction_Memory~14_combout ) # ((\IF_Instruction_Memory|Instruction_Memory~16_combout  & 
// \IF_Instruction_Memory|Instruction_Memory~7_combout )))) # (!\IF_Instruction_Memory|Instruction_Memory~15_combout  & (((\IF_Instruction_Memory|Instruction_Memory~16_combout  & \IF_Instruction_Memory|Instruction_Memory~7_combout ))))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~15_combout ),
	.datab(\IF_Instruction_Memory|Instruction_Memory~14_combout ),
	.datac(\IF_Instruction_Memory|Instruction_Memory~16_combout ),
	.datad(\IF_Instruction_Memory|Instruction_Memory~7_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~17_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~17 .lut_mask = 16'hF888;
defparam \IF_Instruction_Memory|Instruction_Memory~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N8
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~19 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~19_combout  = (\IF_PC_Reg|PC_IF [6] & (\IF_PC_Reg|PC_IF [2] & \IF_PC_Reg|PC_IF [7]))

	.dataa(\IF_PC_Reg|PC_IF [6]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(vcc),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~19_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~19 .lut_mask = 16'h8080;
defparam \IF_Instruction_Memory|Instruction_Memory~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N22
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~20 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~20_combout  = (\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [2] $ (\IF_PC_Reg|PC_IF [4]))) # (!\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Reg|PC_IF [2]) # (!\IF_PC_Reg|PC_IF [4]))))) # (!\IF_PC_Reg|PC_IF 
// [7] & (((\IF_PC_Reg|PC_IF [4]))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~20_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~20 .lut_mask = 16'h6FD0;
defparam \IF_Instruction_Memory|Instruction_Memory~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N20
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[18]~36 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[18]~36_combout  = (\IF_PC_Reg|PC_IF [6] & (\IF_Instruction_Memory|Instruction_Memory~6_combout  & (\IF_Instruction_Memory|Instruction_Memory~19_combout ))) # (!\IF_PC_Reg|PC_IF [6] & 
// ((\IF_Instruction_Memory|Instruction_Memory~20_combout ) # ((\IF_Instruction_Memory|Instruction_Memory~6_combout  & \IF_Instruction_Memory|Instruction_Memory~19_combout ))))

	.dataa(\IF_PC_Reg|PC_IF [6]),
	.datab(\IF_Instruction_Memory|Instruction_Memory~6_combout ),
	.datac(\IF_Instruction_Memory|Instruction_Memory~19_combout ),
	.datad(\IF_Instruction_Memory|Instruction_Memory~20_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[18]~36 .lut_mask = 16'hD5C0;
defparam \IF_Instruction_Memory|Instruction_IF[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y28_N13
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7]));

// Location: LCFF_X35_Y28_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [4]));

// Location: LCFF_X35_Y28_N5
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [3]));

// Location: LCFF_X35_Y28_N3
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2]));

// Location: LCFF_X35_Y28_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [9]));

// Location: LCFF_X35_Y28_N27
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [14]));

// Location: LCFF_X35_Y27_N5
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[19]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [19]));

// Location: LCFF_X35_Y27_N15
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24]));

// Location: LCFF_X35_Y27_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[25]~46_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [25]));

// Location: LCFF_X35_Y27_N21
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27]));

// Location: LCFF_X35_Y26_N11
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [0]));

// Location: LCCOMB_X43_Y28_N20
cycloneii_lcell_comb \EX_Forward_A|Mux31~0 (
// Equation(s):
// \EX_Forward_A|Mux31~0_combout  = (\Hazard_Handling_Unit|Equal3~2_combout  & ((\Hazard_Handling_Unit|ForwardC~1_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]))) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout )))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ))

	.dataa(\Hazard_Handling_Unit|Equal3~2_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.datad(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux31~0 .lut_mask = 16'hE4CC;
defparam \EX_Forward_A|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N16
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardA_EX[1] (
// Equation(s):
// \Hazard_Handling_Unit|ForwardA_EX [1] = (\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout  & (\Hazard_Handling_Unit|Equal3~2_combout  & ((\EX_MEM_Pipeline_Stage|Instruction_MEM [15]) # (\Hazard_Handling_Unit|ForwardC~0_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.datab(\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ),
	.datac(\Hazard_Handling_Unit|ForwardC~0_combout ),
	.datad(\Hazard_Handling_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardA_EX [1]),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardA_EX[1] .lut_mask = 16'hC800;
defparam \Hazard_Handling_Unit|ForwardA_EX[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N6
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardB_EX~2 (
// Equation(s):
// \Hazard_Handling_Unit|ForwardB_EX~2_combout  = (\ID_EX_Pipeline_Stage|RegWrite_EX~regout  & ((\ID_EX_Pipeline_Stage|Instruction_EX [20] & (\MEM_WB_Pipeline_Stage|Instruction_WB [20])) # (!\ID_EX_Pipeline_Stage|Instruction_EX [20] & 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [20] & !\Hazard_Handling_Unit|Equal2~0_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.datab(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [20]),
	.datad(\Hazard_Handling_Unit|Equal2~0_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardB_EX~2_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardB_EX~2 .lut_mask = 16'h8084;
defparam \Hazard_Handling_Unit|ForwardB_EX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N4
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardB_EX~4 (
// Equation(s):
// \Hazard_Handling_Unit|ForwardB_EX~4_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [16] & (\MEM_WB_Pipeline_Stage|Instruction_WB [11] & (\MEM_WB_Pipeline_Stage|Instruction_WB [12] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [17])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [16] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [11] & (\MEM_WB_Pipeline_Stage|Instruction_WB [12] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [17]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [11]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardB_EX~4_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardB_EX~4 .lut_mask = 16'h9009;
defparam \Hazard_Handling_Unit|ForwardB_EX~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N30
cycloneii_lcell_comb \Hazard_Handling_Unit|Equal6~1 (
// Equation(s):
// \Hazard_Handling_Unit|Equal6~1_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [18] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [13] & (\ID_EX_Pipeline_Stage|Instruction_EX [19] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [14])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [18] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [13] & (\ID_EX_Pipeline_Stage|Instruction_EX [19] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [14]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|Equal6~1_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|Equal6~1 .lut_mask = 16'h8421;
defparam \Hazard_Handling_Unit|Equal6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|ALUSrc_EX (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Control|ALUSrc_ID~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ));

// Location: LCCOMB_X47_Y28_N30
cycloneii_lcell_comb \EX_Forward_A|Mux0~0 (
// Equation(s):
// \EX_Forward_A|Mux0~0_combout  = (\Hazard_Handling_Unit|ForwardC~1_combout  & ((\Hazard_Handling_Unit|Equal3~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31])) # (!\Hazard_Handling_Unit|Equal3~2_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ))))) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.datab(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.datac(\Hazard_Handling_Unit|Equal3~2_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux0~0 .lut_mask = 16'hBF80;
defparam \EX_Forward_A|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[27]~69_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]));

// Location: LCCOMB_X43_Y27_N12
cycloneii_lcell_comb \EX_Forward_A|Mux5~0 (
// Equation(s):
// \EX_Forward_A|Mux5~0_combout  = (\Hazard_Handling_Unit|ForwardC~1_combout  & ((\Hazard_Handling_Unit|Equal3~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout )))) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.datac(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.datad(\Hazard_Handling_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux5~0 .lut_mask = 16'hCAAA;
defparam \EX_Forward_A|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[25]~71_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]));

// Location: LCCOMB_X42_Y26_N10
cycloneii_lcell_comb \EX_Forward_A|Mux7~0 (
// Equation(s):
// \EX_Forward_A|Mux7~0_combout  = (\Hazard_Handling_Unit|ForwardC~1_combout  & ((\Hazard_Handling_Unit|Equal3~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24])) # (!\Hazard_Handling_Unit|Equal3~2_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ))))) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.datab(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.datad(\Hazard_Handling_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux7~0 .lut_mask = 16'hB8F0;
defparam \EX_Forward_A|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y27_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[21]~75_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]));

// Location: LCFF_X42_Y27_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[20]~76_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]));

// Location: LCFF_X42_Y25_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[16]~80_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [16]));

// Location: LCCOMB_X45_Y26_N6
cycloneii_lcell_comb \EX_Forward_A|Mux16~0 (
// Equation(s):
// \EX_Forward_A|Mux16~0_combout  = (\Hazard_Handling_Unit|Equal3~2_combout  & ((\Hazard_Handling_Unit|ForwardC~1_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15])) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[15]~13_combout ))))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[15]~13_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[15]~13_combout ),
	.datac(\Hazard_Handling_Unit|Equal3~2_combout ),
	.datad(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux16~0 .lut_mask = 16'hACCC;
defparam \EX_Forward_A|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[14]~82_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]));

// Location: LCCOMB_X47_Y26_N10
cycloneii_lcell_comb \EX_Forward_A|Mux22~0 (
// Equation(s):
// \EX_Forward_A|Mux22~0_combout  = (\Hazard_Handling_Unit|Equal3~2_combout  & ((\Hazard_Handling_Unit|ForwardC~1_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9])) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ))))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datac(\Hazard_Handling_Unit|Equal3~2_combout ),
	.datad(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux22~0 .lut_mask = 16'hACCC;
defparam \EX_Forward_A|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[8]~88_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]));

// Location: LCFF_X42_Y25_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[7]~89_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]));

// Location: LCFF_X42_Y25_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[6]~90_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]));

// Location: LCFF_X44_Y26_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[5]~91_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]));

// Location: LCFF_X45_Y29_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[3]~93_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]));

// Location: LCFF_X42_Y25_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[2]~94_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]));

// Location: LCCOMB_X47_Y28_N10
cycloneii_lcell_comb \EX_ALU|Mux31~4 (
// Equation(s):
// \EX_ALU|Mux31~4_combout  = (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0] & (\EX_ALU_Control|ALU_Control_EX[3]~0_combout  & \EX_ALU|Mult0|auto_generated|w569w [0])))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]),
	.datac(\EX_ALU_Control|ALU_Control_EX[3]~0_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|w569w [0]),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~4 .lut_mask = 16'h4000;
defparam \EX_ALU|Mux31~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N6
cycloneii_lcell_comb \EX_ALU|Mux31~5 (
// Equation(s):
// \EX_ALU|Mux31~5_combout  = (!\EX_ALU_Control|Mux1~1_combout  & (((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0] & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])) # (!\EX_ALU_Control|ALU_Control_EX[3]~0_combout )))

	.dataa(\EX_ALU_Control|Mux1~1_combout ),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datad(\EX_ALU_Control|ALU_Control_EX[3]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~5 .lut_mask = 16'h0155;
defparam \EX_ALU|Mux31~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N18
cycloneii_lcell_comb \EX_ALU|Mux26~0 (
// Equation(s):
// \EX_ALU|Mux26~0_combout  = (\EX_ALU|Mux23~1_combout  & (\EX_ALU|Mux23~0_combout  & (\EX_ALU|Add1~10_combout ))) # (!\EX_ALU|Mux23~1_combout  & (((\EX_ALU|Add0~10_combout )) # (!\EX_ALU|Mux23~0_combout )))

	.dataa(\EX_ALU|Mux23~1_combout ),
	.datab(\EX_ALU|Mux23~0_combout ),
	.datac(\EX_ALU|Add1~10_combout ),
	.datad(\EX_ALU|Add0~10_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux26~0 .lut_mask = 16'hD591;
defparam \EX_ALU|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N20
cycloneii_lcell_comb \EX_ALU|Mux26~1 (
// Equation(s):
// \EX_ALU|Mux26~1_combout  = (\EX_ALU|Mux31~0_combout  & ((\EX_Forward_A|Mux26~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~57_combout ) # (!\EX_ALU|Mux26~0_combout ))) # (!\EX_Forward_A|Mux26~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[5]~57_combout  & 
// !\EX_ALU|Mux26~0_combout )))) # (!\EX_ALU|Mux31~0_combout  & (((\EX_ALU|Mux26~0_combout ))))

	.dataa(\EX_ALU|Mux31~0_combout ),
	.datab(\EX_Forward_A|Mux26~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[5]~57_combout ),
	.datad(\EX_ALU|Mux26~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux26~1 .lut_mask = 16'hD5A8;
defparam \EX_ALU|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N2
cycloneii_lcell_comb \EX_ALU|Mux28~0 (
// Equation(s):
// \EX_ALU|Mux28~0_combout  = (\EX_ALU|Mux23~1_combout  & (\EX_ALU|Mux23~0_combout  & ((\EX_ALU|Add1~6_combout )))) # (!\EX_ALU|Mux23~1_combout  & (((\EX_ALU|Add0~6_combout )) # (!\EX_ALU|Mux23~0_combout )))

	.dataa(\EX_ALU|Mux23~1_combout ),
	.datab(\EX_ALU|Mux23~0_combout ),
	.datac(\EX_ALU|Add0~6_combout ),
	.datad(\EX_ALU|Add1~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux28~0 .lut_mask = 16'hD951;
defparam \EX_ALU|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N16
cycloneii_lcell_comb \EX_ALU|Mux28~1 (
// Equation(s):
// \EX_ALU|Mux28~1_combout  = (\EX_ALU|Mux31~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~61_combout  & ((\EX_Forward_A|Mux28~1_combout ) # (!\EX_ALU|Mux28~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~61_combout  & (\EX_Forward_A|Mux28~1_combout  & 
// !\EX_ALU|Mux28~0_combout )))) # (!\EX_ALU|Mux31~0_combout  & (((\EX_ALU|Mux28~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~61_combout ),
	.datab(\EX_Forward_A|Mux28~1_combout ),
	.datac(\EX_ALU|Mux31~0_combout ),
	.datad(\EX_ALU|Mux28~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux28~1 .lut_mask = 16'h8FE0;
defparam \EX_ALU|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N6
cycloneii_lcell_comb \EX_ALU|Mux19~0 (
// Equation(s):
// \EX_ALU|Mux19~0_combout  = (\EX_ALU|Mux23~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[12]~43_combout ) # (\EX_Forward_A|Mux19~1_combout )) # (!\EX_ALU|Mux31~0_combout ))) # (!\EX_ALU|Mux23~1_combout  & (\EX_ALU|Mux31~0_combout  & 
// (\EX_ALU_Mux|ALU_Data_2_EX[12]~43_combout  & \EX_Forward_A|Mux19~1_combout )))

	.dataa(\EX_ALU|Mux23~1_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[12]~43_combout ),
	.datad(\EX_Forward_A|Mux19~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux19~0 .lut_mask = 16'hEAA2;
defparam \EX_ALU|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N12
cycloneii_lcell_comb \EX_ALU|Mux18~0 (
// Equation(s):
// \EX_ALU|Mux18~0_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux18~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]))

	.dataa(\EX_Forward_A|Mux24~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]),
	.datac(vcc),
	.datad(\EX_Forward_A|Mux18~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux18~0 .lut_mask = 16'hEE44;
defparam \EX_ALU|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N10
cycloneii_lcell_comb \EX_ALU|Mux18~1 (
// Equation(s):
// \EX_ALU|Mux18~1_combout  = (\EX_ALU|Mux23~1_combout  & (((\EX_ALU|Mux18~0_combout ) # (\EX_ALU_Mux|ALU_Data_2_EX[13]~41_combout )) # (!\EX_ALU|Mux31~0_combout ))) # (!\EX_ALU|Mux23~1_combout  & (\EX_ALU|Mux31~0_combout  & (\EX_ALU|Mux18~0_combout  & 
// \EX_ALU_Mux|ALU_Data_2_EX[13]~41_combout )))

	.dataa(\EX_ALU|Mux23~1_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_ALU|Mux18~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[13]~41_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux18~1 .lut_mask = 16'hEAA2;
defparam \EX_ALU|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N24
cycloneii_lcell_comb \EX_ALU|Mux17~0 (
// Equation(s):
// \EX_ALU|Mux17~0_combout  = (\EX_ALU|Mux31~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[14]~39_combout  & ((\EX_Forward_A|Mux17~1_combout ) # (\EX_ALU|Mux23~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[14]~39_combout  & (\EX_Forward_A|Mux17~1_combout  & 
// \EX_ALU|Mux23~1_combout )))) # (!\EX_ALU|Mux31~0_combout  & (((\EX_ALU|Mux23~1_combout ))))

	.dataa(\EX_ALU|Mux31~0_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[14]~39_combout ),
	.datac(\EX_Forward_A|Mux17~1_combout ),
	.datad(\EX_ALU|Mux23~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux17~0 .lut_mask = 16'hFD80;
defparam \EX_ALU|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N20
cycloneii_lcell_comb \EX_ALU|Mux9~0 (
// Equation(s):
// \EX_ALU|Mux9~0_combout  = (\EX_Forward_A|Mux9~1_combout  & ((\EX_ALU|Mux23~1_combout ) # ((\EX_ALU|Mux31~0_combout  & \EX_ALU_Mux|ALU_Data_2_EX[22]~23_combout )))) # (!\EX_Forward_A|Mux9~1_combout  & (\EX_ALU|Mux23~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[22]~23_combout ) # (!\EX_ALU|Mux31~0_combout ))))

	.dataa(\EX_Forward_A|Mux9~1_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[22]~23_combout ),
	.datad(\EX_ALU|Mux23~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux9~0 .lut_mask = 16'hFB80;
defparam \EX_ALU|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N10
cycloneii_lcell_comb \EX_ALU|Mux9~1 (
// Equation(s):
// \EX_ALU|Mux9~1_combout  = (\EX_ALU|Mux31~0_combout  & (((\EX_ALU|Mux9~0_combout )))) # (!\EX_ALU|Mux31~0_combout  & ((\EX_ALU|Mux9~0_combout  & (\EX_ALU|Add1~44_combout )) # (!\EX_ALU|Mux9~0_combout  & ((\EX_ALU|Add0~44_combout )))))

	.dataa(\EX_ALU|Add1~44_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_ALU|Mux9~0_combout ),
	.datad(\EX_ALU|Add0~44_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux9~1 .lut_mask = 16'hE3E0;
defparam \EX_ALU|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N14
cycloneii_lcell_comb \EX_ALU|Mux6~0 (
// Equation(s):
// \EX_ALU|Mux6~0_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux6~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]),
	.datab(\EX_Forward_A|Mux6~0_combout ),
	.datac(vcc),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux6~0 .lut_mask = 16'hCCAA;
defparam \EX_ALU|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N24
cycloneii_lcell_comb \EX_ALU|Mux5~0 (
// Equation(s):
// \EX_ALU|Mux5~0_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[26]~15_combout  & ((\EX_ALU|Mux23~1_combout ) # ((\EX_Forward_A|Mux5~1_combout  & \EX_ALU|Mux31~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[26]~15_combout  & (\EX_ALU|Mux23~1_combout  & 
// ((\EX_Forward_A|Mux5~1_combout ) # (!\EX_ALU|Mux31~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[26]~15_combout ),
	.datab(\EX_ALU|Mux23~1_combout ),
	.datac(\EX_Forward_A|Mux5~1_combout ),
	.datad(\EX_ALU|Mux31~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux5~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux5~0 .lut_mask = 16'hE8CC;
defparam \EX_ALU|Mux5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N16
cycloneii_lcell_comb \EX_ALU|Mux4~0 (
// Equation(s):
// \EX_ALU|Mux4~0_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux4~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]),
	.datab(\EX_Forward_A|Mux4~0_combout ),
	.datac(vcc),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux4~0 .lut_mask = 16'hCCAA;
defparam \EX_ALU|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N26
cycloneii_lcell_comb \EX_ALU|Mux4~1 (
// Equation(s):
// \EX_ALU|Mux4~1_combout  = (\EX_ALU|Mux31~0_combout  & ((\EX_ALU|Mux23~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[27]~13_combout ) # (\EX_ALU|Mux4~0_combout ))) # (!\EX_ALU|Mux23~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[27]~13_combout  & 
// \EX_ALU|Mux4~0_combout )))) # (!\EX_ALU|Mux31~0_combout  & (\EX_ALU|Mux23~1_combout ))

	.dataa(\EX_ALU|Mux31~0_combout ),
	.datab(\EX_ALU|Mux23~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[27]~13_combout ),
	.datad(\EX_ALU|Mux4~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux4~1 .lut_mask = 16'hECC4;
defparam \EX_ALU|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N16
cycloneii_lcell_comb \EX_ALU|Mux4~2 (
// Equation(s):
// \EX_ALU|Mux4~2_combout  = (\EX_ALU|Mux31~0_combout  & (\EX_ALU|Mux4~1_combout )) # (!\EX_ALU|Mux31~0_combout  & ((\EX_ALU|Mux4~1_combout  & ((\EX_ALU|Add1~54_combout ))) # (!\EX_ALU|Mux4~1_combout  & (\EX_ALU|Add0~54_combout ))))

	.dataa(\EX_ALU|Mux31~0_combout ),
	.datab(\EX_ALU|Mux4~1_combout ),
	.datac(\EX_ALU|Add0~54_combout ),
	.datad(\EX_ALU|Add1~54_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux4~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux4~2 .lut_mask = 16'hDC98;
defparam \EX_ALU|Mux4~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N8
cycloneii_lcell_comb \EX_ALU|Mux3~0 (
// Equation(s):
// \EX_ALU|Mux3~0_combout  = (\EX_ALU|Mux31~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[28]~11_combout  & ((\EX_ALU|Mux23~1_combout ) # (\EX_Forward_A|Mux3~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[28]~11_combout  & (\EX_ALU|Mux23~1_combout  & 
// \EX_Forward_A|Mux3~1_combout )))) # (!\EX_ALU|Mux31~0_combout  & (((\EX_ALU|Mux23~1_combout ))))

	.dataa(\EX_ALU|Mux31~0_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[28]~11_combout ),
	.datac(\EX_ALU|Mux23~1_combout ),
	.datad(\EX_Forward_A|Mux3~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux3~0 .lut_mask = 16'hF8D0;
defparam \EX_ALU|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N18
cycloneii_lcell_comb \EX_ALU|Mux2~0 (
// Equation(s):
// \EX_ALU|Mux2~0_combout  = (\EX_Forward_A|Mux24~0_combout  & (\EX_Forward_A|Mux2~0_combout )) # (!\EX_Forward_A|Mux24~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [29])))

	.dataa(\EX_Forward_A|Mux24~0_combout ),
	.datab(\EX_Forward_A|Mux2~0_combout ),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]),
	.cin(gnd),
	.combout(\EX_ALU|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux2~0 .lut_mask = 16'hDD88;
defparam \EX_ALU|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N4
cycloneii_lcell_comb \EX_ALU|Mux2~1 (
// Equation(s):
// \EX_ALU|Mux2~1_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[29]~9_combout  & ((\EX_ALU|Mux23~1_combout ) # ((\EX_ALU|Mux2~0_combout  & \EX_ALU|Mux31~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~9_combout  & (\EX_ALU|Mux23~1_combout  & 
// ((\EX_ALU|Mux2~0_combout ) # (!\EX_ALU|Mux31~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[29]~9_combout ),
	.datab(\EX_ALU|Mux2~0_combout ),
	.datac(\EX_ALU|Mux23~1_combout ),
	.datad(\EX_ALU|Mux31~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux2~1 .lut_mask = 16'hE8F0;
defparam \EX_ALU|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N12
cycloneii_lcell_comb \EX_ALU|Mux2~2 (
// Equation(s):
// \EX_ALU|Mux2~2_combout  = (\EX_ALU|Mux2~1_combout  & ((\EX_ALU|Mux31~0_combout ) # ((\EX_ALU|Add1~58_combout )))) # (!\EX_ALU|Mux2~1_combout  & (!\EX_ALU|Mux31~0_combout  & (\EX_ALU|Add0~58_combout )))

	.dataa(\EX_ALU|Mux2~1_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_ALU|Add0~58_combout ),
	.datad(\EX_ALU|Add1~58_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux2~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux2~2 .lut_mask = 16'hBA98;
defparam \EX_ALU|Mux2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N10
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~22 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~22_combout  = (\IF_PC_Reg|PC_IF [7] & (((\IF_PC_Reg|PC_IF [3] & !\IF_PC_Reg|PC_IF [2])) # (!\IF_PC_Reg|PC_IF [4])))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~22_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~22 .lut_mask = 16'h2F00;
defparam \IF_Instruction_Memory|Instruction_Memory~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N20
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~23 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~23_combout  = (\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Reg|PC_IF [2] & ((!\IF_PC_Reg|PC_IF [7]) # (!\IF_PC_Reg|PC_IF [4]))) # (!\IF_PC_Reg|PC_IF [2] & ((\IF_PC_Reg|PC_IF [4]) # (\IF_PC_Reg|PC_IF [7]))))) # 
// (!\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Reg|PC_IF [4]) # ((\IF_PC_Reg|PC_IF [2] & \IF_PC_Reg|PC_IF [7]))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~23_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~23 .lut_mask = 16'h7EF8;
defparam \IF_Instruction_Memory|Instruction_Memory~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N30
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~24 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~24_combout  = (\IF_Instruction_Memory|Instruction_IF[29]~20_combout  & ((\IF_PC_Reg|PC_IF [6] & ((\IF_Instruction_Memory|Instruction_Memory~22_combout ))) # (!\IF_PC_Reg|PC_IF [6] & 
// (\IF_Instruction_Memory|Instruction_Memory~23_combout ))))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~23_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[29]~20_combout ),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_Instruction_Memory|Instruction_Memory~22_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~24_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~24 .lut_mask = 16'hC808;
defparam \IF_Instruction_Memory|Instruction_Memory~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N6
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~25 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~25_combout  = (\IF_PC_Reg|PC_IF [4] & (\IF_PC_Reg|PC_IF [0] & (\IF_Instruction_Memory|Instruction_Memory~19_combout  & \IF_PC_Reg|PC_IF [3])))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_Instruction_Memory|Instruction_Memory~19_combout ),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~25_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~25 .lut_mask = 16'h8000;
defparam \IF_Instruction_Memory|Instruction_Memory~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N24
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~28 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~28_combout  = (\IF_PC_Reg|PC_IF [5] & (\IF_PC_Reg|PC_IF [2] & (\IF_Instruction_Memory|Instruction_Memory~3_combout  & \IF_Instruction_Memory|Instruction_Memory~6_combout )))

	.dataa(\IF_PC_Reg|PC_IF [5]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_Instruction_Memory|Instruction_Memory~3_combout ),
	.datad(\IF_Instruction_Memory|Instruction_Memory~6_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~28_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~28 .lut_mask = 16'h8000;
defparam \IF_Instruction_Memory|Instruction_Memory~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N8
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~51 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~51_combout  = (\IF_PC_Reg|PC_IF [6] & (\IF_PC_Reg|PC_IF [7] & ((!\IF_PC_Reg|PC_IF [2]) # (!\IF_PC_Reg|PC_IF [3])))) # (!\IF_PC_Reg|PC_IF [6] & (\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [2])))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~51_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~51 .lut_mask = 16'h7808;
defparam \IF_Instruction_Memory|Instruction_IF[0]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N12
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~52 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~52_combout  = (\IF_PC_Reg|PC_IF [5] & (!\IF_Instruction_Memory|Instruction_IF[0]~50_combout  & !\IF_Instruction_Memory|Instruction_IF[0]~51_combout )) # (!\IF_PC_Reg|PC_IF [5] & 
// ((\IF_Instruction_Memory|Instruction_IF[0]~51_combout )))

	.dataa(\IF_PC_Reg|PC_IF [5]),
	.datab(\IF_Instruction_Memory|Instruction_IF[0]~50_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[0]~51_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~52_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~52 .lut_mask = 16'h5252;
defparam \IF_Instruction_Memory|Instruction_IF[0]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[11]~55 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[11]~55_combout  = (!\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Reg|PC_IF [6] & (\IF_PC_Reg|PC_IF [4] & !\IF_PC_Reg|PC_IF [3])))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[11]~55_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[11]~55 .lut_mask = 16'h0010;
defparam \IF_Instruction_Memory|Instruction_IF[11]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N6
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~34 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~34_combout  = (\IF_PC_Reg|PC_IF [4] & (((!\IF_PC_Reg|PC_IF [2] & !\IF_PC_Reg|PC_IF [6])))) # (!\IF_PC_Reg|PC_IF [4] & (\IF_PC_Reg|PC_IF [2] $ (((\IF_PC_Reg|PC_IF [3] & !\IF_PC_Reg|PC_IF [6])))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_PC_Reg|PC_IF [6]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~34_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~34 .lut_mask = 16'h0C36;
defparam \IF_Instruction_Memory|Instruction_Memory~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N0
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[11]~56 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[11]~56_combout  = (\IF_Instruction_Memory|Instruction_IF[29]~20_combout  & ((\IF_Instruction_Memory|Instruction_IF[11]~55_combout ) # ((\IF_PC_Reg|PC_IF [7] & \IF_Instruction_Memory|Instruction_Memory~34_combout ))))

	.dataa(\IF_Instruction_Memory|Instruction_IF[11]~55_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[29]~20_combout ),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_Instruction_Memory|Instruction_Memory~34_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[11]~56_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[11]~56 .lut_mask = 16'hC888;
defparam \IF_Instruction_Memory|Instruction_IF[11]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N18
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[12]~58 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[12]~58_combout  = (!\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Reg|PC_IF [6] & (\IF_PC_Reg|PC_IF [4] & \IF_PC_Reg|PC_IF [3])))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[12]~58_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[12]~58 .lut_mask = 16'h1000;
defparam \IF_Instruction_Memory|Instruction_IF[12]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N12
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~35 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~35_combout  = (\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [4] $ (((\IF_PC_Reg|PC_IF [2]) # (\IF_PC_Reg|PC_IF [6]))))) # (!\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [2] & ((!\IF_PC_Reg|PC_IF [6]))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_PC_Reg|PC_IF [6]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~35_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~35 .lut_mask = 16'h0A6C;
defparam \IF_Instruction_Memory|Instruction_Memory~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N2
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[12]~59 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[12]~59_combout  = (\IF_Instruction_Memory|Instruction_IF[29]~20_combout  & ((\IF_Instruction_Memory|Instruction_IF[12]~58_combout ) # ((\IF_PC_Reg|PC_IF [7] & \IF_Instruction_Memory|Instruction_Memory~35_combout ))))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_Instruction_Memory|Instruction_IF[12]~58_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[29]~20_combout ),
	.datad(\IF_Instruction_Memory|Instruction_Memory~35_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[12]~59_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[12]~59 .lut_mask = 16'hE0C0;
defparam \IF_Instruction_Memory|Instruction_IF[12]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N14
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[14]~63 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[14]~63_combout  = (!\IF_PC_Reg|PC_IF [4] & (\IF_Instruction_Memory|Instruction_Memory~19_combout  & \IF_PC_Reg|PC_IF [3]))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(vcc),
	.datac(\IF_Instruction_Memory|Instruction_Memory~19_combout ),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[14]~63_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[14]~63 .lut_mask = 16'h5000;
defparam \IF_Instruction_Memory|Instruction_IF[14]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N0
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~37 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~37_combout  = (\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Reg|PC_IF [2] & ((!\IF_PC_Reg|PC_IF [7]))) # (!\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [4] & \IF_PC_Reg|PC_IF [7])))) # (!\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF 
// [4] & ((\IF_PC_Reg|PC_IF [7]) # (!\IF_PC_Reg|PC_IF [2]))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~37_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~37 .lut_mask = 16'h7098;
defparam \IF_Instruction_Memory|Instruction_Memory~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N2
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[14]~64 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[14]~64_combout  = (\IF_Instruction_Memory|Instruction_IF[29]~20_combout  & ((\IF_Instruction_Memory|Instruction_IF[14]~63_combout ) # ((!\IF_PC_Reg|PC_IF [6] & \IF_Instruction_Memory|Instruction_Memory~37_combout ))))

	.dataa(\IF_Instruction_Memory|Instruction_IF[14]~63_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[29]~20_combout ),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_Instruction_Memory|Instruction_Memory~37_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[14]~64_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[14]~64 .lut_mask = 16'h8C88;
defparam \IF_Instruction_Memory|Instruction_IF[14]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N14
cycloneii_lcell_comb \ID_Control|ALUSrc_ID~1 (
// Equation(s):
// \ID_Control|ALUSrc_ID~1_combout  = (\ID_Control|ALUSrc_ID~0_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [31] & ((\ID_Control|Decoder0~3_combout ) # (\Hazard_Handling_Unit|ID_Control_NOP~7_combout ))))

	.dataa(\ID_Control|Decoder0~3_combout ),
	.datab(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.datac(\ID_Control|ALUSrc_ID~0_combout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.cin(gnd),
	.combout(\ID_Control|ALUSrc_ID~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|ALUSrc_ID~1 .lut_mask = 16'hE000;
defparam \ID_Control|ALUSrc_ID~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[27]~69 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[27]~69_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[27]~54_combout 
// )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[27]~54_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[27]~69_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[27]~69 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_1_ID[27]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[25]~71 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[25]~71_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[25]~50_combout 
// )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[25]~50_combout ),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[25]~71_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[25]~71 .lut_mask = 16'h0A0C;
defparam \ID_Registers|Read_Data_1_ID[25]~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[21]~75 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[21]~75_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ))) # (!\ID_Registers|Equal1~0_combout  & (\ID_Registers|Read_Data_1_ID[21]~42_combout 
// ))))

	.dataa(\ID_Registers|Read_Data_1_ID[21]~42_combout ),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[21]~75_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[21]~75 .lut_mask = 16'h3202;
defparam \ID_Registers|Read_Data_1_ID[21]~75 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[20]~76 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[20]~76_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[20]~40_combout 
// )))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[20]~40_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[20]~76_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[20]~76 .lut_mask = 16'h5140;
defparam \ID_Registers|Read_Data_1_ID[20]~76 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[16]~80 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[16]~80_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[16]~32_combout 
// )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[16]~32_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[16]~80_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[16]~80 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_1_ID[16]~80 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[14]~82 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[14]~82_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[14]~12_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[14]~24_combout 
// )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[14]~12_combout ),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[14]~24_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[14]~82_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[14]~82 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_1_ID[14]~82 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[8]~88 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[8]~88_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[8]~16_combout )))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[8]~16_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[8]~88_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[8]~88 .lut_mask = 16'h5140;
defparam \ID_Registers|Read_Data_1_ID[8]~88 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[7]~89 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[7]~89_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[7]~5_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[7]~10_combout )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[7]~5_combout ),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[7]~10_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[7]~89_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[7]~89 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_1_ID[7]~89 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[6]~90 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[6]~90_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[6]~4_combout ))) # (!\ID_Registers|Equal1~0_combout  & (\ID_Registers|Read_Data_1_ID[6]~8_combout ))))

	.dataa(\ID_Registers|Read_Data_1_ID[6]~8_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[6]~4_combout ),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[6]~90_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[6]~90 .lut_mask = 16'h0C0A;
defparam \ID_Registers|Read_Data_1_ID[6]~90 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[5]~91 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[5]~91_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[5]~3_combout ))) # (!\ID_Registers|Equal1~0_combout  & (\ID_Registers|Read_Data_1_ID[5]~6_combout ))))

	.dataa(\ID_Registers|Read_Data_1_ID[5]~6_combout ),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[5]~3_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[5]~91_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[5]~91 .lut_mask = 16'h3202;
defparam \ID_Registers|Read_Data_1_ID[5]~91 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[3]~93 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[3]~93_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[3]~7_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[3]~14_combout )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[3]~7_combout ),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[3]~14_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[3]~93_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[3]~93 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_1_ID[3]~93 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[2]~94 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[2]~94_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[2]~6_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[2]~12_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[2]~6_combout ),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[2]~12_combout ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[2]~94_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[2]~94 .lut_mask = 16'h2230;
defparam \ID_Registers|Read_Data_1_ID[2]~94 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y24_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [22]));

// Location: LCFF_X47_Y26_N9
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux30~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [4]));

// Location: LCFF_X50_Y25_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux28~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [8]));

// Location: LCFF_X51_Y25_N25
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [9]));

// Location: LCFF_X51_Y25_N11
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [11]));

// Location: LCFF_X50_Y25_N27
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux26~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [12]));

// Location: LCFF_X48_Y26_N23
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux27~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [10]));

// Location: LCCOMB_X51_Y25_N24
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory~2 (
// Equation(s):
// \MEM_Data_Memory|Data_Memory~2_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [10] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [9] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [12] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [11])))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [10] & (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [9] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [12] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [11]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [10]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [12]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [9]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [11]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory~2 .lut_mask = 16'h8421;
defparam \MEM_Data_Memory|Data_Memory~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y25_N1
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux25~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [14]));

// Location: LCFF_X50_Y26_N21
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux23~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [18]));

// Location: LCCOMB_X51_Y25_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~1 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~1_combout  = (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0] & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1] & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2] & !\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~1 .lut_mask = 16'h0001;
defparam \MEM_Data_Memory|Read_Data_MEM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~2 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~2_combout  = (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5] & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6] & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4] & !\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~2 .lut_mask = 16'h0001;
defparam \MEM_Data_Memory|Read_Data_MEM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~3 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~3_combout  = (\MEM_Data_Memory|Read_Data_MEM~1_combout  & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9] & (!\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8] & \MEM_Data_Memory|Read_Data_MEM~2_combout )))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~1_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~2_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~3 .lut_mask = 16'h0200;
defparam \MEM_Data_Memory|Read_Data_MEM~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N30
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~8 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~8_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~8_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~8 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y24_N25
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [24]));

// Location: LCCOMB_X41_Y24_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~13 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~13_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [24] & (((!\MEM_Data_Memory|Data_Memory~4_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])) # (!\MEM_Data_Memory|Data_Memory~5_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [24]),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datad(\MEM_Data_Memory|Data_Memory~4_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~13_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~13 .lut_mask = 16'h2AAA;
defparam \MEM_Data_Memory|Read_Data_MEM~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y25_N23
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[5]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [31]));

// Location: LCFF_X47_Y24_N1
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [32]));

// Location: LCCOMB_X47_Y24_N18
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~17 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~17_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [32] & (((!\MEM_Data_Memory|Data_Memory~4_combout ) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [32]),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory~4_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~17_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~17 .lut_mask = 16'h4CCC;
defparam \MEM_Data_Memory|Read_Data_MEM~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N22
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~18 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~18_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~17_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5 )) # (!\MEM_Data_Memory|Read_Data_MEM~17_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [31])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a5 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [31]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~17_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~18_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~18 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N7
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[35] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[7]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [35]));

// Location: LCFF_X47_Y24_N21
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [36]));

// Location: LCCOMB_X47_Y24_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~21 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~21_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [36] & (((!\MEM_Data_Memory|Data_Memory~4_combout ) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [36]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory~4_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~21_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~21 .lut_mask = 16'h2AAA;
defparam \MEM_Data_Memory|Read_Data_MEM~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N6
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~22 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~22_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~21_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7 ))) # (!\MEM_Data_Memory|Read_Data_MEM~21_combout  
// & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [35]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~21_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [35]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~22_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~22 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y24_N1
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [26]));

// Location: LCCOMB_X41_Y24_N10
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~23 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~23_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [26] & (((!\MEM_Data_Memory|Data_Memory~4_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])) # (!\MEM_Data_Memory|Data_Memory~5_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [26]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datad(\MEM_Data_Memory|Data_Memory~4_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~23_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~23 .lut_mask = 16'h4CCC;
defparam \MEM_Data_Memory|Read_Data_MEM~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y24_N21
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[3]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [27]));

// Location: LCFF_X45_Y24_N3
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [28]));

// Location: LCCOMB_X45_Y24_N4
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~25 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~25_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [28] & (((!\MEM_Data_Memory|Data_Memory~5_combout ) # (!\MEM_Data_Memory|Data_Memory~4_combout )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [28]),
	.datac(\MEM_Data_Memory|Data_Memory~4_combout ),
	.datad(\MEM_Data_Memory|Data_Memory~5_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~25_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~25 .lut_mask = 16'h4CCC;
defparam \MEM_Data_Memory|Read_Data_MEM~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~26 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~26_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~25_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3 ))) # (!\MEM_Data_Memory|Read_Data_MEM~25_combout  
// & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [27]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~25_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [27]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~26_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~26 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y26_N23
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [38]));

// Location: LCCOMB_X50_Y26_N4
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~27 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~27_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [38] & (((!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory~4_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~4_combout ),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [38]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~27_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~27 .lut_mask = 16'h7F00;
defparam \MEM_Data_Memory|Read_Data_MEM~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y26_N1
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [40]));

// Location: LCFF_X50_Y26_N7
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [46]));

// Location: LCCOMB_X50_Y26_N24
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~31 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~31_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [46] & (((!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory~4_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~4_combout ),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [46]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~31_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~31 .lut_mask = 16'h7F00;
defparam \MEM_Data_Memory|Read_Data_MEM~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y26_N19
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [48]));

// Location: LCCOMB_X50_Y26_N28
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~33 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~33_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [48] & (((!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory~4_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~4_combout ),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [48]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~33_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~33 .lut_mask = 16'h7F00;
defparam \MEM_Data_Memory|Read_Data_MEM~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N17
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[51] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[15]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [51]));

// Location: LCFF_X50_Y26_N27
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [52]));

// Location: LCCOMB_X50_Y26_N12
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~37 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~37_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [52] & (((!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory~4_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~4_combout ),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [52]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~37_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~37 .lut_mask = 16'h7F00;
defparam \MEM_Data_Memory|Read_Data_MEM~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~38 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~38_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~37_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15 )) # (!\MEM_Data_Memory|Read_Data_MEM~37_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [51])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~37_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a15 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [51]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~38_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~38 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y25_N17
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [44]));

// Location: LCCOMB_X52_Y25_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~41 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~41_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [44] & (((!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory~4_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~4_combout ),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [44]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~41_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~41 .lut_mask = 16'h70F0;
defparam \MEM_Data_Memory|Read_Data_MEM~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y26_N9
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [54]));

// Location: LCCOMB_X51_Y26_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~43 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~43_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [54] & (((!\MEM_Data_Memory|Data_Memory~4_combout ) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [54]),
	.datad(\MEM_Data_Memory|Data_Memory~4_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~43_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~43 .lut_mask = 16'h70F0;
defparam \MEM_Data_Memory|Read_Data_MEM~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y26_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [56]));

// Location: LCCOMB_X50_Y26_N8
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~45 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~45_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [56] & (((!\MEM_Data_Memory|Data_Memory~4_combout ) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory~4_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [56]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~45_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~45 .lut_mask = 16'h7F00;
defparam \MEM_Data_Memory|Read_Data_MEM~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N3
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[57] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[18]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [57]));

// Location: LCFF_X51_Y26_N29
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [58]));

// Location: LCCOMB_X51_Y26_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~47 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~47_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [58] & (((!\MEM_Data_Memory|Data_Memory~4_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])) # (!\MEM_Data_Memory|Data_Memory~5_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [58]),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datad(\MEM_Data_Memory|Data_Memory~4_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~47_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~47 .lut_mask = 16'h2AAA;
defparam \MEM_Data_Memory|Read_Data_MEM~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~48 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~48_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~47_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 ))) # (!\MEM_Data_Memory|Read_Data_MEM~47_combout  
// & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [57]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~47_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [57]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~48_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~48 .lut_mask = 16'h3210;
defparam \MEM_Data_Memory|Read_Data_MEM~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y28_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [60]));

// Location: LCCOMB_X52_Y28_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~49 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~49_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [60] & (((!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory~4_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~4_combout ),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [60]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~49_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~49 .lut_mask = 16'h7F00;
defparam \MEM_Data_Memory|Read_Data_MEM~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N25
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [62]));

// Location: LCFF_X51_Y26_N7
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [64]));

// Location: LCCOMB_X51_Y26_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~53 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~53_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [64] & (((!\MEM_Data_Memory|Data_Memory~4_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])) # (!\MEM_Data_Memory|Data_Memory~5_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [64]),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datad(\MEM_Data_Memory|Data_Memory~4_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~53_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~53 .lut_mask = 16'h2AAA;
defparam \MEM_Data_Memory|Read_Data_MEM~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y25_N21
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[65] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[22]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [65]));

// Location: LCFF_X52_Y25_N7
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [66]));

// Location: LCCOMB_X52_Y25_N8
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~55 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~55_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [66] & (((!\MEM_Data_Memory|Data_Memory~5_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])) # (!\MEM_Data_Memory|Data_Memory~4_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~4_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [66]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~55_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~55 .lut_mask = 16'h7F00;
defparam \MEM_Data_Memory|Read_Data_MEM~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~56 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~56_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~55_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22 ))) # (!\MEM_Data_Memory|Read_Data_MEM~55_combout  
// & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [65]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~55_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [65]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~56_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~56 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y26_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [68]));

// Location: LCFF_X47_Y24_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [70]));

// Location: LCCOMB_X47_Y24_N30
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~59 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~59_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [70] & (((!\MEM_Data_Memory|Data_Memory~4_combout ) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [70]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory~4_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~59_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~59 .lut_mask = 16'h2AAA;
defparam \MEM_Data_Memory|Read_Data_MEM~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N9
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [72]));

// Location: LCCOMB_X47_Y24_N10
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~61 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~61_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [72] & (((!\MEM_Data_Memory|Data_Memory~4_combout ) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [72]),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory~4_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~61_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~61 .lut_mask = 16'h4CCC;
defparam \MEM_Data_Memory|Read_Data_MEM~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y30_N1
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [76]));

// Location: LCCOMB_X43_Y30_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~65 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~65_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [76] & (((!\MEM_Data_Memory|Data_Memory~4_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])) # (!\MEM_Data_Memory|Data_Memory~5_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datac(\MEM_Data_Memory|Data_Memory~4_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [76]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~65_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~65 .lut_mask = 16'h7F00;
defparam \MEM_Data_Memory|Read_Data_MEM~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y25_N11
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [78]));

// Location: LCCOMB_X52_Y25_N12
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~67 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~67_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [78] & (((!\MEM_Data_Memory|Data_Memory~5_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])) # (!\MEM_Data_Memory|Data_Memory~4_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~4_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [78]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~67_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~67 .lut_mask = 16'h7F00;
defparam \MEM_Data_Memory|Read_Data_MEM~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y26_N25
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [80]));

// Location: LCFF_X52_Y27_N27
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[81] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[30]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [81]));

// Location: LCFF_X52_Y25_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [82]));

// Location: LCCOMB_X52_Y25_N4
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~71 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~71_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [82] & (((!\MEM_Data_Memory|Data_Memory~5_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])) # (!\MEM_Data_Memory|Data_Memory~4_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~4_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [82]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~71_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~71 .lut_mask = 16'h7F00;
defparam \MEM_Data_Memory|Read_Data_MEM~71 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~72 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~72_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~71_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30 ))) # (!\MEM_Data_Memory|Read_Data_MEM~71_combout  
// & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [81]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~71_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [81]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~72_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~72 .lut_mask = 16'h3210;
defparam \MEM_Data_Memory|Read_Data_MEM~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y27_N21
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[83] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[31]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [83]));

// Location: LCFF_X52_Y28_N1
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[84] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[84]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [84]));

// Location: LCCOMB_X52_Y28_N30
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~73 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~73_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [84] & (((!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory~4_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~4_combout ),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [84]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~73_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~73 .lut_mask = 16'h7F00;
defparam \MEM_Data_Memory|Read_Data_MEM~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~74 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~74_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~73_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31 ))) # (!\MEM_Data_Memory|Read_Data_MEM~73_combout  
// & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [83]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~73_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [83]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~74_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~74 .lut_mask = 16'h3210;
defparam \MEM_Data_Memory|Read_Data_MEM~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[7] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [7] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~22_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [7])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~22_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [7]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [7]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[7] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[7] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N22
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[18] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [18] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM~48_combout ))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM [18]))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM [18]),
	.datac(\MEM_Data_Memory|Read_Data_MEM~48_combout ),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [18]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[18] .lut_mask = 16'hF0CC;
defparam \MEM_Data_Memory|Read_Data_MEM[18] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[31] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [31] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~74_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [31])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~74_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [31]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [31]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[31] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[31] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N10
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout  = \IF_PC_Reg|PC_IF [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [0]),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N10
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[11]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[11]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[11]~feeder .lut_mask = 16'hFF00;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N12
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[9]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[9]~feeder_combout  = \MEM_WB_Pipeline_Stage|Write_Register_WB [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [4]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[9]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[9]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File_rtl_0_bypass[9]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N20
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[3]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[3]~feeder_combout  = \MEM_WB_Pipeline_Stage|Write_Register_WB [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File_rtl_1_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N24
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[5]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[5]~feeder_combout  = \MEM_WB_Pipeline_Stage|Write_Register_WB [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [2]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File_rtl_1_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N6
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[7]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[7]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [7]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[7]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N10
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [18]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N16
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[14]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[14]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N8
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[22]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N10
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[24]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[24]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N20
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[24]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N6
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[16]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[16]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N6
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[28]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N12
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[30]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[30]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N24
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[38]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[38]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N8
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[40]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N16
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[42]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N22
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[34]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[34]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N0
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[34]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N6
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[44]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[44]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N22
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[44]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N6
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[46]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[46]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N24
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[46]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N6
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[48]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N2
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[52]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N22
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[54]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[54]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N28
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[54]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N10
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[56]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N18
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[58]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N20
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[64]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N12
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[66]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N2
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[70]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[70]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N16
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[70]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N12
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[72]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[72]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N20
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[74]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[74]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N20
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[74]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N12
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N24
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[24]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N0
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N20
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N0
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N2
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N22
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N0
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N6
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[46]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N18
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N26
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N16
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[44]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N8
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[54]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y26_N30
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N28
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N12
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N24
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N6
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N6
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N12
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N12
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[70]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N8
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N0
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[76]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N10
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[78]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N24
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[80]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y25_N30
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[82]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y28_N0
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[84]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[84]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[84]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[84]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[84]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: PIN_P2,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: Default
cycloneii_io \Clk~I (
	.datain(gnd),
	.oe(gnd),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(\Clk~combout ),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(Clk));
// synopsys translate_off
defparam \Clk~I .input_async_reset = "none";
defparam \Clk~I .input_power_up = "low";
defparam \Clk~I .input_register_mode = "none";
defparam \Clk~I .input_sync_reset = "none";
defparam \Clk~I .oe_async_reset = "none";
defparam \Clk~I .oe_power_up = "low";
defparam \Clk~I .oe_register_mode = "none";
defparam \Clk~I .oe_sync_reset = "none";
defparam \Clk~I .operation_mode = "input";
defparam \Clk~I .output_async_reset = "none";
defparam \Clk~I .output_power_up = "low";
defparam \Clk~I .output_register_mode = "none";
defparam \Clk~I .output_sync_reset = "none";
// synopsys translate_on

// Location: CLKCTRL_G3
cycloneii_clkctrl \Clk~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\Clk~combout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\Clk~clkctrl_outclk ));
// synopsys translate_off
defparam \Clk~clkctrl .clock_type = "global clock";
defparam \Clk~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N4
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[3]~2 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[3]~2_combout  = (\IF_PC_Reg|PC_IF [3] & (!\IF_PC_Add|PC_Plus_4_IF[2]~1 )) # (!\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Add|PC_Plus_4_IF[2]~1 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[3]~3  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[2]~1 ) # (!\IF_PC_Reg|PC_IF [3]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[2]~1 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[3]~3 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[3]~2 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[3]~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N26
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~50 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~50_combout  = (\IF_PC_Reg|PC_IF [6]) # ((\IF_PC_Reg|PC_IF [2] & ((\IF_PC_Reg|PC_IF [7]))) # (!\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [3])))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~50_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~50 .lut_mask = 16'hFEF2;
defparam \IF_Instruction_Memory|Instruction_IF[0]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N6
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[4]~4 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[4]~4_combout  = (\IF_PC_Reg|PC_IF [4] & (\IF_PC_Add|PC_Plus_4_IF[3]~3  $ (GND))) # (!\IF_PC_Reg|PC_IF [4] & (!\IF_PC_Add|PC_Plus_4_IF[3]~3  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[4]~5  = CARRY((\IF_PC_Reg|PC_IF [4] & !\IF_PC_Add|PC_Plus_4_IF[3]~3 ))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[3]~3 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[4]~5 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[4]~4 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[4]~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N14
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[4]~28 (
// Equation(s):
// \IF_PC_Reg|PC_IF[4]~28_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[4]~4_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[4]~4_combout )))

	.dataa(\EX_PC_Add|Branch_Dest_EX[4]~4_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[4]~4_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[4]~28_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[4]~28 .lut_mask = 16'hAACC;
defparam \IF_PC_Reg|PC_IF[4]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N18
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~31 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~31_combout  = (\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [6] & ((!\IF_PC_Reg|PC_IF [4]) # (!\IF_PC_Reg|PC_IF [2])))) # (!\IF_PC_Reg|PC_IF [3] & (((!\IF_PC_Reg|PC_IF [6] & \IF_PC_Reg|PC_IF [4]))))

	.dataa(\IF_PC_Reg|PC_IF [2]),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~31_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~31 .lut_mask = 16'h43C0;
defparam \IF_Instruction_Memory|Instruction_Memory~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N8
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[5]~6 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[5]~6_combout  = (\IF_PC_Reg|PC_IF [5] & (!\IF_PC_Add|PC_Plus_4_IF[4]~5 )) # (!\IF_PC_Reg|PC_IF [5] & ((\IF_PC_Add|PC_Plus_4_IF[4]~5 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[5]~7  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[4]~5 ) # (!\IF_PC_Reg|PC_IF [5]))

	.dataa(\IF_PC_Reg|PC_IF [5]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[4]~5 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[5]~7 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[5]~6 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N8
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[16]~68 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[16]~68_combout  = (\IF_PC_Reg|PC_IF [2] & ((\IF_PC_Reg|PC_IF [7] & ((!\IF_PC_Reg|PC_IF [4]))) # (!\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Reg|PC_IF [6])))) # (!\IF_PC_Reg|PC_IF [2] & (!\IF_PC_Reg|PC_IF [6]))

	.dataa(\IF_PC_Reg|PC_IF [6]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[16]~68_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[16]~68 .lut_mask = 16'h1D55;
defparam \IF_Instruction_Memory|Instruction_IF[16]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N22
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[16]~69 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[16]~69_combout  = (\IF_Instruction_Memory|Instruction_IF[16]~68_combout  & (\IF_PC_Reg|PC_IF [3] $ (\IF_PC_Reg|PC_IF [4] $ (\IF_PC_Reg|PC_IF [7])))) # (!\IF_Instruction_Memory|Instruction_IF[16]~68_combout  & 
// (\IF_PC_Reg|PC_IF [3] & (!\IF_PC_Reg|PC_IF [4] & \IF_PC_Reg|PC_IF [7])))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_Instruction_Memory|Instruction_IF[16]~68_combout ),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[16]~69_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[16]~69 .lut_mask = 16'h8648;
defparam \IF_Instruction_Memory|Instruction_IF[16]~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N30
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[16]~34 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[16]~34_combout  = (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_Instruction_Memory|Instruction_IF[29]~20_combout  & (\IF_Instruction_Memory|Instruction_IF[22]~7_combout  & 
// \IF_Instruction_Memory|Instruction_IF[16]~69_combout )))

	.dataa(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[29]~20_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[16]~69_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[16]~34_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[16]~34 .lut_mask = 16'h4000;
defparam \IF_Instruction_Memory|Instruction_IF[16]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y28_N31
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[16]~34_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [16]));

// Location: LCCOMB_X38_Y29_N26
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~4 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~4_combout  = (\IF_PC_Reg|PC_IF [0] & (\IF_PC_Reg|PC_IF [2] & \IF_PC_Reg|PC_IF [5]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [5]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~4_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~4 .lut_mask = 16'hC000;
defparam \IF_Instruction_Memory|Instruction_Memory~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N28
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~33 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~33_combout  = (\IF_Instruction_Memory|Instruction_IF[7]~30_combout  & (\IF_PC_Reg|PC_IF [3] & (\IF_Instruction_Memory|Instruction_Memory~4_combout  & \IF_PC_Reg|PC_IF [4])))

	.dataa(\IF_Instruction_Memory|Instruction_IF[7]~30_combout ),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(\IF_Instruction_Memory|Instruction_Memory~4_combout ),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~33_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~33 .lut_mask = 16'h8000;
defparam \IF_Instruction_Memory|Instruction_Memory~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N6
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[11]~57 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[11]~57_combout  = (\IF_Instruction_Memory|Instruction_IF[22]~7_combout  & (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_Instruction_Memory|Instruction_IF[11]~56_combout ) # 
// (\IF_Instruction_Memory|Instruction_Memory~33_combout ))))

	.dataa(\IF_Instruction_Memory|Instruction_IF[11]~56_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.datac(\IF_Instruction_Memory|Instruction_Memory~33_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[11]~57_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[11]~57 .lut_mask = 16'h00C8;
defparam \IF_Instruction_Memory|Instruction_IF[11]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[11]~57_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [11]));

// Location: LCFF_X45_Y26_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [11]));

// Location: LCCOMB_X35_Y26_N28
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[12]~60 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[12]~60_combout  = (\IF_Instruction_Memory|Instruction_IF[22]~7_combout  & (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_Instruction_Memory|Instruction_IF[12]~59_combout ) # 
// (\IF_Instruction_Memory|Instruction_Memory~33_combout ))))

	.dataa(\IF_Instruction_Memory|Instruction_IF[12]~59_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.datac(\IF_Instruction_Memory|Instruction_Memory~33_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[12]~60_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[12]~60 .lut_mask = 16'h00C8;
defparam \IF_Instruction_Memory|Instruction_IF[12]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[12]~60_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [12]));

// Location: LCFF_X45_Y25_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [12]));

// Location: LCCOMB_X41_Y29_N4
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Control_NOP~4 (
// Equation(s):
// \Hazard_Handling_Unit|ID_Control_NOP~4_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [17] & (\ID_EX_Pipeline_Stage|Instruction_EX [12] & (\IF_ID_Pipeline_Stage|Instruction_ID [16] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [11])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [17] & (!\ID_EX_Pipeline_Stage|Instruction_EX [12] & (\IF_ID_Pipeline_Stage|Instruction_ID [16] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [11]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Control_NOP~4_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Control_NOP~4 .lut_mask = 16'h8241;
defparam \Hazard_Handling_Unit|ID_Control_NOP~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y27_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [15]));

// Location: LCCOMB_X39_Y28_N28
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[20]~38 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[20]~38_combout  = (\IF_Instruction_Memory|Instruction_IF[20]~21_combout  & (\IF_Instruction_Memory|Instruction_IF[22]~7_combout  & (\IF_Instruction_Memory|Instruction_IF[29]~20_combout  & 
// !\MEM_Branch_AND|PCSrc_MEM~combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[20]~21_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[29]~20_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[20]~38_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[20]~38 .lut_mask = 16'h0080;
defparam \IF_Instruction_Memory|Instruction_IF[20]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y28_N13
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[20]~38_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [20]));

// Location: LCCOMB_X41_Y29_N14
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Control_NOP~6 (
// Equation(s):
// \Hazard_Handling_Unit|ID_Control_NOP~6_combout  = (\Hazard_Handling_Unit|ID_Control_NOP~5_combout  & (\Hazard_Handling_Unit|ID_Control_NOP~4_combout  & (\ID_EX_Pipeline_Stage|Instruction_EX [15] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [20]))))

	.dataa(\Hazard_Handling_Unit|ID_Control_NOP~5_combout ),
	.datab(\Hazard_Handling_Unit|ID_Control_NOP~4_combout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Control_NOP~6_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Control_NOP~6 .lut_mask = 16'h8008;
defparam \Hazard_Handling_Unit|ID_Control_NOP~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N22
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[17]~33 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[17]~33_combout  = (\IF_Instruction_Memory|Instruction_Memory~17_combout  & (!\IF_PC_Reg|PC_IF [0] & (\IF_Instruction_Memory|Instruction_IF[22]~7_combout  & !\MEM_Branch_AND|PCSrc_MEM~combout )))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~17_combout ),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[17]~33_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[17]~33 .lut_mask = 16'h0020;
defparam \IF_Instruction_Memory|Instruction_IF[17]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y28_N3
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[17]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [17]));

// Location: LCFF_X41_Y28_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [17]));

// Location: LCFF_X40_Y28_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [16]));

// Location: LCCOMB_X39_Y29_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[22]~24 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[22]~24_combout  = (\IF_Instruction_Memory|Instruction_Memory~10_combout  & (!\IF_PC_Reg|PC_IF [0] & (!\MEM_Branch_AND|PCSrc_MEM~combout  & \IF_Instruction_Memory|Instruction_IF[22]~7_combout )))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~10_combout ),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[22]~24_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[22]~24 .lut_mask = 16'h0200;
defparam \IF_Instruction_Memory|Instruction_IF[22]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y28_N15
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[22]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [22]));

// Location: LCCOMB_X40_Y30_N16
cycloneii_lcell_comb \Hazard_Handling_Unit|PC_Enable~0 (
// Equation(s):
// \Hazard_Handling_Unit|PC_Enable~0_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (\ID_EX_Pipeline_Stage|Instruction_EX [16] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [22])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (!\ID_EX_Pipeline_Stage|Instruction_EX [16] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [22]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|PC_Enable~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|PC_Enable~0 .lut_mask = 16'h8421;
defparam \Hazard_Handling_Unit|PC_Enable~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [20]));

// Location: LCCOMB_X39_Y28_N22
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[18]~37 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[18]~37_combout  = (\IF_Instruction_Memory|Instruction_IF[18]~36_combout  & (\IF_Instruction_Memory|Instruction_IF[29]~20_combout  & (\IF_Instruction_Memory|Instruction_IF[22]~7_combout  & 
// !\MEM_Branch_AND|PCSrc_MEM~combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[18]~36_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[29]~20_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[18]~37 .lut_mask = 16'h0080;
defparam \IF_Instruction_Memory|Instruction_IF[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y28_N9
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[18]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [18]));

// Location: LCCOMB_X41_Y28_N2
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [18]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y28_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [18]));

// Location: LCCOMB_X34_Y26_N8
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~12 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~12_combout  = (\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [7] $ (!\IF_PC_Reg|PC_IF [4])))) # (!\IF_PC_Reg|PC_IF [2] & (!\IF_PC_Reg|PC_IF [7] & (\IF_PC_Reg|PC_IF [4] & !\IF_PC_Reg|PC_IF [3])))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~12_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~12 .lut_mask = 16'h8410;
defparam \IF_Instruction_Memory|Instruction_Memory~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N30
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[24]~28 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[24]~28_combout  = (\IF_PC_Reg|PC_IF [5] & (!\IF_PC_Reg|PC_IF [7] & (\IF_Instruction_Memory|Instruction_IF[29]~9_combout ))) # (!\IF_PC_Reg|PC_IF [5] & (((\IF_Instruction_Memory|Instruction_Memory~12_combout ))))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_Instruction_Memory|Instruction_IF[29]~9_combout ),
	.datac(\IF_Instruction_Memory|Instruction_Memory~12_combout ),
	.datad(\IF_PC_Reg|PC_IF [5]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[24]~28_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[24]~28 .lut_mask = 16'h44F0;
defparam \IF_Instruction_Memory|Instruction_IF[24]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N26
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[22]~25 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[22]~25_combout  = (\IF_Instruction_Memory|Instruction_IF[22]~7_combout  & !\MEM_Branch_AND|PCSrc_MEM~combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[22]~25_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[22]~25 .lut_mask = 16'h00F0;
defparam \IF_Instruction_Memory|Instruction_IF[22]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[24]~29 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[24]~29_combout  = (!\IF_PC_Reg|PC_IF [0] & (!\IF_PC_Reg|PC_IF [6] & (\IF_Instruction_Memory|Instruction_IF[24]~28_combout  & \IF_Instruction_Memory|Instruction_IF[22]~25_combout )))

	.dataa(\IF_PC_Reg|PC_IF [0]),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(\IF_Instruction_Memory|Instruction_IF[24]~28_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[22]~25_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[24]~29_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[24]~29 .lut_mask = 16'h1000;
defparam \IF_Instruction_Memory|Instruction_IF[24]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y28_N19
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[24]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [24]));

// Location: LCCOMB_X38_Y29_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~18 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~18_combout  = \IF_PC_Reg|PC_IF [7] $ (((\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Reg|PC_IF [2]) # (!\IF_PC_Reg|PC_IF [4]))) # (!\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [4] $ (\IF_PC_Reg|PC_IF [2])))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [4]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~18_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~18 .lut_mask = 16'h49B6;
defparam \IF_Instruction_Memory|Instruction_Memory~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N18
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[29]~8 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[29]~8_combout  = (!\IF_PC_Reg|PC_IF [5] & (!\IF_PC_Reg|PC_IF [0] & (\IF_Instruction_Memory|Instruction_IF[22]~7_combout  & !\MEM_Branch_AND|PCSrc_MEM~combout )))

	.dataa(\IF_PC_Reg|PC_IF [5]),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[29]~8_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[29]~8 .lut_mask = 16'h0010;
defparam \IF_Instruction_Memory|Instruction_IF[29]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N22
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[19]~35 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[19]~35_combout  = (!\IF_PC_Reg|PC_IF [6] & (\IF_Instruction_Memory|Instruction_Memory~18_combout  & \IF_Instruction_Memory|Instruction_IF[29]~8_combout ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(\IF_Instruction_Memory|Instruction_Memory~18_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[29]~8_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[19]~35_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[19]~35 .lut_mask = 16'h3000;
defparam \IF_Instruction_Memory|Instruction_IF[19]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N8
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder_combout  = \IF_Instruction_Memory|Instruction_IF[19]~35_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_IF[19]~35_combout ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N9
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|Instruction_ID[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [19]));

// Location: LCFF_X41_Y28_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [19]));

// Location: LCCOMB_X41_Y28_N12
cycloneii_lcell_comb \Hazard_Handling_Unit|PC_Enable~1 (
// Equation(s):
// \Hazard_Handling_Unit|PC_Enable~1_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\ID_EX_Pipeline_Stage|Instruction_EX [18] & (\IF_ID_Pipeline_Stage|Instruction_ID [24] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [19])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (!\ID_EX_Pipeline_Stage|Instruction_EX [18] & (\IF_ID_Pipeline_Stage|Instruction_ID [24] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [19]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|PC_Enable~1_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|PC_Enable~1 .lut_mask = 16'h9009;
defparam \Hazard_Handling_Unit|PC_Enable~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N24
cycloneii_lcell_comb \Hazard_Handling_Unit|PC_Enable~2 (
// Equation(s):
// \Hazard_Handling_Unit|PC_Enable~2_combout  = (\Hazard_Handling_Unit|PC_Enable~0_combout  & (\Hazard_Handling_Unit|PC_Enable~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [25] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [20]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datab(\Hazard_Handling_Unit|PC_Enable~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.datad(\Hazard_Handling_Unit|PC_Enable~1_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|PC_Enable~2_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|PC_Enable~2 .lut_mask = 16'h8400;
defparam \Hazard_Handling_Unit|PC_Enable~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N26
cycloneii_lcell_comb \Hazard_Handling_Unit|PC_Enable~4 (
// Equation(s):
// \Hazard_Handling_Unit|PC_Enable~4_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (\ID_EX_Pipeline_Stage|Instruction_EX [18] & (\ID_EX_Pipeline_Stage|Instruction_EX [19] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (!\ID_EX_Pipeline_Stage|Instruction_EX [18] & (\ID_EX_Pipeline_Stage|Instruction_EX [19] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|PC_Enable~4_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|PC_Enable~4 .lut_mask = 16'h9009;
defparam \Hazard_Handling_Unit|PC_Enable~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N0
cycloneii_lcell_comb \Hazard_Handling_Unit|PC_Enable~5 (
// Equation(s):
// \Hazard_Handling_Unit|PC_Enable~5_combout  = (\Hazard_Handling_Unit|PC_Enable~4_combout  & (\ID_EX_Pipeline_Stage|Instruction_EX [20] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [20])))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.datac(\Hazard_Handling_Unit|PC_Enable~4_combout ),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|PC_Enable~5_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|PC_Enable~5 .lut_mask = 16'hC030;
defparam \Hazard_Handling_Unit|PC_Enable~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N30
cycloneii_lcell_comb \Hazard_Handling_Unit|PC_Enable~3 (
// Equation(s):
// \Hazard_Handling_Unit|PC_Enable~3_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\ID_EX_Pipeline_Stage|Instruction_EX [16] & (\IF_ID_Pipeline_Stage|Instruction_ID [17] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [17])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (!\ID_EX_Pipeline_Stage|Instruction_EX [16] & (\IF_ID_Pipeline_Stage|Instruction_ID [17] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|PC_Enable~3_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|PC_Enable~3 .lut_mask = 16'h8241;
defparam \Hazard_Handling_Unit|PC_Enable~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N12
cycloneii_lcell_comb \Hazard_Handling_Unit|PC_Enable~6 (
// Equation(s):
// \Hazard_Handling_Unit|PC_Enable~6_combout  = (\ID_EX_Pipeline_Stage|MemRead_EX~regout  & ((\Hazard_Handling_Unit|PC_Enable~2_combout ) # ((\Hazard_Handling_Unit|PC_Enable~5_combout  & \Hazard_Handling_Unit|PC_Enable~3_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|MemRead_EX~regout ),
	.datab(\Hazard_Handling_Unit|PC_Enable~2_combout ),
	.datac(\Hazard_Handling_Unit|PC_Enable~5_combout ),
	.datad(\Hazard_Handling_Unit|PC_Enable~3_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|PC_Enable~6_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|PC_Enable~6 .lut_mask = 16'hA888;
defparam \Hazard_Handling_Unit|PC_Enable~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N26
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[28]~15 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[28]~15_combout  = (\IF_PC_Reg|PC_IF [5] & (!\IF_PC_Reg|PC_IF [7] & (\IF_Instruction_Memory|Instruction_Memory~3_combout  & \IF_Instruction_Memory|Instruction_IF[29]~9_combout )))

	.dataa(\IF_PC_Reg|PC_IF [5]),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(\IF_Instruction_Memory|Instruction_Memory~3_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[29]~9_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[28]~15_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[28]~15 .lut_mask = 16'h2000;
defparam \IF_Instruction_Memory|Instruction_IF[28]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N24
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[28]~19 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[28]~19_combout  = (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_Instruction_Memory|Instruction_IF[22]~7_combout  & ((\IF_Instruction_Memory|Instruction_IF[28]~18_combout ) # 
// (\IF_Instruction_Memory|Instruction_IF[28]~15_combout ))))

	.dataa(\IF_Instruction_Memory|Instruction_IF[28]~18_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[28]~15_combout ),
	.datac(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[28]~19_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[28]~19 .lut_mask = 16'h0E00;
defparam \IF_Instruction_Memory|Instruction_IF[28]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y29_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[28]~19_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [28]));

// Location: LCCOMB_X42_Y29_N28
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Control_NOP~0 (
// Equation(s):
// \Hazard_Handling_Unit|ID_Control_NOP~0_combout  = (\ID_EX_Pipeline_Stage|RegWrite_EX~regout  & (\IF_ID_Pipeline_Stage|Instruction_ID [28] & (!\IF_ID_Pipeline_Stage|Instruction_ID [27] & \ID_Control|Decoder0~1_combout )))

	.dataa(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.datad(\ID_Control|Decoder0~1_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Control_NOP~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Control_NOP~0 .lut_mask = 16'h0800;
defparam \Hazard_Handling_Unit|ID_Control_NOP~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N16
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Control_NOP~7 (
// Equation(s):
// \Hazard_Handling_Unit|ID_Control_NOP~7_combout  = (!\Hazard_Handling_Unit|PC_Enable~6_combout  & (((!\Hazard_Handling_Unit|ID_Control_NOP~3_combout  & !\Hazard_Handling_Unit|ID_Control_NOP~6_combout )) # (!\Hazard_Handling_Unit|ID_Control_NOP~0_combout 
// )))

	.dataa(\Hazard_Handling_Unit|ID_Control_NOP~3_combout ),
	.datab(\Hazard_Handling_Unit|ID_Control_NOP~6_combout ),
	.datac(\Hazard_Handling_Unit|PC_Enable~6_combout ),
	.datad(\Hazard_Handling_Unit|ID_Control_NOP~0_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Control_NOP~7 .lut_mask = 16'h010F;
defparam \Hazard_Handling_Unit|ID_Control_NOP~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y28_N9
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5]));

// Location: LCCOMB_X38_Y29_N24
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~32 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~32_combout  = (\IF_PC_Reg|PC_IF [0]) # ((\IF_PC_Reg|PC_IF [4] & ((\IF_PC_Reg|PC_IF [2]) # (!\IF_PC_Reg|PC_IF [6]))) # (!\IF_PC_Reg|PC_IF [4] & ((\IF_PC_Reg|PC_IF [6]))))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [6]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~32_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~32 .lut_mask = 16'hFDEE;
defparam \IF_Instruction_Memory|Instruction_Memory~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N2
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[1]~46 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[1]~46_combout  = (\IF_PC_Reg|PC_IF [6] & (\IF_PC_Reg|PC_IF [4] & \IF_Instruction_Memory|Instruction_Memory~4_combout ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_Instruction_Memory|Instruction_Memory~4_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[1]~46_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[1]~46 .lut_mask = 16'hC000;
defparam \IF_Instruction_Memory|Instruction_IF[1]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y29_N6
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[1]~47 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[1]~47_combout  = (\IF_PC_Reg|PC_IF [3] & ((\IF_Instruction_Memory|Instruction_IF[1]~46_combout ) # ((!\IF_PC_Reg|PC_IF [5] & !\IF_Instruction_Memory|Instruction_Memory~32_combout ))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [5]),
	.datac(\IF_Instruction_Memory|Instruction_Memory~32_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[1]~46_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[1]~47_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[1]~47 .lut_mask = 16'hAA02;
defparam \IF_Instruction_Memory|Instruction_IF[1]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N30
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[1]~48 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[1]~48_combout  = (\IF_PC_Reg|PC_IF [7] & (\IF_Instruction_Memory|Instruction_IF[1]~47_combout  & (!\MEM_Branch_AND|PCSrc_MEM~combout  & \IF_Instruction_Memory|Instruction_IF[22]~7_combout )))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_Instruction_Memory|Instruction_IF[1]~47_combout ),
	.datac(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[1]~48_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[1]~48 .lut_mask = 16'h0800;
defparam \IF_Instruction_Memory|Instruction_IF[1]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y29_N31
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[1]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [1]));

// Location: LCCOMB_X34_Y28_N2
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[2]~0 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[2]~0_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2] & (\IF_ID_Pipeline_Stage|Instruction_ID [0] $ (VCC))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2] & (\IF_ID_Pipeline_Stage|Instruction_ID [0] & VCC))
// \EX_PC_Add|Branch_Dest_EX[2]~1  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2] & \IF_ID_Pipeline_Stage|Instruction_ID [0]))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [2]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [0]),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_PC_Add|Branch_Dest_EX[2]~0_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[2]~1 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[2]~0 .lut_mask = 16'h6688;
defparam \EX_PC_Add|Branch_Dest_EX[2]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N8
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[5]~6 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[5]~6_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [7] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5] & (\EX_PC_Add|Branch_Dest_EX[4]~5  & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5] & (!\EX_PC_Add|Branch_Dest_EX[4]~5 )))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [7] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5] & (!\EX_PC_Add|Branch_Dest_EX[4]~5 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5] & ((\EX_PC_Add|Branch_Dest_EX[4]~5 ) # (GND)))))
// \EX_PC_Add|Branch_Dest_EX[5]~7  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [7] & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5] & !\EX_PC_Add|Branch_Dest_EX[4]~5 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [7] & ((!\EX_PC_Add|Branch_Dest_EX[4]~5 ) # 
// (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[4]~5 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[5]~6_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[5]~7 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[5]~6 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[5]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N6
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[5]~0 (
// Equation(s):
// \IF_PC_Reg|PC_IF[5]~0_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[5]~6_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[5]~6_combout ),
	.datab(\EX_PC_Add|Branch_Dest_EX[5]~6_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[5]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[5]~0 .lut_mask = 16'hCCAA;
defparam \IF_PC_Reg|PC_IF[5]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N10
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~21 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~21_combout  = (\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Reg|PC_IF [0] & (\IF_PC_Reg|PC_IF [2] & \IF_PC_Reg|PC_IF [5])) # (!\IF_PC_Reg|PC_IF [0] & (!\IF_PC_Reg|PC_IF [2] & !\IF_PC_Reg|PC_IF [5]))))

	.dataa(\IF_PC_Reg|PC_IF [0]),
	.datab(\IF_PC_Reg|PC_IF [3]),
	.datac(\IF_PC_Reg|PC_IF [2]),
	.datad(\IF_PC_Reg|PC_IF [5]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~21_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~21 .lut_mask = 16'h8004;
defparam \IF_Instruction_Memory|Instruction_Memory~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N8
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[7]~39 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[7]~39_combout  = (\IF_PC_Reg|PC_IF [4] & \IF_Instruction_Memory|Instruction_Memory~21_combout )

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_Memory~21_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[7]~39_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[7]~39 .lut_mask = 16'hAA00;
defparam \IF_Instruction_Memory|Instruction_IF[7]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N6
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[7]~40 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[7]~40_combout  = (\IF_Instruction_Memory|Instruction_IF[7]~30_combout  & (\IF_Instruction_Memory|Instruction_IF[7]~39_combout  & (\IF_Instruction_Memory|Instruction_IF[22]~7_combout  & 
// !\MEM_Branch_AND|PCSrc_MEM~combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[7]~30_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[7]~39_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[7]~40_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[7]~40 .lut_mask = 16'h0080;
defparam \IF_Instruction_Memory|Instruction_IF[7]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y26_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[7]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [7]));

// Location: LCFF_X36_Y28_N7
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[5]~0_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [5]));

// Location: LCCOMB_X36_Y26_N26
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[29]~20 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[29]~20_combout  = (!\IF_PC_Reg|PC_IF [0] & !\IF_PC_Reg|PC_IF [5])

	.dataa(\IF_PC_Reg|PC_IF [0]),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [5]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[29]~20_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[29]~20 .lut_mask = 16'h0055;
defparam \IF_Instruction_Memory|Instruction_IF[29]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N14
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[2]~44 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[2]~44_combout  = (\IF_Instruction_Memory|Instruction_IF[10]~43_combout  & ((\IF_PC_Reg|PC_IF [6]) # ((\IF_Instruction_Memory|Instruction_Memory~31_combout  & \IF_Instruction_Memory|Instruction_IF[29]~20_combout )))) # 
// (!\IF_Instruction_Memory|Instruction_IF[10]~43_combout  & (\IF_Instruction_Memory|Instruction_Memory~31_combout  & ((\IF_Instruction_Memory|Instruction_IF[29]~20_combout ))))

	.dataa(\IF_Instruction_Memory|Instruction_IF[10]~43_combout ),
	.datab(\IF_Instruction_Memory|Instruction_Memory~31_combout ),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_Instruction_Memory|Instruction_IF[29]~20_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[2]~44_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[2]~44 .lut_mask = 16'hECA0;
defparam \IF_Instruction_Memory|Instruction_IF[2]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[2]~45 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[2]~45_combout  = (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Reg|PC_IF [7] & (\IF_Instruction_Memory|Instruction_IF[2]~44_combout  & \IF_Instruction_Memory|Instruction_IF[22]~7_combout )))

	.dataa(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(\IF_Instruction_Memory|Instruction_IF[2]~44_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[2]~45_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[2]~45 .lut_mask = 16'h4000;
defparam \IF_Instruction_Memory|Instruction_IF[2]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[2]~45_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [2]));

// Location: LCFF_X35_Y26_N15
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[4]~28_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [4]));

// Location: LCCOMB_X35_Y26_N18
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~49 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~49_combout  = (\IF_Instruction_Memory|Instruction_IF[22]~7_combout  & (!\IF_PC_Reg|PC_IF [0] & !\MEM_Branch_AND|PCSrc_MEM~combout ))

	.dataa(vcc),
	.datab(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.datac(\IF_PC_Reg|PC_IF [0]),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~49_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~49 .lut_mask = 16'h000C;
defparam \IF_Instruction_Memory|Instruction_IF[0]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N24
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[0]~53 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[0]~53_combout  = (\IF_Instruction_Memory|Instruction_IF[0]~52_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~49_combout  & (\IF_Instruction_Memory|Instruction_IF[0]~50_combout  $ (!\IF_PC_Reg|PC_IF [4]))))

	.dataa(\IF_Instruction_Memory|Instruction_IF[0]~52_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[0]~50_combout ),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_Instruction_Memory|Instruction_IF[0]~49_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[0]~53_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[0]~53 .lut_mask = 16'h8200;
defparam \IF_Instruction_Memory|Instruction_IF[0]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[0]~53_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [0]));

// Location: LCCOMB_X35_Y26_N30
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[2]~26 (
// Equation(s):
// \IF_PC_Reg|PC_IF[2]~26_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[2]~0_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[2]~0_combout ),
	.datab(\EX_PC_Add|Branch_Dest_EX[2]~0_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[2]~26_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[2]~26 .lut_mask = 16'hCCAA;
defparam \IF_PC_Reg|PC_IF[2]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N31
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[2]~26_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [2]));

// Location: LCCOMB_X34_Y26_N4
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[29]~9 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[29]~9_combout  = (!\IF_PC_Reg|PC_IF [2] & (!\IF_PC_Reg|PC_IF [4] & !\IF_PC_Reg|PC_IF [3]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[29]~9_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[29]~9 .lut_mask = 16'h0003;
defparam \IF_Instruction_Memory|Instruction_IF[29]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[10]~43 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[10]~43_combout  = (\IF_PC_Reg|PC_IF [4] & (\IF_Instruction_Memory|Instruction_Memory~4_combout  & \IF_PC_Reg|PC_IF [3]))

	.dataa(\IF_PC_Reg|PC_IF [4]),
	.datab(vcc),
	.datac(\IF_Instruction_Memory|Instruction_Memory~4_combout ),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[10]~43_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[10]~43 .lut_mask = 16'hA000;
defparam \IF_Instruction_Memory|Instruction_IF[10]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N22
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[15]~66 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[15]~66_combout  = (\IF_Instruction_Memory|Instruction_IF[10]~43_combout ) # ((!\IF_PC_Reg|PC_IF [0] & (\IF_Instruction_Memory|Instruction_IF[29]~9_combout  & !\IF_PC_Reg|PC_IF [5])))

	.dataa(\IF_PC_Reg|PC_IF [0]),
	.datab(\IF_Instruction_Memory|Instruction_IF[29]~9_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[10]~43_combout ),
	.datad(\IF_PC_Reg|PC_IF [5]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[15]~66_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[15]~66 .lut_mask = 16'hF0F4;
defparam \IF_Instruction_Memory|Instruction_IF[15]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N24
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[15]~67 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[15]~67_combout  = (\IF_Instruction_Memory|Instruction_IF[7]~30_combout  & (\IF_Instruction_Memory|Instruction_IF[15]~66_combout  & (\IF_Instruction_Memory|Instruction_IF[22]~7_combout  & 
// !\MEM_Branch_AND|PCSrc_MEM~combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[7]~30_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[15]~66_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[15]~67_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[15]~67 .lut_mask = 16'h0080;
defparam \IF_Instruction_Memory|Instruction_IF[15]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y26_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[15]~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [15]));

// Location: LCCOMB_X35_Y28_N10
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[6]~8 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[6]~8_combout  = (\IF_PC_Reg|PC_IF [6] & (\IF_PC_Add|PC_Plus_4_IF[5]~7  $ (GND))) # (!\IF_PC_Reg|PC_IF [6] & (!\IF_PC_Add|PC_Plus_4_IF[5]~7  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[6]~9  = CARRY((\IF_PC_Reg|PC_IF [6] & !\IF_PC_Add|PC_Plus_4_IF[5]~7 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[5]~7 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[6]~9 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[6]~8 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N14
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[8]~12 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[8]~12_combout  = (\IF_PC_Reg|PC_IF [8] & (\IF_PC_Add|PC_Plus_4_IF[7]~11  $ (GND))) # (!\IF_PC_Reg|PC_IF [8] & (!\IF_PC_Add|PC_Plus_4_IF[7]~11  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[8]~13  = CARRY((\IF_PC_Reg|PC_IF [8] & !\IF_PC_Add|PC_Plus_4_IF[7]~11 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[7]~11 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[8]~13 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[8]~12 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y28_N15
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8]));

// Location: LCCOMB_X34_Y28_N10
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[6]~8 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[6]~8_combout  = ((\IF_ID_Pipeline_Stage|Instruction_ID [4] $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6] $ (!\EX_PC_Add|Branch_Dest_EX[5]~7 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[6]~9  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [4] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6]) # (!\EX_PC_Add|Branch_Dest_EX[5]~7 ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [4] & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6] & 
// !\EX_PC_Add|Branch_Dest_EX[5]~7 )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [4]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[5]~7 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[6]~8_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[6]~9 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[6]~8 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[6]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N12
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[7]~10 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[7]~10_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7] & ((\IF_ID_Pipeline_Stage|Instruction_ID [5] & (\EX_PC_Add|Branch_Dest_EX[6]~9  & VCC)) # (!\IF_ID_Pipeline_Stage|Instruction_ID [5] & (!\EX_PC_Add|Branch_Dest_EX[6]~9 )))) 
// # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7] & ((\IF_ID_Pipeline_Stage|Instruction_ID [5] & (!\EX_PC_Add|Branch_Dest_EX[6]~9 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [5] & ((\EX_PC_Add|Branch_Dest_EX[6]~9 ) # (GND)))))
// \EX_PC_Add|Branch_Dest_EX[7]~11  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7] & (!\IF_ID_Pipeline_Stage|Instruction_ID [5] & !\EX_PC_Add|Branch_Dest_EX[6]~9 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7] & ((!\EX_PC_Add|Branch_Dest_EX[6]~9 ) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [5]))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [7]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [5]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[6]~9 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[7]~10_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[7]~11 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[7]~10 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[7]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y28_N14
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[8]~12 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[8]~12_combout  = ((\IF_ID_Pipeline_Stage|Instruction_ID [7] $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8] $ (!\EX_PC_Add|Branch_Dest_EX[7]~11 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[8]~13  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [7] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8]) # (!\EX_PC_Add|Branch_Dest_EX[7]~11 ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [7] & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8] & 
// !\EX_PC_Add|Branch_Dest_EX[7]~11 )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [8]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[7]~11 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[8]~12_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[8]~13 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[8]~12 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[8]~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N0
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[8]~1 (
// Equation(s):
// \IF_PC_Reg|PC_IF[8]~1_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[8]~12_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[8]~12_combout ),
	.datab(\EX_PC_Add|Branch_Dest_EX[8]~12_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[8]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[8]~1 .lut_mask = 16'hCCAA;
defparam \IF_PC_Reg|PC_IF[8]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N1
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[8]~1_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [8]));

// Location: LCCOMB_X35_Y28_N16
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[9]~14 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[9]~14_combout  = (\IF_PC_Reg|PC_IF [9] & (!\IF_PC_Add|PC_Plus_4_IF[8]~13 )) # (!\IF_PC_Reg|PC_IF [9] & ((\IF_PC_Add|PC_Plus_4_IF[8]~13 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[9]~15  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[8]~13 ) # (!\IF_PC_Reg|PC_IF [9]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [9]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[8]~13 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[9]~15 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[9]~14 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[9]~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N10
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[9]~2 (
// Equation(s):
// \IF_PC_Reg|PC_IF[9]~2_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[9]~14_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[9]~14_combout )))

	.dataa(\EX_PC_Add|Branch_Dest_EX[9]~14_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[9]~14_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[9]~2_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[9]~2 .lut_mask = 16'hAACC;
defparam \IF_PC_Reg|PC_IF[9]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N11
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[9]~2_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [9]));

// Location: LCCOMB_X35_Y28_N18
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[10]~16 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[10]~16_combout  = (\IF_PC_Reg|PC_IF [10] & (\IF_PC_Add|PC_Plus_4_IF[9]~15  $ (GND))) # (!\IF_PC_Reg|PC_IF [10] & (!\IF_PC_Add|PC_Plus_4_IF[9]~15  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[10]~17  = CARRY((\IF_PC_Reg|PC_IF [10] & !\IF_PC_Add|PC_Plus_4_IF[9]~15 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [10]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[9]~15 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[10]~17 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[10]~16 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[10]~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N24
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[10]~3 (
// Equation(s):
// \IF_PC_Reg|PC_IF[10]~3_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[10]~16_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[10]~16_combout )))

	.dataa(\EX_PC_Add|Branch_Dest_EX[10]~16_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[10]~3_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[10]~3 .lut_mask = 16'hAACC;
defparam \IF_PC_Reg|PC_IF[10]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N12
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[7]~30 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[7]~30_combout  = (\IF_PC_Reg|PC_IF [6] & \IF_PC_Reg|PC_IF [7])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[7]~30_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[7]~30 .lut_mask = 16'hF000;
defparam \IF_Instruction_Memory|Instruction_IF[7]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N0
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[10]~54 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[10]~54_combout  = (\IF_Instruction_Memory|Instruction_IF[10]~43_combout  & (\IF_Instruction_Memory|Instruction_IF[7]~30_combout  & (\IF_Instruction_Memory|Instruction_IF[22]~7_combout  & 
// !\MEM_Branch_AND|PCSrc_MEM~combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[10]~43_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[7]~30_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[10]~54_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[10]~54 .lut_mask = 16'h0080;
defparam \IF_Instruction_Memory|Instruction_IF[10]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y26_N1
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[10]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [10]));

// Location: LCFF_X36_Y28_N25
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[10]~3_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [10]));

// Location: LCCOMB_X35_Y28_N20
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[11]~18 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[11]~18_combout  = (\IF_PC_Reg|PC_IF [11] & (!\IF_PC_Add|PC_Plus_4_IF[10]~17 )) # (!\IF_PC_Reg|PC_IF [11] & ((\IF_PC_Add|PC_Plus_4_IF[10]~17 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[11]~19  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[10]~17 ) # (!\IF_PC_Reg|PC_IF [11]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[10]~17 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[11]~19 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[11]~18 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y28_N21
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11]));

// Location: LCFF_X35_Y28_N19
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[10]~16_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [10]));

// Location: LCCOMB_X34_Y28_N20
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[11]~18 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[11]~18_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [10] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11] & (\EX_PC_Add|Branch_Dest_EX[10]~17  & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11] & 
// (!\EX_PC_Add|Branch_Dest_EX[10]~17 )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [10] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11] & (!\EX_PC_Add|Branch_Dest_EX[10]~17 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11] & ((\EX_PC_Add|Branch_Dest_EX[10]~17 ) # 
// (GND)))))
// \EX_PC_Add|Branch_Dest_EX[11]~19  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [10] & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11] & !\EX_PC_Add|Branch_Dest_EX[10]~17 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [10] & ((!\EX_PC_Add|Branch_Dest_EX[10]~17 ) # 
// (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [11]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[10]~17 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[11]~18_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[11]~19 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[11]~18 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[11]~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N30
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[11]~4 (
// Equation(s):
// \IF_PC_Reg|PC_IF[11]~4_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[11]~18_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[11]~18_combout ),
	.datab(\EX_PC_Add|Branch_Dest_EX[11]~18_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[11]~4_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[11]~4 .lut_mask = 16'hCCAA;
defparam \IF_PC_Reg|PC_IF[11]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N31
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[11]~4_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [11]));

// Location: LCCOMB_X35_Y28_N22
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[12]~20 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[12]~20_combout  = (\IF_PC_Reg|PC_IF [12] & (\IF_PC_Add|PC_Plus_4_IF[11]~19  $ (GND))) # (!\IF_PC_Reg|PC_IF [12] & (!\IF_PC_Add|PC_Plus_4_IF[11]~19  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[12]~21  = CARRY((\IF_PC_Reg|PC_IF [12] & !\IF_PC_Add|PC_Plus_4_IF[11]~19 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [12]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[11]~19 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[12]~21 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[12]~20 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[12]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N12
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[12]~5 (
// Equation(s):
// \IF_PC_Reg|PC_IF[12]~5_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[12]~20_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[12]~20_combout )))

	.dataa(\EX_PC_Add|Branch_Dest_EX[12]~20_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[12]~5_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[12]~5 .lut_mask = 16'hAACC;
defparam \IF_PC_Reg|PC_IF[12]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N13
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[12]~5_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [12]));

// Location: LCCOMB_X35_Y28_N24
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[13]~22 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[13]~22_combout  = (\IF_PC_Reg|PC_IF [13] & (!\IF_PC_Add|PC_Plus_4_IF[12]~21 )) # (!\IF_PC_Reg|PC_IF [13] & ((\IF_PC_Add|PC_Plus_4_IF[12]~21 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[13]~23  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[12]~21 ) # (!\IF_PC_Reg|PC_IF [13]))

	.dataa(\IF_PC_Reg|PC_IF [13]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[12]~21 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[13]~23 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[13]~22 .lut_mask = 16'h5A5F;
defparam \IF_PC_Add|PC_Plus_4_IF[13]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N26
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[14]~24 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[14]~24_combout  = (\IF_PC_Reg|PC_IF [14] & (\IF_PC_Add|PC_Plus_4_IF[13]~23  $ (GND))) # (!\IF_PC_Reg|PC_IF [14] & (!\IF_PC_Add|PC_Plus_4_IF[13]~23  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[14]~25  = CARRY((\IF_PC_Reg|PC_IF [14] & !\IF_PC_Add|PC_Plus_4_IF[13]~23 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [14]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[13]~23 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[14]~25 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[14]~24 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[14]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N28
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[14]~7 (
// Equation(s):
// \IF_PC_Reg|PC_IF[14]~7_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[14]~24_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[14]~24_combout )))

	.dataa(\EX_PC_Add|Branch_Dest_EX[14]~24_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[14]~24_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[14]~7_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[14]~7 .lut_mask = 16'hAACC;
defparam \IF_PC_Reg|PC_IF[14]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N29
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[14]~7_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [14]));

// Location: LCCOMB_X35_Y28_N28
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[15]~26 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[15]~26_combout  = (\IF_PC_Reg|PC_IF [15] & (!\IF_PC_Add|PC_Plus_4_IF[14]~25 )) # (!\IF_PC_Reg|PC_IF [15] & ((\IF_PC_Add|PC_Plus_4_IF[14]~25 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[15]~27  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[14]~25 ) # (!\IF_PC_Reg|PC_IF [15]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[14]~25 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[15]~27 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[15]~26 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y28_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15]));

// Location: LCFF_X35_Y28_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [13]));

// Location: LCFF_X35_Y28_N23
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[12]~20_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [12]));

// Location: LCCOMB_X34_Y28_N28
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[15]~26 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[15]~26_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [13] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15] & (\EX_PC_Add|Branch_Dest_EX[14]~25  & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15] & 
// (!\EX_PC_Add|Branch_Dest_EX[14]~25 )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [13] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15] & (!\EX_PC_Add|Branch_Dest_EX[14]~25 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15] & ((\EX_PC_Add|Branch_Dest_EX[14]~25 ) # 
// (GND)))))
// \EX_PC_Add|Branch_Dest_EX[15]~27  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [13] & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15] & !\EX_PC_Add|Branch_Dest_EX[14]~25 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [13] & ((!\EX_PC_Add|Branch_Dest_EX[14]~25 ) # 
// (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [13]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[14]~25 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[15]~26_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[15]~27 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[15]~26 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[15]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y28_N0
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[15]~8 (
// Equation(s):
// \IF_PC_Reg|PC_IF[15]~8_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[15]~26_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ))

	.dataa(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[15]~26_combout ),
	.datac(vcc),
	.datad(\EX_PC_Add|Branch_Dest_EX[15]~26_combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[15]~8_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[15]~8 .lut_mask = 16'hEE44;
defparam \IF_PC_Reg|PC_IF[15]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N12
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~36 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~36_combout  = (!\IF_PC_Reg|PC_IF [4] & (\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Reg|PC_IF [3]) # (\IF_PC_Reg|PC_IF [2]))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_PC_Reg|PC_IF [7]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~36_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~36 .lut_mask = 16'h0E00;
defparam \IF_Instruction_Memory|Instruction_Memory~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y29_N18
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[13]~61 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[13]~61_combout  = (\IF_Instruction_Memory|Instruction_IF[29]~20_combout  & ((\IF_PC_Reg|PC_IF [6] & ((\IF_Instruction_Memory|Instruction_Memory~36_combout ))) # (!\IF_PC_Reg|PC_IF [6] & 
// (\IF_Instruction_Memory|Instruction_Memory~23_combout ))))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~23_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[29]~20_combout ),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_Instruction_Memory|Instruction_Memory~36_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[13]~61_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[13]~61 .lut_mask = 16'hC808;
defparam \IF_Instruction_Memory|Instruction_IF[13]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y26_N2
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[13]~62 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[13]~62_combout  = (\IF_Instruction_Memory|Instruction_IF[22]~7_combout  & (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_Instruction_Memory|Instruction_Memory~33_combout ) # 
// (\IF_Instruction_Memory|Instruction_IF[13]~61_combout ))))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~33_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[13]~61_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[13]~62_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[13]~62 .lut_mask = 16'h00E0;
defparam \IF_Instruction_Memory|Instruction_IF[13]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y26_N3
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[13]~62_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [13]));

// Location: LCFF_X35_Y28_N1
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[15]~8_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [15]));

// Location: LCCOMB_X35_Y28_N30
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[16]~28 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[16]~28_combout  = (\IF_PC_Reg|PC_IF [16] & (\IF_PC_Add|PC_Plus_4_IF[15]~27  $ (GND))) # (!\IF_PC_Reg|PC_IF [16] & (!\IF_PC_Add|PC_Plus_4_IF[15]~27  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[16]~29  = CARRY((\IF_PC_Reg|PC_IF [16] & !\IF_PC_Add|PC_Plus_4_IF[15]~27 ))

	.dataa(\IF_PC_Reg|PC_IF [16]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[15]~27 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[16]~29 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[16]~28 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[16]~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N0
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[17]~30 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[17]~30_combout  = (\IF_PC_Reg|PC_IF [17] & (!\IF_PC_Add|PC_Plus_4_IF[16]~29 )) # (!\IF_PC_Reg|PC_IF [17] & ((\IF_PC_Add|PC_Plus_4_IF[16]~29 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[17]~31  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[16]~29 ) # (!\IF_PC_Reg|PC_IF [17]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[16]~29 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[17]~31 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[17]~30 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y27_N1
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17]));

// Location: LCFF_X35_Y28_N31
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[16]~28_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [16]));

// Location: LCCOMB_X34_Y27_N0
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[17]~30 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[17]~30_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17] & (\EX_PC_Add|Branch_Dest_EX[16]~29  & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17] & 
// (!\EX_PC_Add|Branch_Dest_EX[16]~29 )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17] & (!\EX_PC_Add|Branch_Dest_EX[16]~29 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17] & ((\EX_PC_Add|Branch_Dest_EX[16]~29 ) # 
// (GND)))))
// \EX_PC_Add|Branch_Dest_EX[17]~31  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17] & !\EX_PC_Add|Branch_Dest_EX[16]~29 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((!\EX_PC_Add|Branch_Dest_EX[16]~29 ) # 
// (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [17]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[16]~29 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[17]~30_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[17]~31 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[17]~30 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[17]~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N0
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[17]~10 (
// Equation(s):
// \IF_PC_Reg|PC_IF[17]~10_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[17]~30_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[17]~30_combout ),
	.datab(\EX_PC_Add|Branch_Dest_EX[17]~30_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[17]~10_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[17]~10 .lut_mask = 16'hCCAA;
defparam \IF_PC_Reg|PC_IF[17]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y27_N1
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[17]~10_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [17]));

// Location: LCCOMB_X35_Y27_N2
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[18]~32 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[18]~32_combout  = (\IF_PC_Reg|PC_IF [18] & (\IF_PC_Add|PC_Plus_4_IF[17]~31  $ (GND))) # (!\IF_PC_Reg|PC_IF [18] & (!\IF_PC_Add|PC_Plus_4_IF[17]~31  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[18]~33  = CARRY((\IF_PC_Reg|PC_IF [18] & !\IF_PC_Add|PC_Plus_4_IF[17]~31 ))

	.dataa(\IF_PC_Reg|PC_IF [18]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[17]~31 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[18]~33 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[18]~32 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[18]~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X35_Y27_N6
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[20]~36 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[20]~36_combout  = (\IF_PC_Reg|PC_IF [20] & (\IF_PC_Add|PC_Plus_4_IF[19]~35  $ (GND))) # (!\IF_PC_Reg|PC_IF [20] & (!\IF_PC_Add|PC_Plus_4_IF[19]~35  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[20]~37  = CARRY((\IF_PC_Reg|PC_IF [20] & !\IF_PC_Add|PC_Plus_4_IF[19]~35 ))

	.dataa(\IF_PC_Reg|PC_IF [20]),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[19]~35 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[20]~37 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[20]~36 .lut_mask = 16'hA50A;
defparam \IF_PC_Add|PC_Plus_4_IF[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y27_N7
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20]));

// Location: LCFF_X35_Y27_N3
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[18]~32_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [18]));

// Location: LCCOMB_X34_Y27_N6
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[20]~36 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[20]~36_combout  = ((\IF_ID_Pipeline_Stage|Instruction_ID [15] $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20] $ (!\EX_PC_Add|Branch_Dest_EX[19]~35 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[20]~37  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20]) # (!\EX_PC_Add|Branch_Dest_EX[19]~35 ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID 
// [20] & !\EX_PC_Add|Branch_Dest_EX[19]~35 )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [20]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[19]~35 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[20]~36_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[20]~37 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[20]~36 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[20]~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X34_Y27_N8
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[21]~38 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[21]~38_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21] & (\EX_PC_Add|Branch_Dest_EX[20]~37  & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21] & 
// (!\EX_PC_Add|Branch_Dest_EX[20]~37 )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21] & (!\EX_PC_Add|Branch_Dest_EX[20]~37 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21] & ((\EX_PC_Add|Branch_Dest_EX[20]~37 ) # 
// (GND)))))
// \EX_PC_Add|Branch_Dest_EX[21]~39  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21] & !\EX_PC_Add|Branch_Dest_EX[20]~37 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((!\EX_PC_Add|Branch_Dest_EX[20]~37 ) # 
// (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[20]~37 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[21]~38_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[21]~39 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[21]~38 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N14
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[21]~14 (
// Equation(s):
// \IF_PC_Reg|PC_IF[21]~14_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[21]~38_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.datab(\EX_PC_Add|Branch_Dest_EX[21]~38_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[21]~14_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[21]~14 .lut_mask = 16'hCCAA;
defparam \IF_PC_Reg|PC_IF[21]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y27_N15
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[21]~14_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [21]));

// Location: LCCOMB_X35_Y27_N8
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[21]~38 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[21]~38_combout  = (\IF_PC_Reg|PC_IF [21] & (!\IF_PC_Add|PC_Plus_4_IF[20]~37 )) # (!\IF_PC_Reg|PC_IF [21] & ((\IF_PC_Add|PC_Plus_4_IF[20]~37 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[21]~39  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[20]~37 ) # (!\IF_PC_Reg|PC_IF [21]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [21]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[20]~37 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[21]~39 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[21]~38 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[21]~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y27_N9
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[21]~38_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [21]));

// Location: LCCOMB_X34_Y27_N10
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[22]~40 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[22]~40_combout  = ((\IF_ID_Pipeline_Stage|Instruction_ID [15] $ (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22] $ (!\EX_PC_Add|Branch_Dest_EX[21]~39 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[22]~41  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22]) # (!\EX_PC_Add|Branch_Dest_EX[21]~39 ))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID 
// [22] & !\EX_PC_Add|Branch_Dest_EX[21]~39 )))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[21]~39 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[22]~40_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[22]~41 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[22]~40 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N12
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[22]~15 (
// Equation(s):
// \IF_PC_Reg|PC_IF[22]~15_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[22]~40_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.datab(\EX_PC_Add|Branch_Dest_EX[22]~40_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[22]~15_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[22]~15 .lut_mask = 16'hCCAA;
defparam \IF_PC_Reg|PC_IF[22]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y27_N13
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[22]~15_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [22]));

// Location: LCCOMB_X35_Y27_N10
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[22]~40 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[22]~40_combout  = (\IF_PC_Reg|PC_IF [22] & (\IF_PC_Add|PC_Plus_4_IF[21]~39  $ (GND))) # (!\IF_PC_Reg|PC_IF [22] & (!\IF_PC_Add|PC_Plus_4_IF[21]~39  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[22]~41  = CARRY((\IF_PC_Reg|PC_IF [22] & !\IF_PC_Add|PC_Plus_4_IF[21]~39 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [22]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[21]~39 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[22]~41 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[22]~40 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[22]~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y27_N11
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[22]~40_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [22]));

// Location: LCCOMB_X34_Y27_N12
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[23]~42 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[23]~42_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23] & (\EX_PC_Add|Branch_Dest_EX[22]~41  & VCC)) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23] & 
// (!\EX_PC_Add|Branch_Dest_EX[22]~41 )))) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23] & (!\EX_PC_Add|Branch_Dest_EX[22]~41 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23] & ((\EX_PC_Add|Branch_Dest_EX[22]~41 ) # 
// (GND)))))
// \EX_PC_Add|Branch_Dest_EX[23]~43  = CARRY((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23] & !\EX_PC_Add|Branch_Dest_EX[22]~41 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((!\EX_PC_Add|Branch_Dest_EX[22]~41 ) # 
// (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[22]~41 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[23]~42_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[23]~43 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[23]~42 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N26
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[23]~16 (
// Equation(s):
// \IF_PC_Reg|PC_IF[23]~16_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[23]~42_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.datab(\EX_PC_Add|Branch_Dest_EX[23]~42_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[23]~16_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[23]~16 .lut_mask = 16'hCCAA;
defparam \IF_PC_Reg|PC_IF[23]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[21]~23 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[21]~23_combout  = (\IF_Instruction_Memory|Instruction_IF[21]~22_combout  & (\IF_Instruction_Memory|Instruction_IF[29]~20_combout  & (\IF_Instruction_Memory|Instruction_IF[22]~7_combout  & 
// !\MEM_Branch_AND|PCSrc_MEM~combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[21]~22_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[29]~20_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[21]~23_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[21]~23 .lut_mask = 16'h0080;
defparam \IF_Instruction_Memory|Instruction_IF[21]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y28_N17
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[21]~23_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [21]));

// Location: LCFF_X38_Y27_N27
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[23]~16_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [23]));

// Location: LCCOMB_X35_Y27_N12
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[23]~42 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[23]~42_combout  = (\IF_PC_Reg|PC_IF [23] & (!\IF_PC_Add|PC_Plus_4_IF[22]~41 )) # (!\IF_PC_Reg|PC_IF [23] & ((\IF_PC_Add|PC_Plus_4_IF[22]~41 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[23]~43  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[22]~41 ) # (!\IF_PC_Reg|PC_IF [23]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [23]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[22]~41 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[23]~43 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[23]~42 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[23]~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y27_N13
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[23]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [23]));

// Location: LCCOMB_X34_Y27_N14
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[24]~44 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[24]~44_combout  = ((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24] $ (\IF_ID_Pipeline_Stage|Instruction_ID [15] $ (!\EX_PC_Add|Branch_Dest_EX[23]~43 )))) # (GND)
// \EX_PC_Add|Branch_Dest_EX[24]~45  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15]) # (!\EX_PC_Add|Branch_Dest_EX[23]~43 ))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24] & (\IF_ID_Pipeline_Stage|Instruction_ID 
// [15] & !\EX_PC_Add|Branch_Dest_EX[23]~43 )))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [24]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[23]~43 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[24]~44_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[24]~45 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[24]~44 .lut_mask = 16'h698E;
defparam \EX_PC_Add|Branch_Dest_EX[24]~44 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N0
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[24]~17 (
// Equation(s):
// \IF_PC_Reg|PC_IF[24]~17_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[24]~44_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[24]~44_combout ),
	.datab(\EX_PC_Add|Branch_Dest_EX[24]~44_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[24]~17_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[24]~17 .lut_mask = 16'hCCAA;
defparam \IF_PC_Reg|PC_IF[24]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y27_N1
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[24]~17_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [24]));

// Location: LCCOMB_X35_Y27_N18
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[26]~48 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[26]~48_combout  = (\IF_PC_Reg|PC_IF [26] & (\IF_PC_Add|PC_Plus_4_IF[25]~47  $ (GND))) # (!\IF_PC_Reg|PC_IF [26] & (!\IF_PC_Add|PC_Plus_4_IF[25]~47  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[26]~49  = CARRY((\IF_PC_Reg|PC_IF [26] & !\IF_PC_Add|PC_Plus_4_IF[25]~47 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [26]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[25]~47 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[26]~49 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[26]~48 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[26]~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N20
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[26]~19 (
// Equation(s):
// \IF_PC_Reg|PC_IF[26]~19_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[26]~48_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[26]~48_combout )))

	.dataa(\EX_PC_Add|Branch_Dest_EX[26]~48_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[26]~19_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[26]~19 .lut_mask = 16'hAACC;
defparam \IF_PC_Reg|PC_IF[26]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y27_N21
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[26]~19_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [26]));

// Location: LCCOMB_X35_Y27_N20
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[27]~50 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[27]~50_combout  = (\IF_PC_Reg|PC_IF [27] & (!\IF_PC_Add|PC_Plus_4_IF[26]~49 )) # (!\IF_PC_Reg|PC_IF [27] & ((\IF_PC_Add|PC_Plus_4_IF[26]~49 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[27]~51  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[26]~49 ) # (!\IF_PC_Reg|PC_IF [27]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [27]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[26]~49 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[27]~51 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[27]~50 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y27_N19
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[26]~48_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [26]));

// Location: LCCOMB_X34_Y27_N20
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[27]~50 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[27]~50_combout  = (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (\EX_PC_Add|Branch_Dest_EX[26]~49  & VCC)) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & 
// (!\EX_PC_Add|Branch_Dest_EX[26]~49 )))) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27] & ((\IF_ID_Pipeline_Stage|Instruction_ID [15] & (!\EX_PC_Add|Branch_Dest_EX[26]~49 )) # (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & ((\EX_PC_Add|Branch_Dest_EX[26]~49 ) 
// # (GND)))))
// \EX_PC_Add|Branch_Dest_EX[27]~51  = CARRY((\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27] & (!\IF_ID_Pipeline_Stage|Instruction_ID [15] & !\EX_PC_Add|Branch_Dest_EX[26]~49 )) # (!\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27] & ((!\EX_PC_Add|Branch_Dest_EX[26]~49 ) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [15]))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [27]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_PC_Add|Branch_Dest_EX[26]~49 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[27]~50_combout ),
	.cout(\EX_PC_Add|Branch_Dest_EX[27]~51 ));
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[27]~50 .lut_mask = 16'h9617;
defparam \EX_PC_Add|Branch_Dest_EX[27]~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N18
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[27]~20 (
// Equation(s):
// \IF_PC_Reg|PC_IF[27]~20_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[27]~50_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ))

	.dataa(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[27]~50_combout ),
	.datac(vcc),
	.datad(\EX_PC_Add|Branch_Dest_EX[27]~50_combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[27]~20_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[27]~20 .lut_mask = 16'hEE44;
defparam \IF_PC_Reg|PC_IF[27]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N14
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[25]~32 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[25]~32_combout  = (\IF_Instruction_Memory|Instruction_IF[25]~31_combout  & (\IF_Instruction_Memory|Instruction_IF[7]~30_combout  & (!\MEM_Branch_AND|PCSrc_MEM~combout  & 
// \IF_Instruction_Memory|Instruction_IF[22]~7_combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[25]~31_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[7]~30_combout ),
	.datac(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[25]~32_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[25]~32 .lut_mask = 16'h0800;
defparam \IF_Instruction_Memory|Instruction_IF[25]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y29_N27
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[25]~32_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [25]));

// Location: LCFF_X38_Y27_N19
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[27]~20_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [27]));

// Location: LCCOMB_X35_Y27_N22
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[28]~52 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[28]~52_combout  = (\IF_PC_Reg|PC_IF [28] & (\IF_PC_Add|PC_Plus_4_IF[27]~51  $ (GND))) # (!\IF_PC_Reg|PC_IF [28] & (!\IF_PC_Add|PC_Plus_4_IF[27]~51  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[28]~53  = CARRY((\IF_PC_Reg|PC_IF [28] & !\IF_PC_Add|PC_Plus_4_IF[27]~51 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [28]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[27]~51 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[28]~53 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[28]~52 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[28]~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N30
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[28]~21 (
// Equation(s):
// \IF_PC_Reg|PC_IF[28]~21_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[28]~52_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[28]~52_combout )))

	.dataa(\EX_PC_Add|Branch_Dest_EX[28]~52_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[28]~21_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[28]~21 .lut_mask = 16'hAACC;
defparam \IF_PC_Reg|PC_IF[28]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N26
cycloneii_lcell_comb \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder (
// Equation(s):
// \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder_combout  = \IF_PC_Add|PC_Plus_4_IF[28]~52_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Add|PC_Plus_4_IF[28]~52_combout ),
	.cin(gnd),
	.combout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder .lut_mask = 16'hFF00;
defparam \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y27_N27
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_ID_Pipeline_Stage|PC_Plus_4_ID[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28]));

// Location: LCFF_X36_Y27_N31
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[28]~21_combout ),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [28]));

// Location: LCCOMB_X35_Y27_N24
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[29]~54 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[29]~54_combout  = (\IF_PC_Reg|PC_IF [29] & (!\IF_PC_Add|PC_Plus_4_IF[28]~53 )) # (!\IF_PC_Reg|PC_IF [29] & ((\IF_PC_Add|PC_Plus_4_IF[28]~53 ) # (GND)))
// \IF_PC_Add|PC_Plus_4_IF[29]~55  = CARRY((!\IF_PC_Add|PC_Plus_4_IF[28]~53 ) # (!\IF_PC_Reg|PC_IF [29]))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [29]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[28]~53 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[29]~55 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[29]~54 .lut_mask = 16'h3C3F;
defparam \IF_PC_Add|PC_Plus_4_IF[29]~54 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N28
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[29]~22 (
// Equation(s):
// \IF_PC_Reg|PC_IF[29]~22_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[29]~54_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[29]~54_combout )))

	.dataa(\EX_PC_Add|Branch_Dest_EX[29]~54_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[29]~22_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[29]~22 .lut_mask = 16'hAACC;
defparam \IF_PC_Reg|PC_IF[29]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y27_N25
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[29]~54_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29]));

// Location: LCFF_X36_Y27_N29
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[29]~22_combout ),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [29]));

// Location: LCCOMB_X35_Y27_N26
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[30]~56 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[30]~56_combout  = (\IF_PC_Reg|PC_IF [30] & (\IF_PC_Add|PC_Plus_4_IF[29]~55  $ (GND))) # (!\IF_PC_Reg|PC_IF [30] & (!\IF_PC_Add|PC_Plus_4_IF[29]~55  & VCC))
// \IF_PC_Add|PC_Plus_4_IF[30]~57  = CARRY((\IF_PC_Reg|PC_IF [30] & !\IF_PC_Add|PC_Plus_4_IF[29]~55 ))

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [30]),
	.datac(vcc),
	.datad(vcc),
	.cin(\IF_PC_Add|PC_Plus_4_IF[29]~55 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.cout(\IF_PC_Add|PC_Plus_4_IF[30]~57 ));
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[30]~56 .lut_mask = 16'hC30C;
defparam \IF_PC_Add|PC_Plus_4_IF[30]~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N10
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[30]~23 (
// Equation(s):
// \IF_PC_Reg|PC_IF[30]~23_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[30]~56_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[30]~56_combout )))

	.dataa(\EX_PC_Add|Branch_Dest_EX[30]~56_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[30]~23_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[30]~23 .lut_mask = 16'hAACC;
defparam \IF_PC_Reg|PC_IF[30]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y27_N27
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[30]~56_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30]));

// Location: LCFF_X36_Y27_N11
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[30]~23_combout ),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [30]));

// Location: LCCOMB_X35_Y27_N28
cycloneii_lcell_comb \IF_PC_Add|PC_Plus_4_IF[31]~58 (
// Equation(s):
// \IF_PC_Add|PC_Plus_4_IF[31]~58_combout  = \IF_PC_Add|PC_Plus_4_IF[30]~57  $ (\IF_PC_Reg|PC_IF [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_PC_Reg|PC_IF [31]),
	.cin(\IF_PC_Add|PC_Plus_4_IF[30]~57 ),
	.combout(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Add|PC_Plus_4_IF[31]~58 .lut_mask = 16'h0FF0;
defparam \IF_PC_Add|PC_Plus_4_IF[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X35_Y27_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [31]));

// Location: LCCOMB_X34_Y27_N28
cycloneii_lcell_comb \EX_PC_Add|Branch_Dest_EX[31]~58 (
// Equation(s):
// \EX_PC_Add|Branch_Dest_EX[31]~58_combout  = \IF_ID_Pipeline_Stage|PC_Plus_4_ID [31] $ (\EX_PC_Add|Branch_Dest_EX[30]~57  $ (\IF_ID_Pipeline_Stage|Instruction_ID [15]))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [31]),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [15]),
	.cin(\EX_PC_Add|Branch_Dest_EX[30]~57 ),
	.combout(\EX_PC_Add|Branch_Dest_EX[31]~58_combout ),
	.cout());
// synopsys translate_off
defparam \EX_PC_Add|Branch_Dest_EX[31]~58 .lut_mask = 16'hC33C;
defparam \EX_PC_Add|Branch_Dest_EX[31]~58 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N4
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[31]~24 (
// Equation(s):
// \IF_PC_Reg|PC_IF[31]~24_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[31]~58_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ))

	.dataa(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[31]~58_combout ),
	.datac(vcc),
	.datad(\EX_PC_Add|Branch_Dest_EX[31]~58_combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[31]~24_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[31]~24 .lut_mask = 16'hEE44;
defparam \IF_PC_Reg|PC_IF[31]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y27_N5
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[31]~24_combout ),
	.sdata(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [31]));

// Location: LCCOMB_X36_Y27_N22
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[22]~6 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[22]~6_combout  = (!\IF_PC_Reg|PC_IF [30] & (!\IF_PC_Reg|PC_IF [29] & (!\IF_PC_Reg|PC_IF [31] & !\IF_PC_Reg|PC_IF [28])))

	.dataa(\IF_PC_Reg|PC_IF [30]),
	.datab(\IF_PC_Reg|PC_IF [29]),
	.datac(\IF_PC_Reg|PC_IF [31]),
	.datad(\IF_PC_Reg|PC_IF [28]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[22]~6_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[22]~6 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[22]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N28
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[20]~13 (
// Equation(s):
// \IF_PC_Reg|PC_IF[20]~13_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[20]~36_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[20]~36_combout ),
	.datab(\EX_PC_Add|Branch_Dest_EX[20]~36_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[20]~13_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[20]~13 .lut_mask = 16'hCCAA;
defparam \IF_PC_Reg|PC_IF[20]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y27_N29
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[20]~13_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [20]));

// Location: LCCOMB_X36_Y27_N18
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[22]~3 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[22]~3_combout  = (!\IF_PC_Reg|PC_IF [22] & (!\IF_PC_Reg|PC_IF [23] & (!\IF_PC_Reg|PC_IF [21] & !\IF_PC_Reg|PC_IF [20])))

	.dataa(\IF_PC_Reg|PC_IF [22]),
	.datab(\IF_PC_Reg|PC_IF [23]),
	.datac(\IF_PC_Reg|PC_IF [21]),
	.datad(\IF_PC_Reg|PC_IF [20]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[22]~3_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[22]~3 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[22]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[22]~0 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[22]~0_combout  = (!\IF_PC_Reg|PC_IF [9] & (!\IF_PC_Reg|PC_IF [8] & (!\IF_PC_Reg|PC_IF [10] & !\IF_PC_Reg|PC_IF [11])))

	.dataa(\IF_PC_Reg|PC_IF [9]),
	.datab(\IF_PC_Reg|PC_IF [8]),
	.datac(\IF_PC_Reg|PC_IF [10]),
	.datad(\IF_PC_Reg|PC_IF [11]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[22]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[22]~0 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[22]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N26
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[13]~6 (
// Equation(s):
// \IF_PC_Reg|PC_IF[13]~6_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[13]~22_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[13]~22_combout )))

	.dataa(\EX_PC_Add|Branch_Dest_EX[13]~22_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[13]~22_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[13]~6_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[13]~6 .lut_mask = 16'hAACC;
defparam \IF_PC_Reg|PC_IF[13]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N27
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[13]~6_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [13]));

// Location: LCCOMB_X36_Y28_N14
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[22]~1 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[22]~1_combout  = (!\IF_PC_Reg|PC_IF [12] & (!\IF_PC_Reg|PC_IF [13] & (!\IF_PC_Reg|PC_IF [15] & !\IF_PC_Reg|PC_IF [14])))

	.dataa(\IF_PC_Reg|PC_IF [12]),
	.datab(\IF_PC_Reg|PC_IF [13]),
	.datac(\IF_PC_Reg|PC_IF [15]),
	.datad(\IF_PC_Reg|PC_IF [14]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[22]~1_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[22]~1 .lut_mask = 16'h0001;
defparam \IF_Instruction_Memory|Instruction_IF[22]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N24
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[22]~4 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[22]~4_combout  = (\IF_Instruction_Memory|Instruction_IF[22]~2_combout  & (\IF_Instruction_Memory|Instruction_IF[22]~3_combout  & (\IF_Instruction_Memory|Instruction_IF[22]~0_combout  & 
// \IF_Instruction_Memory|Instruction_IF[22]~1_combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[22]~2_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[22]~3_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[22]~0_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[22]~1_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[22]~4_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[22]~4 .lut_mask = 16'h8000;
defparam \IF_Instruction_Memory|Instruction_IF[22]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y27_N16
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[22]~7 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[22]~7_combout  = (\IF_Instruction_Memory|Instruction_IF[22]~5_combout  & (\IF_Instruction_Memory|Instruction_IF[22]~6_combout  & (\IF_Instruction_Memory|Instruction_IF[22]~4_combout  & !\ID_Control|Decoder0~2_combout 
// )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[22]~5_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[22]~6_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[22]~4_combout ),
	.datad(\ID_Control|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[22]~7 .lut_mask = 16'h0080;
defparam \IF_Instruction_Memory|Instruction_IF[22]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N28
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[31]~12 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[31]~12_combout  = (\IF_Instruction_Memory|Instruction_IF[31]~11_combout  & (!\MEM_Branch_AND|PCSrc_MEM~combout  & \IF_Instruction_Memory|Instruction_IF[22]~7_combout ))

	.dataa(\IF_Instruction_Memory|Instruction_IF[31]~11_combout ),
	.datab(vcc),
	.datac(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[31]~12_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[31]~12 .lut_mask = 16'h0A00;
defparam \IF_Instruction_Memory|Instruction_IF[31]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y29_N29
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[31]~12_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [31]));

// Location: LCCOMB_X42_Y29_N30
cycloneii_lcell_comb \ID_Control|Decoder0~3 (
// Equation(s):
// \ID_Control|Decoder0~3_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [27] & (!\IF_ID_Pipeline_Stage|Instruction_ID [31] & (!\IF_ID_Pipeline_Stage|Instruction_ID [29] & \IF_ID_Pipeline_Stage|Instruction_ID [28])))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~3 .lut_mask = 16'h0100;
defparam \ID_Control|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y28_N15
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [18]));

// Location: LCFF_X40_Y28_N5
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [18]));

// Location: LCCOMB_X34_Y26_N28
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~11 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~11_combout  = (\IF_PC_Reg|PC_IF [2] & ((\IF_PC_Reg|PC_IF [7] & ((\IF_PC_Reg|PC_IF [3]))) # (!\IF_PC_Reg|PC_IF [7] & (!\IF_PC_Reg|PC_IF [4] & !\IF_PC_Reg|PC_IF [3])))) # (!\IF_PC_Reg|PC_IF [2] & (\IF_PC_Reg|PC_IF 
// [4] $ (((\IF_PC_Reg|PC_IF [7]) # (\IF_PC_Reg|PC_IF [3])))))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [4]),
	.datad(\IF_PC_Reg|PC_IF [3]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~11_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~11 .lut_mask = 16'h8B16;
defparam \IF_Instruction_Memory|Instruction_Memory~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X34_Y26_N14
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[23]~26 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[23]~26_combout  = (\IF_PC_Reg|PC_IF [5] & (!\IF_PC_Reg|PC_IF [7] & ((\IF_Instruction_Memory|Instruction_IF[29]~9_combout )))) # (!\IF_PC_Reg|PC_IF [5] & (((\IF_Instruction_Memory|Instruction_Memory~11_combout ))))

	.dataa(\IF_PC_Reg|PC_IF [7]),
	.datab(\IF_Instruction_Memory|Instruction_Memory~11_combout ),
	.datac(\IF_Instruction_Memory|Instruction_IF[29]~9_combout ),
	.datad(\IF_PC_Reg|PC_IF [5]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[23]~26_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[23]~26 .lut_mask = 16'h50CC;
defparam \IF_Instruction_Memory|Instruction_IF[23]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N24
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[23]~27 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[23]~27_combout  = (!\IF_PC_Reg|PC_IF [0] & (\IF_Instruction_Memory|Instruction_IF[23]~26_combout  & (!\IF_PC_Reg|PC_IF [6] & \IF_Instruction_Memory|Instruction_IF[22]~25_combout )))

	.dataa(\IF_PC_Reg|PC_IF [0]),
	.datab(\IF_Instruction_Memory|Instruction_IF[23]~26_combout ),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_Instruction_Memory|Instruction_IF[22]~25_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[23]~27_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[23]~27 .lut_mask = 16'h0400;
defparam \IF_Instruction_Memory|Instruction_IF[23]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y28_N3
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[23]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [23]));

// Location: LCCOMB_X40_Y28_N20
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Register_Write_to_Read~6 (
// Equation(s):
// \Hazard_Handling_Unit|ID_Register_Write_to_Read~6_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\IF_ID_Pipeline_Stage|Instruction_ID [24] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [23])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (!\IF_ID_Pipeline_Stage|Instruction_ID [24] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [23]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Register_Write_to_Read~6_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~6 .lut_mask = 16'h8241;
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N4
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Register_Write_to_Read~7 (
// Equation(s):
// \Hazard_Handling_Unit|ID_Register_Write_to_Read~7_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read~6_combout  & (\MEM_WB_Pipeline_Stage|Instruction_WB [20] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [25])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [20]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datac(vcc),
	.datad(\Hazard_Handling_Unit|ID_Register_Write_to_Read~6_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Register_Write_to_Read~7_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~7 .lut_mask = 16'h9900;
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N6
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|Instruction_MEM[20]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|Instruction_MEM[20]~feeder_combout  = \ID_EX_Pipeline_Stage|Instruction_EX [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|Instruction_MEM[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[20]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|Instruction_MEM[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|Instruction_MEM[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [20]));

// Location: LCFF_X42_Y28_N7
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [20]));

// Location: LCFF_X40_Y30_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [17]));

// Location: LCFF_X40_Y28_N31
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [17]));

// Location: LCFF_X41_Y28_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [19]));

// Location: LCFF_X40_Y28_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [19]));

// Location: LCCOMB_X40_Y28_N12
cycloneii_lcell_comb \Hazard_Handling_Unit|Equal2~0 (
// Equation(s):
// \Hazard_Handling_Unit|Equal2~0_combout  = (!\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [17] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [18] & !\MEM_WB_Pipeline_Stage|Instruction_WB [19])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [17]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|Equal2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|Equal2~0 .lut_mask = 16'h0001;
defparam \Hazard_Handling_Unit|Equal2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N14
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Register_Write_to_Read~4 (
// Equation(s):
// \Hazard_Handling_Unit|ID_Register_Write_to_Read~4_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Instruction_WB [20]) # (!\Hazard_Handling_Unit|Equal2~0_combout )))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [20]),
	.datac(vcc),
	.datad(\Hazard_Handling_Unit|Equal2~0_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Register_Write_to_Read~4_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~4 .lut_mask = 16'h88AA;
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y26_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [13]));

// Location: LCFF_X42_Y28_N31
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]));

// Location: LCFF_X43_Y28_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [13]));

// Location: LCCOMB_X35_Y26_N4
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[14]~65 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[14]~65_combout  = (\IF_Instruction_Memory|Instruction_IF[22]~7_combout  & (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_Instruction_Memory|Instruction_IF[14]~64_combout ) # 
// (\IF_Instruction_Memory|Instruction_Memory~33_combout ))))

	.dataa(\IF_Instruction_Memory|Instruction_IF[14]~64_combout ),
	.datab(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.datac(\IF_Instruction_Memory|Instruction_Memory~33_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[14]~65_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[14]~65 .lut_mask = 16'h00C8;
defparam \IF_Instruction_Memory|Instruction_IF[14]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N5
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[14]~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [14]));

// Location: LCCOMB_X50_Y28_N4
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[14]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[14]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [14]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[14]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [14]));

// Location: LCFF_X41_Y28_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]));

// Location: LCFF_X42_Y28_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [14]));

// Location: LCCOMB_X41_Y28_N28
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Register_Write_to_Read~1 (
// Equation(s):
// \Hazard_Handling_Unit|ID_Register_Write_to_Read~1_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\MEM_WB_Pipeline_Stage|Instruction_WB [13] & (\IF_ID_Pipeline_Stage|Instruction_ID [24] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [14])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [13] & (\IF_ID_Pipeline_Stage|Instruction_ID [24] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [14]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Register_Write_to_Read~1_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~1 .lut_mask = 16'h8421;
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]));

// Location: LCFF_X42_Y28_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [11]));

// Location: LCFF_X42_Y28_N15
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]));

// Location: LCFF_X42_Y28_N5
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [12]));

// Location: LCCOMB_X39_Y28_N14
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Register_Write_to_Read~0 (
// Equation(s):
// \Hazard_Handling_Unit|ID_Register_Write_to_Read~0_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [21] & (\MEM_WB_Pipeline_Stage|Instruction_WB [11] & (\IF_ID_Pipeline_Stage|Instruction_ID [22] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [12])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [21] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [11] & (\IF_ID_Pipeline_Stage|Instruction_ID [22] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [12]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [11]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Register_Write_to_Read~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~0 .lut_mask = 16'h9009;
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N18
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Register_Write_to_Read~3 (
// Equation(s):
// \Hazard_Handling_Unit|ID_Register_Write_to_Read~3_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read~2_combout  & (\Hazard_Handling_Unit|ID_Register_Write_to_Read~1_combout  & \Hazard_Handling_Unit|ID_Register_Write_to_Read~0_combout ))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read~2_combout ),
	.datab(\Hazard_Handling_Unit|ID_Register_Write_to_Read~1_combout ),
	.datac(vcc),
	.datad(\Hazard_Handling_Unit|ID_Register_Write_to_Read~0_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Register_Write_to_Read~3_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~3 .lut_mask = 16'h8800;
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N24
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Register_Write_to_Read[0] (
// Equation(s):
// \Hazard_Handling_Unit|ID_Register_Write_to_Read [0] = (\Hazard_Handling_Unit|ID_Register_Write_to_Read~3_combout ) # ((\Hazard_Handling_Unit|ID_Register_Write_to_Read~5_combout  & (\Hazard_Handling_Unit|ID_Register_Write_to_Read~7_combout  & 
// \Hazard_Handling_Unit|ID_Register_Write_to_Read~4_combout )))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read~5_combout ),
	.datab(\Hazard_Handling_Unit|ID_Register_Write_to_Read~7_combout ),
	.datac(\Hazard_Handling_Unit|ID_Register_Write_to_Read~4_combout ),
	.datad(\Hazard_Handling_Unit|ID_Register_Write_to_Read~3_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read[0] .lut_mask = 16'hFF80;
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N16
cycloneii_lcell_comb \ID_Registers|Equal3~0 (
// Equation(s):
// \ID_Registers|Equal3~0_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & !\Hazard_Handling_Unit|ID_Register_Write_to_Read [0])

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datab(vcc),
	.datac(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Equal3~0 .lut_mask = 16'h0A0A;
defparam \ID_Registers|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N8
cycloneii_lcell_comb \ID_Registers|Equal2~1 (
// Equation(s):
// \ID_Registers|Equal2~1_combout  = (\ID_Registers|Equal2~0_combout  & (!\IF_ID_Pipeline_Stage|Instruction_ID [20] & (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & !\IF_ID_Pipeline_Stage|Instruction_ID [19])))

	.dataa(\ID_Registers|Equal2~0_combout ),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.cin(gnd),
	.combout(\ID_Registers|Equal2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Equal2~1 .lut_mask = 16'h0002;
defparam \ID_Registers|Equal2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N22
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[18]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[18]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [18]));

// Location: LCCOMB_X42_Y29_N26
cycloneii_lcell_comb \ID_Control|Decoder0~4 (
// Equation(s):
// \ID_Control|Decoder0~4_combout  = (!\Hazard_Handling_Unit|PC_Enable~6_combout  & (\ID_Control|ALUSrc_ID~0_combout  & (!\IF_ID_Pipeline_Stage|Instruction_ID [29] & \IF_ID_Pipeline_Stage|Instruction_ID [31])))

	.dataa(\Hazard_Handling_Unit|PC_Enable~6_combout ),
	.datab(\ID_Control|ALUSrc_ID~0_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~4 .lut_mask = 16'h0400;
defparam \ID_Control|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|MemRead_EX (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Control|Decoder0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|MemRead_EX~regout ));

// Location: LCCOMB_X1_Y25_N16
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder_combout  = \ID_EX_Pipeline_Stage|MemRead_EX~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|MemRead_EX~regout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|MemRead_MEM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|MemRead_MEM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X1_Y25_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|MemRead_MEM (
	.clk(\Clk~combout ),
	.datain(\EX_MEM_Pipeline_Stage|MemRead_MEM~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|MemRead_MEM~regout ));

// Location: CLKCTRL_G0
cycloneii_clkctrl \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl (
	.ena(vcc),
	.inclk({gnd,gnd,gnd,\EX_MEM_Pipeline_Stage|MemRead_MEM~regout }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ));
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl .clock_type = "global clock";
defparam \EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N22
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[3] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [3] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~26_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [3])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~26_combout ),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.datad(\MEM_Data_Memory|Read_Data_MEM [3]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [3]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[3] .lut_mask = 16'hAFA0;
defparam \MEM_Data_Memory|Read_Data_MEM[3] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N9
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [3]));

// Location: LCFF_X43_Y25_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]));

// Location: LCCOMB_X42_Y29_N24
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder_combout  = \ID_Control|Decoder0~3_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Control|Decoder0~3_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|ALUOp_EX[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|ALUOp_EX[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|ALUOp_EX [0]));

// Location: LCFF_X45_Y25_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]));

// Location: LCCOMB_X35_Y29_N2
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~29 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~29_combout  = (\IF_PC_Reg|PC_IF [3] & ((\IF_PC_Reg|PC_IF [0] & (\IF_PC_Reg|PC_IF [5] & \IF_PC_Reg|PC_IF [2])) # (!\IF_PC_Reg|PC_IF [0] & (!\IF_PC_Reg|PC_IF [5] & !\IF_PC_Reg|PC_IF [2]))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_PC_Reg|PC_IF [5]),
	.datad(\IF_PC_Reg|PC_IF [2]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~29_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~29 .lut_mask = 16'h8002;
defparam \IF_Instruction_Memory|Instruction_Memory~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N12
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~30 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~30_combout  = (\IF_Instruction_Memory|Instruction_Memory~28_combout ) # ((\IF_Instruction_Memory|Instruction_Memory~29_combout  & (\IF_PC_Reg|PC_IF [6] & \IF_PC_Reg|PC_IF [4])))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~28_combout ),
	.datab(\IF_Instruction_Memory|Instruction_Memory~29_combout ),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~30_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~30 .lut_mask = 16'hEAAA;
defparam \IF_Instruction_Memory|Instruction_Memory~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N22
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[4]~42 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[4]~42_combout  = (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Reg|PC_IF [7] & (\IF_Instruction_Memory|Instruction_Memory~30_combout  & \IF_Instruction_Memory|Instruction_IF[22]~7_combout )))

	.dataa(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(\IF_Instruction_Memory|Instruction_Memory~30_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[4]~42_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[4]~42 .lut_mask = 16'h4000;
defparam \IF_Instruction_Memory|Instruction_IF[4]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N23
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[4]~42_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [4]));

// Location: LCFF_X45_Y28_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4]));

// Location: LCCOMB_X45_Y29_N24
cycloneii_lcell_comb \EX_ALU_Control|Mux1~0 (
// Equation(s):
// \EX_ALU_Control|Mux1~0_combout  = (!\ID_EX_Pipeline_Stage|ALUOp_EX [0] & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5] & !\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4]),
	.cin(gnd),
	.combout(\EX_ALU_Control|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|Mux1~0 .lut_mask = 16'h0030;
defparam \EX_ALU_Control|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [7]));

// Location: LCCOMB_X42_Y29_N10
cycloneii_lcell_comb \ID_Control|Decoder0~5 (
// Equation(s):
// \ID_Control|Decoder0~5_combout  = (!\Hazard_Handling_Unit|PC_Enable~6_combout  & (\ID_Control|Decoder0~1_combout  & (!\IF_ID_Pipeline_Stage|Instruction_ID [27] & !\IF_ID_Pipeline_Stage|Instruction_ID [28])))

	.dataa(\Hazard_Handling_Unit|PC_Enable~6_combout ),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~5 .lut_mask = 16'h0004;
defparam \ID_Control|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|ALUOp_EX[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Control|Decoder0~5_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|ALUOp_EX [1]));

// Location: LCCOMB_X48_Y29_N28
cycloneii_lcell_comb \EX_ALU_Control|ALU_Control_EX[3]~0 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[3]~0_combout  = (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1] & (\EX_ALU_Control|Mux1~0_combout  & (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [7] & \ID_EX_Pipeline_Stage|ALUOp_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.datab(\EX_ALU_Control|Mux1~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [7]),
	.datad(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[3]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[3]~0 .lut_mask = 16'h0400;
defparam \EX_ALU_Control|ALU_Control_EX[3]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N18
cycloneii_lcell_comb \EX_ALU_Control|ALU_Control_EX[3]~2 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[3]~2_combout  = (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0] & (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & \EX_ALU_Control|ALU_Control_EX[3]~0_combout ))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]),
	.datab(vcc),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datad(\EX_ALU_Control|ALU_Control_EX[3]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[3]~2 .lut_mask = 16'h0A00;
defparam \EX_ALU_Control|ALU_Control_EX[3]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N12
cycloneii_lcell_comb \~GND (
// Equation(s):
// \~GND~combout  = GND

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\~GND~combout ),
	.cout());
// synopsys translate_off
defparam \~GND .lut_mask = 16'h0000;
defparam \~GND .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N22
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Register_Write_to_Read~13 (
// Equation(s):
// \Hazard_Handling_Unit|ID_Register_Write_to_Read~13_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [18])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (!\IF_ID_Pipeline_Stage|Instruction_ID [19] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [18]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Register_Write_to_Read~13_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~13 .lut_mask = 16'h8421;
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N2
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Register_Write_to_Read~14 (
// Equation(s):
// \Hazard_Handling_Unit|ID_Register_Write_to_Read~14_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read~13_combout  & (\MEM_WB_Pipeline_Stage|Instruction_WB [20] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [20])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [20]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.datac(vcc),
	.datad(\Hazard_Handling_Unit|ID_Register_Write_to_Read~13_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Register_Write_to_Read~14_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~14 .lut_mask = 16'h9900;
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N28
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Register_Write_to_Read~12 (
// Equation(s):
// \Hazard_Handling_Unit|ID_Register_Write_to_Read~12_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\MEM_WB_Pipeline_Stage|Instruction_WB [17] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\MEM_WB_Pipeline_Stage|Instruction_WB [17] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [17]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Register_Write_to_Read~12_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~12 .lut_mask = 16'h8421;
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N26
cycloneii_lcell_comb \Hazard_Handling_Unit|ID_Register_Write_to_Read[1] (
// Equation(s):
// \Hazard_Handling_Unit|ID_Register_Write_to_Read [1] = (\Hazard_Handling_Unit|ID_Register_Write_to_Read~11_combout ) # ((\Hazard_Handling_Unit|ID_Register_Write_to_Read~14_combout  & (\Hazard_Handling_Unit|ID_Register_Write_to_Read~4_combout  & 
// \Hazard_Handling_Unit|ID_Register_Write_to_Read~12_combout )))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read~11_combout ),
	.datab(\Hazard_Handling_Unit|ID_Register_Write_to_Read~14_combout ),
	.datac(\Hazard_Handling_Unit|ID_Register_Write_to_Read~4_combout ),
	.datad(\Hazard_Handling_Unit|ID_Register_Write_to_Read~12_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read[1] .lut_mask = 16'hEAAA;
defparam \Hazard_Handling_Unit|ID_Register_Write_to_Read[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N8
cycloneii_lcell_comb \ID_Registers|Equal1~0 (
// Equation(s):
// \ID_Registers|Equal1~0_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & !\Hazard_Handling_Unit|ID_Register_Write_to_Read [1])

	.dataa(vcc),
	.datab(vcc),
	.datac(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datad(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.cin(gnd),
	.combout(\ID_Registers|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Equal1~0 .lut_mask = 16'h00F0;
defparam \ID_Registers|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N2
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[12]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[12]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[12]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y24_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [12]));

// Location: LCFF_X42_Y28_N3
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]));

// Location: LCFF_X39_Y28_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [15]));

// Location: LCCOMB_X42_Y28_N28
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardB_EX~5 (
// Equation(s):
// \Hazard_Handling_Unit|ForwardB_EX~5_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [18] & (\MEM_WB_Pipeline_Stage|Instruction_WB [13] & (\ID_EX_Pipeline_Stage|Instruction_EX [19] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [14])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [18] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [13] & (\ID_EX_Pipeline_Stage|Instruction_EX [19] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [14]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardB_EX~5_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardB_EX~5 .lut_mask = 16'h8241;
defparam \Hazard_Handling_Unit|ForwardB_EX~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N26
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardB_EX~6 (
// Equation(s):
// \Hazard_Handling_Unit|ForwardB_EX~6_combout  = (\Hazard_Handling_Unit|ForwardB_EX~5_combout  & ((\MEM_WB_Pipeline_Stage|Instruction_WB [15] & ((\ID_EX_Pipeline_Stage|Instruction_EX [20]))) # (!\MEM_WB_Pipeline_Stage|Instruction_WB [15] & 
// (\Hazard_Handling_Unit|Data_Hazard_temp_2~0_combout  & !\ID_EX_Pipeline_Stage|Instruction_EX [20]))))

	.dataa(\Hazard_Handling_Unit|Data_Hazard_temp_2~0_combout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [15]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.datad(\Hazard_Handling_Unit|ForwardB_EX~5_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardB_EX~6_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardB_EX~6 .lut_mask = 16'hC200;
defparam \Hazard_Handling_Unit|ForwardB_EX~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N0
cycloneii_lcell_comb \ID_Control|RegWrite_ID~0 (
// Equation(s):
// \ID_Control|RegWrite_ID~0_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [28]) # (\IF_ID_Pipeline_Stage|Instruction_ID [31] $ (\IF_ID_Pipeline_Stage|Instruction_ID [27]))

	.dataa(vcc),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.cin(gnd),
	.combout(\ID_Control|RegWrite_ID~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|RegWrite_ID~0 .lut_mask = 16'hFF3C;
defparam \ID_Control|RegWrite_ID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N14
cycloneii_lcell_comb \ID_Control|RegWrite_ID~1 (
// Equation(s):
// \ID_Control|RegWrite_ID~1_combout  = (\Hazard_Handling_Unit|ID_Control_NOP~7_combout  & (!\IF_ID_Pipeline_Stage|Instruction_ID [29] & !\ID_Control|RegWrite_ID~0_combout ))

	.dataa(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.datad(\ID_Control|RegWrite_ID~0_combout ),
	.cin(gnd),
	.combout(\ID_Control|RegWrite_ID~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|RegWrite_ID~1 .lut_mask = 16'h000A;
defparam \ID_Control|RegWrite_ID~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|RegWrite_EX (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Control|RegWrite_ID~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ));

// Location: LCFF_X42_Y28_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|RegWrite_MEM (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ));

// Location: LCFF_X42_Y28_N9
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|RegWrite_WB (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ));

// Location: LCCOMB_X42_Y28_N22
cycloneii_lcell_comb \Hazard_Handling_Unit|Equal6~0 (
// Equation(s):
// \Hazard_Handling_Unit|Equal6~0_combout  = (\EX_MEM_Pipeline_Stage|Instruction_MEM [12] & (\ID_EX_Pipeline_Stage|Instruction_EX [17] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [11] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [16])))) # 
// (!\EX_MEM_Pipeline_Stage|Instruction_MEM [12] & (!\ID_EX_Pipeline_Stage|Instruction_EX [17] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [11] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [16]))))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|Equal6~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|Equal6~0 .lut_mask = 16'h9009;
defparam \Hazard_Handling_Unit|Equal6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N2
cycloneii_lcell_comb \Hazard_Handling_Unit|Equal6~2 (
// Equation(s):
// \Hazard_Handling_Unit|Equal6~2_combout  = (\Hazard_Handling_Unit|Equal6~1_combout  & (\Hazard_Handling_Unit|Equal6~0_combout  & (\ID_EX_Pipeline_Stage|Instruction_EX [20] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [15]))))

	.dataa(\Hazard_Handling_Unit|Equal6~1_combout ),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.datad(\Hazard_Handling_Unit|Equal6~0_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|Equal6~2_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|Equal6~2 .lut_mask = 16'h8200;
defparam \Hazard_Handling_Unit|Equal6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N8
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardB_EX~7 (
// Equation(s):
// \Hazard_Handling_Unit|ForwardB_EX~7_combout  = (\Hazard_Handling_Unit|ForwardB_EX~4_combout  & (\Hazard_Handling_Unit|ForwardB_EX~6_combout  & (\MEM_WB_Pipeline_Stage|RegWrite_WB~regout  & !\Hazard_Handling_Unit|Equal6~2_combout )))

	.dataa(\Hazard_Handling_Unit|ForwardB_EX~4_combout ),
	.datab(\Hazard_Handling_Unit|ForwardB_EX~6_combout ),
	.datac(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ),
	.datad(\Hazard_Handling_Unit|Equal6~2_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardB_EX~7_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardB_EX~7 .lut_mask = 16'h0080;
defparam \Hazard_Handling_Unit|ForwardB_EX~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N8
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardB_EX~0 (
// Equation(s):
// \Hazard_Handling_Unit|ForwardB_EX~0_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (\ID_EX_Pipeline_Stage|Instruction_EX [16] & (\MEM_WB_Pipeline_Stage|Instruction_WB [17] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [17])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (!\ID_EX_Pipeline_Stage|Instruction_EX [16] & (\MEM_WB_Pipeline_Stage|Instruction_WB [17] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [17]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [17]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardB_EX~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardB_EX~0 .lut_mask = 16'h9009;
defparam \Hazard_Handling_Unit|ForwardB_EX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N21
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|MemtoReg_WB (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|MemRead_MEM~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ));

// Location: LCCOMB_X41_Y28_N14
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardB_EX~1 (
// Equation(s):
// \Hazard_Handling_Unit|ForwardB_EX~1_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_EX_Pipeline_Stage|Instruction_EX [19] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [18])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (!\ID_EX_Pipeline_Stage|Instruction_EX [19] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [18]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardB_EX~1_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardB_EX~1 .lut_mask = 16'h8241;
defparam \Hazard_Handling_Unit|ForwardB_EX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N20
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardB_EX~3 (
// Equation(s):
// \Hazard_Handling_Unit|ForwardB_EX~3_combout  = (\Hazard_Handling_Unit|ForwardB_EX~2_combout  & (\Hazard_Handling_Unit|ForwardB_EX~0_combout  & (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & \Hazard_Handling_Unit|ForwardB_EX~1_combout )))

	.dataa(\Hazard_Handling_Unit|ForwardB_EX~2_combout ),
	.datab(\Hazard_Handling_Unit|ForwardB_EX~0_combout ),
	.datac(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datad(\Hazard_Handling_Unit|ForwardB_EX~1_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardB_EX~3_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardB_EX~3 .lut_mask = 16'h8000;
defparam \Hazard_Handling_Unit|ForwardB_EX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N14
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardC~0 (
// Equation(s):
// \Hazard_Handling_Unit|ForwardC~0_combout  = (\EX_MEM_Pipeline_Stage|Instruction_MEM [11]) # ((\EX_MEM_Pipeline_Stage|Instruction_MEM [13]) # ((\EX_MEM_Pipeline_Stage|Instruction_MEM [12]) # (\EX_MEM_Pipeline_Stage|Instruction_MEM [14])))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardC~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardC~0 .lut_mask = 16'hFFFE;
defparam \Hazard_Handling_Unit|ForwardC~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N18
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardB_EX[1] (
// Equation(s):
// \Hazard_Handling_Unit|ForwardB_EX [1] = (\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout  & (\Hazard_Handling_Unit|Equal6~2_combout  & ((\EX_MEM_Pipeline_Stage|Instruction_MEM [15]) # (\Hazard_Handling_Unit|ForwardC~0_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.datab(\Hazard_Handling_Unit|ForwardC~0_combout ),
	.datac(\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ),
	.datad(\Hazard_Handling_Unit|Equal6~2_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardB_EX [1]),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardB_EX[1] .lut_mask = 16'hE000;
defparam \Hazard_Handling_Unit|ForwardB_EX[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N0
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[16]~1 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  = (\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ) # ((!\Hazard_Handling_Unit|ForwardB_EX~7_combout  & (!\Hazard_Handling_Unit|ForwardB_EX~3_combout  & \Hazard_Handling_Unit|ForwardB_EX [1])))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\Hazard_Handling_Unit|ForwardB_EX~7_combout ),
	.datac(\Hazard_Handling_Unit|ForwardB_EX~3_combout ),
	.datad(\Hazard_Handling_Unit|ForwardB_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[16]~1 .lut_mask = 16'hABAA;
defparam \EX_ALU_Mux|ALU_Data_2_EX[16]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y28_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]));

// Location: LCCOMB_X42_Y28_N10
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[16]~0 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  = (!\ID_EX_Pipeline_Stage|ALUSrc_EX~regout  & (\Hazard_Handling_Unit|ForwardB_EX [1] $ (((\Hazard_Handling_Unit|ForwardB_EX~7_combout ) # (\Hazard_Handling_Unit|ForwardB_EX~3_combout )))))

	.dataa(\ID_EX_Pipeline_Stage|ALUSrc_EX~regout ),
	.datab(\Hazard_Handling_Unit|ForwardB_EX~7_combout ),
	.datac(\Hazard_Handling_Unit|ForwardB_EX~3_combout ),
	.datad(\Hazard_Handling_Unit|ForwardB_EX [1]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[16]~0 .lut_mask = 16'h0154;
defparam \EX_ALU_Mux|ALU_Data_2_EX[16]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N12
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[0]~2 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]) # (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [0] & ((!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~2 .lut_mask = 16'hCCE2;
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N30
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[0]~3 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[0]~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~3 .lut_mask = 16'hF588;
defparam \EX_ALU_Mux|ALU_Data_2_EX[0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N18
cycloneii_lcell_comb \EX_ALU_Control|WideOr0~0 (
// Equation(s):
// \EX_ALU_Control|WideOr0~0_combout  = (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1] & ((!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]))) # 
// (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1] & (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [7] & \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]))))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [7]),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]),
	.cin(gnd),
	.combout(\EX_ALU_Control|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|WideOr0~0 .lut_mask = 16'h0122;
defparam \EX_ALU_Control|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N0
cycloneii_lcell_comb \EX_ALU_Control|Mux0~0 (
// Equation(s):
// \EX_ALU_Control|Mux0~0_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\EX_ALU_Control|Mux1~0_combout  & ((\EX_ALU_Control|WideOr0~0_combout )))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (((\ID_EX_Pipeline_Stage|ALUOp_EX [0]))))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(\EX_ALU_Control|Mux1~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [0]),
	.datad(\EX_ALU_Control|WideOr0~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Control|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|Mux0~0 .lut_mask = 16'hD850;
defparam \EX_ALU_Control|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N8
cycloneii_lcell_comb \EX_ALU|Mux31~0 (
// Equation(s):
// \EX_ALU|Mux31~0_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~0_combout  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & !\EX_ALU_Control|Mux0~0_combout ))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~0_combout ),
	.datab(vcc),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datad(\EX_ALU_Control|Mux0~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~0 .lut_mask = 16'h00A0;
defparam \EX_ALU|Mux31~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N14
cycloneii_lcell_comb \EX_ALU|Mux31~1 (
// Equation(s):
// \EX_ALU|Mux31~1_combout  = (\EX_ALU|Mux31~0_combout  & ((\EX_ALU_Control|Mux1~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ) # (\EX_Forward_A|Mux31~1_combout ))) # (!\EX_ALU_Control|Mux1~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  & 
// \EX_Forward_A|Mux31~1_combout ))))

	.dataa(\EX_ALU_Control|Mux1~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.datac(\EX_ALU|Mux31~0_combout ),
	.datad(\EX_Forward_A|Mux31~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~1 .lut_mask = 16'hE080;
defparam \EX_ALU|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N0
cycloneii_lcell_comb \EX_ALU|Add1~0 (
// Equation(s):
// \EX_ALU|Add1~0_combout  = (\EX_Forward_A|Mux31~1_combout  & ((GND) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ))) # (!\EX_Forward_A|Mux31~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  $ (GND)))
// \EX_ALU|Add1~1  = CARRY((\EX_Forward_A|Mux31~1_combout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ))

	.dataa(\EX_Forward_A|Mux31~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU|Add1~0_combout ),
	.cout(\EX_ALU|Add1~1 ));
// synopsys translate_off
defparam \EX_ALU|Add1~0 .lut_mask = 16'h66BB;
defparam \EX_ALU|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N0
cycloneii_lcell_comb \EX_ALU|Add0~0 (
// Equation(s):
// \EX_ALU|Add0~0_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  & (\EX_Forward_A|Mux31~1_combout  $ (VCC))) # (!\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  & (\EX_Forward_A|Mux31~1_combout  & VCC))
// \EX_ALU|Add0~1  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  & \EX_Forward_A|Mux31~1_combout ))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.datab(\EX_Forward_A|Mux31~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU|Add0~0_combout ),
	.cout(\EX_ALU|Add0~1 ));
// synopsys translate_off
defparam \EX_ALU|Add0~0 .lut_mask = 16'h6688;
defparam \EX_ALU|Add0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N0
cycloneii_lcell_comb \EX_ALU|Mux31~6 (
// Equation(s):
// \EX_ALU|Mux31~6_combout  = (\EX_ALU|Mux31~5_combout  & ((\EX_ALU_Control|Mux0~0_combout  & (\EX_ALU|Add1~0_combout )) # (!\EX_ALU_Control|Mux0~0_combout  & ((\EX_ALU|Add0~0_combout )))))

	.dataa(\EX_ALU|Mux31~5_combout ),
	.datab(\EX_ALU_Control|Mux0~0_combout ),
	.datac(\EX_ALU|Add1~0_combout ),
	.datad(\EX_ALU|Add0~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~6 .lut_mask = 16'hA280;
defparam \EX_ALU|Mux31~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N20
cycloneii_lcell_comb \EX_ALU_Control|ALU_Control_EX[1]~1 (
// Equation(s):
// \EX_ALU_Control|ALU_Control_EX[1]~1_combout  = (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & \EX_ALU_Control|ALU_Control_EX[3]~0_combout )

	.dataa(vcc),
	.datab(vcc),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datad(\EX_ALU_Control|ALU_Control_EX[3]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Control|ALU_Control_EX[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|ALU_Control_EX[1]~1 .lut_mask = 16'hF000;
defparam \EX_ALU_Control|ALU_Control_EX[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N24
cycloneii_lcell_comb \EX_ALU|Mux31~2 (
// Equation(s):
// \EX_ALU|Mux31~2_combout  = (\EX_ALU_Control|Mux1~1_combout  & (\EX_ALU_Control|Mux0~0_combout  & (!\EX_ALU_Control|ALU_Control_EX[1]~1_combout  & !\EX_ALU_Control|ALU_Control_EX[3]~2_combout )))

	.dataa(\EX_ALU_Control|Mux1~1_combout ),
	.datab(\EX_ALU_Control|Mux0~0_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[1]~1_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~2 .lut_mask = 16'h0008;
defparam \EX_ALU|Mux31~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N14
cycloneii_lcell_comb \ID_Registers|Equal0~0 (
// Equation(s):
// \ID_Registers|Equal0~0_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & !\IF_ID_Pipeline_Stage|Instruction_ID [21])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_Registers|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Equal0~0 .lut_mask = 16'h000F;
defparam \ID_Registers|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y27_N16
cycloneii_lcell_comb \ID_Registers|Equal0~1 (
// Equation(s):
// \ID_Registers|Equal0~1_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [24] & (\ID_Registers|Equal0~0_combout  & (!\IF_ID_Pipeline_Stage|Instruction_ID [25] & !\IF_ID_Pipeline_Stage|Instruction_ID [23])))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.datab(\ID_Registers|Equal0~0_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.cin(gnd),
	.combout(\ID_Registers|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Equal0~1 .lut_mask = 16'h0004;
defparam \ID_Registers|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y29_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[22]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [4]));

// Location: LCFF_X39_Y29_N19
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[21]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [2]));

// Location: LCCOMB_X42_Y30_N24
cycloneii_lcell_comb \EX_Dest_Mux|Write_Register_EX[1]~2 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[1]~2_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Instruction_EX [12]))) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Instruction_EX [17]))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(vcc),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [17]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[1]~2 .lut_mask = 16'hFA50;
defparam \EX_Dest_Mux|Write_Register_EX[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y30_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Register_MEM[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_Dest_Mux|Write_Register_EX[1]~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Register_MEM [1]));

// Location: LCFF_X42_Y30_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Write_Register_WB[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Write_Register_MEM [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]));

// Location: LCCOMB_X39_Y29_N22
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[3]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[3]~feeder_combout  = \MEM_WB_Pipeline_Stage|Write_Register_WB [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[3]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File_rtl_0_bypass[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y29_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [3]));

// Location: LCCOMB_X39_Y29_N18
cycloneii_lcell_comb \ID_Registers|Register_File~0 (
// Equation(s):
// \ID_Registers|Register_File~0_combout  = (\ID_Registers|Register_File_rtl_0_bypass [1] & (\ID_Registers|Register_File_rtl_0_bypass [2] & (\ID_Registers|Register_File_rtl_0_bypass [4] $ (!\ID_Registers|Register_File_rtl_0_bypass [3])))) # 
// (!\ID_Registers|Register_File_rtl_0_bypass [1] & (!\ID_Registers|Register_File_rtl_0_bypass [2] & (\ID_Registers|Register_File_rtl_0_bypass [4] $ (!\ID_Registers|Register_File_rtl_0_bypass [3]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [1]),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [4]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [2]),
	.datad(\ID_Registers|Register_File_rtl_0_bypass [3]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~0 .lut_mask = 16'h8421;
defparam \ID_Registers|Register_File~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y30_N16
cycloneii_lcell_comb \EX_Dest_Mux|Write_Register_EX[4]~0 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[4]~0_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Instruction_EX [20])))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [20]),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[4]~0 .lut_mask = 16'hDD88;
defparam \EX_Dest_Mux|Write_Register_EX[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y30_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Register_MEM[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_Dest_Mux|Write_Register_EX[4]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Register_MEM [4]));

// Location: LCCOMB_X40_Y30_N18
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Write_Register_WB[4]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Write_Register_WB[4]~feeder_combout  = \EX_MEM_Pipeline_Stage|Write_Register_MEM [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|Write_Register_MEM [4]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Write_Register_WB[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[4]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y30_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Write_Register_WB[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Write_Register_WB[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Write_Register_WB [4]));

// Location: LCCOMB_X42_Y30_N26
cycloneii_lcell_comb \EX_Dest_Mux|Write_Register_EX[0]~1 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[0]~1_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Instruction_EX [11])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Instruction_EX [16])))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(vcc),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[0]~1 .lut_mask = 16'hF5A0;
defparam \EX_Dest_Mux|Write_Register_EX[0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y30_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Register_MEM[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_Dest_Mux|Write_Register_EX[0]~1_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Register_MEM [0]));

// Location: LCCOMB_X42_Y30_N14
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder_combout  = \EX_MEM_Pipeline_Stage|Write_Register_MEM [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|Write_Register_MEM [0]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y30_N15
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Write_Register_WB[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Write_Register_WB[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]));

// Location: LCCOMB_X42_Y30_N12
cycloneii_lcell_comb \EX_Dest_Mux|Write_Register_EX[3]~4 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[3]~4_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Instruction_EX [14])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Instruction_EX [19])))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(vcc),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [14]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [19]),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[3]~4 .lut_mask = 16'hF5A0;
defparam \EX_Dest_Mux|Write_Register_EX[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y30_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Register_MEM[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_Dest_Mux|Write_Register_EX[3]~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Register_MEM [3]));

// Location: LCCOMB_X42_Y30_N0
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Write_Register_WB[3]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Write_Register_WB[3]~feeder_combout  = \EX_MEM_Pipeline_Stage|Write_Register_MEM [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|Write_Register_MEM [3]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Write_Register_WB[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[3]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y30_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Write_Register_WB[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Write_Register_WB[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Write_Register_WB [3]));

// Location: LCCOMB_X42_Y30_N18
cycloneii_lcell_comb \ID_Registers|always2~0 (
// Equation(s):
// \ID_Registers|always2~0_combout  = (\MEM_WB_Pipeline_Stage|Write_Register_WB [2]) # ((\MEM_WB_Pipeline_Stage|Write_Register_WB [1]) # ((\MEM_WB_Pipeline_Stage|Write_Register_WB [0]) # (\MEM_WB_Pipeline_Stage|Write_Register_WB [3])))

	.dataa(\MEM_WB_Pipeline_Stage|Write_Register_WB [2]),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [1]),
	.datac(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [3]),
	.cin(gnd),
	.combout(\ID_Registers|always2~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|always2~0 .lut_mask = 16'hFFFE;
defparam \ID_Registers|always2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y30_N8
cycloneii_lcell_comb \ID_Registers|always2~1 (
// Equation(s):
// \ID_Registers|always2~1_combout  = (\MEM_WB_Pipeline_Stage|RegWrite_WB~regout  & ((\MEM_WB_Pipeline_Stage|Write_Register_WB [4]) # (\ID_Registers|always2~0_combout )))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Write_Register_WB [4]),
	.datac(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ),
	.datad(\ID_Registers|always2~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|always2~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|always2~1 .lut_mask = 16'hF0C0;
defparam \ID_Registers|always2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y29_N27
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|always2~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [0]));

// Location: LCCOMB_X42_Y30_N2
cycloneii_lcell_comb \EX_Dest_Mux|Write_Register_EX[2]~3 (
// Equation(s):
// \EX_Dest_Mux|Write_Register_EX[2]~3_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & (\ID_EX_Pipeline_Stage|Instruction_EX [13])) # (!\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\ID_EX_Pipeline_Stage|Instruction_EX [18])))

	.dataa(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [13]),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [18]),
	.cin(gnd),
	.combout(\EX_Dest_Mux|Write_Register_EX[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Dest_Mux|Write_Register_EX[2]~3 .lut_mask = 16'hDD88;
defparam \EX_Dest_Mux|Write_Register_EX[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y30_N3
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Register_MEM[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_Dest_Mux|Write_Register_EX[2]~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Register_MEM [2]));

// Location: LCCOMB_X42_Y30_N6
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder_combout  = \EX_MEM_Pipeline_Stage|Write_Register_MEM [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|Write_Register_MEM [2]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y30_N7
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Write_Register_WB[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Write_Register_WB[2]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Write_Register_WB [2]));

// Location: LCCOMB_X40_Y29_N8
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[5]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[5]~feeder_combout  = \MEM_WB_Pipeline_Stage|Write_Register_WB [2]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|Write_Register_WB [2]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[5]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File_rtl_0_bypass[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y29_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [5]));

// Location: LCFF_X40_Y29_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[24]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [8]));

// Location: LCFF_X40_Y26_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[23]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [6]));

// Location: LCCOMB_X40_Y29_N0
cycloneii_lcell_comb \ID_Registers|Register_File~1 (
// Equation(s):
// \ID_Registers|Register_File~1_combout  = (\ID_Registers|Register_File_rtl_0_bypass [7] & (\ID_Registers|Register_File_rtl_0_bypass [8] & (\ID_Registers|Register_File_rtl_0_bypass [5] $ (!\ID_Registers|Register_File_rtl_0_bypass [6])))) # 
// (!\ID_Registers|Register_File_rtl_0_bypass [7] & (!\ID_Registers|Register_File_rtl_0_bypass [8] & (\ID_Registers|Register_File_rtl_0_bypass [5] $ (!\ID_Registers|Register_File_rtl_0_bypass [6]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [7]),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [5]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [8]),
	.datad(\ID_Registers|Register_File_rtl_0_bypass [6]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~1 .lut_mask = 16'h8421;
defparam \ID_Registers|Register_File~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N26
cycloneii_lcell_comb \ID_Registers|Register_File~3 (
// Equation(s):
// \ID_Registers|Register_File~3_combout  = (!\ID_Registers|Register_File~2_combout  & (\ID_Registers|Register_File~0_combout  & (\ID_Registers|Register_File_rtl_0_bypass [0] & \ID_Registers|Register_File~1_combout )))

	.dataa(\ID_Registers|Register_File~2_combout ),
	.datab(\ID_Registers|Register_File~0_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [0]),
	.datad(\ID_Registers|Register_File~1_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~3 .lut_mask = 16'h4000;
defparam \ID_Registers|Register_File~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y27_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [31]));

// Location: LCCOMB_X50_Y27_N26
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[31]~31 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [31])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [31])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [31]),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [31]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[31]~31 .lut_mask = 16'hAAF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y29_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[73] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [73]));

// Location: LCCOMB_X43_Y24_N4
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[14]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[14]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[14]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y24_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [14]));

// Location: LCFF_X43_Y24_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [13]));

// Location: LCCOMB_X42_Y29_N18
cycloneii_lcell_comb \Hazard_Handling_Unit|Forward_Mem_to_Mem~2 (
// Equation(s):
// \Hazard_Handling_Unit|Forward_Mem_to_Mem~2_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout  & (\MEM_WB_Pipeline_Stage|Instruction_WB [20] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [20]))))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [20]),
	.datac(\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout ),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [20]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|Forward_Mem_to_Mem~2_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|Forward_Mem_to_Mem~2 .lut_mask = 16'h8020;
defparam \Hazard_Handling_Unit|Forward_Mem_to_Mem~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y30_N11
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Instruction_MEM[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Instruction_EX [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Instruction_MEM [16]));

// Location: LCCOMB_X40_Y28_N30
cycloneii_lcell_comb \Hazard_Handling_Unit|Forward_Mem_to_Mem~0 (
// Equation(s):
// \Hazard_Handling_Unit|Forward_Mem_to_Mem~0_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [16] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [17] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [17])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [16] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [16] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [17] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [17]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [17]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [17]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [16]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|Forward_Mem_to_Mem~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|Forward_Mem_to_Mem~0 .lut_mask = 16'h8241;
defparam \Hazard_Handling_Unit|Forward_Mem_to_Mem~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N10
cycloneii_lcell_comb \Hazard_Handling_Unit|Forward_Mem_to_Mem~1 (
// Equation(s):
// \Hazard_Handling_Unit|Forward_Mem_to_Mem~1_combout  = (\EX_MEM_Pipeline_Stage|Instruction_MEM [19] & (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [18])))) # 
// (!\EX_MEM_Pipeline_Stage|Instruction_MEM [19] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [18]))))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [19]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [18]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|Forward_Mem_to_Mem~1_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|Forward_Mem_to_Mem~1 .lut_mask = 16'h8421;
defparam \Hazard_Handling_Unit|Forward_Mem_to_Mem~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N28
cycloneii_lcell_comb \Hazard_Handling_Unit|Forward_Mem_to_Mem~3 (
// Equation(s):
// \Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~2_combout  & (\Hazard_Handling_Unit|Forward_Mem_to_Mem~0_combout  & \Hazard_Handling_Unit|Forward_Mem_to_Mem~1_combout ))

	.dataa(vcc),
	.datab(\Hazard_Handling_Unit|Forward_Mem_to_Mem~2_combout ),
	.datac(\Hazard_Handling_Unit|Forward_Mem_to_Mem~0_combout ),
	.datad(\Hazard_Handling_Unit|Forward_Mem_to_Mem~1_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|Forward_Mem_to_Mem~3 .lut_mask = 16'hC000;
defparam \Hazard_Handling_Unit|Forward_Mem_to_Mem~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_WB_Pipeline_Stage|Write_Register_WB [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [7]));

// Location: LCFF_X38_Y28_N27
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[18]~37_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [6]));

// Location: LCCOMB_X38_Y28_N0
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[8]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[8]~feeder_combout  = \IF_Instruction_Memory|Instruction_IF[19]~35_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_IF[19]~35_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[8]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File_rtl_1_bypass[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [8]));

// Location: LCCOMB_X38_Y28_N26
cycloneii_lcell_comb \ID_Registers|Register_File~5 (
// Equation(s):
// \ID_Registers|Register_File~5_combout  = (\ID_Registers|Register_File_rtl_1_bypass [5] & (\ID_Registers|Register_File_rtl_1_bypass [6] & (\ID_Registers|Register_File_rtl_1_bypass [7] $ (!\ID_Registers|Register_File_rtl_1_bypass [8])))) # 
// (!\ID_Registers|Register_File_rtl_1_bypass [5] & (!\ID_Registers|Register_File_rtl_1_bypass [6] & (\ID_Registers|Register_File_rtl_1_bypass [7] $ (!\ID_Registers|Register_File_rtl_1_bypass [8]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [5]),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [7]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [6]),
	.datad(\ID_Registers|Register_File_rtl_1_bypass [8]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~5 .lut_mask = 16'h8421;
defparam \ID_Registers|Register_File~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|always2~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [0]));

// Location: LCFF_X38_Y28_N15
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_WB_Pipeline_Stage|Write_Register_WB [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [1]));

// Location: LCFF_X38_Y28_N19
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_Instruction_Memory|Instruction_IF[16]~34_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [2]));

// Location: LCCOMB_X39_Y26_N4
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[4]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[4]~feeder_combout  = \IF_Instruction_Memory|Instruction_IF[17]~33_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_Instruction_Memory|Instruction_IF[17]~33_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[4]~feeder .lut_mask = 16'hFF00;
defparam \ID_Registers|Register_File_rtl_1_bypass[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y26_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [4]));

// Location: LCCOMB_X38_Y28_N18
cycloneii_lcell_comb \ID_Registers|Register_File~4 (
// Equation(s):
// \ID_Registers|Register_File~4_combout  = (\ID_Registers|Register_File_rtl_1_bypass [3] & (\ID_Registers|Register_File_rtl_1_bypass [4] & (\ID_Registers|Register_File_rtl_1_bypass [1] $ (!\ID_Registers|Register_File_rtl_1_bypass [2])))) # 
// (!\ID_Registers|Register_File_rtl_1_bypass [3] & (!\ID_Registers|Register_File_rtl_1_bypass [4] & (\ID_Registers|Register_File_rtl_1_bypass [1] $ (!\ID_Registers|Register_File_rtl_1_bypass [2]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [3]),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [1]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [2]),
	.datad(\ID_Registers|Register_File_rtl_1_bypass [4]),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~4 .lut_mask = 16'h8241;
defparam \ID_Registers|Register_File~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N4
cycloneii_lcell_comb \ID_Registers|Register_File~7 (
// Equation(s):
// \ID_Registers|Register_File~7_combout  = (!\ID_Registers|Register_File~6_combout  & (\ID_Registers|Register_File~5_combout  & (\ID_Registers|Register_File_rtl_1_bypass [0] & \ID_Registers|Register_File~4_combout )))

	.dataa(\ID_Registers|Register_File~6_combout ),
	.datab(\ID_Registers|Register_File~5_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [0]),
	.datad(\ID_Registers|Register_File~4_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Register_File~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File~7 .lut_mask = 16'h4000;
defparam \ID_Registers|Register_File~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[2]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [15]));

// Location: LCCOMB_X47_Y24_N28
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N29
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [30]));

// Location: LCFF_X43_Y26_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [10]));

// Location: LCFF_X43_Y28_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [25]));

// Location: LCFF_X40_Y28_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [23]));

// Location: LCCOMB_X43_Y28_N24
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardA_EX~2 (
// Equation(s):
// \Hazard_Handling_Unit|ForwardA_EX~2_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [24] & (\MEM_WB_Pipeline_Stage|Instruction_WB [14] & (\MEM_WB_Pipeline_Stage|Instruction_WB [13] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [23])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [24] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [14] & (\MEM_WB_Pipeline_Stage|Instruction_WB [13] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [23]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [24]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [23]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardA_EX~2_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardA_EX~2 .lut_mask = 16'h9009;
defparam \Hazard_Handling_Unit|ForwardA_EX~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [24]));

// Location: LCCOMB_X43_Y28_N8
cycloneii_lcell_comb \Hazard_Handling_Unit|Equal3~1 (
// Equation(s):
// \Hazard_Handling_Unit|Equal3~1_combout  = (\EX_MEM_Pipeline_Stage|Instruction_MEM [14] & (\ID_EX_Pipeline_Stage|Instruction_EX [24] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [13] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [23])))) # 
// (!\EX_MEM_Pipeline_Stage|Instruction_MEM [14] & (!\ID_EX_Pipeline_Stage|Instruction_EX [24] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [13] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [23]))))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [24]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [23]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|Equal3~1_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|Equal3~1 .lut_mask = 16'h9009;
defparam \Hazard_Handling_Unit|Equal3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y28_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [22]));

// Location: LCCOMB_X43_Y28_N6
cycloneii_lcell_comb \Hazard_Handling_Unit|Equal3~0 (
// Equation(s):
// \Hazard_Handling_Unit|Equal3~0_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [21] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [11] & (\ID_EX_Pipeline_Stage|Instruction_EX [22] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [12])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [21] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [11] & (\ID_EX_Pipeline_Stage|Instruction_EX [22] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [12]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [22]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|Equal3~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|Equal3~0 .lut_mask = 16'h8241;
defparam \Hazard_Handling_Unit|Equal3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N4
cycloneii_lcell_comb \Hazard_Handling_Unit|Equal3~2 (
// Equation(s):
// \Hazard_Handling_Unit|Equal3~2_combout  = (\Hazard_Handling_Unit|Equal3~1_combout  & (\Hazard_Handling_Unit|Equal3~0_combout  & (\EX_MEM_Pipeline_Stage|Instruction_MEM [15] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [25]))))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.datab(\Hazard_Handling_Unit|Equal3~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [25]),
	.datad(\Hazard_Handling_Unit|Equal3~0_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|Equal3~2_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|Equal3~2 .lut_mask = 16'h8400;
defparam \Hazard_Handling_Unit|Equal3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N2
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardA_EX~3 (
// Equation(s):
// \Hazard_Handling_Unit|ForwardA_EX~3_combout  = (\Hazard_Handling_Unit|ForwardA_EX~2_combout  & (!\Hazard_Handling_Unit|Equal3~2_combout  & (\MEM_WB_Pipeline_Stage|Instruction_WB [15] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [25]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [15]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [25]),
	.datac(\Hazard_Handling_Unit|ForwardA_EX~2_combout ),
	.datad(\Hazard_Handling_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardA_EX~3_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardA_EX~3 .lut_mask = 16'h0090;
defparam \Hazard_Handling_Unit|ForwardA_EX~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N12
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Instruction_EX[21]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Instruction_EX[21]~feeder_combout  = \IF_ID_Pipeline_Stage|Instruction_ID [21]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Instruction_EX[21]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Instruction_EX[21]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Instruction_EX[21]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Instruction_EX[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Instruction_EX[21]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Instruction_EX [21]));

// Location: LCCOMB_X39_Y28_N20
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardA_EX~0 (
// Equation(s):
// \Hazard_Handling_Unit|ForwardA_EX~0_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [22] & (\MEM_WB_Pipeline_Stage|Instruction_WB [12] & (\ID_EX_Pipeline_Stage|Instruction_EX [21] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [11])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [22] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [12] & (\ID_EX_Pipeline_Stage|Instruction_EX [21] $ (!\MEM_WB_Pipeline_Stage|Instruction_WB [11]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [22]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [11]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardA_EX~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardA_EX~0 .lut_mask = 16'h8241;
defparam \Hazard_Handling_Unit|ForwardA_EX~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y28_N24
cycloneii_lcell_comb \Hazard_Handling_Unit|Data_Hazard_temp_2~0 (
// Equation(s):
// \Hazard_Handling_Unit|Data_Hazard_temp_2~0_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [14]) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [12]) # ((\MEM_WB_Pipeline_Stage|Instruction_WB [11]) # (\MEM_WB_Pipeline_Stage|Instruction_WB [13])))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [14]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [12]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [11]),
	.datad(\MEM_WB_Pipeline_Stage|Instruction_WB [13]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|Data_Hazard_temp_2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|Data_Hazard_temp_2~0 .lut_mask = 16'hFFFE;
defparam \Hazard_Handling_Unit|Data_Hazard_temp_2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y28_N4
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardA_EX~1 (
// Equation(s):
// \Hazard_Handling_Unit|ForwardA_EX~1_combout  = (\MEM_WB_Pipeline_Stage|RegWrite_WB~regout  & (\Hazard_Handling_Unit|ForwardA_EX~0_combout  & ((\MEM_WB_Pipeline_Stage|Instruction_WB [15]) # (\Hazard_Handling_Unit|Data_Hazard_temp_2~0_combout ))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [15]),
	.datab(\MEM_WB_Pipeline_Stage|RegWrite_WB~regout ),
	.datac(\Hazard_Handling_Unit|ForwardA_EX~0_combout ),
	.datad(\Hazard_Handling_Unit|Data_Hazard_temp_2~0_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardA_EX~1_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardA_EX~1 .lut_mask = 16'hC080;
defparam \Hazard_Handling_Unit|ForwardA_EX~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y28_N0
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardA_EX~5 (
// Equation(s):
// \Hazard_Handling_Unit|ForwardA_EX~5_combout  = (\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (\ID_EX_Pipeline_Stage|Instruction_EX [24] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [23])))) # 
// (!\MEM_WB_Pipeline_Stage|Instruction_WB [19] & (!\ID_EX_Pipeline_Stage|Instruction_EX [24] & (\MEM_WB_Pipeline_Stage|Instruction_WB [18] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [23]))))

	.dataa(\MEM_WB_Pipeline_Stage|Instruction_WB [19]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [18]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [23]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [24]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardA_EX~5_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardA_EX~5 .lut_mask = 16'h8241;
defparam \Hazard_Handling_Unit|ForwardA_EX~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y28_N15
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Instruction_WB[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|Instruction_MEM [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Instruction_WB [16]));

// Location: LCCOMB_X39_Y28_N26
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardA_EX~4 (
// Equation(s):
// \Hazard_Handling_Unit|ForwardA_EX~4_combout  = (\ID_EX_Pipeline_Stage|Instruction_EX [22] & (\MEM_WB_Pipeline_Stage|Instruction_WB [17] & (\MEM_WB_Pipeline_Stage|Instruction_WB [16] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [21])))) # 
// (!\ID_EX_Pipeline_Stage|Instruction_EX [22] & (!\MEM_WB_Pipeline_Stage|Instruction_WB [17] & (\MEM_WB_Pipeline_Stage|Instruction_WB [16] $ (!\ID_EX_Pipeline_Stage|Instruction_EX [21]))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [22]),
	.datab(\MEM_WB_Pipeline_Stage|Instruction_WB [17]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [16]),
	.datad(\ID_EX_Pipeline_Stage|Instruction_EX [21]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardA_EX~4_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardA_EX~4 .lut_mask = 16'h9009;
defparam \Hazard_Handling_Unit|ForwardA_EX~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N18
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardA_EX~6 (
// Equation(s):
// \Hazard_Handling_Unit|ForwardA_EX~6_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\ID_EX_Pipeline_Stage|RegWrite_EX~regout  & (\Hazard_Handling_Unit|ForwardA_EX~5_combout  & \Hazard_Handling_Unit|ForwardA_EX~4_combout )))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(\ID_EX_Pipeline_Stage|RegWrite_EX~regout ),
	.datac(\Hazard_Handling_Unit|ForwardA_EX~5_combout ),
	.datad(\Hazard_Handling_Unit|ForwardA_EX~4_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardA_EX~6_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardA_EX~6 .lut_mask = 16'h8000;
defparam \Hazard_Handling_Unit|ForwardA_EX~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N0
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardA_EX~7 (
// Equation(s):
// \Hazard_Handling_Unit|ForwardA_EX~7_combout  = (\Hazard_Handling_Unit|ForwardA_EX~6_combout  & ((\ID_EX_Pipeline_Stage|Instruction_EX [25] & ((\MEM_WB_Pipeline_Stage|Instruction_WB [20]))) # (!\ID_EX_Pipeline_Stage|Instruction_EX [25] & 
// (!\Hazard_Handling_Unit|Equal2~0_combout  & !\MEM_WB_Pipeline_Stage|Instruction_WB [20]))))

	.dataa(\Hazard_Handling_Unit|Equal2~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [25]),
	.datac(\MEM_WB_Pipeline_Stage|Instruction_WB [20]),
	.datad(\Hazard_Handling_Unit|ForwardA_EX~6_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardA_EX~7_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardA_EX~7 .lut_mask = 16'hC100;
defparam \Hazard_Handling_Unit|ForwardA_EX~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N26
cycloneii_lcell_comb \EX_Forward_A|Mux24~0 (
// Equation(s):
// \EX_Forward_A|Mux24~0_combout  = \Hazard_Handling_Unit|ForwardA_EX [1] $ (((\Hazard_Handling_Unit|ForwardA_EX~7_combout ) # ((\Hazard_Handling_Unit|ForwardA_EX~3_combout  & \Hazard_Handling_Unit|ForwardA_EX~1_combout ))))

	.dataa(\Hazard_Handling_Unit|ForwardA_EX [1]),
	.datab(\Hazard_Handling_Unit|ForwardA_EX~3_combout ),
	.datac(\Hazard_Handling_Unit|ForwardA_EX~1_combout ),
	.datad(\Hazard_Handling_Unit|ForwardA_EX~7_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux24~0 .lut_mask = 16'h556A;
defparam \EX_Forward_A|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [28]));

// Location: LCFF_X44_Y28_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[67] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [67]));

// Location: LCCOMB_X44_Y28_N12
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[68]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[68]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[68] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[68]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [68]));

// Location: LCCOMB_X44_Y28_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[28]~56 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[28]~56_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [67])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [68] & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a28 )) # (!\ID_Registers|Register_File_rtl_1_bypass [68] & ((\ID_Registers|Register_File_rtl_1_bypass [67])))))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a28 ),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [67]),
	.datad(\ID_Registers|Register_File_rtl_1_bypass [68]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[28]~56 .lut_mask = 16'hE2F0;
defparam \ID_Registers|Read_Data_2_ID[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[28]~57 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[28]~57_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[28]~56_combout 
// )))))

	.dataa(\ID_Registers|Equal2~1_combout ),
	.datab(\ID_Registers|Equal3~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[28]~56_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[28]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[28]~57 .lut_mask = 16'h5140;
defparam \ID_Registers|Read_Data_2_ID[28]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[28]~57_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]));

// Location: LCFF_X49_Y28_N11
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [28]));

// Location: LCCOMB_X49_Y28_N10
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[28]~28 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[28]~28_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [28])) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [28])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [28]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [28]),
	.datad(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[28]~28 .lut_mask = 16'hCCF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y27_N1
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[77] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[28]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [77]));

// Location: LCCOMB_X42_Y28_N16
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardC~1 (
// Equation(s):
// \Hazard_Handling_Unit|ForwardC~1_combout  = (\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout  & ((\EX_MEM_Pipeline_Stage|Instruction_MEM [15]) # (\Hazard_Handling_Unit|ForwardC~0_combout )))

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.datab(\Hazard_Handling_Unit|ForwardC~0_combout ),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|RegWrite_MEM~regout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardC~1 .lut_mask = 16'hEE00;
defparam \Hazard_Handling_Unit|ForwardC~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N4
cycloneii_lcell_comb \EX_Forward_A|Mux29~0 (
// Equation(s):
// \EX_Forward_A|Mux29~0_combout  = (\Hazard_Handling_Unit|Equal3~2_combout  & ((\Hazard_Handling_Unit|ForwardC~1_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]))) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[2]~6_combout )))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[2]~6_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[2]~6_combout ),
	.datab(\Hazard_Handling_Unit|Equal3~2_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.datad(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux29~0 .lut_mask = 16'hE2AA;
defparam \EX_Forward_A|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N30
cycloneii_lcell_comb \EX_Forward_A|Mux29~1 (
// Equation(s):
// \EX_Forward_A|Mux29~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux29~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [2]),
	.datab(\EX_Forward_A|Mux29~0_combout ),
	.datac(vcc),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux29~1 .lut_mask = 16'hCCAA;
defparam \EX_Forward_A|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N14
cycloneii_lcell_comb \EX_Forward_A|Mux28~0 (
// Equation(s):
// \EX_Forward_A|Mux28~0_combout  = (\Hazard_Handling_Unit|Equal3~2_combout  & ((\Hazard_Handling_Unit|ForwardC~1_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3])) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[3]~7_combout ))))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[3]~7_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.datab(\Hazard_Handling_Unit|Equal3~2_combout ),
	.datac(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[3]~7_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux28~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux28~0 .lut_mask = 16'hBF80;
defparam \EX_Forward_A|Mux28~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N30
cycloneii_lcell_comb \EX_Forward_A|Mux28~1 (
// Equation(s):
// \EX_Forward_A|Mux28~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux28~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [3]),
	.datab(vcc),
	.datac(\EX_Forward_A|Mux28~0_combout ),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux28~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux28~1 .lut_mask = 16'hF0AA;
defparam \EX_Forward_A|Mux28~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N8
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[20]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[20]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [20]));

// Location: LCFF_X44_Y29_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[4]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [19]));

// Location: LCCOMB_X47_Y29_N8
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[5] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [5] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~18_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [5])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~18_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [5]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [5]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[5] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[5] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N28
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[5]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[5]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [5]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [5]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[5]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y26_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [5]));

// Location: LCCOMB_X44_Y26_N12
cycloneii_lcell_comb \EX_Forward_A|Mux26~0 (
// Equation(s):
// \EX_Forward_A|Mux26~0_combout  = (\Hazard_Handling_Unit|Equal3~2_combout  & ((\Hazard_Handling_Unit|ForwardC~1_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]))) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[5]~3_combout )))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[5]~3_combout ))

	.dataa(\Hazard_Handling_Unit|Equal3~2_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[5]~3_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.datad(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux26~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux26~0 .lut_mask = 16'hE4CC;
defparam \EX_Forward_A|Mux26~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N22
cycloneii_lcell_comb \EX_Forward_A|Mux26~1 (
// Equation(s):
// \EX_Forward_A|Mux26~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux26~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [5]),
	.datab(vcc),
	.datac(\EX_Forward_A|Mux24~0_combout ),
	.datad(\EX_Forward_A|Mux26~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux26~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux26~1 .lut_mask = 16'hFA0A;
defparam \EX_Forward_A|Mux26~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N30
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[6]~54 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[6]~54_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & 
// ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [7]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [7]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[6]~54_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[6]~54 .lut_mask = 16'hFC22;
defparam \EX_ALU_Mux|ALU_Data_2_EX[6]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N22
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[6]~55 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[6]~55_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[6]~54_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6])) # (!\EX_ALU_Mux|ALU_Data_2_EX[6]~54_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[6]~4_combout ))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[6]~54_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[6]~4_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[6]~54_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[6]~55_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[6]~55 .lut_mask = 16'hAFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[6]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N10
cycloneii_lcell_comb \EX_ALU|Mux23~0 (
// Equation(s):
// \EX_ALU|Mux23~0_combout  = (\EX_ALU_Control|Mux0~0_combout  & (!\EX_ALU_Control|Mux1~1_combout )) # (!\EX_ALU_Control|Mux0~0_combout  & (((!\EX_ALU_Control|ALU_Control_EX[3]~0_combout ) # (!\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]))))

	.dataa(\EX_ALU_Control|Mux1~1_combout ),
	.datab(\EX_ALU_Control|Mux0~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datad(\EX_ALU_Control|ALU_Control_EX[3]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux23~0 .lut_mask = 16'h4777;
defparam \EX_ALU|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N22
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[4]~58 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[4]~58_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & 
// ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [4]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[4]~58_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[4]~58 .lut_mask = 16'hFC0A;
defparam \EX_ALU_Mux|ALU_Data_2_EX[4]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N8
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[4]~59 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[4]~59_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[4]~58_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4])) # (!\EX_ALU_Mux|ALU_Data_2_EX[4]~58_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[4]~2_combout ))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[4]~58_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[4]~2_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[4]~58_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[4]~59_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[4]~59 .lut_mask = 16'hAFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[4]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]));

// Location: LCCOMB_X43_Y26_N2
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[1]~64 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[1]~64_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ) # (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [1] & ((!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[1]~64_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[1]~64 .lut_mask = 16'hCCE2;
defparam \EX_ALU_Mux|ALU_Data_2_EX[1]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N6
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[1]~65 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[1]~64_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1])) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~64_combout  & 
// ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[1]~64_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[1]~64_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[1]~65 .lut_mask = 16'hBBC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[1]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N2
cycloneii_lcell_comb \EX_ALU|Add1~2 (
// Equation(s):
// \EX_ALU|Add1~2_combout  = (\EX_Forward_A|Mux30~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout  & (!\EX_ALU|Add1~1 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout  & (\EX_ALU|Add1~1  & VCC)))) # (!\EX_Forward_A|Mux30~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout  & ((\EX_ALU|Add1~1 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout  & (!\EX_ALU|Add1~1 ))))
// \EX_ALU|Add1~3  = CARRY((\EX_Forward_A|Mux30~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout  & !\EX_ALU|Add1~1 )) # (!\EX_Forward_A|Mux30~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout ) # (!\EX_ALU|Add1~1 ))))

	.dataa(\EX_Forward_A|Mux30~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~1 ),
	.combout(\EX_ALU|Add1~2_combout ),
	.cout(\EX_ALU|Add1~3 ));
// synopsys translate_off
defparam \EX_ALU|Add1~2 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N4
cycloneii_lcell_comb \EX_ALU|Add1~4 (
// Equation(s):
// \EX_ALU|Add1~4_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[2]~63_combout  $ (\EX_Forward_A|Mux29~1_combout  $ (\EX_ALU|Add1~3 )))) # (GND)
// \EX_ALU|Add1~5  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[2]~63_combout  & (\EX_Forward_A|Mux29~1_combout  & !\EX_ALU|Add1~3 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[2]~63_combout  & ((\EX_Forward_A|Mux29~1_combout ) # (!\EX_ALU|Add1~3 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[2]~63_combout ),
	.datab(\EX_Forward_A|Mux29~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~3 ),
	.combout(\EX_ALU|Add1~4_combout ),
	.cout(\EX_ALU|Add1~5 ));
// synopsys translate_off
defparam \EX_ALU|Add1~4 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N8
cycloneii_lcell_comb \EX_ALU|Add1~8 (
// Equation(s):
// \EX_ALU|Add1~8_combout  = ((\EX_Forward_A|Mux27~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[4]~59_combout  $ (\EX_ALU|Add1~7 )))) # (GND)
// \EX_ALU|Add1~9  = CARRY((\EX_Forward_A|Mux27~1_combout  & ((!\EX_ALU|Add1~7 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[4]~59_combout ))) # (!\EX_Forward_A|Mux27~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[4]~59_combout  & !\EX_ALU|Add1~7 )))

	.dataa(\EX_Forward_A|Mux27~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[4]~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~7 ),
	.combout(\EX_ALU|Add1~8_combout ),
	.cout(\EX_ALU|Add1~9 ));
// synopsys translate_off
defparam \EX_ALU|Add1~8 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N12
cycloneii_lcell_comb \EX_ALU|Add1~12 (
// Equation(s):
// \EX_ALU|Add1~12_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[6]~55_combout  $ (\EX_Forward_A|Mux25~1_combout  $ (\EX_ALU|Add1~11 )))) # (GND)
// \EX_ALU|Add1~13  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[6]~55_combout  & (\EX_Forward_A|Mux25~1_combout  & !\EX_ALU|Add1~11 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[6]~55_combout  & ((\EX_Forward_A|Mux25~1_combout ) # (!\EX_ALU|Add1~11 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[6]~55_combout ),
	.datab(\EX_Forward_A|Mux25~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~11 ),
	.combout(\EX_ALU|Add1~12_combout ),
	.cout(\EX_ALU|Add1~13 ));
// synopsys translate_off
defparam \EX_ALU|Add1~12 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N20
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[22]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[22]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[22]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[22]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[22]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[22]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [22]));

// Location: LCFF_X44_Y26_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[5]~3_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [21]));

// Location: LCCOMB_X43_Y25_N8
cycloneii_lcell_comb \EX_Forward_A|Mux24~1 (
// Equation(s):
// \EX_Forward_A|Mux24~1_combout  = (\Hazard_Handling_Unit|Equal3~2_combout  & ((\Hazard_Handling_Unit|ForwardC~1_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7])) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[7]~5_combout ))))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[7]~5_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.datab(\Hazard_Handling_Unit|Equal3~2_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[7]~5_combout ),
	.datad(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux24~1 .lut_mask = 16'hB8F0;
defparam \EX_Forward_A|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N0
cycloneii_lcell_comb \EX_Forward_A|Mux24~2 (
// Equation(s):
// \EX_Forward_A|Mux24~2_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux24~1_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [7]),
	.datab(vcc),
	.datac(\EX_Forward_A|Mux24~1_combout ),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux24~2 .lut_mask = 16'hF0AA;
defparam \EX_Forward_A|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N12
cycloneii_lcell_comb \EX_ALU|Add0~12 (
// Equation(s):
// \EX_ALU|Add0~12_combout  = ((\EX_Forward_A|Mux25~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[6]~55_combout  $ (!\EX_ALU|Add0~11 )))) # (GND)
// \EX_ALU|Add0~13  = CARRY((\EX_Forward_A|Mux25~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[6]~55_combout ) # (!\EX_ALU|Add0~11 ))) # (!\EX_Forward_A|Mux25~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[6]~55_combout  & !\EX_ALU|Add0~11 )))

	.dataa(\EX_Forward_A|Mux25~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[6]~55_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~11 ),
	.combout(\EX_ALU|Add0~12_combout ),
	.cout(\EX_ALU|Add0~13 ));
// synopsys translate_off
defparam \EX_ALU|Add0~12 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N14
cycloneii_lcell_comb \EX_ALU|Add0~14 (
// Equation(s):
// \EX_ALU|Add0~14_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[7]~53_combout  & ((\EX_Forward_A|Mux24~2_combout  & (\EX_ALU|Add0~13  & VCC)) # (!\EX_Forward_A|Mux24~2_combout  & (!\EX_ALU|Add0~13 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~53_combout  & 
// ((\EX_Forward_A|Mux24~2_combout  & (!\EX_ALU|Add0~13 )) # (!\EX_Forward_A|Mux24~2_combout  & ((\EX_ALU|Add0~13 ) # (GND)))))
// \EX_ALU|Add0~15  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[7]~53_combout  & (!\EX_Forward_A|Mux24~2_combout  & !\EX_ALU|Add0~13 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~53_combout  & ((!\EX_ALU|Add0~13 ) # (!\EX_Forward_A|Mux24~2_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[7]~53_combout ),
	.datab(\EX_Forward_A|Mux24~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~13 ),
	.combout(\EX_ALU|Add0~14_combout ),
	.cout(\EX_ALU|Add0~15 ));
// synopsys translate_off
defparam \EX_ALU|Add0~14 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N14
cycloneii_lcell_comb \EX_ALU|Add1~14 (
// Equation(s):
// \EX_ALU|Add1~14_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[7]~53_combout  & ((\EX_Forward_A|Mux24~2_combout  & (!\EX_ALU|Add1~13 )) # (!\EX_Forward_A|Mux24~2_combout  & ((\EX_ALU|Add1~13 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~53_combout  & 
// ((\EX_Forward_A|Mux24~2_combout  & (\EX_ALU|Add1~13  & VCC)) # (!\EX_Forward_A|Mux24~2_combout  & (!\EX_ALU|Add1~13 ))))
// \EX_ALU|Add1~15  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[7]~53_combout  & ((!\EX_ALU|Add1~13 ) # (!\EX_Forward_A|Mux24~2_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~53_combout  & (!\EX_Forward_A|Mux24~2_combout  & !\EX_ALU|Add1~13 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[7]~53_combout ),
	.datab(\EX_Forward_A|Mux24~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~13 ),
	.combout(\EX_ALU|Add1~14_combout ),
	.cout(\EX_ALU|Add1~15 ));
// synopsys translate_off
defparam \EX_ALU|Add1~14 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N6
cycloneii_lcell_comb \EX_ALU|Mux24~0 (
// Equation(s):
// \EX_ALU|Mux24~0_combout  = (\EX_ALU|Mux23~1_combout  & (\EX_ALU|Mux23~0_combout  & ((\EX_ALU|Add1~14_combout )))) # (!\EX_ALU|Mux23~1_combout  & (((\EX_ALU|Add0~14_combout )) # (!\EX_ALU|Mux23~0_combout )))

	.dataa(\EX_ALU|Mux23~1_combout ),
	.datab(\EX_ALU|Mux23~0_combout ),
	.datac(\EX_ALU|Add0~14_combout ),
	.datad(\EX_ALU|Add1~14_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux24~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux24~0 .lut_mask = 16'hD951;
defparam \EX_ALU|Mux24~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N28
cycloneii_lcell_comb \EX_ALU|Mux24~1 (
// Equation(s):
// \EX_ALU|Mux24~1_combout  = (\EX_ALU|Mux31~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[7]~53_combout  & ((\EX_Forward_A|Mux24~2_combout ) # (!\EX_ALU|Mux24~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~53_combout  & (\EX_Forward_A|Mux24~2_combout  & 
// !\EX_ALU|Mux24~0_combout )))) # (!\EX_ALU|Mux31~0_combout  & (((\EX_ALU|Mux24~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[7]~53_combout ),
	.datab(\EX_Forward_A|Mux24~2_combout ),
	.datac(\EX_ALU|Mux31~0_combout ),
	.datad(\EX_ALU|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux24~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux24~1 .lut_mask = 16'h8FE0;
defparam \EX_ALU|Mux24~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N14
cycloneii_lcell_comb \EX_ALU|Mux24~2 (
// Equation(s):
// \EX_ALU|Mux24~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mult0|auto_generated|w569w [7])) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mux24~1_combout )))

	.dataa(\EX_ALU|Mult0|auto_generated|w569w [7]),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(vcc),
	.datad(\EX_ALU|Mux24~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux24~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux24~2 .lut_mask = 16'hBB88;
defparam \EX_ALU|Mux24~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y25_N29
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]));

// Location: LCFF_X43_Y25_N17
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [7]));

// Location: LCCOMB_X43_Y25_N16
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[7]~5 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[7]~5_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [7])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [7])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [7]),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [7]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[7]~5 .lut_mask = 16'hAAF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N6
cycloneii_lcell_comb \EX_Forward_A|Mux23~0 (
// Equation(s):
// \EX_Forward_A|Mux23~0_combout  = (\Hazard_Handling_Unit|Equal3~2_combout  & ((\Hazard_Handling_Unit|ForwardC~1_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8])) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ))))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ))))

	.dataa(\Hazard_Handling_Unit|Equal3~2_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.datac(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux23~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux23~0 .lut_mask = 16'hDF80;
defparam \EX_Forward_A|Mux23~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N6
cycloneii_lcell_comb \EX_Forward_A|Mux23~1 (
// Equation(s):
// \EX_Forward_A|Mux23~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux23~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [8]),
	.datab(vcc),
	.datac(\EX_Forward_A|Mux23~0_combout ),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux23~1 .lut_mask = 16'hF0AA;
defparam \EX_Forward_A|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N16
cycloneii_lcell_comb \EX_ALU|Add0~16 (
// Equation(s):
// \EX_ALU|Add0~16_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[8]~51_combout  $ (\EX_Forward_A|Mux23~1_combout  $ (!\EX_ALU|Add0~15 )))) # (GND)
// \EX_ALU|Add0~17  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[8]~51_combout  & ((\EX_Forward_A|Mux23~1_combout ) # (!\EX_ALU|Add0~15 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[8]~51_combout  & (\EX_Forward_A|Mux23~1_combout  & !\EX_ALU|Add0~15 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[8]~51_combout ),
	.datab(\EX_Forward_A|Mux23~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~15 ),
	.combout(\EX_ALU|Add0~16_combout ),
	.cout(\EX_ALU|Add0~17 ));
// synopsys translate_off
defparam \EX_ALU|Add0~16 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N4
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[8]~50 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[8]~50_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [10]) # (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [8] & ((!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [10]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[8]~50_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[8]~50 .lut_mask = 16'hCCE2;
defparam \EX_ALU_Mux|ALU_Data_2_EX[8]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N26
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[8]~51 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[8]~51_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[8]~50_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]) # ((!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[8]~50_combout  & 
// (((\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout  & \EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[8]~50_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[8]~51_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[8]~51 .lut_mask = 16'hACF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[8]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N16
cycloneii_lcell_comb \EX_ALU|Add1~16 (
// Equation(s):
// \EX_ALU|Add1~16_combout  = ((\EX_Forward_A|Mux23~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[8]~51_combout  $ (\EX_ALU|Add1~15 )))) # (GND)
// \EX_ALU|Add1~17  = CARRY((\EX_Forward_A|Mux23~1_combout  & ((!\EX_ALU|Add1~15 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[8]~51_combout ))) # (!\EX_Forward_A|Mux23~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[8]~51_combout  & !\EX_ALU|Add1~15 )))

	.dataa(\EX_Forward_A|Mux23~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[8]~51_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~15 ),
	.combout(\EX_ALU|Add1~16_combout ),
	.cout(\EX_ALU|Add1~17 ));
// synopsys translate_off
defparam \EX_ALU|Add1~16 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N12
cycloneii_lcell_comb \EX_ALU|Mux23~2 (
// Equation(s):
// \EX_ALU|Mux23~2_combout  = (\EX_ALU|Mux23~1_combout  & (\EX_ALU|Mux23~0_combout  & ((\EX_ALU|Add1~16_combout )))) # (!\EX_ALU|Mux23~1_combout  & (((\EX_ALU|Add0~16_combout )) # (!\EX_ALU|Mux23~0_combout )))

	.dataa(\EX_ALU|Mux23~1_combout ),
	.datab(\EX_ALU|Mux23~0_combout ),
	.datac(\EX_ALU|Add0~16_combout ),
	.datad(\EX_ALU|Add1~16_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux23~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux23~2 .lut_mask = 16'hD951;
defparam \EX_ALU|Mux23~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N26
cycloneii_lcell_comb \EX_ALU|Mux23~3 (
// Equation(s):
// \EX_ALU|Mux23~3_combout  = (\EX_ALU|Mux31~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[8]~51_combout  & ((\EX_Forward_A|Mux23~1_combout ) # (!\EX_ALU|Mux23~2_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[8]~51_combout  & (\EX_Forward_A|Mux23~1_combout  & 
// !\EX_ALU|Mux23~2_combout )))) # (!\EX_ALU|Mux31~0_combout  & (((\EX_ALU|Mux23~2_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[8]~51_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_Forward_A|Mux23~1_combout ),
	.datad(\EX_ALU|Mux23~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux23~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux23~3 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux23~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N14
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[30]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[30]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[30]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[30]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[30]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N15
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[30]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [30]));

// Location: LCFF_X47_Y26_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [29]));

// Location: LCCOMB_X47_Y26_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[9]~18 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[9]~18_combout  = (\ID_Registers|Register_File_rtl_0_bypass [30] & ((\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [29]))) # (!\ID_Registers|Register_File~3_combout  & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a9 )))) # (!\ID_Registers|Register_File_rtl_0_bypass [30] & (((\ID_Registers|Register_File_rtl_0_bypass [29]))))

	.dataa(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [30]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [29]),
	.datad(\ID_Registers|Register_File~3_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[9]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[9]~18 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_1_ID[9]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[9]~87 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[9]~87_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[9]~18_combout )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[9]~18_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[9]~87_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[9]~87 .lut_mask = 16'h3120;
defparam \ID_Registers|Read_Data_1_ID[9]~87 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[9]~87_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [9]));

// Location: LCCOMB_X47_Y26_N18
cycloneii_lcell_comb \EX_Forward_A|Mux22~1 (
// Equation(s):
// \EX_Forward_A|Mux22~1_combout  = (\EX_Forward_A|Mux24~0_combout  & (\EX_Forward_A|Mux22~0_combout )) # (!\EX_Forward_A|Mux24~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [9])))

	.dataa(\EX_Forward_A|Mux22~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [9]),
	.datac(vcc),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux22~1 .lut_mask = 16'hAACC;
defparam \EX_Forward_A|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N2
cycloneii_lcell_comb \EX_ALU_Control|WideOr1~0 (
// Equation(s):
// \EX_ALU_Control|WideOr1~0_combout  = (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [7]) # ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]) # ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1] & 
// \ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2])))

	.dataa(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [1]),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [7]),
	.datad(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [0]),
	.cin(gnd),
	.combout(\EX_ALU_Control|WideOr1~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|WideOr1~0 .lut_mask = 16'hFFF8;
defparam \EX_ALU_Control|WideOr1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y29_N16
cycloneii_lcell_comb \EX_ALU_Control|Mux1~1 (
// Equation(s):
// \EX_ALU_Control|Mux1~1_combout  = (\ID_EX_Pipeline_Stage|ALUOp_EX [1] & ((\EX_ALU_Control|WideOr1~0_combout ) # (!\EX_ALU_Control|Mux1~0_combout )))

	.dataa(vcc),
	.datab(\EX_ALU_Control|Mux1~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|ALUOp_EX [1]),
	.datad(\EX_ALU_Control|WideOr1~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Control|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Control|Mux1~1 .lut_mask = 16'hF030;
defparam \EX_ALU_Control|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N4
cycloneii_lcell_comb \EX_ALU|Mux0~0 (
// Equation(s):
// \EX_ALU|Mux0~0_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout ) # ((\EX_ALU_Control|Mux0~0_combout  & \EX_ALU_Control|Mux1~1_combout ))

	.dataa(vcc),
	.datab(\EX_ALU_Control|Mux0~0_combout ),
	.datac(\EX_ALU_Control|Mux1~1_combout ),
	.datad(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux0~0 .lut_mask = 16'hFFC0;
defparam \EX_ALU|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N21
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]));

// Location: LCCOMB_X52_Y25_N28
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y25_N29
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[42] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[42]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [42]));

// Location: LCCOMB_X52_Y25_N18
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~39 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~39_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [42] & (((!\MEM_Data_Memory|Data_Memory~5_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])) # (!\MEM_Data_Memory|Data_Memory~4_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~4_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [42]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~39_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~39 .lut_mask = 16'h7F00;
defparam \MEM_Data_Memory|Read_Data_MEM~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N23
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[41] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[10]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [41]));

// Location: LCCOMB_X38_Y25_N22
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~40 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~40_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~39_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10~portbdataout )) # 
// (!\MEM_Data_Memory|Read_Data_MEM~39_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [41])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a10~portbdataout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~39_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [41]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~40_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~40 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[10] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [10] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~40_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [10])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~40_combout ),
	.datac(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.datad(\MEM_Data_Memory|Read_Data_MEM [10]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [10]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[10] .lut_mask = 16'hCFC0;
defparam \MEM_Data_Memory|Read_Data_MEM[10] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N24
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[10]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[10]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [10]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [10]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[10]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[10]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[10]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y25_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[10]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [10]));

// Location: LCCOMB_X39_Y27_N30
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[32]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[32]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y27_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[32] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[32]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [32]));

// Location: LCFF_X39_Y27_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[10]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [31]));

// Location: LCCOMB_X39_Y27_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[10]~28 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[10]~28_combout  = (\ID_Registers|Register_File_rtl_1_bypass [32] & ((\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [31]))) # (!\ID_Registers|Register_File~7_combout  & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a10 )))) # (!\ID_Registers|Register_File_rtl_1_bypass [32] & (((\ID_Registers|Register_File_rtl_1_bypass [31]))))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a10 ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [32]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [31]),
	.datad(\ID_Registers|Register_File~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[10]~28 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_2_ID[10]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[10]~29 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[10]~29_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[10]~14_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[10]~28_combout 
// )))))

	.dataa(\ID_Registers|Equal2~1_combout ),
	.datab(\ID_Registers|Equal3~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[10]~14_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[10]~28_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[10]~29_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[10]~29 .lut_mask = 16'h5140;
defparam \ID_Registers|Read_Data_2_ID[10]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y27_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[10]~29_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]));

// Location: LCFF_X38_Y25_N11
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [10]));

// Location: LCCOMB_X38_Y25_N10
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[10]~14 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[10]~14_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [10])) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [10])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [10]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [10]),
	.datad(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[10]~14 .lut_mask = 16'hCCF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N7
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[3]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]));

// Location: LCCOMB_X45_Y25_N6
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[3]~60 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[3]~60_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[3]~7_combout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [3])))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[3]~7_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[3]~60_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~60 .lut_mask = 16'hEE30;
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N4
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[3]~61 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[3]~61_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[3]~60_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3])) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~60_combout  & 
// ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [7]))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[3]~60_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [7]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[3]~60_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[3]~61_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~61 .lut_mask = 16'hDDA0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[3]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N28
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[2]~62 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[2]~62_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]) # (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [2] & ((!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[2]~62_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[2]~62 .lut_mask = 16'hAAE4;
defparam \EX_ALU_Mux|ALU_Data_2_EX[2]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N20
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[2]~63 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[2]~63_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[2]~62_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[2]~62_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[2]~6_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[2]~62_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[2]~6_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[2]~62_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[2]~63_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[2]~63 .lut_mask = 16'hF588;
defparam \EX_ALU_Mux|ALU_Data_2_EX[2]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N2
cycloneii_lcell_comb \EX_ALU|Add0~2 (
// Equation(s):
// \EX_ALU|Add0~2_combout  = (\EX_Forward_A|Mux30~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout  & (\EX_ALU|Add0~1  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout  & (!\EX_ALU|Add0~1 )))) # (!\EX_Forward_A|Mux30~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout  & (!\EX_ALU|Add0~1 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout  & ((\EX_ALU|Add0~1 ) # (GND)))))
// \EX_ALU|Add0~3  = CARRY((\EX_Forward_A|Mux30~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout  & !\EX_ALU|Add0~1 )) # (!\EX_Forward_A|Mux30~1_combout  & ((!\EX_ALU|Add0~1 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout ))))

	.dataa(\EX_Forward_A|Mux30~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~1 ),
	.combout(\EX_ALU|Add0~2_combout ),
	.cout(\EX_ALU|Add0~3 ));
// synopsys translate_off
defparam \EX_ALU|Add0~2 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N4
cycloneii_lcell_comb \EX_ALU|Add0~4 (
// Equation(s):
// \EX_ALU|Add0~4_combout  = ((\EX_Forward_A|Mux29~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[2]~63_combout  $ (!\EX_ALU|Add0~3 )))) # (GND)
// \EX_ALU|Add0~5  = CARRY((\EX_Forward_A|Mux29~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[2]~63_combout ) # (!\EX_ALU|Add0~3 ))) # (!\EX_Forward_A|Mux29~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[2]~63_combout  & !\EX_ALU|Add0~3 )))

	.dataa(\EX_Forward_A|Mux29~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[2]~63_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~3 ),
	.combout(\EX_ALU|Add0~4_combout ),
	.cout(\EX_ALU|Add0~5 ));
// synopsys translate_off
defparam \EX_ALU|Add0~4 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N8
cycloneii_lcell_comb \EX_ALU|Add0~8 (
// Equation(s):
// \EX_ALU|Add0~8_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[4]~59_combout  $ (\EX_Forward_A|Mux27~1_combout  $ (!\EX_ALU|Add0~7 )))) # (GND)
// \EX_ALU|Add0~9  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[4]~59_combout  & ((\EX_Forward_A|Mux27~1_combout ) # (!\EX_ALU|Add0~7 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[4]~59_combout  & (\EX_Forward_A|Mux27~1_combout  & !\EX_ALU|Add0~7 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[4]~59_combout ),
	.datab(\EX_Forward_A|Mux27~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~7 ),
	.combout(\EX_ALU|Add0~8_combout ),
	.cout(\EX_ALU|Add0~9 ));
// synopsys translate_off
defparam \EX_ALU|Add0~8 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N30
cycloneii_lcell_comb \EX_ALU|Mux27~0 (
// Equation(s):
// \EX_ALU|Mux27~0_combout  = (\EX_ALU|Mux23~1_combout  & (\EX_ALU|Mux23~0_combout  & ((\EX_ALU|Add1~8_combout )))) # (!\EX_ALU|Mux23~1_combout  & (((\EX_ALU|Add0~8_combout )) # (!\EX_ALU|Mux23~0_combout )))

	.dataa(\EX_ALU|Mux23~1_combout ),
	.datab(\EX_ALU|Mux23~0_combout ),
	.datac(\EX_ALU|Add0~8_combout ),
	.datad(\EX_ALU|Add1~8_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux27~0 .lut_mask = 16'hD951;
defparam \EX_ALU|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N4
cycloneii_lcell_comb \EX_ALU|Mux27~1 (
// Equation(s):
// \EX_ALU|Mux27~1_combout  = (\EX_ALU|Mux31~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[4]~59_combout  & ((\EX_Forward_A|Mux27~1_combout ) # (!\EX_ALU|Mux27~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[4]~59_combout  & (\EX_Forward_A|Mux27~1_combout  & 
// !\EX_ALU|Mux27~0_combout )))) # (!\EX_ALU|Mux31~0_combout  & (((\EX_ALU|Mux27~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[4]~59_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_Forward_A|Mux27~1_combout ),
	.datad(\EX_ALU|Mux27~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux27~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux22~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]));

// Location: LCFF_X47_Y26_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [9]));

// Location: LCCOMB_X47_Y26_N6
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[9]~9 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[9]~9_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [9])) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [9])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [9]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [9]),
	.datad(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[9]~9 .lut_mask = 16'hCCF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N18
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[36]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[36]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y30_N19
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[36] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[36]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [36]));

// Location: LCFF_X38_Y30_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[35] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[12]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [35]));

// Location: LCCOMB_X38_Y30_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[12]~20 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[12]~20_combout  = (\ID_Registers|Register_File_rtl_1_bypass [36] & ((\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [35]))) # (!\ID_Registers|Register_File~7_combout  & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a12 )))) # (!\ID_Registers|Register_File_rtl_1_bypass [36] & (((\ID_Registers|Register_File_rtl_1_bypass [35]))))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a12 ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [36]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [35]),
	.datad(\ID_Registers|Register_File~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[12]~20 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_2_ID[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[12]~21 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[12]~21_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[12]~10_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[12]~20_combout 
// )))))

	.dataa(\ID_Registers|Equal2~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[12]~10_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[12]~20_combout ),
	.datad(\ID_Registers|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[12]~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[12]~21 .lut_mask = 16'h4450;
defparam \ID_Registers|Read_Data_2_ID[12]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[12]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]));

// Location: LCFF_X38_Y25_N15
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [12]));

// Location: LCCOMB_X38_Y25_N14
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[12]~10 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[12]~10_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [12])) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [12])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [12]),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [12]),
	.datad(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[12]~10 .lut_mask = 16'hAAF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[47] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[13]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [47]));

// Location: LCCOMB_X38_Y24_N30
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~34 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~34_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~33_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13 )) # (!\MEM_Data_Memory|Read_Data_MEM~33_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [47])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~33_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a13 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [47]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~34_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~34 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N10
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[13] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [13] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~34_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [13])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~34_combout ),
	.datac(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.datad(\MEM_Data_Memory|Read_Data_MEM [13]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [13]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[13] .lut_mask = 16'hCFC0;
defparam \MEM_Data_Memory|Read_Data_MEM[13] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N12
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[13]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[13]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [13]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [13]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[13]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N13
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [13]));

// Location: LCCOMB_X38_Y30_N22
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[38]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[38]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[38]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[38]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[38]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y30_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[38] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[38]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [38]));

// Location: LCFF_X38_Y30_N17
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[37] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[13]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [37]));

// Location: LCCOMB_X43_Y25_N14
cycloneii_lcell_comb \EX_Forward_A|Mux17~0 (
// Equation(s):
// \EX_Forward_A|Mux17~0_combout  = (\Hazard_Handling_Unit|Equal3~2_combout  & ((\Hazard_Handling_Unit|ForwardC~1_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14])) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[14]~12_combout ))))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[14]~12_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.datab(\Hazard_Handling_Unit|Equal3~2_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[14]~12_combout ),
	.datad(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux17~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux17~0 .lut_mask = 16'hB8F0;
defparam \EX_Forward_A|Mux17~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N22
cycloneii_lcell_comb \EX_Forward_A|Mux17~1 (
// Equation(s):
// \EX_Forward_A|Mux17~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux17~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [14]),
	.datab(vcc),
	.datac(\EX_Forward_A|Mux17~0_combout ),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux17~1 .lut_mask = 16'hF0AA;
defparam \EX_Forward_A|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N10
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[10]~46 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[10]~46_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [10]) # (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [10] & ((!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [10]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [10]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[10]~46_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[10]~46 .lut_mask = 16'hCCE2;
defparam \EX_ALU_Mux|ALU_Data_2_EX[10]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N16
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[10]~47 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[10]~47_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[10]~46_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[10]~46_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[10]~14_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[10]~46_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[10]~14_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[10]~46_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[10]~47_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[10]~47 .lut_mask = 16'hF388;
defparam \EX_ALU_Mux|ALU_Data_2_EX[10]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N18
cycloneii_lcell_comb \EX_ALU|Add0~18 (
// Equation(s):
// \EX_ALU|Add0~18_combout  = (\EX_Forward_A|Mux22~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[9]~49_combout  & (\EX_ALU|Add0~17  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~49_combout  & (!\EX_ALU|Add0~17 )))) # (!\EX_Forward_A|Mux22~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[9]~49_combout  & (!\EX_ALU|Add0~17 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~49_combout  & ((\EX_ALU|Add0~17 ) # (GND)))))
// \EX_ALU|Add0~19  = CARRY((\EX_Forward_A|Mux22~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[9]~49_combout  & !\EX_ALU|Add0~17 )) # (!\EX_Forward_A|Mux22~1_combout  & ((!\EX_ALU|Add0~17 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~49_combout ))))

	.dataa(\EX_Forward_A|Mux22~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[9]~49_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~17 ),
	.combout(\EX_ALU|Add0~18_combout ),
	.cout(\EX_ALU|Add0~19 ));
// synopsys translate_off
defparam \EX_ALU|Add0~18 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N22
cycloneii_lcell_comb \EX_ALU|Add0~22 (
// Equation(s):
// \EX_ALU|Add0~22_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[11]~45_combout  & ((\EX_Forward_A|Mux20~1_combout  & (\EX_ALU|Add0~21  & VCC)) # (!\EX_Forward_A|Mux20~1_combout  & (!\EX_ALU|Add0~21 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~45_combout  & 
// ((\EX_Forward_A|Mux20~1_combout  & (!\EX_ALU|Add0~21 )) # (!\EX_Forward_A|Mux20~1_combout  & ((\EX_ALU|Add0~21 ) # (GND)))))
// \EX_ALU|Add0~23  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[11]~45_combout  & (!\EX_Forward_A|Mux20~1_combout  & !\EX_ALU|Add0~21 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~45_combout  & ((!\EX_ALU|Add0~21 ) # (!\EX_Forward_A|Mux20~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[11]~45_combout ),
	.datab(\EX_Forward_A|Mux20~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~21 ),
	.combout(\EX_ALU|Add0~22_combout ),
	.cout(\EX_ALU|Add0~23 ));
// synopsys translate_off
defparam \EX_ALU|Add0~22 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N24
cycloneii_lcell_comb \EX_ALU|Add0~24 (
// Equation(s):
// \EX_ALU|Add0~24_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[12]~43_combout  $ (\EX_Forward_A|Mux19~1_combout  $ (!\EX_ALU|Add0~23 )))) # (GND)
// \EX_ALU|Add0~25  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[12]~43_combout  & ((\EX_Forward_A|Mux19~1_combout ) # (!\EX_ALU|Add0~23 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[12]~43_combout  & (\EX_Forward_A|Mux19~1_combout  & !\EX_ALU|Add0~23 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[12]~43_combout ),
	.datab(\EX_Forward_A|Mux19~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~23 ),
	.combout(\EX_ALU|Add0~24_combout ),
	.cout(\EX_ALU|Add0~25 ));
// synopsys translate_off
defparam \EX_ALU|Add0~24 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N18
cycloneii_lcell_comb \EX_ALU|Add1~18 (
// Equation(s):
// \EX_ALU|Add1~18_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[9]~49_combout  & ((\EX_Forward_A|Mux22~1_combout  & (!\EX_ALU|Add1~17 )) # (!\EX_Forward_A|Mux22~1_combout  & ((\EX_ALU|Add1~17 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~49_combout  & 
// ((\EX_Forward_A|Mux22~1_combout  & (\EX_ALU|Add1~17  & VCC)) # (!\EX_Forward_A|Mux22~1_combout  & (!\EX_ALU|Add1~17 ))))
// \EX_ALU|Add1~19  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[9]~49_combout  & ((!\EX_ALU|Add1~17 ) # (!\EX_Forward_A|Mux22~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~49_combout  & (!\EX_Forward_A|Mux22~1_combout  & !\EX_ALU|Add1~17 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[9]~49_combout ),
	.datab(\EX_Forward_A|Mux22~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~17 ),
	.combout(\EX_ALU|Add1~18_combout ),
	.cout(\EX_ALU|Add1~19 ));
// synopsys translate_off
defparam \EX_ALU|Add1~18 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N20
cycloneii_lcell_comb \EX_ALU|Add1~20 (
// Equation(s):
// \EX_ALU|Add1~20_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[10]~47_combout  $ (\EX_Forward_A|Mux21~1_combout  $ (\EX_ALU|Add1~19 )))) # (GND)
// \EX_ALU|Add1~21  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[10]~47_combout  & (\EX_Forward_A|Mux21~1_combout  & !\EX_ALU|Add1~19 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[10]~47_combout  & ((\EX_Forward_A|Mux21~1_combout ) # (!\EX_ALU|Add1~19 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[10]~47_combout ),
	.datab(\EX_Forward_A|Mux21~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~19 ),
	.combout(\EX_ALU|Add1~20_combout ),
	.cout(\EX_ALU|Add1~21 ));
// synopsys translate_off
defparam \EX_ALU|Add1~20 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N24
cycloneii_lcell_comb \EX_ALU|Add1~24 (
// Equation(s):
// \EX_ALU|Add1~24_combout  = ((\EX_Forward_A|Mux19~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[12]~43_combout  $ (\EX_ALU|Add1~23 )))) # (GND)
// \EX_ALU|Add1~25  = CARRY((\EX_Forward_A|Mux19~1_combout  & ((!\EX_ALU|Add1~23 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[12]~43_combout ))) # (!\EX_Forward_A|Mux19~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[12]~43_combout  & !\EX_ALU|Add1~23 )))

	.dataa(\EX_Forward_A|Mux19~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[12]~43_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~23 ),
	.combout(\EX_ALU|Add1~24_combout ),
	.cout(\EX_ALU|Add1~25 ));
// synopsys translate_off
defparam \EX_ALU|Add1~24 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N24
cycloneii_lcell_comb \EX_ALU|Mux19~1 (
// Equation(s):
// \EX_ALU|Mux19~1_combout  = (\EX_ALU|Mux19~0_combout  & ((\EX_ALU|Mux31~0_combout ) # ((\EX_ALU|Add1~24_combout )))) # (!\EX_ALU|Mux19~0_combout  & (!\EX_ALU|Mux31~0_combout  & (\EX_ALU|Add0~24_combout )))

	.dataa(\EX_ALU|Mux19~0_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_ALU|Add0~24_combout ),
	.datad(\EX_ALU|Add1~24_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux19~1 .lut_mask = 16'hBA98;
defparam \EX_ALU|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N4
cycloneii_lcell_comb \EX_ALU|Mux16~0 (
// Equation(s):
// \EX_ALU|Mux16~0_combout  = (\EX_Forward_A|Mux24~0_combout  & (\EX_Forward_A|Mux16~0_combout )) # (!\EX_Forward_A|Mux24~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [15])))

	.dataa(\EX_Forward_A|Mux16~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]),
	.datac(vcc),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux16~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux16~0 .lut_mask = 16'hAACC;
defparam \EX_ALU|Mux16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N26
cycloneii_lcell_comb \EX_ALU|Mux23~1 (
// Equation(s):
// \EX_ALU|Mux23~1_combout  = (\EX_ALU_Control|Mux0~0_combout ) # ((\EX_ALU_Control|ALU_Control_EX[3]~0_combout  & (\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2] & \EX_ALU_Control|Mux1~1_combout )))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [2]),
	.datac(\EX_ALU_Control|Mux1~1_combout ),
	.datad(\EX_ALU_Control|Mux0~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux23~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux23~1 .lut_mask = 16'hFF80;
defparam \EX_ALU|Mux23~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N8
cycloneii_lcell_comb \EX_ALU|Mux16~1 (
// Equation(s):
// \EX_ALU|Mux16~1_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  & ((\EX_ALU|Mux23~1_combout ) # ((\EX_ALU|Mux31~0_combout  & \EX_ALU|Mux16~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  & (\EX_ALU|Mux23~1_combout  & 
// ((\EX_ALU|Mux16~0_combout ) # (!\EX_ALU|Mux31~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_ALU|Mux16~0_combout ),
	.datad(\EX_ALU|Mux23~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux16~1 .lut_mask = 16'hFB80;
defparam \EX_ALU|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N10
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[13]~40 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[13]~40_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[13]~11_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & 
// (((!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & \ID_EX_Pipeline_Stage|Read_Data_2_EX [13]))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[13]~11_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[13]~40_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[13]~40 .lut_mask = 16'hCBC8;
defparam \EX_ALU_Mux|ALU_Data_2_EX[13]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N20
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[13]~41 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[13]~41_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[13]~40_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13])) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~40_combout  & 
// ((\ID_EX_Pipeline_Stage|Instruction_EX [13]))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[13]~40_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [13]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[13]~40_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[13]~41_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[13]~41 .lut_mask = 16'hDDA0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[13]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N26
cycloneii_lcell_comb \EX_ALU|Add0~26 (
// Equation(s):
// \EX_ALU|Add0~26_combout  = (\EX_Forward_A|Mux18~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[13]~41_combout  & (\EX_ALU|Add0~25  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~41_combout  & (!\EX_ALU|Add0~25 )))) # (!\EX_Forward_A|Mux18~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[13]~41_combout  & (!\EX_ALU|Add0~25 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~41_combout  & ((\EX_ALU|Add0~25 ) # (GND)))))
// \EX_ALU|Add0~27  = CARRY((\EX_Forward_A|Mux18~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[13]~41_combout  & !\EX_ALU|Add0~25 )) # (!\EX_Forward_A|Mux18~1_combout  & ((!\EX_ALU|Add0~25 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~41_combout ))))

	.dataa(\EX_Forward_A|Mux18~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[13]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~25 ),
	.combout(\EX_ALU|Add0~26_combout ),
	.cout(\EX_ALU|Add0~27 ));
// synopsys translate_off
defparam \EX_ALU|Add0~26 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N28
cycloneii_lcell_comb \EX_ALU|Add0~28 (
// Equation(s):
// \EX_ALU|Add0~28_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[14]~39_combout  $ (\EX_Forward_A|Mux17~1_combout  $ (!\EX_ALU|Add0~27 )))) # (GND)
// \EX_ALU|Add0~29  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[14]~39_combout  & ((\EX_Forward_A|Mux17~1_combout ) # (!\EX_ALU|Add0~27 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[14]~39_combout  & (\EX_Forward_A|Mux17~1_combout  & !\EX_ALU|Add0~27 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[14]~39_combout ),
	.datab(\EX_Forward_A|Mux17~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~27 ),
	.combout(\EX_ALU|Add0~28_combout ),
	.cout(\EX_ALU|Add0~29 ));
// synopsys translate_off
defparam \EX_ALU|Add0~28 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y26_N30
cycloneii_lcell_comb \EX_ALU|Add0~30 (
// Equation(s):
// \EX_ALU|Add0~30_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  & ((\EX_Forward_A|Mux16~1_combout  & (\EX_ALU|Add0~29  & VCC)) # (!\EX_Forward_A|Mux16~1_combout  & (!\EX_ALU|Add0~29 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  & 
// ((\EX_Forward_A|Mux16~1_combout  & (!\EX_ALU|Add0~29 )) # (!\EX_Forward_A|Mux16~1_combout  & ((\EX_ALU|Add0~29 ) # (GND)))))
// \EX_ALU|Add0~31  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  & (!\EX_Forward_A|Mux16~1_combout  & !\EX_ALU|Add0~29 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  & ((!\EX_ALU|Add0~29 ) # (!\EX_Forward_A|Mux16~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout ),
	.datab(\EX_Forward_A|Mux16~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~29 ),
	.combout(\EX_ALU|Add0~30_combout ),
	.cout(\EX_ALU|Add0~31 ));
// synopsys translate_off
defparam \EX_ALU|Add0~30 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~30 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N6
cycloneii_lcell_comb \EX_ALU|Mux16~2 (
// Equation(s):
// \EX_ALU|Mux16~2_combout  = (\EX_ALU|Mux31~0_combout  & (((\EX_ALU|Mux16~1_combout )))) # (!\EX_ALU|Mux31~0_combout  & ((\EX_ALU|Mux16~1_combout  & (\EX_ALU|Add1~30_combout )) # (!\EX_ALU|Mux16~1_combout  & ((\EX_ALU|Add0~30_combout )))))

	.dataa(\EX_ALU|Add1~30_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_ALU|Mux16~1_combout ),
	.datad(\EX_ALU|Add0~30_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux16~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux16~2 .lut_mask = 16'hE3E0;
defparam \EX_ALU|Mux16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N28
cycloneii_lcell_comb \EX_ALU|Add1~28 (
// Equation(s):
// \EX_ALU|Add1~28_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[14]~39_combout  $ (\EX_Forward_A|Mux17~1_combout  $ (\EX_ALU|Add1~27 )))) # (GND)
// \EX_ALU|Add1~29  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[14]~39_combout  & (\EX_Forward_A|Mux17~1_combout  & !\EX_ALU|Add1~27 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[14]~39_combout  & ((\EX_Forward_A|Mux17~1_combout ) # (!\EX_ALU|Add1~27 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[14]~39_combout ),
	.datab(\EX_Forward_A|Mux17~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~27 ),
	.combout(\EX_ALU|Add1~28_combout ),
	.cout(\EX_ALU|Add1~29 ));
// synopsys translate_off
defparam \EX_ALU|Add1~28 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~28 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N0
cycloneii_lcell_comb \EX_ALU|Add1~32 (
// Equation(s):
// \EX_ALU|Add1~32_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout  $ (\EX_Forward_A|Mux15~1_combout  $ (\EX_ALU|Add1~31 )))) # (GND)
// \EX_ALU|Add1~33  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout  & (\EX_Forward_A|Mux15~1_combout  & !\EX_ALU|Add1~31 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout  & ((\EX_Forward_A|Mux15~1_combout ) # (!\EX_ALU|Add1~31 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout ),
	.datab(\EX_Forward_A|Mux15~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~31 ),
	.combout(\EX_ALU|Add1~32_combout ),
	.cout(\EX_ALU|Add1~33 ));
// synopsys translate_off
defparam \EX_ALU|Add1~32 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X42_Y25_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [16]));

// Location: LCFF_X44_Y28_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [16]));

// Location: LCCOMB_X44_Y28_N26
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[16]~16 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[16]~16_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [16]))) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [16]))

	.dataa(vcc),
	.datab(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [16]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [16]),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[16]~16 .lut_mask = 16'hFC30;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y28_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[53] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[16]~16_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [53]));

// Location: LCFF_X41_Y27_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[47] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [47]));

// Location: LCCOMB_X44_Y27_N28
cycloneii_lcell_comb \EX_Forward_A|Mux14~0 (
// Equation(s):
// \EX_Forward_A|Mux14~0_combout  = (\Hazard_Handling_Unit|Equal3~2_combout  & ((\Hazard_Handling_Unit|ForwardC~1_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17])) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ))))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.datac(\Hazard_Handling_Unit|Equal3~2_combout ),
	.datad(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux14~0 .lut_mask = 16'hACCC;
defparam \EX_Forward_A|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N4
cycloneii_lcell_comb \EX_Forward_A|Mux14~1 (
// Equation(s):
// \EX_Forward_A|Mux14~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux14~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]),
	.datab(\EX_Forward_A|Mux14~0_combout ),
	.datac(vcc),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux14~1 .lut_mask = 16'hCCAA;
defparam \EX_Forward_A|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N0
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[26]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[26]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y25_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [26]));

// Location: LCFF_X41_Y25_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[7]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [25]));

// Location: LCCOMB_X39_Y27_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[11]~31 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[11]~31_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[11]~15_combout ))) # (!\ID_Registers|Equal3~0_combout  & (\ID_Registers|Read_Data_2_ID[11]~30_combout 
// ))))

	.dataa(\ID_Registers|Read_Data_2_ID[11]~30_combout ),
	.datab(\ID_Registers|Equal3~0_combout ),
	.datac(\ID_Registers|Equal2~1_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[11]~15_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[11]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[11]~31 .lut_mask = 16'h0E02;
defparam \ID_Registers|Read_Data_2_ID[11]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y27_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[11]~31_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [11]));

// Location: LCCOMB_X45_Y26_N26
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[11]~44 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[11]~44_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[11]~15_combout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [11])))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[11]~15_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [11]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[11]~44_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[11]~44 .lut_mask = 16'hFA0C;
defparam \EX_ALU_Mux|ALU_Data_2_EX[11]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N16
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[11]~45 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[11]~45_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[11]~44_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11])) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~44_combout  & 
// ((\ID_EX_Pipeline_Stage|Instruction_EX [11]))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[11]~44_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [11]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[11]~44_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[11]~45_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[11]~45 .lut_mask = 16'hAFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[11]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N12
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[14]~38 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[14]~38_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\ID_EX_Pipeline_Stage|Instruction_EX [14]) # (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [14] & ((!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [14]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [14]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[14]~38_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[14]~38 .lut_mask = 16'hF0CA;
defparam \EX_ALU_Mux|ALU_Data_2_EX[14]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N26
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[14]~39 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[14]~39_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[14]~38_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14])) # (!\EX_ALU_Mux|ALU_Data_2_EX[14]~38_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[14]~12_combout ))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[14]~38_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[14]~12_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[14]~38_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[14]~39_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[14]~39 .lut_mask = 16'hAFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[14]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N30
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[42]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[42]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[42]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[42]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[42]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y24_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[42] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[42]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [42]));

// Location: LCFF_X39_Y24_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[41] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[15]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [41]));

// Location: LCFF_X38_Y28_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[51] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [51]));

// Location: LCCOMB_X38_Y28_N2
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[52]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[52]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[52]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[52]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[52]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[52] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[52]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [52]));

// Location: LCCOMB_X38_Y28_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[20]~40 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[20]~40_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [51])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [52] & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a20 )) # (!\ID_Registers|Register_File_rtl_1_bypass [52] & ((\ID_Registers|Register_File_rtl_1_bypass [51])))))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a20 ),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [51]),
	.datad(\ID_Registers|Register_File_rtl_1_bypass [52]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[20]~40_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[20]~40 .lut_mask = 16'hE2F0;
defparam \ID_Registers|Read_Data_2_ID[20]~40 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[20]~41 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[20]~41_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[20]~40_combout 
// )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.datab(\ID_Registers|Equal3~0_combout ),
	.datac(\ID_Registers|Equal2~1_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[20]~40_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[20]~41_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[20]~41 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_2_ID[20]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y25_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[20]~41_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]));

// Location: LCCOMB_X42_Y25_N12
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[20]~26 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[20]~26_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & 
// (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [20])))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[20]~26_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[20]~26 .lut_mask = 16'hEE30;
defparam \EX_ALU_Mux|ALU_Data_2_EX[20]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N22
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[20]~27 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[20]~27_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[20]~26_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[20]~26_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[20]~26_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[20]~26_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[20]~27_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[20]~27 .lut_mask = 16'hCFA0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[20]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N2
cycloneii_lcell_comb \EX_Forward_A|Mux11~0 (
// Equation(s):
// \EX_Forward_A|Mux11~0_combout  = (\Hazard_Handling_Unit|ForwardC~1_combout  & ((\Hazard_Handling_Unit|Equal3~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout )))) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ))

	.dataa(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.datad(\Hazard_Handling_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux11~0 .lut_mask = 16'hE4CC;
defparam \EX_Forward_A|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N10
cycloneii_lcell_comb \EX_Forward_A|Mux11~1 (
// Equation(s):
// \EX_Forward_A|Mux11~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux11~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [20]),
	.datab(\EX_Forward_A|Mux11~0_combout ),
	.datac(vcc),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux11~1 .lut_mask = 16'hCCAA;
defparam \EX_Forward_A|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N2
cycloneii_lcell_comb \EX_ALU|Mux11~0 (
// Equation(s):
// \EX_ALU|Mux11~0_combout  = (\EX_ALU|Mux31~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[20]~27_combout  & ((\EX_ALU|Mux23~1_combout ) # (\EX_Forward_A|Mux11~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[20]~27_combout  & (\EX_ALU|Mux23~1_combout  & 
// \EX_Forward_A|Mux11~1_combout )))) # (!\EX_ALU|Mux31~0_combout  & (((\EX_ALU|Mux23~1_combout ))))

	.dataa(\EX_ALU|Mux31~0_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[20]~27_combout ),
	.datac(\EX_ALU|Mux23~1_combout ),
	.datad(\EX_Forward_A|Mux11~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux11~0 .lut_mask = 16'hF8D0;
defparam \EX_ALU|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N14
cycloneii_lcell_comb \EX_Forward_A|Mux12~0 (
// Equation(s):
// \EX_Forward_A|Mux12~0_combout  = (\Hazard_Handling_Unit|Equal3~2_combout  & ((\Hazard_Handling_Unit|ForwardC~1_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]))) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout )))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.datac(\Hazard_Handling_Unit|Equal3~2_combout ),
	.datad(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux12~0 .lut_mask = 16'hCAAA;
defparam \EX_Forward_A|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N20
cycloneii_lcell_comb \EX_Forward_A|Mux12~1 (
// Equation(s):
// \EX_Forward_A|Mux12~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux12~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]),
	.datab(\EX_Forward_A|Mux12~0_combout ),
	.datac(vcc),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux12~1 .lut_mask = 16'hCCAA;
defparam \EX_Forward_A|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N0
cycloneii_lcell_comb \EX_ALU|Add0~32 (
// Equation(s):
// \EX_ALU|Add0~32_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout  $ (\EX_Forward_A|Mux15~1_combout  $ (!\EX_ALU|Add0~31 )))) # (GND)
// \EX_ALU|Add0~33  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout  & ((\EX_Forward_A|Mux15~1_combout ) # (!\EX_ALU|Add0~31 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout  & (\EX_Forward_A|Mux15~1_combout  & !\EX_ALU|Add0~31 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout ),
	.datab(\EX_Forward_A|Mux15~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~31 ),
	.combout(\EX_ALU|Add0~32_combout ),
	.cout(\EX_ALU|Add0~33 ));
// synopsys translate_off
defparam \EX_ALU|Add0~32 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~32 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N2
cycloneii_lcell_comb \EX_ALU|Add0~34 (
// Equation(s):
// \EX_ALU|Add0~34_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[17]~33_combout  & ((\EX_Forward_A|Mux14~1_combout  & (\EX_ALU|Add0~33  & VCC)) # (!\EX_Forward_A|Mux14~1_combout  & (!\EX_ALU|Add0~33 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~33_combout  & 
// ((\EX_Forward_A|Mux14~1_combout  & (!\EX_ALU|Add0~33 )) # (!\EX_Forward_A|Mux14~1_combout  & ((\EX_ALU|Add0~33 ) # (GND)))))
// \EX_ALU|Add0~35  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[17]~33_combout  & (!\EX_Forward_A|Mux14~1_combout  & !\EX_ALU|Add0~33 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~33_combout  & ((!\EX_ALU|Add0~33 ) # (!\EX_Forward_A|Mux14~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[17]~33_combout ),
	.datab(\EX_Forward_A|Mux14~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~33 ),
	.combout(\EX_ALU|Add0~34_combout ),
	.cout(\EX_ALU|Add0~35 ));
// synopsys translate_off
defparam \EX_ALU|Add0~34 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~34 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N4
cycloneii_lcell_comb \EX_ALU|Add0~36 (
// Equation(s):
// \EX_ALU|Add0~36_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[18]~31_combout  $ (\EX_Forward_A|Mux13~1_combout  $ (!\EX_ALU|Add0~35 )))) # (GND)
// \EX_ALU|Add0~37  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[18]~31_combout  & ((\EX_Forward_A|Mux13~1_combout ) # (!\EX_ALU|Add0~35 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[18]~31_combout  & (\EX_Forward_A|Mux13~1_combout  & !\EX_ALU|Add0~35 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[18]~31_combout ),
	.datab(\EX_Forward_A|Mux13~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~35 ),
	.combout(\EX_ALU|Add0~36_combout ),
	.cout(\EX_ALU|Add0~37 ));
// synopsys translate_off
defparam \EX_ALU|Add0~36 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N6
cycloneii_lcell_comb \EX_ALU|Add0~38 (
// Equation(s):
// \EX_ALU|Add0~38_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[19]~29_combout  & ((\EX_Forward_A|Mux12~1_combout  & (\EX_ALU|Add0~37  & VCC)) # (!\EX_Forward_A|Mux12~1_combout  & (!\EX_ALU|Add0~37 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~29_combout  & 
// ((\EX_Forward_A|Mux12~1_combout  & (!\EX_ALU|Add0~37 )) # (!\EX_Forward_A|Mux12~1_combout  & ((\EX_ALU|Add0~37 ) # (GND)))))
// \EX_ALU|Add0~39  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[19]~29_combout  & (!\EX_Forward_A|Mux12~1_combout  & !\EX_ALU|Add0~37 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~29_combout  & ((!\EX_ALU|Add0~37 ) # (!\EX_Forward_A|Mux12~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[19]~29_combout ),
	.datab(\EX_Forward_A|Mux12~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~37 ),
	.combout(\EX_ALU|Add0~38_combout ),
	.cout(\EX_ALU|Add0~39 ));
// synopsys translate_off
defparam \EX_ALU|Add0~38 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N8
cycloneii_lcell_comb \EX_ALU|Add0~40 (
// Equation(s):
// \EX_ALU|Add0~40_combout  = ((\EX_Forward_A|Mux11~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[20]~27_combout  $ (!\EX_ALU|Add0~39 )))) # (GND)
// \EX_ALU|Add0~41  = CARRY((\EX_Forward_A|Mux11~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[20]~27_combout ) # (!\EX_ALU|Add0~39 ))) # (!\EX_Forward_A|Mux11~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[20]~27_combout  & !\EX_ALU|Add0~39 )))

	.dataa(\EX_Forward_A|Mux11~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[20]~27_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~39 ),
	.combout(\EX_ALU|Add0~40_combout ),
	.cout(\EX_ALU|Add0~41 ));
// synopsys translate_off
defparam \EX_ALU|Add0~40 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N22
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[19]~28 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[19]~28_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[19]~28_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[19]~28 .lut_mask = 16'hFC22;
defparam \EX_ALU_Mux|ALU_Data_2_EX[19]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N16
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[19]~29 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[19]~29_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[19]~28_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19])) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~28_combout  & 
// ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[19]~28_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[19]~28_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[19]~29_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[19]~29 .lut_mask = 16'hAFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[19]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N4
cycloneii_lcell_comb \EX_ALU|Add1~36 (
// Equation(s):
// \EX_ALU|Add1~36_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[18]~31_combout  $ (\EX_Forward_A|Mux13~1_combout  $ (\EX_ALU|Add1~35 )))) # (GND)
// \EX_ALU|Add1~37  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[18]~31_combout  & (\EX_Forward_A|Mux13~1_combout  & !\EX_ALU|Add1~35 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[18]~31_combout  & ((\EX_Forward_A|Mux13~1_combout ) # (!\EX_ALU|Add1~35 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[18]~31_combout ),
	.datab(\EX_Forward_A|Mux13~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~35 ),
	.combout(\EX_ALU|Add1~36_combout ),
	.cout(\EX_ALU|Add1~37 ));
// synopsys translate_off
defparam \EX_ALU|Add1~36 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~36 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N6
cycloneii_lcell_comb \EX_ALU|Add1~38 (
// Equation(s):
// \EX_ALU|Add1~38_combout  = (\EX_Forward_A|Mux12~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[19]~29_combout  & (!\EX_ALU|Add1~37 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~29_combout  & (\EX_ALU|Add1~37  & VCC)))) # (!\EX_Forward_A|Mux12~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[19]~29_combout  & ((\EX_ALU|Add1~37 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~29_combout  & (!\EX_ALU|Add1~37 ))))
// \EX_ALU|Add1~39  = CARRY((\EX_Forward_A|Mux12~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[19]~29_combout  & !\EX_ALU|Add1~37 )) # (!\EX_Forward_A|Mux12~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[19]~29_combout ) # (!\EX_ALU|Add1~37 ))))

	.dataa(\EX_Forward_A|Mux12~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[19]~29_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~37 ),
	.combout(\EX_ALU|Add1~38_combout ),
	.cout(\EX_ALU|Add1~39 ));
// synopsys translate_off
defparam \EX_ALU|Add1~38 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~38 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N8
cycloneii_lcell_comb \EX_ALU|Add1~40 (
// Equation(s):
// \EX_ALU|Add1~40_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[20]~27_combout  $ (\EX_Forward_A|Mux11~1_combout  $ (\EX_ALU|Add1~39 )))) # (GND)
// \EX_ALU|Add1~41  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[20]~27_combout  & (\EX_Forward_A|Mux11~1_combout  & !\EX_ALU|Add1~39 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[20]~27_combout  & ((\EX_Forward_A|Mux11~1_combout ) # (!\EX_ALU|Add1~39 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[20]~27_combout ),
	.datab(\EX_Forward_A|Mux11~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~39 ),
	.combout(\EX_ALU|Add1~40_combout ),
	.cout(\EX_ALU|Add1~41 ));
// synopsys translate_off
defparam \EX_ALU|Add1~40 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~40 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N8
cycloneii_lcell_comb \EX_ALU|Mux11~1 (
// Equation(s):
// \EX_ALU|Mux11~1_combout  = (\EX_ALU|Mux31~0_combout  & (\EX_ALU|Mux11~0_combout )) # (!\EX_ALU|Mux31~0_combout  & ((\EX_ALU|Mux11~0_combout  & ((\EX_ALU|Add1~40_combout ))) # (!\EX_ALU|Mux11~0_combout  & (\EX_ALU|Add0~40_combout ))))

	.dataa(\EX_ALU|Mux31~0_combout ),
	.datab(\EX_ALU|Mux11~0_combout ),
	.datac(\EX_ALU|Add0~40_combout ),
	.datad(\EX_ALU|Add1~40_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux11~1 .lut_mask = 16'hDC98;
defparam \EX_ALU|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N10
cycloneii_lcell_comb \EX_ALU|Add0~42 (
// Equation(s):
// \EX_ALU|Add0~42_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[21]~25_combout  & ((\EX_Forward_A|Mux10~1_combout  & (\EX_ALU|Add0~41  & VCC)) # (!\EX_Forward_A|Mux10~1_combout  & (!\EX_ALU|Add0~41 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~25_combout  & 
// ((\EX_Forward_A|Mux10~1_combout  & (!\EX_ALU|Add0~41 )) # (!\EX_Forward_A|Mux10~1_combout  & ((\EX_ALU|Add0~41 ) # (GND)))))
// \EX_ALU|Add0~43  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[21]~25_combout  & (!\EX_Forward_A|Mux10~1_combout  & !\EX_ALU|Add0~41 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~25_combout  & ((!\EX_ALU|Add0~41 ) # (!\EX_Forward_A|Mux10~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[21]~25_combout ),
	.datab(\EX_Forward_A|Mux10~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~41 ),
	.combout(\EX_ALU|Add0~42_combout ),
	.cout(\EX_ALU|Add0~43 ));
// synopsys translate_off
defparam \EX_ALU|Add0~42 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCFF_X38_Y28_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[53] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [53]));

// Location: LCFF_X45_Y24_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[45] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [45]));

// Location: LCCOMB_X39_Y26_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[23]~73 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[23]~73_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ))) # (!\ID_Registers|Equal1~0_combout  & (\ID_Registers|Read_Data_1_ID[23]~46_combout 
// ))))

	.dataa(\ID_Registers|Read_Data_1_ID[23]~46_combout ),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[23]~73_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[23]~73 .lut_mask = 16'h0E02;
defparam \ID_Registers|Read_Data_1_ID[23]~73 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y26_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[23]~73_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]));

// Location: LCCOMB_X39_Y26_N24
cycloneii_lcell_comb \EX_Forward_A|Mux8~0 (
// Equation(s):
// \EX_Forward_A|Mux8~0_combout  = (\Hazard_Handling_Unit|ForwardC~1_combout  & ((\Hazard_Handling_Unit|Equal3~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23])) # (!\Hazard_Handling_Unit|Equal3~2_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ))))) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.datac(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.datad(\Hazard_Handling_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux8~0 .lut_mask = 16'hACCC;
defparam \EX_Forward_A|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N6
cycloneii_lcell_comb \EX_ALU|Mux8~0 (
// Equation(s):
// \EX_ALU|Mux8~0_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux8~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]))

	.dataa(\EX_Forward_A|Mux24~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]),
	.datac(\EX_Forward_A|Mux8~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux8~0 .lut_mask = 16'hE4E4;
defparam \EX_ALU|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N30
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[23]~20 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[23]~20_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[23]~20_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[23]~20 .lut_mask = 16'hFC0A;
defparam \EX_ALU_Mux|ALU_Data_2_EX[23]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[23]~21 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[23]~21_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[23]~20_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~20_combout  & 
// (\ID_EX_Pipeline_Stage|Instruction_EX [15])))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[23]~20_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[23]~20_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[23]~21_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[23]~21 .lut_mask = 16'hF588;
defparam \EX_ALU_Mux|ALU_Data_2_EX[23]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N16
cycloneii_lcell_comb \EX_ALU|Mux8~1 (
// Equation(s):
// \EX_ALU|Mux8~1_combout  = (\EX_ALU|Mux23~1_combout  & (((\EX_ALU|Mux8~0_combout ) # (\EX_ALU_Mux|ALU_Data_2_EX[23]~21_combout )) # (!\EX_ALU|Mux31~0_combout ))) # (!\EX_ALU|Mux23~1_combout  & (\EX_ALU|Mux31~0_combout  & (\EX_ALU|Mux8~0_combout  & 
// \EX_ALU_Mux|ALU_Data_2_EX[23]~21_combout )))

	.dataa(\EX_ALU|Mux23~1_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_ALU|Mux8~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[23]~21_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux8~1 .lut_mask = 16'hEAA2;
defparam \EX_ALU|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N20
cycloneii_lcell_comb \EX_Forward_A|Mux8~1 (
// Equation(s):
// \EX_Forward_A|Mux8~1_combout  = (\EX_Forward_A|Mux24~0_combout  & (\EX_Forward_A|Mux8~0_combout )) # (!\EX_Forward_A|Mux24~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [23])))

	.dataa(\EX_Forward_A|Mux8~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [23]),
	.datac(\EX_Forward_A|Mux24~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux8~1 .lut_mask = 16'hACAC;
defparam \EX_Forward_A|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N2
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[60]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[60]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[60] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[60]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [60]));

// Location: LCFF_X38_Y26_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[59] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [59]));

// Location: LCCOMB_X41_Y25_N2
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[60]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[60]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[60]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[60]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[60]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[60] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[60]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [60]));

// Location: LCFF_X41_Y25_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[59] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [59]));

// Location: LCFF_X40_Y27_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[55] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [55]));

// Location: LCCOMB_X48_Y28_N28
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[62]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[62]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[62] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[62]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [62]));

// Location: LCFF_X48_Y28_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[61] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [61]));

// Location: LCCOMB_X48_Y28_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[25]~50 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[25]~50_combout  = (\ID_Registers|Register_File_rtl_1_bypass [62] & ((\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [61]))) # (!\ID_Registers|Register_File~7_combout  & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a25 )))) # (!\ID_Registers|Register_File_rtl_1_bypass [62] & (((\ID_Registers|Register_File_rtl_1_bypass [61]))))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a25 ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [62]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [61]),
	.datad(\ID_Registers|Register_File~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[25]~50 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_2_ID[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[25]~51 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[25]~51_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[25]~50_combout 
// )))))

	.dataa(\ID_Registers|Equal3~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datac(\ID_Registers|Equal2~1_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[25]~50_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[25]~51 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_2_ID[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N30
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_2_EX[25]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_2_EX[25]~feeder_combout  = \ID_Registers|Read_Data_2_ID[25]~51_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[25]~51_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_2_EX[25]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[25]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[25]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y27_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX[25]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]));

// Location: LCCOMB_X45_Y27_N18
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[25]~16 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[25]~16_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[25]~16_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[25]~16 .lut_mask = 16'hFA44;
defparam \EX_ALU_Mux|ALU_Data_2_EX[25]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N8
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[25]~17 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[25]~17_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[25]~16_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25])) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~16_combout  & 
// ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[25]~16_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[25]~16_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[25]~17_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[25]~17 .lut_mask = 16'hAFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[25]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N4
cycloneii_lcell_comb \EX_ALU|Mux6~1 (
// Equation(s):
// \EX_ALU|Mux6~1_combout  = (\EX_ALU|Mux6~0_combout  & ((\EX_ALU|Mux23~1_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[25]~17_combout  & \EX_ALU|Mux31~0_combout )))) # (!\EX_ALU|Mux6~0_combout  & (\EX_ALU|Mux23~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[25]~17_combout ) # (!\EX_ALU|Mux31~0_combout ))))

	.dataa(\EX_ALU|Mux6~0_combout ),
	.datab(\EX_ALU|Mux23~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[25]~17_combout ),
	.datad(\EX_ALU|Mux31~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux6~1 .lut_mask = 16'hE8CC;
defparam \EX_ALU|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[24]~18 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[24]~18_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & 
// ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[24]~18_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[24]~18 .lut_mask = 16'hFC0A;
defparam \EX_ALU_Mux|ALU_Data_2_EX[24]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N14
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[24]~19 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[24]~19_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[24]~18_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24])) # (!\EX_ALU_Mux|ALU_Data_2_EX[24]~18_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[24]~18_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[24]~18_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[24]~19_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[24]~19 .lut_mask = 16'hBCB0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[24]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N14
cycloneii_lcell_comb \EX_ALU|Add0~46 (
// Equation(s):
// \EX_ALU|Add0~46_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[23]~21_combout  & ((\EX_Forward_A|Mux8~1_combout  & (\EX_ALU|Add0~45  & VCC)) # (!\EX_Forward_A|Mux8~1_combout  & (!\EX_ALU|Add0~45 )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~21_combout  & 
// ((\EX_Forward_A|Mux8~1_combout  & (!\EX_ALU|Add0~45 )) # (!\EX_Forward_A|Mux8~1_combout  & ((\EX_ALU|Add0~45 ) # (GND)))))
// \EX_ALU|Add0~47  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[23]~21_combout  & (!\EX_Forward_A|Mux8~1_combout  & !\EX_ALU|Add0~45 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~21_combout  & ((!\EX_ALU|Add0~45 ) # (!\EX_Forward_A|Mux8~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[23]~21_combout ),
	.datab(\EX_Forward_A|Mux8~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~45 ),
	.combout(\EX_ALU|Add0~46_combout ),
	.cout(\EX_ALU|Add0~47 ));
// synopsys translate_off
defparam \EX_ALU|Add0~46 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~46 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N18
cycloneii_lcell_comb \EX_ALU|Add0~50 (
// Equation(s):
// \EX_ALU|Add0~50_combout  = (\EX_Forward_A|Mux6~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[25]~17_combout  & (\EX_ALU|Add0~49  & VCC)) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~17_combout  & (!\EX_ALU|Add0~49 )))) # (!\EX_Forward_A|Mux6~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[25]~17_combout  & (!\EX_ALU|Add0~49 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~17_combout  & ((\EX_ALU|Add0~49 ) # (GND)))))
// \EX_ALU|Add0~51  = CARRY((\EX_Forward_A|Mux6~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[25]~17_combout  & !\EX_ALU|Add0~49 )) # (!\EX_Forward_A|Mux6~1_combout  & ((!\EX_ALU|Add0~49 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~17_combout ))))

	.dataa(\EX_Forward_A|Mux6~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[25]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~49 ),
	.combout(\EX_ALU|Add0~50_combout ),
	.cout(\EX_ALU|Add0~51 ));
// synopsys translate_off
defparam \EX_ALU|Add0~50 .lut_mask = 16'h9617;
defparam \EX_ALU|Add0~50 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N18
cycloneii_lcell_comb \EX_ALU|Mux6~2 (
// Equation(s):
// \EX_ALU|Mux6~2_combout  = (\EX_ALU|Mux6~1_combout  & ((\EX_ALU|Add1~50_combout ) # ((\EX_ALU|Mux31~0_combout )))) # (!\EX_ALU|Mux6~1_combout  & (((\EX_ALU|Add0~50_combout  & !\EX_ALU|Mux31~0_combout ))))

	.dataa(\EX_ALU|Add1~50_combout ),
	.datab(\EX_ALU|Mux6~1_combout ),
	.datac(\EX_ALU|Add0~50_combout ),
	.datad(\EX_ALU|Mux31~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux6~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux6~2 .lut_mask = 16'hCCB8;
defparam \EX_ALU|Mux6~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X46_Y25_N0
cycloneii_mac_mult \EX_ALU|Mult0|auto_generated|mac_mult1 (
	.signa(\~GND~combout ),
	.signb(\~GND~combout ),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\EX_Forward_A|Mux14~1_combout ,\EX_Forward_A|Mux15~1_combout ,\EX_Forward_A|Mux16~1_combout ,\EX_Forward_A|Mux17~1_combout ,\EX_Forward_A|Mux18~1_combout ,\EX_Forward_A|Mux19~1_combout ,\EX_Forward_A|Mux20~1_combout ,\EX_Forward_A|Mux21~1_combout ,
\EX_Forward_A|Mux22~1_combout ,\EX_Forward_A|Mux23~1_combout ,\EX_Forward_A|Mux24~2_combout ,\EX_Forward_A|Mux25~1_combout ,\EX_Forward_A|Mux26~1_combout ,\EX_Forward_A|Mux27~1_combout ,\EX_Forward_A|Mux28~1_combout ,\EX_Forward_A|Mux29~1_combout ,
\EX_Forward_A|Mux30~1_combout ,\EX_Forward_A|Mux31~1_combout }),
	.datab({\EX_ALU_Mux|ALU_Data_2_EX[17]~33_combout ,\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout ,\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout ,\EX_ALU_Mux|ALU_Data_2_EX[14]~39_combout ,\EX_ALU_Mux|ALU_Data_2_EX[13]~41_combout ,\EX_ALU_Mux|ALU_Data_2_EX[12]~43_combout ,
\EX_ALU_Mux|ALU_Data_2_EX[11]~45_combout ,\EX_ALU_Mux|ALU_Data_2_EX[10]~47_combout ,\EX_ALU_Mux|ALU_Data_2_EX[9]~49_combout ,\EX_ALU_Mux|ALU_Data_2_EX[8]~51_combout ,\EX_ALU_Mux|ALU_Data_2_EX[7]~53_combout ,\EX_ALU_Mux|ALU_Data_2_EX[6]~55_combout ,
\EX_ALU_Mux|ALU_Data_2_EX[5]~57_combout ,\EX_ALU_Mux|ALU_Data_2_EX[4]~59_combout ,\EX_ALU_Mux|ALU_Data_2_EX[3]~61_combout ,\EX_ALU_Mux|ALU_Data_2_EX[2]~63_combout ,\EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout ,\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\EX_ALU|Mult0|auto_generated|mac_mult1_DATAOUT_bus ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|mac_mult1 .dataa_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult1 .dataa_width = 18;
defparam \EX_ALU|Mult0|auto_generated|mac_mult1 .datab_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult1 .datab_width = 18;
defparam \EX_ALU|Mult0|auto_generated|mac_mult1 .signa_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult1 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N0
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[18]~30 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[18]~30_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & 
// ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[18]~30_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[18]~30 .lut_mask = 16'hFC22;
defparam \EX_ALU_Mux|ALU_Data_2_EX[18]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N14
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[18]~31 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[18]~31_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[18]~30_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18])) # (!\EX_ALU_Mux|ALU_Data_2_EX[18]~30_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[18]~30_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[18]~30_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[18]~31_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[18]~31 .lut_mask = 16'hBBC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[18]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N4
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[64]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[64]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[64]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[64]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[64]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y27_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[64] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[64]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [64]));

// Location: LCFF_X43_Y27_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[63] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [63]));

// Location: LCCOMB_X51_Y25_N18
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[15]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[15]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[15]~feeder .lut_mask = 16'hFF00;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y25_N19
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [15]));

// Location: LCFF_X51_Y25_N1
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [13]));

// Location: LCFF_X51_Y25_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux24~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [16]));

// Location: LCCOMB_X51_Y25_N0
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory~3 (
// Equation(s):
// \MEM_Data_Memory|Data_Memory~3_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [14] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [13] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [15] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [16])))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [14] & (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [13] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [15] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [16]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [14]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [15]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [13]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [16]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory~3 .lut_mask = 16'h8421;
defparam \MEM_Data_Memory|Data_Memory~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y25_N9
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux29~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [6]));

// Location: LCFF_X51_Y25_N5
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [5]));

// Location: LCCOMB_X51_Y25_N30
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[7]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[7]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[7]~feeder .lut_mask = 16'hFF00;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y25_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[7]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [7]));

// Location: LCCOMB_X51_Y25_N4
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory~1 (
// Equation(s):
// \MEM_Data_Memory|Data_Memory~1_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [8] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [7] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [6] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [5])))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [8] & (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [7] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [6] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [5]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [8]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [6]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [5]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [7]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory~1 .lut_mask = 16'h8241;
defparam \MEM_Data_Memory|Data_Memory~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y25_N15
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [3]));

// Location: LCFF_X51_Y25_N7
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [1]));

// Location: LCFF_X48_Y28_N11
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux31~7_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [2]));

// Location: LCCOMB_X51_Y25_N6
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory~0 (
// Equation(s):
// \MEM_Data_Memory|Data_Memory~0_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [4] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [3] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [1] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [2])))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [4] & (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [3] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [1] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [2]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [4]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [3]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [1]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [2]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory~0 .lut_mask = 16'h9009;
defparam \MEM_Data_Memory|Data_Memory~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N2
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory~4 (
// Equation(s):
// \MEM_Data_Memory|Data_Memory~4_combout  = (\MEM_Data_Memory|Data_Memory~2_combout  & (\MEM_Data_Memory|Data_Memory~3_combout  & (\MEM_Data_Memory|Data_Memory~1_combout  & \MEM_Data_Memory|Data_Memory~0_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~2_combout ),
	.datab(\MEM_Data_Memory|Data_Memory~3_combout ),
	.datac(\MEM_Data_Memory|Data_Memory~1_combout ),
	.datad(\MEM_Data_Memory|Data_Memory~0_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory~4 .lut_mask = 16'h8000;
defparam \MEM_Data_Memory|Data_Memory~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N22
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~69 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~69_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [80] & (((!\MEM_Data_Memory|Data_Memory~4_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])) # (!\MEM_Data_Memory|Data_Memory~5_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [80]),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datad(\MEM_Data_Memory|Data_Memory~4_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~69_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~69 .lut_mask = 16'h2AAA;
defparam \MEM_Data_Memory|Read_Data_MEM~69 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y29_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[29]~59 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[29]~59_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ))) # (!\ID_Registers|Equal3~0_combout  & (\ID_Registers|Read_Data_2_ID[29]~58_combout 
// ))))

	.dataa(\ID_Registers|Read_Data_2_ID[29]~58_combout ),
	.datab(\ID_Registers|Equal2~1_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.datad(\ID_Registers|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[29]~59_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[29]~59 .lut_mask = 16'h3022;
defparam \ID_Registers|Read_Data_2_ID[29]~59 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N26
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_2_EX[29]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_2_EX[29]~feeder_combout  = \ID_Registers|Read_Data_2_ID[29]~59_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[29]~59_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_2_EX[29]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[29]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[29]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y29_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX[29]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]));

// Location: LCFF_X44_Y29_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [29]));

// Location: LCCOMB_X44_Y29_N16
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[29]~29 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[29]~29_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [29]))) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [29]))

	.dataa(vcc),
	.datab(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [29]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [29]),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[29]~29 .lut_mask = 16'hFC30;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N19
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[79] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[29]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [79]));

// Location: LCCOMB_X51_Y27_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[30] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [30] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~72_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [30])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~72_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [30]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [30]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[30] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[30] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y27_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [30]));

// Location: LCCOMB_X45_Y24_N0
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[30]~6 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[30]~6_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & 
// (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [30])))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[30]~6_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[30]~6 .lut_mask = 16'hEE50;
defparam \EX_ALU_Mux|ALU_Data_2_EX[30]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N10
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[30]~7 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[30]~7_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[30]~6_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30])) # (!\EX_ALU_Mux|ALU_Data_2_EX[30]~6_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[30]~6_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[30]~6_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[30]~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[30]~7 .lut_mask = 16'hDDA0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[30]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N10
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[29]~8 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[29]~8_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [29]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[29]~8_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[29]~8 .lut_mask = 16'hFA44;
defparam \EX_ALU_Mux|ALU_Data_2_EX[29]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N12
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[29]~9 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[29]~9_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[29]~8_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29])) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~8_combout  & 
// ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[29]~8_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[29]~8_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[29]~9_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[29]~9 .lut_mask = 16'hAFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[29]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N26
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[27]~12 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[27]~12_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[27]~12_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[27]~12 .lut_mask = 16'hFC0A;
defparam \EX_ALU_Mux|ALU_Data_2_EX[27]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N4
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[27]~13 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[27]~13_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[27]~12_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27])) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~12_combout  & 
// ((\ID_EX_Pipeline_Stage|Instruction_EX [15]))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[27]~12_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[27]~12_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[27]~13_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[27]~13 .lut_mask = 16'hAFC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[27]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N10
cycloneii_lcell_comb \EX_ALU|Add1~42 (
// Equation(s):
// \EX_ALU|Add1~42_combout  = (\EX_Forward_A|Mux10~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[21]~25_combout  & (!\EX_ALU|Add1~41 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~25_combout  & (\EX_ALU|Add1~41  & VCC)))) # (!\EX_Forward_A|Mux10~1_combout  & 
// ((\EX_ALU_Mux|ALU_Data_2_EX[21]~25_combout  & ((\EX_ALU|Add1~41 ) # (GND))) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~25_combout  & (!\EX_ALU|Add1~41 ))))
// \EX_ALU|Add1~43  = CARRY((\EX_Forward_A|Mux10~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[21]~25_combout  & !\EX_ALU|Add1~41 )) # (!\EX_Forward_A|Mux10~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[21]~25_combout ) # (!\EX_ALU|Add1~41 ))))

	.dataa(\EX_Forward_A|Mux10~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[21]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~41 ),
	.combout(\EX_ALU|Add1~42_combout ),
	.cout(\EX_ALU|Add1~43 ));
// synopsys translate_off
defparam \EX_ALU|Add1~42 .lut_mask = 16'h694D;
defparam \EX_ALU|Add1~42 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N16
cycloneii_lcell_comb \EX_ALU|Add1~48 (
// Equation(s):
// \EX_ALU|Add1~48_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[24]~19_combout  $ (\EX_Forward_A|Mux7~1_combout  $ (\EX_ALU|Add1~47 )))) # (GND)
// \EX_ALU|Add1~49  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[24]~19_combout  & (\EX_Forward_A|Mux7~1_combout  & !\EX_ALU|Add1~47 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[24]~19_combout  & ((\EX_Forward_A|Mux7~1_combout ) # (!\EX_ALU|Add1~47 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[24]~19_combout ),
	.datab(\EX_Forward_A|Mux7~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~47 ),
	.combout(\EX_ALU|Add1~48_combout ),
	.cout(\EX_ALU|Add1~49 ));
// synopsys translate_off
defparam \EX_ALU|Add1~48 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~48 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N20
cycloneii_lcell_comb \EX_ALU|Add1~52 (
// Equation(s):
// \EX_ALU|Add1~52_combout  = ((\EX_Forward_A|Mux5~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[26]~15_combout  $ (\EX_ALU|Add1~51 )))) # (GND)
// \EX_ALU|Add1~53  = CARRY((\EX_Forward_A|Mux5~1_combout  & ((!\EX_ALU|Add1~51 ) # (!\EX_ALU_Mux|ALU_Data_2_EX[26]~15_combout ))) # (!\EX_Forward_A|Mux5~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[26]~15_combout  & !\EX_ALU|Add1~51 )))

	.dataa(\EX_Forward_A|Mux5~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[26]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~51 ),
	.combout(\EX_ALU|Add1~52_combout ),
	.cout(\EX_ALU|Add1~53 ));
// synopsys translate_off
defparam \EX_ALU|Add1~52 .lut_mask = 16'h962B;
defparam \EX_ALU|Add1~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y24_N24
cycloneii_lcell_comb \EX_ALU|Add1~56 (
// Equation(s):
// \EX_ALU|Add1~56_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[28]~11_combout  $ (\EX_Forward_A|Mux3~1_combout  $ (\EX_ALU|Add1~55 )))) # (GND)
// \EX_ALU|Add1~57  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[28]~11_combout  & (\EX_Forward_A|Mux3~1_combout  & !\EX_ALU|Add1~55 )) # (!\EX_ALU_Mux|ALU_Data_2_EX[28]~11_combout  & ((\EX_Forward_A|Mux3~1_combout ) # (!\EX_ALU|Add1~55 ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[28]~11_combout ),
	.datab(\EX_Forward_A|Mux3~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~55 ),
	.combout(\EX_ALU|Add1~56_combout ),
	.cout(\EX_ALU|Add1~57 ));
// synopsys translate_off
defparam \EX_ALU|Add1~56 .lut_mask = 16'h964D;
defparam \EX_ALU|Add1~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N4
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[72]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[72]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[72]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[72]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[72]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y27_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[72] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[72]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [72]));

// Location: LCFF_X41_Y27_N27
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[71] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [71]));

// Location: LCCOMB_X41_Y27_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[30]~60 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[30]~60_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [71])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [72] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a30 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [72] & (\ID_Registers|Register_File_rtl_0_bypass [71]))))

	.dataa(\ID_Registers|Register_File~3_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [72]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [71]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[30]~60 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[30]~66 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[30]~66_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[30]~60_combout 
// )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[30]~60_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[30]~66_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[30]~66 .lut_mask = 16'h2320;
defparam \ID_Registers|Read_Data_1_ID[30]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y27_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[30]~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]));

// Location: LCCOMB_X42_Y26_N8
cycloneii_lcell_comb \EX_Forward_A|Mux1~0 (
// Equation(s):
// \EX_Forward_A|Mux1~0_combout  = (\Hazard_Handling_Unit|Equal3~2_combout  & ((\Hazard_Handling_Unit|ForwardC~1_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30])) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ))))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.datab(\Hazard_Handling_Unit|Equal3~2_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.datad(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux1~0 .lut_mask = 16'hB8F0;
defparam \EX_Forward_A|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N30
cycloneii_lcell_comb \EX_Forward_A|Mux1~1 (
// Equation(s):
// \EX_Forward_A|Mux1~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux1~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [30]),
	.datac(\EX_Forward_A|Mux24~0_combout ),
	.datad(\EX_Forward_A|Mux1~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux1~1 .lut_mask = 16'hFC0C;
defparam \EX_Forward_A|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N30
cycloneii_lcell_comb \EX_ALU|Mux1~0 (
// Equation(s):
// \EX_ALU|Mux1~0_combout  = (\EX_ALU|Mux23~1_combout  & (((\EX_Forward_A|Mux1~1_combout ) # (\EX_ALU_Mux|ALU_Data_2_EX[30]~7_combout )) # (!\EX_ALU|Mux31~0_combout ))) # (!\EX_ALU|Mux23~1_combout  & (\EX_ALU|Mux31~0_combout  & (\EX_Forward_A|Mux1~1_combout  
// & \EX_ALU_Mux|ALU_Data_2_EX[30]~7_combout )))

	.dataa(\EX_ALU|Mux23~1_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_Forward_A|Mux1~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[30]~7_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux1~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux1~0 .lut_mask = 16'hEAA2;
defparam \EX_ALU|Mux1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N20
cycloneii_lcell_comb \EX_ALU|Mux1~1 (
// Equation(s):
// \EX_ALU|Mux1~1_combout  = (\EX_ALU|Mux31~0_combout  & (((\EX_ALU|Mux1~0_combout )))) # (!\EX_ALU|Mux31~0_combout  & ((\EX_ALU|Mux1~0_combout  & ((\EX_ALU|Add1~60_combout ))) # (!\EX_ALU|Mux1~0_combout  & (\EX_ALU|Add0~60_combout ))))

	.dataa(\EX_ALU|Add0~60_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_ALU|Add1~60_combout ),
	.datad(\EX_ALU|Mux1~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux1~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux1~1 .lut_mask = 16'hFC22;
defparam \EX_ALU|Mux1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N20
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[28]~10 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[28]~10_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & 
// (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [28])))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [28]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[28]~10_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[28]~10 .lut_mask = 16'hEE30;
defparam \EX_ALU_Mux|ALU_Data_2_EX[28]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N18
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[28]~11 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[28]~11_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[28]~10_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28])) # (!\EX_ALU_Mux|ALU_Data_2_EX[28]~10_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[28]~10_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[28]~10_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[28]~11_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[28]~11 .lut_mask = 16'hBCB0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[28]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X46_Y27_N0
cycloneii_mac_mult \EX_ALU|Mult0|auto_generated|mac_mult3 (
	.signa(\~GND~combout ),
	.signb(vcc),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\EX_Forward_A|Mux14~1_combout ,\EX_Forward_A|Mux15~1_combout ,\EX_Forward_A|Mux16~1_combout ,\EX_Forward_A|Mux17~1_combout ,\EX_Forward_A|Mux18~1_combout ,\EX_Forward_A|Mux19~1_combout ,\EX_Forward_A|Mux20~1_combout ,\EX_Forward_A|Mux21~1_combout ,
\EX_Forward_A|Mux22~1_combout ,\EX_Forward_A|Mux23~1_combout ,\EX_Forward_A|Mux24~2_combout ,\EX_Forward_A|Mux25~1_combout ,\EX_Forward_A|Mux26~1_combout ,\EX_Forward_A|Mux27~1_combout ,\EX_Forward_A|Mux28~1_combout ,\EX_Forward_A|Mux29~1_combout ,
\EX_Forward_A|Mux30~1_combout ,\EX_Forward_A|Mux31~1_combout }),
	.datab({\EX_ALU_Mux|ALU_Data_2_EX[31]~5_combout ,\EX_ALU_Mux|ALU_Data_2_EX[30]~7_combout ,\EX_ALU_Mux|ALU_Data_2_EX[29]~9_combout ,\EX_ALU_Mux|ALU_Data_2_EX[28]~11_combout ,\EX_ALU_Mux|ALU_Data_2_EX[27]~13_combout ,\EX_ALU_Mux|ALU_Data_2_EX[26]~15_combout ,
\EX_ALU_Mux|ALU_Data_2_EX[25]~17_combout ,\EX_ALU_Mux|ALU_Data_2_EX[24]~19_combout ,\EX_ALU_Mux|ALU_Data_2_EX[23]~21_combout ,\EX_ALU_Mux|ALU_Data_2_EX[22]~23_combout ,\EX_ALU_Mux|ALU_Data_2_EX[21]~25_combout ,\EX_ALU_Mux|ALU_Data_2_EX[20]~27_combout ,
\EX_ALU_Mux|ALU_Data_2_EX[19]~29_combout ,\EX_ALU_Mux|ALU_Data_2_EX[18]~31_combout ,gnd,gnd,gnd,gnd}),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\EX_ALU|Mult0|auto_generated|mac_mult3_DATAOUT_bus ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|mac_mult3 .dataa_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult3 .dataa_width = 18;
defparam \EX_ALU|Mult0|auto_generated|mac_mult3 .datab_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult3 .datab_width = 18;
defparam \EX_ALU|Mult0|auto_generated|mac_mult3 .signa_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult3 .signb_clock = "none";
// synopsys translate_on

// Location: LCFF_X42_Y27_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[63] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [63]));

// Location: LCCOMB_X42_Y27_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[26]~52 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[26]~52_combout  = (\ID_Registers|Register_File_rtl_0_bypass [64] & ((\ID_Registers|Register_File~3_combout  & (\ID_Registers|Register_File_rtl_0_bypass [63])) # (!\ID_Registers|Register_File~3_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a26 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [64] & (((\ID_Registers|Register_File_rtl_0_bypass [63]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [64]),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [63]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[26]~52 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[26]~70 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[26]~70_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[26]~52_combout 
// )))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[26]~52_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[26]~70_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[26]~70 .lut_mask = 16'h5140;
defparam \ID_Registers|Read_Data_1_ID[26]~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y27_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[26]~70_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]));

// Location: LCCOMB_X43_Y27_N30
cycloneii_lcell_comb \EX_Forward_A|Mux5~1 (
// Equation(s):
// \EX_Forward_A|Mux5~1_combout  = (\EX_Forward_A|Mux24~0_combout  & (\EX_Forward_A|Mux5~0_combout )) # (!\EX_Forward_A|Mux24~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [26])))

	.dataa(\EX_Forward_A|Mux5~0_combout ),
	.datab(vcc),
	.datac(\EX_Forward_A|Mux24~0_combout ),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [26]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux5~1 .lut_mask = 16'hAFA0;
defparam \EX_Forward_A|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N6
cycloneii_lcell_comb \EX_Forward_A|Mux4~0 (
// Equation(s):
// \EX_Forward_A|Mux4~0_combout  = (\Hazard_Handling_Unit|Equal3~2_combout  & ((\Hazard_Handling_Unit|ForwardC~1_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27])) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ))))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ))))

	.dataa(\Hazard_Handling_Unit|Equal3~2_combout ),
	.datab(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux4~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux4~0 .lut_mask = 16'hF780;
defparam \EX_Forward_A|Mux4~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N12
cycloneii_lcell_comb \EX_Forward_A|Mux4~1 (
// Equation(s):
// \EX_Forward_A|Mux4~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux4~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [27]),
	.datab(\EX_Forward_A|Mux4~0_combout ),
	.datac(\EX_Forward_A|Mux24~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux4~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux4~1 .lut_mask = 16'hCACA;
defparam \EX_Forward_A|Mux4~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y29_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[69] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [69]));

// Location: LCCOMB_X40_Y29_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[29]~58 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[29]~58_combout  = (\ID_Registers|Register_File_rtl_0_bypass [70] & ((\ID_Registers|Register_File~3_combout  & (\ID_Registers|Register_File_rtl_0_bypass [69])) # (!\ID_Registers|Register_File~3_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a29 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [70] & (((\ID_Registers|Register_File_rtl_0_bypass [69]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [70]),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [69]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[29]~58_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[29]~58 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[29]~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[29]~67 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[29]~67_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[29]~58_combout 
// )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[29]~58_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[29]~67_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[29]~67 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_1_ID[29]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[29]~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]));

// Location: LCCOMB_X48_Y28_N6
cycloneii_lcell_comb \EX_Forward_A|Mux0~1 (
// Equation(s):
// \EX_Forward_A|Mux0~1_combout  = (\EX_Forward_A|Mux24~0_combout  & (\EX_Forward_A|Mux0~0_combout )) # (!\EX_Forward_A|Mux24~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [31])))

	.dataa(\EX_Forward_A|Mux0~0_combout ),
	.datab(vcc),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux0~1 .lut_mask = 16'hAAF0;
defparam \EX_Forward_A|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: DSPMULT_X46_Y26_N0
cycloneii_mac_mult \EX_ALU|Mult0|auto_generated|mac_mult5 (
	.signa(vcc),
	.signb(\~GND~combout ),
	.clk(gnd),
	.aclr(gnd),
	.ena(vcc),
	.dataa({\EX_Forward_A|Mux0~1_combout ,\EX_Forward_A|Mux1~1_combout ,\EX_Forward_A|Mux2~1_combout ,\EX_Forward_A|Mux3~1_combout ,\EX_Forward_A|Mux4~1_combout ,\EX_Forward_A|Mux5~1_combout ,\EX_Forward_A|Mux6~1_combout ,\EX_Forward_A|Mux7~1_combout ,
\EX_Forward_A|Mux8~1_combout ,\EX_Forward_A|Mux9~1_combout ,\EX_Forward_A|Mux10~1_combout ,\EX_Forward_A|Mux11~1_combout ,\EX_Forward_A|Mux12~1_combout ,\EX_Forward_A|Mux13~1_combout ,gnd,gnd,gnd,gnd}),
	.datab({\EX_ALU_Mux|ALU_Data_2_EX[17]~33_combout ,\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout ,\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout ,\EX_ALU_Mux|ALU_Data_2_EX[14]~39_combout ,\EX_ALU_Mux|ALU_Data_2_EX[13]~41_combout ,\EX_ALU_Mux|ALU_Data_2_EX[12]~43_combout ,
\EX_ALU_Mux|ALU_Data_2_EX[11]~45_combout ,\EX_ALU_Mux|ALU_Data_2_EX[10]~47_combout ,\EX_ALU_Mux|ALU_Data_2_EX[9]~49_combout ,\EX_ALU_Mux|ALU_Data_2_EX[8]~51_combout ,\EX_ALU_Mux|ALU_Data_2_EX[7]~53_combout ,\EX_ALU_Mux|ALU_Data_2_EX[6]~55_combout ,
\EX_ALU_Mux|ALU_Data_2_EX[5]~57_combout ,\EX_ALU_Mux|ALU_Data_2_EX[4]~59_combout ,\EX_ALU_Mux|ALU_Data_2_EX[3]~61_combout ,\EX_ALU_Mux|ALU_Data_2_EX[2]~63_combout ,\EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout ,\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout }),
	.devclrn(devclrn),
	.devpor(devpor),
	.dataout(\EX_ALU|Mult0|auto_generated|mac_mult5_DATAOUT_bus ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|mac_mult5 .dataa_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult5 .dataa_width = 18;
defparam \EX_ALU|Mult0|auto_generated|mac_mult5 .datab_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult5 .datab_width = 18;
defparam \EX_ALU|Mult0|auto_generated|mac_mult5 .signa_clock = "none";
defparam \EX_ALU|Mult0|auto_generated|mac_mult5 .signb_clock = "none";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N4
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~4 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~4_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT2  $ (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT2  $ (!\EX_ALU|Mult0|auto_generated|op_2~3 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_2~5  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT2  & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT2 ) # (!\EX_ALU|Mult0|auto_generated|op_2~3 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT2  & 
// (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT2  & !\EX_ALU|Mult0|auto_generated|op_2~3 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT2 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT2 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~3 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~4_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~5 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~4 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_2~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N6
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~6 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~6_combout  = (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3  & (\EX_ALU|Mult0|auto_generated|op_2~5  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// (!\EX_ALU|Mult0|auto_generated|op_2~5 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3  & (!\EX_ALU|Mult0|auto_generated|op_2~5 )) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3  & 
// ((\EX_ALU|Mult0|auto_generated|op_2~5 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_2~7  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3  & (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3  & !\EX_ALU|Mult0|auto_generated|op_2~5 )) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3  & 
// ((!\EX_ALU|Mult0|auto_generated|op_2~5 ) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT3 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT3 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~5 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~6_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~7 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~6 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_2~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N16
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~16 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~16_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT8  $ (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT8  $ (!\EX_ALU|Mult0|auto_generated|op_2~15 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_2~17  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT8  & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT8 ) # (!\EX_ALU|Mult0|auto_generated|op_2~15 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT8  & 
// (\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT8  & !\EX_ALU|Mult0|auto_generated|op_2~15 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT8 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT8 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~15 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~16_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~17 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~16 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_2~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N18
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~18 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~18_combout  = (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9  & (\EX_ALU|Mult0|auto_generated|op_2~17  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9  & 
// (!\EX_ALU|Mult0|auto_generated|op_2~17 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9  & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9  & (!\EX_ALU|Mult0|auto_generated|op_2~17 )) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9  & 
// ((\EX_ALU|Mult0|auto_generated|op_2~17 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_2~19  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9  & (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9  & !\EX_ALU|Mult0|auto_generated|op_2~17 )) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9  & 
// ((!\EX_ALU|Mult0|auto_generated|op_2~17 ) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT9 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT9 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~17 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~18_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~19 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~18 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_2~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N22
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~22 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~22_combout  = (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11  & (\EX_ALU|Mult0|auto_generated|op_2~21  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11  & 
// (!\EX_ALU|Mult0|auto_generated|op_2~21 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11  & ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11  & (!\EX_ALU|Mult0|auto_generated|op_2~21 )) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11  & 
// ((\EX_ALU|Mult0|auto_generated|op_2~21 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_2~23  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11  & (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11  & !\EX_ALU|Mult0|auto_generated|op_2~21 )) # (!\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11  & 
// ((!\EX_ALU|Mult0|auto_generated|op_2~21 ) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT11 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT11 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~21 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~22_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~23 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~22 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_2~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N18
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~14 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~14_combout  = (\EX_ALU|Mult0|auto_generated|op_2~14_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25  & (\EX_ALU|Mult0|auto_generated|op_1~13  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// (!\EX_ALU|Mult0|auto_generated|op_1~13 )))) # (!\EX_ALU|Mult0|auto_generated|op_2~14_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25  & (!\EX_ALU|Mult0|auto_generated|op_1~13 )) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25  & 
// ((\EX_ALU|Mult0|auto_generated|op_1~13 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_1~15  = CARRY((\EX_ALU|Mult0|auto_generated|op_2~14_combout  & (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25  & !\EX_ALU|Mult0|auto_generated|op_1~13 )) # (!\EX_ALU|Mult0|auto_generated|op_2~14_combout  & 
// ((!\EX_ALU|Mult0|auto_generated|op_1~13 ) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|op_2~14_combout ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT25 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~13 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~14_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~15 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~14 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_1~14 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N20
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~16 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~16_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT26  $ (\EX_ALU|Mult0|auto_generated|op_2~16_combout  $ (!\EX_ALU|Mult0|auto_generated|op_1~15 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_1~17  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT26  & ((\EX_ALU|Mult0|auto_generated|op_2~16_combout ) # (!\EX_ALU|Mult0|auto_generated|op_1~15 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT26  & 
// (\EX_ALU|Mult0|auto_generated|op_2~16_combout  & !\EX_ALU|Mult0|auto_generated|op_1~15 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT26 ),
	.datab(\EX_ALU|Mult0|auto_generated|op_2~16_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~15 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~16_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~17 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~16 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_1~16 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N22
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~18 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~18_combout  = (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\EX_ALU|Mult0|auto_generated|op_2~18_combout  & (\EX_ALU|Mult0|auto_generated|op_1~17  & VCC)) # (!\EX_ALU|Mult0|auto_generated|op_2~18_combout  & 
// (!\EX_ALU|Mult0|auto_generated|op_1~17 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27  & ((\EX_ALU|Mult0|auto_generated|op_2~18_combout  & (!\EX_ALU|Mult0|auto_generated|op_1~17 )) # (!\EX_ALU|Mult0|auto_generated|op_2~18_combout  & 
// ((\EX_ALU|Mult0|auto_generated|op_1~17 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_1~19  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27  & (!\EX_ALU|Mult0|auto_generated|op_2~18_combout  & !\EX_ALU|Mult0|auto_generated|op_1~17 )) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27  & 
// ((!\EX_ALU|Mult0|auto_generated|op_1~17 ) # (!\EX_ALU|Mult0|auto_generated|op_2~18_combout ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT27 ),
	.datab(\EX_ALU|Mult0|auto_generated|op_2~18_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~17 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~18_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~19 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~18 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_1~18 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N24
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~20 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~20_combout  = ((\EX_ALU|Mult0|auto_generated|op_2~20_combout  $ (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT28  $ (!\EX_ALU|Mult0|auto_generated|op_1~19 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_1~21  = CARRY((\EX_ALU|Mult0|auto_generated|op_2~20_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT28 ) # (!\EX_ALU|Mult0|auto_generated|op_1~19 ))) # (!\EX_ALU|Mult0|auto_generated|op_2~20_combout  & 
// (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT28  & !\EX_ALU|Mult0|auto_generated|op_1~19 )))

	.dataa(\EX_ALU|Mult0|auto_generated|op_2~20_combout ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT28 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~19 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~20_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~21 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~20 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_1~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N26
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~22 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~22_combout  = (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\EX_ALU|Mult0|auto_generated|op_2~22_combout  & (\EX_ALU|Mult0|auto_generated|op_1~21  & VCC)) # (!\EX_ALU|Mult0|auto_generated|op_2~22_combout  & 
// (!\EX_ALU|Mult0|auto_generated|op_1~21 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29  & ((\EX_ALU|Mult0|auto_generated|op_2~22_combout  & (!\EX_ALU|Mult0|auto_generated|op_1~21 )) # (!\EX_ALU|Mult0|auto_generated|op_2~22_combout  & 
// ((\EX_ALU|Mult0|auto_generated|op_1~21 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_1~23  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29  & (!\EX_ALU|Mult0|auto_generated|op_2~22_combout  & !\EX_ALU|Mult0|auto_generated|op_1~21 )) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29  & 
// ((!\EX_ALU|Mult0|auto_generated|op_1~21 ) # (!\EX_ALU|Mult0|auto_generated|op_2~22_combout ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT29 ),
	.datab(\EX_ALU|Mult0|auto_generated|op_2~22_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~21 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~22_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~23 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~22 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_1~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N22
cycloneii_lcell_comb \EX_ALU|Mux2~3 (
// Equation(s):
// \EX_ALU|Mux2~3_combout  = (\EX_ALU|Mux2~2_combout  & (((\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & \EX_ALU|Mult0|auto_generated|op_1~22_combout )) # (!\EX_ALU|Mux0~0_combout ))) # (!\EX_ALU|Mux2~2_combout  & 
// (((\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & \EX_ALU|Mult0|auto_generated|op_1~22_combout ))))

	.dataa(\EX_ALU|Mux2~2_combout ),
	.datab(\EX_ALU|Mux0~0_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~22_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux2~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux2~3 .lut_mask = 16'hF222;
defparam \EX_ALU|Mux2~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux2~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]));

// Location: LCCOMB_X43_Y29_N14
cycloneii_lcell_comb \EX_Forward_A|Mux2~0 (
// Equation(s):
// \EX_Forward_A|Mux2~0_combout  = (\Hazard_Handling_Unit|Equal3~2_combout  & ((\Hazard_Handling_Unit|ForwardC~1_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29])) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ))))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ))))

	.dataa(\Hazard_Handling_Unit|Equal3~2_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.datad(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux2~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux2~0 .lut_mask = 16'hD8F0;
defparam \EX_Forward_A|Mux2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N26
cycloneii_lcell_comb \EX_Forward_A|Mux2~1 (
// Equation(s):
// \EX_Forward_A|Mux2~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux2~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [29]),
	.datac(\EX_Forward_A|Mux2~0_combout ),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux2~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux2~1 .lut_mask = 16'hF0CC;
defparam \EX_Forward_A|Mux2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N24
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~24 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~24_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT12  $ (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT12  $ (!\EX_ALU|Mult0|auto_generated|op_2~23 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_2~25  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT12  & ((\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT12 ) # (!\EX_ALU|Mult0|auto_generated|op_2~23 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT12  & 
// (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT12  & !\EX_ALU|Mult0|auto_generated|op_2~23 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT12 ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT12 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~23 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~24_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_2~25 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~24 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_2~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N28
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~24 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~24_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT30  $ (\EX_ALU|Mult0|auto_generated|op_2~24_combout  $ (!\EX_ALU|Mult0|auto_generated|op_1~23 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_1~25  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT30  & ((\EX_ALU|Mult0|auto_generated|op_2~24_combout ) # (!\EX_ALU|Mult0|auto_generated|op_1~23 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT30  & 
// (\EX_ALU|Mult0|auto_generated|op_2~24_combout  & !\EX_ALU|Mult0|auto_generated|op_1~23 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT30 ),
	.datab(\EX_ALU|Mult0|auto_generated|op_2~24_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~23 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~24_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~25 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~24 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_1~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N8
cycloneii_lcell_comb \EX_ALU|Mux1~2 (
// Equation(s):
// \EX_ALU|Mux1~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~24_combout ) # ((!\EX_ALU|Mux0~0_combout  & \EX_ALU|Mux1~1_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & 
// (!\EX_ALU|Mux0~0_combout  & (\EX_ALU|Mux1~1_combout )))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(\EX_ALU|Mux0~0_combout ),
	.datac(\EX_ALU|Mux1~1_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~24_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux1~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux1~2 .lut_mask = 16'hBA30;
defparam \EX_ALU|Mux1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux1~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]));

// Location: LCFF_X42_Y27_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [30]));

// Location: LCCOMB_X42_Y27_N26
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[30]~30 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [30])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [30])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [30]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [30]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[30]~30 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y24_N27
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[71] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [71]));

// Location: LCCOMB_X45_Y24_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[30]~60 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[30]~60_combout  = (\ID_Registers|Register_File_rtl_1_bypass [72] & ((\ID_Registers|Register_File~7_combout  & (\ID_Registers|Register_File_rtl_1_bypass [71])) # (!\ID_Registers|Register_File~7_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a30 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [72] & (((\ID_Registers|Register_File_rtl_1_bypass [71]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [72]),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [71]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a30 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[30]~60_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[30]~60 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[30]~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[30]~61 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[30]~61_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[30]~60_combout 
// )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[30]~30_combout ),
	.datab(\ID_Registers|Equal2~1_combout ),
	.datac(\ID_Registers|Equal3~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[30]~60_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[30]~61_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[30]~61 .lut_mask = 16'h2320;
defparam \ID_Registers|Read_Data_2_ID[30]~61 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y24_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[30]~61_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]));

// Location: LCFF_X50_Y27_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[30] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [30]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [30]));

// Location: LCCOMB_X50_Y27_N12
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[30]~30 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[30]~30_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [30]))) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [30]))

	.dataa(vcc),
	.datab(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [30]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [30]),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[30]~30 .lut_mask = 16'hFC30;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y27_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[73] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [73]));

// Location: LCCOMB_X40_Y27_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[31]~62 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[31]~62_combout  = (\ID_Registers|Register_File_rtl_1_bypass [74] & ((\ID_Registers|Register_File~7_combout  & (\ID_Registers|Register_File_rtl_1_bypass [73])) # (!\ID_Registers|Register_File~7_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a31 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [74] & (((\ID_Registers|Register_File_rtl_1_bypass [73]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [74]),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [73]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[31]~62 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[31]~63 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[31]~63_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[31]~62_combout 
// )))))

	.dataa(\ID_Registers|Equal3~0_combout ),
	.datab(\ID_Registers|Equal2~1_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[31]~62_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[31]~63 .lut_mask = 16'h3120;
defparam \ID_Registers|Read_Data_2_ID[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N28
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_2_EX[31]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_2_EX[31]~feeder_combout  = \ID_Registers|Read_Data_2_ID[31]~63_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[31]~63_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_2_EX[31]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[31]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[31]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y27_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX[31]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [31]));

// Location: LCFF_X50_Y27_N3
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [31]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [31]));

// Location: LCCOMB_X50_Y27_N2
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[31]~31 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[31]~31_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [31])) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [31])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [31]),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [31]),
	.datad(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[31]~31 .lut_mask = 16'hAAF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N18
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~70 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~70_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~69_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29 ))) # (!\MEM_Data_Memory|Read_Data_MEM~69_combout  
// & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [79]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~69_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [79]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a29 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~70_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~70 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~70 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y29_N24
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[29] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [29] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~70_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [29])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~70_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [29]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [29]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[29] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[29] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N9
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [29]));

// Location: LCFF_X43_Y29_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [29]));

// Location: LCCOMB_X43_Y29_N20
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[29]~29 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [29])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [29])))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [29]),
	.datad(\MEM_WB_Pipeline_Stage|ALU_Result_WB [29]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[29]~29 .lut_mask = 16'hF5A0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[26]~52 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[26]~52_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [63])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [64] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a26 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [64] & (\ID_Registers|Register_File_rtl_1_bypass [63]))))

	.dataa(\ID_Registers|Register_File~7_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [64]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [63]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a26 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[26]~52_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[26]~52 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[26]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[26]~53 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[26]~53_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[26]~52_combout 
// )))))

	.dataa(\ID_Registers|Equal2~1_combout ),
	.datab(\ID_Registers|Equal3~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[26]~52_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[26]~53 .lut_mask = 16'h5140;
defparam \ID_Registers|Read_Data_2_ID[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y27_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[26]~53_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]));

// Location: LCCOMB_X43_Y27_N0
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[26]~14 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[26]~14_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]) # ((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & 
// (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [26] & !\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[26]~14_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[26]~14 .lut_mask = 16'hCCB8;
defparam \EX_ALU_Mux|ALU_Data_2_EX[26]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N18
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[26]~15 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[26]~15_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[26]~14_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[26]~14_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[26]~14_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[26]~14_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[26]~15_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[26]~15 .lut_mask = 16'hF388;
defparam \EX_ALU_Mux|ALU_Data_2_EX[26]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N4
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~0 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~0_combout  = (\EX_ALU|Mult0|auto_generated|op_2~0_combout  & (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT18  $ (VCC))) # (!\EX_ALU|Mult0|auto_generated|op_2~0_combout  & (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT18  
// & VCC))
// \EX_ALU|Mult0|auto_generated|op_1~1  = CARRY((\EX_ALU|Mult0|auto_generated|op_2~0_combout  & \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT18 ))

	.dataa(\EX_ALU|Mult0|auto_generated|op_2~0_combout ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT18 ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~0_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~1 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~0 .lut_mask = 16'h6688;
defparam \EX_ALU|Mult0|auto_generated|op_1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N6
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~2 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~2_combout  = (\EX_ALU|Mult0|auto_generated|op_2~2_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19  & (\EX_ALU|Mult0|auto_generated|op_1~1  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// (!\EX_ALU|Mult0|auto_generated|op_1~1 )))) # (!\EX_ALU|Mult0|auto_generated|op_2~2_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19  & (!\EX_ALU|Mult0|auto_generated|op_1~1 )) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19  & 
// ((\EX_ALU|Mult0|auto_generated|op_1~1 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_1~3  = CARRY((\EX_ALU|Mult0|auto_generated|op_2~2_combout  & (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19  & !\EX_ALU|Mult0|auto_generated|op_1~1 )) # (!\EX_ALU|Mult0|auto_generated|op_2~2_combout  & 
// ((!\EX_ALU|Mult0|auto_generated|op_1~1 ) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|op_2~2_combout ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT19 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~1 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~2_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~3 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~2 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_1~2 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N8
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~4 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~4_combout  = ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT20  $ (\EX_ALU|Mult0|auto_generated|op_2~4_combout  $ (!\EX_ALU|Mult0|auto_generated|op_1~3 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_1~5  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT20  & ((\EX_ALU|Mult0|auto_generated|op_2~4_combout ) # (!\EX_ALU|Mult0|auto_generated|op_1~3 ))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT20  & 
// (\EX_ALU|Mult0|auto_generated|op_2~4_combout  & !\EX_ALU|Mult0|auto_generated|op_1~3 )))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT20 ),
	.datab(\EX_ALU|Mult0|auto_generated|op_2~4_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~3 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~4_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~5 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~4 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_1~4 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N10
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~6 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~6_combout  = (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\EX_ALU|Mult0|auto_generated|op_2~6_combout  & (\EX_ALU|Mult0|auto_generated|op_1~5  & VCC)) # (!\EX_ALU|Mult0|auto_generated|op_2~6_combout  & 
// (!\EX_ALU|Mult0|auto_generated|op_1~5 )))) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21  & ((\EX_ALU|Mult0|auto_generated|op_2~6_combout  & (!\EX_ALU|Mult0|auto_generated|op_1~5 )) # (!\EX_ALU|Mult0|auto_generated|op_2~6_combout  & 
// ((\EX_ALU|Mult0|auto_generated|op_1~5 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_1~7  = CARRY((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21  & (!\EX_ALU|Mult0|auto_generated|op_2~6_combout  & !\EX_ALU|Mult0|auto_generated|op_1~5 )) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21  & 
// ((!\EX_ALU|Mult0|auto_generated|op_1~5 ) # (!\EX_ALU|Mult0|auto_generated|op_2~6_combout ))))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT21 ),
	.datab(\EX_ALU|Mult0|auto_generated|op_2~6_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~5 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~6_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~7 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~6 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_1~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N12
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~8 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~8_combout  = ((\EX_ALU|Mult0|auto_generated|op_2~8_combout  $ (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT22  $ (!\EX_ALU|Mult0|auto_generated|op_1~7 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_1~9  = CARRY((\EX_ALU|Mult0|auto_generated|op_2~8_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT22 ) # (!\EX_ALU|Mult0|auto_generated|op_1~7 ))) # (!\EX_ALU|Mult0|auto_generated|op_2~8_combout  & 
// (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT22  & !\EX_ALU|Mult0|auto_generated|op_1~7 )))

	.dataa(\EX_ALU|Mult0|auto_generated|op_2~8_combout ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT22 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~7 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~8_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~9 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~8 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_1~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N14
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~10 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~10_combout  = (\EX_ALU|Mult0|auto_generated|op_2~10_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23  & (\EX_ALU|Mult0|auto_generated|op_1~9  & VCC)) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// (!\EX_ALU|Mult0|auto_generated|op_1~9 )))) # (!\EX_ALU|Mult0|auto_generated|op_2~10_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23  & (!\EX_ALU|Mult0|auto_generated|op_1~9 )) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23  & 
// ((\EX_ALU|Mult0|auto_generated|op_1~9 ) # (GND)))))
// \EX_ALU|Mult0|auto_generated|op_1~11  = CARRY((\EX_ALU|Mult0|auto_generated|op_2~10_combout  & (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23  & !\EX_ALU|Mult0|auto_generated|op_1~9 )) # (!\EX_ALU|Mult0|auto_generated|op_2~10_combout  & 
// ((!\EX_ALU|Mult0|auto_generated|op_1~9 ) # (!\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23 ))))

	.dataa(\EX_ALU|Mult0|auto_generated|op_2~10_combout ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT23 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~9 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~10_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~11 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~10 .lut_mask = 16'h9617;
defparam \EX_ALU|Mult0|auto_generated|op_1~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N16
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~12 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~12_combout  = ((\EX_ALU|Mult0|auto_generated|op_2~12_combout  $ (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT24  $ (!\EX_ALU|Mult0|auto_generated|op_1~11 )))) # (GND)
// \EX_ALU|Mult0|auto_generated|op_1~13  = CARRY((\EX_ALU|Mult0|auto_generated|op_2~12_combout  & ((\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT24 ) # (!\EX_ALU|Mult0|auto_generated|op_1~11 ))) # (!\EX_ALU|Mult0|auto_generated|op_2~12_combout  & 
// (\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT24  & !\EX_ALU|Mult0|auto_generated|op_1~11 )))

	.dataa(\EX_ALU|Mult0|auto_generated|op_2~12_combout ),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT24 ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~11 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~12_combout ),
	.cout(\EX_ALU|Mult0|auto_generated|op_1~13 ));
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~12 .lut_mask = 16'h698E;
defparam \EX_ALU|Mult0|auto_generated|op_1~12 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N6
cycloneii_lcell_comb \EX_ALU|Mux6~3 (
// Equation(s):
// \EX_ALU|Mux6~3_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~14_combout ) # ((\EX_ALU|Mux6~2_combout  & !\EX_ALU|Mux0~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & 
// (\EX_ALU|Mux6~2_combout  & (!\EX_ALU|Mux0~0_combout )))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(\EX_ALU|Mux6~2_combout ),
	.datac(\EX_ALU|Mux0~0_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~14_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux6~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux6~3 .lut_mask = 16'hAE0C;
defparam \EX_ALU|Mux6~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux6~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]));

// Location: LCCOMB_X47_Y28_N22
cycloneii_lcell_comb \EX_Forward_A|Mux6~0 (
// Equation(s):
// \EX_Forward_A|Mux6~0_combout  = (\Hazard_Handling_Unit|Equal3~2_combout  & ((\Hazard_Handling_Unit|ForwardC~1_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]))) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout )))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.datac(\Hazard_Handling_Unit|Equal3~2_combout ),
	.datad(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux6~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux6~0 .lut_mask = 16'hCAAA;
defparam \EX_Forward_A|Mux6~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N18
cycloneii_lcell_comb \EX_Forward_A|Mux6~1 (
// Equation(s):
// \EX_Forward_A|Mux6~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux6~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [25]),
	.datab(\EX_Forward_A|Mux6~0_combout ),
	.datac(vcc),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux6~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux6~1 .lut_mask = 16'hCCAA;
defparam \EX_Forward_A|Mux6~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N20
cycloneii_lcell_comb \EX_ALU|Mux4~3 (
// Equation(s):
// \EX_ALU|Mux4~3_combout  = (\EX_ALU|Mux4~2_combout  & (((\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & \EX_ALU|Mult0|auto_generated|op_1~18_combout )) # (!\EX_ALU|Mux0~0_combout ))) # (!\EX_ALU|Mux4~2_combout  & 
// (((\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & \EX_ALU|Mult0|auto_generated|op_1~18_combout ))))

	.dataa(\EX_ALU|Mux4~2_combout ),
	.datab(\EX_ALU|Mux0~0_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~18_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux4~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux4~3 .lut_mask = 16'hF222;
defparam \EX_ALU|Mux4~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y24_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux4~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]));

// Location: LCFF_X43_Y29_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [27]));

// Location: LCFF_X48_Y28_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [25]));

// Location: LCCOMB_X48_Y28_N4
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[25]~25 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[25]~25_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [25])) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [25])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [25]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [25]),
	.datad(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[25]~25 .lut_mask = 16'hCCF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N22
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[66]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[66]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[66]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[66]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[66]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y27_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[66] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[66]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [66]));

// Location: LCFF_X40_Y27_N17
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[65] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [65]));

// Location: LCCOMB_X40_Y27_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[27]~54 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[27]~54_combout  = (\ID_Registers|Register_File_rtl_1_bypass [66] & ((\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [65]))) # (!\ID_Registers|Register_File~7_combout  & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a27 )))) # (!\ID_Registers|Register_File_rtl_1_bypass [66] & (((\ID_Registers|Register_File_rtl_1_bypass [65]))))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a27 ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [66]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [65]),
	.datad(\ID_Registers|Register_File~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[27]~54_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[27]~54 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_2_ID[27]~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[27]~55 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[27]~55_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[27]~54_combout 
// )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.datab(\ID_Registers|Equal3~0_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[27]~54_combout ),
	.datad(\ID_Registers|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[27]~55_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[27]~55 .lut_mask = 16'h00B8;
defparam \ID_Registers|Read_Data_2_ID[27]~55 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[27]~55_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]));

// Location: LCFF_X43_Y29_N3
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [27]));

// Location: LCCOMB_X43_Y29_N2
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[27]~27 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[27]~27_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [27]))) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [27]))

	.dataa(vcc),
	.datab(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [27]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [27]),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[27]~27 .lut_mask = 16'hFC30;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: M4K_X37_Y26
cycloneii_ram_block \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 (
	.portawe(\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout ),
	.portaaddrstall(gnd),
	.portbrewe(vcc),
	.portbaddrstall(gnd),
	.clk0(\Clk~clkctrl_outclk ),
	.clk1(gnd),
	.ena0(vcc),
	.ena1(vcc),
	.clr0(gnd),
	.clr1(gnd),
	.portadatain({\MEM_to_MEM_Forward|Write_Data_MUX_MEM[27]~27_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[26]~26_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[25]~25_combout ,\MEM_to_MEM_Forward|Write_Data_MUX_MEM[24]~24_combout }),
	.portaaddr({\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4],
\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1],\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]}),
	.portabyteenamasks(1'b1),
	.portbdatain(4'b0000),
	.portbaddr({\EX_ALU|Mux22~2_combout ,\EX_ALU|Mux23~4_combout ,\EX_ALU|Mux24~2_combout ,\EX_ALU|Mux25~2_combout ,\EX_ALU|Mux26~2_combout ,\EX_ALU|Mux27~2_combout ,\EX_ALU|Mux28~2_combout ,\EX_ALU|Mux29~2_combout ,\EX_ALU|Mux30~2_combout ,\EX_ALU|Mux31~7_combout }),
	.portbbyteenamasks(1'b1),
	.devclrn(devclrn),
	.devpor(devpor),
	.portadataout(),
	.portbdataout(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24_PORTBDATAOUT_bus ));
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .data_interleave_offset_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .data_interleave_width_in_bits = 1;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .init_file = "db/MIPS32.ram0_MEM_Data_Memory_3250c012.hdl.mif";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .init_file_layout = "port_a";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .logical_ram_name = "MEM_Data_Memory:MEM_Data_Memory|altsyncram:Data_Memory_rtl_0|altsyncram_qkh1:auto_generated|ALTSYNCRAM";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .mixed_port_feed_through_mode = "dont_care";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .operation_mode = "dual_port";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_a_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_a_address_width = 10;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_a_byte_enable_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_a_data_width = 4;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_a_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_a_first_bit_number = 24;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_a_last_address = 1023;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_depth = 1024;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_a_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_a_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_b_address_width = 10;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_b_byte_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_in_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_out_clock = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_b_data_width = 4;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_b_first_address = 0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_b_first_bit_number = 24;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_b_last_address = 1023;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_depth = 1024;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_b_logical_ram_width = 32;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_write_enable_clear = "none";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .port_b_read_enable_write_enable_clock = "clock0";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .ram_block_type = "M4K";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .safe_write = "err_on_2clk";
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .mem_init1 = 2048'h0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000F0F0F00FF0F0000FFF0F0F00FF0FF0F00F0FF00F00FF000F00F0F0FFF0F000F0F00FFF0FF0FF00F000000F0FFFF00000F0F0F0FFF00FF0F0;
defparam \MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24 .mem_init0 = 2048'hF00F00F00000FF000FF0F0000FFF00FFFFFFF0FFF0FF0F000F0FFFF00000F00F0F0F0000000F00FF0F0FF0F00FF0FF0F000F0FF0F0FFFF000000000000000000000000000000000000000000000000000000000000000000000000000000FF00F00F00FF00FFFFFF0000F0FFFF0FF00F0FF0FF00FF00F0F0FFFF0F00FF00F000FFF00F0F000F00FFF000F0FFF00000000FF000F000F0000000F0FFFFFFF0F00F00F0FFFFFFF0F0F0FF00F0FF0F0FFF00F0F0FF0F0F0FFFF0F0000FFFFFF00FF0F00FF00F00000FFF0F000FFF00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000;
// synopsys translate_on

// Location: LCFF_X43_Y30_N19
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[73] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[26]~26_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [73]));

// Location: LCCOMB_X43_Y30_N12
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y30_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[74] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[74]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [74]));

// Location: LCCOMB_X43_Y30_N22
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~63 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~63_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [74] & (((!\MEM_Data_Memory|Data_Memory~5_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])) # (!\MEM_Data_Memory|Data_Memory~4_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~4_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [74]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~63_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~63 .lut_mask = 16'h7F00;
defparam \MEM_Data_Memory|Read_Data_MEM~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N18
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~64 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~64_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~63_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26 )) # (!\MEM_Data_Memory|Read_Data_MEM~63_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [73])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a26 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [73]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~63_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~64_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~64 .lut_mask = 16'h4450;
defparam \MEM_Data_Memory|Read_Data_MEM~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y30_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[26] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [26] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~64_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [26])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~64_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [26]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [26]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[26] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[26] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y30_N9
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [26]));

// Location: LCFF_X43_Y30_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [26]));

// Location: LCCOMB_X43_Y30_N20
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[26]~26 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[26]~26_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [26])) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [26])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [26]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [26]),
	.datad(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[26]~26 .lut_mask = 16'hCCF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N23
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[75] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[27]~27_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [75]));

// Location: LCCOMB_X43_Y29_N22
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~66 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~66_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~65_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 )) # (!\MEM_Data_Memory|Read_Data_MEM~65_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [75])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~65_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a27 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [75]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~66_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~66 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N6
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[27] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [27] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~66_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [27])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~66_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [27]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [27]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[27] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[27] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N13
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [27]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [27]));

// Location: LCCOMB_X43_Y29_N10
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[27]~27 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [27]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [27]))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [27]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [27]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[27]~27 .lut_mask = 16'hFA50;
defparam \WB_MemtoReg_Mux|Write_Data_WB[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y27_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[22]~44 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[22]~44_combout  = (\ID_Registers|Register_File_rtl_0_bypass [56] & ((\ID_Registers|Register_File~3_combout  & (\ID_Registers|Register_File_rtl_0_bypass [55])) # (!\ID_Registers|Register_File~3_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a22 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [56] & (((\ID_Registers|Register_File_rtl_0_bypass [55]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [56]),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [55]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a22 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[22]~44 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[22]~74 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[22]~74_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[22]~44_combout 
// )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[22]~44_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[22]~74_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[22]~74 .lut_mask = 16'h2320;
defparam \ID_Registers|Read_Data_1_ID[22]~74 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y26_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[22]~74_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]));

// Location: LCCOMB_X43_Y27_N16
cycloneii_lcell_comb \EX_Forward_A|Mux9~0 (
// Equation(s):
// \EX_Forward_A|Mux9~0_combout  = (\Hazard_Handling_Unit|ForwardC~1_combout  & ((\Hazard_Handling_Unit|Equal3~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout )))) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.datab(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.datad(\Hazard_Handling_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux9~0 .lut_mask = 16'hE2AA;
defparam \EX_Forward_A|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N30
cycloneii_lcell_comb \EX_Forward_A|Mux9~1 (
// Equation(s):
// \EX_Forward_A|Mux9~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux9~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [22]),
	.datac(\EX_Forward_A|Mux9~0_combout ),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux9~1 .lut_mask = 16'hF0CC;
defparam \EX_Forward_A|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N20
cycloneii_lcell_comb \EX_ALU|Add0~52 (
// Equation(s):
// \EX_ALU|Add0~52_combout  = ((\EX_ALU_Mux|ALU_Data_2_EX[26]~15_combout  $ (\EX_Forward_A|Mux5~1_combout  $ (!\EX_ALU|Add0~51 )))) # (GND)
// \EX_ALU|Add0~53  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[26]~15_combout  & ((\EX_Forward_A|Mux5~1_combout ) # (!\EX_ALU|Add0~51 ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[26]~15_combout  & (\EX_Forward_A|Mux5~1_combout  & !\EX_ALU|Add0~51 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[26]~15_combout ),
	.datab(\EX_Forward_A|Mux5~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~51 ),
	.combout(\EX_ALU|Add0~52_combout ),
	.cout(\EX_ALU|Add0~53 ));
// synopsys translate_off
defparam \EX_ALU|Add0~52 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~52 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N26
cycloneii_lcell_comb \EX_ALU|Mux5~1 (
// Equation(s):
// \EX_ALU|Mux5~1_combout  = (\EX_ALU|Mux5~0_combout  & ((\EX_ALU|Mux31~0_combout ) # ((\EX_ALU|Add1~52_combout )))) # (!\EX_ALU|Mux5~0_combout  & (!\EX_ALU|Mux31~0_combout  & (\EX_ALU|Add0~52_combout )))

	.dataa(\EX_ALU|Mux5~0_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_ALU|Add0~52_combout ),
	.datad(\EX_ALU|Add1~52_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux5~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux5~1 .lut_mask = 16'hBA98;
defparam \EX_ALU|Mux5~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N8
cycloneii_lcell_comb \EX_ALU|Mux5~2 (
// Equation(s):
// \EX_ALU|Mux5~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~16_combout ) # ((!\EX_ALU|Mux0~0_combout  & \EX_ALU|Mux5~1_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & 
// (!\EX_ALU|Mux0~0_combout  & ((\EX_ALU|Mux5~1_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(\EX_ALU|Mux0~0_combout ),
	.datac(\EX_ALU|Mult0|auto_generated|op_1~16_combout ),
	.datad(\EX_ALU|Mux5~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux5~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux5~2 .lut_mask = 16'hB3A0;
defparam \EX_ALU|Mux5~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux5~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]));

// Location: LCFF_X43_Y27_N21
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [26]));

// Location: LCCOMB_X43_Y27_N20
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[26]~26 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [26]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [26]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [26]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [26]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[26]~26 .lut_mask = 16'hFC30;
defparam \WB_MemtoReg_Mux|Write_Data_WB[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[24]~48 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[24]~48_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [59])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [60] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a24 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [60] & (\ID_Registers|Register_File_rtl_1_bypass [59]))))

	.dataa(\ID_Registers|Register_File~7_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [60]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [59]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[24]~48 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[24]~49 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[24]~49_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[24]~48_combout 
// )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.datab(\ID_Registers|Equal3~0_combout ),
	.datac(\ID_Registers|Equal2~1_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[24]~48_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[24]~49_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[24]~49 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_2_ID[24]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y25_N19
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[24]~49_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]));

// Location: LCFF_X41_Y25_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [24]));

// Location: LCFF_X41_Y25_N17
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[69] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[24]~24_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [69]));

// Location: LCCOMB_X41_Y25_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~60 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~60_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~59_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24~portbdataout )) # 
// (!\MEM_Data_Memory|Read_Data_MEM~59_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [69])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~59_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a24~portbdataout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [69]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~60_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~60 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~60 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N30
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[24] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [24] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM~60_combout ))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM [24]))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM [24]),
	.datac(\MEM_Data_Memory|Read_Data_MEM~60_combout ),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [24]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[24] .lut_mask = 16'hF0CC;
defparam \MEM_Data_Memory|Read_Data_MEM[24] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N13
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [24]));

// Location: LCCOMB_X41_Y25_N26
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[24]~24 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[24]~24_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [24]))) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [24]))

	.dataa(vcc),
	.datab(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [24]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [24]),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[24]~24 .lut_mask = 16'hFC30;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N21
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[71] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[25]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [71]));

// Location: LCCOMB_X48_Y26_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~62 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~62_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~61_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25 )) # (!\MEM_Data_Memory|Read_Data_MEM~61_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [71])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~61_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a25 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [71]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~62_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~62 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N18
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[25] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [25] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~62_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [25])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~62_combout ),
	.datac(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.datad(\MEM_Data_Memory|Read_Data_MEM [25]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [25]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[25] .lut_mask = 16'hCFC0;
defparam \MEM_Data_Memory|Read_Data_MEM[25] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [25]));

// Location: LCFF_X47_Y28_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [25]));

// Location: LCCOMB_X47_Y28_N24
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[25]~25 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [25])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [25])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [25]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [25]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[25]~25 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[24]~48 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[24]~48_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [59])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [60] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a24 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [60] & (\ID_Registers|Register_File_rtl_0_bypass [59]))))

	.dataa(\ID_Registers|Register_File~3_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [60]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [59]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a24 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[24]~48_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[24]~48 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[24]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[24]~72 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[24]~72_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[24]~48_combout 
// )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[24]~48_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[24]~72_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[24]~72 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_1_ID[24]~72 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[24]~72_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]));

// Location: LCCOMB_X42_Y26_N30
cycloneii_lcell_comb \EX_Forward_A|Mux7~1 (
// Equation(s):
// \EX_Forward_A|Mux7~1_combout  = (\EX_Forward_A|Mux24~0_combout  & (\EX_Forward_A|Mux7~0_combout )) # (!\EX_Forward_A|Mux24~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [24])))

	.dataa(\EX_Forward_A|Mux7~0_combout ),
	.datab(vcc),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [24]),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux7~1 .lut_mask = 16'hAAF0;
defparam \EX_Forward_A|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N0
cycloneii_lcell_comb \EX_ALU|Mux7~0 (
// Equation(s):
// \EX_ALU|Mux7~0_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[24]~19_combout  & ((\EX_ALU|Mux23~1_combout ) # ((\EX_ALU|Mux31~0_combout  & \EX_Forward_A|Mux7~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[24]~19_combout  & (\EX_ALU|Mux23~1_combout  & 
// ((\EX_Forward_A|Mux7~1_combout ) # (!\EX_ALU|Mux31~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[24]~19_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_Forward_A|Mux7~1_combout ),
	.datad(\EX_ALU|Mux23~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux7~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux7~0 .lut_mask = 16'hFB80;
defparam \EX_ALU|Mux7~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N14
cycloneii_lcell_comb \EX_ALU|Mux7~1 (
// Equation(s):
// \EX_ALU|Mux7~1_combout  = (\EX_ALU|Mux31~0_combout  & (((\EX_ALU|Mux7~0_combout )))) # (!\EX_ALU|Mux31~0_combout  & ((\EX_ALU|Mux7~0_combout  & ((\EX_ALU|Add1~48_combout ))) # (!\EX_ALU|Mux7~0_combout  & (\EX_ALU|Add0~48_combout ))))

	.dataa(\EX_ALU|Add0~48_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_ALU|Add1~48_combout ),
	.datad(\EX_ALU|Mux7~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux7~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux7~1 .lut_mask = 16'hFC22;
defparam \EX_ALU|Mux7~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N16
cycloneii_lcell_comb \EX_ALU|Mux7~2 (
// Equation(s):
// \EX_ALU|Mux7~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~12_combout ) # ((!\EX_ALU|Mux0~0_combout  & \EX_ALU|Mux7~1_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & 
// (!\EX_ALU|Mux0~0_combout  & (\EX_ALU|Mux7~1_combout )))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(\EX_ALU|Mux0~0_combout ),
	.datac(\EX_ALU|Mux7~1_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~12_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux7~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux7~2 .lut_mask = 16'hBA30;
defparam \EX_ALU|Mux7~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux7~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]));

// Location: LCFF_X41_Y25_N31
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[24] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [24]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [24]));

// Location: LCCOMB_X41_Y25_N30
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[24]~24 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [24]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [24]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [24]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [24]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[24]~24 .lut_mask = 16'hFC30;
defparam \WB_MemtoReg_Mux|Write_Data_WB[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N21
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[55] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [55]));

// Location: LCCOMB_X40_Y25_N22
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[56]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[56]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[56]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[56]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[56]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y25_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[56] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[56]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [56]));

// Location: LCCOMB_X40_Y25_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[22]~44 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[22]~44_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [55])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [56] & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a22 )) # (!\ID_Registers|Register_File_rtl_1_bypass [56] & ((\ID_Registers|Register_File_rtl_1_bypass [55])))))

	.dataa(\ID_Registers|Register_File~7_combout ),
	.datab(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a22 ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [55]),
	.datad(\ID_Registers|Register_File_rtl_1_bypass [56]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[22]~44_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[22]~44 .lut_mask = 16'hE4F0;
defparam \ID_Registers|Read_Data_2_ID[22]~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y25_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[22]~45 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[22]~45_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[22]~44_combout 
// )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.datab(\ID_Registers|Equal2~1_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[22]~44_combout ),
	.datad(\ID_Registers|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[22]~45_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[22]~45 .lut_mask = 16'h2230;
defparam \ID_Registers|Read_Data_2_ID[22]~45 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y27_N11
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[22]~45_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [22]));

// Location: LCCOMB_X43_Y27_N10
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[22]~22 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\ID_EX_Pipeline_Stage|Instruction_EX [15]) # ((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & 
// (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [22] & !\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [22]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[22]~22 .lut_mask = 16'hCCB8;
defparam \EX_ALU_Mux|ALU_Data_2_EX[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N24
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[22]~23 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[22]~23_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[22]~22_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[22]~23_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[22]~23 .lut_mask = 16'hF388;
defparam \EX_ALU_Mux|ALU_Data_2_EX[22]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N14
cycloneii_lcell_comb \EX_ALU|Mux8~2 (
// Equation(s):
// \EX_ALU|Mux8~2_combout  = (\EX_ALU|Mux31~0_combout  & (((\EX_ALU|Mux8~1_combout )))) # (!\EX_ALU|Mux31~0_combout  & ((\EX_ALU|Mux8~1_combout  & (\EX_ALU|Add1~46_combout )) # (!\EX_ALU|Mux8~1_combout  & ((\EX_ALU|Add0~46_combout )))))

	.dataa(\EX_ALU|Add1~46_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_ALU|Mux8~1_combout ),
	.datad(\EX_ALU|Add0~46_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux8~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux8~2 .lut_mask = 16'hE3E0;
defparam \EX_ALU|Mux8~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N2
cycloneii_lcell_comb \EX_ALU|Mux8~3 (
// Equation(s):
// \EX_ALU|Mux8~3_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~10_combout ) # ((!\EX_ALU|Mux0~0_combout  & \EX_ALU|Mux8~2_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & 
// (!\EX_ALU|Mux0~0_combout  & (\EX_ALU|Mux8~2_combout )))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(\EX_ALU|Mux0~0_combout ),
	.datac(\EX_ALU|Mux8~2_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~10_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux8~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux8~3 .lut_mask = 16'hBA30;
defparam \EX_ALU|Mux8~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N3
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux8~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]));

// Location: LCFF_X39_Y26_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [23]));

// Location: LCCOMB_X38_Y26_N26
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[58]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[58]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[58]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[58]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[58]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N27
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[58] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[58]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [58]));

// Location: LCFF_X38_Y26_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[57] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [57]));

// Location: LCCOMB_X38_Y26_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[23]~46 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[23]~46_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [57])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [58] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a23 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [58] & (\ID_Registers|Register_File_rtl_1_bypass [57]))))

	.dataa(\ID_Registers|Register_File~7_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [58]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [57]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a23 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[23]~46_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[23]~46 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[23]~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[23]~47 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[23]~47_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[23]~46_combout 
// )))))

	.dataa(\ID_Registers|Equal2~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.datac(\ID_Registers|Equal3~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[23]~46_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[23]~47_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[23]~47 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_2_ID[23]~47 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N30
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_2_EX[23]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_2_EX[23]~feeder_combout  = \ID_Registers|Read_Data_2_ID[23]~47_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[23]~47_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_2_EX[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[23]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]));

// Location: LCFF_X39_Y26_N27
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [23]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [23]));

// Location: LCCOMB_X39_Y26_N26
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[23]~23 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[23]~23_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [23])) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [23])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [23]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [23]),
	.datad(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[23]~23 .lut_mask = 16'hCCF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y26_N27
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[67] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[23]~23_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [67]));

// Location: LCCOMB_X51_Y26_N30
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~57 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~57_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [68] & (((!\MEM_Data_Memory|Data_Memory~4_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])) # (!\MEM_Data_Memory|Data_Memory~5_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [68]),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datad(\MEM_Data_Memory|Data_Memory~4_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~57_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~57 .lut_mask = 16'h2AAA;
defparam \MEM_Data_Memory|Read_Data_MEM~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~58 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~58_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~57_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23 )) # (!\MEM_Data_Memory|Read_Data_MEM~57_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [67])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a23 ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [67]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~57_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~58_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~58 .lut_mask = 16'h2230;
defparam \MEM_Data_Memory|Read_Data_MEM~58 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N12
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[23] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [23] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM~58_combout ))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM [23]))

	.dataa(\MEM_Data_Memory|Read_Data_MEM [23]),
	.datab(\MEM_Data_Memory|Read_Data_MEM~58_combout ),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [23]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[23] .lut_mask = 16'hCCAA;
defparam \MEM_Data_Memory|Read_Data_MEM[23] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y26_N18
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[23]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[23]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [23]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [23]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[23]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[23]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[23]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y26_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[23]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [23]));

// Location: LCCOMB_X39_Y26_N0
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[23]~23 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [23]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [23]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [23]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [23]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[23]~23 .lut_mask = 16'hFC30;
defparam \WB_MemtoReg_Mux|Write_Data_WB[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[17]~34 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[17]~34_combout  = (\ID_Registers|Register_File_rtl_1_bypass [46] & ((\ID_Registers|Register_File~7_combout  & (\ID_Registers|Register_File_rtl_1_bypass [45])) # (!\ID_Registers|Register_File~7_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a17 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [46] & (((\ID_Registers|Register_File_rtl_1_bypass [45]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [46]),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [45]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[17]~34 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[17]~35 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[17]~35_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[17]~34_combout 
// )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.datab(\ID_Registers|Equal2~1_combout ),
	.datac(\ID_Registers|Equal3~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[17]~34_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[17]~35 .lut_mask = 16'h2320;
defparam \ID_Registers|Read_Data_2_ID[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y24_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[17]~35_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]));

// Location: LCCOMB_X45_Y24_N8
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[17]~32 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[17]~32_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ) # ((\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & 
// (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (\ID_EX_Pipeline_Stage|Read_Data_2_EX [17])))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[17]~32_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[17]~32 .lut_mask = 16'hBA98;
defparam \EX_ALU_Mux|ALU_Data_2_EX[17]~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N14
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[17]~33 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[17]~33_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[17]~32_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]) # ((!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~32_combout  & 
// (((\ID_EX_Pipeline_Stage|Instruction_EX [15] & \EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[17]~32_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[17]~33_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[17]~33 .lut_mask = 16'hACF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[17]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y27_N28
cycloneii_lcell_comb \EX_ALU|Mux9~2 (
// Equation(s):
// \EX_ALU|Mux9~2_combout  = (\EX_ALU|Mux9~1_combout  & (((\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & \EX_ALU|Mult0|auto_generated|op_1~8_combout )) # (!\EX_ALU|Mux0~0_combout ))) # (!\EX_ALU|Mux9~1_combout  & 
// (((\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & \EX_ALU|Mult0|auto_generated|op_1~8_combout ))))

	.dataa(\EX_ALU|Mux9~1_combout ),
	.datab(\EX_ALU|Mux0~0_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~8_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux9~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux9~2 .lut_mask = 16'hF222;
defparam \EX_ALU|Mux9~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y27_N29
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux9~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]));

// Location: LCFF_X42_Y24_N3
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [22]));

// Location: LCCOMB_X52_Y25_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[22] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [22] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~56_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [22])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~56_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [22]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [22]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[22] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[22] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [22]));

// Location: LCCOMB_X42_Y24_N2
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[22]~22 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [22]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [22]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [22]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [22]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[22]~22 .lut_mask = 16'hFC30;
defparam \WB_MemtoReg_Mux|Write_Data_WB[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y28_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[21]~42 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[21]~42_combout  = (\ID_Registers|Register_File_rtl_1_bypass [54] & ((\ID_Registers|Register_File~7_combout  & (\ID_Registers|Register_File_rtl_1_bypass [53])) # (!\ID_Registers|Register_File~7_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a21 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [54] & (((\ID_Registers|Register_File_rtl_1_bypass [53]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [54]),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [53]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[21]~42_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[21]~42 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[21]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[21]~43 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[21]~43_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ))) # (!\ID_Registers|Equal3~0_combout  & (\ID_Registers|Read_Data_2_ID[21]~42_combout 
// ))))

	.dataa(\ID_Registers|Equal2~1_combout ),
	.datab(\ID_Registers|Equal3~0_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[21]~42_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[21]~43_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[21]~43 .lut_mask = 16'h5410;
defparam \ID_Registers|Read_Data_2_ID[21]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y27_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[21]~43_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]));

// Location: LCCOMB_X45_Y27_N2
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[21]~24 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[21]~24_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [21])))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[21]~24_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[21]~24 .lut_mask = 16'hEE30;
defparam \EX_ALU_Mux|ALU_Data_2_EX[21]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N20
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[21]~25 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[21]~25_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[21]~24_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~24_combout  & 
// (\ID_EX_Pipeline_Stage|Instruction_EX [15])))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[21]~24_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[21]~24_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[21]~25_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[21]~25 .lut_mask = 16'hF588;
defparam \EX_ALU_Mux|ALU_Data_2_EX[21]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N30
cycloneii_lcell_comb \EX_ALU|Mux10~0 (
// Equation(s):
// \EX_ALU|Mux10~0_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux10~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]),
	.datab(\EX_Forward_A|Mux10~0_combout ),
	.datac(vcc),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux10~0 .lut_mask = 16'hCCAA;
defparam \EX_ALU|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N14
cycloneii_lcell_comb \EX_ALU|Mux10~1 (
// Equation(s):
// \EX_ALU|Mux10~1_combout  = (\EX_ALU|Mux31~0_combout  & ((\EX_ALU|Mux23~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[21]~25_combout ) # (\EX_ALU|Mux10~0_combout ))) # (!\EX_ALU|Mux23~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[21]~25_combout  & 
// \EX_ALU|Mux10~0_combout )))) # (!\EX_ALU|Mux31~0_combout  & (\EX_ALU|Mux23~1_combout ))

	.dataa(\EX_ALU|Mux31~0_combout ),
	.datab(\EX_ALU|Mux23~1_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[21]~25_combout ),
	.datad(\EX_ALU|Mux10~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux10~1 .lut_mask = 16'hECC4;
defparam \EX_ALU|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N0
cycloneii_lcell_comb \EX_ALU|Mux10~2 (
// Equation(s):
// \EX_ALU|Mux10~2_combout  = (\EX_ALU|Mux31~0_combout  & (((\EX_ALU|Mux10~1_combout )))) # (!\EX_ALU|Mux31~0_combout  & ((\EX_ALU|Mux10~1_combout  & ((\EX_ALU|Add1~42_combout ))) # (!\EX_ALU|Mux10~1_combout  & (\EX_ALU|Add0~42_combout ))))

	.dataa(\EX_ALU|Mux31~0_combout ),
	.datab(\EX_ALU|Add0~42_combout ),
	.datac(\EX_ALU|Mux10~1_combout ),
	.datad(\EX_ALU|Add1~42_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux10~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux10~2 .lut_mask = 16'hF4A4;
defparam \EX_ALU|Mux10~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N30
cycloneii_lcell_comb \EX_ALU|Mux10~3 (
// Equation(s):
// \EX_ALU|Mux10~3_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~6_combout ) # ((\EX_ALU|Mux10~2_combout  & !\EX_ALU|Mux0~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & 
// (\EX_ALU|Mux10~2_combout  & ((!\EX_ALU|Mux0~0_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(\EX_ALU|Mux10~2_combout ),
	.datac(\EX_ALU|Mult0|auto_generated|op_1~6_combout ),
	.datad(\EX_ALU|Mux0~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux10~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux10~3 .lut_mask = 16'hA0EC;
defparam \EX_ALU|Mux10~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y24_N31
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux10~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]));

// Location: LCFF_X42_Y27_N9
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [21]));

// Location: LCCOMB_X42_Y27_N8
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[21]~21 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [21])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [21])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [21]),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [21]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[21]~21 .lut_mask = 16'hAAF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N14
cycloneii_lcell_comb \EX_Forward_A|Mux10~0 (
// Equation(s):
// \EX_Forward_A|Mux10~0_combout  = (\Hazard_Handling_Unit|ForwardC~1_combout  & ((\Hazard_Handling_Unit|Equal3~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21])) # (!\Hazard_Handling_Unit|Equal3~2_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ))))) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[21]~21_combout ),
	.datac(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.datad(\Hazard_Handling_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux10~0 .lut_mask = 16'hACCC;
defparam \EX_Forward_A|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N16
cycloneii_lcell_comb \EX_Forward_A|Mux10~1 (
// Equation(s):
// \EX_Forward_A|Mux10~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux10~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [21]),
	.datab(vcc),
	.datac(\EX_Forward_A|Mux10~0_combout ),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux10~1 .lut_mask = 16'hF0AA;
defparam \EX_Forward_A|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N24
cycloneii_lcell_comb \EX_ALU|Mux11~2 (
// Equation(s):
// \EX_ALU|Mux11~2_combout  = (\EX_ALU|Mux0~0_combout  & (((\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & \EX_ALU|Mult0|auto_generated|op_1~4_combout )))) # (!\EX_ALU|Mux0~0_combout  & ((\EX_ALU|Mux11~1_combout ) # 
// ((\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & \EX_ALU|Mult0|auto_generated|op_1~4_combout ))))

	.dataa(\EX_ALU|Mux0~0_combout ),
	.datab(\EX_ALU|Mux11~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~4_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux11~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux11~2 .lut_mask = 16'hF444;
defparam \EX_ALU|Mux11~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y24_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux11~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]));

// Location: LCFF_X42_Y27_N31
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [20]));

// Location: LCCOMB_X47_Y24_N22
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~51 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~51_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [62] & (((!\MEM_Data_Memory|Data_Memory~4_combout ) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [62]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory~4_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~51_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~51 .lut_mask = 16'h2AAA;
defparam \MEM_Data_Memory|Read_Data_MEM~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y27_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [20]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [20]));

// Location: LCCOMB_X42_Y27_N18
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[20]~20 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[20]~20_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [20])) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [20])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [20]),
	.datab(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [20]),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[20]~20 .lut_mask = 16'hB8B8;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X51_Y27_N9
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[61] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[20]~20_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [61]));

// Location: LCFF_X50_Y27_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [21]));

// Location: LCFF_X51_Y26_N21
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[63] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[21]~21_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [63]));

// Location: LCFF_X42_Y24_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[22] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [22]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [22]));

// Location: LCCOMB_X42_Y24_N22
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[22]~22 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[22]~22_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [22])) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [22])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [22]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [22]),
	.datad(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[22]~22 .lut_mask = 16'hCCF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y26_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~54 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~54_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~53_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21 ))) # (!\MEM_Data_Memory|Read_Data_MEM~53_combout  
// & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [63]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~53_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [63]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a21 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~54_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~54 .lut_mask = 16'h3210;
defparam \MEM_Data_Memory|Read_Data_MEM~54 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N10
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[21] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [21] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM~54_combout ))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM [21]))

	.dataa(\MEM_Data_Memory|Read_Data_MEM [21]),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM~54_combout ),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [21]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[21] .lut_mask = 16'hF0AA;
defparam \MEM_Data_Memory|Read_Data_MEM[21] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y27_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [21]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [21]));

// Location: LCCOMB_X50_Y27_N18
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[21]~21 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[21]~21_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [21]))) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [21]))

	.dataa(vcc),
	.datab(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [21]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [21]),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[21]~21 .lut_mask = 16'hFC30;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y27_N8
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~52 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~52_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~51_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20~portbdataout ))) # 
// (!\MEM_Data_Memory|Read_Data_MEM~51_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [61]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~51_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [61]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a20~portbdataout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~52_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~52 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N24
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[20] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [20] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~52_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [20])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~52_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [20]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [20]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[20] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[20] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N20
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[20]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[20]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [20]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [20]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[20]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y27_N21
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [20]));

// Location: LCCOMB_X42_Y27_N28
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[20]~20 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [20]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [20]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [20]),
	.datac(\MEM_WB_Pipeline_Stage|Read_Data_WB [20]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[20]~20 .lut_mask = 16'hF0CC;
defparam \WB_MemtoReg_Mux|Write_Data_WB[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[15]~26 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[15]~26_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [41])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [42] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a15 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [42] & (\ID_Registers|Register_File_rtl_1_bypass [41]))))

	.dataa(\ID_Registers|Register_File~7_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [42]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [41]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[15]~26 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[15]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[15]~27 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[15]~27_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[15]~13_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[15]~26_combout 
// )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[15]~13_combout ),
	.datab(\ID_Registers|Equal3~0_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[15]~26_combout ),
	.datad(\ID_Registers|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[15]~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[15]~27 .lut_mask = 16'h00B8;
defparam \ID_Registers|Read_Data_2_ID[15]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N24
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_2_EX[15]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_2_EX[15]~feeder_combout  = \ID_Registers|Read_Data_2_ID[15]~27_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[15]~27_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_2_EX[15]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[15]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[15]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX[15]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]));

// Location: LCCOMB_X45_Y24_N16
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[15]~36 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[15]~13_combout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [15])))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[15]~13_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[15]~36 .lut_mask = 16'hFA0C;
defparam \EX_ALU_Mux|ALU_Data_2_EX[15]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y24_N30
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[15]~37 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout  & 
// (\ID_EX_Pipeline_Stage|Instruction_EX [15] & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[15]~36_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[15]~37 .lut_mask = 16'hCAF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[15]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N2
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[50]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[50] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[50]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [50]));

// Location: LCFF_X47_Y28_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[49] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [49]));

// Location: LCCOMB_X47_Y28_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[19]~38 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[19]~38_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [49])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [50] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a19 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [50] & (\ID_Registers|Register_File_rtl_0_bypass [49]))))

	.dataa(\ID_Registers|Register_File~3_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [50]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [49]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[19]~38 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[19]~77 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[19]~77_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[19]~38_combout 
// )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[19]~38_combout ),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[19]~77_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[19]~77 .lut_mask = 16'h0A0C;
defparam \ID_Registers|Read_Data_1_ID[19]~77 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[19]~77_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]));

// Location: LCCOMB_X48_Y28_N20
cycloneii_lcell_comb \EX_ALU|Mux12~0 (
// Equation(s):
// \EX_ALU|Mux12~0_combout  = (\EX_Forward_A|Mux24~0_combout  & (\EX_Forward_A|Mux12~0_combout )) # (!\EX_Forward_A|Mux24~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [19])))

	.dataa(\EX_Forward_A|Mux12~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [19]),
	.datac(vcc),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux12~0 .lut_mask = 16'hAACC;
defparam \EX_ALU|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N18
cycloneii_lcell_comb \EX_ALU|Mux12~1 (
// Equation(s):
// \EX_ALU|Mux12~1_combout  = (\EX_ALU|Mux31~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[19]~29_combout  & ((\EX_ALU|Mux23~1_combout ) # (\EX_ALU|Mux12~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~29_combout  & (\EX_ALU|Mux23~1_combout  & 
// \EX_ALU|Mux12~0_combout )))) # (!\EX_ALU|Mux31~0_combout  & (((\EX_ALU|Mux23~1_combout ))))

	.dataa(\EX_ALU|Mux31~0_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[19]~29_combout ),
	.datac(\EX_ALU|Mux23~1_combout ),
	.datad(\EX_ALU|Mux12~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux12~1 .lut_mask = 16'hF8D0;
defparam \EX_ALU|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N12
cycloneii_lcell_comb \EX_ALU|Mux12~2 (
// Equation(s):
// \EX_ALU|Mux12~2_combout  = (\EX_ALU|Mux31~0_combout  & (\EX_ALU|Mux12~1_combout )) # (!\EX_ALU|Mux31~0_combout  & ((\EX_ALU|Mux12~1_combout  & (\EX_ALU|Add1~38_combout )) # (!\EX_ALU|Mux12~1_combout  & ((\EX_ALU|Add0~38_combout )))))

	.dataa(\EX_ALU|Mux31~0_combout ),
	.datab(\EX_ALU|Mux12~1_combout ),
	.datac(\EX_ALU|Add1~38_combout ),
	.datad(\EX_ALU|Add0~38_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux12~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux12~2 .lut_mask = 16'hD9C8;
defparam \EX_ALU|Mux12~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N6
cycloneii_lcell_comb \EX_ALU|Mux12~3 (
// Equation(s):
// \EX_ALU|Mux12~3_combout  = (\EX_ALU|Mux0~0_combout  & (\EX_ALU|Mult0|auto_generated|op_1~2_combout  & (\EX_ALU_Control|ALU_Control_EX[3]~2_combout ))) # (!\EX_ALU|Mux0~0_combout  & ((\EX_ALU|Mux12~2_combout ) # 
// ((\EX_ALU|Mult0|auto_generated|op_1~2_combout  & \EX_ALU_Control|ALU_Control_EX[3]~2_combout ))))

	.dataa(\EX_ALU|Mux0~0_combout ),
	.datab(\EX_ALU|Mult0|auto_generated|op_1~2_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datad(\EX_ALU|Mux12~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux12~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux12~3 .lut_mask = 16'hD5C0;
defparam \EX_ALU|Mux12~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y24_N7
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux12~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]));

// Location: LCFF_X47_Y28_N7
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [19]));

// Location: LCCOMB_X47_Y28_N6
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[19]~19 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [19])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [19])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [19]),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [19]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[19]~19 .lut_mask = 16'hAAF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[7]~10 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[7]~10_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [25])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [26] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a7 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [26] & (\ID_Registers|Register_File_rtl_1_bypass [25]))))

	.dataa(\ID_Registers|Register_File~7_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [26]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [25]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[7]~10 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[7]~11 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[7]~11_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[7]~5_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[7]~10_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[7]~5_combout ),
	.datab(\ID_Registers|Equal2~1_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[7]~10_combout ),
	.datad(\ID_Registers|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[7]~11 .lut_mask = 16'h2230;
defparam \ID_Registers|Read_Data_2_ID[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[7]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]));

// Location: LCCOMB_X45_Y25_N26
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[7]~52 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[7]~52_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[7]~5_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & 
// (((\ID_EX_Pipeline_Stage|Read_Data_2_EX [7] & !\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[7]~5_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[7]~52_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[7]~52 .lut_mask = 16'hAAD8;
defparam \EX_ALU_Mux|ALU_Data_2_EX[7]~52 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N2
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[7]~53 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[7]~53_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[7]~52_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7])) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~52_combout  & 
// ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [7]))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[7]~52_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [7]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[7]~52_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[7]~53_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[7]~53 .lut_mask = 16'hBBC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[7]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[45] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [45]));

// Location: LCCOMB_X44_Y27_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[17]~34 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[17]~34_combout  = (\ID_Registers|Register_File_rtl_0_bypass [46] & ((\ID_Registers|Register_File~3_combout  & (\ID_Registers|Register_File_rtl_0_bypass [45])) # (!\ID_Registers|Register_File~3_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a17 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [46] & (((\ID_Registers|Register_File_rtl_0_bypass [45]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [46]),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [45]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a17 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[17]~34_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[17]~34 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[17]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[17]~79 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[17]~79_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ))) # (!\ID_Registers|Equal1~0_combout  & (\ID_Registers|Read_Data_1_ID[17]~34_combout 
// ))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\ID_Registers|Read_Data_1_ID[17]~34_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[17]~79_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[17]~79 .lut_mask = 16'h5044;
defparam \ID_Registers|Read_Data_1_ID[17]~79 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[17]~79_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]));

// Location: LCCOMB_X44_Y27_N20
cycloneii_lcell_comb \EX_ALU|Mux14~0 (
// Equation(s):
// \EX_ALU|Mux14~0_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux14~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]))

	.dataa(\EX_Forward_A|Mux24~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [17]),
	.datac(vcc),
	.datad(\EX_Forward_A|Mux14~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux14~0 .lut_mask = 16'hEE44;
defparam \EX_ALU|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N30
cycloneii_lcell_comb \EX_ALU|Mux14~1 (
// Equation(s):
// \EX_ALU|Mux14~1_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[17]~33_combout  & ((\EX_ALU|Mux23~1_combout ) # ((\EX_ALU|Mux31~0_combout  & \EX_ALU|Mux14~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~33_combout  & (\EX_ALU|Mux23~1_combout  & 
// ((\EX_ALU|Mux14~0_combout ) # (!\EX_ALU|Mux31~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[17]~33_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_ALU|Mux14~0_combout ),
	.datad(\EX_ALU|Mux23~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux14~1 .lut_mask = 16'hFB80;
defparam \EX_ALU|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N12
cycloneii_lcell_comb \EX_ALU|Mux14~2 (
// Equation(s):
// \EX_ALU|Mux14~2_combout  = (\EX_ALU|Mux14~1_combout  & ((\EX_ALU|Add1~34_combout ) # ((\EX_ALU|Mux31~0_combout )))) # (!\EX_ALU|Mux14~1_combout  & (((!\EX_ALU|Mux31~0_combout  & \EX_ALU|Add0~34_combout ))))

	.dataa(\EX_ALU|Add1~34_combout ),
	.datab(\EX_ALU|Mux14~1_combout ),
	.datac(\EX_ALU|Mux31~0_combout ),
	.datad(\EX_ALU|Add0~34_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux14~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux14~2 .lut_mask = 16'hCBC8;
defparam \EX_ALU|Mux14~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N16
cycloneii_lcell_comb \EX_ALU|Mux14~3 (
// Equation(s):
// \EX_ALU|Mux14~3_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|w569w [17]) # ((!\EX_ALU|Mux0~0_combout  & \EX_ALU|Mux14~2_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (!\EX_ALU|Mux0~0_combout  
// & ((\EX_ALU|Mux14~2_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(\EX_ALU|Mux0~0_combout ),
	.datac(\EX_ALU|Mult0|auto_generated|w569w [17]),
	.datad(\EX_ALU|Mux14~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux14~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux14~3 .lut_mask = 16'hB3A0;
defparam \EX_ALU|Mux14~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux14~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]));

// Location: LCFF_X41_Y29_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [17]));

// Location: LCCOMB_X41_Y29_N24
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[17]~17 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [17]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [17]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [17]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [17]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[17]~17 .lut_mask = 16'hFC30;
defparam \WB_MemtoReg_Mux|Write_Data_WB[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[18]~36 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[18]~36_combout  = (\ID_Registers|Register_File_rtl_0_bypass [48] & ((\ID_Registers|Register_File~3_combout  & (\ID_Registers|Register_File_rtl_0_bypass [47])) # (!\ID_Registers|Register_File~3_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a18 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [48] & (((\ID_Registers|Register_File_rtl_0_bypass [47]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [48]),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [47]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[18]~36 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[18]~78 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[18]~78_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[18]~36_combout 
// )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[18]~36_combout ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[18]~78_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[18]~78 .lut_mask = 16'h2230;
defparam \ID_Registers|Read_Data_1_ID[18]~78 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[18]~78_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]));

// Location: LCCOMB_X42_Y26_N16
cycloneii_lcell_comb \EX_Forward_A|Mux13~0 (
// Equation(s):
// \EX_Forward_A|Mux13~0_combout  = (\Hazard_Handling_Unit|ForwardC~1_combout  & ((\Hazard_Handling_Unit|Equal3~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18])) # (!\Hazard_Handling_Unit|Equal3~2_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ))))) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.datab(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datad(\Hazard_Handling_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux13~0 .lut_mask = 16'hB8F0;
defparam \EX_Forward_A|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N24
cycloneii_lcell_comb \EX_Forward_A|Mux13~1 (
// Equation(s):
// \EX_Forward_A|Mux13~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux13~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [18]),
	.datac(\EX_Forward_A|Mux13~0_combout ),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux13~1 .lut_mask = 16'hF0CC;
defparam \EX_Forward_A|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N22
cycloneii_lcell_comb \EX_ALU|Mux13~0 (
// Equation(s):
// \EX_ALU|Mux13~0_combout  = (\EX_ALU|Mux31~0_combout  & ((\EX_Forward_A|Mux13~1_combout  & ((\EX_ALU|Mux23~1_combout ) # (\EX_ALU_Mux|ALU_Data_2_EX[18]~31_combout ))) # (!\EX_Forward_A|Mux13~1_combout  & (\EX_ALU|Mux23~1_combout  & 
// \EX_ALU_Mux|ALU_Data_2_EX[18]~31_combout )))) # (!\EX_ALU|Mux31~0_combout  & (((\EX_ALU|Mux23~1_combout ))))

	.dataa(\EX_ALU|Mux31~0_combout ),
	.datab(\EX_Forward_A|Mux13~1_combout ),
	.datac(\EX_ALU|Mux23~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[18]~31_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux13~0 .lut_mask = 16'hF8D0;
defparam \EX_ALU|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N28
cycloneii_lcell_comb \EX_ALU|Mux13~1 (
// Equation(s):
// \EX_ALU|Mux13~1_combout  = (\EX_ALU|Mux31~0_combout  & (\EX_ALU|Mux13~0_combout )) # (!\EX_ALU|Mux31~0_combout  & ((\EX_ALU|Mux13~0_combout  & (\EX_ALU|Add1~36_combout )) # (!\EX_ALU|Mux13~0_combout  & ((\EX_ALU|Add0~36_combout )))))

	.dataa(\EX_ALU|Mux31~0_combout ),
	.datab(\EX_ALU|Mux13~0_combout ),
	.datac(\EX_ALU|Add1~36_combout ),
	.datad(\EX_ALU|Add0~36_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux13~1 .lut_mask = 16'hD9C8;
defparam \EX_ALU|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N4
cycloneii_lcell_comb \EX_ALU|Mux13~2 (
// Equation(s):
// \EX_ALU|Mux13~2_combout  = (\EX_ALU|Mux0~0_combout  & (((\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & \EX_ALU|Mult0|auto_generated|op_1~0_combout )))) # (!\EX_ALU|Mux0~0_combout  & ((\EX_ALU|Mux13~1_combout ) # 
// ((\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & \EX_ALU|Mult0|auto_generated|op_1~0_combout ))))

	.dataa(\EX_ALU|Mux0~0_combout ),
	.datab(\EX_ALU|Mux13~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux13~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux13~2 .lut_mask = 16'hF444;
defparam \EX_ALU|Mux13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y24_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux13~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]));

// Location: LCFF_X41_Y29_N9
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [18]));

// Location: LCCOMB_X41_Y29_N8
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[18]~18 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [18])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [18])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [18]),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [18]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[18]~18 .lut_mask = 16'hAAF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N22
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[48]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[48]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[48]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[48]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[48]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[48] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[48]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [48]));

// Location: LCFF_X38_Y26_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[47] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [47]));

// Location: LCCOMB_X38_Y26_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[18]~36 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[18]~36_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [47])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [48] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a18 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [48] & (\ID_Registers|Register_File_rtl_1_bypass [47]))))

	.dataa(\ID_Registers|Register_File~7_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [48]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [47]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a18 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[18]~36_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[18]~36 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[18]~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[18]~37 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[18]~37_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[18]~36_combout 
// )))))

	.dataa(\ID_Registers|Equal2~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[18]~36_combout ),
	.datad(\ID_Registers|Equal3~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[18]~37 .lut_mask = 16'h4450;
defparam \ID_Registers|Read_Data_2_ID[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N2
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~feeder_combout  = \ID_Registers|Read_Data_2_ID[18]~37_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[18]~37_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]));

// Location: LCFF_X44_Y29_N11
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [18]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [18]));

// Location: LCCOMB_X44_Y29_N10
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[18]~18 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[18]~18_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [18])) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [18])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [18]),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [18]),
	.datad(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[18]~18 .lut_mask = 16'hAAF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N8
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[50]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[50]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N9
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[50] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[50]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [50]));

// Location: LCFF_X47_Y28_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[49] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [49]));

// Location: LCCOMB_X47_Y28_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[19]~38 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[19]~38_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [49])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [50] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a19 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [50] & (\ID_Registers|Register_File_rtl_1_bypass [49]))))

	.dataa(\ID_Registers|Register_File~7_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [50]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [49]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[19]~38_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[19]~38 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[19]~38 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[19]~39 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[19]~39_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[19]~38_combout 
// )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.datab(\ID_Registers|Read_Data_2_ID[19]~38_combout ),
	.datac(\ID_Registers|Equal3~0_combout ),
	.datad(\ID_Registers|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[19]~39 .lut_mask = 16'h00AC;
defparam \ID_Registers|Read_Data_2_ID[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N17
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[19]~39_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]));

// Location: LCFF_X48_Y28_N31
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [19]));

// Location: LCFF_X51_Y28_N1
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[59] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[19]~19_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [59]));

// Location: LCCOMB_X51_Y28_N0
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~50 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~50_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~49_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19 ))) # (!\MEM_Data_Memory|Read_Data_MEM~49_combout  
// & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [59]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~49_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [59]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a19 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~50_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~50 .lut_mask = 16'h3210;
defparam \MEM_Data_Memory|Read_Data_MEM~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[19] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [19] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~50_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [19])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~50_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [19]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [19]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[19] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[19] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N21
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [19]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [19]));

// Location: LCCOMB_X48_Y28_N30
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[19]~19 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[19]~19_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [19]))) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [19]))

	.dataa(vcc),
	.datab(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [19]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [19]),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[19]~19 .lut_mask = 16'hFC30;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N25
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[55] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[17]~17_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [55]));

// Location: LCCOMB_X43_Y29_N24
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~46 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~46_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~45_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17 )) # (!\MEM_Data_Memory|Read_Data_MEM~45_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [55])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~45_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a17 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [55]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~46_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~46 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~46 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N28
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[17] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [17] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM~46_combout ))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM [17]))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM [17]),
	.datac(\MEM_Data_Memory|Read_Data_MEM~46_combout ),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [17]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[17] .lut_mask = 16'hF0CC;
defparam \MEM_Data_Memory|Read_Data_MEM[17] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N22
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[17]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[17]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [17]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [17]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[17]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[17]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[17]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y29_N23
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[17]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [17]));

// Location: LCFF_X43_Y29_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [17]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [17]));

// Location: LCCOMB_X43_Y29_N16
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[17]~17 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[17]~17_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [17])) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [17])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [17]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [17]),
	.datad(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[17]~17 .lut_mask = 16'hCCF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y28_N12
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~44 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~44_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~43_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16~portbdataout ))) # 
// (!\MEM_Data_Memory|Read_Data_MEM~43_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [53]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~43_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [53]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a16~portbdataout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~44_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~44 .lut_mask = 16'h3210;
defparam \MEM_Data_Memory|Read_Data_MEM~44 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N8
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[16] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [16] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~44_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [16])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~44_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [16]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [16]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[16] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[16] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N2
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[16]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[16]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [16]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [16]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[16]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y25_N3
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [16]));

// Location: LCCOMB_X42_Y25_N24
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[16]~16 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [16]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [16]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [16]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [16]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[16]~16 .lut_mask = 16'hFC30;
defparam \WB_MemtoReg_Mux|Write_Data_WB[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[16]~33 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[16]~33_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ))) # (!\ID_Registers|Equal3~0_combout  & (\ID_Registers|Read_Data_2_ID[16]~32_combout 
// ))))

	.dataa(\ID_Registers|Read_Data_2_ID[16]~32_combout ),
	.datab(\ID_Registers|Equal3~0_combout ),
	.datac(\ID_Registers|Equal2~1_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[16]~33_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[16]~33 .lut_mask = 16'h0E02;
defparam \ID_Registers|Read_Data_2_ID[16]~33 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[16]~33_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]));

// Location: LCCOMB_X45_Y28_N30
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[16]~34 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[16]~34_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & 
// (\ID_EX_Pipeline_Stage|Instruction_EX [15])) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [16])))))

	.dataa(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [16]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[16]~34_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[16]~34 .lut_mask = 16'hEE30;
defparam \EX_ALU_Mux|ALU_Data_2_EX[16]~34 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N28
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[16]~35 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~34_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~34_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[16]~34_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~34_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[16]~35 .lut_mask = 16'hCFA0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[16]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N20
cycloneii_lcell_comb \EX_ALU|Mux15~0 (
// Equation(s):
// \EX_ALU|Mux15~0_combout  = (\EX_ALU|Mux31~0_combout  & ((\EX_ALU|Mux23~1_combout  & ((\EX_Forward_A|Mux15~1_combout ) # (\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout ))) # (!\EX_ALU|Mux23~1_combout  & (\EX_Forward_A|Mux15~1_combout  & 
// \EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout )))) # (!\EX_ALU|Mux31~0_combout  & (\EX_ALU|Mux23~1_combout ))

	.dataa(\EX_ALU|Mux31~0_combout ),
	.datab(\EX_ALU|Mux23~1_combout ),
	.datac(\EX_Forward_A|Mux15~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux15~0 .lut_mask = 16'hECC4;
defparam \EX_ALU|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N22
cycloneii_lcell_comb \EX_ALU|Mux15~1 (
// Equation(s):
// \EX_ALU|Mux15~1_combout  = (\EX_ALU|Mux31~0_combout  & (((\EX_ALU|Mux15~0_combout )))) # (!\EX_ALU|Mux31~0_combout  & ((\EX_ALU|Mux15~0_combout  & (\EX_ALU|Add1~32_combout )) # (!\EX_ALU|Mux15~0_combout  & ((\EX_ALU|Add0~32_combout )))))

	.dataa(\EX_ALU|Mux31~0_combout ),
	.datab(\EX_ALU|Add1~32_combout ),
	.datac(\EX_ALU|Mux15~0_combout ),
	.datad(\EX_ALU|Add0~32_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux15~1 .lut_mask = 16'hE5E0;
defparam \EX_ALU|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N18
cycloneii_lcell_comb \EX_ALU|Mux15~2 (
// Equation(s):
// \EX_ALU|Mux15~2_combout  = (\EX_ALU|Mult0|auto_generated|w569w [16] & ((\EX_ALU_Control|ALU_Control_EX[3]~2_combout ) # ((!\EX_ALU|Mux0~0_combout  & \EX_ALU|Mux15~1_combout )))) # (!\EX_ALU|Mult0|auto_generated|w569w [16] & (!\EX_ALU|Mux0~0_combout  & 
// ((\EX_ALU|Mux15~1_combout ))))

	.dataa(\EX_ALU|Mult0|auto_generated|w569w [16]),
	.datab(\EX_ALU|Mux0~0_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datad(\EX_ALU|Mux15~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux15~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux15~2 .lut_mask = 16'hB3A0;
defparam \EX_ALU|Mux15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux15~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]));

// Location: LCCOMB_X42_Y25_N28
cycloneii_lcell_comb \EX_Forward_A|Mux15~0 (
// Equation(s):
// \EX_Forward_A|Mux15~0_combout  = (\Hazard_Handling_Unit|ForwardC~1_combout  & ((\Hazard_Handling_Unit|Equal3~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout )))) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[16]~16_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.datac(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.datad(\Hazard_Handling_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux15~0 .lut_mask = 16'hCAAA;
defparam \EX_Forward_A|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N26
cycloneii_lcell_comb \EX_Forward_A|Mux15~1 (
// Equation(s):
// \EX_Forward_A|Mux15~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux15~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [16]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [16]),
	.datab(\EX_Forward_A|Mux15~0_combout ),
	.datac(vcc),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux15~1 .lut_mask = 16'hCCAA;
defparam \EX_Forward_A|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N24
cycloneii_lcell_comb \EX_ALU|Mux16~3 (
// Equation(s):
// \EX_ALU|Mux16~3_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|w569w [15]) # ((!\EX_ALU|Mux0~0_combout  & \EX_ALU|Mux16~2_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (!\EX_ALU|Mux0~0_combout  
// & (\EX_ALU|Mux16~2_combout )))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(\EX_ALU|Mux0~0_combout ),
	.datac(\EX_ALU|Mux16~2_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|w569w [15]),
	.cin(gnd),
	.combout(\EX_ALU|Mux16~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux16~3 .lut_mask = 16'hBA30;
defparam \EX_ALU|Mux16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y26_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux16~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]));

// Location: LCFF_X39_Y24_N7
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [15]));

// Location: LCCOMB_X39_Y24_N6
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[15]~13 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[15]~13_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [15])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [15])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [15]),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [15]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[15]~13 .lut_mask = 16'hAAF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y24_N27
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[41] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[15]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [41]));

// Location: LCCOMB_X39_Y24_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[15]~26 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[15]~26_combout  = (\ID_Registers|Register_File_rtl_0_bypass [42] & ((\ID_Registers|Register_File~3_combout  & (\ID_Registers|Register_File_rtl_0_bypass [41])) # (!\ID_Registers|Register_File~3_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a15 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [42] & (((\ID_Registers|Register_File_rtl_0_bypass [41]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [42]),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [41]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a15 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[15]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[15]~26 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[15]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[15]~81 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[15]~81_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[15]~13_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[15]~26_combout 
// )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[15]~13_combout ),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[15]~26_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[15]~81_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[15]~81 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_1_ID[15]~81 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y26_N21
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[15]~81_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]));

// Location: LCCOMB_X45_Y26_N28
cycloneii_lcell_comb \EX_Forward_A|Mux16~1 (
// Equation(s):
// \EX_Forward_A|Mux16~1_combout  = (\EX_Forward_A|Mux24~0_combout  & (\EX_Forward_A|Mux16~0_combout )) # (!\EX_Forward_A|Mux24~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [15])))

	.dataa(\EX_Forward_A|Mux16~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [15]),
	.datac(\EX_Forward_A|Mux24~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux16~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux16~1 .lut_mask = 16'hACAC;
defparam \EX_Forward_A|Mux16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N28
cycloneii_lcell_comb \EX_ALU|Mux19~2 (
// Equation(s):
// \EX_ALU|Mux19~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|w569w [12]) # ((!\EX_ALU|Mux0~0_combout  & \EX_ALU|Mux19~1_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (!\EX_ALU|Mux0~0_combout  
// & (\EX_ALU|Mux19~1_combout )))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(\EX_ALU|Mux0~0_combout ),
	.datac(\EX_ALU|Mux19~1_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|w569w [12]),
	.cin(gnd),
	.combout(\EX_ALU|Mux19~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux19~2 .lut_mask = 16'hBA30;
defparam \EX_ALU|Mux19~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N29
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux19~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]));

// Location: LCCOMB_X45_Y25_N20
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[12]~42 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[12]~42_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\ID_EX_Pipeline_Stage|Instruction_EX [12]) # (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & 
// (\ID_EX_Pipeline_Stage|Read_Data_2_EX [12] & ((!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ))))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_2_EX [12]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Instruction_EX [12]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[12]~42_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[12]~42 .lut_mask = 16'hCCE2;
defparam \EX_ALU_Mux|ALU_Data_2_EX[12]~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N18
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[12]~43 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[12]~43_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[12]~42_combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[12]~42_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[12]~10_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[12]~10_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[12]~42_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[12]~43_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[12]~43 .lut_mask = 16'hCAF0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[12]~43 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y25_N26
cycloneii_lcell_comb \EX_ALU|Add1~26 (
// Equation(s):
// \EX_ALU|Add1~26_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[13]~41_combout  & ((\EX_Forward_A|Mux18~1_combout  & (!\EX_ALU|Add1~25 )) # (!\EX_Forward_A|Mux18~1_combout  & ((\EX_ALU|Add1~25 ) # (GND))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~41_combout  & 
// ((\EX_Forward_A|Mux18~1_combout  & (\EX_ALU|Add1~25  & VCC)) # (!\EX_Forward_A|Mux18~1_combout  & (!\EX_ALU|Add1~25 ))))
// \EX_ALU|Add1~27  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[13]~41_combout  & ((!\EX_ALU|Add1~25 ) # (!\EX_Forward_A|Mux18~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~41_combout  & (!\EX_Forward_A|Mux18~1_combout  & !\EX_ALU|Add1~25 )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[13]~41_combout ),
	.datab(\EX_Forward_A|Mux18~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add1~25 ),
	.combout(\EX_ALU|Add1~26_combout ),
	.cout(\EX_ALU|Add1~27 ));
// synopsys translate_off
defparam \EX_ALU|Add1~26 .lut_mask = 16'h692B;
defparam \EX_ALU|Add1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N30
cycloneii_lcell_comb \EX_ALU|Mux17~1 (
// Equation(s):
// \EX_ALU|Mux17~1_combout  = (\EX_ALU|Mux17~0_combout  & ((\EX_ALU|Add1~28_combout ) # ((\EX_ALU|Mux31~0_combout )))) # (!\EX_ALU|Mux17~0_combout  & (((\EX_ALU|Add0~28_combout  & !\EX_ALU|Mux31~0_combout ))))

	.dataa(\EX_ALU|Mux17~0_combout ),
	.datab(\EX_ALU|Add1~28_combout ),
	.datac(\EX_ALU|Add0~28_combout ),
	.datad(\EX_ALU|Mux31~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux17~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux17~1 .lut_mask = 16'hAAD8;
defparam \EX_ALU|Mux17~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N16
cycloneii_lcell_comb \EX_ALU|Mux17~2 (
// Equation(s):
// \EX_ALU|Mux17~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|w569w [14]) # ((\EX_ALU|Mux17~1_combout  & !\EX_ALU|Mux0~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux17~1_combout  
// & (!\EX_ALU|Mux0~0_combout )))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(\EX_ALU|Mux17~1_combout ),
	.datac(\EX_ALU|Mux0~0_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|w569w [14]),
	.cin(gnd),
	.combout(\EX_ALU|Mux17~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux17~2 .lut_mask = 16'hAE0C;
defparam \EX_ALU|Mux17~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux17~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]));

// Location: LCFF_X39_Y25_N23
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [14]));

// Location: LCCOMB_X52_Y25_N24
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X52_Y25_N25
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[50] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[50]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [50]));

// Location: LCCOMB_X52_Y25_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~35 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~35_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [50] & (((!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory~4_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory~4_combout ),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [50]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~35_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~35 .lut_mask = 16'h70F0;
defparam \MEM_Data_Memory|Read_Data_MEM~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N30
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[40]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[40]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[40]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[40]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[40]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y30_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[40] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[40]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [40]));

// Location: LCFF_X41_Y30_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[39] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[14]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [39]));

// Location: LCCOMB_X41_Y30_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[14]~24 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[14]~24_combout  = (\ID_Registers|Register_File_rtl_1_bypass [40] & ((\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [39]))) # (!\ID_Registers|Register_File~7_combout  & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a14 )))) # (!\ID_Registers|Register_File_rtl_1_bypass [40] & (((\ID_Registers|Register_File_rtl_1_bypass [39]))))

	.dataa(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a14 ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [40]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [39]),
	.datad(\ID_Registers|Register_File~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[14]~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[14]~24 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_2_ID[14]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[14]~25 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[14]~25_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[14]~12_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[14]~24_combout 
// )))))

	.dataa(\ID_Registers|Equal3~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[14]~12_combout ),
	.datac(\ID_Registers|Equal2~1_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[14]~24_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[14]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[14]~25 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_2_ID[14]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y28_N14
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_2_EX[14]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_2_EX[14]~feeder_combout  = \ID_Registers|Read_Data_2_ID[14]~25_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[14]~25_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_2_EX[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[14]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y28_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [14]));

// Location: LCFF_X38_Y25_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [14]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [14]));

// Location: LCCOMB_X38_Y25_N20
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[14]~12 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[14]~12_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [14])) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [14])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [14]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [14]),
	.datad(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[14]~12 .lut_mask = 16'hCCF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N31
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[49] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[14]~12_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [49]));

// Location: LCCOMB_X38_Y25_N30
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~36 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~36_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~35_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14 )) # (!\MEM_Data_Memory|Read_Data_MEM~35_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [49])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a14 ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~35_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [49]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~36_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~36 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM~36 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[14] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [14] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM~36_combout ))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM [14]))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM [14]),
	.datac(\MEM_Data_Memory|Read_Data_MEM~36_combout ),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [14]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[14] .lut_mask = 16'hF0CC;
defparam \MEM_Data_Memory|Read_Data_MEM[14] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N0
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [14]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [14]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y25_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[14] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[14]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [14]));

// Location: LCCOMB_X39_Y25_N22
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[14]~12 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[14]~12_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [14]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [14]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [14]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [14]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[14]~12_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[14]~12 .lut_mask = 16'hFC30;
defparam \WB_MemtoReg_Mux|Write_Data_WB[14]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[13]~22 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[13]~22_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [37])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [38] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a13 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [38] & (\ID_Registers|Register_File_rtl_0_bypass [37]))))

	.dataa(\ID_Registers|Register_File~3_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [38]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [37]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[13]~22 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[13]~83 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[13]~83_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[13]~11_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[13]~22_combout 
// )))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[13]~11_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[13]~22_combout ),
	.datad(\ID_Registers|Equal1~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[13]~83_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[13]~83 .lut_mask = 16'h4450;
defparam \ID_Registers|Read_Data_1_ID[13]~83 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[13]~83_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]));

// Location: LCCOMB_X45_Y26_N14
cycloneii_lcell_comb \EX_Forward_A|Mux18~0 (
// Equation(s):
// \EX_Forward_A|Mux18~0_combout  = (\Hazard_Handling_Unit|Equal3~2_combout  & ((\Hazard_Handling_Unit|ForwardC~1_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13])) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[13]~11_combout ))))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[13]~11_combout ))))

	.dataa(\Hazard_Handling_Unit|Equal3~2_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[13]~11_combout ),
	.datad(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux18~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux18~0 .lut_mask = 16'hD8F0;
defparam \EX_Forward_A|Mux18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N8
cycloneii_lcell_comb \EX_Forward_A|Mux18~1 (
// Equation(s):
// \EX_Forward_A|Mux18~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux18~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]))

	.dataa(\EX_Forward_A|Mux24~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [13]),
	.datac(\EX_Forward_A|Mux18~0_combout ),
	.datad(vcc),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux18~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux18~1 .lut_mask = 16'hE4E4;
defparam \EX_Forward_A|Mux18~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N4
cycloneii_lcell_comb \EX_ALU|Mux18~2 (
// Equation(s):
// \EX_ALU|Mux18~2_combout  = (\EX_ALU|Mux18~1_combout  & ((\EX_ALU|Mux31~0_combout ) # ((\EX_ALU|Add1~26_combout )))) # (!\EX_ALU|Mux18~1_combout  & (!\EX_ALU|Mux31~0_combout  & ((\EX_ALU|Add0~26_combout ))))

	.dataa(\EX_ALU|Mux18~1_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_ALU|Add1~26_combout ),
	.datad(\EX_ALU|Add0~26_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux18~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux18~2 .lut_mask = 16'hB9A8;
defparam \EX_ALU|Mux18~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N2
cycloneii_lcell_comb \EX_ALU|Mux18~3 (
// Equation(s):
// \EX_ALU|Mux18~3_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|w569w [13]) # ((!\EX_ALU|Mux0~0_combout  & \EX_ALU|Mux18~2_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (!\EX_ALU|Mux0~0_combout  
// & (\EX_ALU|Mux18~2_combout )))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(\EX_ALU|Mux0~0_combout ),
	.datac(\EX_ALU|Mux18~2_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|w569w [13]),
	.cin(gnd),
	.combout(\EX_ALU|Mux18~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux18~3 .lut_mask = 16'hBA30;
defparam \EX_ALU|Mux18~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N3
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux18~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]));

// Location: LCFF_X38_Y25_N3
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [13]));

// Location: LCCOMB_X38_Y25_N2
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[13]~11 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[13]~11_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [13])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [13])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [13]),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [13]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[13]~11 .lut_mask = 16'hAAF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y30_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[37] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[13]~11_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [37]));

// Location: LCCOMB_X38_Y30_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[13]~22 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[13]~22_combout  = (\ID_Registers|Register_File_rtl_1_bypass [38] & ((\ID_Registers|Register_File~7_combout  & (\ID_Registers|Register_File_rtl_1_bypass [37])) # (!\ID_Registers|Register_File~7_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a13 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [38] & (((\ID_Registers|Register_File_rtl_1_bypass [37]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [38]),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [37]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a13 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[13]~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[13]~22 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[13]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y30_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[13]~23 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[13]~23_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[13]~11_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[13]~22_combout 
// )))))

	.dataa(\ID_Registers|Equal3~0_combout ),
	.datab(\ID_Registers|Equal2~1_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[13]~11_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[13]~22_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[13]~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[13]~23 .lut_mask = 16'h3120;
defparam \ID_Registers|Read_Data_2_ID[13]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N4
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_2_EX[13]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_2_EX[13]~feeder_combout  = \ID_Registers|Read_Data_2_ID[13]~23_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[13]~23_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_2_EX[13]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[13]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[13]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX[13]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]));

// Location: LCFF_X38_Y24_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [13]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [13]));

// Location: LCCOMB_X38_Y24_N22
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[13]~11 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[13]~11_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [13])) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [13])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [13]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [13]),
	.datad(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[13]~11_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[13]~11 .lut_mask = 16'hCCF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[13]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y24_N17
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[37] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[8]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [37]));

// Location: LCCOMB_X38_Y24_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~28 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~28_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~27_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8~portbdataout )) # 
// (!\MEM_Data_Memory|Read_Data_MEM~27_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [37])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~27_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a8~portbdataout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [37]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~28_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~28 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y24_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[8] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [8] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~28_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [8])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~28_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [8]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [8]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[8] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[8] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N12
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[8]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[8]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [8]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [8]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[8]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[8]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[8]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y25_N13
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[8]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [8]));

// Location: LCCOMB_X48_Y26_N24
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[28]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[28]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[28]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[28]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[28]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N25
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[28]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [28]));

// Location: LCFF_X44_Y26_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [27]));

// Location: LCCOMB_X44_Y26_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[8]~18 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[8]~18_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [27])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [28] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a8 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [28] & (\ID_Registers|Register_File_rtl_1_bypass [27]))))

	.dataa(\ID_Registers|Register_File~7_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [28]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [27]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a8 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[8]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[8]~18 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[8]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[8]~66 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[8]~66_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[8]~18_combout )))))

	.dataa(\ID_Registers|Equal3~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.datac(\ID_Registers|Equal2~1_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[8]~18_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[8]~66_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[8]~66 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_2_ID[8]~66 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[8]~66_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]));

// Location: LCFF_X38_Y24_N9
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [8]));

// Location: LCCOMB_X38_Y24_N8
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[8]~8 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[8]~8_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [8])) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [8])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [8]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [8]),
	.datad(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[8]~8 .lut_mask = 16'hCCF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N1
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[45] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[12]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [45]));

// Location: LCCOMB_X38_Y25_N0
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~32 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~32_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~31_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12 )) # (!\MEM_Data_Memory|Read_Data_MEM~31_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [45])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~31_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a12 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [45]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~32_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~32 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~32 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N28
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[12] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [12] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM~32_combout ))) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM [12]))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM [12]),
	.datac(\MEM_Data_Memory|Read_Data_MEM~32_combout ),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [12]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[12] .lut_mask = 16'hF0CC;
defparam \MEM_Data_Memory|Read_Data_MEM[12] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y25_N4
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[12]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[12]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [12]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [12]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[12]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y25_N5
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [12]));

// Location: LCFF_X39_Y25_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [12]));

// Location: LCCOMB_X39_Y25_N10
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[12]~10 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[12]~10_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [12])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [12])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [12]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [12]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[12]~10_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[12]~10 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[12]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y30_N4
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[36]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[36]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[36]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[36]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[36]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y30_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[36] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[36]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [36]));

// Location: LCFF_X41_Y30_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[35] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[12]~10_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [35]));

// Location: LCCOMB_X41_Y30_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[12]~20 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[12]~20_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [35])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [36] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a12 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [36] & (\ID_Registers|Register_File_rtl_0_bypass [35]))))

	.dataa(\ID_Registers|Register_File~3_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [36]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [35]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a12 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[12]~20_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[12]~20 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[12]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y29_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[12]~84 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[12]~84_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[12]~10_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[12]~20_combout 
// )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[12]~10_combout ),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[12]~20_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[12]~84_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[12]~84 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_1_ID[12]~84 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y29_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[12]~84_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]));

// Location: LCCOMB_X43_Y25_N24
cycloneii_lcell_comb \EX_Forward_A|Mux19~0 (
// Equation(s):
// \EX_Forward_A|Mux19~0_combout  = (\Hazard_Handling_Unit|Equal3~2_combout  & ((\Hazard_Handling_Unit|ForwardC~1_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]))) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[12]~10_combout )))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[12]~10_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[12]~10_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.datac(\Hazard_Handling_Unit|Equal3~2_combout ),
	.datad(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux19~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux19~0 .lut_mask = 16'hCAAA;
defparam \EX_Forward_A|Mux19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y25_N12
cycloneii_lcell_comb \EX_Forward_A|Mux19~1 (
// Equation(s):
// \EX_Forward_A|Mux19~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux19~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [12]),
	.datac(\EX_Forward_A|Mux19~0_combout ),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux19~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux19~1 .lut_mask = 16'hF0CC;
defparam \EX_Forward_A|Mux19~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N22
cycloneii_lcell_comb \EX_ALU|Mux27~2 (
// Equation(s):
// \EX_ALU|Mux27~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|w569w [4]))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux27~1_combout ))

	.dataa(vcc),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(\EX_ALU|Mux27~1_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|w569w [4]),
	.cin(gnd),
	.combout(\EX_ALU|Mux27~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux27~2 .lut_mask = 16'hFC30;
defparam \EX_ALU|Mux27~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N0
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|ALU_Result_MEM[4]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|ALU_Result_MEM[4]~feeder_combout  = \EX_ALU|Mux27~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Mux27~2_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[4]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y26_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]));

// Location: LCFF_X38_Y25_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [11]));

// Location: LCCOMB_X38_Y25_N4
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[11]~15 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[11]~15_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [11])) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [11])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [11]),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [11]),
	.datad(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[11]~15 .lut_mask = 16'hAAF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y24_N4
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[15] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [15] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~38_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [15])))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~38_combout ),
	.datab(vcc),
	.datac(\MEM_Data_Memory|Read_Data_MEM [15]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [15]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[15] .lut_mask = 16'hAAF0;
defparam \MEM_Data_Memory|Read_Data_MEM[15] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y24_N13
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [15]));

// Location: LCFF_X38_Y24_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [15]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [15]));

// Location: LCCOMB_X38_Y24_N24
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[15]~13 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[15]~13_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [15])) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [15])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [15]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [15]),
	.datad(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[15]~13_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[15]~13 .lut_mask = 16'hCCF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[15]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y25_N29
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[43] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[11]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [43]));

// Location: LCCOMB_X38_Y25_N28
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~42 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~42_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~41_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11 )) # (!\MEM_Data_Memory|Read_Data_MEM~41_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [43])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~41_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [43]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~42_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~42 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~42 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N8
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[11] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [11] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~42_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [11])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~42_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [11]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [11]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[11] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[11] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y26_N28
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[11]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[11]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [11]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [11]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[11]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[11]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[11]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y26_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[11]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [11]));

// Location: LCCOMB_X45_Y26_N2
cycloneii_lcell_comb \EX_Forward_A|Mux20~0 (
// Equation(s):
// \EX_Forward_A|Mux20~0_combout  = (\Hazard_Handling_Unit|ForwardC~1_combout  & ((\Hazard_Handling_Unit|Equal3~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11])) # (!\Hazard_Handling_Unit|Equal3~2_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[11]~15_combout ))))) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[11]~15_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.datab(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.datac(\Hazard_Handling_Unit|Equal3~2_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[11]~15_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux20~0 .lut_mask = 16'hBF80;
defparam \EX_Forward_A|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y26_N18
cycloneii_lcell_comb \EX_ALU|Mux20~0 (
// Equation(s):
// \EX_ALU|Mux20~0_combout  = (\EX_Forward_A|Mux24~0_combout  & (\EX_Forward_A|Mux20~0_combout )) # (!\EX_Forward_A|Mux24~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [11])))

	.dataa(\EX_Forward_A|Mux24~0_combout ),
	.datab(\EX_Forward_A|Mux20~0_combout ),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]),
	.cin(gnd),
	.combout(\EX_ALU|Mux20~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux20~0 .lut_mask = 16'hDD88;
defparam \EX_ALU|Mux20~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N14
cycloneii_lcell_comb \EX_ALU|Mux20~1 (
// Equation(s):
// \EX_ALU|Mux20~1_combout  = (\EX_ALU|Mux23~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[11]~45_combout ) # ((\EX_ALU|Mux20~0_combout ) # (!\EX_ALU|Mux31~0_combout )))) # (!\EX_ALU|Mux23~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[11]~45_combout  & 
// (\EX_ALU|Mux20~0_combout  & \EX_ALU|Mux31~0_combout )))

	.dataa(\EX_ALU|Mux23~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[11]~45_combout ),
	.datac(\EX_ALU|Mux20~0_combout ),
	.datad(\EX_ALU|Mux31~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux20~1 .lut_mask = 16'hE8AA;
defparam \EX_ALU|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N0
cycloneii_lcell_comb \EX_ALU|Mux20~2 (
// Equation(s):
// \EX_ALU|Mux20~2_combout  = (\EX_ALU|Mux31~0_combout  & (((\EX_ALU|Mux20~1_combout )))) # (!\EX_ALU|Mux31~0_combout  & ((\EX_ALU|Mux20~1_combout  & (\EX_ALU|Add1~22_combout )) # (!\EX_ALU|Mux20~1_combout  & ((\EX_ALU|Add0~22_combout )))))

	.dataa(\EX_ALU|Add1~22_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_ALU|Mux20~1_combout ),
	.datad(\EX_ALU|Add0~22_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux20~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux20~2 .lut_mask = 16'hE3E0;
defparam \EX_ALU|Mux20~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N18
cycloneii_lcell_comb \EX_ALU|Mux20~3 (
// Equation(s):
// \EX_ALU|Mux20~3_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|w569w [11]) # ((!\EX_ALU|Mux0~0_combout  & \EX_ALU|Mux20~2_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (!\EX_ALU|Mux0~0_combout  
// & ((\EX_ALU|Mux20~2_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(\EX_ALU|Mux0~0_combout ),
	.datac(\EX_ALU|Mult0|auto_generated|w569w [11]),
	.datad(\EX_ALU|Mux20~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux20~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux20~3 .lut_mask = 16'hB3A0;
defparam \EX_ALU|Mux20~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux20~3_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]));

// Location: LCFF_X38_Y26_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [11]));

// Location: LCCOMB_X38_Y26_N10
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[11]~15 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[11]~15_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [11])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [11])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [11]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [11]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[11]~15_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[11]~15 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[11]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y27_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[33] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[11]~15_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [33]));

// Location: LCCOMB_X39_Y27_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[11]~30 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[11]~30_combout  = (\ID_Registers|Register_File_rtl_0_bypass [34] & ((\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [33]))) # (!\ID_Registers|Register_File~3_combout  & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a11 )))) # (!\ID_Registers|Register_File_rtl_0_bypass [34] & (((\ID_Registers|Register_File_rtl_0_bypass [33]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [34]),
	.datab(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a11 ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [33]),
	.datad(\ID_Registers|Register_File~3_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[11]~30_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[11]~30 .lut_mask = 16'hF0D8;
defparam \ID_Registers|Read_Data_1_ID[11]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[11]~85 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[11]~85_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[11]~15_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[11]~30_combout 
// )))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[11]~15_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[11]~30_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[11]~85_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[11]~85 .lut_mask = 16'h5140;
defparam \ID_Registers|Read_Data_1_ID[11]~85 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y27_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[11]~85_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]));

// Location: LCCOMB_X45_Y26_N0
cycloneii_lcell_comb \EX_Forward_A|Mux20~1 (
// Equation(s):
// \EX_Forward_A|Mux20~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux20~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [11]),
	.datac(\EX_Forward_A|Mux20~0_combout ),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux20~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux20~1 .lut_mask = 16'hF0CC;
defparam \EX_Forward_A|Mux20~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N22
cycloneii_lcell_comb \EX_ALU|Mux21~0 (
// Equation(s):
// \EX_ALU|Mux21~0_combout  = (\EX_ALU|Mux23~1_combout  & (((\EX_Forward_A|Mux21~1_combout ) # (\EX_ALU_Mux|ALU_Data_2_EX[10]~47_combout )) # (!\EX_ALU|Mux31~0_combout ))) # (!\EX_ALU|Mux23~1_combout  & (\EX_ALU|Mux31~0_combout  & 
// (\EX_Forward_A|Mux21~1_combout  & \EX_ALU_Mux|ALU_Data_2_EX[10]~47_combout )))

	.dataa(\EX_ALU|Mux23~1_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_Forward_A|Mux21~1_combout ),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[10]~47_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux21~0 .lut_mask = 16'hEAA2;
defparam \EX_ALU|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N12
cycloneii_lcell_comb \EX_ALU|Mux21~1 (
// Equation(s):
// \EX_ALU|Mux21~1_combout  = (\EX_ALU|Mux21~0_combout  & (((\EX_ALU|Mux31~0_combout ) # (\EX_ALU|Add1~20_combout )))) # (!\EX_ALU|Mux21~0_combout  & (\EX_ALU|Add0~20_combout  & (!\EX_ALU|Mux31~0_combout )))

	.dataa(\EX_ALU|Add0~20_combout ),
	.datab(\EX_ALU|Mux21~0_combout ),
	.datac(\EX_ALU|Mux31~0_combout ),
	.datad(\EX_ALU|Add1~20_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux21~1 .lut_mask = 16'hCEC2;
defparam \EX_ALU|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N16
cycloneii_lcell_comb \EX_ALU|Mux21~2 (
// Equation(s):
// \EX_ALU|Mux21~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|w569w [10]) # ((!\EX_ALU|Mux0~0_combout  & \EX_ALU|Mux21~1_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (!\EX_ALU|Mux0~0_combout  
// & ((\EX_ALU|Mux21~1_combout ))))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(\EX_ALU|Mux0~0_combout ),
	.datac(\EX_ALU|Mult0|auto_generated|w569w [10]),
	.datad(\EX_ALU|Mux21~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux21~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux21~2 .lut_mask = 16'hB3A0;
defparam \EX_ALU|Mux21~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y25_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux21~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]));

// Location: LCFF_X39_Y25_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [10]));

// Location: LCCOMB_X39_Y25_N8
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[10]~14 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[10]~14_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [10])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [10])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [10]),
	.datab(\MEM_WB_Pipeline_Stage|ALU_Result_WB [10]),
	.datac(vcc),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[10]~14_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[10]~14 .lut_mask = 16'hAACC;
defparam \WB_MemtoReg_Mux|Write_Data_WB[10]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y27_N4
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[32]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[32]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[32]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[32]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[32]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y27_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[32] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[32]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [32]));

// Location: LCFF_X39_Y27_N27
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[10]~14_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [31]));

// Location: LCCOMB_X39_Y27_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[10]~28 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[10]~28_combout  = (\ID_Registers|Register_File_rtl_0_bypass [32] & ((\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [31]))) # (!\ID_Registers|Register_File~3_combout  & 
// (\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a10 )))) # (!\ID_Registers|Register_File_rtl_0_bypass [32] & (((\ID_Registers|Register_File_rtl_0_bypass [31]))))

	.dataa(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a10 ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [32]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [31]),
	.datad(\ID_Registers|Register_File~3_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[10]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[10]~28 .lut_mask = 16'hF0B8;
defparam \ID_Registers|Read_Data_1_ID[10]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[10]~86 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[10]~86_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[10]~14_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[10]~28_combout 
// )))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[10]~14_combout ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[10]~28_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[10]~86_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[10]~86 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_1_ID[10]~86 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y27_N29
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[10] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[10]~86_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]));

// Location: LCCOMB_X43_Y27_N22
cycloneii_lcell_comb \EX_Forward_A|Mux21~0 (
// Equation(s):
// \EX_Forward_A|Mux21~0_combout  = (\Hazard_Handling_Unit|ForwardC~1_combout  & ((\Hazard_Handling_Unit|Equal3~2_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10])) # (!\Hazard_Handling_Unit|Equal3~2_combout  & 
// ((\WB_MemtoReg_Mux|Write_Data_WB[10]~14_combout ))))) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[10]~14_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.datab(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[10]~14_combout ),
	.datad(\Hazard_Handling_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux21~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux21~0 .lut_mask = 16'hB8F0;
defparam \EX_Forward_A|Mux21~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y27_N26
cycloneii_lcell_comb \EX_Forward_A|Mux21~1 (
// Equation(s):
// \EX_Forward_A|Mux21~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux21~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [10]),
	.datac(\EX_Forward_A|Mux24~0_combout ),
	.datad(\EX_Forward_A|Mux21~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux21~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux21~1 .lut_mask = 16'hFC0C;
defparam \EX_Forward_A|Mux21~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N0
cycloneii_lcell_comb \EX_ALU|Mux23~4 (
// Equation(s):
// \EX_ALU|Mux23~4_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|w569w [8]))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux23~3_combout ))

	.dataa(vcc),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(\EX_ALU|Mux23~3_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|w569w [8]),
	.cin(gnd),
	.combout(\EX_ALU|Mux23~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux23~4 .lut_mask = 16'hFC30;
defparam \EX_ALU|Mux23~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux23~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]));

// Location: LCFF_X39_Y25_N7
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[8] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [8]));

// Location: LCCOMB_X39_Y25_N6
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[8]~8 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [8])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [8])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [8]),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [8]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[8]~8 .lut_mask = 16'hAAF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[5]~6 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[5]~6_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [21])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [22] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a5 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [22] & (\ID_Registers|Register_File_rtl_1_bypass [21]))))

	.dataa(\ID_Registers|Register_File~7_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [22]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [21]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a5 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[5]~6 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y26_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[5]~7 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[5]~7_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[5]~3_combout ))) # (!\ID_Registers|Equal3~0_combout  & (\ID_Registers|Read_Data_2_ID[5]~6_combout ))))

	.dataa(\ID_Registers|Equal3~0_combout ),
	.datab(\ID_Registers|Equal2~1_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[5]~6_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[5]~3_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[5]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[5]~7 .lut_mask = 16'h3210;
defparam \ID_Registers|Read_Data_2_ID[5]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N13
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[5]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [5]));

// Location: LCCOMB_X45_Y25_N12
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[5]~56 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[5]~56_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[5]~3_combout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [5])))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[5]~3_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [5]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[5]~56_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~56 .lut_mask = 16'hEE30;
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N0
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[5]~57 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[5]~57_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[5]~56_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5])) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~56_combout  & 
// ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[5]~56_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [5]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[5]~56_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[5]~57_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~57 .lut_mask = 16'hBBC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[5]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N8
cycloneii_lcell_comb \EX_ALU|Mux25~0 (
// Equation(s):
// \EX_ALU|Mux25~0_combout  = (\EX_ALU|Mux23~1_combout  & (\EX_ALU|Mux23~0_combout  & (\EX_ALU|Add1~12_combout ))) # (!\EX_ALU|Mux23~1_combout  & (((\EX_ALU|Add0~12_combout )) # (!\EX_ALU|Mux23~0_combout )))

	.dataa(\EX_ALU|Mux23~1_combout ),
	.datab(\EX_ALU|Mux23~0_combout ),
	.datac(\EX_ALU|Add1~12_combout ),
	.datad(\EX_ALU|Add0~12_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux25~0 .lut_mask = 16'hD591;
defparam \EX_ALU|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N14
cycloneii_lcell_comb \EX_ALU|Mux25~1 (
// Equation(s):
// \EX_ALU|Mux25~1_combout  = (\EX_ALU|Mux31~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[6]~55_combout  & ((\EX_Forward_A|Mux25~1_combout ) # (!\EX_ALU|Mux25~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[6]~55_combout  & (!\EX_ALU|Mux25~0_combout  & 
// \EX_Forward_A|Mux25~1_combout )))) # (!\EX_ALU|Mux31~0_combout  & (((\EX_ALU|Mux25~0_combout ))))

	.dataa(\EX_ALU|Mux31~0_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[6]~55_combout ),
	.datac(\EX_ALU|Mux25~0_combout ),
	.datad(\EX_Forward_A|Mux25~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux25~1 .lut_mask = 16'hDA58;
defparam \EX_ALU|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N0
cycloneii_lcell_comb \EX_ALU|Mux25~2 (
// Equation(s):
// \EX_ALU|Mux25~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|w569w [6]))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux25~1_combout ))

	.dataa(vcc),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(\EX_ALU|Mux25~1_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|w569w [6]),
	.cin(gnd),
	.combout(\EX_ALU|Mux25~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux25~2 .lut_mask = 16'hFC30;
defparam \EX_ALU|Mux25~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N10
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|ALU_Result_MEM[6]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|ALU_Result_MEM[6]~feeder_combout  = \EX_ALU|Mux25~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Mux25~2_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[6]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y25_N11
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]));

// Location: LCFF_X42_Y24_N1
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [6]));

// Location: LCCOMB_X47_Y24_N14
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder .lut_mask = 16'hFFFF;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N15
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[34] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[34]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [34]));

// Location: LCCOMB_X47_Y24_N4
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~19 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~19_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [34] & (((!\MEM_Data_Memory|Data_Memory~4_combout ) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [34]),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory~4_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~19_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~19 .lut_mask = 16'h4CCC;
defparam \MEM_Data_Memory|Read_Data_MEM~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X40_Y24_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[6]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [23]));

// Location: LCCOMB_X40_Y24_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[6]~8 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[6]~8_combout  = (\ID_Registers|Register_File_rtl_1_bypass [24] & ((\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [23]))) # (!\ID_Registers|Register_File~7_combout  & 
// (\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a6 )))) # (!\ID_Registers|Register_File_rtl_1_bypass [24] & (((\ID_Registers|Register_File_rtl_1_bypass [23]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [24]),
	.datab(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a6 ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [23]),
	.datad(\ID_Registers|Register_File~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[6]~8_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[6]~8 .lut_mask = 16'hF0D8;
defparam \ID_Registers|Read_Data_2_ID[6]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[6]~9 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[6]~9_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[6]~4_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[6]~8_combout )))))

	.dataa(\ID_Registers|Equal3~0_combout ),
	.datab(\ID_Registers|Equal2~1_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[6]~4_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[6]~8_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[6]~9 .lut_mask = 16'h3120;
defparam \ID_Registers|Read_Data_2_ID[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N24
cycloneii_lcell_comb \ID_EX_Pipeline_Stage|Read_Data_2_EX[6]~feeder (
// Equation(s):
// \ID_EX_Pipeline_Stage|Read_Data_2_EX[6]~feeder_combout  = \ID_Registers|Read_Data_2_ID[6]~9_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_Registers|Read_Data_2_ID[6]~9_combout ),
	.cin(gnd),
	.combout(\ID_EX_Pipeline_Stage|Read_Data_2_EX[6]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[6]~feeder .lut_mask = 16'hFF00;
defparam \ID_EX_Pipeline_Stage|Read_Data_2_EX[6]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y25_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_EX_Pipeline_Stage|Read_Data_2_EX[6]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]));

// Location: LCFF_X42_Y24_N11
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [6]));

// Location: LCCOMB_X42_Y24_N10
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[6]~4 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[6]~4_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [6])) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [6])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [6]),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [6]),
	.datad(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[6]~4 .lut_mask = 16'hAAF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y24_N17
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[33] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[6]~4_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [33]));

// Location: LCFF_X45_Y25_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [3]));

// Location: LCCOMB_X45_Y25_N16
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[3]~7 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[3]~7_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [3])) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [3])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [3]),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [3]),
	.datad(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[3]~7 .lut_mask = 16'hCCF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y25_N11
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [7]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [7]));

// Location: LCCOMB_X43_Y25_N10
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[7]~5 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[7]~5_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [7])) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [7])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [7]),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [7]),
	.datad(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[7]~5 .lut_mask = 16'hAAF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~20 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~20_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~19_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6 ))) # (!\MEM_Data_Memory|Read_Data_MEM~19_combout  
// & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [33]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~19_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [33]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a6 ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~20_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~20 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N20
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[6] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [6] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~20_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [6])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~20_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [6]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [6]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[6] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[6] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N7
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [6]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [6]));

// Location: LCCOMB_X42_Y24_N0
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[6]~4 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[6]~4_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [6]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [6]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [6]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [6]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[6]~4 .lut_mask = 16'hFC30;
defparam \WB_MemtoReg_Mux|Write_Data_WB[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N10
cycloneii_lcell_comb \EX_Forward_A|Mux25~0 (
// Equation(s):
// \EX_Forward_A|Mux25~0_combout  = (\Hazard_Handling_Unit|ForwardC~1_combout  & ((\Hazard_Handling_Unit|Equal3~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[6]~4_combout )))) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[6]~4_combout ))

	.dataa(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[6]~4_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.datad(\Hazard_Handling_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux25~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux25~0 .lut_mask = 16'hE4CC;
defparam \EX_Forward_A|Mux25~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N14
cycloneii_lcell_comb \EX_Forward_A|Mux25~1 (
// Equation(s):
// \EX_Forward_A|Mux25~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux25~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]))

	.dataa(\ID_EX_Pipeline_Stage|Read_Data_1_EX [6]),
	.datab(vcc),
	.datac(\EX_Forward_A|Mux25~0_combout ),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux25~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux25~1 .lut_mask = 16'hF0AA;
defparam \EX_Forward_A|Mux25~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N30
cycloneii_lcell_comb \EX_ALU|Mux26~2 (
// Equation(s):
// \EX_ALU|Mux26~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|w569w [5]))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux26~1_combout ))

	.dataa(\EX_ALU|Mux26~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(vcc),
	.datad(\EX_ALU|Mult0|auto_generated|w569w [5]),
	.cin(gnd),
	.combout(\EX_ALU|Mux26~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux26~2 .lut_mask = 16'hEE22;
defparam \EX_ALU|Mux26~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N12
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|ALU_Result_MEM[5]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|ALU_Result_MEM[5]~feeder_combout  = \EX_ALU|Mux26~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Mux26~2_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[5]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y25_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[5]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]));

// Location: LCFF_X44_Y26_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [5]));

// Location: LCCOMB_X44_Y26_N26
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[5]~3 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[5]~3_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [5])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [5])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [5]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [5]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[5]~3 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[4]~4 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[4]~4_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [19])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [20] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a4 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [20] & (\ID_Registers|Register_File_rtl_0_bypass [19]))))

	.dataa(\ID_Registers|Register_File~3_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [20]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [19]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[4]~4 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[4]~92 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[4]~92_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[4]~2_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[4]~4_combout )))))

	.dataa(\ID_Registers|Equal1~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[4]~2_combout ),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[4]~4_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[4]~92_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[4]~92 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_1_ID[4]~92 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N9
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[4]~92_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]));

// Location: LCCOMB_X44_Y29_N4
cycloneii_lcell_comb \EX_Forward_A|Mux27~0 (
// Equation(s):
// \EX_Forward_A|Mux27~0_combout  = (\Hazard_Handling_Unit|ForwardC~1_combout  & ((\Hazard_Handling_Unit|Equal3~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[4]~2_combout )))) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[4]~2_combout ))

	.dataa(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[4]~2_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.datad(\Hazard_Handling_Unit|Equal3~2_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux27~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux27~0 .lut_mask = 16'hE4CC;
defparam \EX_Forward_A|Mux27~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y25_N28
cycloneii_lcell_comb \EX_Forward_A|Mux27~1 (
// Equation(s):
// \EX_Forward_A|Mux27~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux27~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [4]),
	.datac(\EX_Forward_A|Mux27~0_combout ),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux27~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux27~1 .lut_mask = 16'hF0CC;
defparam \EX_Forward_A|Mux27~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N22
cycloneii_lcell_comb \EX_ALU|Mux29~0 (
// Equation(s):
// \EX_ALU|Mux29~0_combout  = (\EX_ALU|Mux23~1_combout  & (\EX_ALU|Mux23~0_combout  & (\EX_ALU|Add1~4_combout ))) # (!\EX_ALU|Mux23~1_combout  & (((\EX_ALU|Add0~4_combout )) # (!\EX_ALU|Mux23~0_combout )))

	.dataa(\EX_ALU|Mux23~1_combout ),
	.datab(\EX_ALU|Mux23~0_combout ),
	.datac(\EX_ALU|Add1~4_combout ),
	.datad(\EX_ALU|Add0~4_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux29~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux29~0 .lut_mask = 16'hD591;
defparam \EX_ALU|Mux29~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N24
cycloneii_lcell_comb \EX_ALU|Mux29~1 (
// Equation(s):
// \EX_ALU|Mux29~1_combout  = (\EX_ALU|Mux31~0_combout  & ((\EX_Forward_A|Mux29~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[2]~63_combout ) # (!\EX_ALU|Mux29~0_combout ))) # (!\EX_Forward_A|Mux29~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[2]~63_combout  & 
// !\EX_ALU|Mux29~0_combout )))) # (!\EX_ALU|Mux31~0_combout  & (((\EX_ALU|Mux29~0_combout ))))

	.dataa(\EX_Forward_A|Mux29~1_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[2]~63_combout ),
	.datad(\EX_ALU|Mux29~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux29~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux29~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux29~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X51_Y25_N8
cycloneii_lcell_comb \EX_ALU|Mux29~2 (
// Equation(s):
// \EX_ALU|Mux29~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mult0|auto_generated|w569w [2])) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mux29~1_combout )))

	.dataa(vcc),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(\EX_ALU|Mult0|auto_generated|w569w [2]),
	.datad(\EX_ALU|Mux29~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux29~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux29~2 .lut_mask = 16'hF3C0;
defparam \EX_ALU|Mux29~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y25_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux29~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]));

// Location: LCCOMB_X52_Y27_N0
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~68 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~68_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~67_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28~portbdataout ))) # 
// (!\MEM_Data_Memory|Read_Data_MEM~67_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [77]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~67_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [77]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a28~portbdataout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~68_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~68 .lut_mask = 16'h3210;
defparam \MEM_Data_Memory|Read_Data_MEM~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X52_Y27_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[28] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [28] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~68_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [28])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~68_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [28]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [28]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[28] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[28] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y28_N3
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [28]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [28]));

// Location: LCCOMB_X45_Y28_N0
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[28]~28 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [28]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [28]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [28]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [28]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[28]~28 .lut_mask = 16'hFC30;
defparam \WB_MemtoReg_Mux|Write_Data_WB[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N28
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[68]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[68]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[68]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[68]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[68]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[68] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[68]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [68]));

// Location: LCFF_X44_Y28_N11
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[67] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [67]));

// Location: LCCOMB_X44_Y28_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[28]~56 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[28]~56_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [67])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [68] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a28 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [68] & (\ID_Registers|Register_File_rtl_0_bypass [67]))))

	.dataa(\ID_Registers|Register_File~3_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [68]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [67]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a28 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[28]~56_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[28]~56 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[28]~56 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[28]~68 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[28]~68_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[28]~56_combout 
// )))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[28]~56_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[28]~68_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[28]~68 .lut_mask = 16'h5140;
defparam \ID_Registers|Read_Data_1_ID[28]~68 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N5
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[28]~68_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]));

// Location: LCCOMB_X44_Y28_N2
cycloneii_lcell_comb \EX_Forward_A|Mux3~0 (
// Equation(s):
// \EX_Forward_A|Mux3~0_combout  = (\Hazard_Handling_Unit|ForwardC~1_combout  & ((\Hazard_Handling_Unit|Equal3~2_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout )))) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & (((\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ))))

	.dataa(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.datab(\Hazard_Handling_Unit|Equal3~2_combout ),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux3~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux3~0 .lut_mask = 16'hF870;
defparam \EX_Forward_A|Mux3~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N18
cycloneii_lcell_comb \EX_Forward_A|Mux3~1 (
// Equation(s):
// \EX_Forward_A|Mux3~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux3~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]))

	.dataa(vcc),
	.datab(\EX_Forward_A|Mux24~0_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [28]),
	.datad(\EX_Forward_A|Mux3~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux3~1 .lut_mask = 16'hFC30;
defparam \EX_Forward_A|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N24
cycloneii_lcell_comb \EX_ALU|Add0~56 (
// Equation(s):
// \EX_ALU|Add0~56_combout  = ((\EX_Forward_A|Mux3~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[28]~11_combout  $ (!\EX_ALU|Add0~55 )))) # (GND)
// \EX_ALU|Add0~57  = CARRY((\EX_Forward_A|Mux3~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[28]~11_combout ) # (!\EX_ALU|Add0~55 ))) # (!\EX_Forward_A|Mux3~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[28]~11_combout  & !\EX_ALU|Add0~55 )))

	.dataa(\EX_Forward_A|Mux3~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[28]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|Add0~55 ),
	.combout(\EX_ALU|Add0~56_combout ),
	.cout(\EX_ALU|Add0~57 ));
// synopsys translate_off
defparam \EX_ALU|Add0~56 .lut_mask = 16'h698E;
defparam \EX_ALU|Add0~56 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X45_Y28_N10
cycloneii_lcell_comb \EX_ALU|Mux3~1 (
// Equation(s):
// \EX_ALU|Mux3~1_combout  = (\EX_ALU|Mux3~0_combout  & ((\EX_ALU|Mux31~0_combout ) # ((\EX_ALU|Add1~56_combout )))) # (!\EX_ALU|Mux3~0_combout  & (!\EX_ALU|Mux31~0_combout  & ((\EX_ALU|Add0~56_combout ))))

	.dataa(\EX_ALU|Mux3~0_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_ALU|Add1~56_combout ),
	.datad(\EX_ALU|Add0~56_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux3~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux3~1 .lut_mask = 16'hB9A8;
defparam \EX_ALU|Mux3~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N0
cycloneii_lcell_comb \EX_ALU|Mux3~2 (
// Equation(s):
// \EX_ALU|Mux3~2_combout  = (\EX_ALU|Mux0~0_combout  & (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~20_combout )))) # (!\EX_ALU|Mux0~0_combout  & ((\EX_ALU|Mux3~1_combout ) # 
// ((\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & \EX_ALU|Mult0|auto_generated|op_1~20_combout ))))

	.dataa(\EX_ALU|Mux0~0_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(\EX_ALU|Mux3~1_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~20_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux3~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux3~2 .lut_mask = 16'hDC50;
defparam \EX_ALU|Mux3~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N1
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[28] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux3~2_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]));

// Location: LCCOMB_X44_Y27_N22
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~9 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~9_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [29]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~9_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~9 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y24_N10
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~7 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~7_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [20]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [21]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~7_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~7 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N0
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~6 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~6_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [16]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [14]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [15]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~6_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~6 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N30
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~10 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~10_combout  = (\MEM_Data_Memory|Read_Data_MEM~8_combout ) # ((\MEM_Data_Memory|Read_Data_MEM~9_combout ) # ((\MEM_Data_Memory|Read_Data_MEM~7_combout ) # (\MEM_Data_Memory|Read_Data_MEM~6_combout )))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~8_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~9_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM~7_combout ),
	.datad(\MEM_Data_Memory|Read_Data_MEM~6_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~10 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y25_N26
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~4 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~4_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]) # ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12])))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [10]),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [11]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [13]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [12]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~4_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~4 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N22
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~5 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~5_combout  = (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]) # (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30])

	.dataa(vcc),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~5 .lut_mask = 16'hFFF0;
defparam \MEM_Data_Memory|Read_Data_MEM~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y27_N8
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~11 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~11_combout  = (\MEM_Data_Memory|Read_Data_MEM~3_combout ) # ((\MEM_Data_Memory|Read_Data_MEM~10_combout ) # ((\MEM_Data_Memory|Read_Data_MEM~4_combout ) # (\MEM_Data_Memory|Read_Data_MEM~5_combout )))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~3_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~10_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM~4_combout ),
	.datad(\MEM_Data_Memory|Read_Data_MEM~5_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~11 .lut_mask = 16'hFFFE;
defparam \MEM_Data_Memory|Read_Data_MEM~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N3
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[39] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[9]~9_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [39]));

// Location: LCCOMB_X51_Y26_N10
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~29 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~29_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [40] & (((!\MEM_Data_Memory|Data_Memory~4_combout ) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])) # (!\MEM_Data_Memory|Data_Memory~5_combout )))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [40]),
	.datab(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datad(\MEM_Data_Memory|Data_Memory~4_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~29_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~29 .lut_mask = 16'h2AAA;
defparam \MEM_Data_Memory|Read_Data_MEM~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~30 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~30_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~29_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 )) # (!\MEM_Data_Memory|Read_Data_MEM~29_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [39])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a9 ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [39]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~29_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~30_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~30 .lut_mask = 16'h2230;
defparam \MEM_Data_Memory|Read_Data_MEM~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N24
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[9] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [9] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~30_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [9])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~30_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [9]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [9]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[9] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[9] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N23
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [9]));

// Location: LCFF_X47_Y26_N15
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [9]));

// Location: LCCOMB_X47_Y26_N14
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[9]~9 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [9])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [9])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [9]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [9]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[9]~9 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N14
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[9]~65 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[9]~65_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ))) # (!\ID_Registers|Equal3~0_combout  & (\ID_Registers|Read_Data_2_ID[9]~16_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[9]~16_combout ),
	.datab(\ID_Registers|Equal2~1_combout ),
	.datac(\ID_Registers|Equal3~0_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[9]~65_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[9]~65 .lut_mask = 16'h3202;
defparam \ID_Registers|Read_Data_2_ID[9]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[9] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[9]~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]));

// Location: LCCOMB_X43_Y26_N0
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[9]~48 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[9]~48_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_2_EX [9])))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[9]~9_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_2_EX [9]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[9]~48_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[9]~48 .lut_mask = 16'hEE30;
defparam \EX_ALU_Mux|ALU_Data_2_EX[9]~48 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N18
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[9]~49 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[9]~49_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[9]~48_combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9])) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~48_combout  & 
// ((\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [10]))))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[9]~48_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datac(\ID_EX_Pipeline_Stage|Sign_Extend_Instruction_EX [10]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[9]~48_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[9]~49_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[9]~49 .lut_mask = 16'hBBC0;
defparam \EX_ALU_Mux|ALU_Data_2_EX[9]~49 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N16
cycloneii_lcell_comb \EX_ALU|Mux22~0 (
// Equation(s):
// \EX_ALU|Mux22~0_combout  = (\EX_ALU|Mux23~1_combout  & (((\EX_ALU|Mux23~0_combout  & \EX_ALU|Add1~18_combout )))) # (!\EX_ALU|Mux23~1_combout  & ((\EX_ALU|Add0~18_combout ) # ((!\EX_ALU|Mux23~0_combout ))))

	.dataa(\EX_ALU|Mux23~1_combout ),
	.datab(\EX_ALU|Add0~18_combout ),
	.datac(\EX_ALU|Mux23~0_combout ),
	.datad(\EX_ALU|Add1~18_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux22~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux22~0 .lut_mask = 16'hE545;
defparam \EX_ALU|Mux22~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N18
cycloneii_lcell_comb \EX_ALU|Mux22~1 (
// Equation(s):
// \EX_ALU|Mux22~1_combout  = (\EX_ALU|Mux22~0_combout  & (((\EX_Forward_A|Mux22~1_combout  & \EX_ALU_Mux|ALU_Data_2_EX[9]~49_combout )) # (!\EX_ALU|Mux31~0_combout ))) # (!\EX_ALU|Mux22~0_combout  & (\EX_ALU|Mux31~0_combout  & 
// ((\EX_Forward_A|Mux22~1_combout ) # (\EX_ALU_Mux|ALU_Data_2_EX[9]~49_combout ))))

	.dataa(\EX_Forward_A|Mux22~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[9]~49_combout ),
	.datac(\EX_ALU|Mux22~0_combout ),
	.datad(\EX_ALU|Mux31~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux22~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux22~1 .lut_mask = 16'h8EF0;
defparam \EX_ALU|Mux22~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N16
cycloneii_lcell_comb \EX_ALU|Mux22~2 (
// Equation(s):
// \EX_ALU|Mux22~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|w569w [9]))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux22~1_combout ))

	.dataa(vcc),
	.datab(\EX_ALU|Mux22~1_combout ),
	.datac(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|w569w [9]),
	.cin(gnd),
	.combout(\EX_ALU|Mux22~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux22~2 .lut_mask = 16'hFC0C;
defparam \EX_ALU|Mux22~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N19
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux22~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [20]));

// Location: LCFF_X50_Y26_N1
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [8]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [17]));

// Location: LCCOMB_X50_Y26_N2
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory_rtl_0_bypass[19]~feeder (
// Equation(s):
// \MEM_Data_Memory|Data_Memory_rtl_0_bypass[19]~feeder_combout  = \EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [9]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[19]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[19]~feeder .lut_mask = 16'hFF00;
defparam \MEM_Data_Memory|Data_Memory_rtl_0_bypass[19]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y26_N3
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_Data_Memory|Data_Memory_rtl_0_bypass[19]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [19]));

// Location: LCCOMB_X50_Y26_N0
cycloneii_lcell_comb \MEM_Data_Memory|Data_Memory~5 (
// Equation(s):
// \MEM_Data_Memory|Data_Memory~5_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [18] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [17] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [20] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [19])))) # 
// (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [18] & (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [17] & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [20] $ (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [19]))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [18]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [20]),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [17]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [19]),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Data_Memory~5_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Data_Memory~5 .lut_mask = 16'h8421;
defparam \MEM_Data_Memory|Data_Memory~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y24_N2
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~15 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~15_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [30] & (((!\MEM_Data_Memory|Data_Memory~4_combout ) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [30]),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory~4_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~15_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~15 .lut_mask = 16'h4CCC;
defparam \MEM_Data_Memory|Read_Data_MEM~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N2
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[20]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[20]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[20]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[20]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[20]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N3
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[20] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[20]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [20]));

// Location: LCFF_X44_Y29_N13
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[19] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[4]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [19]));

// Location: LCCOMB_X44_Y29_N12
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[4]~4 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[4]~4_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [19])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [20] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a4 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [20] & (\ID_Registers|Register_File_rtl_1_bypass [19]))))

	.dataa(\ID_Registers|Register_File~7_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [20]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [19]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a4 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[4]~4 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N20
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[4]~5 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[4]~5_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[4]~2_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[4]~4_combout )))))

	.dataa(\ID_Registers|Equal3~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[4]~2_combout ),
	.datac(\ID_Registers|Equal2~1_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[4]~4_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[4]~5 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_2_ID[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N15
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[4]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]));

// Location: LCFF_X44_Y29_N25
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [4]));

// Location: LCCOMB_X44_Y29_N24
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[4]~2 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[4]~2_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [4]))) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [4]))

	.dataa(vcc),
	.datab(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [4]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [4]),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[4]~2 .lut_mask = 16'hFC30;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y29_N29
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[4]~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [29]));

// Location: LCCOMB_X47_Y29_N28
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~16 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~16_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~15_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4 )) # (!\MEM_Data_Memory|Read_Data_MEM~15_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [29])))))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a4 ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~15_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [29]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~16_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~16 .lut_mask = 16'h00B8;
defparam \MEM_Data_Memory|Read_Data_MEM~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y29_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[4] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [4] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~16_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [4])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~16_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [4]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [4]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[4] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[4] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N28
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[4]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[4]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [4]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [4]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[4]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[4]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[4]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y29_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[4]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [4]));

// Location: LCFF_X44_Y29_N27
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[4] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [4]));

// Location: LCCOMB_X44_Y29_N26
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[4]~2 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[4]~2_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [4])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [4])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [4]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [4]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[4]~2 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X38_Y25_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[2]~12 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[2]~12_combout  = (\ID_Registers|Register_File_rtl_1_bypass [16] & ((\ID_Registers|Register_File~7_combout  & (\ID_Registers|Register_File_rtl_1_bypass [15])) # (!\ID_Registers|Register_File~7_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a2 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [16] & (((\ID_Registers|Register_File_rtl_1_bypass [15]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [16]),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [15]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[2]~12 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[2]~13 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[2]~13_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[2]~6_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[2]~12_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[2]~6_combout ),
	.datab(\ID_Registers|Equal3~0_combout ),
	.datac(\ID_Registers|Read_Data_2_ID[2]~12_combout ),
	.datad(\ID_Registers|Equal2~1_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[2]~13 .lut_mask = 16'h00B8;
defparam \ID_Registers|Read_Data_2_ID[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y25_N27
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_Registers|Read_Data_2_ID[2]~13_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]));

// Location: LCFF_X43_Y25_N19
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [2]));

// Location: LCCOMB_X43_Y25_N18
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[2]~6 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[2]~6_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [2]))) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [2]))

	.dataa(vcc),
	.datab(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [2]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [2]),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[2]~6 .lut_mask = 16'hFC30;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N9
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[2]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [25]));

// Location: LCCOMB_X42_Y24_N8
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~24 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~24_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~23_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2~portbdataout )) # 
// (!\MEM_Data_Memory|Read_Data_MEM~23_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [25])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~23_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a2~portbdataout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [25]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~24_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~24 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N16
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[2] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [2] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~24_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [2])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~24_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [2]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [2]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[2] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[2] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y25_N31
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_Data_Memory|Read_Data_MEM [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [2]));

// Location: LCFF_X43_Y25_N3
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[2] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [2]));

// Location: LCCOMB_X43_Y25_N2
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[2]~6 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[2]~6_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [2])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [2])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [2]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [2]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[2]~6 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N10
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[1]~2 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[1]~2_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [13])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [14] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a1 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [14] & (\ID_Registers|Register_File_rtl_0_bypass [13]))))

	.dataa(\ID_Registers|Register_File~3_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [14]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [13]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[1]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[1]~2 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[1]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N22
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[1]~95 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[1]~95_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[1]~2_combout )))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.datac(\ID_Registers|Equal1~0_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[1]~2_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[1]~95_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[1]~95 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_1_ID[1]~95 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y24_N23
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[1]~95_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]));

// Location: LCCOMB_X43_Y24_N12
cycloneii_lcell_comb \EX_Forward_A|Mux30~0 (
// Equation(s):
// \EX_Forward_A|Mux30~0_combout  = (\Hazard_Handling_Unit|Equal3~2_combout  & ((\Hazard_Handling_Unit|ForwardC~1_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]))) # (!\Hazard_Handling_Unit|ForwardC~1_combout  & 
// (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout )))) # (!\Hazard_Handling_Unit|Equal3~2_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.datab(\Hazard_Handling_Unit|Equal3~2_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.datad(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux30~0 .lut_mask = 16'hE2AA;
defparam \EX_Forward_A|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y24_N24
cycloneii_lcell_comb \EX_Forward_A|Mux30~1 (
// Equation(s):
// \EX_Forward_A|Mux30~1_combout  = (\EX_Forward_A|Mux24~0_combout  & ((\EX_Forward_A|Mux30~0_combout ))) # (!\EX_Forward_A|Mux24~0_combout  & (\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]))

	.dataa(vcc),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [1]),
	.datac(\EX_Forward_A|Mux24~0_combout ),
	.datad(\EX_Forward_A|Mux30~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux30~1 .lut_mask = 16'hFC0C;
defparam \EX_Forward_A|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N10
cycloneii_lcell_comb \EX_ALU|Mux30~0 (
// Equation(s):
// \EX_ALU|Mux30~0_combout  = (\EX_ALU|Mux23~1_combout  & (\EX_ALU|Mux23~0_combout  & (\EX_ALU|Add1~2_combout ))) # (!\EX_ALU|Mux23~1_combout  & (((\EX_ALU|Add0~2_combout )) # (!\EX_ALU|Mux23~0_combout )))

	.dataa(\EX_ALU|Mux23~1_combout ),
	.datab(\EX_ALU|Mux23~0_combout ),
	.datac(\EX_ALU|Add1~2_combout ),
	.datad(\EX_ALU|Add0~2_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux30~0_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux30~0 .lut_mask = 16'hD591;
defparam \EX_ALU|Mux30~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y26_N28
cycloneii_lcell_comb \EX_ALU|Mux30~1 (
// Equation(s):
// \EX_ALU|Mux30~1_combout  = (\EX_ALU|Mux31~0_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout  & ((\EX_Forward_A|Mux30~1_combout ) # (!\EX_ALU|Mux30~0_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout  & (\EX_Forward_A|Mux30~1_combout  & 
// !\EX_ALU|Mux30~0_combout )))) # (!\EX_ALU|Mux31~0_combout  & (((\EX_ALU|Mux30~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout ),
	.datab(\EX_ALU|Mux31~0_combout ),
	.datac(\EX_Forward_A|Mux30~1_combout ),
	.datad(\EX_ALU|Mux30~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux30~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux30~1 .lut_mask = 16'hB3C8;
defparam \EX_ALU|Mux30~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y26_N8
cycloneii_lcell_comb \EX_ALU|Mux30~2 (
// Equation(s):
// \EX_ALU|Mux30~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mult0|auto_generated|w569w [1])) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mux30~1_combout )))

	.dataa(vcc),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(\EX_ALU|Mult0|auto_generated|w569w [1]),
	.datad(\EX_ALU|Mux30~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux30~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux30~2 .lut_mask = 16'hF3C0;
defparam \EX_ALU|Mux30~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y24_N13
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux30~2_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]));

// Location: LCFF_X42_Y24_N19
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [1]));

// Location: LCCOMB_X43_Y24_N0
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_1_bypass[12]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_1_bypass[12]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_1_bypass[12]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_1_bypass[12]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_1_bypass[12]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y24_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[12] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_1_bypass[12]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [12]));

// Location: LCFF_X43_Y24_N31
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [11]));

// Location: LCCOMB_X43_Y24_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[0]~2 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[0]~2_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [11])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [12] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0~portbdataout ))) # (!\ID_Registers|Register_File_rtl_1_bypass [12] & (\ID_Registers|Register_File_rtl_1_bypass [11]))))

	.dataa(\ID_Registers|Register_File~7_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [12]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [11]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[0]~2 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[0]~64 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[0]~64_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[0]~2_combout )))))

	.dataa(\ID_Registers|Equal2~1_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.datac(\ID_Registers|Equal3~0_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[0]~2_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[0]~64_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[0]~64 .lut_mask = 16'h4540;
defparam \ID_Registers|Read_Data_2_ID[0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N31
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[0]~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]));

// Location: LCFF_X42_Y24_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [0]));

// Location: LCCOMB_X42_Y24_N4
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[0]~0 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[0]~0_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [0])) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [0])))

	.dataa(\MEM_WB_Pipeline_Stage|Read_Data_WB [0]),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [0]),
	.datad(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[0]~0 .lut_mask = 16'hAAF0;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X38_Y28_N7
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[13] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [13]));

// Location: LCCOMB_X38_Y28_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[1]~0 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[1]~0_combout  = (\ID_Registers|Register_File_rtl_1_bypass [14] & ((\ID_Registers|Register_File~7_combout  & (\ID_Registers|Register_File_rtl_1_bypass [13])) # (!\ID_Registers|Register_File~7_combout  & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a1 ))))) # (!\ID_Registers|Register_File_rtl_1_bypass [14] & (((\ID_Registers|Register_File_rtl_1_bypass [13]))))

	.dataa(\ID_Registers|Register_File_rtl_1_bypass [14]),
	.datab(\ID_Registers|Register_File~7_combout ),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [13]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a1 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[1]~0 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_2_ID[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y26_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[1]~67 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[1]~67_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[1]~0_combout )))))

	.dataa(\ID_Registers|Equal3~0_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.datac(\ID_Registers|Equal2~1_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[1]~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[1]~67_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[1]~67 .lut_mask = 16'h0D08;
defparam \ID_Registers|Read_Data_2_ID[1]~67 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y26_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_2_EX[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_2_ID[1]~67_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]));

// Location: LCFF_X42_Y24_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [1]));

// Location: LCCOMB_X42_Y24_N20
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[1]~1 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[1]~1_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [1]))) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [1]))

	.dataa(vcc),
	.datab(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [1]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [1]),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[1]~1 .lut_mask = 16'hFC30;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y26_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|Write_Data_MEM[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\ID_EX_Pipeline_Stage|Read_Data_2_EX [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|Write_Data_MEM [5]));

// Location: LCCOMB_X47_Y26_N20
cycloneii_lcell_comb \MEM_to_MEM_Forward|Write_Data_MUX_MEM[5]~3 (
// Equation(s):
// \MEM_to_MEM_Forward|Write_Data_MUX_MEM[5]~3_combout  = (\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [5]))) # (!\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout  & (\EX_MEM_Pipeline_Stage|Write_Data_MEM 
// [5]))

	.dataa(\Hazard_Handling_Unit|Forward_Mem_to_Mem~3_combout ),
	.datab(vcc),
	.datac(\EX_MEM_Pipeline_Stage|Write_Data_MEM [5]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [5]),
	.cin(gnd),
	.combout(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[5]~3_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[5]~3 .lut_mask = 16'hFA50;
defparam \MEM_to_MEM_Forward|Write_Data_MUX_MEM[5]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N13
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[23] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[1]~1_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [23]));

// Location: LCCOMB_X42_Y24_N12
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~14 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~14_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~13_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1 )) # (!\MEM_Data_Memory|Read_Data_MEM~13_combout  & 
// ((\MEM_Data_Memory|Data_Memory_rtl_0_bypass [23])))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~13_combout ),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a1 ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [23]),
	.datad(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~14_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~14 .lut_mask = 16'h00D8;
defparam \MEM_Data_Memory|Read_Data_MEM~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[1] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [1] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~14_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [1])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~14_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [1]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [1]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[1] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[1] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N28
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [1]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [1]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N29
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[1] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[1]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [1]));

// Location: LCCOMB_X42_Y24_N18
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[1]~1 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [1]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [1]))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [1]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [1]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[1]~1 .lut_mask = 16'hFC30;
defparam \WB_MemtoReg_Mux|Write_Data_WB[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N2
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[31]~62 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[31]~62_combout  = (\ID_Registers|Register_File_rtl_0_bypass [74] & ((\ID_Registers|Register_File~3_combout  & (\ID_Registers|Register_File_rtl_0_bypass [73])) # (!\ID_Registers|Register_File~3_combout  & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a31 ))))) # (!\ID_Registers|Register_File_rtl_0_bypass [74] & (((\ID_Registers|Register_File_rtl_0_bypass [73]))))

	.dataa(\ID_Registers|Register_File_rtl_0_bypass [74]),
	.datab(\ID_Registers|Register_File~3_combout ),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [73]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a31 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[31]~62_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[31]~62 .lut_mask = 16'hF2D0;
defparam \ID_Registers|Read_Data_1_ID[31]~62 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[31]~65 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[31]~65_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout )) # (!\ID_Registers|Equal1~0_combout  & ((\ID_Registers|Read_Data_1_ID[31]~62_combout 
// )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[31]~62_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[31]~65_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[31]~65 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_1_ID[31]~65 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X47_Y28_N1
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[31]~65_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]));

// Location: LCCOMB_X48_Y28_N24
cycloneii_lcell_comb \EX_ALU|Mux0~1 (
// Equation(s):
// \EX_ALU|Mux0~1_combout  = (\EX_Forward_A|Mux24~0_combout  & (\EX_Forward_A|Mux0~0_combout )) # (!\EX_Forward_A|Mux24~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [31])))

	.dataa(\EX_Forward_A|Mux0~0_combout ),
	.datab(vcc),
	.datac(\ID_EX_Pipeline_Stage|Read_Data_1_EX [31]),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux0~1 .lut_mask = 16'hAAF0;
defparam \EX_ALU|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N2
cycloneii_lcell_comb \EX_ALU|Mux0~2 (
// Equation(s):
// \EX_ALU|Mux0~2_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[31]~5_combout  & ((\EX_ALU|Mux23~1_combout ) # ((\EX_ALU|Mux0~1_combout  & \EX_ALU|Mux31~0_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[31]~5_combout  & (\EX_ALU|Mux23~1_combout  & 
// ((\EX_ALU|Mux0~1_combout ) # (!\EX_ALU|Mux31~0_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[31]~5_combout ),
	.datab(\EX_ALU|Mux0~1_combout ),
	.datac(\EX_ALU|Mux31~0_combout ),
	.datad(\EX_ALU|Mux23~1_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux0~2 .lut_mask = 16'hEF80;
defparam \EX_ALU|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X49_Y25_N30
cycloneii_lcell_comb \EX_ALU|Add0~62 (
// Equation(s):
// \EX_ALU|Add0~62_combout  = \EX_Forward_A|Mux0~1_combout  $ (\EX_ALU|Add0~61  $ (\EX_ALU_Mux|ALU_Data_2_EX[31]~5_combout ))

	.dataa(vcc),
	.datab(\EX_Forward_A|Mux0~1_combout ),
	.datac(vcc),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[31]~5_combout ),
	.cin(\EX_ALU|Add0~61 ),
	.combout(\EX_ALU|Add0~62_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Add0~62 .lut_mask = 16'hC33C;
defparam \EX_ALU|Add0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N28
cycloneii_lcell_comb \EX_ALU|Mux0~3 (
// Equation(s):
// \EX_ALU|Mux0~3_combout  = (\EX_ALU|Mux0~2_combout  & ((\EX_ALU|Add1~62_combout ) # ((\EX_ALU|Mux31~0_combout )))) # (!\EX_ALU|Mux0~2_combout  & (((!\EX_ALU|Mux31~0_combout  & \EX_ALU|Add0~62_combout ))))

	.dataa(\EX_ALU|Add1~62_combout ),
	.datab(\EX_ALU|Mux0~2_combout ),
	.datac(\EX_ALU|Mux31~0_combout ),
	.datad(\EX_ALU|Add0~62_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux0~3 .lut_mask = 16'hCBC8;
defparam \EX_ALU|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y27_N26
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_2~26 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_2~26_combout  = \EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT13  $ (\EX_ALU|Mult0|auto_generated|op_2~25  $ (\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT13 ))

	.dataa(vcc),
	.datab(\EX_ALU|Mult0|auto_generated|mac_out6~DATAOUT13 ),
	.datac(vcc),
	.datad(\EX_ALU|Mult0|auto_generated|mac_out4~DATAOUT13 ),
	.cin(\EX_ALU|Mult0|auto_generated|op_2~25 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_2~26_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_2~26 .lut_mask = 16'hC33C;
defparam \EX_ALU|Mult0|auto_generated|op_2~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y27_N30
cycloneii_lcell_comb \EX_ALU|Mult0|auto_generated|op_1~26 (
// Equation(s):
// \EX_ALU|Mult0|auto_generated|op_1~26_combout  = \EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT31  $ (\EX_ALU|Mult0|auto_generated|op_1~25  $ (\EX_ALU|Mult0|auto_generated|op_2~26_combout ))

	.dataa(\EX_ALU|Mult0|auto_generated|mac_out2~DATAOUT31 ),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Mult0|auto_generated|op_2~26_combout ),
	.cin(\EX_ALU|Mult0|auto_generated|op_1~25 ),
	.combout(\EX_ALU|Mult0|auto_generated|op_1~26_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mult0|auto_generated|op_1~26 .lut_mask = 16'hA55A;
defparam \EX_ALU|Mult0|auto_generated|op_1~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X49_Y28_N22
cycloneii_lcell_comb \EX_ALU|Mux0~4 (
// Equation(s):
// \EX_ALU|Mux0~4_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|op_1~26_combout ) # ((\EX_ALU|Mux0~3_combout  & !\EX_ALU|Mux0~0_combout )))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & 
// (\EX_ALU|Mux0~3_combout  & (!\EX_ALU|Mux0~0_combout )))

	.dataa(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datab(\EX_ALU|Mux0~3_combout ),
	.datac(\EX_ALU|Mux0~0_combout ),
	.datad(\EX_ALU|Mult0|auto_generated|op_1~26_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux0~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux0~4 .lut_mask = 16'hAE0C;
defparam \EX_ALU|Mux0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X49_Y28_N23
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[31] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_ALU|Mux0~4_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]));

// Location: LCCOMB_X45_Y27_N26
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[31]~4 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[31]~4_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ) # ((\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout )))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout  & 
// (((!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & \ID_EX_Pipeline_Stage|Read_Data_2_EX [31]))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~0_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datad(\ID_EX_Pipeline_Stage|Read_Data_2_EX [31]),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[31]~4_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[31]~4 .lut_mask = 16'hCBC8;
defparam \EX_ALU_Mux|ALU_Data_2_EX[31]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y27_N28
cycloneii_lcell_comb \EX_ALU_Mux|ALU_Data_2_EX[31]~5 (
// Equation(s):
// \EX_ALU_Mux|ALU_Data_2_EX[31]~5_combout  = (\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[31]~4_combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]))) # (!\EX_ALU_Mux|ALU_Data_2_EX[31]~4_combout  & 
// (\ID_EX_Pipeline_Stage|Instruction_EX [15])))) # (!\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout  & (((\EX_ALU_Mux|ALU_Data_2_EX[31]~4_combout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[16]~1_combout ),
	.datab(\ID_EX_Pipeline_Stage|Instruction_EX [15]),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[31]~4_combout ),
	.cin(gnd),
	.combout(\EX_ALU_Mux|ALU_Data_2_EX[31]~5_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU_Mux|ALU_Data_2_EX[31]~5 .lut_mask = 16'hF588;
defparam \EX_ALU_Mux|ALU_Data_2_EX[31]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N0
cycloneii_lcell_comb \EX_ALU|LessThan0~1 (
// Equation(s):
// \EX_ALU|LessThan0~1_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout  & !\EX_Forward_A|Mux31~1_combout ))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[0]~3_combout ),
	.datab(\EX_Forward_A|Mux31~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(),
	.cout(\EX_ALU|LessThan0~1_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~1 .lut_mask = 16'h0022;
defparam \EX_ALU|LessThan0~1 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N2
cycloneii_lcell_comb \EX_ALU|LessThan0~3 (
// Equation(s):
// \EX_ALU|LessThan0~3_cout  = CARRY((\EX_Forward_A|Mux30~1_combout  & ((!\EX_ALU|LessThan0~1_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout ))) # (!\EX_Forward_A|Mux30~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout  & !\EX_ALU|LessThan0~1_cout 
// )))

	.dataa(\EX_Forward_A|Mux30~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[1]~65_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~1_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~3_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~3 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~3 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N4
cycloneii_lcell_comb \EX_ALU|LessThan0~5 (
// Equation(s):
// \EX_ALU|LessThan0~5_cout  = CARRY((\EX_Forward_A|Mux29~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[2]~63_combout  & !\EX_ALU|LessThan0~3_cout )) # (!\EX_Forward_A|Mux29~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[2]~63_combout ) # (!\EX_ALU|LessThan0~3_cout ))))

	.dataa(\EX_Forward_A|Mux29~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[2]~63_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~3_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~5_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~5 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~5 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N6
cycloneii_lcell_comb \EX_ALU|LessThan0~7 (
// Equation(s):
// \EX_ALU|LessThan0~7_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[3]~61_combout  & (\EX_Forward_A|Mux28~1_combout  & !\EX_ALU|LessThan0~5_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[3]~61_combout  & ((\EX_Forward_A|Mux28~1_combout ) # (!\EX_ALU|LessThan0~5_cout ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[3]~61_combout ),
	.datab(\EX_Forward_A|Mux28~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~5_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~7_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~7 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~7 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N8
cycloneii_lcell_comb \EX_ALU|LessThan0~9 (
// Equation(s):
// \EX_ALU|LessThan0~9_cout  = CARRY((\EX_Forward_A|Mux27~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[4]~59_combout  & !\EX_ALU|LessThan0~7_cout )) # (!\EX_Forward_A|Mux27~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[4]~59_combout ) # (!\EX_ALU|LessThan0~7_cout ))))

	.dataa(\EX_Forward_A|Mux27~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[4]~59_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~7_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~9_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~9 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~9 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N10
cycloneii_lcell_comb \EX_ALU|LessThan0~11 (
// Equation(s):
// \EX_ALU|LessThan0~11_cout  = CARRY((\EX_Forward_A|Mux26~1_combout  & ((!\EX_ALU|LessThan0~9_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[5]~57_combout ))) # (!\EX_Forward_A|Mux26~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[5]~57_combout  & !\EX_ALU|LessThan0~9_cout 
// )))

	.dataa(\EX_Forward_A|Mux26~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[5]~57_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~9_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~11_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~11 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N12
cycloneii_lcell_comb \EX_ALU|LessThan0~13 (
// Equation(s):
// \EX_ALU|LessThan0~13_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[6]~55_combout  & ((!\EX_ALU|LessThan0~11_cout ) # (!\EX_Forward_A|Mux25~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[6]~55_combout  & (!\EX_Forward_A|Mux25~1_combout  & 
// !\EX_ALU|LessThan0~11_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[6]~55_combout ),
	.datab(\EX_Forward_A|Mux25~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~11_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~13_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~13 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N14
cycloneii_lcell_comb \EX_ALU|LessThan0~15 (
// Equation(s):
// \EX_ALU|LessThan0~15_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[7]~53_combout  & (\EX_Forward_A|Mux24~2_combout  & !\EX_ALU|LessThan0~13_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[7]~53_combout  & ((\EX_Forward_A|Mux24~2_combout ) # (!\EX_ALU|LessThan0~13_cout 
// ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[7]~53_combout ),
	.datab(\EX_Forward_A|Mux24~2_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~13_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~15_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~15 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N16
cycloneii_lcell_comb \EX_ALU|LessThan0~17 (
// Equation(s):
// \EX_ALU|LessThan0~17_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[8]~51_combout  & ((!\EX_ALU|LessThan0~15_cout ) # (!\EX_Forward_A|Mux23~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[8]~51_combout  & (!\EX_Forward_A|Mux23~1_combout  & 
// !\EX_ALU|LessThan0~15_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[8]~51_combout ),
	.datab(\EX_Forward_A|Mux23~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~15_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~17_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~17 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N18
cycloneii_lcell_comb \EX_ALU|LessThan0~19 (
// Equation(s):
// \EX_ALU|LessThan0~19_cout  = CARRY((\EX_Forward_A|Mux22~1_combout  & ((!\EX_ALU|LessThan0~17_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[9]~49_combout ))) # (!\EX_Forward_A|Mux22~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[9]~49_combout  & 
// !\EX_ALU|LessThan0~17_cout )))

	.dataa(\EX_Forward_A|Mux22~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[9]~49_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~17_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~19_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~19 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N20
cycloneii_lcell_comb \EX_ALU|LessThan0~21 (
// Equation(s):
// \EX_ALU|LessThan0~21_cout  = CARRY((\EX_Forward_A|Mux21~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[10]~47_combout  & !\EX_ALU|LessThan0~19_cout )) # (!\EX_Forward_A|Mux21~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[10]~47_combout ) # (!\EX_ALU|LessThan0~19_cout 
// ))))

	.dataa(\EX_Forward_A|Mux21~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[10]~47_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~19_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~21_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~21 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N22
cycloneii_lcell_comb \EX_ALU|LessThan0~23 (
// Equation(s):
// \EX_ALU|LessThan0~23_cout  = CARRY((\EX_Forward_A|Mux20~1_combout  & ((!\EX_ALU|LessThan0~21_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[11]~45_combout ))) # (!\EX_Forward_A|Mux20~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[11]~45_combout  & 
// !\EX_ALU|LessThan0~21_cout )))

	.dataa(\EX_Forward_A|Mux20~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[11]~45_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~21_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~23_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~23 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N24
cycloneii_lcell_comb \EX_ALU|LessThan0~25 (
// Equation(s):
// \EX_ALU|LessThan0~25_cout  = CARRY((\EX_Forward_A|Mux19~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[12]~43_combout  & !\EX_ALU|LessThan0~23_cout )) # (!\EX_Forward_A|Mux19~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[12]~43_combout ) # (!\EX_ALU|LessThan0~23_cout 
// ))))

	.dataa(\EX_Forward_A|Mux19~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[12]~43_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~23_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~25_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~25 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N26
cycloneii_lcell_comb \EX_ALU|LessThan0~27 (
// Equation(s):
// \EX_ALU|LessThan0~27_cout  = CARRY((\EX_Forward_A|Mux18~1_combout  & ((!\EX_ALU|LessThan0~25_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[13]~41_combout ))) # (!\EX_Forward_A|Mux18~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[13]~41_combout  & 
// !\EX_ALU|LessThan0~25_cout )))

	.dataa(\EX_Forward_A|Mux18~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[13]~41_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~25_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~27_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~27 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N28
cycloneii_lcell_comb \EX_ALU|LessThan0~29 (
// Equation(s):
// \EX_ALU|LessThan0~29_cout  = CARRY((\EX_Forward_A|Mux17~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[14]~39_combout  & !\EX_ALU|LessThan0~27_cout )) # (!\EX_Forward_A|Mux17~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[14]~39_combout ) # (!\EX_ALU|LessThan0~27_cout 
// ))))

	.dataa(\EX_Forward_A|Mux17~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[14]~39_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~27_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~29_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~29 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~29 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y25_N30
cycloneii_lcell_comb \EX_ALU|LessThan0~31 (
// Equation(s):
// \EX_ALU|LessThan0~31_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  & (\EX_Forward_A|Mux16~1_combout  & !\EX_ALU|LessThan0~29_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout  & ((\EX_Forward_A|Mux16~1_combout ) # (!\EX_ALU|LessThan0~29_cout 
// ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[15]~37_combout ),
	.datab(\EX_Forward_A|Mux16~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~29_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~31_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~31 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~31 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N0
cycloneii_lcell_comb \EX_ALU|LessThan0~33 (
// Equation(s):
// \EX_ALU|LessThan0~33_cout  = CARRY((\EX_Forward_A|Mux15~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout  & !\EX_ALU|LessThan0~31_cout )) # (!\EX_Forward_A|Mux15~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout ) # (!\EX_ALU|LessThan0~31_cout 
// ))))

	.dataa(\EX_Forward_A|Mux15~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[16]~35_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~31_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~33_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~33 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~33 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N2
cycloneii_lcell_comb \EX_ALU|LessThan0~35 (
// Equation(s):
// \EX_ALU|LessThan0~35_cout  = CARRY((\EX_Forward_A|Mux14~1_combout  & ((!\EX_ALU|LessThan0~33_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[17]~33_combout ))) # (!\EX_Forward_A|Mux14~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[17]~33_combout  & 
// !\EX_ALU|LessThan0~33_cout )))

	.dataa(\EX_Forward_A|Mux14~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[17]~33_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~33_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~35_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~35 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~35 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N4
cycloneii_lcell_comb \EX_ALU|LessThan0~37 (
// Equation(s):
// \EX_ALU|LessThan0~37_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[18]~31_combout  & ((!\EX_ALU|LessThan0~35_cout ) # (!\EX_Forward_A|Mux13~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[18]~31_combout  & (!\EX_Forward_A|Mux13~1_combout  & 
// !\EX_ALU|LessThan0~35_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[18]~31_combout ),
	.datab(\EX_Forward_A|Mux13~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~35_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~37_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~37 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~37 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N6
cycloneii_lcell_comb \EX_ALU|LessThan0~39 (
// Equation(s):
// \EX_ALU|LessThan0~39_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[19]~29_combout  & (\EX_Forward_A|Mux12~1_combout  & !\EX_ALU|LessThan0~37_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[19]~29_combout  & ((\EX_Forward_A|Mux12~1_combout ) # (!\EX_ALU|LessThan0~37_cout 
// ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[19]~29_combout ),
	.datab(\EX_Forward_A|Mux12~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~37_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~39_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~39 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~39 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N8
cycloneii_lcell_comb \EX_ALU|LessThan0~41 (
// Equation(s):
// \EX_ALU|LessThan0~41_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[20]~27_combout  & ((!\EX_ALU|LessThan0~39_cout ) # (!\EX_Forward_A|Mux11~1_combout ))) # (!\EX_ALU_Mux|ALU_Data_2_EX[20]~27_combout  & (!\EX_Forward_A|Mux11~1_combout  & 
// !\EX_ALU|LessThan0~39_cout )))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[20]~27_combout ),
	.datab(\EX_Forward_A|Mux11~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~39_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~41_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~41 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~41 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N10
cycloneii_lcell_comb \EX_ALU|LessThan0~43 (
// Equation(s):
// \EX_ALU|LessThan0~43_cout  = CARRY((\EX_Forward_A|Mux10~1_combout  & ((!\EX_ALU|LessThan0~41_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[21]~25_combout ))) # (!\EX_Forward_A|Mux10~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[21]~25_combout  & 
// !\EX_ALU|LessThan0~41_cout )))

	.dataa(\EX_Forward_A|Mux10~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[21]~25_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~41_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~43_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~43 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~43 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N12
cycloneii_lcell_comb \EX_ALU|LessThan0~45 (
// Equation(s):
// \EX_ALU|LessThan0~45_cout  = CARRY((\EX_Forward_A|Mux9~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[22]~23_combout  & !\EX_ALU|LessThan0~43_cout )) # (!\EX_Forward_A|Mux9~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[22]~23_combout ) # (!\EX_ALU|LessThan0~43_cout 
// ))))

	.dataa(\EX_Forward_A|Mux9~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[22]~23_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~43_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~45_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~45 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~45 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N14
cycloneii_lcell_comb \EX_ALU|LessThan0~47 (
// Equation(s):
// \EX_ALU|LessThan0~47_cout  = CARRY((\EX_ALU_Mux|ALU_Data_2_EX[23]~21_combout  & (\EX_Forward_A|Mux8~1_combout  & !\EX_ALU|LessThan0~45_cout )) # (!\EX_ALU_Mux|ALU_Data_2_EX[23]~21_combout  & ((\EX_Forward_A|Mux8~1_combout ) # (!\EX_ALU|LessThan0~45_cout 
// ))))

	.dataa(\EX_ALU_Mux|ALU_Data_2_EX[23]~21_combout ),
	.datab(\EX_Forward_A|Mux8~1_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~45_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~47_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~47 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~47 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N16
cycloneii_lcell_comb \EX_ALU|LessThan0~49 (
// Equation(s):
// \EX_ALU|LessThan0~49_cout  = CARRY((\EX_Forward_A|Mux7~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[24]~19_combout  & !\EX_ALU|LessThan0~47_cout )) # (!\EX_Forward_A|Mux7~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[24]~19_combout ) # (!\EX_ALU|LessThan0~47_cout 
// ))))

	.dataa(\EX_Forward_A|Mux7~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[24]~19_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~47_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~49_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~49 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~49 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N18
cycloneii_lcell_comb \EX_ALU|LessThan0~51 (
// Equation(s):
// \EX_ALU|LessThan0~51_cout  = CARRY((\EX_Forward_A|Mux6~1_combout  & ((!\EX_ALU|LessThan0~49_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[25]~17_combout ))) # (!\EX_Forward_A|Mux6~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[25]~17_combout  & 
// !\EX_ALU|LessThan0~49_cout )))

	.dataa(\EX_Forward_A|Mux6~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[25]~17_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~49_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~51_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~51 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~51 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N20
cycloneii_lcell_comb \EX_ALU|LessThan0~53 (
// Equation(s):
// \EX_ALU|LessThan0~53_cout  = CARRY((\EX_Forward_A|Mux5~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[26]~15_combout  & !\EX_ALU|LessThan0~51_cout )) # (!\EX_Forward_A|Mux5~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[26]~15_combout ) # (!\EX_ALU|LessThan0~51_cout 
// ))))

	.dataa(\EX_Forward_A|Mux5~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[26]~15_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~51_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~53_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~53 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~53 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N22
cycloneii_lcell_comb \EX_ALU|LessThan0~55 (
// Equation(s):
// \EX_ALU|LessThan0~55_cout  = CARRY((\EX_Forward_A|Mux4~1_combout  & ((!\EX_ALU|LessThan0~53_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[27]~13_combout ))) # (!\EX_Forward_A|Mux4~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[27]~13_combout  & 
// !\EX_ALU|LessThan0~53_cout )))

	.dataa(\EX_Forward_A|Mux4~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[27]~13_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~53_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~55_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~55 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~55 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N24
cycloneii_lcell_comb \EX_ALU|LessThan0~57 (
// Equation(s):
// \EX_ALU|LessThan0~57_cout  = CARRY((\EX_Forward_A|Mux3~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[28]~11_combout  & !\EX_ALU|LessThan0~55_cout )) # (!\EX_Forward_A|Mux3~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[28]~11_combout ) # (!\EX_ALU|LessThan0~55_cout 
// ))))

	.dataa(\EX_Forward_A|Mux3~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[28]~11_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~55_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~57_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~57 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~57 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N26
cycloneii_lcell_comb \EX_ALU|LessThan0~59 (
// Equation(s):
// \EX_ALU|LessThan0~59_cout  = CARRY((\EX_Forward_A|Mux2~1_combout  & ((!\EX_ALU|LessThan0~57_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[29]~9_combout ))) # (!\EX_Forward_A|Mux2~1_combout  & (!\EX_ALU_Mux|ALU_Data_2_EX[29]~9_combout  & !\EX_ALU|LessThan0~57_cout 
// )))

	.dataa(\EX_Forward_A|Mux2~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[29]~9_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~57_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~59_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~59 .lut_mask = 16'h002B;
defparam \EX_ALU|LessThan0~59 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N28
cycloneii_lcell_comb \EX_ALU|LessThan0~61 (
// Equation(s):
// \EX_ALU|LessThan0~61_cout  = CARRY((\EX_Forward_A|Mux1~1_combout  & (\EX_ALU_Mux|ALU_Data_2_EX[30]~7_combout  & !\EX_ALU|LessThan0~59_cout )) # (!\EX_Forward_A|Mux1~1_combout  & ((\EX_ALU_Mux|ALU_Data_2_EX[30]~7_combout ) # (!\EX_ALU|LessThan0~59_cout 
// ))))

	.dataa(\EX_Forward_A|Mux1~1_combout ),
	.datab(\EX_ALU_Mux|ALU_Data_2_EX[30]~7_combout ),
	.datac(vcc),
	.datad(vcc),
	.cin(\EX_ALU|LessThan0~59_cout ),
	.combout(),
	.cout(\EX_ALU|LessThan0~61_cout ));
// synopsys translate_off
defparam \EX_ALU|LessThan0~61 .lut_mask = 16'h004D;
defparam \EX_ALU|LessThan0~61 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X44_Y24_N30
cycloneii_lcell_comb \EX_ALU|LessThan0~62 (
// Equation(s):
// \EX_ALU|LessThan0~62_combout  = (\EX_Forward_A|Mux0~1_combout  & ((\EX_ALU|LessThan0~61_cout ) # (!\EX_ALU_Mux|ALU_Data_2_EX[31]~5_combout ))) # (!\EX_Forward_A|Mux0~1_combout  & (\EX_ALU|LessThan0~61_cout  & !\EX_ALU_Mux|ALU_Data_2_EX[31]~5_combout ))

	.dataa(vcc),
	.datab(\EX_Forward_A|Mux0~1_combout ),
	.datac(vcc),
	.datad(\EX_ALU_Mux|ALU_Data_2_EX[31]~5_combout ),
	.cin(\EX_ALU|LessThan0~61_cout ),
	.combout(\EX_ALU|LessThan0~62_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|LessThan0~62 .lut_mask = 16'hC0FC;
defparam \EX_ALU|LessThan0~62 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N12
cycloneii_lcell_comb \EX_ALU|Mux31~3 (
// Equation(s):
// \EX_ALU|Mux31~3_combout  = (\EX_ALU|Mux31~2_combout  & (\EX_Forward_A|Mux0~1_combout  $ (\EX_ALU_Mux|ALU_Data_2_EX[31]~5_combout  $ (!\EX_ALU|LessThan0~62_combout ))))

	.dataa(\EX_Forward_A|Mux0~1_combout ),
	.datab(\EX_ALU|Mux31~2_combout ),
	.datac(\EX_ALU_Mux|ALU_Data_2_EX[31]~5_combout ),
	.datad(\EX_ALU|LessThan0~62_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~3_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~3 .lut_mask = 16'h4884;
defparam \EX_ALU|Mux31~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N10
cycloneii_lcell_comb \EX_ALU|Mux31~7 (
// Equation(s):
// \EX_ALU|Mux31~7_combout  = (\EX_ALU|Mux31~4_combout ) # ((\EX_ALU|Mux31~1_combout ) # ((\EX_ALU|Mux31~6_combout ) # (\EX_ALU|Mux31~3_combout )))

	.dataa(\EX_ALU|Mux31~4_combout ),
	.datab(\EX_ALU|Mux31~1_combout ),
	.datac(\EX_ALU|Mux31~6_combout ),
	.datad(\EX_ALU|Mux31~3_combout ),
	.cin(gnd),
	.combout(\EX_ALU|Mux31~7_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux31~7 .lut_mask = 16'hFFFE;
defparam \EX_ALU|Mux31~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y28_N21
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_ALU|Mux31~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]));

// Location: LCFF_X43_Y28_N23
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [0]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [0]));

// Location: LCCOMB_X41_Y24_N18
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~0 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~0_combout  = (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [22] & (((!\MEM_Data_Memory|Data_Memory~4_combout ) # (!\MEM_Data_Memory|Data_Memory~5_combout )) # (!\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0])))

	.dataa(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [22]),
	.datab(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [0]),
	.datac(\MEM_Data_Memory|Data_Memory~5_combout ),
	.datad(\MEM_Data_Memory|Data_Memory~4_combout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~0_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~0 .lut_mask = 16'h2AAA;
defparam \MEM_Data_Memory|Read_Data_MEM~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N15
cycloneii_lcell_ff \MEM_Data_Memory|Data_Memory_rtl_0_bypass[21] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\MEM_to_MEM_Forward|Write_Data_MUX_MEM[0]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [21]));

// Location: LCCOMB_X42_Y24_N14
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM~12 (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM~12_combout  = (!\MEM_Data_Memory|Read_Data_MEM~11_combout  & ((\MEM_Data_Memory|Read_Data_MEM~0_combout  & ((\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # 
// (!\MEM_Data_Memory|Read_Data_MEM~0_combout  & (\MEM_Data_Memory|Data_Memory_rtl_0_bypass [21]))))

	.dataa(\MEM_Data_Memory|Read_Data_MEM~11_combout ),
	.datab(\MEM_Data_Memory|Read_Data_MEM~0_combout ),
	.datac(\MEM_Data_Memory|Data_Memory_rtl_0_bypass [21]),
	.datad(\MEM_Data_Memory|Data_Memory_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM~12_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM~12 .lut_mask = 16'h5410;
defparam \MEM_Data_Memory|Read_Data_MEM~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y24_N8
cycloneii_lcell_comb \MEM_Data_Memory|Read_Data_MEM[0] (
// Equation(s):
// \MEM_Data_Memory|Read_Data_MEM [0] = (GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & (\MEM_Data_Memory|Read_Data_MEM~12_combout )) # (!GLOBAL(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ) & ((\MEM_Data_Memory|Read_Data_MEM [0])))

	.dataa(vcc),
	.datab(\MEM_Data_Memory|Read_Data_MEM~12_combout ),
	.datac(\MEM_Data_Memory|Read_Data_MEM [0]),
	.datad(\EX_MEM_Pipeline_Stage|MemRead_MEM~clkctrl_outclk ),
	.cin(gnd),
	.combout(\MEM_Data_Memory|Read_Data_MEM [0]),
	.cout());
// synopsys translate_off
defparam \MEM_Data_Memory|Read_Data_MEM[0] .lut_mask = 16'hCCF0;
defparam \MEM_Data_Memory|Read_Data_MEM[0] .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y24_N24
cycloneii_lcell_comb \MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder (
// Equation(s):
// \MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder_combout  = \MEM_Data_Memory|Read_Data_MEM [0]

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\MEM_Data_Memory|Read_Data_MEM [0]),
	.cin(gnd),
	.combout(\MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder .lut_mask = 16'hFF00;
defparam \MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y24_N25
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|Read_Data_WB[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\MEM_WB_Pipeline_Stage|Read_Data_WB[0]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|Read_Data_WB [0]));

// Location: LCCOMB_X43_Y28_N22
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[0]~0 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|Read_Data_WB [0]))) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|ALU_Result_WB [0]))

	.dataa(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.datab(vcc),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [0]),
	.datad(\MEM_WB_Pipeline_Stage|Read_Data_WB [0]),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[0]~0 .lut_mask = 16'hFA50;
defparam \WB_MemtoReg_Mux|Write_Data_WB[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X43_Y24_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[11] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [11]));

// Location: LCCOMB_X43_Y24_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[0]~0 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[0]~0_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [11])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [12] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0~portbdataout ))) # (!\ID_Registers|Register_File_rtl_0_bypass [12] & (\ID_Registers|Register_File_rtl_0_bypass [11]))))

	.dataa(\ID_Registers|Register_File~3_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [12]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [11]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a0~portbdataout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[0]~0 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[0]~64 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[0]~64_combout  = (!\ID_Registers|Equal0~1_combout  & ((\ID_Registers|Equal1~0_combout  & ((\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ))) # (!\ID_Registers|Equal1~0_combout  & (\ID_Registers|Read_Data_1_ID[0]~0_combout ))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\ID_Registers|Equal1~0_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[0]~0_combout ),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[0]~0_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[0]~64_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[0]~64 .lut_mask = 16'h5410;
defparam \ID_Registers|Read_Data_1_ID[0]~64 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X44_Y28_N25
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|Read_Data_1_EX[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Read_Data_1_ID[0]~64_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]));

// Location: LCCOMB_X45_Y28_N26
cycloneii_lcell_comb \EX_Forward_A|Mux31~1 (
// Equation(s):
// \EX_Forward_A|Mux31~1_combout  = (\EX_Forward_A|Mux24~0_combout  & (\EX_Forward_A|Mux31~0_combout )) # (!\EX_Forward_A|Mux24~0_combout  & ((\ID_EX_Pipeline_Stage|Read_Data_1_EX [0])))

	.dataa(\EX_Forward_A|Mux31~0_combout ),
	.datab(\ID_EX_Pipeline_Stage|Read_Data_1_EX [0]),
	.datac(vcc),
	.datad(\EX_Forward_A|Mux24~0_combout ),
	.cin(gnd),
	.combout(\EX_Forward_A|Mux31~1_combout ),
	.cout());
// synopsys translate_off
defparam \EX_Forward_A|Mux31~1 .lut_mask = 16'hAACC;
defparam \EX_Forward_A|Mux31~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N26
cycloneii_lcell_comb \EX_ALU|Mux28~2 (
// Equation(s):
// \EX_ALU|Mux28~2_combout  = (\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & ((\EX_ALU|Mult0|auto_generated|w569w [3]))) # (!\EX_ALU_Control|ALU_Control_EX[3]~2_combout  & (\EX_ALU|Mux28~1_combout ))

	.dataa(\EX_ALU|Mux28~1_combout ),
	.datab(\EX_ALU_Control|ALU_Control_EX[3]~2_combout ),
	.datac(vcc),
	.datad(\EX_ALU|Mult0|auto_generated|w569w [3]),
	.cin(gnd),
	.combout(\EX_ALU|Mux28~2_combout ),
	.cout());
// synopsys translate_off
defparam \EX_ALU|Mux28~2 .lut_mask = 16'hEE22;
defparam \EX_ALU|Mux28~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X50_Y25_N4
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|ALU_Result_MEM[3]~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|ALU_Result_MEM[3]~feeder_combout  = \EX_ALU|Mux28~2_combout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\EX_ALU|Mux28~2_combout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[3]~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|ALU_Result_MEM[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X50_Y25_N5
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|ALU_Result_MEM[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|ALU_Result_MEM[3]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]));

// Location: LCFF_X45_Y25_N11
cycloneii_lcell_ff \MEM_WB_Pipeline_Stage|ALU_Result_WB[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\MEM_WB_Pipeline_Stage|ALU_Result_WB [3]));

// Location: LCCOMB_X45_Y25_N10
cycloneii_lcell_comb \WB_MemtoReg_Mux|Write_Data_WB[3]~7 (
// Equation(s):
// \WB_MemtoReg_Mux|Write_Data_WB[3]~7_combout  = (\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & (\MEM_WB_Pipeline_Stage|Read_Data_WB [3])) # (!\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout  & ((\MEM_WB_Pipeline_Stage|ALU_Result_WB [3])))

	.dataa(vcc),
	.datab(\MEM_WB_Pipeline_Stage|Read_Data_WB [3]),
	.datac(\MEM_WB_Pipeline_Stage|ALU_Result_WB [3]),
	.datad(\MEM_WB_Pipeline_Stage|MemtoReg_WB~regout ),
	.cin(gnd),
	.combout(\WB_MemtoReg_Mux|Write_Data_WB[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \WB_MemtoReg_Mux|Write_Data_WB[3]~7 .lut_mask = 16'hCCF0;
defparam \WB_MemtoReg_Mux|Write_Data_WB[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_1_bypass[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[3]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_1_bypass [17]));

// Location: LCCOMB_X45_Y29_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[3]~14 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[3]~14_combout  = (\ID_Registers|Register_File~7_combout  & (((\ID_Registers|Register_File_rtl_1_bypass [17])))) # (!\ID_Registers|Register_File~7_combout  & ((\ID_Registers|Register_File_rtl_1_bypass [18] & 
// ((\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a3 ))) # (!\ID_Registers|Register_File_rtl_1_bypass [18] & (\ID_Registers|Register_File_rtl_1_bypass [17]))))

	.dataa(\ID_Registers|Register_File~7_combout ),
	.datab(\ID_Registers|Register_File_rtl_1_bypass [18]),
	.datac(\ID_Registers|Register_File_rtl_1_bypass [17]),
	.datad(\ID_Registers|Register_File_rtl_1|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[3]~14 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_2_ID[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_2_ID[3]~15 (
// Equation(s):
// \ID_Registers|Read_Data_2_ID[3]~15_combout  = (!\ID_Registers|Equal2~1_combout  & ((\ID_Registers|Equal3~0_combout  & (\WB_MemtoReg_Mux|Write_Data_WB[3]~7_combout )) # (!\ID_Registers|Equal3~0_combout  & ((\ID_Registers|Read_Data_2_ID[3]~14_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[3]~7_combout ),
	.datab(\ID_Registers|Equal3~0_combout ),
	.datac(\ID_Registers|Equal2~1_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[3]~14_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_2_ID[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_2_ID[3]~15 .lut_mask = 16'h0B08;
defparam \ID_Registers|Read_Data_2_ID[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N18
cycloneii_lcell_comb \Hazard_Handling_Unit|Equal19~0 (
// Equation(s):
// \Hazard_Handling_Unit|Equal19~0_combout  = \EX_MEM_Pipeline_Stage|Instruction_MEM [15] $ (\IF_ID_Pipeline_Stage|Instruction_ID [20])

	.dataa(vcc),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [20]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|Equal19~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|Equal19~0 .lut_mask = 16'h33CC;
defparam \Hazard_Handling_Unit|Equal19~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N20
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardD~0 (
// Equation(s):
// \Hazard_Handling_Unit|ForwardD~0_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [16] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [11] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [12] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [17])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [16] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [11] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [12] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [17]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [16]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [17]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardD~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardD~0 .lut_mask = 16'h8241;
defparam \Hazard_Handling_Unit|ForwardD~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N10
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardD~1 (
// Equation(s):
// \Hazard_Handling_Unit|ForwardD~1_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [18] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [13] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [14] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [19])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [18] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [13] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [14] $ (!\IF_ID_Pipeline_Stage|Instruction_ID [19]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [18]),
	.datab(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [19]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardD~1_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardD~1 .lut_mask = 16'h8241;
defparam \Hazard_Handling_Unit|ForwardD~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N24
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardD (
// Equation(s):
// \Hazard_Handling_Unit|ForwardD~combout  = (\Hazard_Handling_Unit|ForwardC~1_combout  & (!\Hazard_Handling_Unit|Equal19~0_combout  & (\Hazard_Handling_Unit|ForwardD~0_combout  & \Hazard_Handling_Unit|ForwardD~1_combout )))

	.dataa(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.datab(\Hazard_Handling_Unit|Equal19~0_combout ),
	.datac(\Hazard_Handling_Unit|ForwardD~0_combout ),
	.datad(\Hazard_Handling_Unit|ForwardD~1_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardD~combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardD .lut_mask = 16'h2000;
defparam \Hazard_Handling_Unit|ForwardD .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N4
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[18]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[18]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[18]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[18]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[18]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X45_Y29_N5
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[18] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[18]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [18]));

// Location: LCFF_X45_Y29_N19
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[17] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[3]~7_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [17]));

// Location: LCCOMB_X45_Y29_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[3]~14 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[3]~14_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [17])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [18] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a3 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [18] & (\ID_Registers|Register_File_rtl_0_bypass [17]))))

	.dataa(\ID_Registers|Register_File~3_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [18]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [17]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a3 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[3]~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[3]~14 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[3]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N26
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[3]~15 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[3]~15_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (\ID_Registers|Read_Data_1_ID[3]~14_combout )) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read 
// [1] & ((\WB_MemtoReg_Mux|Write_Data_WB[3]~7_combout ))))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (\ID_Registers|Read_Data_1_ID[3]~14_combout ))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datab(\ID_Registers|Read_Data_1_ID[3]~14_combout ),
	.datac(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datad(\WB_MemtoReg_Mux|Write_Data_WB[3]~7_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[3]~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[3]~15 .lut_mask = 16'hCEC4;
defparam \ID_Registers|Read_Data_1_ID[3]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N0
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardC~2 (
// Equation(s):
// \Hazard_Handling_Unit|ForwardC~2_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [22] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [12] & (\IF_ID_Pipeline_Stage|Instruction_ID [21] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [11])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [22] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [12] & (\IF_ID_Pipeline_Stage|Instruction_ID [21] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [11]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [22]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [21]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [12]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [11]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardC~2_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardC~2 .lut_mask = 16'h8421;
defparam \Hazard_Handling_Unit|ForwardC~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N4
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardC~3 (
// Equation(s):
// \Hazard_Handling_Unit|ForwardC~3_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [23] & (\EX_MEM_Pipeline_Stage|Instruction_MEM [13] & (\IF_ID_Pipeline_Stage|Instruction_ID [24] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [14])))) # 
// (!\IF_ID_Pipeline_Stage|Instruction_ID [23] & (!\EX_MEM_Pipeline_Stage|Instruction_MEM [13] & (\IF_ID_Pipeline_Stage|Instruction_ID [24] $ (!\EX_MEM_Pipeline_Stage|Instruction_MEM [14]))))

	.dataa(\IF_ID_Pipeline_Stage|Instruction_ID [23]),
	.datab(\IF_ID_Pipeline_Stage|Instruction_ID [24]),
	.datac(\EX_MEM_Pipeline_Stage|Instruction_MEM [14]),
	.datad(\EX_MEM_Pipeline_Stage|Instruction_MEM [13]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardC~3_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardC~3 .lut_mask = 16'h8241;
defparam \Hazard_Handling_Unit|ForwardC~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X43_Y28_N10
cycloneii_lcell_comb \Hazard_Handling_Unit|Equal18~0 (
// Equation(s):
// \Hazard_Handling_Unit|Equal18~0_combout  = \EX_MEM_Pipeline_Stage|Instruction_MEM [15] $ (\IF_ID_Pipeline_Stage|Instruction_ID [25])

	.dataa(\EX_MEM_Pipeline_Stage|Instruction_MEM [15]),
	.datab(vcc),
	.datac(vcc),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [25]),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|Equal18~0_combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|Equal18~0 .lut_mask = 16'h55AA;
defparam \Hazard_Handling_Unit|Equal18~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y28_N22
cycloneii_lcell_comb \Hazard_Handling_Unit|ForwardC (
// Equation(s):
// \Hazard_Handling_Unit|ForwardC~combout  = (\Hazard_Handling_Unit|ForwardC~1_combout  & (\Hazard_Handling_Unit|ForwardC~2_combout  & (\Hazard_Handling_Unit|ForwardC~3_combout  & !\Hazard_Handling_Unit|Equal18~0_combout )))

	.dataa(\Hazard_Handling_Unit|ForwardC~1_combout ),
	.datab(\Hazard_Handling_Unit|ForwardC~2_combout ),
	.datac(\Hazard_Handling_Unit|ForwardC~3_combout ),
	.datad(\Hazard_Handling_Unit|Equal18~0_combout ),
	.cin(gnd),
	.combout(\Hazard_Handling_Unit|ForwardC~combout ),
	.cout());
// synopsys translate_off
defparam \Hazard_Handling_Unit|ForwardC .lut_mask = 16'h0080;
defparam \Hazard_Handling_Unit|ForwardC .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N12
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~7 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~7_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3])) # (!\Hazard_Handling_Unit|ForwardC~combout  & (((\ID_Registers|Read_Data_1_ID[3]~15_combout  & 
// !\ID_Registers|Equal0~1_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.datab(\ID_Registers|Read_Data_1_ID[3]~15_combout ),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\Hazard_Handling_Unit|ForwardC~combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~7_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~7 .lut_mask = 16'hAA0C;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X45_Y29_N2
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~5 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~5_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~7_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3])) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// ((\ID_Registers|Read_Data_2_ID[3]~15_combout )))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [3]),
	.datab(\ID_Registers|Read_Data_2_ID[3]~15_combout ),
	.datac(\Hazard_Handling_Unit|ForwardD~combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[3]~7_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~5 .lut_mask = 16'h53AC;
defparam \ID_Read_data_Mux|Equal0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[6]~9 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[6]~9_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (\ID_Registers|Read_Data_1_ID[6]~8_combout )) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & ((\Hazard_Handling_Unit|ID_Register_Write_to_Read 
// [0] & ((\WB_MemtoReg_Mux|Write_Data_WB[6]~4_combout ))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (\ID_Registers|Read_Data_1_ID[6]~8_combout ))))

	.dataa(\ID_Registers|Read_Data_1_ID[6]~8_combout ),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[6]~4_combout ),
	.datac(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datad(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[6]~9 .lut_mask = 16'hACAA;
defparam \ID_Registers|Read_Data_1_ID[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N12
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~4 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~4_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6])))) # (!\Hazard_Handling_Unit|ForwardC~combout  & (!\ID_Registers|Equal0~1_combout  & 
// ((\ID_Registers|Read_Data_1_ID[6]~9_combout ))))

	.dataa(\Hazard_Handling_Unit|ForwardC~combout ),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.datad(\ID_Registers|Read_Data_1_ID[6]~9_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~4 .lut_mask = 16'hB1A0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y24_N2
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~2 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~2_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~4_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6])) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// ((\ID_Registers|Read_Data_2_ID[6]~9_combout )))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [6]),
	.datab(\ID_Registers|Read_Data_2_ID[6]~9_combout ),
	.datac(\Hazard_Handling_Unit|ForwardD~combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[6]~4_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~2 .lut_mask = 16'h53AC;
defparam \ID_Read_data_Mux|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N22
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[26]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[26]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[26]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[26]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[26]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X41_Y25_N23
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[26] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[26]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [26]));

// Location: LCFF_X41_Y25_N29
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[25] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[7]~5_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [25]));

// Location: LCCOMB_X41_Y25_N28
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[7]~10 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[7]~10_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [25])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [26] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a7 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [26] & (\ID_Registers|Register_File_rtl_0_bypass [25]))))

	.dataa(\ID_Registers|Register_File~3_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [26]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [25]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a7 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[7]~10_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[7]~10 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[7]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N24
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[7]~11 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[7]~11_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & ((\ID_Registers|Read_Data_1_ID[7]~10_combout ))) # 
// (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[7]~5_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (((\ID_Registers|Read_Data_1_ID[7]~10_combout ))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[7]~5_combout ),
	.datab(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datac(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datad(\ID_Registers|Read_Data_1_ID[7]~10_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[7]~11_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[7]~11 .lut_mask = 16'hFB08;
defparam \ID_Registers|Read_Data_1_ID[7]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~5 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~5_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7])))) # (!\Hazard_Handling_Unit|ForwardC~combout  & (!\ID_Registers|Equal0~1_combout  & 
// ((\ID_Registers|Read_Data_1_ID[7]~11_combout ))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.datac(\ID_Registers|Read_Data_1_ID[7]~11_combout ),
	.datad(\Hazard_Handling_Unit|ForwardC~combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~5 .lut_mask = 16'hCC50;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N8
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~3 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~3_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~5_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7])) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// ((\ID_Registers|Read_Data_2_ID[7]~11_combout )))))

	.dataa(\Hazard_Handling_Unit|ForwardD~combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [7]),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[7]~5_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[7]~11_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~3_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~3 .lut_mask = 16'h2D78;
defparam \ID_Read_data_Mux|Equal0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[4]~5 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[4]~5_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (((\ID_Registers|Read_Data_1_ID[4]~4_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & 
// ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[4]~2_combout )) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\ID_Registers|Read_Data_1_ID[4]~4_combout )))))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datab(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[4]~2_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[4]~4_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[4]~5 .lut_mask = 16'hFB40;
defparam \ID_Registers|Read_Data_1_ID[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N0
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~2 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~2_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4])) # (!\Hazard_Handling_Unit|ForwardC~combout  & (((!\ID_Registers|Equal0~1_combout  & 
// \ID_Registers|Read_Data_1_ID[4]~5_combout ))))

	.dataa(\Hazard_Handling_Unit|ForwardC~combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[4]~5_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~2 .lut_mask = 16'h8D88;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y29_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~0 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~0_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~2_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]))) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// (\ID_Registers|Read_Data_2_ID[4]~5_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[4]~5_combout ),
	.datab(\Hazard_Handling_Unit|ForwardD~combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [4]),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[4]~2_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~0 .lut_mask = 16'h1DE2;
defparam \ID_Read_data_Mux|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N16
cycloneii_lcell_comb \MEM_Branch_AND|PCSrc_MEM~1 (
// Equation(s):
// \MEM_Branch_AND|PCSrc_MEM~1_combout  = (!\ID_Read_data_Mux|Equal0~1_combout  & (!\ID_Read_data_Mux|Equal0~2_combout  & (!\ID_Read_data_Mux|Equal0~3_combout  & !\ID_Read_data_Mux|Equal0~0_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~1_combout ),
	.datab(\ID_Read_data_Mux|Equal0~2_combout ),
	.datac(\ID_Read_data_Mux|Equal0~3_combout ),
	.datad(\ID_Read_data_Mux|Equal0~0_combout ),
	.cin(gnd),
	.combout(\MEM_Branch_AND|PCSrc_MEM~1_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Branch_AND|PCSrc_MEM~1 .lut_mask = 16'h0001;
defparam \MEM_Branch_AND|PCSrc_MEM~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N26
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[16]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[16]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[16]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[16]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[16]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y25_N27
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[16] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[16]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [16]));

// Location: LCFF_X42_Y25_N17
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[15] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[2]~6_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [15]));

// Location: LCCOMB_X42_Y25_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[2]~12 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[2]~12_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [15])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [16] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a2 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [16] & (\ID_Registers|Register_File_rtl_0_bypass [15]))))

	.dataa(\ID_Registers|Register_File~3_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [16]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [15]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a2 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[2]~12_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[2]~12 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[2]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y25_N4
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[2]~13 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[2]~13_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (((\ID_Registers|Read_Data_1_ID[2]~12_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & 
// ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[2]~6_combout )) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\ID_Registers|Read_Data_1_ID[2]~12_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[2]~6_combout ),
	.datab(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datac(\ID_Registers|Read_Data_1_ID[2]~12_combout ),
	.datad(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[2]~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[2]~13 .lut_mask = 16'hE2F0;
defparam \ID_Registers|Read_Data_1_ID[2]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y25_N6
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~6 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~6_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2])) # (!\Hazard_Handling_Unit|ForwardC~combout  & (((!\ID_Registers|Equal0~1_combout  & 
// \ID_Registers|Read_Data_1_ID[2]~13_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.datab(\Hazard_Handling_Unit|ForwardC~combout ),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[2]~13_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~6_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~6 .lut_mask = 16'h8B88;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N2
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~4 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~4_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~6_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2])) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// ((\ID_Registers|Read_Data_2_ID[2]~13_combout )))))

	.dataa(\Hazard_Handling_Unit|ForwardD~combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [2]),
	.datac(\ID_Registers|Read_Data_2_ID[2]~13_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[2]~6_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~4_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~4 .lut_mask = 16'h27D8;
defparam \ID_Read_data_Mux|Equal0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N20
cycloneii_lcell_comb \MEM_Branch_AND|PCSrc_MEM~2 (
// Equation(s):
// \MEM_Branch_AND|PCSrc_MEM~2_combout  = (\MEM_Branch_AND|PCSrc_MEM~0_combout  & (!\ID_Read_data_Mux|Equal0~5_combout  & (\MEM_Branch_AND|PCSrc_MEM~1_combout  & !\ID_Read_data_Mux|Equal0~4_combout )))

	.dataa(\MEM_Branch_AND|PCSrc_MEM~0_combout ),
	.datab(\ID_Read_data_Mux|Equal0~5_combout ),
	.datac(\MEM_Branch_AND|PCSrc_MEM~1_combout ),
	.datad(\ID_Read_data_Mux|Equal0~4_combout ),
	.cin(gnd),
	.combout(\MEM_Branch_AND|PCSrc_MEM~2_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Branch_AND|PCSrc_MEM~2 .lut_mask = 16'h0020;
defparam \MEM_Branch_AND|PCSrc_MEM~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y27_N18
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[17]~35 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[17]~35_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & ((\ID_Registers|Read_Data_1_ID[17]~34_combout ))) # 
// (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (((\ID_Registers|Read_Data_1_ID[17]~34_combout ))))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[17]~17_combout ),
	.datac(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datad(\ID_Registers|Read_Data_1_ID[17]~34_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[17]~35_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[17]~35 .lut_mask = 16'hFD08;
defparam \ID_Registers|Read_Data_1_ID[17]~35 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17])) # (!\Hazard_Handling_Unit|ForwardC~combout  & (((!\ID_Registers|Equal0~1_combout  & 
// \ID_Registers|Read_Data_1_ID[17]~35_combout ))))

	.dataa(\Hazard_Handling_Unit|ForwardC~combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.datac(\ID_Registers|Equal0~1_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[17]~35_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17 .lut_mask = 16'h8D88;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N4
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~13 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~13_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]))) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// (\ID_Registers|Read_Data_2_ID[17]~35_combout ))))

	.dataa(\ID_Registers|Read_Data_2_ID[17]~35_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [17]),
	.datac(\Hazard_Handling_Unit|ForwardD~combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[17]~17_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~13_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~13 .lut_mask = 16'h35CA;
defparam \ID_Read_data_Mux|Equal0~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y27_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[18]~37 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[18]~37_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (((\ID_Registers|Read_Data_1_ID[18]~36_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & 
// ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout )) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\ID_Registers|Read_Data_1_ID[18]~36_combout )))))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[18]~18_combout ),
	.datac(\ID_Registers|Read_Data_1_ID[18]~36_combout ),
	.datad(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[18]~37_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[18]~37 .lut_mask = 16'hE4F0;
defparam \ID_Registers|Read_Data_1_ID[18]~37 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N18
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18])) # (!\Hazard_Handling_Unit|ForwardC~combout  & (((!\ID_Registers|Equal0~1_combout  & 
// \ID_Registers|Read_Data_1_ID[18]~37_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\Hazard_Handling_Unit|ForwardC~combout ),
	.datad(\ID_Registers|Read_Data_1_ID[18]~37_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18 .lut_mask = 16'hA3A0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y26_N12
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~14 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~14_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & ((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]))) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// (\ID_Registers|Read_Data_2_ID[18]~37_combout ))))

	.dataa(\Hazard_Handling_Unit|ForwardD~combout ),
	.datab(\ID_Registers|Read_Data_2_ID[18]~37_combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [18]),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[18]~18_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~14_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~14 .lut_mask = 16'h1BE4;
defparam \ID_Read_data_Mux|Equal0~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X47_Y28_N8
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[19]~39 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[19]~39_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (((\ID_Registers|Read_Data_1_ID[19]~38_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & 
// ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout )) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\ID_Registers|Read_Data_1_ID[19]~38_combout )))))

	.dataa(\WB_MemtoReg_Mux|Write_Data_WB[19]~19_combout ),
	.datab(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datac(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datad(\ID_Registers|Read_Data_1_ID[19]~38_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[19]~39_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[19]~39 .lut_mask = 16'hEF20;
defparam \ID_Registers|Read_Data_1_ID[19]~39 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N10
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19])) # (!\Hazard_Handling_Unit|ForwardC~combout  & (((!\ID_Registers|Equal0~1_combout  & 
// \ID_Registers|Read_Data_1_ID[19]~39_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\Hazard_Handling_Unit|ForwardC~combout ),
	.datad(\ID_Registers|Read_Data_1_ID[19]~39_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19 .lut_mask = 16'hA3A0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N0
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~15 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~15_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19])) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// ((\ID_Registers|Read_Data_2_ID[19]~39_combout )))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [19]),
	.datab(\ID_Registers|Read_Data_2_ID[19]~39_combout ),
	.datac(\Hazard_Handling_Unit|ForwardD~combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[19]~19_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~15_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~15 .lut_mask = 16'h53AC;
defparam \ID_Read_data_Mux|Equal0~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N22
cycloneii_lcell_comb \MEM_Branch_AND|PCSrc_MEM~6 (
// Equation(s):
// \MEM_Branch_AND|PCSrc_MEM~6_combout  = (!\ID_Read_data_Mux|Equal0~12_combout  & (!\ID_Read_data_Mux|Equal0~13_combout  & (!\ID_Read_data_Mux|Equal0~14_combout  & !\ID_Read_data_Mux|Equal0~15_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~12_combout ),
	.datab(\ID_Read_data_Mux|Equal0~13_combout ),
	.datac(\ID_Read_data_Mux|Equal0~14_combout ),
	.datad(\ID_Read_data_Mux|Equal0~15_combout ),
	.cin(gnd),
	.combout(\MEM_Branch_AND|PCSrc_MEM~6_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Branch_AND|PCSrc_MEM~6 .lut_mask = 16'h0001;
defparam \MEM_Branch_AND|PCSrc_MEM~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y29_N30
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[31]~63 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[31]~63_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & ((\ID_Registers|Read_Data_1_ID[31]~62_combout ))) # 
// (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (((\ID_Registers|Read_Data_1_ID[31]~62_combout ))))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datab(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[31]~31_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[31]~62_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[31]~63_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[31]~63 .lut_mask = 16'hFD20;
defparam \ID_Registers|Read_Data_1_ID[31]~63 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N28
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31])) # (!\Hazard_Handling_Unit|ForwardC~combout  & (((!\ID_Registers|Equal0~1_combout  & 
// \ID_Registers|Read_Data_1_ID[31]~63_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\Hazard_Handling_Unit|ForwardC~combout ),
	.datad(\ID_Registers|Read_Data_1_ID[31]~63_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31 .lut_mask = 16'hA3A0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~27 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~27_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31])) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// ((\ID_Registers|Read_Data_2_ID[31]~63_combout )))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [31]),
	.datab(\Hazard_Handling_Unit|ForwardD~combout ),
	.datac(\ID_Registers|Read_Data_2_ID[31]~63_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[31]~31_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~27_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~27 .lut_mask = 16'h47B8;
defparam \ID_Read_data_Mux|Equal0~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N6
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[28]~57 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[28]~57_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & ((\ID_Registers|Read_Data_1_ID[28]~56_combout ))) # 
// (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (((\ID_Registers|Read_Data_1_ID[28]~56_combout ))))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datab(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[28]~28_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[28]~56_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[28]~57_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[28]~57 .lut_mask = 16'hFD20;
defparam \ID_Registers|Read_Data_1_ID[28]~57 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N16
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (((\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28])))) # (!\Hazard_Handling_Unit|ForwardC~combout  & (!\ID_Registers|Equal0~1_combout  & 
// ((\ID_Registers|Read_Data_1_ID[28]~57_combout ))))

	.dataa(\ID_Registers|Equal0~1_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.datac(\Hazard_Handling_Unit|ForwardC~combout ),
	.datad(\ID_Registers|Read_Data_1_ID[28]~57_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28 .lut_mask = 16'hC5C0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X44_Y28_N14
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~24 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~24_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28])) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// ((\ID_Registers|Read_Data_2_ID[28]~57_combout )))))

	.dataa(\Hazard_Handling_Unit|ForwardD~combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [28]),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[28]~28_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[28]~57_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~24_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~24 .lut_mask = 16'h2D78;
defparam \ID_Read_data_Mux|Equal0~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N6
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~26 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~26_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30])) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// ((\ID_Registers|Read_Data_2_ID[30]~61_combout )))))

	.dataa(\ID_Read_data_Mux|Read_Data_1_MUX_ID[30]~30_combout ),
	.datab(\Hazard_Handling_Unit|ForwardD~combout ),
	.datac(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [30]),
	.datad(\ID_Registers|Read_Data_2_ID[30]~61_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~26 .lut_mask = 16'h596A;
defparam \ID_Read_data_Mux|Equal0~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N20
cycloneii_lcell_comb \MEM_Branch_AND|PCSrc_MEM~9 (
// Equation(s):
// \MEM_Branch_AND|PCSrc_MEM~9_combout  = (!\ID_Read_data_Mux|Equal0~25_combout  & (!\ID_Read_data_Mux|Equal0~27_combout  & (!\ID_Read_data_Mux|Equal0~24_combout  & !\ID_Read_data_Mux|Equal0~26_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~25_combout ),
	.datab(\ID_Read_data_Mux|Equal0~27_combout ),
	.datac(\ID_Read_data_Mux|Equal0~24_combout ),
	.datad(\ID_Read_data_Mux|Equal0~26_combout ),
	.cin(gnd),
	.combout(\MEM_Branch_AND|PCSrc_MEM~9_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Branch_AND|PCSrc_MEM~9 .lut_mask = 16'h0001;
defparam \MEM_Branch_AND|PCSrc_MEM~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N8
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~23 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~23_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27])) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// ((\ID_Registers|Read_Data_2_ID[27]~55_combout )))))

	.dataa(\ID_Read_data_Mux|Read_Data_1_MUX_ID[27]~27_combout ),
	.datab(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [27]),
	.datac(\Hazard_Handling_Unit|ForwardD~combout ),
	.datad(\ID_Registers|Read_Data_2_ID[27]~55_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~23_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~23 .lut_mask = 16'h656A;
defparam \ID_Read_data_Mux|Equal0~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[26]~53 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[26]~53_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (((\ID_Registers|Read_Data_1_ID[26]~52_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & 
// ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout )) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\ID_Registers|Read_Data_1_ID[26]~52_combout )))))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datab(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datac(\WB_MemtoReg_Mux|Write_Data_WB[26]~26_combout ),
	.datad(\ID_Registers|Read_Data_1_ID[26]~52_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[26]~53_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[26]~53 .lut_mask = 16'hFB40;
defparam \ID_Registers|Read_Data_1_ID[26]~53 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N6
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26])) # (!\Hazard_Handling_Unit|ForwardC~combout  & (((!\ID_Registers|Equal0~1_combout  & 
// \ID_Registers|Read_Data_1_ID[26]~53_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\Hazard_Handling_Unit|ForwardC~combout ),
	.datad(\ID_Registers|Read_Data_1_ID[26]~53_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26 .lut_mask = 16'hA3A0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y27_N4
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~22 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~22_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26])) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// ((\ID_Registers|Read_Data_2_ID[26]~53_combout )))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [26]),
	.datab(\Hazard_Handling_Unit|ForwardD~combout ),
	.datac(\ID_Registers|Read_Data_2_ID[26]~53_combout ),
	.datad(\ID_Read_data_Mux|Read_Data_1_MUX_ID[26]~26_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~22_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~22 .lut_mask = 16'h47B8;
defparam \ID_Read_data_Mux|Equal0~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N26
cycloneii_lcell_comb \ID_Registers|Register_File_rtl_0_bypass[62]~feeder (
// Equation(s):
// \ID_Registers|Register_File_rtl_0_bypass[62]~feeder_combout  = VCC

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(vcc),
	.cin(gnd),
	.combout(\ID_Registers|Register_File_rtl_0_bypass[62]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Register_File_rtl_0_bypass[62]~feeder .lut_mask = 16'hFFFF;
defparam \ID_Registers|Register_File_rtl_0_bypass[62]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X48_Y28_N27
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[62] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Registers|Register_File_rtl_0_bypass[62]~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [62]));

// Location: LCFF_X48_Y28_N1
cycloneii_lcell_ff \ID_Registers|Register_File_rtl_0_bypass[61] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(gnd),
	.sdata(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.aclr(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_Registers|Register_File_rtl_0_bypass [61]));

// Location: LCCOMB_X48_Y28_N0
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[25]~50 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[25]~50_combout  = (\ID_Registers|Register_File~3_combout  & (((\ID_Registers|Register_File_rtl_0_bypass [61])))) # (!\ID_Registers|Register_File~3_combout  & ((\ID_Registers|Register_File_rtl_0_bypass [62] & 
// ((\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a25 ))) # (!\ID_Registers|Register_File_rtl_0_bypass [62] & (\ID_Registers|Register_File_rtl_0_bypass [61]))))

	.dataa(\ID_Registers|Register_File~3_combout ),
	.datab(\ID_Registers|Register_File_rtl_0_bypass [62]),
	.datac(\ID_Registers|Register_File_rtl_0_bypass [61]),
	.datad(\ID_Registers|Register_File_rtl_0|auto_generated|ram_block1a25 ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[25]~50_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[25]~50 .lut_mask = 16'hF4B0;
defparam \ID_Registers|Read_Data_1_ID[25]~50 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X48_Y28_N16
cycloneii_lcell_comb \ID_Registers|Read_Data_1_ID[25]~51 (
// Equation(s):
// \ID_Registers|Read_Data_1_ID[25]~51_combout  = (\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & ((\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & ((\ID_Registers|Read_Data_1_ID[25]~50_combout ))) # 
// (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [1] & (\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout )))) # (!\Hazard_Handling_Unit|ID_Register_Write_to_Read [0] & (((\ID_Registers|Read_Data_1_ID[25]~50_combout ))))

	.dataa(\Hazard_Handling_Unit|ID_Register_Write_to_Read [0]),
	.datab(\WB_MemtoReg_Mux|Write_Data_WB[25]~25_combout ),
	.datac(\Hazard_Handling_Unit|ID_Register_Write_to_Read [1]),
	.datad(\ID_Registers|Read_Data_1_ID[25]~50_combout ),
	.cin(gnd),
	.combout(\ID_Registers|Read_Data_1_ID[25]~51_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Registers|Read_Data_1_ID[25]~51 .lut_mask = 16'hFD08;
defparam \ID_Registers|Read_Data_1_ID[25]~51 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N24
cycloneii_lcell_comb \ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25 (
// Equation(s):
// \ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25_combout  = (\Hazard_Handling_Unit|ForwardC~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25])) # (!\Hazard_Handling_Unit|ForwardC~combout  & (((!\ID_Registers|Equal0~1_combout  & 
// \ID_Registers|Read_Data_1_ID[25]~51_combout ))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.datab(\ID_Registers|Equal0~1_combout ),
	.datac(\Hazard_Handling_Unit|ForwardC~combout ),
	.datad(\ID_Registers|Read_Data_1_ID[25]~51_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25 .lut_mask = 16'hA3A0;
defparam \ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N2
cycloneii_lcell_comb \ID_Read_data_Mux|Equal0~21 (
// Equation(s):
// \ID_Read_data_Mux|Equal0~21_combout  = \ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25_combout  $ (((\Hazard_Handling_Unit|ForwardD~combout  & (\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25])) # (!\Hazard_Handling_Unit|ForwardD~combout  & 
// ((\ID_Registers|Read_Data_2_ID[25]~51_combout )))))

	.dataa(\EX_MEM_Pipeline_Stage|ALU_Result_MEM [25]),
	.datab(\Hazard_Handling_Unit|ForwardD~combout ),
	.datac(\ID_Read_data_Mux|Read_Data_1_MUX_ID[25]~25_combout ),
	.datad(\ID_Registers|Read_Data_2_ID[25]~51_combout ),
	.cin(gnd),
	.combout(\ID_Read_data_Mux|Equal0~21_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Read_data_Mux|Equal0~21 .lut_mask = 16'h4B78;
defparam \ID_Read_data_Mux|Equal0~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N26
cycloneii_lcell_comb \MEM_Branch_AND|PCSrc_MEM~8 (
// Equation(s):
// \MEM_Branch_AND|PCSrc_MEM~8_combout  = (!\ID_Read_data_Mux|Equal0~20_combout  & (!\ID_Read_data_Mux|Equal0~23_combout  & (!\ID_Read_data_Mux|Equal0~22_combout  & !\ID_Read_data_Mux|Equal0~21_combout )))

	.dataa(\ID_Read_data_Mux|Equal0~20_combout ),
	.datab(\ID_Read_data_Mux|Equal0~23_combout ),
	.datac(\ID_Read_data_Mux|Equal0~22_combout ),
	.datad(\ID_Read_data_Mux|Equal0~21_combout ),
	.cin(gnd),
	.combout(\MEM_Branch_AND|PCSrc_MEM~8_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Branch_AND|PCSrc_MEM~8 .lut_mask = 16'h0001;
defparam \MEM_Branch_AND|PCSrc_MEM~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X41_Y26_N30
cycloneii_lcell_comb \MEM_Branch_AND|PCSrc_MEM~10 (
// Equation(s):
// \MEM_Branch_AND|PCSrc_MEM~10_combout  = (\MEM_Branch_AND|PCSrc_MEM~7_combout  & (\MEM_Branch_AND|PCSrc_MEM~6_combout  & (\MEM_Branch_AND|PCSrc_MEM~9_combout  & \MEM_Branch_AND|PCSrc_MEM~8_combout )))

	.dataa(\MEM_Branch_AND|PCSrc_MEM~7_combout ),
	.datab(\MEM_Branch_AND|PCSrc_MEM~6_combout ),
	.datac(\MEM_Branch_AND|PCSrc_MEM~9_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~8_combout ),
	.cin(gnd),
	.combout(\MEM_Branch_AND|PCSrc_MEM~10_combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Branch_AND|PCSrc_MEM~10 .lut_mask = 16'h8000;
defparam \MEM_Branch_AND|PCSrc_MEM~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X40_Y26_N28
cycloneii_lcell_comb \MEM_Branch_AND|PCSrc_MEM (
// Equation(s):
// \MEM_Branch_AND|PCSrc_MEM~combout  = (\MEM_Branch_AND|PCSrc_MEM~5_combout  & (\ID_Control|Decoder0~3_combout  & (\MEM_Branch_AND|PCSrc_MEM~2_combout  & \MEM_Branch_AND|PCSrc_MEM~10_combout )))

	.dataa(\MEM_Branch_AND|PCSrc_MEM~5_combout ),
	.datab(\ID_Control|Decoder0~3_combout ),
	.datac(\MEM_Branch_AND|PCSrc_MEM~2_combout ),
	.datad(\MEM_Branch_AND|PCSrc_MEM~10_combout ),
	.cin(gnd),
	.combout(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cout());
// synopsys translate_off
defparam \MEM_Branch_AND|PCSrc_MEM .lut_mask = 16'h8000;
defparam \MEM_Branch_AND|PCSrc_MEM .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X36_Y28_N22
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[3]~27 (
// Equation(s):
// \IF_PC_Reg|PC_IF[3]~27_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & (\EX_PC_Add|Branch_Dest_EX[3]~2_combout )) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Add|PC_Plus_4_IF[3]~2_combout )))

	.dataa(\EX_PC_Add|Branch_Dest_EX[3]~2_combout ),
	.datab(\IF_PC_Add|PC_Plus_4_IF[3]~2_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[3]~27_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[3]~27 .lut_mask = 16'hAACC;
defparam \IF_PC_Reg|PC_IF[3]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N23
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[3] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[3]~27_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [1]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [3]));

// Location: LCFF_X35_Y28_N11
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|PC_Plus_4_ID[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [6]));

// Location: LCCOMB_X35_Y26_N20
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[6]~29 (
// Equation(s):
// \IF_PC_Reg|PC_IF[6]~29_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[6]~8_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[6]~8_combout ),
	.datab(\EX_PC_Add|Branch_Dest_EX[6]~8_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[6]~29 .lut_mask = 16'hCCAA;
defparam \IF_PC_Reg|PC_IF[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N21
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[6] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[6]~29_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [4]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [6]));

// Location: LCCOMB_X35_Y29_N4
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~3 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~3_combout  = (!\IF_PC_Reg|PC_IF [0] & !\IF_PC_Reg|PC_IF [6])

	.dataa(vcc),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\IF_PC_Reg|PC_IF [6]),
	.datad(vcc),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~3_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~3 .lut_mask = 16'h0303;
defparam \IF_Instruction_Memory|Instruction_Memory~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N0
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~26 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~26_combout  = (!\IF_PC_Reg|PC_IF [4] & ((\IF_PC_Reg|PC_IF [3] & (!\IF_PC_Reg|PC_IF [2] & !\IF_PC_Reg|PC_IF [7])) # (!\IF_PC_Reg|PC_IF [3] & (\IF_PC_Reg|PC_IF [2] & \IF_PC_Reg|PC_IF [7]))))

	.dataa(\IF_PC_Reg|PC_IF [3]),
	.datab(\IF_PC_Reg|PC_IF [2]),
	.datac(\IF_PC_Reg|PC_IF [7]),
	.datad(\IF_PC_Reg|PC_IF [4]),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~26_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~26 .lut_mask = 16'h0042;
defparam \IF_Instruction_Memory|Instruction_Memory~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y29_N18
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_Memory~27 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_Memory~27_combout  = (\IF_PC_Reg|PC_IF [5] & ((\IF_Instruction_Memory|Instruction_Memory~25_combout ) # ((\IF_Instruction_Memory|Instruction_Memory~3_combout  & \IF_Instruction_Memory|Instruction_Memory~26_combout ))))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~25_combout ),
	.datab(\IF_Instruction_Memory|Instruction_Memory~3_combout ),
	.datac(\IF_PC_Reg|PC_IF [5]),
	.datad(\IF_Instruction_Memory|Instruction_Memory~26_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_Memory~27_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_Memory~27 .lut_mask = 16'hE0A0;
defparam \IF_Instruction_Memory|Instruction_Memory~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X39_Y29_N0
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[5]~41 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[5]~41_combout  = (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_Instruction_Memory|Instruction_IF[22]~7_combout  & ((\IF_Instruction_Memory|Instruction_Memory~24_combout ) # 
// (\IF_Instruction_Memory|Instruction_Memory~27_combout ))))

	.dataa(\IF_Instruction_Memory|Instruction_Memory~24_combout ),
	.datab(\IF_Instruction_Memory|Instruction_Memory~27_combout ),
	.datac(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[5]~41_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[5]~41 .lut_mask = 16'h0E00;
defparam \IF_Instruction_Memory|Instruction_IF[5]~41 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y29_N1
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[5] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[5]~41_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [5]));

// Location: LCCOMB_X36_Y28_N8
cycloneii_lcell_comb \IF_PC_Reg|PC_IF[7]~25 (
// Equation(s):
// \IF_PC_Reg|PC_IF[7]~25_combout  = (\MEM_Branch_AND|PCSrc_MEM~combout  & ((\EX_PC_Add|Branch_Dest_EX[7]~10_combout ))) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ))

	.dataa(\IF_PC_Add|PC_Plus_4_IF[7]~10_combout ),
	.datab(\EX_PC_Add|Branch_Dest_EX[7]~10_combout ),
	.datac(vcc),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Reg|PC_IF[7]~25_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Reg|PC_IF[7]~25 .lut_mask = 16'hCCAA;
defparam \IF_PC_Reg|PC_IF[7]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X36_Y28_N9
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[7] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Reg|PC_IF[7]~25_combout ),
	.sdata(\IF_ID_Pipeline_Stage|Instruction_ID [5]),
	.aclr(gnd),
	.sclr(gnd),
	.sload(\ID_Control|Decoder0~2_combout ),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [7]));

// Location: LCCOMB_X39_Y28_N0
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[29]~10 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[29]~10_combout  = (!\IF_PC_Reg|PC_IF [6] & (\IF_PC_Reg|PC_IF [7] & (\IF_Instruction_Memory|Instruction_IF[29]~9_combout  & \IF_Instruction_Memory|Instruction_IF[29]~8_combout )))

	.dataa(\IF_PC_Reg|PC_IF [6]),
	.datab(\IF_PC_Reg|PC_IF [7]),
	.datac(\IF_Instruction_Memory|Instruction_IF[29]~9_combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[29]~8_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[29]~10_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[29]~10 .lut_mask = 16'h4000;
defparam \IF_Instruction_Memory|Instruction_IF[29]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y28_N1
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[29] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[29]~10_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [29]));

// Location: LCCOMB_X42_Y29_N22
cycloneii_lcell_comb \ID_Control|Decoder0~1 (
// Equation(s):
// \ID_Control|Decoder0~1_combout  = (!\IF_ID_Pipeline_Stage|Instruction_ID [29] & !\IF_ID_Pipeline_Stage|Instruction_ID [31])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~1 .lut_mask = 16'h000F;
defparam \ID_Control|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N4
cycloneii_lcell_comb \ID_Control|Decoder0~2 (
// Equation(s):
// \ID_Control|Decoder0~2_combout  = (!\Hazard_Handling_Unit|PC_Enable~6_combout  & (\ID_Control|Decoder0~1_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [27] & !\IF_ID_Pipeline_Stage|Instruction_ID [28])))

	.dataa(\Hazard_Handling_Unit|PC_Enable~6_combout ),
	.datab(\ID_Control|Decoder0~1_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~2 .lut_mask = 16'h0040;
defparam \ID_Control|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X35_Y26_N2
cycloneii_lcell_comb \IF_PC_Mux|Next_PC_IF[0]~0 (
// Equation(s):
// \IF_PC_Mux|Next_PC_IF[0]~0_combout  = (!\ID_Control|Decoder0~2_combout  & ((\MEM_Branch_AND|PCSrc_MEM~combout  & (\IF_ID_Pipeline_Stage|PC_Plus_4_ID [0])) # (!\MEM_Branch_AND|PCSrc_MEM~combout  & ((\IF_PC_Reg|PC_IF [0])))))

	.dataa(\IF_ID_Pipeline_Stage|PC_Plus_4_ID [0]),
	.datab(\ID_Control|Decoder0~2_combout ),
	.datac(\IF_PC_Reg|PC_IF [0]),
	.datad(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.cin(gnd),
	.combout(\IF_PC_Mux|Next_PC_IF[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \IF_PC_Mux|Next_PC_IF[0]~0 .lut_mask = 16'h2230;
defparam \IF_PC_Mux|Next_PC_IF[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X35_Y26_N3
cycloneii_lcell_ff \IF_PC_Reg|PC_IF[0] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_PC_Mux|Next_PC_IF[0]~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_PC_Reg|PC_IF [0]));

// Location: LCCOMB_X39_Y29_N2
cycloneii_lcell_comb \IF_Instruction_Memory|Instruction_IF[27]~14 (
// Equation(s):
// \IF_Instruction_Memory|Instruction_IF[27]~14_combout  = (\IF_Instruction_Memory|Instruction_IF[27]~13_combout  & (!\IF_PC_Reg|PC_IF [0] & (!\MEM_Branch_AND|PCSrc_MEM~combout  & \IF_Instruction_Memory|Instruction_IF[22]~7_combout )))

	.dataa(\IF_Instruction_Memory|Instruction_IF[27]~13_combout ),
	.datab(\IF_PC_Reg|PC_IF [0]),
	.datac(\MEM_Branch_AND|PCSrc_MEM~combout ),
	.datad(\IF_Instruction_Memory|Instruction_IF[22]~7_combout ),
	.cin(gnd),
	.combout(\IF_Instruction_Memory|Instruction_IF[27]~14_combout ),
	.cout());
// synopsys translate_off
defparam \IF_Instruction_Memory|Instruction_IF[27]~14 .lut_mask = 16'h0200;
defparam \IF_Instruction_Memory|Instruction_IF[27]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X39_Y29_N3
cycloneii_lcell_ff \IF_ID_Pipeline_Stage|Instruction_ID[27] (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\IF_Instruction_Memory|Instruction_IF[27]~14_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\Hazard_Handling_Unit|ID_Control_NOP~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\IF_ID_Pipeline_Stage|Instruction_ID [27]));

// Location: LCCOMB_X42_Y29_N8
cycloneii_lcell_comb \ID_Control|ALUSrc_ID~0 (
// Equation(s):
// \ID_Control|ALUSrc_ID~0_combout  = (\IF_ID_Pipeline_Stage|Instruction_ID [27] & !\IF_ID_Pipeline_Stage|Instruction_ID [28])

	.dataa(vcc),
	.datab(vcc),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [27]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [28]),
	.cin(gnd),
	.combout(\ID_Control|ALUSrc_ID~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|ALUSrc_ID~0 .lut_mask = 16'h00F0;
defparam \ID_Control|ALUSrc_ID~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X42_Y29_N2
cycloneii_lcell_comb \ID_Control|Decoder0~0 (
// Equation(s):
// \ID_Control|Decoder0~0_combout  = (!\Hazard_Handling_Unit|PC_Enable~6_combout  & (\ID_Control|ALUSrc_ID~0_combout  & (\IF_ID_Pipeline_Stage|Instruction_ID [29] & \IF_ID_Pipeline_Stage|Instruction_ID [31])))

	.dataa(\Hazard_Handling_Unit|PC_Enable~6_combout ),
	.datab(\ID_Control|ALUSrc_ID~0_combout ),
	.datac(\IF_ID_Pipeline_Stage|Instruction_ID [29]),
	.datad(\IF_ID_Pipeline_Stage|Instruction_ID [31]),
	.cin(gnd),
	.combout(\ID_Control|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \ID_Control|Decoder0~0 .lut_mask = 16'h4000;
defparam \ID_Control|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N3
cycloneii_lcell_ff \ID_EX_Pipeline_Stage|MemWrite_EX (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\ID_Control|Decoder0~0_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\ID_EX_Pipeline_Stage|MemWrite_EX~regout ));

// Location: LCCOMB_X42_Y29_N16
cycloneii_lcell_comb \EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder (
// Equation(s):
// \EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder_combout  = \ID_EX_Pipeline_Stage|MemWrite_EX~regout 

	.dataa(vcc),
	.datab(vcc),
	.datac(vcc),
	.datad(\ID_EX_Pipeline_Stage|MemWrite_EX~regout ),
	.cin(gnd),
	.combout(\EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder .lut_mask = 16'hFF00;
defparam \EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCFF_X42_Y29_N17
cycloneii_lcell_ff \EX_MEM_Pipeline_Stage|MemWrite_MEM (
	.clk(\Clk~clkctrl_outclk ),
	.datain(\EX_MEM_Pipeline_Stage|MemWrite_MEM~feeder_combout ),
	.sdata(gnd),
	.aclr(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.regout(\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout ));

// Location: PIN_M25,	 I/O Standard: 3.3-V LVTTL,	 Current Strength: 24mA
cycloneii_io \MemWrite_MEM~I (
	.datain(\EX_MEM_Pipeline_Stage|MemWrite_MEM~regout ),
	.oe(vcc),
	.outclk(gnd),
	.outclkena(vcc),
	.inclk(gnd),
	.inclkena(vcc),
	.areset(gnd),
	.sreset(gnd),
	.differentialin(gnd),
	.linkin(gnd),
	.devclrn(devclrn),
	.devpor(devpor),
	.devoe(devoe),
	.combout(),
	.regout(),
	.differentialout(),
	.linkout(),
	.padio(MemWrite_MEM));
// synopsys translate_off
defparam \MemWrite_MEM~I .input_async_reset = "none";
defparam \MemWrite_MEM~I .input_power_up = "low";
defparam \MemWrite_MEM~I .input_register_mode = "none";
defparam \MemWrite_MEM~I .input_sync_reset = "none";
defparam \MemWrite_MEM~I .oe_async_reset = "none";
defparam \MemWrite_MEM~I .oe_power_up = "low";
defparam \MemWrite_MEM~I .oe_register_mode = "none";
defparam \MemWrite_MEM~I .oe_sync_reset = "none";
defparam \MemWrite_MEM~I .operation_mode = "output";
defparam \MemWrite_MEM~I .output_async_reset = "none";
defparam \MemWrite_MEM~I .output_power_up = "low";
defparam \MemWrite_MEM~I .output_register_mode = "none";
defparam \MemWrite_MEM~I .output_sync_reset = "none";
// synopsys translate_on

endmodule
