{
  "module_name": "imx7d-clock.h",
  "hash_id": "ccadbecd861f52dcf97d658b3791eb7df1feb3555ed9578f2841ed558f1f519f",
  "original_prompt": "Ingested from linux-6.6.14/include/dt-bindings/clock/imx7d-clock.h",
  "human_readable_source": " \n \n\n#ifndef __DT_BINDINGS_CLOCK_IMX7D_H\n#define __DT_BINDINGS_CLOCK_IMX7D_H\n\n#define IMX7D_OSC_24M_CLK\t\t0\n#define IMX7D_PLL_ARM_MAIN\t\t1\n#define IMX7D_PLL_ARM_MAIN_CLK\t\t2\n#define IMX7D_PLL_ARM_MAIN_SRC\t\t3\n#define IMX7D_PLL_ARM_MAIN_BYPASS\t4\n#define IMX7D_PLL_SYS_MAIN\t\t5\n#define IMX7D_PLL_SYS_MAIN_CLK\t\t6\n#define IMX7D_PLL_SYS_MAIN_SRC\t\t7\n#define IMX7D_PLL_SYS_MAIN_BYPASS\t8\n#define IMX7D_PLL_SYS_MAIN_480M\t\t9\n#define IMX7D_PLL_SYS_MAIN_240M\t\t10\n#define IMX7D_PLL_SYS_MAIN_120M\t\t11\n#define IMX7D_PLL_SYS_MAIN_480M_CLK\t12\n#define IMX7D_PLL_SYS_MAIN_240M_CLK\t13\n#define IMX7D_PLL_SYS_MAIN_120M_CLK\t14\n#define IMX7D_PLL_SYS_PFD0_392M_CLK\t15\n#define IMX7D_PLL_SYS_PFD0_196M\t\t16\n#define IMX7D_PLL_SYS_PFD0_196M_CLK\t17\n#define IMX7D_PLL_SYS_PFD1_332M_CLK\t18\n#define IMX7D_PLL_SYS_PFD1_166M\t\t19\n#define IMX7D_PLL_SYS_PFD1_166M_CLK\t20\n#define IMX7D_PLL_SYS_PFD2_270M_CLK\t21\n#define IMX7D_PLL_SYS_PFD2_135M\t\t22\n#define IMX7D_PLL_SYS_PFD2_135M_CLK\t23\n#define IMX7D_PLL_SYS_PFD3_CLK\t\t24\n#define IMX7D_PLL_SYS_PFD4_CLK\t\t25\n#define IMX7D_PLL_SYS_PFD5_CLK\t\t26\n#define IMX7D_PLL_SYS_PFD6_CLK\t\t27\n#define IMX7D_PLL_SYS_PFD7_CLK\t\t28\n#define IMX7D_PLL_ENET_MAIN\t\t29\n#define IMX7D_PLL_ENET_MAIN_CLK\t\t30\n#define IMX7D_PLL_ENET_MAIN_SRC\t\t31\n#define IMX7D_PLL_ENET_MAIN_BYPASS\t32\n#define IMX7D_PLL_ENET_MAIN_500M\t33\n#define IMX7D_PLL_ENET_MAIN_250M\t34\n#define IMX7D_PLL_ENET_MAIN_125M\t35\n#define IMX7D_PLL_ENET_MAIN_100M\t36\n#define IMX7D_PLL_ENET_MAIN_50M\t\t37\n#define IMX7D_PLL_ENET_MAIN_40M\t\t38\n#define IMX7D_PLL_ENET_MAIN_25M\t\t39\n#define IMX7D_PLL_ENET_MAIN_500M_CLK\t40\n#define IMX7D_PLL_ENET_MAIN_250M_CLK\t41\n#define IMX7D_PLL_ENET_MAIN_125M_CLK\t42\n#define IMX7D_PLL_ENET_MAIN_100M_CLK\t43\n#define IMX7D_PLL_ENET_MAIN_50M_CLK\t44\n#define IMX7D_PLL_ENET_MAIN_40M_CLK\t45\n#define IMX7D_PLL_ENET_MAIN_25M_CLK\t46\n#define IMX7D_PLL_DRAM_MAIN\t\t47\n#define IMX7D_PLL_DRAM_MAIN_CLK\t\t48\n#define IMX7D_PLL_DRAM_MAIN_SRC\t\t49\n#define IMX7D_PLL_DRAM_MAIN_BYPASS\t50\n#define IMX7D_PLL_DRAM_MAIN_533M\t51\n#define IMX7D_PLL_DRAM_MAIN_533M_CLK\t52\n#define IMX7D_PLL_AUDIO_MAIN\t\t53\n#define IMX7D_PLL_AUDIO_MAIN_CLK\t54\n#define IMX7D_PLL_AUDIO_MAIN_SRC\t55\n#define IMX7D_PLL_AUDIO_MAIN_BYPASS\t56\n#define IMX7D_PLL_VIDEO_MAIN_CLK\t57\n#define IMX7D_PLL_VIDEO_MAIN\t\t58\n#define IMX7D_PLL_VIDEO_MAIN_SRC\t59\n#define IMX7D_PLL_VIDEO_MAIN_BYPASS\t60\n#define IMX7D_USB_MAIN_480M_CLK\t\t61\n#define IMX7D_ARM_A7_ROOT_CLK\t\t62\n#define IMX7D_ARM_A7_ROOT_SRC\t\t63\n#define IMX7D_ARM_A7_ROOT_CG\t\t64\n#define IMX7D_ARM_A7_ROOT_DIV\t\t65\n#define IMX7D_ARM_M4_ROOT_CLK\t\t66\n#define IMX7D_ARM_M4_ROOT_SRC\t\t67\n#define IMX7D_ARM_M4_ROOT_CG\t\t68\n#define IMX7D_ARM_M4_ROOT_DIV\t\t69\n#define IMX7D_ARM_M0_ROOT_CLK\t\t70\t \n#define IMX7D_ARM_M0_ROOT_SRC\t\t71\t \n#define IMX7D_ARM_M0_ROOT_CG\t\t72\t \n#define IMX7D_ARM_M0_ROOT_DIV\t\t73\t \n#define IMX7D_MAIN_AXI_ROOT_CLK\t\t74\n#define IMX7D_MAIN_AXI_ROOT_SRC\t\t75\n#define IMX7D_MAIN_AXI_ROOT_CG\t\t76\n#define IMX7D_MAIN_AXI_ROOT_DIV\t\t77\n#define IMX7D_DISP_AXI_ROOT_CLK\t\t78\n#define IMX7D_DISP_AXI_ROOT_SRC\t\t79\n#define IMX7D_DISP_AXI_ROOT_CG\t\t80\n#define IMX7D_DISP_AXI_ROOT_DIV\t\t81\n#define IMX7D_ENET_AXI_ROOT_CLK\t\t82\n#define IMX7D_ENET_AXI_ROOT_SRC\t\t83\n#define IMX7D_ENET_AXI_ROOT_CG\t\t84\n#define IMX7D_ENET_AXI_ROOT_DIV\t\t85\n#define IMX7D_NAND_USDHC_BUS_ROOT_CLK\t86\n#define IMX7D_NAND_USDHC_BUS_ROOT_SRC\t87\n#define IMX7D_NAND_USDHC_BUS_ROOT_CG\t88\n#define IMX7D_NAND_USDHC_BUS_ROOT_DIV\t89\n#define IMX7D_AHB_CHANNEL_ROOT_CLK\t90\n#define IMX7D_AHB_CHANNEL_ROOT_SRC\t91\n#define IMX7D_AHB_CHANNEL_ROOT_CG\t92\n#define IMX7D_AHB_CHANNEL_ROOT_DIV\t93\n#define IMX7D_DRAM_PHYM_ROOT_CLK\t94\n#define IMX7D_DRAM_PHYM_ROOT_SRC\t95\n#define IMX7D_DRAM_PHYM_ROOT_CG\t\t96\n#define IMX7D_DRAM_PHYM_ROOT_DIV\t97\n#define IMX7D_DRAM_ROOT_CLK\t\t98\n#define IMX7D_DRAM_ROOT_SRC\t\t99\n#define IMX7D_DRAM_ROOT_CG\t\t100\n#define IMX7D_DRAM_ROOT_DIV\t\t101\n#define IMX7D_DRAM_PHYM_ALT_ROOT_CLK\t102\n#define IMX7D_DRAM_PHYM_ALT_ROOT_SRC\t103\n#define IMX7D_DRAM_PHYM_ALT_ROOT_CG\t104\n#define IMX7D_DRAM_PHYM_ALT_ROOT_DIV\t105\n#define IMX7D_DRAM_ALT_ROOT_CLK\t\t106\n#define IMX7D_DRAM_ALT_ROOT_SRC\t\t107\n#define IMX7D_DRAM_ALT_ROOT_CG\t\t108\n#define IMX7D_DRAM_ALT_ROOT_DIV\t\t109\n#define IMX7D_USB_HSIC_ROOT_CLK\t\t110\n#define IMX7D_USB_HSIC_ROOT_SRC\t\t111\n#define IMX7D_USB_HSIC_ROOT_CG\t\t112\n#define IMX7D_USB_HSIC_ROOT_DIV\t\t113\n#define IMX7D_PCIE_CTRL_ROOT_CLK\t114\n#define IMX7D_PCIE_CTRL_ROOT_SRC\t115\n#define IMX7D_PCIE_CTRL_ROOT_CG\t\t116\n#define IMX7D_PCIE_CTRL_ROOT_DIV\t117\n#define IMX7D_PCIE_PHY_ROOT_CLK\t\t118\n#define IMX7D_PCIE_PHY_ROOT_SRC\t\t119\n#define IMX7D_PCIE_PHY_ROOT_CG\t\t120\n#define IMX7D_PCIE_PHY_ROOT_DIV\t\t121\n#define IMX7D_EPDC_PIXEL_ROOT_CLK\t122\n#define IMX7D_EPDC_PIXEL_ROOT_SRC\t123\n#define IMX7D_EPDC_PIXEL_ROOT_CG\t124\n#define IMX7D_EPDC_PIXEL_ROOT_DIV\t125\n#define IMX7D_LCDIF_PIXEL_ROOT_CLK\t126\n#define IMX7D_LCDIF_PIXEL_ROOT_SRC\t127\n#define IMX7D_LCDIF_PIXEL_ROOT_CG\t128\n#define IMX7D_LCDIF_PIXEL_ROOT_DIV\t129\n#define IMX7D_MIPI_DSI_ROOT_CLK\t\t130\n#define IMX7D_MIPI_DSI_ROOT_SRC\t\t131\n#define IMX7D_MIPI_DSI_ROOT_CG\t\t132\n#define IMX7D_MIPI_DSI_ROOT_DIV\t\t133\n#define IMX7D_MIPI_CSI_ROOT_CLK\t\t134\n#define IMX7D_MIPI_CSI_ROOT_SRC\t\t135\n#define IMX7D_MIPI_CSI_ROOT_CG\t\t136\n#define IMX7D_MIPI_CSI_ROOT_DIV\t\t137\n#define IMX7D_MIPI_DPHY_ROOT_CLK\t138\n#define IMX7D_MIPI_DPHY_ROOT_SRC\t139\n#define IMX7D_MIPI_DPHY_ROOT_CG\t\t140\n#define IMX7D_MIPI_DPHY_ROOT_DIV\t141\n#define IMX7D_SAI1_ROOT_CLK\t\t142\n#define IMX7D_SAI1_ROOT_SRC\t\t143\n#define IMX7D_SAI1_ROOT_CG\t\t144\n#define IMX7D_SAI1_ROOT_DIV\t\t145\n#define IMX7D_SAI2_ROOT_CLK\t\t146\n#define IMX7D_SAI2_ROOT_SRC\t\t147\n#define IMX7D_SAI2_ROOT_CG\t\t148\n#define IMX7D_SAI2_ROOT_DIV\t\t149\n#define IMX7D_SAI3_ROOT_CLK\t\t150\n#define IMX7D_SAI3_ROOT_SRC\t\t151\n#define IMX7D_SAI3_ROOT_CG\t\t152\n#define IMX7D_SAI3_ROOT_DIV\t\t153\n#define IMX7D_SPDIF_ROOT_CLK\t\t154\n#define IMX7D_SPDIF_ROOT_SRC\t\t155\n#define IMX7D_SPDIF_ROOT_CG\t\t156\n#define IMX7D_SPDIF_ROOT_DIV\t\t157\n#define IMX7D_ENET1_IPG_ROOT_CLK        158\n#define IMX7D_ENET1_REF_ROOT_SRC\t159\n#define IMX7D_ENET1_REF_ROOT_CG\t\t160\n#define IMX7D_ENET1_REF_ROOT_DIV\t161\n#define IMX7D_ENET1_TIME_ROOT_CLK\t162\n#define IMX7D_ENET1_TIME_ROOT_SRC\t163\n#define IMX7D_ENET1_TIME_ROOT_CG\t164\n#define IMX7D_ENET1_TIME_ROOT_DIV\t165\n#define IMX7D_ENET2_IPG_ROOT_CLK        166\n#define IMX7D_ENET2_REF_ROOT_SRC\t167\n#define IMX7D_ENET2_REF_ROOT_CG\t\t168\n#define IMX7D_ENET2_REF_ROOT_DIV\t169\n#define IMX7D_ENET2_TIME_ROOT_CLK\t170\n#define IMX7D_ENET2_TIME_ROOT_SRC\t171\n#define IMX7D_ENET2_TIME_ROOT_CG\t172\n#define IMX7D_ENET2_TIME_ROOT_DIV\t173\n#define IMX7D_ENET_PHY_REF_ROOT_CLK\t174\n#define IMX7D_ENET_PHY_REF_ROOT_SRC\t175\n#define IMX7D_ENET_PHY_REF_ROOT_CG\t176\n#define IMX7D_ENET_PHY_REF_ROOT_DIV\t177\n#define IMX7D_EIM_ROOT_CLK\t\t178\n#define IMX7D_EIM_ROOT_SRC\t\t179\n#define IMX7D_EIM_ROOT_CG\t\t180\n#define IMX7D_EIM_ROOT_DIV\t\t181\n#define IMX7D_NAND_ROOT_CLK\t\t182\n#define IMX7D_NAND_ROOT_SRC\t\t183\n#define IMX7D_NAND_ROOT_CG\t\t184\n#define IMX7D_NAND_ROOT_DIV\t\t185\n#define IMX7D_QSPI_ROOT_CLK\t\t186\n#define IMX7D_QSPI_ROOT_SRC\t\t187\n#define IMX7D_QSPI_ROOT_CG\t\t188\n#define IMX7D_QSPI_ROOT_DIV\t\t189\n#define IMX7D_USDHC1_ROOT_CLK\t\t190\n#define IMX7D_USDHC1_ROOT_SRC\t\t191\n#define IMX7D_USDHC1_ROOT_CG\t\t192\n#define IMX7D_USDHC1_ROOT_DIV\t\t193\n#define IMX7D_USDHC2_ROOT_CLK\t\t194\n#define IMX7D_USDHC2_ROOT_SRC\t\t195\n#define IMX7D_USDHC2_ROOT_CG\t\t196\n#define IMX7D_USDHC2_ROOT_DIV\t\t197\n#define IMX7D_USDHC3_ROOT_CLK\t\t198\n#define IMX7D_USDHC3_ROOT_SRC\t\t199\n#define IMX7D_USDHC3_ROOT_CG\t\t200\n#define IMX7D_USDHC3_ROOT_DIV\t\t201\n#define IMX7D_CAN1_ROOT_CLK\t\t202\n#define IMX7D_CAN1_ROOT_SRC\t\t203\n#define IMX7D_CAN1_ROOT_CG\t\t204\n#define IMX7D_CAN1_ROOT_DIV\t\t205\n#define IMX7D_CAN2_ROOT_CLK\t\t206\n#define IMX7D_CAN2_ROOT_SRC\t\t207\n#define IMX7D_CAN2_ROOT_CG\t\t208\n#define IMX7D_CAN2_ROOT_DIV\t\t209\n#define IMX7D_I2C1_ROOT_CLK\t\t210\n#define IMX7D_I2C1_ROOT_SRC\t\t211\n#define IMX7D_I2C1_ROOT_CG\t\t212\n#define IMX7D_I2C1_ROOT_DIV\t\t213\n#define IMX7D_I2C2_ROOT_CLK\t\t214\n#define IMX7D_I2C2_ROOT_SRC\t\t215\n#define IMX7D_I2C2_ROOT_CG\t\t216\n#define IMX7D_I2C2_ROOT_DIV\t\t217\n#define IMX7D_I2C3_ROOT_CLK\t\t218\n#define IMX7D_I2C3_ROOT_SRC\t\t219\n#define IMX7D_I2C3_ROOT_CG\t\t220\n#define IMX7D_I2C3_ROOT_DIV\t\t221\n#define IMX7D_I2C4_ROOT_CLK\t\t222\n#define IMX7D_I2C4_ROOT_SRC\t\t223\n#define IMX7D_I2C4_ROOT_CG\t\t224\n#define IMX7D_I2C4_ROOT_DIV\t\t225\n#define IMX7D_UART1_ROOT_CLK\t\t226\n#define IMX7D_UART1_ROOT_SRC\t\t227\n#define IMX7D_UART1_ROOT_CG\t\t228\n#define IMX7D_UART1_ROOT_DIV\t\t229\n#define IMX7D_UART2_ROOT_CLK\t\t230\n#define IMX7D_UART2_ROOT_SRC\t\t231\n#define IMX7D_UART2_ROOT_CG\t\t232\n#define IMX7D_UART2_ROOT_DIV\t\t233\n#define IMX7D_UART3_ROOT_CLK\t\t234\n#define IMX7D_UART3_ROOT_SRC\t\t235\n#define IMX7D_UART3_ROOT_CG\t\t236\n#define IMX7D_UART3_ROOT_DIV\t\t237\n#define IMX7D_UART4_ROOT_CLK\t\t238\n#define IMX7D_UART4_ROOT_SRC\t\t239\n#define IMX7D_UART4_ROOT_CG\t\t240\n#define IMX7D_UART4_ROOT_DIV\t\t241\n#define IMX7D_UART5_ROOT_CLK\t\t242\n#define IMX7D_UART5_ROOT_SRC\t\t243\n#define IMX7D_UART5_ROOT_CG\t\t244\n#define IMX7D_UART5_ROOT_DIV\t\t245\n#define IMX7D_UART6_ROOT_CLK\t\t246\n#define IMX7D_UART6_ROOT_SRC\t\t247\n#define IMX7D_UART6_ROOT_CG\t\t248\n#define IMX7D_UART6_ROOT_DIV\t\t249\n#define IMX7D_UART7_ROOT_CLK\t\t250\n#define IMX7D_UART7_ROOT_SRC\t\t251\n#define IMX7D_UART7_ROOT_CG\t\t252\n#define IMX7D_UART7_ROOT_DIV\t\t253\n#define IMX7D_ECSPI1_ROOT_CLK\t\t254\n#define IMX7D_ECSPI1_ROOT_SRC\t\t255\n#define IMX7D_ECSPI1_ROOT_CG\t\t256\n#define IMX7D_ECSPI1_ROOT_DIV\t\t257\n#define IMX7D_ECSPI2_ROOT_CLK\t\t258\n#define IMX7D_ECSPI2_ROOT_SRC\t\t259\n#define IMX7D_ECSPI2_ROOT_CG\t\t260\n#define IMX7D_ECSPI2_ROOT_DIV\t\t261\n#define IMX7D_ECSPI3_ROOT_CLK\t\t262\n#define IMX7D_ECSPI3_ROOT_SRC\t\t263\n#define IMX7D_ECSPI3_ROOT_CG\t\t264\n#define IMX7D_ECSPI3_ROOT_DIV\t\t265\n#define IMX7D_ECSPI4_ROOT_CLK\t\t266\n#define IMX7D_ECSPI4_ROOT_SRC\t\t267\n#define IMX7D_ECSPI4_ROOT_CG\t\t268\n#define IMX7D_ECSPI4_ROOT_DIV\t\t269\n#define IMX7D_PWM1_ROOT_CLK\t\t270\n#define IMX7D_PWM1_ROOT_SRC\t\t271\n#define IMX7D_PWM1_ROOT_CG\t\t272\n#define IMX7D_PWM1_ROOT_DIV\t\t273\n#define IMX7D_PWM2_ROOT_CLK\t\t274\n#define IMX7D_PWM2_ROOT_SRC\t\t275\n#define IMX7D_PWM2_ROOT_CG\t\t276\n#define IMX7D_PWM2_ROOT_DIV\t\t277\n#define IMX7D_PWM3_ROOT_CLK\t\t278\n#define IMX7D_PWM3_ROOT_SRC\t\t279\n#define IMX7D_PWM3_ROOT_CG\t\t280\n#define IMX7D_PWM3_ROOT_DIV\t\t281\n#define IMX7D_PWM4_ROOT_CLK\t\t282\n#define IMX7D_PWM4_ROOT_SRC\t\t283\n#define IMX7D_PWM4_ROOT_CG\t\t284\n#define IMX7D_PWM4_ROOT_DIV\t\t285\n#define IMX7D_FLEXTIMER1_ROOT_CLK\t286\n#define IMX7D_FLEXTIMER1_ROOT_SRC\t287\n#define IMX7D_FLEXTIMER1_ROOT_CG\t288\n#define IMX7D_FLEXTIMER1_ROOT_DIV\t289\n#define IMX7D_FLEXTIMER2_ROOT_CLK\t290\n#define IMX7D_FLEXTIMER2_ROOT_SRC\t291\n#define IMX7D_FLEXTIMER2_ROOT_CG\t292\n#define IMX7D_FLEXTIMER2_ROOT_DIV\t293\n#define IMX7D_SIM1_ROOT_CLK\t\t294\n#define IMX7D_SIM1_ROOT_SRC\t\t295\n#define IMX7D_SIM1_ROOT_CG\t\t296\n#define IMX7D_SIM1_ROOT_DIV\t\t297\n#define IMX7D_SIM2_ROOT_CLK\t\t298\n#define IMX7D_SIM2_ROOT_SRC\t\t299\n#define IMX7D_SIM2_ROOT_CG\t\t300\n#define IMX7D_SIM2_ROOT_DIV\t\t301\n#define IMX7D_GPT1_ROOT_CLK\t\t302\n#define IMX7D_GPT1_ROOT_SRC\t\t303\n#define IMX7D_GPT1_ROOT_CG\t\t304\n#define IMX7D_GPT1_ROOT_DIV\t\t305\n#define IMX7D_GPT2_ROOT_CLK\t\t306\n#define IMX7D_GPT2_ROOT_SRC\t\t307\n#define IMX7D_GPT2_ROOT_CG\t\t308\n#define IMX7D_GPT2_ROOT_DIV\t\t309\n#define IMX7D_GPT3_ROOT_CLK\t\t310\n#define IMX7D_GPT3_ROOT_SRC\t\t311\n#define IMX7D_GPT3_ROOT_CG\t\t312\n#define IMX7D_GPT3_ROOT_DIV\t\t313\n#define IMX7D_GPT4_ROOT_CLK\t\t314\n#define IMX7D_GPT4_ROOT_SRC\t\t315\n#define IMX7D_GPT4_ROOT_CG\t\t316\n#define IMX7D_GPT4_ROOT_DIV\t\t317\n#define IMX7D_TRACE_ROOT_CLK\t\t318\n#define IMX7D_TRACE_ROOT_SRC\t\t319\n#define IMX7D_TRACE_ROOT_CG\t\t320\n#define IMX7D_TRACE_ROOT_DIV\t\t321\n#define IMX7D_WDOG1_ROOT_CLK\t\t322\n#define IMX7D_WDOG_ROOT_SRC\t\t323\n#define IMX7D_WDOG_ROOT_CG\t\t324\n#define IMX7D_WDOG_ROOT_DIV\t\t325\n#define IMX7D_CSI_MCLK_ROOT_CLK\t\t326\n#define IMX7D_CSI_MCLK_ROOT_SRC\t\t327\n#define IMX7D_CSI_MCLK_ROOT_CG\t\t328\n#define IMX7D_CSI_MCLK_ROOT_DIV\t\t329\n#define IMX7D_AUDIO_MCLK_ROOT_CLK\t330\n#define IMX7D_AUDIO_MCLK_ROOT_SRC\t331\n#define IMX7D_AUDIO_MCLK_ROOT_CG\t332\n#define IMX7D_AUDIO_MCLK_ROOT_DIV\t333\n#define IMX7D_WRCLK_ROOT_CLK\t\t334\n#define IMX7D_WRCLK_ROOT_SRC\t\t335\n#define IMX7D_WRCLK_ROOT_CG\t\t336\n#define IMX7D_WRCLK_ROOT_DIV\t\t337\n#define IMX7D_CLKO1_ROOT_SRC\t\t338\n#define IMX7D_CLKO1_ROOT_CG\t\t339\n#define IMX7D_CLKO1_ROOT_DIV\t\t340\n#define IMX7D_CLKO2_ROOT_SRC\t\t341\n#define IMX7D_CLKO2_ROOT_CG\t\t342\n#define IMX7D_CLKO2_ROOT_DIV\t\t343\n#define IMX7D_MAIN_AXI_ROOT_PRE_DIV\t344\n#define IMX7D_DISP_AXI_ROOT_PRE_DIV\t345\n#define IMX7D_ENET_AXI_ROOT_PRE_DIV\t346\n#define IMX7D_NAND_USDHC_BUS_ROOT_PRE_DIV 347\n#define IMX7D_AHB_CHANNEL_ROOT_PRE_DIV\t348\n#define IMX7D_USB_HSIC_ROOT_PRE_DIV\t349\n#define IMX7D_PCIE_CTRL_ROOT_PRE_DIV\t350\n#define IMX7D_PCIE_PHY_ROOT_PRE_DIV\t351\n#define IMX7D_EPDC_PIXEL_ROOT_PRE_DIV\t352\n#define IMX7D_LCDIF_PIXEL_ROOT_PRE_DIV\t353\n#define IMX7D_MIPI_DSI_ROOT_PRE_DIV\t354\n#define IMX7D_MIPI_CSI_ROOT_PRE_DIV\t355\n#define IMX7D_MIPI_DPHY_ROOT_PRE_DIV\t356\n#define IMX7D_SAI1_ROOT_PRE_DIV\t\t357\n#define IMX7D_SAI2_ROOT_PRE_DIV\t\t358\n#define IMX7D_SAI3_ROOT_PRE_DIV\t\t359\n#define IMX7D_SPDIF_ROOT_PRE_DIV\t360\n#define IMX7D_ENET1_REF_ROOT_PRE_DIV\t361\n#define IMX7D_ENET1_TIME_ROOT_PRE_DIV\t362\n#define IMX7D_ENET2_REF_ROOT_PRE_DIV\t363\n#define IMX7D_ENET2_TIME_ROOT_PRE_DIV\t364\n#define IMX7D_ENET_PHY_REF_ROOT_PRE_DIV 365\n#define IMX7D_EIM_ROOT_PRE_DIV\t\t366\n#define IMX7D_NAND_ROOT_PRE_DIV\t\t367\n#define IMX7D_QSPI_ROOT_PRE_DIV\t\t368\n#define IMX7D_USDHC1_ROOT_PRE_DIV\t369\n#define IMX7D_USDHC2_ROOT_PRE_DIV\t370\n#define IMX7D_USDHC3_ROOT_PRE_DIV\t371\n#define IMX7D_CAN1_ROOT_PRE_DIV\t\t372\n#define IMX7D_CAN2_ROOT_PRE_DIV\t\t373\n#define IMX7D_I2C1_ROOT_PRE_DIV\t\t374\n#define IMX7D_I2C2_ROOT_PRE_DIV\t\t375\n#define IMX7D_I2C3_ROOT_PRE_DIV\t\t376\n#define IMX7D_I2C4_ROOT_PRE_DIV\t\t377\n#define IMX7D_UART1_ROOT_PRE_DIV\t378\n#define IMX7D_UART2_ROOT_PRE_DIV\t379\n#define IMX7D_UART3_ROOT_PRE_DIV\t380\n#define IMX7D_UART4_ROOT_PRE_DIV\t381\n#define IMX7D_UART5_ROOT_PRE_DIV\t382\n#define IMX7D_UART6_ROOT_PRE_DIV\t383\n#define IMX7D_UART7_ROOT_PRE_DIV\t384\n#define IMX7D_ECSPI1_ROOT_PRE_DIV\t385\n#define IMX7D_ECSPI2_ROOT_PRE_DIV\t386\n#define IMX7D_ECSPI3_ROOT_PRE_DIV\t387\n#define IMX7D_ECSPI4_ROOT_PRE_DIV\t388\n#define IMX7D_PWM1_ROOT_PRE_DIV\t\t389\n#define IMX7D_PWM2_ROOT_PRE_DIV\t\t390\n#define IMX7D_PWM3_ROOT_PRE_DIV\t\t391\n#define IMX7D_PWM4_ROOT_PRE_DIV\t\t392\n#define IMX7D_FLEXTIMER1_ROOT_PRE_DIV\t393\n#define IMX7D_FLEXTIMER2_ROOT_PRE_DIV\t394\n#define IMX7D_SIM1_ROOT_PRE_DIV\t\t395\n#define IMX7D_SIM2_ROOT_PRE_DIV\t\t396\n#define IMX7D_GPT1_ROOT_PRE_DIV\t\t397\n#define IMX7D_GPT2_ROOT_PRE_DIV\t\t398\n#define IMX7D_GPT3_ROOT_PRE_DIV\t\t399\n#define IMX7D_GPT4_ROOT_PRE_DIV\t\t400\n#define IMX7D_TRACE_ROOT_PRE_DIV\t401\n#define IMX7D_WDOG_ROOT_PRE_DIV\t\t402\n#define IMX7D_CSI_MCLK_ROOT_PRE_DIV\t403\n#define IMX7D_AUDIO_MCLK_ROOT_PRE_DIV\t404\n#define IMX7D_WRCLK_ROOT_PRE_DIV\t405\n#define IMX7D_CLKO1_ROOT_PRE_DIV\t406\n#define IMX7D_CLKO2_ROOT_PRE_DIV\t407\n#define IMX7D_DRAM_PHYM_ALT_ROOT_PRE_DIV 408\n#define IMX7D_DRAM_ALT_ROOT_PRE_DIV\t409\n#define IMX7D_LVDS1_IN_CLK\t\t410\n#define IMX7D_LVDS1_OUT_SEL\t\t411\n#define IMX7D_LVDS1_OUT_CLK\t\t412\n#define IMX7D_CLK_DUMMY\t\t\t413\n#define IMX7D_GPT_3M_CLK\t\t414\n#define IMX7D_OCRAM_CLK\t\t\t415\n#define IMX7D_OCRAM_S_CLK\t\t416\n#define IMX7D_WDOG2_ROOT_CLK\t\t417\n#define IMX7D_WDOG3_ROOT_CLK\t\t418\n#define IMX7D_WDOG4_ROOT_CLK\t\t419\n#define IMX7D_SDMA_CORE_CLK\t\t420\n#define IMX7D_USB1_MAIN_480M_CLK\t421\n#define IMX7D_USB_CTRL_CLK\t\t422\n#define IMX7D_USB_PHY1_CLK\t\t423\n#define IMX7D_USB_PHY2_CLK\t\t424\n#define IMX7D_IPG_ROOT_CLK\t\t425\n#define IMX7D_SAI1_IPG_CLK\t\t426\n#define IMX7D_SAI2_IPG_CLK\t\t427\n#define IMX7D_SAI3_IPG_CLK\t\t428\n#define IMX7D_PLL_AUDIO_TEST_DIV\t429\n#define IMX7D_PLL_AUDIO_POST_DIV\t430\n#define IMX7D_PLL_VIDEO_TEST_DIV\t431\n#define IMX7D_PLL_VIDEO_POST_DIV\t432\n#define IMX7D_MU_ROOT_CLK\t\t433\n#define IMX7D_SEMA4_HS_ROOT_CLK\t\t434\n#define IMX7D_PLL_DRAM_TEST_DIV\t\t435\n#define IMX7D_ADC_ROOT_CLK\t\t436\n#define IMX7D_CLK_ARM\t\t\t437\n#define IMX7D_CKIL\t\t\t438\n#define IMX7D_OCOTP_CLK\t\t\t439\n#define IMX7D_NAND_RAWNAND_CLK\t\t440\n#define IMX7D_NAND_USDHC_BUS_RAWNAND_CLK 441\n#define IMX7D_SNVS_CLK\t\t\t442\n#define IMX7D_CAAM_CLK\t\t\t443\n#define IMX7D_KPP_ROOT_CLK\t\t444\n#define IMX7D_PXP_CLK\t\t\t445\n#define IMX7D_CLK_END\t\t\t446\n#endif  \n",
  "logic_map": {},
  "failure_modes": [],
  "crash_correlation_map": {}
}