# Done 
  - finished all the verilog modules of DLA

# To Do
  - debug to guarantee that all the part are connected well
  - add some interface between DLA and CPU
