Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: D:/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto 70540a3212d3476bbdb162517936ac24 --debug typical --relax --mt 2 -L xil_defaultlib -L lib_cdc_v1_0_2 -L proc_sys_reset_v5_0_11 -L secureip -L xpm --snapshot Decoder_Test_behav xil_defaultlib.Decoder_Test -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling architecture behavioral of entity xil_defaultlib.newXRom [newxrom_default]
Compiling architecture behavioral of entity xil_defaultlib.symbolRom [symbolrom_default]
Compiling architecture behavioral of entity xil_defaultlib.nbBitsRom [nbbitsrom_default]
Compiling architecture decode of entity xil_defaultlib.Decoder [decoder_default]
Compiling architecture dec_test of entity xil_defaultlib.decoder_test
Built simulation snapshot Decoder_Test_behav
