{
  "creator": "Yosys 0.54 (git sha1 db72ec3bde296a9512b2d1e6fabf81cfb07c2c1b, clang++ 19.1.7 -fPIC -O3)",
  "modules": {
    "W_IO4": {
      "attributes": {
        "hdlname": "W_IO4",
        "dynports": "00000000000000000000000000000001",
        "top": "00000000000000000000000000000001",
        "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:1.1-816.10"
      },
      "parameter_default_values": {
        "FrameBitsPerRow": "00000000000000000000000000100000",
        "MaxFramesPerCol": "00000000000000000000000000010100",
        "NoConfigBits": "00000000000000000000000010001100"
      },
      "ports": {
        "E1BEG": {
          "direction": "output",
          "bits": [ 2, 3, 4, 5 ]
        },
        "E2BEG": {
          "direction": "output",
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ]
        },
        "E2BEGb": {
          "direction": "output",
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21 ]
        },
        "EE4BEG": {
          "direction": "output",
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ]
        },
        "E6BEG": {
          "direction": "output",
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ]
        },
        "W1END": {
          "direction": "input",
          "bits": [ 50, 51, 52, 53 ]
        },
        "W2MID": {
          "direction": "input",
          "bits": [ 54, 55, 56, 57, 58, 59, 60, 61 ]
        },
        "W2END": {
          "direction": "input",
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69 ]
        },
        "WW4END": {
          "direction": "input",
          "bits": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85 ]
        },
        "W6END": {
          "direction": "input",
          "bits": [ 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ]
        },
        "A_O_top": {
          "direction": "input",
          "bits": [ 98 ]
        },
        "A_I_top": {
          "direction": "output",
          "bits": [ 99 ]
        },
        "A_T_top": {
          "direction": "output",
          "bits": [ 100 ]
        },
        "B_O_top": {
          "direction": "input",
          "bits": [ 101 ]
        },
        "B_I_top": {
          "direction": "output",
          "bits": [ 102 ]
        },
        "B_T_top": {
          "direction": "output",
          "bits": [ 103 ]
        },
        "C_O_top": {
          "direction": "input",
          "bits": [ 104 ]
        },
        "C_I_top": {
          "direction": "output",
          "bits": [ 105 ]
        },
        "C_T_top": {
          "direction": "output",
          "bits": [ 106 ]
        },
        "D_O_top": {
          "direction": "input",
          "bits": [ 107 ]
        },
        "D_I_top": {
          "direction": "output",
          "bits": [ 108 ]
        },
        "D_T_top": {
          "direction": "output",
          "bits": [ 109 ]
        },
        "A_config_C_bit0": {
          "direction": "output",
          "bits": [ 110 ]
        },
        "A_config_C_bit1": {
          "direction": "output",
          "bits": [ 111 ]
        },
        "A_config_C_bit2": {
          "direction": "output",
          "bits": [ 112 ]
        },
        "A_config_C_bit3": {
          "direction": "output",
          "bits": [ 113 ]
        },
        "B_config_C_bit0": {
          "direction": "output",
          "bits": [ 114 ]
        },
        "B_config_C_bit1": {
          "direction": "output",
          "bits": [ 115 ]
        },
        "B_config_C_bit2": {
          "direction": "output",
          "bits": [ 116 ]
        },
        "B_config_C_bit3": {
          "direction": "output",
          "bits": [ 117 ]
        },
        "C_config_C_bit0": {
          "direction": "output",
          "bits": [ 118 ]
        },
        "C_config_C_bit1": {
          "direction": "output",
          "bits": [ 119 ]
        },
        "C_config_C_bit2": {
          "direction": "output",
          "bits": [ 120 ]
        },
        "C_config_C_bit3": {
          "direction": "output",
          "bits": [ 121 ]
        },
        "D_config_C_bit0": {
          "direction": "output",
          "bits": [ 122 ]
        },
        "D_config_C_bit1": {
          "direction": "output",
          "bits": [ 123 ]
        },
        "D_config_C_bit2": {
          "direction": "output",
          "bits": [ 124 ]
        },
        "D_config_C_bit3": {
          "direction": "output",
          "bits": [ 125 ]
        },
        "UserCLK": {
          "direction": "input",
          "bits": [ 126 ]
        },
        "UserCLKo": {
          "direction": "output",
          "bits": [ 126 ]
        },
        "FrameData": {
          "direction": "input",
          "bits": [ 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158 ]
        },
        "FrameData_O": {
          "direction": "output",
          "bits": [ 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158 ]
        },
        "FrameStrobe": {
          "direction": "input",
          "bits": [ 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178 ]
        },
        "FrameStrobe_O": {
          "direction": "output",
          "bits": [ 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178 ]
        }
      },
      "cells": {
        "$flatten\\Inst_A_IO_1_bidirectional_frame_config_pass.$not$primitives/IO_1_bidirectional_frame_config_pass/IO_1_bidirectional_frame_config_pass.v:51$2": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "primitives/IO_1_bidirectional_frame_config_pass/IO_1_bidirectional_frame_config_pass.v:51.17-51.19"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 179 ],
            "Y": [ 100 ]
          }
        },
        "$flatten\\Inst_A_IO_1_bidirectional_frame_config_pass.$procdff$30": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "primitives/IO_1_bidirectional_frame_config_pass/IO_1_bidirectional_frame_config_pass.v:45.2-48.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 126 ],
            "D": [ 98 ],
            "Q": [ 180 ]
          }
        },
        "$flatten\\Inst_B_IO_1_bidirectional_frame_config_pass.$not$primitives/IO_1_bidirectional_frame_config_pass/IO_1_bidirectional_frame_config_pass.v:51$2": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "primitives/IO_1_bidirectional_frame_config_pass/IO_1_bidirectional_frame_config_pass.v:51.17-51.19"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 181 ],
            "Y": [ 103 ]
          }
        },
        "$flatten\\Inst_B_IO_1_bidirectional_frame_config_pass.$procdff$30": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "primitives/IO_1_bidirectional_frame_config_pass/IO_1_bidirectional_frame_config_pass.v:45.2-48.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 126 ],
            "D": [ 101 ],
            "Q": [ 182 ]
          }
        },
        "$flatten\\Inst_C_IO_1_bidirectional_frame_config_pass.$not$primitives/IO_1_bidirectional_frame_config_pass/IO_1_bidirectional_frame_config_pass.v:51$2": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "primitives/IO_1_bidirectional_frame_config_pass/IO_1_bidirectional_frame_config_pass.v:51.17-51.19"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 183 ],
            "Y": [ 106 ]
          }
        },
        "$flatten\\Inst_C_IO_1_bidirectional_frame_config_pass.$procdff$30": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "primitives/IO_1_bidirectional_frame_config_pass/IO_1_bidirectional_frame_config_pass.v:45.2-48.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 126 ],
            "D": [ 104 ],
            "Q": [ 184 ]
          }
        },
        "$flatten\\Inst_D_IO_1_bidirectional_frame_config_pass.$not$primitives/IO_1_bidirectional_frame_config_pass/IO_1_bidirectional_frame_config_pass.v:51$2": {
          "hide_name": 1,
          "type": "$not",
          "parameters": {
            "A_SIGNED": "00000000000000000000000000000000",
            "A_WIDTH": "00000000000000000000000000000001",
            "Y_WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "primitives/IO_1_bidirectional_frame_config_pass/IO_1_bidirectional_frame_config_pass.v:51.17-51.19"
          },
          "port_directions": {
            "A": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 185 ],
            "Y": [ 109 ]
          }
        },
        "$flatten\\Inst_D_IO_1_bidirectional_frame_config_pass.$procdff$30": {
          "hide_name": 1,
          "type": "$dff",
          "parameters": {
            "CLK_POLARITY": "1",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "primitives/IO_1_bidirectional_frame_config_pass/IO_1_bidirectional_frame_config_pass.v:45.2-48.5"
          },
          "port_directions": {
            "CLK": "input",
            "D": "input",
            "Q": "output"
          },
          "connections": {
            "CLK": [ 126 ],
            "D": [ 107 ],
            "Q": [ 186 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit0.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 127 ],
            "EN": [ 159 ],
            "Q": [ 187 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit1.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 128 ],
            "EN": [ 159 ],
            "Q": [ 188 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit10.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 137 ],
            "EN": [ 159 ],
            "Q": [ 189 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit11.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 138 ],
            "EN": [ 159 ],
            "Q": [ 190 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit12.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 139 ],
            "EN": [ 159 ],
            "Q": [ 191 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit13.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 140 ],
            "EN": [ 159 ],
            "Q": [ 192 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit14.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 141 ],
            "EN": [ 159 ],
            "Q": [ 193 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit15.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 142 ],
            "EN": [ 159 ],
            "Q": [ 194 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit16.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 143 ],
            "EN": [ 159 ],
            "Q": [ 195 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit17.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 144 ],
            "EN": [ 159 ],
            "Q": [ 196 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit18.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 145 ],
            "EN": [ 159 ],
            "Q": [ 197 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit19.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 146 ],
            "EN": [ 159 ],
            "Q": [ 198 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit2.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 129 ],
            "EN": [ 159 ],
            "Q": [ 199 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit20.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 147 ],
            "EN": [ 159 ],
            "Q": [ 200 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit21.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 148 ],
            "EN": [ 159 ],
            "Q": [ 201 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit22.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 149 ],
            "EN": [ 159 ],
            "Q": [ 202 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit23.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 150 ],
            "EN": [ 159 ],
            "Q": [ 203 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit24.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 151 ],
            "EN": [ 159 ],
            "Q": [ 204 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit25.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 152 ],
            "EN": [ 159 ],
            "Q": [ 205 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit26.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 153 ],
            "EN": [ 159 ],
            "Q": [ 206 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit27.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 154 ],
            "EN": [ 159 ],
            "Q": [ 207 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit28.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 155 ],
            "EN": [ 159 ],
            "Q": [ 208 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit29.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 156 ],
            "EN": [ 159 ],
            "Q": [ 209 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit3.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 130 ],
            "EN": [ 159 ],
            "Q": [ 210 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit30.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 157 ],
            "EN": [ 159 ],
            "Q": [ 211 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit31.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 158 ],
            "EN": [ 159 ],
            "Q": [ 212 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit4.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 131 ],
            "EN": [ 159 ],
            "Q": [ 213 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit5.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 132 ],
            "EN": [ 159 ],
            "Q": [ 214 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit6.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 133 ],
            "EN": [ 159 ],
            "Q": [ 215 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit7.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 134 ],
            "EN": [ 159 ],
            "Q": [ 216 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit8.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 135 ],
            "EN": [ 159 ],
            "Q": [ 217 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame0_bit9.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 136 ],
            "EN": [ 159 ],
            "Q": [ 218 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit0.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 127 ],
            "EN": [ 160 ],
            "Q": [ 219 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit1.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 128 ],
            "EN": [ 160 ],
            "Q": [ 220 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit10.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 137 ],
            "EN": [ 160 ],
            "Q": [ 221 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit11.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 138 ],
            "EN": [ 160 ],
            "Q": [ 222 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit12.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 139 ],
            "EN": [ 160 ],
            "Q": [ 223 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit13.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 140 ],
            "EN": [ 160 ],
            "Q": [ 224 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit14.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 141 ],
            "EN": [ 160 ],
            "Q": [ 225 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit15.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 142 ],
            "EN": [ 160 ],
            "Q": [ 226 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit16.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 143 ],
            "EN": [ 160 ],
            "Q": [ 227 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit17.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 144 ],
            "EN": [ 160 ],
            "Q": [ 228 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit18.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 145 ],
            "EN": [ 160 ],
            "Q": [ 229 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit19.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 146 ],
            "EN": [ 160 ],
            "Q": [ 230 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit2.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 129 ],
            "EN": [ 160 ],
            "Q": [ 231 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit20.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 147 ],
            "EN": [ 160 ],
            "Q": [ 232 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit21.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 148 ],
            "EN": [ 160 ],
            "Q": [ 233 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit22.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 149 ],
            "EN": [ 160 ],
            "Q": [ 234 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit23.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 150 ],
            "EN": [ 160 ],
            "Q": [ 235 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit24.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 151 ],
            "EN": [ 160 ],
            "Q": [ 236 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit25.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 152 ],
            "EN": [ 160 ],
            "Q": [ 237 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit26.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 153 ],
            "EN": [ 160 ],
            "Q": [ 238 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit27.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 154 ],
            "EN": [ 160 ],
            "Q": [ 239 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit28.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 155 ],
            "EN": [ 160 ],
            "Q": [ 240 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit29.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 156 ],
            "EN": [ 160 ],
            "Q": [ 241 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit3.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 130 ],
            "EN": [ 160 ],
            "Q": [ 242 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit30.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 157 ],
            "EN": [ 160 ],
            "Q": [ 243 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit31.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 158 ],
            "EN": [ 160 ],
            "Q": [ 244 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit4.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 131 ],
            "EN": [ 160 ],
            "Q": [ 245 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit5.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 132 ],
            "EN": [ 160 ],
            "Q": [ 246 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit6.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 133 ],
            "EN": [ 160 ],
            "Q": [ 247 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit7.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 134 ],
            "EN": [ 160 ],
            "Q": [ 248 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit8.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 135 ],
            "EN": [ 160 ],
            "Q": [ 249 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame1_bit9.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 136 ],
            "EN": [ 160 ],
            "Q": [ 250 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit0.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 127 ],
            "EN": [ 161 ],
            "Q": [ 251 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit1.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 128 ],
            "EN": [ 161 ],
            "Q": [ 252 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit10.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 137 ],
            "EN": [ 161 ],
            "Q": [ 253 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit11.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 138 ],
            "EN": [ 161 ],
            "Q": [ 254 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit12.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 139 ],
            "EN": [ 161 ],
            "Q": [ 255 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit13.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 140 ],
            "EN": [ 161 ],
            "Q": [ 256 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit14.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 141 ],
            "EN": [ 161 ],
            "Q": [ 257 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit15.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 142 ],
            "EN": [ 161 ],
            "Q": [ 258 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit16.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 143 ],
            "EN": [ 161 ],
            "Q": [ 259 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit17.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 144 ],
            "EN": [ 161 ],
            "Q": [ 260 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit18.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 145 ],
            "EN": [ 161 ],
            "Q": [ 261 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit19.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 146 ],
            "EN": [ 161 ],
            "Q": [ 262 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit2.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 129 ],
            "EN": [ 161 ],
            "Q": [ 263 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit20.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 147 ],
            "EN": [ 161 ],
            "Q": [ 264 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit21.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 148 ],
            "EN": [ 161 ],
            "Q": [ 265 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit22.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 149 ],
            "EN": [ 161 ],
            "Q": [ 266 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit23.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 150 ],
            "EN": [ 161 ],
            "Q": [ 267 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit24.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 151 ],
            "EN": [ 161 ],
            "Q": [ 268 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit25.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 152 ],
            "EN": [ 161 ],
            "Q": [ 269 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit26.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 153 ],
            "EN": [ 161 ],
            "Q": [ 270 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit27.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 154 ],
            "EN": [ 161 ],
            "Q": [ 271 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit28.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 155 ],
            "EN": [ 161 ],
            "Q": [ 272 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit29.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 156 ],
            "EN": [ 161 ],
            "Q": [ 273 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit3.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 130 ],
            "EN": [ 161 ],
            "Q": [ 274 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit30.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 157 ],
            "EN": [ 161 ],
            "Q": [ 275 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit31.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 158 ],
            "EN": [ 161 ],
            "Q": [ 276 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit4.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 131 ],
            "EN": [ 161 ],
            "Q": [ 277 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit5.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 132 ],
            "EN": [ 161 ],
            "Q": [ 278 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit6.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 133 ],
            "EN": [ 161 ],
            "Q": [ 279 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit7.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 134 ],
            "EN": [ 161 ],
            "Q": [ 280 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit8.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 135 ],
            "EN": [ 161 ],
            "Q": [ 281 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame2_bit9.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 136 ],
            "EN": [ 161 ],
            "Q": [ 282 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit0.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 127 ],
            "EN": [ 162 ],
            "Q": [ 122 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit1.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 128 ],
            "EN": [ 162 ],
            "Q": [ 123 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit10.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 137 ],
            "EN": [ 162 ],
            "Q": [ 283 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit11.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 138 ],
            "EN": [ 162 ],
            "Q": [ 284 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit12.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 139 ],
            "EN": [ 162 ],
            "Q": [ 285 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit13.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 140 ],
            "EN": [ 162 ],
            "Q": [ 286 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit14.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 141 ],
            "EN": [ 162 ],
            "Q": [ 287 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit15.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 142 ],
            "EN": [ 162 ],
            "Q": [ 288 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit16.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 143 ],
            "EN": [ 162 ],
            "Q": [ 289 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit17.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 144 ],
            "EN": [ 162 ],
            "Q": [ 290 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit18.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 145 ],
            "EN": [ 162 ],
            "Q": [ 291 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit19.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 146 ],
            "EN": [ 162 ],
            "Q": [ 292 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit2.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 129 ],
            "EN": [ 162 ],
            "Q": [ 124 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit20.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 147 ],
            "EN": [ 162 ],
            "Q": [ 293 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit21.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 148 ],
            "EN": [ 162 ],
            "Q": [ 294 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit22.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 149 ],
            "EN": [ 162 ],
            "Q": [ 295 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit23.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 150 ],
            "EN": [ 162 ],
            "Q": [ 296 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit24.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 151 ],
            "EN": [ 162 ],
            "Q": [ 297 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit25.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 152 ],
            "EN": [ 162 ],
            "Q": [ 298 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit26.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 153 ],
            "EN": [ 162 ],
            "Q": [ 299 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit27.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 154 ],
            "EN": [ 162 ],
            "Q": [ 300 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit28.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 155 ],
            "EN": [ 162 ],
            "Q": [ 301 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit29.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 156 ],
            "EN": [ 162 ],
            "Q": [ 302 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit3.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 130 ],
            "EN": [ 162 ],
            "Q": [ 125 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit30.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 157 ],
            "EN": [ 162 ],
            "Q": [ 303 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit31.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 158 ],
            "EN": [ 162 ],
            "Q": [ 304 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit4.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 131 ],
            "EN": [ 162 ],
            "Q": [ 305 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit5.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 132 ],
            "EN": [ 162 ],
            "Q": [ 306 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit6.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 133 ],
            "EN": [ 162 ],
            "Q": [ 307 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit7.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 134 ],
            "EN": [ 162 ],
            "Q": [ 308 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit8.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 135 ],
            "EN": [ 162 ],
            "Q": [ 309 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame3_bit9.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 136 ],
            "EN": [ 162 ],
            "Q": [ 310 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame4_bit20.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 147 ],
            "EN": [ 163 ],
            "Q": [ 110 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame4_bit21.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 148 ],
            "EN": [ 163 ],
            "Q": [ 111 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame4_bit22.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 149 ],
            "EN": [ 163 ],
            "Q": [ 112 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame4_bit23.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 150 ],
            "EN": [ 163 ],
            "Q": [ 113 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame4_bit24.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 151 ],
            "EN": [ 163 ],
            "Q": [ 114 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame4_bit25.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 152 ],
            "EN": [ 163 ],
            "Q": [ 115 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame4_bit26.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 153 ],
            "EN": [ 163 ],
            "Q": [ 116 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame4_bit27.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 154 ],
            "EN": [ 163 ],
            "Q": [ 117 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame4_bit28.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 155 ],
            "EN": [ 163 ],
            "Q": [ 118 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame4_bit29.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 156 ],
            "EN": [ 163 ],
            "Q": [ 119 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame4_bit30.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 157 ],
            "EN": [ 163 ],
            "Q": [ 120 ]
          }
        },
        "$flatten\\Inst_W_IO4_ConfigMem.\\Inst_frame4_bit31.$auto$proc_dlatch.cc:432:proc_dlatch$16": {
          "hide_name": 1,
          "type": "$dlatch",
          "parameters": {
            "EN_POLARITY": "00000000000000000000000000000001",
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:55.5-61.8"
          },
          "port_directions": {
            "D": "input",
            "EN": "input",
            "Q": "output"
          },
          "connections": {
            "D": [ 158 ],
            "EN": [ 163 ],
            "Q": [ 121 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_A_I.\\cus_mux41_buf_inst0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 54 ],
            "B": [ 55 ],
            "S": [ 213 ],
            "Y": [ 311 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_A_I.\\cus_mux41_buf_inst0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 57 ],
            "S": [ 213 ],
            "Y": [ 312 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_A_I.\\cus_mux41_buf_inst0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 311 ],
            "B": [ 312 ],
            "S": [ 214 ],
            "Y": [ 313 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_A_I.\\cus_mux41_buf_inst1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 58 ],
            "B": [ 59 ],
            "S": [ 213 ],
            "Y": [ 314 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_A_I.\\cus_mux41_buf_inst1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 61 ],
            "S": [ 213 ],
            "Y": [ 315 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_A_I.\\cus_mux41_buf_inst1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 314 ],
            "B": [ 315 ],
            "S": [ 214 ],
            "Y": [ 316 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_A_I.\\cus_mux41_buf_inst2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 62 ],
            "B": [ 63 ],
            "S": [ 213 ],
            "Y": [ 317 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_A_I.\\cus_mux41_buf_inst2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 64 ],
            "B": [ 65 ],
            "S": [ 213 ],
            "Y": [ 318 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_A_I.\\cus_mux41_buf_inst2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 317 ],
            "B": [ 318 ],
            "S": [ 214 ],
            "Y": [ 319 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_A_I.\\cus_mux41_buf_inst3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66 ],
            "B": [ 67 ],
            "S": [ 213 ],
            "Y": [ 320 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_A_I.\\cus_mux41_buf_inst3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 69 ],
            "S": [ 213 ],
            "Y": [ 321 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_A_I.\\cus_mux41_buf_inst3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 320 ],
            "B": [ 321 ],
            "S": [ 214 ],
            "Y": [ 322 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_A_I.\\cus_mux41_buf_inst4.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 313 ],
            "B": [ 316 ],
            "S": [ 215 ],
            "Y": [ 323 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_A_I.\\cus_mux41_buf_inst4.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 319 ],
            "B": [ 322 ],
            "S": [ 215 ],
            "Y": [ 324 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_A_I.\\cus_mux41_buf_inst4.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 323 ],
            "B": [ 324 ],
            "S": [ 216 ],
            "Y": [ 99 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_B_I.\\cus_mux41_buf_inst0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 54 ],
            "B": [ 55 ],
            "S": [ 190 ],
            "Y": [ 325 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_B_I.\\cus_mux41_buf_inst0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 57 ],
            "S": [ 190 ],
            "Y": [ 326 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_B_I.\\cus_mux41_buf_inst0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 325 ],
            "B": [ 326 ],
            "S": [ 191 ],
            "Y": [ 327 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_B_I.\\cus_mux41_buf_inst1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 58 ],
            "B": [ 59 ],
            "S": [ 190 ],
            "Y": [ 328 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_B_I.\\cus_mux41_buf_inst1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 61 ],
            "S": [ 190 ],
            "Y": [ 329 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_B_I.\\cus_mux41_buf_inst1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 328 ],
            "B": [ 329 ],
            "S": [ 191 ],
            "Y": [ 330 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_B_I.\\cus_mux41_buf_inst2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 62 ],
            "B": [ 63 ],
            "S": [ 190 ],
            "Y": [ 331 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_B_I.\\cus_mux41_buf_inst2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 64 ],
            "B": [ 65 ],
            "S": [ 190 ],
            "Y": [ 332 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_B_I.\\cus_mux41_buf_inst2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 331 ],
            "B": [ 332 ],
            "S": [ 191 ],
            "Y": [ 333 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_B_I.\\cus_mux41_buf_inst3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66 ],
            "B": [ 67 ],
            "S": [ 190 ],
            "Y": [ 334 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_B_I.\\cus_mux41_buf_inst3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 69 ],
            "S": [ 190 ],
            "Y": [ 335 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_B_I.\\cus_mux41_buf_inst3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 334 ],
            "B": [ 335 ],
            "S": [ 191 ],
            "Y": [ 336 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_B_I.\\cus_mux41_buf_inst4.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 327 ],
            "B": [ 330 ],
            "S": [ 192 ],
            "Y": [ 337 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_B_I.\\cus_mux41_buf_inst4.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 333 ],
            "B": [ 336 ],
            "S": [ 192 ],
            "Y": [ 338 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_B_I.\\cus_mux41_buf_inst4.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 337 ],
            "B": [ 338 ],
            "S": [ 193 ],
            "Y": [ 102 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_C_I.\\cus_mux41_buf_inst0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 54 ],
            "B": [ 55 ],
            "S": [ 197 ],
            "Y": [ 339 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_C_I.\\cus_mux41_buf_inst0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 57 ],
            "S": [ 197 ],
            "Y": [ 340 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_C_I.\\cus_mux41_buf_inst0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 339 ],
            "B": [ 340 ],
            "S": [ 198 ],
            "Y": [ 341 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_C_I.\\cus_mux41_buf_inst1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 58 ],
            "B": [ 59 ],
            "S": [ 197 ],
            "Y": [ 342 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_C_I.\\cus_mux41_buf_inst1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 61 ],
            "S": [ 197 ],
            "Y": [ 343 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_C_I.\\cus_mux41_buf_inst1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 342 ],
            "B": [ 343 ],
            "S": [ 198 ],
            "Y": [ 344 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_C_I.\\cus_mux41_buf_inst2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 62 ],
            "B": [ 63 ],
            "S": [ 197 ],
            "Y": [ 345 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_C_I.\\cus_mux41_buf_inst2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 64 ],
            "B": [ 65 ],
            "S": [ 197 ],
            "Y": [ 346 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_C_I.\\cus_mux41_buf_inst2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 345 ],
            "B": [ 346 ],
            "S": [ 198 ],
            "Y": [ 347 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_C_I.\\cus_mux41_buf_inst3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66 ],
            "B": [ 67 ],
            "S": [ 197 ],
            "Y": [ 348 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_C_I.\\cus_mux41_buf_inst3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 69 ],
            "S": [ 197 ],
            "Y": [ 349 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_C_I.\\cus_mux41_buf_inst3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 348 ],
            "B": [ 349 ],
            "S": [ 198 ],
            "Y": [ 350 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_C_I.\\cus_mux41_buf_inst4.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 341 ],
            "B": [ 344 ],
            "S": [ 200 ],
            "Y": [ 351 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_C_I.\\cus_mux41_buf_inst4.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 347 ],
            "B": [ 350 ],
            "S": [ 200 ],
            "Y": [ 352 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_C_I.\\cus_mux41_buf_inst4.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 351 ],
            "B": [ 352 ],
            "S": [ 201 ],
            "Y": [ 105 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_D_I.\\cus_mux41_buf_inst0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 54 ],
            "B": [ 55 ],
            "S": [ 205 ],
            "Y": [ 353 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_D_I.\\cus_mux41_buf_inst0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 57 ],
            "S": [ 205 ],
            "Y": [ 354 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_D_I.\\cus_mux41_buf_inst0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 353 ],
            "B": [ 354 ],
            "S": [ 206 ],
            "Y": [ 355 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_D_I.\\cus_mux41_buf_inst1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 58 ],
            "B": [ 59 ],
            "S": [ 205 ],
            "Y": [ 356 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_D_I.\\cus_mux41_buf_inst1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 61 ],
            "S": [ 205 ],
            "Y": [ 357 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_D_I.\\cus_mux41_buf_inst1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 356 ],
            "B": [ 357 ],
            "S": [ 206 ],
            "Y": [ 358 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_D_I.\\cus_mux41_buf_inst2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 62 ],
            "B": [ 63 ],
            "S": [ 205 ],
            "Y": [ 359 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_D_I.\\cus_mux41_buf_inst2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 64 ],
            "B": [ 65 ],
            "S": [ 205 ],
            "Y": [ 360 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_D_I.\\cus_mux41_buf_inst2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 359 ],
            "B": [ 360 ],
            "S": [ 206 ],
            "Y": [ 361 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_D_I.\\cus_mux41_buf_inst3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66 ],
            "B": [ 67 ],
            "S": [ 205 ],
            "Y": [ 362 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_D_I.\\cus_mux41_buf_inst3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 69 ],
            "S": [ 205 ],
            "Y": [ 363 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_D_I.\\cus_mux41_buf_inst3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 362 ],
            "B": [ 363 ],
            "S": [ 206 ],
            "Y": [ 364 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_D_I.\\cus_mux41_buf_inst4.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 355 ],
            "B": [ 358 ],
            "S": [ 207 ],
            "Y": [ 365 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_D_I.\\cus_mux41_buf_inst4.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 361 ],
            "B": [ 364 ],
            "S": [ 207 ],
            "Y": [ 366 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux161_buf_D_I.\\cus_mux41_buf_inst4.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 365 ],
            "B": [ 366 ],
            "S": [ 208 ],
            "Y": [ 108 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E1BEG0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 52 ],
            "B": [ 53 ],
            "S": [ 305 ],
            "Y": [ 367 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E1BEG0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 98 ],
            "B": [ 104 ],
            "S": [ 305 ],
            "Y": [ 368 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E1BEG0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 367 ],
            "B": [ 368 ],
            "S": [ 306 ],
            "Y": [ 2 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E1BEG1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 51 ],
            "B": [ 52 ],
            "S": [ 307 ],
            "Y": [ 369 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E1BEG1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 180 ],
            "B": [ 184 ],
            "S": [ 307 ],
            "Y": [ 370 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E1BEG1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 369 ],
            "B": [ 370 ],
            "S": [ 308 ],
            "Y": [ 3 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E1BEG2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 50 ],
            "B": [ 51 ],
            "S": [ 309 ],
            "Y": [ 371 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E1BEG2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 101 ],
            "B": [ 107 ],
            "S": [ 309 ],
            "Y": [ 372 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E1BEG2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 371 ],
            "B": [ 372 ],
            "S": [ 310 ],
            "Y": [ 4 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E1BEG3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 50 ],
            "B": [ 53 ],
            "S": [ 283 ],
            "Y": [ 373 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E1BEG3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 182 ],
            "B": [ 186 ],
            "S": [ 283 ],
            "Y": [ 374 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E1BEG3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 373 ],
            "B": [ 374 ],
            "S": [ 284 ],
            "Y": [ 5 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEG0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 61 ],
            "B": [ 77 ],
            "S": [ 285 ],
            "Y": [ 375 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEG0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 85 ],
            "B": [ 93 ],
            "S": [ 285 ],
            "Y": [ 376 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEG0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 375 ],
            "B": [ 376 ],
            "S": [ 286 ],
            "Y": [ 6 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEG1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 76 ],
            "S": [ 287 ],
            "Y": [ 377 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEG1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 84 ],
            "B": [ 92 ],
            "S": [ 287 ],
            "Y": [ 378 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEG1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 377 ],
            "B": [ 378 ],
            "S": [ 288 ],
            "Y": [ 7 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEG2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 59 ],
            "B": [ 75 ],
            "S": [ 289 ],
            "Y": [ 379 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEG2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 83 ],
            "B": [ 91 ],
            "S": [ 289 ],
            "Y": [ 380 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEG2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 379 ],
            "B": [ 380 ],
            "S": [ 290 ],
            "Y": [ 8 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEG3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 58 ],
            "B": [ 74 ],
            "S": [ 291 ],
            "Y": [ 381 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEG3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 82 ],
            "B": [ 90 ],
            "S": [ 291 ],
            "Y": [ 382 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEG3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 381 ],
            "B": [ 382 ],
            "S": [ 292 ],
            "Y": [ 9 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEG4.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57 ],
            "B": [ 73 ],
            "S": [ 293 ],
            "Y": [ 383 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEG4.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 81 ],
            "B": [ 89 ],
            "S": [ 293 ],
            "Y": [ 384 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEG4.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 383 ],
            "B": [ 384 ],
            "S": [ 294 ],
            "Y": [ 10 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEG5.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 72 ],
            "S": [ 295 ],
            "Y": [ 385 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEG5.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 80 ],
            "B": [ 88 ],
            "S": [ 295 ],
            "Y": [ 386 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEG5.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 385 ],
            "B": [ 386 ],
            "S": [ 296 ],
            "Y": [ 11 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEG6.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 55 ],
            "B": [ 71 ],
            "S": [ 297 ],
            "Y": [ 387 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEG6.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 79 ],
            "B": [ 87 ],
            "S": [ 297 ],
            "Y": [ 388 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEG6.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 387 ],
            "B": [ 388 ],
            "S": [ 298 ],
            "Y": [ 12 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEG7.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 54 ],
            "B": [ 70 ],
            "S": [ 299 ],
            "Y": [ 389 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEG7.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 78 ],
            "B": [ 86 ],
            "S": [ 299 ],
            "Y": [ 390 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEG7.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 389 ],
            "B": [ 390 ],
            "S": [ 300 ],
            "Y": [ 13 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEGb0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 69 ],
            "B": [ 77 ],
            "S": [ 301 ],
            "Y": [ 391 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEGb0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 85 ],
            "B": [ 93 ],
            "S": [ 301 ],
            "Y": [ 392 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEGb0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 391 ],
            "B": [ 392 ],
            "S": [ 302 ],
            "Y": [ 14 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEGb1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 76 ],
            "S": [ 303 ],
            "Y": [ 393 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEGb1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 84 ],
            "B": [ 92 ],
            "S": [ 303 ],
            "Y": [ 394 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEGb1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 393 ],
            "B": [ 394 ],
            "S": [ 304 ],
            "Y": [ 15 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEGb2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 67 ],
            "B": [ 75 ],
            "S": [ 251 ],
            "Y": [ 395 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEGb2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 83 ],
            "B": [ 91 ],
            "S": [ 251 ],
            "Y": [ 396 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEGb2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 395 ],
            "B": [ 396 ],
            "S": [ 252 ],
            "Y": [ 16 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEGb3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 66 ],
            "B": [ 74 ],
            "S": [ 263 ],
            "Y": [ 397 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEGb3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 82 ],
            "B": [ 90 ],
            "S": [ 263 ],
            "Y": [ 398 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEGb3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 397 ],
            "B": [ 398 ],
            "S": [ 274 ],
            "Y": [ 17 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEGb4.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 65 ],
            "B": [ 73 ],
            "S": [ 277 ],
            "Y": [ 399 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEGb4.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 81 ],
            "B": [ 89 ],
            "S": [ 277 ],
            "Y": [ 400 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEGb4.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 399 ],
            "B": [ 400 ],
            "S": [ 278 ],
            "Y": [ 18 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEGb5.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 64 ],
            "B": [ 72 ],
            "S": [ 279 ],
            "Y": [ 401 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEGb5.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 80 ],
            "B": [ 88 ],
            "S": [ 279 ],
            "Y": [ 402 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEGb5.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 401 ],
            "B": [ 402 ],
            "S": [ 280 ],
            "Y": [ 19 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEGb6.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 63 ],
            "B": [ 71 ],
            "S": [ 281 ],
            "Y": [ 403 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEGb6.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 79 ],
            "B": [ 87 ],
            "S": [ 281 ],
            "Y": [ 404 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEGb6.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 403 ],
            "B": [ 404 ],
            "S": [ 282 ],
            "Y": [ 20 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEGb7.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 62 ],
            "B": [ 70 ],
            "S": [ 253 ],
            "Y": [ 405 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEGb7.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 78 ],
            "B": [ 86 ],
            "S": [ 253 ],
            "Y": [ 406 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E2BEGb7.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 405 ],
            "B": [ 406 ],
            "S": [ 254 ],
            "Y": [ 21 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 52 ],
            "B": [ 81 ],
            "S": [ 223 ],
            "Y": [ 407 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 98 ],
            "B": [ 104 ],
            "S": [ 223 ],
            "Y": [ 408 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 407 ],
            "B": [ 408 ],
            "S": [ 224 ],
            "Y": [ 38 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 53 ],
            "B": [ 80 ],
            "S": [ 225 ],
            "Y": [ 409 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 180 ],
            "B": [ 184 ],
            "S": [ 225 ],
            "Y": [ 410 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 409 ],
            "B": [ 410 ],
            "S": [ 226 ],
            "Y": [ 39 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG10.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 51 ],
            "B": [ 71 ],
            "S": [ 187 ],
            "Y": [ 411 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG10.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 101 ],
            "B": [ 107 ],
            "S": [ 187 ],
            "Y": [ 412 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG10.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 411 ],
            "B": [ 412 ],
            "S": [ 188 ],
            "Y": [ 48 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG11.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 50 ],
            "B": [ 70 ],
            "S": [ 199 ],
            "Y": [ 413 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG11.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 182 ],
            "B": [ 186 ],
            "S": [ 199 ],
            "Y": [ 414 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG11.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 413 ],
            "B": [ 414 ],
            "S": [ 210 ],
            "Y": [ 49 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 77 ],
            "B": [ 85 ],
            "S": [ 227 ],
            "Y": [ 415 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 98 ],
            "B": [ 104 ],
            "S": [ 227 ],
            "Y": [ 416 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 415 ],
            "B": [ 416 ],
            "S": [ 228 ],
            "Y": [ 40 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 76 ],
            "B": [ 84 ],
            "S": [ 229 ],
            "Y": [ 417 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 180 ],
            "B": [ 184 ],
            "S": [ 229 ],
            "Y": [ 418 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 417 ],
            "B": [ 418 ],
            "S": [ 230 ],
            "Y": [ 41 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG4.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 52 ],
            "B": [ 73 ],
            "S": [ 232 ],
            "Y": [ 419 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG4.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 98 ],
            "B": [ 104 ],
            "S": [ 232 ],
            "Y": [ 420 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG4.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 419 ],
            "B": [ 420 ],
            "S": [ 233 ],
            "Y": [ 42 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG5.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 53 ],
            "B": [ 72 ],
            "S": [ 234 ],
            "Y": [ 421 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG5.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 180 ],
            "B": [ 184 ],
            "S": [ 234 ],
            "Y": [ 422 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG5.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 421 ],
            "B": [ 422 ],
            "S": [ 235 ],
            "Y": [ 43 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG6.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 51 ],
            "B": [ 79 ],
            "S": [ 236 ],
            "Y": [ 423 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG6.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 101 ],
            "B": [ 107 ],
            "S": [ 236 ],
            "Y": [ 424 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG6.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 423 ],
            "B": [ 424 ],
            "S": [ 237 ],
            "Y": [ 44 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG7.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 50 ],
            "B": [ 78 ],
            "S": [ 238 ],
            "Y": [ 425 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG7.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 182 ],
            "B": [ 186 ],
            "S": [ 238 ],
            "Y": [ 426 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG7.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 425 ],
            "B": [ 426 ],
            "S": [ 239 ],
            "Y": [ 45 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG8.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 75 ],
            "B": [ 83 ],
            "S": [ 240 ],
            "Y": [ 427 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG8.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 101 ],
            "B": [ 107 ],
            "S": [ 240 ],
            "Y": [ 428 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG8.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 427 ],
            "B": [ 428 ],
            "S": [ 241 ],
            "Y": [ 46 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG9.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 74 ],
            "B": [ 82 ],
            "S": [ 243 ],
            "Y": [ 429 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG9.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 182 ],
            "B": [ 186 ],
            "S": [ 243 ],
            "Y": [ 430 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_E6BEG9.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 429 ],
            "B": [ 430 ],
            "S": [ 244 ],
            "Y": [ 47 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 86 ],
            "B": [ 88 ],
            "S": [ 255 ],
            "Y": [ 431 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 90 ],
            "B": [ 98 ],
            "S": [ 255 ],
            "Y": [ 432 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 431 ],
            "B": [ 432 ],
            "S": [ 256 ],
            "Y": [ 22 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 92 ],
            "B": [ 94 ],
            "S": [ 257 ],
            "Y": [ 433 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 96 ],
            "B": [ 101 ],
            "S": [ 257 ],
            "Y": [ 434 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 433 ],
            "B": [ 434 ],
            "S": [ 258 ],
            "Y": [ 23 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG10.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 86 ],
            "B": [ 88 ],
            "S": [ 219 ],
            "Y": [ 435 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG10.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 90 ],
            "B": [ 98 ],
            "S": [ 219 ],
            "Y": [ 436 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG10.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 435 ],
            "B": [ 436 ],
            "S": [ 220 ],
            "Y": [ 32 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG11.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 92 ],
            "B": [ 94 ],
            "S": [ 231 ],
            "Y": [ 437 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG11.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 96 ],
            "B": [ 101 ],
            "S": [ 231 ],
            "Y": [ 438 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG11.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 437 ],
            "B": [ 438 ],
            "S": [ 242 ],
            "Y": [ 33 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG12.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 87 ],
            "B": [ 89 ],
            "S": [ 245 ],
            "Y": [ 439 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG12.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 91 ],
            "B": [ 180 ],
            "S": [ 245 ],
            "Y": [ 440 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG12.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 439 ],
            "B": [ 440 ],
            "S": [ 246 ],
            "Y": [ 34 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG13.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93 ],
            "B": [ 95 ],
            "S": [ 247 ],
            "Y": [ 441 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG13.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 97 ],
            "B": [ 182 ],
            "S": [ 247 ],
            "Y": [ 442 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG13.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 441 ],
            "B": [ 442 ],
            "S": [ 248 ],
            "Y": [ 35 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG14.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 58 ],
            "S": [ 249 ],
            "Y": [ 443 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG14.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 184 ],
            "S": [ 249 ],
            "Y": [ 444 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG14.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 443 ],
            "B": [ 444 ],
            "S": [ 250 ],
            "Y": [ 36 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG15.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57 ],
            "B": [ 59 ],
            "S": [ 221 ],
            "Y": [ 445 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG15.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 61 ],
            "B": [ 186 ],
            "S": [ 221 ],
            "Y": [ 446 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG15.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 445 ],
            "B": [ 446 ],
            "S": [ 222 ],
            "Y": [ 37 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 87 ],
            "B": [ 89 ],
            "S": [ 259 ],
            "Y": [ 447 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 91 ],
            "B": [ 180 ],
            "S": [ 259 ],
            "Y": [ 448 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG2.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 447 ],
            "B": [ 448 ],
            "S": [ 260 ],
            "Y": [ 24 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93 ],
            "B": [ 95 ],
            "S": [ 261 ],
            "Y": [ 449 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 97 ],
            "B": [ 182 ],
            "S": [ 261 ],
            "Y": [ 450 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG3.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 449 ],
            "B": [ 450 ],
            "S": [ 262 ],
            "Y": [ 25 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG4.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 64 ],
            "B": [ 66 ],
            "S": [ 264 ],
            "Y": [ 451 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG4.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 68 ],
            "B": [ 104 ],
            "S": [ 264 ],
            "Y": [ 452 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG4.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 451 ],
            "B": [ 452 ],
            "S": [ 265 ],
            "Y": [ 26 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG5.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 65 ],
            "B": [ 67 ],
            "S": [ 266 ],
            "Y": [ 453 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG5.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 69 ],
            "B": [ 107 ],
            "S": [ 266 ],
            "Y": [ 454 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG5.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 453 ],
            "B": [ 454 ],
            "S": [ 267 ],
            "Y": [ 27 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG6.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 56 ],
            "B": [ 58 ],
            "S": [ 268 ],
            "Y": [ 455 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG6.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 184 ],
            "S": [ 268 ],
            "Y": [ 456 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG6.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 455 ],
            "B": [ 456 ],
            "S": [ 269 ],
            "Y": [ 28 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG7.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 57 ],
            "B": [ 59 ],
            "S": [ 270 ],
            "Y": [ 457 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG7.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 61 ],
            "B": [ 186 ],
            "S": [ 270 ],
            "Y": [ 458 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG7.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 457 ],
            "B": [ 458 ],
            "S": [ 271 ],
            "Y": [ 29 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG8.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 92 ],
            "B": [ 94 ],
            "S": [ 272 ],
            "Y": [ 459 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG8.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 96 ],
            "B": [ 104 ],
            "S": [ 272 ],
            "Y": [ 460 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG8.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 459 ],
            "B": [ 460 ],
            "S": [ 273 ],
            "Y": [ 30 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG9.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 89 ],
            "B": [ 91 ],
            "S": [ 275 ],
            "Y": [ 461 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG9.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 93 ],
            "B": [ 107 ],
            "S": [ 275 ],
            "Y": [ 462 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux41_buf_EE4BEG9.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 461 ],
            "B": [ 462 ],
            "S": [ 276 ],
            "Y": [ 31 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_A_T.\\cus_mux21_inst.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:205$9": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:205.13-205.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 463 ],
            "B": [ 464 ],
            "S": [ 189 ],
            "Y": [ 179 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_A_T.\\cus_mux41_buf_inst0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 61 ],
            "B": [ 62 ],
            "S": [ 217 ],
            "Y": [ 465 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_A_T.\\cus_mux41_buf_inst0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 63 ],
            "B": [ 64 ],
            "S": [ 217 ],
            "Y": [ 466 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_A_T.\\cus_mux41_buf_inst0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 465 ],
            "B": [ 466 ],
            "S": [ 218 ],
            "Y": [ 463 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_A_T.\\cus_mux41_buf_inst1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 65 ],
            "B": [ 66 ],
            "S": [ 217 ],
            "Y": [ 467 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_A_T.\\cus_mux41_buf_inst1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 217 ],
            "Y": [ 468 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_A_T.\\cus_mux41_buf_inst1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 467 ],
            "B": [ 468 ],
            "S": [ 218 ],
            "Y": [ 464 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_B_T.\\cus_mux21_inst.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:205$9": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:205.13-205.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 469 ],
            "B": [ 470 ],
            "S": [ 196 ],
            "Y": [ 181 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_B_T.\\cus_mux41_buf_inst0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 61 ],
            "S": [ 194 ],
            "Y": [ 471 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_B_T.\\cus_mux41_buf_inst0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 62 ],
            "B": [ 66 ],
            "S": [ 194 ],
            "Y": [ 472 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_B_T.\\cus_mux41_buf_inst0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 471 ],
            "B": [ 472 ],
            "S": [ 195 ],
            "Y": [ 469 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_B_T.\\cus_mux41_buf_inst1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 67 ],
            "B": [ 68 ],
            "S": [ 194 ],
            "Y": [ 473 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_B_T.\\cus_mux41_buf_inst1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 194 ],
            "Y": [ 474 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_B_T.\\cus_mux41_buf_inst1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 473 ],
            "B": [ 474 ],
            "S": [ 195 ],
            "Y": [ 470 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_C_T.\\cus_mux21_inst.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:205$9": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:205.13-205.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 475 ],
            "B": [ 476 ],
            "S": [ 204 ],
            "Y": [ 183 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_C_T.\\cus_mux41_buf_inst0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 61 ],
            "B": [ 62 ],
            "S": [ 202 ],
            "Y": [ 477 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_C_T.\\cus_mux41_buf_inst0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 63 ],
            "B": [ 64 ],
            "S": [ 202 ],
            "Y": [ 478 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_C_T.\\cus_mux41_buf_inst0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 477 ],
            "B": [ 478 ],
            "S": [ 203 ],
            "Y": [ 475 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_C_T.\\cus_mux41_buf_inst1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 65 ],
            "B": [ 66 ],
            "S": [ 202 ],
            "Y": [ 479 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_C_T.\\cus_mux41_buf_inst1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 202 ],
            "Y": [ 480 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_C_T.\\cus_mux41_buf_inst1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 479 ],
            "B": [ 480 ],
            "S": [ 203 ],
            "Y": [ 476 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_D_T.\\cus_mux21_inst.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:205$9": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:205.13-205.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 481 ],
            "B": [ 482 ],
            "S": [ 212 ],
            "Y": [ 185 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_D_T.\\cus_mux41_buf_inst0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 60 ],
            "B": [ 61 ],
            "S": [ 209 ],
            "Y": [ 483 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_D_T.\\cus_mux41_buf_inst0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 62 ],
            "B": [ 66 ],
            "S": [ 209 ],
            "Y": [ 484 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_D_T.\\cus_mux41_buf_inst0.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 483 ],
            "B": [ 484 ],
            "S": [ 211 ],
            "Y": [ 481 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_D_T.\\cus_mux41_buf_inst1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190$6": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.12-190.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 67 ],
            "B": [ 68 ],
            "S": [ 209 ],
            "Y": [ 485 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_D_T.\\cus_mux41_buf_inst1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191$7": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.12-191.32"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ "0" ],
            "B": [ "1" ],
            "S": [ 209 ],
            "Y": [ 486 ]
          }
        },
        "$flatten\\Inst_W_IO4_switch_matrix.\\inst_cus_mux81_buf_D_T.\\cus_mux41_buf_inst1.$ternary$/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192$8": {
          "hide_name": 1,
          "type": "$mux",
          "parameters": {
            "WIDTH": "00000000000000000000000000000001"
          },
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:192.14-192.26"
          },
          "port_directions": {
            "A": "input",
            "B": "input",
            "S": "input",
            "Y": "output"
          },
          "connections": {
            "A": [ 485 ],
            "B": [ 486 ],
            "S": [ 211 ],
            "Y": [ 482 ]
          }
        }
      },
      "netnames": {
        "A_I_top": {
          "hide_name": 0,
          "bits": [ 99 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:23.17-23.24"
          }
        },
        "A_O_top": {
          "hide_name": 0,
          "bits": [ 98 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:22.16-22.23"
          }
        },
        "A_T": {
          "hide_name": 0,
          "bits": [ 179 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:62.6-62.9"
          }
        },
        "A_T_top": {
          "hide_name": 0,
          "bits": [ 100 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:24.17-24.24"
          }
        },
        "A_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 110 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:34.17-34.32"
          }
        },
        "A_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 111 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:35.17-35.32"
          }
        },
        "A_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 112 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:36.17-36.32"
          }
        },
        "A_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 113 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:37.17-37.32"
          }
        },
        "B_I_top": {
          "hide_name": 0,
          "bits": [ 102 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:26.17-26.24"
          }
        },
        "B_O_top": {
          "hide_name": 0,
          "bits": [ 101 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:25.16-25.23"
          }
        },
        "B_T": {
          "hide_name": 0,
          "bits": [ 181 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:66.6-66.9"
          }
        },
        "B_T_top": {
          "hide_name": 0,
          "bits": [ 103 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:27.17-27.24"
          }
        },
        "B_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 114 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:38.17-38.32"
          }
        },
        "B_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 115 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:39.17-39.32"
          }
        },
        "B_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 116 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:40.17-40.32"
          }
        },
        "B_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 117 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:41.17-41.32"
          }
        },
        "C_I_top": {
          "hide_name": 0,
          "bits": [ 105 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:29.17-29.24"
          }
        },
        "C_O_top": {
          "hide_name": 0,
          "bits": [ 104 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:28.16-28.23"
          }
        },
        "C_T": {
          "hide_name": 0,
          "bits": [ 183 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:70.6-70.9"
          }
        },
        "C_T_top": {
          "hide_name": 0,
          "bits": [ 106 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:30.17-30.24"
          }
        },
        "C_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 118 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:42.17-42.32"
          }
        },
        "C_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 119 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:43.17-43.32"
          }
        },
        "C_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 120 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:44.17-44.32"
          }
        },
        "C_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 121 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:45.17-45.32"
          }
        },
        "D_I_top": {
          "hide_name": 0,
          "bits": [ 108 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:32.17-32.24"
          }
        },
        "D_O_top": {
          "hide_name": 0,
          "bits": [ 107 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:31.16-31.23"
          }
        },
        "D_T": {
          "hide_name": 0,
          "bits": [ 185 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:74.6-74.9"
          }
        },
        "D_T_top": {
          "hide_name": 0,
          "bits": [ 109 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:33.17-33.24"
          }
        },
        "D_config_C_bit0": {
          "hide_name": 0,
          "bits": [ 122 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:46.17-46.32"
          }
        },
        "D_config_C_bit1": {
          "hide_name": 0,
          "bits": [ 123 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:47.17-47.32"
          }
        },
        "D_config_C_bit2": {
          "hide_name": 0,
          "bits": [ 124 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:48.17-48.32"
          }
        },
        "D_config_C_bit3": {
          "hide_name": 0,
          "bits": [ 125 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:49.17-49.32"
          }
        },
        "E1BEG": {
          "hide_name": 0,
          "bits": [ 2, 3, 4, 5 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:12.23-12.28"
          }
        },
        "E2BEG": {
          "hide_name": 0,
          "bits": [ 6, 7, 8, 9, 10, 11, 12, 13 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:13.23-13.28"
          }
        },
        "E2BEGb": {
          "hide_name": 0,
          "bits": [ 14, 15, 16, 17, 18, 19, 20, 21 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:14.23-14.29"
          }
        },
        "E6BEG": {
          "hide_name": 0,
          "bits": [ 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:16.24-16.29"
          }
        },
        "EE4BEG": {
          "hide_name": 0,
          "bits": [ 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:15.24-15.30"
          }
        },
        "FrameData": {
          "hide_name": 0,
          "bits": [ 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:53.38-53.47"
          }
        },
        "FrameData_O": {
          "hide_name": 0,
          "bits": [ 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:54.39-54.50"
          }
        },
        "FrameStrobe": {
          "hide_name": 0,
          "bits": [ 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:55.38-55.49"
          }
        },
        "FrameStrobe_O": {
          "hide_name": 0,
          "bits": [ 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 175, 176, 177, 178 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:56.39-56.52"
          }
        },
        "Inst_A_IO_1_bidirectional_frame_config_pass.Q": {
          "hide_name": 0,
          "bits": [ 180 ],
          "attributes": {
            "FABulous": "00000000000000000000000000000001",
            "GLOBAL": "00000000000000000000000000000001",
            "hdlname": "Inst_A_IO_1_bidirectional_frame_config_pass Q",
            "src": "primitives/IO_1_bidirectional_frame_config_pass/IO_1_bidirectional_frame_config_pass.v:25.9-25.10"
          }
        },
        "Inst_B_IO_1_bidirectional_frame_config_pass.Q": {
          "hide_name": 0,
          "bits": [ 182 ],
          "attributes": {
            "FABulous": "00000000000000000000000000000001",
            "GLOBAL": "00000000000000000000000000000001",
            "hdlname": "Inst_B_IO_1_bidirectional_frame_config_pass Q",
            "src": "primitives/IO_1_bidirectional_frame_config_pass/IO_1_bidirectional_frame_config_pass.v:25.9-25.10"
          }
        },
        "Inst_C_IO_1_bidirectional_frame_config_pass.Q": {
          "hide_name": 0,
          "bits": [ 184 ],
          "attributes": {
            "FABulous": "00000000000000000000000000000001",
            "GLOBAL": "00000000000000000000000000000001",
            "hdlname": "Inst_C_IO_1_bidirectional_frame_config_pass Q",
            "src": "primitives/IO_1_bidirectional_frame_config_pass/IO_1_bidirectional_frame_config_pass.v:25.9-25.10"
          }
        },
        "Inst_D_IO_1_bidirectional_frame_config_pass.Q": {
          "hide_name": 0,
          "bits": [ 186 ],
          "attributes": {
            "FABulous": "00000000000000000000000000000001",
            "GLOBAL": "00000000000000000000000000000001",
            "hdlname": "Inst_D_IO_1_bidirectional_frame_config_pass Q",
            "src": "primitives/IO_1_bidirectional_frame_config_pass/IO_1_bidirectional_frame_config_pass.v:25.9-25.10"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit0.Q": {
          "hide_name": 0,
          "bits": [ 187 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit0 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit1.Q": {
          "hide_name": 0,
          "bits": [ 188 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit1 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit10.Q": {
          "hide_name": 0,
          "bits": [ 189 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit10 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit11.Q": {
          "hide_name": 0,
          "bits": [ 190 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit11 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit12.Q": {
          "hide_name": 0,
          "bits": [ 191 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit12 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit13.Q": {
          "hide_name": 0,
          "bits": [ 192 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit13 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit14.Q": {
          "hide_name": 0,
          "bits": [ 193 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit14 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit15.Q": {
          "hide_name": 0,
          "bits": [ 194 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit15 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit16.Q": {
          "hide_name": 0,
          "bits": [ 195 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit16 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit17.Q": {
          "hide_name": 0,
          "bits": [ 196 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit17 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit18.Q": {
          "hide_name": 0,
          "bits": [ 197 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit18 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit19.Q": {
          "hide_name": 0,
          "bits": [ 198 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit19 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit2.Q": {
          "hide_name": 0,
          "bits": [ 199 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit2 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit20.Q": {
          "hide_name": 0,
          "bits": [ 200 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit20 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit21.Q": {
          "hide_name": 0,
          "bits": [ 201 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit21 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit22.Q": {
          "hide_name": 0,
          "bits": [ 202 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit22 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit23.Q": {
          "hide_name": 0,
          "bits": [ 203 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit23 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit24.Q": {
          "hide_name": 0,
          "bits": [ 204 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit24 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit25.Q": {
          "hide_name": 0,
          "bits": [ 205 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit25 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit26.Q": {
          "hide_name": 0,
          "bits": [ 206 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit26 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit27.Q": {
          "hide_name": 0,
          "bits": [ 207 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit27 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit28.Q": {
          "hide_name": 0,
          "bits": [ 208 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit28 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit29.Q": {
          "hide_name": 0,
          "bits": [ 209 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit29 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit3.Q": {
          "hide_name": 0,
          "bits": [ 210 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit3 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit30.Q": {
          "hide_name": 0,
          "bits": [ 211 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit30 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit31.Q": {
          "hide_name": 0,
          "bits": [ 212 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit31 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit4.Q": {
          "hide_name": 0,
          "bits": [ 213 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit4 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit5.Q": {
          "hide_name": 0,
          "bits": [ 214 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit5 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit6.Q": {
          "hide_name": 0,
          "bits": [ 215 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit6 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit7.Q": {
          "hide_name": 0,
          "bits": [ 216 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit7 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit8.Q": {
          "hide_name": 0,
          "bits": [ 217 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit8 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame0_bit9.Q": {
          "hide_name": 0,
          "bits": [ 218 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame0_bit9 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit0.Q": {
          "hide_name": 0,
          "bits": [ 219 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit0 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit1.Q": {
          "hide_name": 0,
          "bits": [ 220 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit1 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit10.Q": {
          "hide_name": 0,
          "bits": [ 221 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit10 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit11.Q": {
          "hide_name": 0,
          "bits": [ 222 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit11 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit12.Q": {
          "hide_name": 0,
          "bits": [ 223 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit12 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit13.Q": {
          "hide_name": 0,
          "bits": [ 224 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit13 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit14.Q": {
          "hide_name": 0,
          "bits": [ 225 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit14 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit15.Q": {
          "hide_name": 0,
          "bits": [ 226 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit15 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit16.Q": {
          "hide_name": 0,
          "bits": [ 227 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit16 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit17.Q": {
          "hide_name": 0,
          "bits": [ 228 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit17 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit18.Q": {
          "hide_name": 0,
          "bits": [ 229 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit18 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit19.Q": {
          "hide_name": 0,
          "bits": [ 230 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit19 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit2.Q": {
          "hide_name": 0,
          "bits": [ 231 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit2 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit20.Q": {
          "hide_name": 0,
          "bits": [ 232 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit20 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit21.Q": {
          "hide_name": 0,
          "bits": [ 233 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit21 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit22.Q": {
          "hide_name": 0,
          "bits": [ 234 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit22 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit23.Q": {
          "hide_name": 0,
          "bits": [ 235 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit23 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit24.Q": {
          "hide_name": 0,
          "bits": [ 236 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit24 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit25.Q": {
          "hide_name": 0,
          "bits": [ 237 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit25 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit26.Q": {
          "hide_name": 0,
          "bits": [ 238 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit26 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit27.Q": {
          "hide_name": 0,
          "bits": [ 239 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit27 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit28.Q": {
          "hide_name": 0,
          "bits": [ 240 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit28 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit29.Q": {
          "hide_name": 0,
          "bits": [ 241 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit29 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit3.Q": {
          "hide_name": 0,
          "bits": [ 242 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit3 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit30.Q": {
          "hide_name": 0,
          "bits": [ 243 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit30 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit31.Q": {
          "hide_name": 0,
          "bits": [ 244 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit31 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit4.Q": {
          "hide_name": 0,
          "bits": [ 245 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit4 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit5.Q": {
          "hide_name": 0,
          "bits": [ 246 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit5 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit6.Q": {
          "hide_name": 0,
          "bits": [ 247 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit6 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit7.Q": {
          "hide_name": 0,
          "bits": [ 248 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit7 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit8.Q": {
          "hide_name": 0,
          "bits": [ 249 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit8 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame1_bit9.Q": {
          "hide_name": 0,
          "bits": [ 250 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame1_bit9 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit0.Q": {
          "hide_name": 0,
          "bits": [ 251 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit0 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit1.Q": {
          "hide_name": 0,
          "bits": [ 252 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit1 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit10.Q": {
          "hide_name": 0,
          "bits": [ 253 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit10 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit11.Q": {
          "hide_name": 0,
          "bits": [ 254 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit11 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit12.Q": {
          "hide_name": 0,
          "bits": [ 255 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit12 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit13.Q": {
          "hide_name": 0,
          "bits": [ 256 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit13 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit14.Q": {
          "hide_name": 0,
          "bits": [ 257 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit14 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit15.Q": {
          "hide_name": 0,
          "bits": [ 258 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit15 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit16.Q": {
          "hide_name": 0,
          "bits": [ 259 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit16 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit17.Q": {
          "hide_name": 0,
          "bits": [ 260 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit17 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit18.Q": {
          "hide_name": 0,
          "bits": [ 261 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit18 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit19.Q": {
          "hide_name": 0,
          "bits": [ 262 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit19 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit2.Q": {
          "hide_name": 0,
          "bits": [ 263 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit2 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit20.Q": {
          "hide_name": 0,
          "bits": [ 264 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit20 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit21.Q": {
          "hide_name": 0,
          "bits": [ 265 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit21 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit22.Q": {
          "hide_name": 0,
          "bits": [ 266 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit22 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit23.Q": {
          "hide_name": 0,
          "bits": [ 267 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit23 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit24.Q": {
          "hide_name": 0,
          "bits": [ 268 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit24 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit25.Q": {
          "hide_name": 0,
          "bits": [ 269 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit25 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit26.Q": {
          "hide_name": 0,
          "bits": [ 270 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit26 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit27.Q": {
          "hide_name": 0,
          "bits": [ 271 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit27 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit28.Q": {
          "hide_name": 0,
          "bits": [ 272 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit28 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit29.Q": {
          "hide_name": 0,
          "bits": [ 273 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit29 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit3.Q": {
          "hide_name": 0,
          "bits": [ 274 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit3 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit30.Q": {
          "hide_name": 0,
          "bits": [ 275 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit30 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit31.Q": {
          "hide_name": 0,
          "bits": [ 276 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit31 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit4.Q": {
          "hide_name": 0,
          "bits": [ 277 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit4 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit5.Q": {
          "hide_name": 0,
          "bits": [ 278 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit5 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit6.Q": {
          "hide_name": 0,
          "bits": [ 279 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit6 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit7.Q": {
          "hide_name": 0,
          "bits": [ 280 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit7 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit8.Q": {
          "hide_name": 0,
          "bits": [ 281 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit8 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame2_bit9.Q": {
          "hide_name": 0,
          "bits": [ 282 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame2_bit9 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit10.Q": {
          "hide_name": 0,
          "bits": [ 283 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit10 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit11.Q": {
          "hide_name": 0,
          "bits": [ 284 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit11 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit12.Q": {
          "hide_name": 0,
          "bits": [ 285 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit12 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit13.Q": {
          "hide_name": 0,
          "bits": [ 286 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit13 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit14.Q": {
          "hide_name": 0,
          "bits": [ 287 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit14 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit15.Q": {
          "hide_name": 0,
          "bits": [ 288 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit15 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit16.Q": {
          "hide_name": 0,
          "bits": [ 289 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit16 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit17.Q": {
          "hide_name": 0,
          "bits": [ 290 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit17 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit18.Q": {
          "hide_name": 0,
          "bits": [ 291 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit18 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit19.Q": {
          "hide_name": 0,
          "bits": [ 292 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit19 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit20.Q": {
          "hide_name": 0,
          "bits": [ 293 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit20 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit21.Q": {
          "hide_name": 0,
          "bits": [ 294 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit21 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit22.Q": {
          "hide_name": 0,
          "bits": [ 295 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit22 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit23.Q": {
          "hide_name": 0,
          "bits": [ 296 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit23 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit24.Q": {
          "hide_name": 0,
          "bits": [ 297 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit24 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit25.Q": {
          "hide_name": 0,
          "bits": [ 298 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit25 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit26.Q": {
          "hide_name": 0,
          "bits": [ 299 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit26 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit27.Q": {
          "hide_name": 0,
          "bits": [ 300 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit27 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit28.Q": {
          "hide_name": 0,
          "bits": [ 301 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit28 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit29.Q": {
          "hide_name": 0,
          "bits": [ 302 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit29 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit30.Q": {
          "hide_name": 0,
          "bits": [ 303 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit30 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit31.Q": {
          "hide_name": 0,
          "bits": [ 304 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit31 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit4.Q": {
          "hide_name": 0,
          "bits": [ 305 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit4 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit5.Q": {
          "hide_name": 0,
          "bits": [ 306 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit5 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit6.Q": {
          "hide_name": 0,
          "bits": [ 307 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit6 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit7.Q": {
          "hide_name": 0,
          "bits": [ 308 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit7 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit8.Q": {
          "hide_name": 0,
          "bits": [ 309 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit8 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_ConfigMem.Inst_frame3_bit9.Q": {
          "hide_name": 0,
          "bits": [ 310 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_ConfigMem Inst_frame3_bit9 Q",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:54.38-54.39"
          }
        },
        "Inst_W_IO4_switch_matrix.E1BEG0": {
          "hide_name": 0,
          "bits": [ 2 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E1BEG0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:63.17-63.23"
          }
        },
        "Inst_W_IO4_switch_matrix.E1BEG1": {
          "hide_name": 0,
          "bits": [ 3 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E1BEG1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:64.17-64.23"
          }
        },
        "Inst_W_IO4_switch_matrix.E1BEG2": {
          "hide_name": 0,
          "bits": [ 4 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E1BEG2",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:65.17-65.23"
          }
        },
        "Inst_W_IO4_switch_matrix.E1BEG3": {
          "hide_name": 0,
          "bits": [ 5 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E1BEG3",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:66.17-66.23"
          }
        },
        "Inst_W_IO4_switch_matrix.E2BEG0": {
          "hide_name": 0,
          "bits": [ 6 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E2BEG0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:67.17-67.23"
          }
        },
        "Inst_W_IO4_switch_matrix.E2BEG1": {
          "hide_name": 0,
          "bits": [ 7 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E2BEG1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:68.17-68.23"
          }
        },
        "Inst_W_IO4_switch_matrix.E2BEG2": {
          "hide_name": 0,
          "bits": [ 8 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E2BEG2",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:69.17-69.23"
          }
        },
        "Inst_W_IO4_switch_matrix.E2BEG3": {
          "hide_name": 0,
          "bits": [ 9 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E2BEG3",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:70.17-70.23"
          }
        },
        "Inst_W_IO4_switch_matrix.E2BEG4": {
          "hide_name": 0,
          "bits": [ 10 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E2BEG4",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:71.17-71.23"
          }
        },
        "Inst_W_IO4_switch_matrix.E2BEG5": {
          "hide_name": 0,
          "bits": [ 11 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E2BEG5",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:72.17-72.23"
          }
        },
        "Inst_W_IO4_switch_matrix.E2BEG6": {
          "hide_name": 0,
          "bits": [ 12 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E2BEG6",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:73.17-73.23"
          }
        },
        "Inst_W_IO4_switch_matrix.E2BEG7": {
          "hide_name": 0,
          "bits": [ 13 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E2BEG7",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:74.17-74.23"
          }
        },
        "Inst_W_IO4_switch_matrix.E2BEGb0": {
          "hide_name": 0,
          "bits": [ 14 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E2BEGb0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:75.17-75.24"
          }
        },
        "Inst_W_IO4_switch_matrix.E2BEGb1": {
          "hide_name": 0,
          "bits": [ 15 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E2BEGb1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:76.17-76.24"
          }
        },
        "Inst_W_IO4_switch_matrix.E2BEGb2": {
          "hide_name": 0,
          "bits": [ 16 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E2BEGb2",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:77.17-77.24"
          }
        },
        "Inst_W_IO4_switch_matrix.E2BEGb3": {
          "hide_name": 0,
          "bits": [ 17 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E2BEGb3",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:78.17-78.24"
          }
        },
        "Inst_W_IO4_switch_matrix.E2BEGb4": {
          "hide_name": 0,
          "bits": [ 18 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E2BEGb4",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:79.17-79.24"
          }
        },
        "Inst_W_IO4_switch_matrix.E2BEGb5": {
          "hide_name": 0,
          "bits": [ 19 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E2BEGb5",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:80.17-80.24"
          }
        },
        "Inst_W_IO4_switch_matrix.E2BEGb6": {
          "hide_name": 0,
          "bits": [ 20 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E2BEGb6",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:81.17-81.24"
          }
        },
        "Inst_W_IO4_switch_matrix.E2BEGb7": {
          "hide_name": 0,
          "bits": [ 21 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E2BEGb7",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:82.17-82.24"
          }
        },
        "Inst_W_IO4_switch_matrix.E6BEG0": {
          "hide_name": 0,
          "bits": [ 38 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E6BEG0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:99.17-99.23"
          }
        },
        "Inst_W_IO4_switch_matrix.E6BEG1": {
          "hide_name": 0,
          "bits": [ 39 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E6BEG1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:100.17-100.23"
          }
        },
        "Inst_W_IO4_switch_matrix.E6BEG10": {
          "hide_name": 0,
          "bits": [ 48 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E6BEG10",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:109.17-109.24"
          }
        },
        "Inst_W_IO4_switch_matrix.E6BEG11": {
          "hide_name": 0,
          "bits": [ 49 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E6BEG11",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:110.17-110.24"
          }
        },
        "Inst_W_IO4_switch_matrix.E6BEG2": {
          "hide_name": 0,
          "bits": [ 40 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E6BEG2",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:101.17-101.23"
          }
        },
        "Inst_W_IO4_switch_matrix.E6BEG3": {
          "hide_name": 0,
          "bits": [ 41 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E6BEG3",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:102.17-102.23"
          }
        },
        "Inst_W_IO4_switch_matrix.E6BEG4": {
          "hide_name": 0,
          "bits": [ 42 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E6BEG4",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:103.17-103.23"
          }
        },
        "Inst_W_IO4_switch_matrix.E6BEG5": {
          "hide_name": 0,
          "bits": [ 43 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E6BEG5",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:104.17-104.23"
          }
        },
        "Inst_W_IO4_switch_matrix.E6BEG6": {
          "hide_name": 0,
          "bits": [ 44 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E6BEG6",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:105.17-105.23"
          }
        },
        "Inst_W_IO4_switch_matrix.E6BEG7": {
          "hide_name": 0,
          "bits": [ 45 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E6BEG7",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:106.17-106.23"
          }
        },
        "Inst_W_IO4_switch_matrix.E6BEG8": {
          "hide_name": 0,
          "bits": [ 46 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E6BEG8",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:107.17-107.23"
          }
        },
        "Inst_W_IO4_switch_matrix.E6BEG9": {
          "hide_name": 0,
          "bits": [ 47 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix E6BEG9",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:108.17-108.23"
          }
        },
        "Inst_W_IO4_switch_matrix.EE4BEG0": {
          "hide_name": 0,
          "bits": [ 22 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix EE4BEG0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:83.17-83.24"
          }
        },
        "Inst_W_IO4_switch_matrix.EE4BEG1": {
          "hide_name": 0,
          "bits": [ 23 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix EE4BEG1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:84.17-84.24"
          }
        },
        "Inst_W_IO4_switch_matrix.EE4BEG10": {
          "hide_name": 0,
          "bits": [ 32 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix EE4BEG10",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:93.17-93.25"
          }
        },
        "Inst_W_IO4_switch_matrix.EE4BEG11": {
          "hide_name": 0,
          "bits": [ 33 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix EE4BEG11",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:94.17-94.25"
          }
        },
        "Inst_W_IO4_switch_matrix.EE4BEG12": {
          "hide_name": 0,
          "bits": [ 34 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix EE4BEG12",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:95.17-95.25"
          }
        },
        "Inst_W_IO4_switch_matrix.EE4BEG13": {
          "hide_name": 0,
          "bits": [ 35 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix EE4BEG13",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:96.17-96.25"
          }
        },
        "Inst_W_IO4_switch_matrix.EE4BEG14": {
          "hide_name": 0,
          "bits": [ 36 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix EE4BEG14",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:97.17-97.25"
          }
        },
        "Inst_W_IO4_switch_matrix.EE4BEG15": {
          "hide_name": 0,
          "bits": [ 37 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix EE4BEG15",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:98.17-98.25"
          }
        },
        "Inst_W_IO4_switch_matrix.EE4BEG2": {
          "hide_name": 0,
          "bits": [ 24 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix EE4BEG2",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:85.17-85.24"
          }
        },
        "Inst_W_IO4_switch_matrix.EE4BEG3": {
          "hide_name": 0,
          "bits": [ 25 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix EE4BEG3",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:86.17-86.24"
          }
        },
        "Inst_W_IO4_switch_matrix.EE4BEG4": {
          "hide_name": 0,
          "bits": [ 26 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix EE4BEG4",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:87.17-87.24"
          }
        },
        "Inst_W_IO4_switch_matrix.EE4BEG5": {
          "hide_name": 0,
          "bits": [ 27 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix EE4BEG5",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:88.17-88.24"
          }
        },
        "Inst_W_IO4_switch_matrix.EE4BEG6": {
          "hide_name": 0,
          "bits": [ 28 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix EE4BEG6",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:89.17-89.24"
          }
        },
        "Inst_W_IO4_switch_matrix.EE4BEG7": {
          "hide_name": 0,
          "bits": [ 29 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix EE4BEG7",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:90.17-90.24"
          }
        },
        "Inst_W_IO4_switch_matrix.EE4BEG8": {
          "hide_name": 0,
          "bits": [ 30 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix EE4BEG8",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:91.17-91.24"
          }
        },
        "Inst_W_IO4_switch_matrix.EE4BEG9": {
          "hide_name": 0,
          "bits": [ 31 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix EE4BEG9",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4_switch_matrix.v:92.17-92.24"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_A_I.cus_mux41_buf_inst0.B0": {
          "hide_name": 0,
          "bits": [ 311 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_A_I cus_mux41_buf_inst0 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_A_I.cus_mux41_buf_inst0.B1": {
          "hide_name": 0,
          "bits": [ 312 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_A_I cus_mux41_buf_inst0 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_A_I.cus_mux41_buf_inst0.X": {
          "hide_name": 0,
          "bits": [ 313 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_A_I cus_mux41_buf_inst0 X",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:182.9-182.10"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_A_I.cus_mux41_buf_inst1.B0": {
          "hide_name": 0,
          "bits": [ 314 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_A_I cus_mux41_buf_inst1 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_A_I.cus_mux41_buf_inst1.B1": {
          "hide_name": 0,
          "bits": [ 315 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_A_I cus_mux41_buf_inst1 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_A_I.cus_mux41_buf_inst1.X": {
          "hide_name": 0,
          "bits": [ 316 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_A_I cus_mux41_buf_inst1 X",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:182.9-182.10"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_A_I.cus_mux41_buf_inst2.B0": {
          "hide_name": 0,
          "bits": [ 317 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_A_I cus_mux41_buf_inst2 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_A_I.cus_mux41_buf_inst2.B1": {
          "hide_name": 0,
          "bits": [ 318 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_A_I cus_mux41_buf_inst2 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_A_I.cus_mux41_buf_inst2.X": {
          "hide_name": 0,
          "bits": [ 319 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_A_I cus_mux41_buf_inst2 X",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:182.9-182.10"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_A_I.cus_mux41_buf_inst3.B0": {
          "hide_name": 0,
          "bits": [ 320 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_A_I cus_mux41_buf_inst3 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_A_I.cus_mux41_buf_inst3.B1": {
          "hide_name": 0,
          "bits": [ 321 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_A_I cus_mux41_buf_inst3 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_A_I.cus_mux41_buf_inst3.X": {
          "hide_name": 0,
          "bits": [ 322 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_A_I cus_mux41_buf_inst3 X",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:182.9-182.10"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_A_I.cus_mux41_buf_inst4.B0": {
          "hide_name": 0,
          "bits": [ 323 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_A_I cus_mux41_buf_inst4 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_A_I.cus_mux41_buf_inst4.B1": {
          "hide_name": 0,
          "bits": [ 324 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_A_I cus_mux41_buf_inst4 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_B_I.cus_mux41_buf_inst0.B0": {
          "hide_name": 0,
          "bits": [ 325 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_B_I cus_mux41_buf_inst0 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_B_I.cus_mux41_buf_inst0.B1": {
          "hide_name": 0,
          "bits": [ 326 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_B_I cus_mux41_buf_inst0 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_B_I.cus_mux41_buf_inst0.X": {
          "hide_name": 0,
          "bits": [ 327 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_B_I cus_mux41_buf_inst0 X",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:182.9-182.10"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_B_I.cus_mux41_buf_inst1.B0": {
          "hide_name": 0,
          "bits": [ 328 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_B_I cus_mux41_buf_inst1 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_B_I.cus_mux41_buf_inst1.B1": {
          "hide_name": 0,
          "bits": [ 329 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_B_I cus_mux41_buf_inst1 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_B_I.cus_mux41_buf_inst1.X": {
          "hide_name": 0,
          "bits": [ 330 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_B_I cus_mux41_buf_inst1 X",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:182.9-182.10"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_B_I.cus_mux41_buf_inst2.B0": {
          "hide_name": 0,
          "bits": [ 331 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_B_I cus_mux41_buf_inst2 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_B_I.cus_mux41_buf_inst2.B1": {
          "hide_name": 0,
          "bits": [ 332 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_B_I cus_mux41_buf_inst2 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_B_I.cus_mux41_buf_inst2.X": {
          "hide_name": 0,
          "bits": [ 333 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_B_I cus_mux41_buf_inst2 X",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:182.9-182.10"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_B_I.cus_mux41_buf_inst3.B0": {
          "hide_name": 0,
          "bits": [ 334 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_B_I cus_mux41_buf_inst3 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_B_I.cus_mux41_buf_inst3.B1": {
          "hide_name": 0,
          "bits": [ 335 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_B_I cus_mux41_buf_inst3 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_B_I.cus_mux41_buf_inst3.X": {
          "hide_name": 0,
          "bits": [ 336 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_B_I cus_mux41_buf_inst3 X",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:182.9-182.10"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_B_I.cus_mux41_buf_inst4.B0": {
          "hide_name": 0,
          "bits": [ 337 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_B_I cus_mux41_buf_inst4 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_B_I.cus_mux41_buf_inst4.B1": {
          "hide_name": 0,
          "bits": [ 338 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_B_I cus_mux41_buf_inst4 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_C_I.cus_mux41_buf_inst0.B0": {
          "hide_name": 0,
          "bits": [ 339 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_C_I cus_mux41_buf_inst0 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_C_I.cus_mux41_buf_inst0.B1": {
          "hide_name": 0,
          "bits": [ 340 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_C_I cus_mux41_buf_inst0 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_C_I.cus_mux41_buf_inst0.X": {
          "hide_name": 0,
          "bits": [ 341 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_C_I cus_mux41_buf_inst0 X",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:182.9-182.10"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_C_I.cus_mux41_buf_inst1.B0": {
          "hide_name": 0,
          "bits": [ 342 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_C_I cus_mux41_buf_inst1 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_C_I.cus_mux41_buf_inst1.B1": {
          "hide_name": 0,
          "bits": [ 343 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_C_I cus_mux41_buf_inst1 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_C_I.cus_mux41_buf_inst1.X": {
          "hide_name": 0,
          "bits": [ 344 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_C_I cus_mux41_buf_inst1 X",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:182.9-182.10"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_C_I.cus_mux41_buf_inst2.B0": {
          "hide_name": 0,
          "bits": [ 345 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_C_I cus_mux41_buf_inst2 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_C_I.cus_mux41_buf_inst2.B1": {
          "hide_name": 0,
          "bits": [ 346 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_C_I cus_mux41_buf_inst2 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_C_I.cus_mux41_buf_inst2.X": {
          "hide_name": 0,
          "bits": [ 347 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_C_I cus_mux41_buf_inst2 X",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:182.9-182.10"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_C_I.cus_mux41_buf_inst3.B0": {
          "hide_name": 0,
          "bits": [ 348 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_C_I cus_mux41_buf_inst3 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_C_I.cus_mux41_buf_inst3.B1": {
          "hide_name": 0,
          "bits": [ 349 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_C_I cus_mux41_buf_inst3 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_C_I.cus_mux41_buf_inst3.X": {
          "hide_name": 0,
          "bits": [ 350 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_C_I cus_mux41_buf_inst3 X",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:182.9-182.10"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_C_I.cus_mux41_buf_inst4.B0": {
          "hide_name": 0,
          "bits": [ 351 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_C_I cus_mux41_buf_inst4 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_C_I.cus_mux41_buf_inst4.B1": {
          "hide_name": 0,
          "bits": [ 352 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_C_I cus_mux41_buf_inst4 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_D_I.cus_mux41_buf_inst0.B0": {
          "hide_name": 0,
          "bits": [ 353 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_D_I cus_mux41_buf_inst0 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_D_I.cus_mux41_buf_inst0.B1": {
          "hide_name": 0,
          "bits": [ 354 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_D_I cus_mux41_buf_inst0 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_D_I.cus_mux41_buf_inst0.X": {
          "hide_name": 0,
          "bits": [ 355 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_D_I cus_mux41_buf_inst0 X",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:182.9-182.10"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_D_I.cus_mux41_buf_inst1.B0": {
          "hide_name": 0,
          "bits": [ 356 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_D_I cus_mux41_buf_inst1 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_D_I.cus_mux41_buf_inst1.B1": {
          "hide_name": 0,
          "bits": [ 357 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_D_I cus_mux41_buf_inst1 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_D_I.cus_mux41_buf_inst1.X": {
          "hide_name": 0,
          "bits": [ 358 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_D_I cus_mux41_buf_inst1 X",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:182.9-182.10"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_D_I.cus_mux41_buf_inst2.B0": {
          "hide_name": 0,
          "bits": [ 359 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_D_I cus_mux41_buf_inst2 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_D_I.cus_mux41_buf_inst2.B1": {
          "hide_name": 0,
          "bits": [ 360 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_D_I cus_mux41_buf_inst2 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_D_I.cus_mux41_buf_inst2.X": {
          "hide_name": 0,
          "bits": [ 361 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_D_I cus_mux41_buf_inst2 X",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:182.9-182.10"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_D_I.cus_mux41_buf_inst3.B0": {
          "hide_name": 0,
          "bits": [ 362 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_D_I cus_mux41_buf_inst3 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_D_I.cus_mux41_buf_inst3.B1": {
          "hide_name": 0,
          "bits": [ 363 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_D_I cus_mux41_buf_inst3 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_D_I.cus_mux41_buf_inst3.X": {
          "hide_name": 0,
          "bits": [ 364 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_D_I cus_mux41_buf_inst3 X",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:182.9-182.10"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_D_I.cus_mux41_buf_inst4.B0": {
          "hide_name": 0,
          "bits": [ 365 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_D_I cus_mux41_buf_inst4 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux161_buf_D_I.cus_mux41_buf_inst4.B1": {
          "hide_name": 0,
          "bits": [ 366 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux161_buf_D_I cus_mux41_buf_inst4 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E1BEG0.B0": {
          "hide_name": 0,
          "bits": [ 367 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E1BEG0 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E1BEG0.B1": {
          "hide_name": 0,
          "bits": [ 368 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E1BEG0 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E1BEG1.B0": {
          "hide_name": 0,
          "bits": [ 369 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E1BEG1 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E1BEG1.B1": {
          "hide_name": 0,
          "bits": [ 370 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E1BEG1 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E1BEG2.B0": {
          "hide_name": 0,
          "bits": [ 371 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E1BEG2 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E1BEG2.B1": {
          "hide_name": 0,
          "bits": [ 372 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E1BEG2 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E1BEG3.B0": {
          "hide_name": 0,
          "bits": [ 373 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E1BEG3 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E1BEG3.B1": {
          "hide_name": 0,
          "bits": [ 374 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E1BEG3 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEG0.B0": {
          "hide_name": 0,
          "bits": [ 375 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEG0 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEG0.B1": {
          "hide_name": 0,
          "bits": [ 376 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEG0 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEG1.B0": {
          "hide_name": 0,
          "bits": [ 377 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEG1 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEG1.B1": {
          "hide_name": 0,
          "bits": [ 378 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEG1 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEG2.B0": {
          "hide_name": 0,
          "bits": [ 379 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEG2 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEG2.B1": {
          "hide_name": 0,
          "bits": [ 380 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEG2 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEG3.B0": {
          "hide_name": 0,
          "bits": [ 381 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEG3 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEG3.B1": {
          "hide_name": 0,
          "bits": [ 382 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEG3 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEG4.B0": {
          "hide_name": 0,
          "bits": [ 383 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEG4 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEG4.B1": {
          "hide_name": 0,
          "bits": [ 384 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEG4 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEG5.B0": {
          "hide_name": 0,
          "bits": [ 385 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEG5 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEG5.B1": {
          "hide_name": 0,
          "bits": [ 386 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEG5 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEG6.B0": {
          "hide_name": 0,
          "bits": [ 387 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEG6 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEG6.B1": {
          "hide_name": 0,
          "bits": [ 388 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEG6 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEG7.B0": {
          "hide_name": 0,
          "bits": [ 389 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEG7 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEG7.B1": {
          "hide_name": 0,
          "bits": [ 390 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEG7 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEGb0.B0": {
          "hide_name": 0,
          "bits": [ 391 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEGb0 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEGb0.B1": {
          "hide_name": 0,
          "bits": [ 392 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEGb0 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEGb1.B0": {
          "hide_name": 0,
          "bits": [ 393 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEGb1 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEGb1.B1": {
          "hide_name": 0,
          "bits": [ 394 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEGb1 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEGb2.B0": {
          "hide_name": 0,
          "bits": [ 395 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEGb2 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEGb2.B1": {
          "hide_name": 0,
          "bits": [ 396 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEGb2 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEGb3.B0": {
          "hide_name": 0,
          "bits": [ 397 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEGb3 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEGb3.B1": {
          "hide_name": 0,
          "bits": [ 398 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEGb3 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEGb4.B0": {
          "hide_name": 0,
          "bits": [ 399 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEGb4 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEGb4.B1": {
          "hide_name": 0,
          "bits": [ 400 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEGb4 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEGb5.B0": {
          "hide_name": 0,
          "bits": [ 401 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEGb5 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEGb5.B1": {
          "hide_name": 0,
          "bits": [ 402 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEGb5 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEGb6.B0": {
          "hide_name": 0,
          "bits": [ 403 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEGb6 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEGb6.B1": {
          "hide_name": 0,
          "bits": [ 404 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEGb6 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEGb7.B0": {
          "hide_name": 0,
          "bits": [ 405 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEGb7 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E2BEGb7.B1": {
          "hide_name": 0,
          "bits": [ 406 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E2BEGb7 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E6BEG0.B0": {
          "hide_name": 0,
          "bits": [ 407 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E6BEG0 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E6BEG0.B1": {
          "hide_name": 0,
          "bits": [ 408 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E6BEG0 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E6BEG1.B0": {
          "hide_name": 0,
          "bits": [ 409 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E6BEG1 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E6BEG1.B1": {
          "hide_name": 0,
          "bits": [ 410 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E6BEG1 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E6BEG10.B0": {
          "hide_name": 0,
          "bits": [ 411 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E6BEG10 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E6BEG10.B1": {
          "hide_name": 0,
          "bits": [ 412 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E6BEG10 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E6BEG11.B0": {
          "hide_name": 0,
          "bits": [ 413 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E6BEG11 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E6BEG11.B1": {
          "hide_name": 0,
          "bits": [ 414 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E6BEG11 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E6BEG2.B0": {
          "hide_name": 0,
          "bits": [ 415 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E6BEG2 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E6BEG2.B1": {
          "hide_name": 0,
          "bits": [ 416 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E6BEG2 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E6BEG3.B0": {
          "hide_name": 0,
          "bits": [ 417 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E6BEG3 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E6BEG3.B1": {
          "hide_name": 0,
          "bits": [ 418 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E6BEG3 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E6BEG4.B0": {
          "hide_name": 0,
          "bits": [ 419 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E6BEG4 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E6BEG4.B1": {
          "hide_name": 0,
          "bits": [ 420 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E6BEG4 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E6BEG5.B0": {
          "hide_name": 0,
          "bits": [ 421 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E6BEG5 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E6BEG5.B1": {
          "hide_name": 0,
          "bits": [ 422 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E6BEG5 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E6BEG6.B0": {
          "hide_name": 0,
          "bits": [ 423 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E6BEG6 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E6BEG6.B1": {
          "hide_name": 0,
          "bits": [ 424 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E6BEG6 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E6BEG7.B0": {
          "hide_name": 0,
          "bits": [ 425 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E6BEG7 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E6BEG7.B1": {
          "hide_name": 0,
          "bits": [ 426 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E6BEG7 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E6BEG8.B0": {
          "hide_name": 0,
          "bits": [ 427 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E6BEG8 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E6BEG8.B1": {
          "hide_name": 0,
          "bits": [ 428 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E6BEG8 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E6BEG9.B0": {
          "hide_name": 0,
          "bits": [ 429 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E6BEG9 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_E6BEG9.B1": {
          "hide_name": 0,
          "bits": [ 430 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_E6BEG9 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG0.B0": {
          "hide_name": 0,
          "bits": [ 431 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG0 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG0.B1": {
          "hide_name": 0,
          "bits": [ 432 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG0 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG1.B0": {
          "hide_name": 0,
          "bits": [ 433 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG1 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG1.B1": {
          "hide_name": 0,
          "bits": [ 434 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG1 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG10.B0": {
          "hide_name": 0,
          "bits": [ 435 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG10 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG10.B1": {
          "hide_name": 0,
          "bits": [ 436 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG10 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG11.B0": {
          "hide_name": 0,
          "bits": [ 437 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG11 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG11.B1": {
          "hide_name": 0,
          "bits": [ 438 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG11 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG12.B0": {
          "hide_name": 0,
          "bits": [ 439 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG12 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG12.B1": {
          "hide_name": 0,
          "bits": [ 440 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG12 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG13.B0": {
          "hide_name": 0,
          "bits": [ 441 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG13 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG13.B1": {
          "hide_name": 0,
          "bits": [ 442 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG13 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG14.B0": {
          "hide_name": 0,
          "bits": [ 443 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG14 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG14.B1": {
          "hide_name": 0,
          "bits": [ 444 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG14 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG15.B0": {
          "hide_name": 0,
          "bits": [ 445 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG15 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG15.B1": {
          "hide_name": 0,
          "bits": [ 446 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG15 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG2.B0": {
          "hide_name": 0,
          "bits": [ 447 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG2 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG2.B1": {
          "hide_name": 0,
          "bits": [ 448 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG2 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG3.B0": {
          "hide_name": 0,
          "bits": [ 449 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG3 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG3.B1": {
          "hide_name": 0,
          "bits": [ 450 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG3 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG4.B0": {
          "hide_name": 0,
          "bits": [ 451 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG4 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG4.B1": {
          "hide_name": 0,
          "bits": [ 452 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG4 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG5.B0": {
          "hide_name": 0,
          "bits": [ 453 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG5 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG5.B1": {
          "hide_name": 0,
          "bits": [ 454 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG5 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG6.B0": {
          "hide_name": 0,
          "bits": [ 455 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG6 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG6.B1": {
          "hide_name": 0,
          "bits": [ 456 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG6 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG7.B0": {
          "hide_name": 0,
          "bits": [ 457 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG7 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG7.B1": {
          "hide_name": 0,
          "bits": [ 458 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG7 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG8.B0": {
          "hide_name": 0,
          "bits": [ 459 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG8 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG8.B1": {
          "hide_name": 0,
          "bits": [ 460 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG8 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG9.B0": {
          "hide_name": 0,
          "bits": [ 461 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG9 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux41_buf_EE4BEG9.B1": {
          "hide_name": 0,
          "bits": [ 462 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux41_buf_EE4BEG9 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux81_buf_A_T.cus_mux21_inst.A0": {
          "hide_name": 0,
          "bits": [ 463 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux81_buf_A_T cus_mux21_inst A0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:196.8-196.10"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux81_buf_A_T.cus_mux21_inst.A1": {
          "hide_name": 0,
          "bits": [ 464 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux81_buf_A_T cus_mux21_inst A1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:197.8-197.10"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux81_buf_A_T.cus_mux41_buf_inst0.B0": {
          "hide_name": 0,
          "bits": [ 465 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux81_buf_A_T cus_mux41_buf_inst0 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux81_buf_A_T.cus_mux41_buf_inst0.B1": {
          "hide_name": 0,
          "bits": [ 466 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux81_buf_A_T cus_mux41_buf_inst0 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux81_buf_A_T.cus_mux41_buf_inst1.B0": {
          "hide_name": 0,
          "bits": [ 467 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux81_buf_A_T cus_mux41_buf_inst1 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux81_buf_A_T.cus_mux41_buf_inst1.B1": {
          "hide_name": 0,
          "bits": [ 468 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux81_buf_A_T cus_mux41_buf_inst1 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux81_buf_B_T.cus_mux21_inst.A0": {
          "hide_name": 0,
          "bits": [ 469 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux81_buf_B_T cus_mux21_inst A0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:196.8-196.10"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux81_buf_B_T.cus_mux21_inst.A1": {
          "hide_name": 0,
          "bits": [ 470 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux81_buf_B_T cus_mux21_inst A1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:197.8-197.10"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux81_buf_B_T.cus_mux41_buf_inst0.B0": {
          "hide_name": 0,
          "bits": [ 471 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux81_buf_B_T cus_mux41_buf_inst0 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux81_buf_B_T.cus_mux41_buf_inst0.B1": {
          "hide_name": 0,
          "bits": [ 472 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux81_buf_B_T cus_mux41_buf_inst0 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux81_buf_B_T.cus_mux41_buf_inst1.B0": {
          "hide_name": 0,
          "bits": [ 473 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux81_buf_B_T cus_mux41_buf_inst1 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux81_buf_B_T.cus_mux41_buf_inst1.B1": {
          "hide_name": 0,
          "bits": [ 474 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux81_buf_B_T cus_mux41_buf_inst1 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux81_buf_C_T.cus_mux21_inst.A0": {
          "hide_name": 0,
          "bits": [ 475 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux81_buf_C_T cus_mux21_inst A0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:196.8-196.10"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux81_buf_C_T.cus_mux21_inst.A1": {
          "hide_name": 0,
          "bits": [ 476 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux81_buf_C_T cus_mux21_inst A1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:197.8-197.10"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux81_buf_C_T.cus_mux41_buf_inst0.B0": {
          "hide_name": 0,
          "bits": [ 477 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux81_buf_C_T cus_mux41_buf_inst0 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux81_buf_C_T.cus_mux41_buf_inst0.B1": {
          "hide_name": 0,
          "bits": [ 478 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux81_buf_C_T cus_mux41_buf_inst0 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux81_buf_C_T.cus_mux41_buf_inst1.B0": {
          "hide_name": 0,
          "bits": [ 479 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux81_buf_C_T cus_mux41_buf_inst1 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux81_buf_C_T.cus_mux41_buf_inst1.B1": {
          "hide_name": 0,
          "bits": [ 480 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux81_buf_C_T cus_mux41_buf_inst1 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux81_buf_D_T.cus_mux21_inst.A0": {
          "hide_name": 0,
          "bits": [ 481 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux81_buf_D_T cus_mux21_inst A0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:196.8-196.10"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux81_buf_D_T.cus_mux21_inst.A1": {
          "hide_name": 0,
          "bits": [ 482 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux81_buf_D_T cus_mux21_inst A1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:197.8-197.10"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux81_buf_D_T.cus_mux41_buf_inst0.B0": {
          "hide_name": 0,
          "bits": [ 483 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux81_buf_D_T cus_mux41_buf_inst0 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux81_buf_D_T.cus_mux41_buf_inst0.B1": {
          "hide_name": 0,
          "bits": [ 484 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux81_buf_D_T cus_mux41_buf_inst0 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux81_buf_D_T.cus_mux41_buf_inst1.B0": {
          "hide_name": 0,
          "bits": [ 485 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux81_buf_D_T cus_mux41_buf_inst1 B0",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:190.7-190.9"
          }
        },
        "Inst_W_IO4_switch_matrix.inst_cus_mux81_buf_D_T.cus_mux41_buf_inst1.B1": {
          "hide_name": 0,
          "bits": [ 486 ],
          "attributes": {
            "hdlname": "Inst_W_IO4_switch_matrix inst_cus_mux81_buf_D_T cus_mux41_buf_inst1 B1",
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/models_pack.v:191.7-191.9"
          }
        },
        "UserCLK": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:51.16-51.23"
          }
        },
        "UserCLKo": {
          "hide_name": 0,
          "bits": [ 126 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:52.17-52.25"
          }
        },
        "W1END": {
          "hide_name": 0,
          "bits": [ 50, 51, 52, 53 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:17.22-17.27"
          }
        },
        "W2END": {
          "hide_name": 0,
          "bits": [ 62, 63, 64, 65, 66, 67, 68, 69 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:19.22-19.27"
          }
        },
        "W2MID": {
          "hide_name": 0,
          "bits": [ 54, 55, 56, 57, 58, 59, 60, 61 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:18.22-18.27"
          }
        },
        "W6END": {
          "hide_name": 0,
          "bits": [ 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:21.23-21.28"
          }
        },
        "WW4END": {
          "hide_name": 0,
          "bits": [ 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85 ],
          "attributes": {
            "src": "/home/leo/Repositories/gf180mcu-fabulous-fpga/ip/tile_library/tiles/W_IO4/W_IO4.v:20.23-20.29"
          }
        }
      }
    }
  }
}
