============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.12-s086_1
  Generated on:           Apr 07 2025  05:26:22 pm
  Module:                 carry_skip4_32bits
  Operating conditions:   tt_025C_1v80 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

       Instance           Module      Cell-Count  Cell-Area  Net-Area   Total-Area 
-----------------------------------------------------------------------------------
carry_skip4_32bits    NA                     390   2511.158  1937.653     4448.812 
  CSKIP1              skip4                   43    281.520   148.803      430.323 
    FA1               full_adder               6     48.797    15.228       64.025 
    FA2               full_adder_100          11     60.058    37.157       97.215 
    FA3               full_adder_99           11     60.058    37.157       97.215 
    FA4               full_adder_98            7     47.546    16.969       64.514 
  skip_loop[1].CSKIP2 skip4_107               44    272.762   150.543      423.305 
    FA1               full_adder_97            8     51.299    22.016       73.315 
    FA2               full_adder_96            9     55.053    27.063       82.116 
    FA3               full_adder_95            9     55.053    27.063       82.116 
    FA4               full_adder_94            8     48.797    22.016       70.813 
  skip_loop[2].CSKIP2 skip4_106               44    275.264   148.890      424.154 
    FA1               full_adder_93            8     51.299    22.016       73.315 
    FA2               full_adder_92            9     55.053    27.063       82.116 
    FA3               full_adder_91            9     55.053    27.063       82.116 
    FA4               full_adder_90            9     55.053    27.063       82.116 
  skip_loop[3].CSKIP2 skip4_105               44    275.264   150.543      425.807 
    FA1               full_adder_89            9     55.053    27.063       82.116 
    FA2               full_adder_88            9     55.053    27.063       82.116 
    FA3               full_adder_87            9     55.053    27.063       82.116 
    FA4               full_adder_86            9     55.053    27.063       82.116 
  skip_loop[4].CSKIP2 skip4_104               42    276.515   138.795      415.311 
    FA1               full_adder_85            8     51.299    22.016       73.315 
    FA2               full_adder_84            8     51.299    22.016       73.315 
    FA3               full_adder_83            9     55.053    27.063       82.116 
    FA4               full_adder_82            8     51.299    22.016       73.315 
  skip_loop[5].CSKIP2 skip4_103               32    264.003    96.591      360.594 
    FA1               full_adder_81            6     50.048    13.575       63.623 
    FA2               full_adder_80            6     50.048    13.575       63.623 
    FA3               full_adder_79            6     50.048    13.575       63.623 
    FA4               full_adder_78            6     52.550    13.575       66.125 
  skip_loop[6].CSKIP2 skip4_102               33    277.766    99.985      377.751 
    FA1               full_adder_77            6     55.053    13.575       68.628 
    FA2               full_adder_76            6     50.048    13.575       63.623 
    FA3               full_adder_75            6     50.048    13.575       63.623 
    FA4               full_adder_74            6     53.802    13.575       67.377 
  skip_loop[7].CSKIP2 skip4_101               43    319.056   143.842      462.898 
    FA1               full_adder_73            6     55.053    13.575       68.628 
    FA2               full_adder_72            9     57.555    27.063       84.618 
    FA3               full_adder_71           10     68.816    30.457       99.273 
    FA4               full_adder_70            9     58.806    25.410       84.216 
