Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Dec 27 09:27:09 2024
| Host         : Angel running 64-bit major release  (build 9200)
| Command      : report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 3 -nworst 3 -name timing_post_map -file timing_post_map.rpt
| Design       : simscape_system
| Device       : 7s25-csga225
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Synthesized
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

No report available as report_methodology has not been run prior. Run report_methodology on the current design for the summary of methodology violations.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (80)
6. checking no_output_delay (145)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (80)
-------------------------------
 There are 80 input ports with no input delay specified. (HIGH)

DW_L1
DW_L2
DW_L3
I_load_in[0]
I_load_in[10]
I_load_in[11]
I_load_in[12]
I_load_in[13]
I_load_in[14]
I_load_in[15]
I_load_in[16]
I_load_in[17]
I_load_in[1]
I_load_in[2]
I_load_in[3]
I_load_in[4]
I_load_in[5]
I_load_in[6]
I_load_in[7]
I_load_in[8]
I_load_in[9]
UP_L1
UP_L2
UP_L3
clk_enable
reset
va_i[0]
va_i[10]
va_i[11]
va_i[12]
va_i[13]
va_i[14]
va_i[15]
va_i[16]
va_i[17]
va_i[1]
va_i[2]
va_i[3]
va_i[4]
va_i[5]
va_i[6]
va_i[7]
va_i[8]
va_i[9]
vb_i[0]
vb_i[10]
vb_i[11]
vb_i[12]
vb_i[13]
vb_i[14]
vb_i[15]
vb_i[16]
vb_i[17]
vb_i[1]
vb_i[2]
vb_i[3]
vb_i[4]
vb_i[5]
vb_i[6]
vb_i[7]
vb_i[8]
vb_i[9]
vc_i[0]
vc_i[10]
vc_i[11]
vc_i[12]
vc_i[13]
vc_i[14]
vc_i[15]
vc_i[16]
vc_i[17]
vc_i[1]
vc_i[2]
vc_i[3]
vc_i[4]
vc_i[5]
vc_i[6]
vc_i[7]
vc_i[8]
vc_i[9]

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (145)
---------------------------------
 There are 145 ports with no output delay specified. (HIGH)

O_I_load[0]
O_I_load[10]
O_I_load[11]
O_I_load[12]
O_I_load[13]
O_I_load[14]
O_I_load[15]
O_I_load[16]
O_I_load[17]
O_I_load[1]
O_I_load[2]
O_I_load[3]
O_I_load[4]
O_I_load[5]
O_I_load[6]
O_I_load[7]
O_I_load[8]
O_I_load[9]
O_Ia[0]
O_Ia[10]
O_Ia[11]
O_Ia[12]
O_Ia[13]
O_Ia[14]
O_Ia[15]
O_Ia[16]
O_Ia[17]
O_Ia[1]
O_Ia[2]
O_Ia[3]
O_Ia[4]
O_Ia[5]
O_Ia[6]
O_Ia[7]
O_Ia[8]
O_Ia[9]
O_Ib[0]
O_Ib[10]
O_Ib[11]
O_Ib[12]
O_Ib[13]
O_Ib[14]
O_Ib[15]
O_Ib[16]
O_Ib[17]
O_Ib[1]
O_Ib[2]
O_Ib[3]
O_Ib[4]
O_Ib[5]
O_Ib[6]
O_Ib[7]
O_Ib[8]
O_Ib[9]
O_Ic[0]
O_Ic[10]
O_Ic[11]
O_Ic[12]
O_Ic[13]
O_Ic[14]
O_Ic[15]
O_Ic[16]
O_Ic[17]
O_Ic[1]
O_Ic[2]
O_Ic[3]
O_Ic[4]
O_Ic[5]
O_Ic[6]
O_Ic[7]
O_Ic[8]
O_Ic[9]
O_Va[0]
O_Va[10]
O_Va[11]
O_Va[12]
O_Va[13]
O_Va[14]
O_Va[15]
O_Va[16]
O_Va[17]
O_Va[1]
O_Va[2]
O_Va[3]
O_Va[4]
O_Va[5]
O_Va[6]
O_Va[7]
O_Va[8]
O_Va[9]
O_Vb[0]
O_Vb[10]
O_Vb[11]
O_Vb[12]
O_Vb[13]
O_Vb[14]
O_Vb[15]
O_Vb[16]
O_Vb[17]
O_Vb[1]
O_Vb[2]
O_Vb[3]
O_Vb[4]
O_Vb[5]
O_Vb[6]
O_Vb[7]
O_Vb[8]
O_Vb[9]
O_Vc[0]
O_Vc[10]
O_Vc[11]
O_Vc[12]
O_Vc[13]
O_Vc[14]
O_Vc[15]
O_Vc[16]
O_Vc[17]
O_Vc[1]
O_Vc[2]
O_Vc[3]
O_Vc[4]
O_Vc[5]
O_Vc[6]
O_Vc[7]
O_Vc[8]
O_Vc[9]
O_Vout[0]
O_Vout[10]
O_Vout[11]
O_Vout[12]
O_Vout[13]
O_Vout[14]
O_Vout[15]
O_Vout[16]
O_Vout[17]
O_Vout[1]
O_Vout[2]
O_Vout[3]
O_Vout[4]
O_Vout[5]
O_Vout[6]
O_Vout[7]
O_Vout[8]
O_Vout[9]
ce_out

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.687        0.000                      0                14523        0.229        0.000                      0                14523        5.680        0.000                       0                  6051  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
MWCLK  {0.000 6.930}      13.860          72.150          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
MWCLK               2.687        0.000                      0                14523        0.229        0.000                      0                14523        5.680        0.000                       0                  6051  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        MWCLK                       
(none)                      MWCLK         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  MWCLK
  To Clock:  MWCLK

Setup :            0  Failing Endpoints,  Worst Slack        2.687ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.229ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        5.680ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Destination:            u_HDL_Subsystem/delayInSignal_held_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.860ns  (MWCLK rise@13.860ns - MWCLK rise@0.000ns)
  Data Path Delay:        11.165ns  (logic 6.067ns (54.339%)  route 5.098ns (45.661%))
  Logic Levels:           23  (CARRY4=15 LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 14.784 - 13.860 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6067, unset)         0.973     0.973    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk
                         FDRE                                         r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]/Q
                         net (fo=2, unplaced)         0.752     2.203    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2]_107[0]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.498 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_3__0/O
                         net (fo=2, unplaced)         0.650     3.148    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_3__0_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.668 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry/CO[3]
                         net (fo=1, unplaced)         0.000     3.668    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.785 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.785    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.902 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.902    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.019 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.019    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.136 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.136    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.253 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.253    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.370 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     4.370    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.487 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__6/CO[3]
                         net (fo=1, unplaced)         0.000     4.487    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__6_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.818 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__7/O[3]
                         net (fo=3, unplaced)         0.636     5.454    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__7_n_4
                         LUT3 (Prop_lut3_I1_O)        0.307     5.761 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_12/O
                         net (fo=2, unplaced)         0.460     6.221    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_12_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     6.345 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8_i_4/O
                         net (fo=2, unplaced)         0.430     6.775    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.899 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8_i_8/O
                         net (fo=1, unplaced)         0.000     6.899    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.412 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8/CO[3]
                         net (fo=1, unplaced)         0.000     7.412    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.743 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__9/O[3]
                         net (fo=3, unplaced)         0.636     8.379    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/D[20]
                         LUT3 (Prop_lut3_I0_O)        0.307     8.686 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[19]_i_25/O
                         net (fo=1, unplaced)         0.000     8.686    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[19]_i_25_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.062 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[19]_i_24/CO[3]
                         net (fo=1, unplaced)         0.000     9.062    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[19]_i_24_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.393 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[23]_i_24/O[3]
                         net (fo=1, unplaced)         0.618    10.011    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/matrixAOutSignal_0[23]
                         LUT6 (Prop_lut6_I5_O)        0.307    10.318 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[23]_i_14/O
                         net (fo=1, unplaced)         0.449    10.767    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[23]_i_14_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.891 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[23]_i_10/O
                         net (fo=3, unplaced)         0.467    11.358    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[23]_i_10_n_0
                         LUT2 (Prop_lut2_I0_O)        0.119    11.477 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[23]_i_2/O
                         net (fo=1, unplaced)         0.000    11.477    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[23]_i_2_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.906 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.906    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.138 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    12.138    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1_n_27
                         FDRE                                         r  u_HDL_Subsystem/delayInSignal_held_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     13.860    13.860 r  
                                                      0.000    13.860 r  clk (IN)
                         net (fo=6067, unset)         0.924    14.784    u_HDL_Subsystem/clk
                         FDRE                                         r  u_HDL_Subsystem/delayInSignal_held_reg[24]/C
                         clock pessimism              0.000    14.784    
                         clock uncertainty           -0.035    14.749    
                         FDRE (Setup_fdre_C_D)        0.076    14.825    u_HDL_Subsystem/delayInSignal_held_reg[24]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -12.138    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Destination:            u_HDL_Subsystem/delayInSignal_held_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.860ns  (MWCLK rise@13.860ns - MWCLK rise@0.000ns)
  Data Path Delay:        11.165ns  (logic 6.067ns (54.339%)  route 5.098ns (45.661%))
  Logic Levels:           23  (CARRY4=15 LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 14.784 - 13.860 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6067, unset)         0.973     0.973    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk
                         FDRE                                         r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]/Q
                         net (fo=2, unplaced)         0.752     2.203    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2]_107[0]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.498 f  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_3__0/O
                         net (fo=2, unplaced)         0.650     3.148    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_3__0_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.668 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry/CO[3]
                         net (fo=1, unplaced)         0.000     3.668    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.785 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.785    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.902 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.902    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.019 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.019    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.136 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.136    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.253 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.253    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.370 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     4.370    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.487 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__6/CO[3]
                         net (fo=1, unplaced)         0.000     4.487    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__6_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.818 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__7/O[3]
                         net (fo=3, unplaced)         0.636     5.454    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__7_n_4
                         LUT3 (Prop_lut3_I1_O)        0.307     5.761 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_12/O
                         net (fo=2, unplaced)         0.460     6.221    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_12_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     6.345 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8_i_4/O
                         net (fo=2, unplaced)         0.430     6.775    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.899 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8_i_8/O
                         net (fo=1, unplaced)         0.000     6.899    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.412 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8/CO[3]
                         net (fo=1, unplaced)         0.000     7.412    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.743 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__9/O[3]
                         net (fo=3, unplaced)         0.636     8.379    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/D[20]
                         LUT3 (Prop_lut3_I0_O)        0.307     8.686 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[19]_i_25/O
                         net (fo=1, unplaced)         0.000     8.686    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[19]_i_25_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.062 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[19]_i_24/CO[3]
                         net (fo=1, unplaced)         0.000     9.062    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[19]_i_24_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.393 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[23]_i_24/O[3]
                         net (fo=1, unplaced)         0.618    10.011    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/matrixAOutSignal_0[23]
                         LUT6 (Prop_lut6_I5_O)        0.307    10.318 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[23]_i_14/O
                         net (fo=1, unplaced)         0.449    10.767    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[23]_i_14_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.891 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[23]_i_10/O
                         net (fo=3, unplaced)         0.467    11.358    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[23]_i_10_n_0
                         LUT2 (Prop_lut2_I0_O)        0.119    11.477 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[23]_i_2/O
                         net (fo=1, unplaced)         0.000    11.477    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[23]_i_2_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.906 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.906    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.138 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    12.138    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1_n_27
                         FDRE                                         r  u_HDL_Subsystem/delayInSignal_held_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     13.860    13.860 r  
                                                      0.000    13.860 r  clk (IN)
                         net (fo=6067, unset)         0.924    14.784    u_HDL_Subsystem/clk
                         FDRE                                         r  u_HDL_Subsystem/delayInSignal_held_reg[24]/C
                         clock pessimism              0.000    14.784    
                         clock uncertainty           -0.035    14.749    
                         FDRE (Setup_fdre_C_D)        0.076    14.825    u_HDL_Subsystem/delayInSignal_held_reg[24]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -12.138    
  -------------------------------------------------------------------
                         slack                                  2.687    

Slack (MET) :             2.687ns  (required time - arrival time)
  Source:                 u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Destination:            u_HDL_Subsystem/delayInSignal_held_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Path Group:             MWCLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            13.860ns  (MWCLK rise@13.860ns - MWCLK rise@0.000ns)
  Data Path Delay:        11.165ns  (logic 6.067ns (54.339%)  route 5.098ns (45.661%))
  Logic Levels:           23  (CARRY4=15 LUT2=1 LUT3=3 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.049ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns = ( 14.784 - 13.860 ) 
    Source Clock Delay      (SCD):    0.973ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6067, unset)         0.973     0.973    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk
                         FDRE                                         r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2][0]/Q
                         net (fo=2, unplaced)         0.752     2.203    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1_1_reg[2]_107[0]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.498 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_3__0/O
                         net (fo=2, unplaced)         0.650     3.148    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_i_3__0_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.668 f  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry/CO[3]
                         net (fo=1, unplaced)         0.000     3.668    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.785 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.785    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.902 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.902    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.019 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.019    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.136 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.136    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.253 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.253    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.370 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     4.370    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.487 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__6/CO[3]
                         net (fo=1, unplaced)         0.000     4.487    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__6_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     4.818 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__7/O[3]
                         net (fo=3, unplaced)         0.636     5.454    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__0_carry__7_n_4
                         LUT3 (Prop_lut3_I1_O)        0.307     5.761 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_12/O
                         net (fo=2, unplaced)         0.460     6.221    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__7_i_12_n_0
                         LUT5 (Prop_lut5_I1_O)        0.124     6.345 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8_i_4/O
                         net (fo=2, unplaced)         0.430     6.775    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8_i_4_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124     6.899 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8_i_8/O
                         net (fo=1, unplaced)         0.000     6.899    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8_i_8_n_0
                         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.412 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8/CO[3]
                         net (fo=1, unplaced)         0.000     7.412    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__8_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     7.743 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/sum_stage3_1__147_carry__9/O[3]
                         net (fo=3, unplaced)         0.636     8.379    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/D[20]
                         LUT3 (Prop_lut3_I0_O)        0.307     8.686 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[19]_i_25/O
                         net (fo=1, unplaced)         0.000     8.686    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[19]_i_25_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.062 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[19]_i_24/CO[3]
                         net (fo=1, unplaced)         0.000     9.062    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[19]_i_24_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     9.393 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[23]_i_24/O[3]
                         net (fo=1, unplaced)         0.618    10.011    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/matrixAOutSignal_0[23]
                         LUT6 (Prop_lut6_I5_O)        0.307    10.318 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[23]_i_14/O
                         net (fo=1, unplaced)         0.449    10.767    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[23]_i_14_n_0
                         LUT6 (Prop_lut6_I0_O)        0.124    10.891 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[23]_i_10/O
                         net (fo=3, unplaced)         0.467    11.358    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[23]_i_10_n_0
                         LUT2 (Prop_lut2_I0_O)        0.119    11.477 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[23]_i_2/O
                         net (fo=1, unplaced)         0.000    11.477    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held[23]_i_2_n_0
                         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.429    11.906 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[23]_i_1/CO[3]
                         net (fo=1, unplaced)         0.000    11.906    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[23]_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232    12.138 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/delayInSignal_held_reg[24]_i_1/O[0]
                         net (fo=1, unplaced)         0.000    12.138    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1_n_27
                         FDRE                                         r  u_HDL_Subsystem/delayInSignal_held_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)     13.860    13.860 r  
                                                      0.000    13.860 r  clk (IN)
                         net (fo=6067, unset)         0.924    14.784    u_HDL_Subsystem/clk
                         FDRE                                         r  u_HDL_Subsystem/delayInSignal_held_reg[24]/C
                         clock pessimism              0.000    14.784    
                         clock uncertainty           -0.035    14.749    
                         FDRE (Setup_fdre_C_D)        0.076    14.825    u_HDL_Subsystem/delayInSignal_held_reg[24]
  -------------------------------------------------------------------
                         required time                         14.825    
                         arrival time                         -12.138    
  -------------------------------------------------------------------
                         slack                                  2.687    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 u_HDL_Subsystem/mergedDelay_regin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Destination:            u_HDL_Subsystem/u_ShiftRegisterRAM/ram_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6067, unset)         0.410     0.410    u_HDL_Subsystem/clk
                         FDRE                                         r  u_HDL_Subsystem/mergedDelay_regin_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.557 r  u_HDL_Subsystem/mergedDelay_regin_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.698    u_HDL_Subsystem/u_ShiftRegisterRAM/ram_reg_0_7_0_5/DIA0
                         RAMD32                                       r  u_HDL_Subsystem/u_ShiftRegisterRAM/ram_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6067, unset)         0.432     0.432    u_HDL_Subsystem/u_ShiftRegisterRAM/ram_reg_0_7_0_5/WCLK
                         RAMD32                                       r  u_HDL_Subsystem/u_ShiftRegisterRAM/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.000     0.432    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.037     0.469    u_HDL_Subsystem/u_ShiftRegisterRAM/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.469    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 u_HDL_Subsystem/mergedDelay_regin_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Destination:            u_HDL_Subsystem/u_ShiftRegisterRAM/ram_reg_0_7_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6067, unset)         0.410     0.410    u_HDL_Subsystem/clk
                         FDRE                                         r  u_HDL_Subsystem/mergedDelay_regin_reg[0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.557 f  u_HDL_Subsystem/mergedDelay_regin_reg[0]/Q
                         net (fo=1, unplaced)         0.141     0.698    u_HDL_Subsystem/u_ShiftRegisterRAM/ram_reg_0_7_0_5/DIA0
                         RAMD32                                       f  u_HDL_Subsystem/u_ShiftRegisterRAM/ram_reg_0_7_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6067, unset)         0.432     0.432    u_HDL_Subsystem/u_ShiftRegisterRAM/ram_reg_0_7_0_5/WCLK
                         RAMD32                                       r  u_HDL_Subsystem/u_ShiftRegisterRAM/ram_reg_0_7_0_5/RAMA/CLK
                         clock pessimism              0.000     0.432    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.037     0.469    u_HDL_Subsystem/u_ShiftRegisterRAM/ram_reg_0_7_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -0.469    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.229    

Slack (MET) :             0.229ns  (arrival time - required time)
  Source:                 u_HDL_Subsystem/mergedDelay_regin_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Destination:            u_HDL_Subsystem/u_ShiftRegisterRAM/ram_reg_0_7_12_17/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Path Group:             MWCLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (MWCLK rise@0.000ns - MWCLK rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.147ns (51.079%)  route 0.141ns (48.921%))
  Logic Levels:           0  
  Clock Path Skew:        0.022ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.410ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6067, unset)         0.410     0.410    u_HDL_Subsystem/clk
                         FDRE                                         r  u_HDL_Subsystem/mergedDelay_regin_reg[12]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.557 r  u_HDL_Subsystem/mergedDelay_regin_reg[12]/Q
                         net (fo=1, unplaced)         0.141     0.698    u_HDL_Subsystem/u_ShiftRegisterRAM/ram_reg_0_7_12_17/DIA0
                         RAMD32                                       r  u_HDL_Subsystem/u_ShiftRegisterRAM/ram_reg_0_7_12_17/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6067, unset)         0.432     0.432    u_HDL_Subsystem/u_ShiftRegisterRAM/ram_reg_0_7_12_17/WCLK
                         RAMD32                                       r  u_HDL_Subsystem/u_ShiftRegisterRAM/ram_reg_0_7_12_17/RAMA/CLK
                         clock pessimism              0.000     0.432    
                         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.037     0.469    u_HDL_Subsystem/u_ShiftRegisterRAM/ram_reg_0_7_12_17/RAMA
  -------------------------------------------------------------------
                         required time                         -0.469    
                         arrival time                           0.698    
  -------------------------------------------------------------------
                         slack                                  0.229    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         MWCLK
Waveform(ns):       { 0.000 6.930 }
Period(ns):         13.860
Sources:            { clk }

Check Type        Corner  Lib Pin      Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location  Pin
Min Period        n/a     DSP48E1/CLK  n/a            3.884         13.860      9.976                u_FET_CTRL/Gain3_out1_1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         13.860      9.976                u_FET_CTRL/on_1_reg/CLK
Min Period        n/a     DSP48E1/CLK  n/a            3.884         13.860      9.976                u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product/u_dot_product_9/mul_out1_1_reg[0]__7/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         6.930       5.680                u_FET_CTRL/u_ShiftRegisterRAM_generic/ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK   n/a            1.250         6.930       5.680                u_FET_CTRL/u_ShiftRegisterRAM_generic/ram_reg_0_31_0_5/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK   n/a            1.250         6.930       5.680                u_FET_CTRL/u_ShiftRegisterRAM_generic/ram_reg_0_31_0_5/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         6.930       5.680                u_FET_CTRL/u_ShiftRegisterRAM_generic/ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK   n/a            1.250         6.930       5.680                u_FET_CTRL/u_ShiftRegisterRAM_generic/ram_reg_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK   n/a            1.250         6.930       5.680                u_FET_CTRL/u_ShiftRegisterRAM_generic/ram_reg_0_31_0_5/RAMA_D1/CLK



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           145 Endpoints
Min Delay           145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            O_I_load[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.805ns  (logic 0.300ns (10.695%)  route 2.505ns (89.305%))
  Logic Levels:           2  (LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=4030, unset)         0.973     0.973    u_simscape_system_tc/clk_enable
                         LUT2 (Prop_lut2_I0_O)        0.150     1.123 r  u_simscape_system_tc/ce_out_INST_0/O
                         net (fo=817, unplaced)       0.559     1.682    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load_17_sn_1
                         LUT3 (Prop_lut3_I1_O)        0.150     1.832 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[11]_INST_0/O
                         net (fo=0)                   0.973     2.805    O_I_load[11]
                                                                      r  O_I_load[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            O_I_load[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.805ns  (logic 0.300ns (10.695%)  route 2.505ns (89.305%))
  Logic Levels:           2  (LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=4030, unset)         0.973     0.973    u_simscape_system_tc/clk_enable
                         LUT2 (Prop_lut2_I0_O)        0.150     1.123 f  u_simscape_system_tc/ce_out_INST_0/O
                         net (fo=817, unplaced)       0.559     1.682    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load_17_sn_1
                         LUT3 (Prop_lut3_I1_O)        0.150     1.832 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[11]_INST_0/O
                         net (fo=0)                   0.973     2.805    O_I_load[11]
                                                                      r  O_I_load[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            O_I_load[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        2.805ns  (logic 0.300ns (10.695%)  route 2.505ns (89.305%))
  Logic Levels:           2  (LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=4030, unset)         0.973     0.973    u_simscape_system_tc/clk_enable
                         LUT2 (Prop_lut2_I0_O)        0.150     1.123 r  u_simscape_system_tc/ce_out_INST_0/O
                         net (fo=817, unplaced)       0.559     1.682    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load_17_sn_1
                         LUT3 (Prop_lut3_I1_O)        0.150     1.832 f  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[11]_INST_0/O
                         net (fo=0)                   0.973     2.805    O_I_load[11]
                                                                      f  O_I_load[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.866ns  (logic 0.046ns (5.310%)  route 0.820ns (94.690%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=4030, unset)         0.410     0.410    u_simscape_system_tc/clk_enable
                         LUT2 (Prop_lut2_I0_O)        0.046     0.456 r  u_simscape_system_tc/ce_out_INST_0/O
                         net (fo=817, unset)          0.410     0.866    ce_out
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.866ns  (logic 0.046ns (5.310%)  route 0.820ns (94.690%))
  Logic Levels:           1  (LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=4030, unset)         0.410     0.410    u_simscape_system_tc/clk_enable
                         LUT2 (Prop_lut2_I0_O)        0.046     0.456 f  u_simscape_system_tc/ce_out_INST_0/O
                         net (fo=817, unset)          0.410     0.866    ce_out
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            O_I_load[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.147ns  (logic 0.091ns (7.934%)  route 1.056ns (92.066%))
  Logic Levels:           2  (LUT2=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=4030, unset)         0.410     0.410    u_simscape_system_tc/clk_enable
                         LUT2 (Prop_lut2_I0_O)        0.046     0.456 r  u_simscape_system_tc/ce_out_INST_0/O
                         net (fo=817, unplaced)       0.236     0.692    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load_17_sn_1
                         LUT3 (Prop_lut3_I1_O)        0.045     0.737 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[0]_INST_0/O
                         net (fo=0)                   0.410     1.147    O_I_load[0]
                                                                      r  O_I_load[0] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  MWCLK
  To Clock:  

Max Delay           145 Endpoints
Min Delay           145 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Destination:            O_I_load[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.089ns  (logic 5.708ns (51.474%)  route 5.381ns (48.526%))
  Logic Levels:           19  (CARRY4=14 LUT2=1 LUT3=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6067, unset)         0.973     0.973    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/clk
                         FDRE                                         r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[6][0]/Q
                         net (fo=3, unplaced)         0.759     2.210    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[6]__0[0]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.505 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry_i_3/O
                         net (fo=1, unplaced)         0.639     3.144    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.664 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry/CO[3]
                         net (fo=1, unplaced)         0.000     3.664    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.781 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.781    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.898 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.898    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.015 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.015    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.132 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.132    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.249 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.249    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.366 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     4.366    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.598 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__6/O[0]
                         net (fo=3, unplaced)         0.488     5.086    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__6_n_7
                         LUT3 (Prop_lut3_I1_O)        0.295     5.381 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__266_carry__6_i_3/O
                         net (fo=1, unplaced)         0.639     6.020    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__266_carry__6_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.540 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__266_carry__6/CO[3]
                         net (fo=1, unplaced)         0.000     6.540    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__266_carry__6_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.871 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__266_carry__7/O[3]
                         net (fo=3, unplaced)         0.636     7.507    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/D[16]
                         LUT3 (Prop_lut3_I2_O)        0.307     7.814 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[8]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     7.814    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[8]_INST_0_i_7_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.190 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[8]_INST_0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     8.190    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[8]_INST_0_i_6_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.521 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[12]_INST_0_i_6/O[3]
                         net (fo=1, unplaced)         0.618     9.139    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/matrixCOutSignal[0]_156[19]
                         LUT2 (Prop_lut2_I1_O)        0.307     9.446 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[12]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.000     9.446    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[12]_INST_0_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.822 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[12]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.822    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[12]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.153 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[16]_INST_0_i_1/O[3]
                         net (fo=2, unplaced)         0.629    10.782    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/matrixDOutSignal_20_reg[0][23][16]
                         LUT3 (Prop_lut3_I0_O)        0.307    11.089 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[16]_INST_0/O
                         net (fo=0)                   0.973    12.062    O_I_load[16]
                                                                      r  O_I_load[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Destination:            O_I_load[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.089ns  (logic 5.708ns (51.474%)  route 5.381ns (48.526%))
  Logic Levels:           19  (CARRY4=14 LUT2=1 LUT3=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6067, unset)         0.973     0.973    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/clk
                         FDRE                                         r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 f  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[6][0]/Q
                         net (fo=3, unplaced)         0.759     2.210    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[6]__0[0]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.505 f  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry_i_3/O
                         net (fo=1, unplaced)         0.639     3.144    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.664 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry/CO[3]
                         net (fo=1, unplaced)         0.000     3.664    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.781 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.781    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.898 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.898    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.015 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.015    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.132 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.132    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.249 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.249    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.366 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     4.366    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.598 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__6/O[0]
                         net (fo=3, unplaced)         0.488     5.086    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__6_n_7
                         LUT3 (Prop_lut3_I1_O)        0.295     5.381 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__266_carry__6_i_3/O
                         net (fo=1, unplaced)         0.639     6.020    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__266_carry__6_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.540 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__266_carry__6/CO[3]
                         net (fo=1, unplaced)         0.000     6.540    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__266_carry__6_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.871 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__266_carry__7/O[3]
                         net (fo=3, unplaced)         0.636     7.507    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/D[16]
                         LUT3 (Prop_lut3_I2_O)        0.307     7.814 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[8]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     7.814    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[8]_INST_0_i_7_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.190 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[8]_INST_0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     8.190    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[8]_INST_0_i_6_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.521 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[12]_INST_0_i_6/O[3]
                         net (fo=1, unplaced)         0.618     9.139    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/matrixCOutSignal[0]_156[19]
                         LUT2 (Prop_lut2_I1_O)        0.307     9.446 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[12]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.000     9.446    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[12]_INST_0_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.822 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[12]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.822    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[12]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.153 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[16]_INST_0_i_1/O[3]
                         net (fo=2, unplaced)         0.629    10.782    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/matrixDOutSignal_20_reg[0][23][16]
                         LUT3 (Prop_lut3_I0_O)        0.307    11.089 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[16]_INST_0/O
                         net (fo=0)                   0.973    12.062    O_I_load[16]
                                                                      r  O_I_load[16] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[6][0]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Destination:            O_I_load[16]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.089ns  (logic 5.708ns (51.474%)  route 5.381ns (48.526%))
  Logic Levels:           19  (CARRY4=14 LUT2=1 LUT3=4)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6067, unset)         0.973     0.973    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/clk
                         FDRE                                         r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[6][0]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.478     1.451 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[6][0]/Q
                         net (fo=3, unplaced)         0.759     2.210    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1_1_reg[6]__0[0]
                         LUT3 (Prop_lut3_I0_O)        0.295     2.505 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry_i_3/O
                         net (fo=1, unplaced)         0.639     3.144    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     3.664 f  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry/CO[3]
                         net (fo=1, unplaced)         0.000     3.664    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.781 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__0/CO[3]
                         net (fo=1, unplaced)         0.000     3.781    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__0_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     3.898 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__1/CO[3]
                         net (fo=1, unplaced)         0.000     3.898    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__1_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.015 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__2/CO[3]
                         net (fo=1, unplaced)         0.000     4.015    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__2_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.132 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__3/CO[3]
                         net (fo=1, unplaced)         0.000     4.132    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__3_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.249 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__4/CO[3]
                         net (fo=1, unplaced)         0.000     4.249    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__4_n_0
                         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     4.366 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__5/CO[3]
                         net (fo=1, unplaced)         0.000     4.366    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__5_n_0
                         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.232     4.598 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__6/O[0]
                         net (fo=3, unplaced)         0.488     5.086    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__133_carry__6_n_7
                         LUT3 (Prop_lut3_I1_O)        0.295     5.381 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__266_carry__6_i_3/O
                         net (fo=1, unplaced)         0.639     6.020    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__266_carry__6_i_3_n_0
                         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.520     6.540 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__266_carry__6/CO[3]
                         net (fo=1, unplaced)         0.000     6.540    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__266_carry__6_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     6.871 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/sum_stage3_1__266_carry__7/O[3]
                         net (fo=3, unplaced)         0.636     7.507    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/D[16]
                         LUT3 (Prop_lut3_I2_O)        0.307     7.814 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[8]_INST_0_i_7/O
                         net (fo=1, unplaced)         0.000     7.814    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[8]_INST_0_i_7_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     8.190 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[8]_INST_0_i_6/CO[3]
                         net (fo=1, unplaced)         0.000     8.190    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[8]_INST_0_i_6_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331     8.521 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[12]_INST_0_i_6/O[3]
                         net (fo=1, unplaced)         0.618     9.139    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/matrixCOutSignal[0]_156[19]
                         LUT2 (Prop_lut2_I1_O)        0.307     9.446 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[12]_INST_0_i_2/O
                         net (fo=1, unplaced)         0.000     9.446    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[12]_INST_0_i_2_n_0
                         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     9.822 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[12]_INST_0_i_1/CO[3]
                         net (fo=1, unplaced)         0.000     9.822    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[12]_INST_0_i_1_n_0
                         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.331    10.153 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[16]_INST_0_i_1/O[3]
                         net (fo=2, unplaced)         0.629    10.782    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/matrixDOutSignal_20_reg[0][23][16]
                         LUT3 (Prop_lut3_I0_O)        0.307    11.089 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[16]_INST_0/O
                         net (fo=0)                   0.973    12.062    O_I_load[16]
                                                                      r  O_I_load[16] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_simscape_system_tc/phase_1_reg/C
                            (rising edge-triggered cell FDSE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.789ns  (logic 0.248ns (31.423%)  route 0.541ns (68.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6067, unset)         0.410     0.410    u_simscape_system_tc/clk
                         FDSE                                         r  u_simscape_system_tc/phase_1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.557 r  u_simscape_system_tc/phase_1_reg/Q
                         net (fo=1, unplaced)         0.131     0.688    u_simscape_system_tc/phase_1
                         LUT2 (Prop_lut2_I1_O)        0.101     0.789 r  u_simscape_system_tc/ce_out_INST_0/O
                         net (fo=817, unset)          0.410     1.199    ce_out
                                                                      r  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_simscape_system_tc/phase_1_reg/C
                            (rising edge-triggered cell FDSE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Destination:            ce_out
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.789ns  (logic 0.248ns (31.423%)  route 0.541ns (68.577%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6067, unset)         0.410     0.410    u_simscape_system_tc/clk
                         FDSE                                         r  u_simscape_system_tc/phase_1_reg/C
  -------------------------------------------------------------------    -------------------
                         FDSE (Prop_fdse_C_Q)         0.147     0.557 f  u_simscape_system_tc/phase_1_reg/Q
                         net (fo=1, unplaced)         0.131     0.688    u_simscape_system_tc/phase_1
                         LUT2 (Prop_lut2_I1_O)        0.101     0.789 f  u_simscape_system_tc/ce_out_INST_0/O
                         net (fo=817, unset)          0.410     1.199    ce_out
                                                                      f  ce_out (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_HDL_Subsystem/t_bypass_reg_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Destination:            O_I_load[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.965ns  (logic 0.243ns (25.169%)  route 0.722ns (74.831%))
  Logic Levels:           1  (LUT3=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6067, unset)         0.410     0.410    u_HDL_Subsystem/clk
                         FDRE                                         r  u_HDL_Subsystem/t_bypass_reg_reg[11]/C
  -------------------------------------------------------------------    -------------------
                         FDRE (Prop_fdre_C_Q)         0.147     0.557 r  u_HDL_Subsystem/t_bypass_reg_reg[11]/Q
                         net (fo=1, unplaced)         0.312     0.869    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[17]_0[11]
                         LUT3 (Prop_lut3_I2_O)        0.096     0.965 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load[11]_INST_0/O
                         net (fo=0)                   0.410     1.376    O_I_load[11]
                                                                      r  O_I_load[11] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  MWCLK

Max Delay         10999 Endpoints
Min Delay         10999 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[5]/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.861ns  (logic 0.646ns (13.290%)  route 4.215ns (86.710%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=4030, unset)         0.973     0.973    u_simscape_system_tc/clk_enable
                         LUT2 (Prop_lut2_I0_O)        0.150     1.123 r  u_simscape_system_tc/ce_out_INST_0/O
                         net (fo=817, unplaced)       0.589     1.712    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load_17_sn_1
                         LUT6 (Prop_lut6_I2_O)        0.124     1.836 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_76/O
                         net (fo=1, unplaced)         0.902     2.738    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_76_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     2.862 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_26__0/O
                         net (fo=1, unplaced)         0.449     3.311    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_26__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.435 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_1__0/O
                         net (fo=15, unplaced)        0.502     3.937    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/A[24]
                         LUT5 (Prop_lut5_I0_O)        0.124     4.061 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_1/O
                         net (fo=12, unplaced)        0.800     4.861    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/A[24]
                         DSP48E1                                      r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[5]/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6067, unset)         0.924     0.924    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk
                         DSP48E1                                      r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[5]/CLK

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[5]/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.861ns  (logic 0.646ns (13.290%)  route 4.215ns (86.710%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=4030, unset)         0.973     0.973    u_simscape_system_tc/clk_enable
                         LUT2 (Prop_lut2_I0_O)        0.150     1.123 r  u_simscape_system_tc/ce_out_INST_0/O
                         net (fo=817, unplaced)       0.589     1.712    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load_17_sn_1
                         LUT6 (Prop_lut6_I2_O)        0.124     1.836 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_76/O
                         net (fo=1, unplaced)         0.902     2.738    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_76_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     2.862 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_26__0/O
                         net (fo=1, unplaced)         0.449     3.311    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_26__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.435 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_1__0/O
                         net (fo=15, unplaced)        0.502     3.937    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/A[24]
                         LUT5 (Prop_lut5_I0_O)        0.124     4.061 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_1/O
                         net (fo=12, unplaced)        0.800     4.861    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/A[24]
                         DSP48E1                                      r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[5]/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6067, unset)         0.924     0.924    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk
                         DSP48E1                                      r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[5]/CLK

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[5]/A[24]
                            (rising edge-triggered cell DSP48E1 clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.861ns  (logic 0.646ns (13.290%)  route 4.215ns (86.710%))
  Logic Levels:           5  (LUT2=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.924ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.924ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=4030, unset)         0.973     0.973    u_simscape_system_tc/clk_enable
                         LUT2 (Prop_lut2_I0_O)        0.150     1.123 f  u_simscape_system_tc/ce_out_INST_0/O
                         net (fo=817, unplaced)       0.589     1.712    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/O_I_load_17_sn_1
                         LUT6 (Prop_lut6_I2_O)        0.124     1.836 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_76/O
                         net (fo=1, unplaced)         0.902     2.738    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_76_n_0
                         LUT6 (Prop_lut6_I3_O)        0.124     2.862 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_26__0/O
                         net (fo=1, unplaced)         0.449     3.311    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_26__0_n_0
                         LUT5 (Prop_lut5_I0_O)        0.124     3.435 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product2/u_dot_product_7/mul_out1[5]_i_1__0/O
                         net (fo=15, unplaced)        0.502     3.937    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/A[24]
                         LUT5 (Prop_lut5_I0_O)        0.124     4.061 r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/mul_out1[5]_i_1/O
                         net (fo=12, unplaced)        0.800     4.861    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/A[24]
                         DSP48E1                                      r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[5]/A[24]
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6067, unset)         0.924     0.924    u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/clk
                         DSP48E1                                      r  u_HDL_Subsystem/u_Sparse_Matrix_Vector_Product1/u_dot_product_6/mul_out1[5]/CLK





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            s_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=4030, unset)         0.410     0.410    clk_enable
                         FDRE                                         r  s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6067, unset)         0.432     0.432    clk
                         FDRE                                         r  s_reg[0]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            s_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 r  clk_enable (IN)
                         net (fo=4030, unset)         0.410     0.410    clk_enable
                         FDRE                                         r  s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6067, unset)         0.432     0.432    clk
                         FDRE                                         r  s_reg[0]/C

Slack:                    inf
  Source:                 clk_enable
                            (input port)
  Destination:            s_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by MWCLK  {rise@0.000ns fall@6.930ns period=13.860ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.410ns  (logic 0.000ns (0.000%)  route 0.410ns (100.000%))
  Logic Levels:           0  
  Clock Path Skew:        0.432ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.432ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                                                      0.000     0.000 f  clk_enable (IN)
                         net (fo=4030, unset)         0.410     0.410    clk_enable
                         FDRE                                         f  s_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock MWCLK rise edge)      0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=6067, unset)         0.432     0.432    clk
                         FDRE                                         r  s_reg[0]/C





