 
****************************************
Report : timing
        -path full_clock
        -delay min
        -physical
        -derate
        -input_pins
        -nets
        -max_paths 1
        -transition_time
        -crosstalk_delta
        -capacitance
Design : img2_jtag_tap_wrap
Scenario(s): norm.tt0p8v85c.typical_CCworst norm.ffgnp0p88vm40c.rcbest_CCbest norm.ssgnp0p72v125c.rcworst_CCworst
Version: P-2019.03-SP4
Date   : Tue Nov 19 19:56:40 2024
****************************************

 * Some/all delay information is back-annotated.
Wire Load Model Mode: Inactive.

  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 r                                          
  tdi (in)                                                    0.012                0.927     0.006      0.506 r    (61.56,13.63)                         
  tdi (net)                      6        0.008                                    0.930     0.000      0.506 r    [0.00,0.01]                           
  U548/I (CKBD8BWP16P90CPD)                         0.000     0.012     0.000      0.930     0.001 *    0.507 r    (59.17,16.13)                         0.80
  U548/Z (CKBD8BWP16P90CPD)                                   0.049                0.927     0.039      0.546 r    (59.81,16.13)                         0.80
  dbg_datf_si[0] (net)           1        0.100                                    0.930     0.000      0.546 r    [0.00,0.10]                           
  dbg_datf_si[0] (out)                              0.000     0.049     0.000      0.930     0.006 *    0.552 r    (61.56,16.03)                         
  data arrival time                                                                                     0.552                                            

  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                          0.048      0.048                                            
  output external delay                                                                     -0.500     -0.452                                            
  data required time                                                                                   -0.452                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   -0.452                                            
  data arrival time                                                                                    -0.552                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           1.004                                            


  Startpoint: dbg_rstatn[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_rstatn[0] (in)                                                         0.005                0.927     0.001      0.501 f    (61.56,15.31)                         
  dbg_rstatn[0] (net)                           1        0.001                                    0.930     0.000      0.501 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/D (DFCNQD1BWP16P90CPD)     0.000     0.005     0.000      0.930     0.000 *    0.501 f    (57.69,18.87)                         0.80
  data arrival time                                                                                                    0.501                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.048      0.048                                            
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                                             0.000      0.048 r                                          
  library hold time                                                                                         0.022      0.070                                            
  data required time                                                                                                   0.070                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.070                                            
  data arrival time                                                                                                   -0.501                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.431                                            


  Startpoint: i_img2_jtag_attn_cont_reg_reg_2_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_resetn_flevel[0]
            (output port clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_cont_reg_reg_2_/CP (EDFCNQD1BWP16P90CPD)        0.000     0.040     0.000      0.930     0.000      0.000 r    (58.28,26.71)                         0.80
  i_img2_jtag_attn_cont_reg_reg_2_/Q (EDFCNQD1BWP16P90CPD)                   0.013                0.927     0.061      0.061 r    (58.03,26.67)                         0.80
  n416 (net)                                    2        0.002                                    0.930     0.000      0.061 r    [0.00,0.00]                           
  U533/I (BUFFD1BWP16P90CPD)                                       0.000     0.013     0.000      0.930     0.000 *    0.062 r    (59.10,21.42)                         0.80
  U533/Z (BUFFD1BWP16P90CPD)                                                 0.349                0.927     0.194      0.255 r    (59.26,21.42)                         0.80
  dbg_resetn_flevel[0] (net)                    1        0.101                                    0.930     0.000      0.255 r    [0.00,0.10]                           
  dbg_resetn_flevel[0] (out)                                       0.000     0.349     0.000      0.930     0.010 *    0.266 r    (61.56,16.75)                         
  data arrival time                                                                                                    0.266                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.048      0.048                                            
  output external delay                                                                                    -0.500     -0.452                                            
  data required time                                                                                                  -0.452                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  -0.452                                            
  data arrival time                                                                                                   -0.266                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.718                                            


  Startpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.tt0p8v85c.typical_CCworst
  Path Group: clock
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.040     0.000      0.930     0.000      0.000 r    (55.56,17.66)          i              0.80
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/Q (DFCNQD1BWP16P90CPD)           0.007                0.927     0.063      0.063 f    (55.31,17.62)                         0.80
  i_img2_jtag_attn_dbg_attn_flags_r0_0_ (net)
                                                1        0.001                                    0.930     0.000      0.063 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/D (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.007     0.000      0.930     0.000 *    0.063 f    (53.92,19.32)                         0.80
  data arrival time                                                                                                    0.063                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.048      0.048                                            
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)                                         0.000      0.048 r                                          
  library hold time                                                                                         0.022      0.070                                            
  data required time                                                                                                   0.070                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.070                                            
  data arrival time                                                                                                   -0.063                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.007                                            


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_dat_si[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 r                                          
  tdi (in)                                                    0.009                0.912     0.004      0.504 r    (61.56,13.63)                         
  tdi (net)                      6        0.008                                    0.930     0.000      0.504 r    [0.00,0.01]                           
  U549/I (CKBD8BWP16P90CPD)                         0.000     0.009     0.000      0.930     0.000 *    0.505 r    (59.18,12.74)                         0.88
  U549/Z (CKBD8BWP16P90CPD)                                   0.038                0.912     0.030      0.535 r    (59.82,12.74)                         0.88
  dbg_dat_si[0] (net)            1        0.100                                    0.930     0.000      0.535 r    [0.00,0.10]                           
  dbg_dat_si[0] (out)                               0.000     0.038     0.000      0.930     0.002 *    0.537 r    (61.56,12.43)                         
  data arrival time                                                                                     0.537                                            

  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                          0.043      0.043                                            
  output external delay                                                                     -0.500     -0.457                                            
  data required time                                                                                   -0.457                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   -0.457                                            
  data arrival time                                                                                    -0.537                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           0.994                                            


  Startpoint: dbg_rstatn[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_rstatn[0] (in)                                                         0.004                0.912     0.001      0.501 f    (61.56,15.31)                         
  dbg_rstatn[0] (net)                           1        0.001                                    0.930     0.000      0.501 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/D (DFCNQD1BWP16P90CPD)     0.000     0.004     0.000      0.930     0.000 *    0.501 f    (57.69,18.87)                         0.88
  data arrival time                                                                                                    0.501                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.043      0.043                                            
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                                             0.000      0.043 r                                          
  library hold time                                                                                         0.020      0.063                                            
  data required time                                                                                                   0.063                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.063                                            
  data arrival time                                                                                                   -0.501                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.438                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_datf_cp[0]
            (output port clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_0_/CP (DFSNQND1BWP16P90CPD)
                                                                   0.000     0.060     0.000      0.930     0.000      0.000 r    (51.72, 8.83)          i              0.88
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_0_/QN (DFSNQND1BWP16P90CPD)
                                                                             0.022                0.912     0.055      0.055 f    (51.46, 8.80)                         0.88
  n4 (net)                                      9        0.006                                    0.930     0.000      0.055 f    [0.00,0.01]                           
  U252/A1 (INR2D1BWP16P90CPD)                                      0.000     0.022     0.000      0.930     0.000 *    0.055 f    (52.61,10.81)                         0.88
  U252/ZN (INR2D1BWP16P90CPD)                                                0.007                0.912     0.015      0.069 f    (52.80,10.86)                         0.88
  n207 (net)                                    2        0.001                                    0.930     0.000      0.069 f    [0.00,0.00]                           
  U475/I (INVD1BWP16P90CPD)                                        0.000     0.007     0.000      0.930     0.000 *    0.070 f    (53.69,11.24)                         0.88
  U475/ZN (INVD1BWP16P90CPD)                                                 0.008                0.912     0.008      0.077 r    (53.77,11.25)                         0.88
  n208 (net)                                    3        0.002                                    0.930     0.000      0.077 r    [0.00,0.00]                           
  U477/A1 (NR2D1BWP16P90CPD)                                       0.000     0.008     0.000      0.930     0.000 *    0.077 r    (54.51, 9.11)                         0.88
  U477/ZN (NR2D1BWP16P90CPD)                                                 0.006                0.912     0.006      0.083 f    (54.47, 9.19)                         0.88
  n409 (net)                                    1        0.001                                    0.930     0.000      0.083 f    [0.00,0.00]                           
  U541/I (BUFFD1BWP16P90CPDULVT)                                   0.000     0.006     0.000      0.930     0.000 *    0.083 f    (57.71, 6.79)                         0.88
  U541/Z (BUFFD1BWP16P90CPDULVT)                                             0.191                0.912     0.106      0.190 f    (57.87, 6.79)                         0.88
  dbg_datf_cp[0] (net)                          1        0.101                                    0.930     0.000      0.190 f    [0.00,0.10]                           
  dbg_datf_cp[0] (out)                                             0.000     0.191     0.000      0.930     0.006 *    0.196 f    (61.56,12.67)                         
  data arrival time                                                                                                    0.196                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.043      0.043                                            
  output external delay                                                                                    -0.500     -0.457                                            
  data required time                                                                                                  -0.457                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  -0.457                                            
  data arrival time                                                                                                   -0.196                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.653                                            


  Startpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ffgnp0p88vm40c.rcbest_CCbest
  Path Group: clock
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.060     0.000      0.930     0.000      0.000 r    (55.56,17.66)          i              0.88
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/Q (DFCNQD1BWP16P90CPD)           0.005                0.912     0.049      0.049 f    (55.31,17.62)                         0.88
  i_img2_jtag_attn_dbg_attn_flags_r0_0_ (net)
                                                1        0.001                                    0.930     0.000      0.049 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/D (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.005     0.000      0.930     0.000 *    0.049 f    (53.92,19.32)                         0.88
  data arrival time                                                                                                    0.049                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.043      0.043                                            
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)                                         0.000      0.043 r                                          
  library hold time                                                                                         0.020      0.063                                            
  data required time                                                                                                   0.063                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.063                                            
  data arrival time                                                                                                   -0.049                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (VIOLATED)                                                                                                    -0.014                                            


  Startpoint: tdi (input port clocked by clock)
  Endpoint: dbg_datf_si[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: FEEDTHROUGH
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                        Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  input external delay                                                                       0.500      0.500 r                                          
  tdi (in)                                                    0.016                0.942     0.008      0.508 r    (61.56,13.63)                         
  tdi (net)                      6        0.008                                    0.930     0.000      0.508 r    [0.00,0.01]                           
  U548/I (CKBD8BWP16P90CPD)                         0.000     0.016     0.000      0.930     0.001 *    0.509 r    (59.17,16.13)                         0.72
  U548/Z (CKBD8BWP16P90CPD)                                   0.066                0.942     0.055      0.564 r    (59.81,16.13)                         0.72
  dbg_datf_si[0] (net)           1        0.100                                    0.930     0.000      0.564 r    [0.00,0.10]                           
  dbg_datf_si[0] (out)                              0.000     0.067     0.000      0.930     0.012 *    0.576 r    (61.56,16.03)                         
  data arrival time                                                                                     0.576                                            

  clock clock (rise edge)                                                                    0.000      0.000                                            
  clock network delay (ideal)                                                                0.000      0.000                                            
  clock uncertainty                                                                          0.053      0.053                                            
  output external delay                                                                     -0.500     -0.447                                            
  data required time                                                                                   -0.447                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                   -0.447                                            
  data arrival time                                                                                    -0.576                                            
  ---------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                           1.023                                            


  Startpoint: dbg_rstatn[0]
              (input port clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_rstatn_r0_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGIN
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  input external delay                                                                                      0.500      0.500 f                                          
  dbg_rstatn[0] (in)                                                         0.008                0.942     0.002      0.502 f    (61.56,15.31)                         
  dbg_rstatn[0] (net)                           1        0.001                                    0.930     0.000      0.502 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/D (DFCNQD1BWP16P90CPD)     0.000     0.008     0.000      0.930     0.000 *    0.502 f    (57.69,18.87)                         0.72
  data arrival time                                                                                                    0.502                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.053      0.053                                            
  i_img2_jtag_attn_dbg_rstatn_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)                                             0.000      0.053 r                                          
  library hold time                                                                                         0.046      0.099                                            
  data required time                                                                                                   0.099                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.099                                            
  data arrival time                                                                                                   -0.502                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.403                                            


  Startpoint: i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: dbg_datf_cp[0]
            (output port clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: REGOUT
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_0_/CP (DFSNQND1BWP16P90CPD)
                                                                   0.000     0.070     0.000      0.930     0.000      0.000 r    (51.72, 8.83)          i              0.72
  i_img2_jtag_tap_i_img2_jtag_tap_controller_data_out_reg_0_/QN (DFSNQND1BWP16P90CPD)
                                                                             0.041                0.942     0.115      0.115 f    (51.46, 8.80)                         0.72
  n4 (net)                                      9        0.006                                    0.930     0.000      0.115 f    [0.00,0.01]                           
  U252/A1 (INR2D1BWP16P90CPD)                                      0.000     0.041     0.000      0.930     0.000 *    0.116 f    (52.61,10.81)                         0.72
  U252/ZN (INR2D1BWP16P90CPD)                                                0.015                0.942     0.031      0.147 f    (52.80,10.86)                         0.72
  n207 (net)                                    2        0.001                                    0.930     0.000      0.147 f    [0.00,0.00]                           
  U475/I (INVD1BWP16P90CPD)                                        0.000     0.015     0.000      0.930     0.000 *    0.147 f    (53.69,11.24)                         0.72
  U475/ZN (INVD1BWP16P90CPD)                                                 0.014                0.942     0.014      0.161 r    (53.77,11.25)                         0.72
  n208 (net)                                    3        0.002                                    0.930     0.000      0.161 r    [0.00,0.00]                           
  U477/A1 (NR2D1BWP16P90CPD)                                       0.000     0.014     0.000      0.930     0.000 *    0.161 r    (54.51, 9.11)                         0.72
  U477/ZN (NR2D1BWP16P90CPD)                                                 0.012                0.942     0.013      0.174 f    (54.47, 9.19)                         0.72
  n409 (net)                                    1        0.001                                    0.930     0.000      0.174 f    [0.00,0.00]                           
  U541/I (BUFFD1BWP16P90CPDULVT)                                   0.000     0.012     0.000      0.930     0.000 *    0.174 f    (57.71, 6.79)                         0.72
  U541/Z (BUFFD1BWP16P90CPDULVT)                                             0.328                0.942     0.184      0.358 f    (57.87, 6.79)                         0.72
  dbg_datf_cp[0] (net)                          1        0.101                                    0.930     0.000      0.358 f    [0.00,0.10]                           
  dbg_datf_cp[0] (out)                                             0.000     0.328     0.000      0.930     0.020 *    0.378 f    (61.56,12.67)                         
  data arrival time                                                                                                    0.378                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.053      0.053                                            
  output external delay                                                                                    -0.500     -0.447                                            
  data required time                                                                                                  -0.447                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                  -0.447                                            
  data arrival time                                                                                                   -0.378                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.825                                            


  Startpoint: i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_
              (rising edge-triggered flip-flop clocked by clock)
  Endpoint: i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_
            (rising edge-triggered flip-flop clocked by clock)
  Scenario: norm.ssgnp0p72v125c.rcworst_CCworst
  Path Group: clock
  Path Type: min

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network
  inf - infeasible path

  Point                                       Fanout       Cap     DTran     Trans     Delta     Derate      Incr       Path      Location / Load        Attributes     Voltage
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/CP (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.070     0.000      0.930     0.000      0.000 r    (55.56,17.66)          i              0.72
  i_img2_jtag_attn_dbg_attn_flags_r0_reg_0_/Q (DFCNQD1BWP16P90CPD)           0.010                0.942     0.104      0.104 f    (55.31,17.62)                         0.72
  i_img2_jtag_attn_dbg_attn_flags_r0_0_ (net)
                                                1        0.001                                    0.930     0.000      0.104 f    [0.00,0.00]                           
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/D (DFCNQD1BWP16P90CPD)
                                                                   0.000     0.010     0.000      0.930     0.000 *    0.105 f    (53.92,19.32)                         0.72
  data arrival time                                                                                                    0.105                                            

  clock clock (rise edge)                                                                                   0.000      0.000                                            
  clock network delay (ideal)                                                                               0.000      0.000                                            
  clock uncertainty                                                                                         0.053      0.053                                            
  i_img2_jtag_attn_dbg_attn_flags_r1_reg_0_/CP (DFCNQD1BWP16P90CPD)                                         0.000      0.053 r                                          
  library hold time                                                                                         0.045      0.098                                            
  data required time                                                                                                   0.098                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  data required time                                                                                                   0.098                                            
  data arrival time                                                                                                   -0.105                                            
  ------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                                                          0.006                                            


1
