library verilog;
use verilog.vl_types.all;
entity ALU is
    port(
        Ac              : in     vl_logic_vector(15 downto 0);
        Dr              : in     vl_logic_vector(15 downto 0);
        St_Alu          : in     vl_logic_vector(3 downto 0);
        EI              : in     vl_logic;
        EO              : out    vl_logic;
        Incr            : out    vl_logic;
        data            : out    vl_logic_vector(15 downto 0)
    );
end ALU;
