input logic [3:0] strg_ub_agg_only_agg_read_addr_gen_1_starting_addr	SOLVE
input logic [8:0] addr_to_sram_top	SET0
input logic [1:0] [15:0] data_out_top	SET0
input logic [1:0] [2:0] loops_sram2tb_mux_sel_top	SET0
input logic [1:0] t_read_out_top	SET0
input logic wen_to_sram_top	SET0
input logic [1:0] mode	SET0
input logic [1:0] restart_d1_top	SET0
input logic [3:0] [15:0] data_to_sram_top	SET0
output logic sram_ready_out	X
input logic strg_ub_agg_sram_shared_agg_read_sched_gen_0_enable	SOLVE
input logic [15:0] strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_starting_addr	SOLVE
input logic [3:0] strg_ub_agg_only_agg_read_addr_gen_0_starting_addr	SOLVE
input logic [1:0] [15:0] data_in	SEQUENCE
input logic [5:0] [15:0] strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_strides	SOLVE
input logic [1:0] loops_sram2tb_restart_top	SET0
input logic [1:0] [2:0] mux_sel_d1_top	SET0
output logic [1:0] [31:0] config_data_out	X
input logic cen_to_sram_top	SET0
input logic tile_en	SET1
input logic [5:0] [3:0] strg_ub_agg_only_agg_write_addr_gen_1_strides	SOLVE
input logic chain_chain_en	SET0
input logic [1:0] t_read_d1_top	SET0
input logic [1:0] wen_in	SET0
input logic [15:0] fifo_ctrl_fifo_depth	SET0
input logic [3:0] strg_ub_agg_only_loops_in2buf_1_dimensionality	SOLVE
input logic clk_en	SET1
output logic full	X
input logic [1:0] config_en	SET0
input logic strg_ub_agg_sram_shared_agg_read_sched_gen_1_enable	SOLVE
input logic [5:0] [15:0] strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_strides	SOLVE
input logic [1:0] [15:0] chain_data_in	SET0
input logic [3:0] strg_ub_agg_only_agg_write_addr_gen_0_starting_addr	SOLVE
input logic [3:0] strg_ub_agg_only_agg_write_addr_gen_1_starting_addr	SOLVE
input logic [5:0] [15:0] strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_strides	SOLVE
input logic [5:0] [3:0] strg_ub_agg_only_agg_write_addr_gen_0_strides	SOLVE
input logic [1:0] [15:0] addr_in	SET0
input logic [5:0] [3:0] strg_ub_agg_only_agg_read_addr_gen_0_strides	SOLVE
input logic flush	SET0
input logic rst_n	RSTN
input logic [1:0] accessor_output_top	SET0
input logic strg_ub_agg_only_agg_write_sched_gen_1_enable	SOLVE
input logic clk	CLK
input logic [5:0] [3:0] strg_ub_agg_only_agg_read_addr_gen_1_strides	SOLVE
input logic [7:0] config_addr_in	SET0
input logic [5:0] [15:0] strg_ub_agg_only_loops_in2buf_0_ranges	SOLVE
input logic [1:0] ren_in	SET0
input logic [5:0] [15:0] strg_ub_agg_only_loops_in2buf_1_ranges	SOLVE
input logic strg_ub_agg_only_agg_write_sched_gen_0_enable	SOLVE
output logic [1:0] [15:0] data_out	X
input logic [15:0] strg_ub_agg_only_agg_write_sched_gen_1_sched_addr_gen_starting_addr	SOLVE
input logic config_write	SET0
input logic [5:0] [15:0] strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_ranges	SOLVE
output logic empty	X
input logic [15:0] strg_ub_agg_sram_shared_agg_read_sched_gen_1_sched_addr_gen_starting_addr	SOLVE
input logic [3:0] strg_ub_agg_sram_shared_loops_in2buf_autovec_write_0_dimensionality	SOLVE
output logic [1:0] valid_out	X
input logic [5:0] [15:0] strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_ranges	SOLVE
input logic [15:0] strg_ub_agg_only_agg_write_sched_gen_0_sched_addr_gen_starting_addr	SOLVE
input logic [31:0] ren_in	SET0
input logic [5:0] [15:0] strg_ub_agg_sram_shared_agg_read_sched_gen_0_sched_addr_gen_strides	SOLVE
input logic [3:0] strg_ub_agg_sram_shared_loops_in2buf_autovec_write_1_dimensionality	SOLVE
input logic [3:0] strg_ub_agg_only_loops_in2buf_0_dimensionality	SOLVE
output logic [1:0] [15:0] formal_agg_data_out	SEQUENCE
input logic config_read	SET0
