# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../learn_IP.ip_user_files/ip/c_counter_binary_0/c_counter_binary_0_stub.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
