Info: Generated by version: 23.4 build 79
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/ip/peripheral_subsys/pb_cpu_0.ip --synthesis=VERILOG --output-directory=/nfs/png/disks/swuser_work_lekong/my-git/others/sm_make/applications.fpga.soc.ghrd-socfpga/sm_soc_devkit_ghrd/peripheral_subsys/ip/peripheral_subsys/pb_cpu_0 --family="Agilex 5" --part=A5ED065BB32AE5SR0
Info: pb_cpu_0: "Transforming system: pb_cpu_0"
Info: pb_cpu_0: "Naming system components in system: pb_cpu_0"
Info: pb_cpu_0: "Processing generation queue"
Info: pb_cpu_0: "Generating: pb_cpu_0"
Info: pb_cpu_0: "Generating: pb_cpu_0_altera_avalon_mm_bridge_2010_xnk2xbi"
Info: pb_cpu_0: Done "pb_cpu_0" with 2 modules, 4 files
Info: Finished: Create HDL design files for synthesis
