<stg><name>shift_line_buffer<ap_fixed,ap_fixed,config2></name>


<trans_list>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="2" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="1200" op_0_bw="1200" op_1_bw="1200">
<![CDATA[
.preheader18.preheader:0  %kernel_window_V_read_3 = call i1200 @_ssdm_op_Read.ap_auto.i1200(i1200 %kernel_window_V_read)

]]></Node>
<StgValue><ssdm name="kernel_window_V_read_3"/></StgValue>
</operation>

<operation id="3" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="48" op_0_bw="48" op_1_bw="48">
<![CDATA[
.preheader18.preheader:1  %data_V_read_3 = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %data_V_read)

]]></Node>
<StgValue><ssdm name="data_V_read_3"/></StgValue>
</operation>

<operation id="4" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
.preheader18.preheader:2  call void (...)* @_ssdm_op_SpecPipeline(i32 -1, i32 1, i32 1, i32 0, [1 x i8]* @p_str10) nounwind

]]></Node>
<StgValue><ssdm name="specpipeline_ln59"/></StgValue>
</operation>

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="16" op_0_bw="48">
<![CDATA[
.preheader18.preheader:3  %trunc_ln203 = trunc i48 %data_V_read_3 to i16

]]></Node>
<StgValue><ssdm name="trunc_ln203"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:4  %DataOut_V_190 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_0_0, i64 0, i64 19), i16 %trunc_ln203, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_190"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:5  %DataOut_V_191 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_1_0, i64 0, i64 19), i16 %DataOut_V_190, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_191"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:6  %DataOut_V_192 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_2_0, i64 0, i64 19), i16 %DataOut_V_191, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_192"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:7  %DataOut_V = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_3_0, i64 0, i64 19), i16 %DataOut_V_192, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:8  %DataIn_V_assign_s = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %data_V_read_3, i32 16, i32 31)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_s"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:9  %DataOut_V_193 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_0_1, i64 0, i64 19), i16 %DataIn_V_assign_s, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_193"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:10  %DataOut_V_194 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_1_1, i64 0, i64 19), i16 %DataOut_V_193, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_194"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:11  %DataOut_V_195 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_2_1, i64 0, i64 19), i16 %DataOut_V_194, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_195"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:12  %DataOut_V_196 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_3_1, i64 0, i64 19), i16 %DataOut_V_195, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_196"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="16" op_0_bw="16" op_1_bw="48" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:13  %DataIn_V_assign_125 = call i16 @_ssdm_op_PartSelect.i16.i48.i32.i32(i48 %data_V_read_3, i32 32, i32 47)

]]></Node>
<StgValue><ssdm name="DataIn_V_assign_125"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:14  %DataOut_V_197 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_0_2, i64 0, i64 19), i16 %DataIn_V_assign_125, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_197"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:15  %DataOut_V_198 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_1_2, i64 0, i64 19), i16 %DataOut_V_197, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_198"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:16  %DataOut_V_199 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_2_2, i64 0, i64 19), i16 %DataOut_V_198, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_199"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>ShiftReg</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="16" op_0_bw="16" op_1_bw="16" op_2_bw="16" op_3_bw="1">
<![CDATA[
.preheader18.preheader:17  %DataOut_V_200 = call i16 @"_ssdm_op_MemShiftRead.[20 x i16]P"(i16* getelementptr inbounds ([20 x i16]* @layer_in_row_Array_V_1_3_2, i64 0, i64 19), i16 %DataOut_V_199, i1 true)

]]></Node>
<StgValue><ssdm name="DataOut_V_200"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="192" op_0_bw="192" op_1_bw="1200" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:18  %tmp = call i192 @_ssdm_op_PartSelect.i192.i1200.i32.i32(i1200 %kernel_window_V_read_3, i32 1008, i32 1199)

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="192" op_0_bw="192" op_1_bw="1200" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:19  %tmp_4 = call i192 @_ssdm_op_PartSelect.i192.i1200.i32.i32(i1200 %kernel_window_V_read_3, i32 768, i32 959)

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="192" op_0_bw="192" op_1_bw="1200" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:20  %tmp_5 = call i192 @_ssdm_op_PartSelect.i192.i1200.i32.i32(i1200 %kernel_window_V_read_3, i32 528, i32 719)

]]></Node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="192" op_0_bw="192" op_1_bw="1200" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:21  %tmp_6 = call i192 @_ssdm_op_PartSelect.i192.i1200.i32.i32(i1200 %kernel_window_V_read_3, i32 288, i32 479)

]]></Node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="192" op_0_bw="192" op_1_bw="1200" op_2_bw="32" op_3_bw="32">
<![CDATA[
.preheader18.preheader:22  %tmp_7 = call i192 @_ssdm_op_PartSelect.i192.i1200.i32.i32(i1200 %kernel_window_V_read_3, i32 48, i32 239)

]]></Node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="1200" op_0_bw="1200" op_1_bw="48" op_2_bw="192" op_3_bw="16" op_4_bw="16" op_5_bw="16" op_6_bw="192" op_7_bw="16" op_8_bw="16" op_9_bw="16" op_10_bw="192" op_11_bw="16" op_12_bw="16" op_13_bw="16" op_14_bw="192" op_15_bw="16" op_16_bw="16" op_17_bw="16" op_18_bw="192">
<![CDATA[
.preheader18.preheader:23  %kernel_window_V_write_assign = call i1200 @_ssdm_op_BitConcatenate.i1200.i48.i192.i16.i16.i16.i192.i16.i16.i16.i192.i16.i16.i16.i192.i16.i16.i16.i192(i48 %data_V_read_3, i192 %tmp, i16 %DataOut_V_197, i16 %DataOut_V_193, i16 %DataOut_V_190, i192 %tmp_4, i16 %DataOut_V_198, i16 %DataOut_V_194, i16 %DataOut_V_191, i192 %tmp_5, i16 %DataOut_V_199, i16 %DataOut_V_195, i16 %DataOut_V_192, i192 %tmp_6, i16 %DataOut_V_200, i16 %DataOut_V_196, i16 %DataOut_V, i192 %tmp_7)

]]></Node>
<StgValue><ssdm name="kernel_window_V_write_assign"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="1200">
<![CDATA[
.preheader18.preheader:24  ret i1200 %kernel_window_V_write_assign

]]></Node>
<StgValue><ssdm name="ret_ln79"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
