Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sun Dec  1 16:27:25 2019
| Host         : chris-surface running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file calc_timing_summary_routed.rpt -pb calc_timing_summary_routed.pb -rpx calc_timing_summary_routed.rpx -warn_on_violation
| Design       : calc
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 21 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 13 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.376        0.000                      0                  450        0.106        0.000                      0                  450        4.500        0.000                       0                   256  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_i  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_i               4.376        0.000                      0                  450        0.106        0.000                      0                  450        4.500        0.000                       0                   256  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_i
  To Clock:  clk_i

Setup :            0  Failing Endpoints,  Worst Slack        4.376ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.106ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 u_alu/value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/sub_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 2.477ns (46.241%)  route 2.880ns (53.759%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.569     5.090    u_alu/CLK
    SLICE_X54Y10         FDCE                                         r  u_alu/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  u_alu/value_reg[0]/Q
                         net (fo=3, routed)           0.623     6.231    u_alu/value[0]
    SLICE_X53Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.355 r  u_alu/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.355    u_alu/i__carry_i_4_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.887 r  u_alu/value0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.887    u_alu/value0_inferred__0/i__carry_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.001 r  u_alu/value0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.001    u_alu/value0_inferred__0/i__carry__0_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  u_alu/value0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.115    u_alu/value0_inferred__0/i__carry__1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  u_alu/value0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.229    u_alu/value0_inferred__0/i__carry__2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  u_alu/value0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.343    u_alu/value0_inferred__0/i__carry__3_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  u_alu/value0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.457    u_alu/value0_inferred__0/i__carry__4_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  u_alu/value0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.571    u_alu/value0_inferred__0/i__carry__5_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.884 f  u_alu/value0_inferred__0/i__carry__6/O[3]
                         net (fo=3, routed)           0.899     8.783    u_alu/value0[31]
    SLICE_X59Y16         LUT3 (Prop_lut3_I0_O)        0.306     9.089 r  u_alu/sub[0]_i_1/O
                         net (fo=49, routed)          1.358    10.447    u_alu/sub[0]_i_1_n_0
    SLICE_X55Y12         FDCE                                         r  u_alu/sub_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.448    14.789    u_alu/CLK
    SLICE_X55Y12         FDCE                                         r  u_alu/sub_reg[10]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X55Y12         FDCE (Setup_fdce_C_CE)      -0.205    14.823    u_alu/sub_reg[10]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 u_alu/value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/sub_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 2.477ns (46.241%)  route 2.880ns (53.759%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.569     5.090    u_alu/CLK
    SLICE_X54Y10         FDCE                                         r  u_alu/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  u_alu/value_reg[0]/Q
                         net (fo=3, routed)           0.623     6.231    u_alu/value[0]
    SLICE_X53Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.355 r  u_alu/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.355    u_alu/i__carry_i_4_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.887 r  u_alu/value0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.887    u_alu/value0_inferred__0/i__carry_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.001 r  u_alu/value0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.001    u_alu/value0_inferred__0/i__carry__0_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  u_alu/value0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.115    u_alu/value0_inferred__0/i__carry__1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  u_alu/value0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.229    u_alu/value0_inferred__0/i__carry__2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  u_alu/value0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.343    u_alu/value0_inferred__0/i__carry__3_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  u_alu/value0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.457    u_alu/value0_inferred__0/i__carry__4_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  u_alu/value0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.571    u_alu/value0_inferred__0/i__carry__5_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.884 f  u_alu/value0_inferred__0/i__carry__6/O[3]
                         net (fo=3, routed)           0.899     8.783    u_alu/value0[31]
    SLICE_X59Y16         LUT3 (Prop_lut3_I0_O)        0.306     9.089 r  u_alu/sub[0]_i_1/O
                         net (fo=49, routed)          1.358    10.447    u_alu/sub[0]_i_1_n_0
    SLICE_X55Y12         FDCE                                         r  u_alu/sub_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.448    14.789    u_alu/CLK
    SLICE_X55Y12         FDCE                                         r  u_alu/sub_reg[11]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X55Y12         FDCE (Setup_fdce_C_CE)      -0.205    14.823    u_alu/sub_reg[11]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 u_alu/value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/sub_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 2.477ns (46.241%)  route 2.880ns (53.759%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.569     5.090    u_alu/CLK
    SLICE_X54Y10         FDCE                                         r  u_alu/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  u_alu/value_reg[0]/Q
                         net (fo=3, routed)           0.623     6.231    u_alu/value[0]
    SLICE_X53Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.355 r  u_alu/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.355    u_alu/i__carry_i_4_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.887 r  u_alu/value0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.887    u_alu/value0_inferred__0/i__carry_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.001 r  u_alu/value0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.001    u_alu/value0_inferred__0/i__carry__0_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  u_alu/value0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.115    u_alu/value0_inferred__0/i__carry__1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  u_alu/value0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.229    u_alu/value0_inferred__0/i__carry__2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  u_alu/value0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.343    u_alu/value0_inferred__0/i__carry__3_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  u_alu/value0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.457    u_alu/value0_inferred__0/i__carry__4_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  u_alu/value0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.571    u_alu/value0_inferred__0/i__carry__5_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.884 f  u_alu/value0_inferred__0/i__carry__6/O[3]
                         net (fo=3, routed)           0.899     8.783    u_alu/value0[31]
    SLICE_X59Y16         LUT3 (Prop_lut3_I0_O)        0.306     9.089 r  u_alu/sub[0]_i_1/O
                         net (fo=49, routed)          1.358    10.447    u_alu/sub[0]_i_1_n_0
    SLICE_X55Y12         FDCE                                         r  u_alu/sub_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.448    14.789    u_alu/CLK
    SLICE_X55Y12         FDCE                                         r  u_alu/sub_reg[8]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X55Y12         FDCE (Setup_fdce_C_CE)      -0.205    14.823    u_alu/sub_reg[8]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.376ns  (required time - arrival time)
  Source:                 u_alu/value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/sub_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.357ns  (logic 2.477ns (46.241%)  route 2.880ns (53.759%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.569     5.090    u_alu/CLK
    SLICE_X54Y10         FDCE                                         r  u_alu/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  u_alu/value_reg[0]/Q
                         net (fo=3, routed)           0.623     6.231    u_alu/value[0]
    SLICE_X53Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.355 r  u_alu/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.355    u_alu/i__carry_i_4_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.887 r  u_alu/value0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.887    u_alu/value0_inferred__0/i__carry_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.001 r  u_alu/value0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.001    u_alu/value0_inferred__0/i__carry__0_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  u_alu/value0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.115    u_alu/value0_inferred__0/i__carry__1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  u_alu/value0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.229    u_alu/value0_inferred__0/i__carry__2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  u_alu/value0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.343    u_alu/value0_inferred__0/i__carry__3_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  u_alu/value0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.457    u_alu/value0_inferred__0/i__carry__4_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  u_alu/value0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.571    u_alu/value0_inferred__0/i__carry__5_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.884 f  u_alu/value0_inferred__0/i__carry__6/O[3]
                         net (fo=3, routed)           0.899     8.783    u_alu/value0[31]
    SLICE_X59Y16         LUT3 (Prop_lut3_I0_O)        0.306     9.089 r  u_alu/sub[0]_i_1/O
                         net (fo=49, routed)          1.358    10.447    u_alu/sub[0]_i_1_n_0
    SLICE_X55Y12         FDCE                                         r  u_alu/sub_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.448    14.789    u_alu/CLK
    SLICE_X55Y12         FDCE                                         r  u_alu/sub_reg[9]/C
                         clock pessimism              0.274    15.063    
                         clock uncertainty           -0.035    15.028    
    SLICE_X55Y12         FDCE (Setup_fdce_C_CE)      -0.205    14.823    u_alu/sub_reg[9]
  -------------------------------------------------------------------
                         required time                         14.823    
                         arrival time                         -10.447    
  -------------------------------------------------------------------
                         slack                                  4.376    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 u_alu/value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/sub_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.477ns (46.260%)  route 2.877ns (53.740%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.569     5.090    u_alu/CLK
    SLICE_X54Y10         FDCE                                         r  u_alu/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  u_alu/value_reg[0]/Q
                         net (fo=3, routed)           0.623     6.231    u_alu/value[0]
    SLICE_X53Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.355 r  u_alu/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.355    u_alu/i__carry_i_4_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.887 r  u_alu/value0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.887    u_alu/value0_inferred__0/i__carry_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.001 r  u_alu/value0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.001    u_alu/value0_inferred__0/i__carry__0_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  u_alu/value0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.115    u_alu/value0_inferred__0/i__carry__1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  u_alu/value0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.229    u_alu/value0_inferred__0/i__carry__2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  u_alu/value0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.343    u_alu/value0_inferred__0/i__carry__3_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  u_alu/value0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.457    u_alu/value0_inferred__0/i__carry__4_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  u_alu/value0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.571    u_alu/value0_inferred__0/i__carry__5_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.884 f  u_alu/value0_inferred__0/i__carry__6/O[3]
                         net (fo=3, routed)           0.899     8.783    u_alu/value0[31]
    SLICE_X59Y16         LUT3 (Prop_lut3_I0_O)        0.306     9.089 r  u_alu/sub[0]_i_1/O
                         net (fo=49, routed)          1.356    10.445    u_alu/sub[0]_i_1_n_0
    SLICE_X55Y10         FDCE                                         r  u_alu/sub_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.450    14.791    u_alu/CLK
    SLICE_X55Y10         FDCE                                         r  u_alu/sub_reg[0]/C
                         clock pessimism              0.277    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X55Y10         FDCE (Setup_fdce_C_CE)      -0.205    14.828    u_alu/sub_reg[0]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 u_alu/value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/sub_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.477ns (46.260%)  route 2.877ns (53.740%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.569     5.090    u_alu/CLK
    SLICE_X54Y10         FDCE                                         r  u_alu/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  u_alu/value_reg[0]/Q
                         net (fo=3, routed)           0.623     6.231    u_alu/value[0]
    SLICE_X53Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.355 r  u_alu/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.355    u_alu/i__carry_i_4_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.887 r  u_alu/value0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.887    u_alu/value0_inferred__0/i__carry_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.001 r  u_alu/value0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.001    u_alu/value0_inferred__0/i__carry__0_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  u_alu/value0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.115    u_alu/value0_inferred__0/i__carry__1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  u_alu/value0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.229    u_alu/value0_inferred__0/i__carry__2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  u_alu/value0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.343    u_alu/value0_inferred__0/i__carry__3_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  u_alu/value0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.457    u_alu/value0_inferred__0/i__carry__4_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  u_alu/value0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.571    u_alu/value0_inferred__0/i__carry__5_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.884 f  u_alu/value0_inferred__0/i__carry__6/O[3]
                         net (fo=3, routed)           0.899     8.783    u_alu/value0[31]
    SLICE_X59Y16         LUT3 (Prop_lut3_I0_O)        0.306     9.089 r  u_alu/sub[0]_i_1/O
                         net (fo=49, routed)          1.356    10.445    u_alu/sub[0]_i_1_n_0
    SLICE_X55Y10         FDCE                                         r  u_alu/sub_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.450    14.791    u_alu/CLK
    SLICE_X55Y10         FDCE                                         r  u_alu/sub_reg[1]/C
                         clock pessimism              0.277    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X55Y10         FDCE (Setup_fdce_C_CE)      -0.205    14.828    u_alu/sub_reg[1]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 u_alu/value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/sub_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.477ns (46.260%)  route 2.877ns (53.740%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.569     5.090    u_alu/CLK
    SLICE_X54Y10         FDCE                                         r  u_alu/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  u_alu/value_reg[0]/Q
                         net (fo=3, routed)           0.623     6.231    u_alu/value[0]
    SLICE_X53Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.355 r  u_alu/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.355    u_alu/i__carry_i_4_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.887 r  u_alu/value0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.887    u_alu/value0_inferred__0/i__carry_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.001 r  u_alu/value0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.001    u_alu/value0_inferred__0/i__carry__0_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  u_alu/value0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.115    u_alu/value0_inferred__0/i__carry__1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  u_alu/value0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.229    u_alu/value0_inferred__0/i__carry__2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  u_alu/value0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.343    u_alu/value0_inferred__0/i__carry__3_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  u_alu/value0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.457    u_alu/value0_inferred__0/i__carry__4_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  u_alu/value0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.571    u_alu/value0_inferred__0/i__carry__5_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.884 f  u_alu/value0_inferred__0/i__carry__6/O[3]
                         net (fo=3, routed)           0.899     8.783    u_alu/value0[31]
    SLICE_X59Y16         LUT3 (Prop_lut3_I0_O)        0.306     9.089 r  u_alu/sub[0]_i_1/O
                         net (fo=49, routed)          1.356    10.445    u_alu/sub[0]_i_1_n_0
    SLICE_X55Y10         FDCE                                         r  u_alu/sub_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.450    14.791    u_alu/CLK
    SLICE_X55Y10         FDCE                                         r  u_alu/sub_reg[2]/C
                         clock pessimism              0.277    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X55Y10         FDCE (Setup_fdce_C_CE)      -0.205    14.828    u_alu/sub_reg[2]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.383ns  (required time - arrival time)
  Source:                 u_alu/value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/sub_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.354ns  (logic 2.477ns (46.260%)  route 2.877ns (53.740%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.277ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.569     5.090    u_alu/CLK
    SLICE_X54Y10         FDCE                                         r  u_alu/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  u_alu/value_reg[0]/Q
                         net (fo=3, routed)           0.623     6.231    u_alu/value[0]
    SLICE_X53Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.355 r  u_alu/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.355    u_alu/i__carry_i_4_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.887 r  u_alu/value0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.887    u_alu/value0_inferred__0/i__carry_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.001 r  u_alu/value0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.001    u_alu/value0_inferred__0/i__carry__0_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  u_alu/value0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.115    u_alu/value0_inferred__0/i__carry__1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  u_alu/value0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.229    u_alu/value0_inferred__0/i__carry__2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  u_alu/value0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.343    u_alu/value0_inferred__0/i__carry__3_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  u_alu/value0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.457    u_alu/value0_inferred__0/i__carry__4_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  u_alu/value0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.571    u_alu/value0_inferred__0/i__carry__5_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.884 f  u_alu/value0_inferred__0/i__carry__6/O[3]
                         net (fo=3, routed)           0.899     8.783    u_alu/value0[31]
    SLICE_X59Y16         LUT3 (Prop_lut3_I0_O)        0.306     9.089 r  u_alu/sub[0]_i_1/O
                         net (fo=49, routed)          1.356    10.445    u_alu/sub[0]_i_1_n_0
    SLICE_X55Y10         FDCE                                         r  u_alu/sub_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.450    14.791    u_alu/CLK
    SLICE_X55Y10         FDCE                                         r  u_alu/sub_reg[3]/C
                         clock pessimism              0.277    15.068    
                         clock uncertainty           -0.035    15.033    
    SLICE_X55Y10         FDCE (Setup_fdce_C_CE)      -0.205    14.828    u_alu/sub_reg[3]
  -------------------------------------------------------------------
                         required time                         14.828    
                         arrival time                         -10.445    
  -------------------------------------------------------------------
                         slack                                  4.383    

Slack (MET) :             4.433ns  (required time - arrival time)
  Source:                 u_calc_ctrl/s_optype_o_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_io_ctrl/ss_o_reg[0]/D
                            (rising edge-triggered cell FDPE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.534ns  (logic 0.952ns (17.202%)  route 4.582ns (82.798%))
  Logic Levels:           4  (LUT4=1 LUT6=3)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    5.156ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.635     5.156    u_calc_ctrl/CLK
    SLICE_X62Y11         FDCE                                         r  u_calc_ctrl/s_optype_o_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y11         FDCE (Prop_fdce_C_Q)         0.456     5.612 r  u_calc_ctrl/s_optype_o_reg[1]/Q
                         net (fo=43, routed)          1.545     7.157    u_calc_ctrl/s_optype_o_reg[3]_0[1]
    SLICE_X59Y16         LUT4 (Prop_lut4_I3_O)        0.124     7.281 r  u_calc_ctrl/ss_o[6]_i_20/O
                         net (fo=28, routed)          1.781     9.062    u_calc_ctrl/u_alu/error_o__5
    SLICE_X61Y9          LUT6 (Prop_lut6_I5_O)        0.124     9.186 r  u_calc_ctrl/ss_o[0]_i_8/O
                         net (fo=1, routed)           0.614     9.799    u_calc_ctrl/ss_o[0]_i_8_n_0
    SLICE_X64Y13         LUT6 (Prop_lut6_I1_O)        0.124     9.923 r  u_calc_ctrl/ss_o[0]_i_3/O
                         net (fo=1, routed)           0.643    10.566    u_calc_ctrl/ss_o[0]_i_3_n_0
    SLICE_X65Y13         LUT6 (Prop_lut6_I1_O)        0.124    10.690 r  u_calc_ctrl/ss_o[0]_i_1/O
                         net (fo=1, routed)           0.000    10.690    u_io_ctrl/ss_o_reg[7]_1[0]
    SLICE_X65Y13         FDPE                                         r  u_io_ctrl/ss_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.514    14.855    u_io_ctrl/CLK
    SLICE_X65Y13         FDPE                                         r  u_io_ctrl/ss_o_reg[0]/C
                         clock pessimism              0.274    15.129    
                         clock uncertainty           -0.035    15.094    
    SLICE_X65Y13         FDPE (Setup_fdpe_C_D)        0.029    15.123    u_io_ctrl/ss_o_reg[0]
  -------------------------------------------------------------------
                         required time                         15.123    
                         arrival time                         -10.690    
  -------------------------------------------------------------------
                         slack                                  4.433    

Slack (MET) :             4.515ns  (required time - arrival time)
  Source:                 u_alu/value_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/sub_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_i rise@10.000ns - clk_i rise@0.000ns)
  Data Path Delay:        5.217ns  (logic 2.477ns (47.481%)  route 2.740ns (52.519%))
  Logic Levels:           10  (CARRY4=8 LUT2=1 LUT3=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.090ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.569     5.090    u_alu/CLK
    SLICE_X54Y10         FDCE                                         r  u_alu/value_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y10         FDCE (Prop_fdce_C_Q)         0.518     5.608 r  u_alu/value_reg[0]/Q
                         net (fo=3, routed)           0.623     6.231    u_alu/value[0]
    SLICE_X53Y10         LUT2 (Prop_lut2_I0_O)        0.124     6.355 r  u_alu/i__carry_i_4/O
                         net (fo=1, routed)           0.000     6.355    u_alu/i__carry_i_4_n_0
    SLICE_X53Y10         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     6.887 r  u_alu/value0_inferred__0/i__carry/CO[3]
                         net (fo=1, routed)           0.000     6.887    u_alu/value0_inferred__0/i__carry_n_0
    SLICE_X53Y11         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.001 r  u_alu/value0_inferred__0/i__carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.001    u_alu/value0_inferred__0/i__carry__0_n_0
    SLICE_X53Y12         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.115 r  u_alu/value0_inferred__0/i__carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.115    u_alu/value0_inferred__0/i__carry__1_n_0
    SLICE_X53Y13         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.229 r  u_alu/value0_inferred__0/i__carry__2/CO[3]
                         net (fo=1, routed)           0.000     7.229    u_alu/value0_inferred__0/i__carry__2_n_0
    SLICE_X53Y14         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.343 r  u_alu/value0_inferred__0/i__carry__3/CO[3]
                         net (fo=1, routed)           0.000     7.343    u_alu/value0_inferred__0/i__carry__3_n_0
    SLICE_X53Y15         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.457 r  u_alu/value0_inferred__0/i__carry__4/CO[3]
                         net (fo=1, routed)           0.000     7.457    u_alu/value0_inferred__0/i__carry__4_n_0
    SLICE_X53Y16         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.571 r  u_alu/value0_inferred__0/i__carry__5/CO[3]
                         net (fo=1, routed)           0.000     7.571    u_alu/value0_inferred__0/i__carry__5_n_0
    SLICE_X53Y17         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.884 f  u_alu/value0_inferred__0/i__carry__6/O[3]
                         net (fo=3, routed)           0.899     8.783    u_alu/value0[31]
    SLICE_X59Y16         LUT3 (Prop_lut3_I0_O)        0.306     9.089 r  u_alu/sub[0]_i_1/O
                         net (fo=49, routed)          1.218    10.307    u_alu/sub[0]_i_1_n_0
    SLICE_X55Y13         FDCE                                         r  u_alu/sub_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk_i (IN)
                         net (fo=0)                   0.000    10.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         1.447    14.788    u_alu/CLK
    SLICE_X55Y13         FDCE                                         r  u_alu/sub_reg[12]/C
                         clock pessimism              0.274    15.062    
                         clock uncertainty           -0.035    15.027    
    SLICE_X55Y13         FDCE (Setup_fdce_C_CE)      -0.205    14.822    u_alu/sub_reg[12]
  -------------------------------------------------------------------
                         required time                         14.822    
                         arrival time                         -10.307    
  -------------------------------------------------------------------
                         slack                                  4.515    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 u_io_ctrl/v_ff0_reg[18]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_io_ctrl/pbsync_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.240ns  (logic 0.186ns (77.466%)  route 0.054ns (22.534%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.559     1.442    u_io_ctrl/CLK
    SLICE_X55Y18         FDCE                                         r  u_io_ctrl/v_ff0_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  u_io_ctrl/v_ff0_reg[18]/Q
                         net (fo=1, routed)           0.054     1.637    u_io_ctrl/v_ff0[18]
    SLICE_X54Y18         LUT3 (Prop_lut3_I1_O)        0.045     1.682 r  u_io_ctrl/pbsync_o[2]_i_1/O
                         net (fo=1, routed)           0.000     1.682    u_io_ctrl/pbsync_o[2]_i_1_n_0
    SLICE_X54Y18         FDCE                                         r  u_io_ctrl/pbsync_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.828     1.955    u_io_ctrl/CLK
    SLICE_X54Y18         FDCE                                         r  u_io_ctrl/pbsync_o_reg[2]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X54Y18         FDCE (Hold_fdce_C_D)         0.121     1.576    u_io_ctrl/pbsync_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.682    
  -------------------------------------------------------------------
                         slack                                  0.106    

Slack (MET) :             0.141ns  (arrival time - required time)
  Source:                 u_io_ctrl/v_ff0_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_io_ctrl/pbsync_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.275ns  (logic 0.186ns (67.611%)  route 0.089ns (32.389%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.955ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.559     1.442    u_io_ctrl/CLK
    SLICE_X55Y18         FDCE                                         r  u_io_ctrl/v_ff0_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y18         FDCE (Prop_fdce_C_Q)         0.141     1.583 r  u_io_ctrl/v_ff0_reg[19]/Q
                         net (fo=1, routed)           0.089     1.672    u_io_ctrl/v_ff0[19]
    SLICE_X54Y18         LUT3 (Prop_lut3_I1_O)        0.045     1.717 r  u_io_ctrl/pbsync_o[3]_i_1/O
                         net (fo=1, routed)           0.000     1.717    u_io_ctrl/pbsync_o[3]_i_1_n_0
    SLICE_X54Y18         FDCE                                         r  u_io_ctrl/pbsync_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.828     1.955    u_io_ctrl/CLK
    SLICE_X54Y18         FDCE                                         r  u_io_ctrl/pbsync_o_reg[3]/C
                         clock pessimism             -0.500     1.455    
    SLICE_X54Y18         FDCE (Hold_fdce_C_D)         0.121     1.576    u_io_ctrl/pbsync_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.576    
                         arrival time                           1.717    
  -------------------------------------------------------------------
                         slack                                  0.141    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 u_io_ctrl/swsync_o_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc_ctrl/s_op1_o_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.937%)  route 0.136ns (49.063%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.565     1.448    u_io_ctrl/CLK
    SLICE_X55Y9          FDCE                                         r  u_io_ctrl/swsync_o_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_io_ctrl/swsync_o_reg[3]/Q
                         net (fo=3, routed)           0.136     1.725    u_calc_ctrl/swsync_o[3]
    SLICE_X56Y10         FDCE                                         r  u_calc_ctrl/s_op1_o_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.835     1.962    u_calc_ctrl/CLK
    SLICE_X56Y10         FDCE                                         r  u_calc_ctrl/s_op1_o_reg[3]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X56Y10         FDCE (Hold_fdce_C_D)         0.076     1.560    u_calc_ctrl/s_op1_o_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.560    
                         arrival time                           1.725    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 u_io_ctrl/swsync_o_reg[14]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc_ctrl/s_optype_o_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.707%)  route 0.112ns (44.293%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.593     1.476    u_io_ctrl/CLK
    SLICE_X65Y11         FDCE                                         r  u_io_ctrl/swsync_o_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_io_ctrl/swsync_o_reg[14]/Q
                         net (fo=2, routed)           0.112     1.729    u_calc_ctrl/swsync_o[14]
    SLICE_X62Y11         FDCE                                         r  u_calc_ctrl/s_optype_o_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.864     1.991    u_calc_ctrl/CLK
    SLICE_X62Y11         FDCE                                         r  u_calc_ctrl/s_optype_o_reg[2]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X62Y11         FDCE (Hold_fdce_C_D)         0.070     1.562    u_calc_ctrl/s_optype_o_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 u_io_ctrl/swsync_o_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc_ctrl/s_optype_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.259ns  (logic 0.141ns (54.447%)  route 0.118ns (45.553%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.593     1.476    u_io_ctrl/CLK
    SLICE_X65Y11         FDCE                                         r  u_io_ctrl/swsync_o_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y11         FDCE (Prop_fdce_C_Q)         0.141     1.617 r  u_io_ctrl/swsync_o_reg[12]/Q
                         net (fo=2, routed)           0.118     1.735    u_calc_ctrl/swsync_o[12]
    SLICE_X62Y11         FDCE                                         r  u_calc_ctrl/s_optype_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.864     1.991    u_calc_ctrl/CLK
    SLICE_X62Y11         FDCE                                         r  u_calc_ctrl/s_optype_o_reg[0]/C
                         clock pessimism             -0.499     1.492    
    SLICE_X62Y11         FDCE (Hold_fdce_C_D)         0.070     1.562    u_calc_ctrl/s_optype_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.562    
                         arrival time                           1.735    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 u_io_ctrl/v_ff0_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_io_ctrl/swsync_o_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.246ns (81.603%)  route 0.055ns (18.397%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.565     1.448    u_io_ctrl/CLK
    SLICE_X54Y9          FDCE                                         r  u_io_ctrl/v_ff0_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDCE (Prop_fdce_C_Q)         0.148     1.596 r  u_io_ctrl/v_ff0_reg[7]/Q
                         net (fo=1, routed)           0.055     1.652    u_io_ctrl/v_ff0[7]
    SLICE_X54Y9          LUT3 (Prop_lut3_I1_O)        0.098     1.750 r  u_io_ctrl/swsync_o[7]_i_1/O
                         net (fo=1, routed)           0.000     1.750    u_io_ctrl/swsync_o[7]_i_1_n_0
    SLICE_X54Y9          FDCE                                         r  u_io_ctrl/swsync_o_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.836     1.963    u_io_ctrl/CLK
    SLICE_X54Y9          FDCE                                         r  u_io_ctrl/swsync_o_reg[7]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X54Y9          FDCE (Hold_fdce_C_D)         0.121     1.569    u_io_ctrl/swsync_o_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.569    
                         arrival time                           1.750    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 u_io_ctrl/swsync_o_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_calc_ctrl/s_op1_o_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.141ns (50.192%)  route 0.140ns (49.808%))
  Logic Levels:           0  
  Clock Path Skew:        0.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.962ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.565     1.448    u_io_ctrl/CLK
    SLICE_X55Y9          FDCE                                         r  u_io_ctrl/swsync_o_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y9          FDCE (Prop_fdce_C_Q)         0.141     1.589 r  u_io_ctrl/swsync_o_reg[4]/Q
                         net (fo=3, routed)           0.140     1.729    u_calc_ctrl/swsync_o[4]
    SLICE_X56Y10         FDCE                                         r  u_calc_ctrl/s_op1_o_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.835     1.962    u_calc_ctrl/CLK
    SLICE_X56Y10         FDCE                                         r  u_calc_ctrl/s_op1_o_reg[4]/C
                         clock pessimism             -0.478     1.484    
    SLICE_X56Y10         FDCE (Hold_fdce_C_D)         0.063     1.547    u_calc_ctrl/s_op1_o_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.185ns  (arrival time - required time)
  Source:                 u_io_ctrl/v_ff0_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_io_ctrl/swsync_o_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.305ns  (logic 0.246ns (80.588%)  route 0.059ns (19.412%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.963ns
    Source Clock Delay      (SCD):    1.448ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.565     1.448    u_io_ctrl/CLK
    SLICE_X54Y9          FDCE                                         r  u_io_ctrl/v_ff0_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X54Y9          FDCE (Prop_fdce_C_Q)         0.148     1.596 r  u_io_ctrl/v_ff0_reg[0]/Q
                         net (fo=1, routed)           0.059     1.655    u_io_ctrl/v_ff0[0]
    SLICE_X54Y9          LUT3 (Prop_lut3_I1_O)        0.098     1.753 r  u_io_ctrl/swsync_o[0]_i_1/O
                         net (fo=1, routed)           0.000     1.753    u_io_ctrl/swsync_o[0]_i_1_n_0
    SLICE_X54Y9          FDCE                                         r  u_io_ctrl/swsync_o_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.836     1.963    u_io_ctrl/CLK
    SLICE_X54Y9          FDCE                                         r  u_io_ctrl/swsync_o_reg[0]/C
                         clock pessimism             -0.515     1.448    
    SLICE_X54Y9          FDCE (Hold_fdce_C_D)         0.120     1.568    u_io_ctrl/swsync_o_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.753    
  -------------------------------------------------------------------
                         slack                                  0.185    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_alu/counter_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_alu/s_sqr_result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.164ns (55.795%)  route 0.130ns (44.205%))
  Logic Levels:           0  
  Clock Path Skew:        0.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.989ns
    Source Clock Delay      (SCD):    1.473ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.590     1.473    u_alu/CLK
    SLICE_X60Y13         FDCE                                         r  u_alu/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y13         FDCE (Prop_fdce_C_Q)         0.164     1.637 r  u_alu/counter_reg[4]/Q
                         net (fo=2, routed)           0.130     1.767    u_alu/counter_reg[4]
    SLICE_X62Y12         FDCE                                         r  u_alu/s_sqr_result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.862     1.989    u_alu/CLK
    SLICE_X62Y12         FDCE                                         r  u_alu/s_sqr_result_reg[4]/C
                         clock pessimism             -0.478     1.511    
    SLICE_X62Y12         FDCE (Hold_fdce_C_D)         0.070     1.581    u_alu/s_sqr_result_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.186    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 u_io_ctrl/v_ff0_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_io_ctrl/swsync_o_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by clk_i  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_i
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_i rise@0.000ns - clk_i rise@0.000ns)
  Data Path Delay:        0.291ns  (logic 0.209ns (71.796%)  route 0.082ns (28.204%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    1.476ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.593     1.476    u_io_ctrl/CLK
    SLICE_X64Y11         FDCE                                         r  u_io_ctrl/v_ff0_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y11         FDCE (Prop_fdce_C_Q)         0.164     1.640 r  u_io_ctrl/v_ff0_reg[15]/Q
                         net (fo=1, routed)           0.082     1.722    u_io_ctrl/v_ff0[15]
    SLICE_X65Y11         LUT3 (Prop_lut3_I1_O)        0.045     1.767 r  u_io_ctrl/swsync_o[15]_i_1/O
                         net (fo=1, routed)           0.000     1.767    u_io_ctrl/swsync_o[15]_i_1_n_0
    SLICE_X65Y11         FDCE                                         r  u_io_ctrl/swsync_o_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_i rise edge)      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk_i (IN)
                         net (fo=0)                   0.000     0.000    clk_i
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_i_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_i_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_i_IBUF_BUFG_inst/O
                         net (fo=255, routed)         0.864     1.991    u_io_ctrl/CLK
    SLICE_X65Y11         FDCE                                         r  u_io_ctrl/swsync_o_reg[15]/C
                         clock pessimism             -0.502     1.489    
    SLICE_X65Y11         FDCE (Hold_fdce_C_D)         0.092     1.581    u_io_ctrl/swsync_o_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.767    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_i
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk_i }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_i_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y13   u_alu/counter_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y13   u_alu/counter_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y13   u_alu/counter_reg[7]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y14   u_alu/counter_reg[8]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y14   u_alu/counter_reg[9]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y15   u_alu/s_not_result_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X60Y11   u_alu/s_not_result_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X59Y8    u_alu/s_not_result_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X61Y9    u_alu/s_not_result_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   u_alu/sub_reg[17]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   u_alu/sub_reg[18]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y14   u_alu/sub_reg[19]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   u_alu/sub_reg[20]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   u_alu/sub_reg[21]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   u_alu/sub_reg[22]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X55Y15   u_alu/sub_reg[23]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   u_alu/value_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   u_alu/value_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X54Y13   u_alu/value_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   u_alu/s_not_result_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X59Y15   u_alu/s_not_result_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X60Y16   u_alu/s_not_result_reg[8]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X58Y16   u_alu/s_sqr_finished_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   u_alu/s_sqr_result_reg[10]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   u_alu/s_sqr_result_reg[10]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   u_alu/s_sqr_result_reg[11]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   u_alu/s_sqr_result_reg[11]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   u_alu/s_sqr_result_reg[12]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X61Y15   u_alu/s_sqr_result_reg[12]/C



