
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -14.49

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -0.16

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -0.16

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: u0.u1.d[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][17]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ u0.u1.d[1]$_DFF_P_/CK (DFF_X1)
     1    2.40    0.01    0.06    0.06 ^ u0.u1.d[1]$_DFF_P_/QN (DFF_X1)
                                         _00426_ (net)
                  0.01    0.00    0.06 ^ _15921_/A (XNOR2_X1)
     2    3.97    0.01    0.02    0.08 v _15921_/ZN (XNOR2_X1)
                                         _06756_ (net)
                  0.01    0.00    0.08 v _16018_/B1 (AOI21_X1)
     1    1.32    0.01    0.02    0.11 ^ _16018_/ZN (AOI21_X1)
                                         _00329_ (net)
                  0.01    0.00    0.11 ^ u0.w[1][17]$_DFF_P_/D (DFF_X1)
                                  0.11   data arrival time

                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ u0.w[1][17]$_DFF_P_/CK (DFF_X1)
                          0.01    0.01   library hold time
                                  0.01   data required time
-----------------------------------------------------------------------------
                                  0.01   data required time
                                 -0.11   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa22_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    6.51    0.01    0.09    0.09 v ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.01    0.00    0.09 v _18258_/A (BUF_X4)
     5   21.71    0.01    0.03    0.12 v _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.01    0.00    0.12 v _18298_/A (INV_X4)
     5   19.13    0.01    0.02    0.14 ^ _18298_/ZN (INV_X4)
                                         _09009_ (net)
                  0.01    0.00    0.14 ^ _18311_/A (BUF_X4)
    10   35.03    0.02    0.04    0.18 ^ _18311_/Z (BUF_X4)
                                         _09022_ (net)
                  0.02    0.01    0.18 ^ _18487_/A (BUF_X4)
    10   32.37    0.02    0.04    0.22 ^ _18487_/Z (BUF_X4)
                                         _09194_ (net)
                  0.02    0.00    0.22 ^ _18488_/A (BUF_X2)
    10   35.58    0.04    0.06    0.28 ^ _18488_/Z (BUF_X2)
                                         _09195_ (net)
                  0.04    0.00    0.29 ^ _23893_/S (MUX2_X1)
     2   10.04    0.02    0.08    0.37 v _23893_/Z (MUX2_X1)
                                         _00944_ (net)
                  0.02    0.00    0.37 v _23894_/B (XOR2_X2)
     5   10.53    0.02    0.07    0.44 v _23894_/Z (XOR2_X2)
                                         _00945_ (net)
                  0.02    0.00    0.44 v _23895_/A (INV_X1)
     2    5.19    0.02    0.03    0.46 ^ _23895_/ZN (INV_X1)
                                         _00946_ (net)
                  0.02    0.00    0.46 ^ _23896_/A (BUF_X4)
    10   25.34    0.02    0.03    0.50 ^ _23896_/Z (BUF_X4)
                                         _00947_ (net)
                  0.02    0.00    0.50 ^ _23897_/A (BUF_X4)
    17   50.88    0.03    0.05    0.55 ^ _23897_/Z (BUF_X4)
                                         _15056_ (net)
                  0.03    0.00    0.55 ^ _29712_/B (HA_X1)
     9   20.52    0.05    0.08    0.63 ^ _29712_/CO (HA_X1)
                                         _15057_ (net)
                  0.05    0.00    0.63 ^ _24121_/A1 (NAND3_X1)
     5    9.78    0.03    0.06    0.69 v _24121_/ZN (NAND3_X1)
                                         _01166_ (net)
                  0.03    0.00    0.69 v _24122_/A (OAI21_X1)
     2    4.41    0.03    0.04    0.73 ^ _24122_/ZN (OAI21_X1)
                                         _01167_ (net)
                  0.03    0.00    0.73 ^ _24192_/A (MUX2_X1)
     1    1.69    0.01    0.04    0.77 ^ _24192_/Z (MUX2_X1)
                                         _01236_ (net)
                  0.01    0.00    0.77 ^ _24193_/B1 (AOI21_X1)
     1    1.87    0.01    0.01    0.78 v _24193_/ZN (AOI21_X1)
                                         _01237_ (net)
                  0.01    0.00    0.78 v _24212_/B1 (AOI221_X1)
     1    3.95    0.06    0.09    0.87 ^ _24212_/ZN (AOI221_X1)
                                         _01256_ (net)
                  0.06    0.00    0.87 ^ _24222_/A3 (NAND4_X1)
     1    6.96    0.03    0.06    0.93 v _24222_/ZN (NAND4_X1)
                                         _00097_ (net)
                  0.03    0.00    0.93 v sa22_sr[1]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa22_sr[1]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa22_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock clk (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
     1    6.51    0.01    0.09    0.09 v ld_r$_DFF_P_/Q (DFF_X1)
                                         ld_r (net)
                  0.01    0.00    0.09 v _18258_/A (BUF_X4)
     5   21.71    0.01    0.03    0.12 v _18258_/Z (BUF_X4)
                                         _08970_ (net)
                  0.01    0.00    0.12 v _18298_/A (INV_X4)
     5   19.13    0.01    0.02    0.14 ^ _18298_/ZN (INV_X4)
                                         _09009_ (net)
                  0.01    0.00    0.14 ^ _18311_/A (BUF_X4)
    10   35.03    0.02    0.04    0.18 ^ _18311_/Z (BUF_X4)
                                         _09022_ (net)
                  0.02    0.01    0.18 ^ _18487_/A (BUF_X4)
    10   32.37    0.02    0.04    0.22 ^ _18487_/Z (BUF_X4)
                                         _09194_ (net)
                  0.02    0.00    0.22 ^ _18488_/A (BUF_X2)
    10   35.58    0.04    0.06    0.28 ^ _18488_/Z (BUF_X2)
                                         _09195_ (net)
                  0.04    0.00    0.29 ^ _23893_/S (MUX2_X1)
     2   10.04    0.02    0.08    0.37 v _23893_/Z (MUX2_X1)
                                         _00944_ (net)
                  0.02    0.00    0.37 v _23894_/B (XOR2_X2)
     5   10.53    0.02    0.07    0.44 v _23894_/Z (XOR2_X2)
                                         _00945_ (net)
                  0.02    0.00    0.44 v _23895_/A (INV_X1)
     2    5.19    0.02    0.03    0.46 ^ _23895_/ZN (INV_X1)
                                         _00946_ (net)
                  0.02    0.00    0.46 ^ _23896_/A (BUF_X4)
    10   25.34    0.02    0.03    0.50 ^ _23896_/Z (BUF_X4)
                                         _00947_ (net)
                  0.02    0.00    0.50 ^ _23897_/A (BUF_X4)
    17   50.88    0.03    0.05    0.55 ^ _23897_/Z (BUF_X4)
                                         _15056_ (net)
                  0.03    0.00    0.55 ^ _29712_/B (HA_X1)
     9   20.52    0.05    0.08    0.63 ^ _29712_/CO (HA_X1)
                                         _15057_ (net)
                  0.05    0.00    0.63 ^ _24121_/A1 (NAND3_X1)
     5    9.78    0.03    0.06    0.69 v _24121_/ZN (NAND3_X1)
                                         _01166_ (net)
                  0.03    0.00    0.69 v _24122_/A (OAI21_X1)
     2    4.41    0.03    0.04    0.73 ^ _24122_/ZN (OAI21_X1)
                                         _01167_ (net)
                  0.03    0.00    0.73 ^ _24192_/A (MUX2_X1)
     1    1.69    0.01    0.04    0.77 ^ _24192_/Z (MUX2_X1)
                                         _01236_ (net)
                  0.01    0.00    0.77 ^ _24193_/B1 (AOI21_X1)
     1    1.87    0.01    0.01    0.78 v _24193_/ZN (AOI21_X1)
                                         _01237_ (net)
                  0.01    0.00    0.78 v _24212_/B1 (AOI221_X1)
     1    3.95    0.06    0.09    0.87 ^ _24212_/ZN (AOI221_X1)
                                         _01256_ (net)
                  0.06    0.00    0.87 ^ _24222_/A3 (NAND4_X1)
     1    6.96    0.03    0.06    0.93 v _24222_/ZN (NAND4_X1)
                                         _00097_ (net)
                  0.03    0.00    0.93 v sa22_sr[1]$_DFF_P_/D (DFF_X1)
                                  0.93   data arrival time

                  0.00    0.82    0.82   clock clk (rise edge)
                          0.00    0.82   clock network delay (ideal)
                          0.00    0.82   clock reconvergence pessimism
                                  0.82 ^ sa22_sr[1]$_DFF_P_/CK (DFF_X1)
                         -0.05    0.77   library setup time
                                  0.77   data required time
-----------------------------------------------------------------------------
                                  0.77   data required time
                                 -0.93   data arrival time
-----------------------------------------------------------------------------
                                 -0.16   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
0.07703857123851776

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
0.1985349953174591

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.3880

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
0.07565698027610779

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
10.47130012512207

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.0072

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 160

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: ld_r$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: sa22_sr[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ ld_r$_DFF_P_/CK (DFF_X1)
   0.09    0.09 v ld_r$_DFF_P_/Q (DFF_X1)
   0.03    0.12 v _18258_/Z (BUF_X4)
   0.02    0.14 ^ _18298_/ZN (INV_X4)
   0.04    0.18 ^ _18311_/Z (BUF_X4)
   0.04    0.22 ^ _18487_/Z (BUF_X4)
   0.06    0.28 ^ _18488_/Z (BUF_X2)
   0.08    0.37 v _23893_/Z (MUX2_X1)
   0.07    0.44 v _23894_/Z (XOR2_X2)
   0.03    0.46 ^ _23895_/ZN (INV_X1)
   0.03    0.50 ^ _23896_/Z (BUF_X4)
   0.05    0.55 ^ _23897_/Z (BUF_X4)
   0.08    0.63 ^ _29712_/CO (HA_X1)
   0.06    0.69 v _24121_/ZN (NAND3_X1)
   0.04    0.73 ^ _24122_/ZN (OAI21_X1)
   0.04    0.77 ^ _24192_/Z (MUX2_X1)
   0.01    0.78 v _24193_/ZN (AOI21_X1)
   0.09    0.87 ^ _24212_/ZN (AOI221_X1)
   0.06    0.93 v _24222_/ZN (NAND4_X1)
   0.00    0.93 v sa22_sr[1]$_DFF_P_/D (DFF_X1)
           0.93   data arrival time

   0.82    0.82   clock clk (rise edge)
   0.00    0.82   clock network delay (ideal)
   0.00    0.82   clock reconvergence pessimism
           0.82 ^ sa22_sr[1]$_DFF_P_/CK (DFF_X1)
  -0.05    0.77   library setup time
           0.77   data required time
---------------------------------------------------------
           0.77   data required time
          -0.93   data arrival time
---------------------------------------------------------
          -0.16   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: u0.u1.d[1]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: u0.w[1][17]$_DFF_P_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ u0.u1.d[1]$_DFF_P_/CK (DFF_X1)
   0.06    0.06 ^ u0.u1.d[1]$_DFF_P_/QN (DFF_X1)
   0.02    0.08 v _15921_/ZN (XNOR2_X1)
   0.02    0.11 ^ _16018_/ZN (AOI21_X1)
   0.00    0.11 ^ u0.w[1][17]$_DFF_P_/D (DFF_X1)
           0.11   data arrival time

   0.00    0.00   clock clk (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ u0.w[1][17]$_DFF_P_/CK (DFF_X1)
   0.01    0.01   library hold time
           0.01   data required time
---------------------------------------------------------
           0.01   data required time
          -0.11   data arrival time
---------------------------------------------------------
           0.10   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
0.9328

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-0.1635

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-17.527873

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             9.23e-03   1.02e-03   4.44e-05   1.03e-02   2.9%
Combinational          1.67e-01   1.75e-01   5.07e-04   3.42e-01  97.1%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  1.76e-01   1.76e-01   5.51e-04   3.52e-01 100.0%
                          49.9%      49.9%       0.2%
