[
    {
        "age": null,
        "album": "",
        "author": "/u/happywizard10",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-10-07T14:37:08.758698+00:00",
        "date_dead_since": null,
        "date_published": "2025-10-07T13:37:26+00:00",
        "description": "<table> <tr><td> <a href=\"https://www.reddit.com/r/RISCV/comments/1o0f04i/modifying_single_cycle_riscv/\"> <img src=\"https://preview.redd.it/lxgnp2xg0ptf1.jpeg?width=640&amp;crop=smart&amp;auto=webp&amp;s=13db98826d29d18190e9701b007553860f61344c\" alt=\"Modifying single cycle risc-v\" title=\"Modifying single cycle risc-v\" /> </a> </td><td> <!-- SC_OFF --><div class=\"md\"><p>So I was solving the excercise in harris book on single cycle processors and got stuck in the question asking to modify the above single-cycke risc-v processor to implement lui, sra and lbu. Can someone help where to add appropriate blocks to execute these instructions?</p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/happywizard10\"> /u/happywizard10 </a> <br/> <span><a href=\"https://i.redd.it/lxgnp2xg0ptf1.jpeg\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1o0f04i/modifying_single_cycle_riscv/\">[comments]</a></span> </td></tr></table>",
        "id": 3756216,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1o0f04i/modifying_single_cycle_riscv",
        "manual_status_code": 0,
        "page_rating": 86,
        "page_rating_contents": 86,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": "https://preview.redd.it/lxgnp2xg0ptf1.jpeg?width=640&crop=smart&auto=webp&s=13db98826d29d18190e9701b007553860f61344c",
        "title": "Modifying single cycle risc-v",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/ShirtZealousideal335",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-10-07T09:53:50.732079+00:00",
        "date_dead_since": null,
        "date_published": "2025-10-07T08:36:21+00:00",
        "description": "<!-- SC_OFF --><div class=\"md\"><p>Title: Multicore RISC-V Processors Layout Require: Implement at least two cores of Rocket-chip RV64GC, build on ASAP7 PDK, using Yosys and openLane. This is my projects in my university. but i don\u2019t know where to start. Can someone teach me how to do or show me a roadmap or anything you think it relative to this topic. Thanks for your comments! </p> </div><!-- SC_ON --> &#32; submitted by &#32; <a href=\"https://www.reddit.com/user/ShirtZealousideal335\"> /u/ShirtZealousideal335 </a> <br/> <span><a href=\"https://www.reddit.com/r/RISCV/comments/1o0976x/multicore_riscv_processors_layout/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1o0976x/multicore_riscv_processors_layout/\">[comments]</a></span>",
        "id": 3754017,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1o0976x/multicore_riscv_processors_layout",
        "manual_status_code": 0,
        "page_rating": 85,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "Multicore RISC-V Processors Layout",
        "vote": 0
    },
    {
        "age": null,
        "album": "",
        "author": "/u/indolering",
        "bookmarked": false,
        "comments": [],
        "date_created": "2025-10-07T07:02:07.152552+00:00",
        "date_dead_since": null,
        "date_published": "2025-10-07T06:51:11+00:00",
        "description": "&#32; submitted by &#32; <a href=\"https://www.reddit.com/user/indolering\"> /u/indolering </a> <br/> <span><a href=\"https://openai.com/index/openai-amd-strategic-partnership/\">[link]</a></span> &#32; <span><a href=\"https://www.reddit.com/r/RISCV/comments/1o07kur/how_we_feeling_about_openai_and_amd/\">[comments]</a></span>",
        "id": 3753074,
        "language": "en",
        "link": "https://www.reddit.com/r/RISCV/comments/1o07kur/how_we_feeling_about_openai_and_amd",
        "manual_status_code": 0,
        "page_rating": 85,
        "page_rating_contents": 85,
        "page_rating_visits": 0,
        "page_rating_votes": 0,
        "permanent": false,
        "source__id": 471,
        "source_url": "https://www.reddit.com/r/RISCV/.rss",
        "status_code": 0,
        "tags": [],
        "thumbnail": null,
        "title": "How we feeling about OpenAI and AMD?",
        "vote": 0
    }
]