0.6
2018.3
Dec  7 2018
00:33:28
G:/Agha_VHDL/vorlesung1/vorlesung1.srcs/sim_1/new/testBranch.vhd,1713953562,vhdl,,,,testbranch,,,,,,,,
G:/Agha_VHDL/vorlesung1/vorlesung1.srcs/sources_1/new/andGate.vhd,1713952950,vhdl,,,,and_gate,,,,,,,,
G:/Agha_VHDL/vorlesung1/vorlesung1.srcs/sources_1/new/beispielGate.vhd,1713953020,vhdl,,,,beispielgate,,,,,,,,
G:/Agha_VHDL/vorlesung1/vorlesung1.srcs/sources_1/new/xorGate.vhd,1713952948,vhdl,,,,xor_gate,,,,,,,,
