DESIGN=RTG4_CoreRISCV_AXI4_BaseDesign
DESDIR=C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\designer\RTG4_CoreRISCV_AXI4_BaseDesign
FAM=RTG4
DIE=PA4RT12000
PACKAGE=cg1657
SPEED=-1
VOLTAGE=1.2
TEMPR=MIL
VOLTR=MIL
VCCI_1.2_VOLTR=MIL
VCCI_1.5_VOLTR=MIL
VCCI_1.8_VOLTR=MIL
VCCI_2.5_VOLTR=MIL
VCCI_3.3_VOLTR=MIL
RAD_EXPOSURE=0
RTG4_MITIGATION_ON=0
PDC_IMPORT_HARDERROR=1
LAYOUT_MODE=TIMING_DRIVEN
INCREMENTAL_MODE=OFF
PA4_LAYOUT_HIGH_EFFORT_MODE=0
PDPR=0
PA4_PHYS_OPT_MODE=0
PA4_LAYOUT_SEQ_OPT_MODE=0
MINDELAYG4_REPAIR=1
RANDOM_SEED=0
NETLIST_TYPE=EDIF
LAYOUT_STATE=NOT_VALID
PDC_FILE=C:\Users\cyril.jean\Documents\GitHub\Cyril-Jean\RTG4-Development-Kit\Libero\RTG4_CoreRISCV_AXI4_BaseDesign\constraint\io\user.pdc,,
USE_CONSTRAINT_FLOW=1
TARGET_DEVICES_FOR_MIGRATION='PA4RT12000 '
RESTRICTPROBEPINS=1
RESTRICTSPIPINS=0
