## NOTE:  Do not edit this file.
## Autogenerated by ProjNav (creatfdo.tcl) on Tue Nov 11 10:38:56 India Standard Time 2025
##
vlib work
vlog  xor_gate.v
vlog  full_adder_1bit.v
vlog  adder_4bit.v
vlog  alu_4bit.v
vlog  registered_alu.v
vlog  registered_alu_tb.v
vlog  "C:/Xilinx/verilog/src/glbl.v"
vsim -t 1ps  -L cpld_ver -L uni9000_ver  -lib work registered_alu_tb_v glbl
do {registered_alu_tb_v.udo}
view wave
add wave *
view structure
view signals
run 1000ns
