		@(posedge clk) begin
			i_wb_cyc_d <= 1'b0;
			i_wb_stb_d <= 1'b0;
		end