convolution_3d_refsrc_15_isrc_6_4_8.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_1_isrc_6_15_1.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_6_isrc_16_11_1.ri.cls32_ds8.src_only Prog: (if ((isrc0 + isrc0) < (b0 + b1)) then 0 else isrc0)
convolution_3d_refsrc_13_isrc_3_12_18.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_10_isrc_9_8_2.ri.cls32_ds8.src_only Prog: (if ((isrc0 < b0) && (isrc0 < b1)) then 0 else (if (b2 < isrc1) then (isrc0 - 2) else ((b1 + 6) * (b1 - 1))))
convolution_3d_refsrc_2_isrc_6_7_10.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_12_isrc_6_9_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_3_isrc_12_4_14.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_12_isrc_10_6_13.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_3_isrc_2_4_5.ri.cls32_ds8.src_only Prog: (if ((isrc2 < b1) && (isrc2 < b2)) then 0 else 2)
convolution_3d_refsrc_5_isrc_18_4_2.ri.cls32_ds8.src_only Prog: (if ((isrc1 < b1) && (isrc0 < b0)) then 0 else 5)
convolution_3d_refsrc_2_isrc_9_8_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_10_isrc_9_6_8.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_14_isrc_7_4_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_15_isrc_2_3_3.ri.cls32_ds8.src_only Prog: 0
convolution_3d_refsrc_0_isrc_6_4_7.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_7_isrc_18_1_10.ri.cls32_ds8.src_only Prog: (if ((isrc0 + isrc2) < (b0 + b2)) then 0 else (isrc0 - 2))
convolution_3d_refsrc_5_isrc_3_12_8.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_9_isrc_10_14_1.ri.cls32_ds8.src_only Prog: (if ((isrc1 + isrc1) < (b0 + b1)) then 0 else (isrc0 - 3))
convolution_3d_refsrc_12_isrc_8_5_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_2_isrc_6_15_10.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_3_isrc_12_6_9.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_3_isrc_4_6_17.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_0_isrc_17_7_6.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_14_isrc_10_12_1.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_12_isrc_1_12_7.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_3_isrc_5_6_1.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_6_isrc_6_2_11.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_5_isrc_5_16_1.ri.cls32_ds8.src_only Prog: (if ((isrc1 < b1) && (isrc0 < b0)) then 0 else 5)
convolution_3d_refsrc_5_isrc_6_9_1.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_2_isrc_3_8_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_8_isrc_12_6_7.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_7_isrc_1_8_10.ri.cls32_ds8.src_only Prog: (if ((isrc2 < b1) && (isrc2 < b2)) then 0 else (b2 - 4))
convolution_3d_refsrc_2_isrc_1_1_9.ri.cls32_ds8.src_only Prog: (if (b2 < isrc2) then 0 else 2)
convolution_3d_refsrc_11_isrc_17_6_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_8_isrc_1_13_1.ri.cls32_ds8.src_only Prog: (if (isrc1 < b1) then 0 else (b1 - 4))
convolution_3d_refsrc_14_isrc_10_6_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_5_isrc_16_16_2.ri.cls32_ds8.src_only Prog: (if ((isrc0 + isrc0) < (b0 + b1)) then 0 else 5)
convolution_3d_refsrc_14_isrc_3_10_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_12_isrc_15_6_7.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_15_isrc_2_16_8.ri.cls32_ds8.src_only Prog: (if ((isrc1 + isrc1) < (b1 + b2)) then 0 else isrc1)
convolution_3d_refsrc_13_isrc_2_4_16.ri.cls32_ds8.src_only Prog: (if ((isrc1 < b1) && (isrc2 < b2)) then 0 else isrc2)
convolution_3d_refsrc_0_isrc_5_12_9.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_2_isrc_9_1_1.ri.cls32_ds8.src_only Prog: (if (b0 < isrc0) then 0 else 2)
convolution_3d_refsrc_3_isrc_6_14_13.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_10_isrc_6_10_10.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_14_isrc_9_3_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_8_isrc_6_6_4.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_1_isrc_13_2_7.ri.cls32_ds8.src_only Prog: (if ((isrc0 < b0) && (isrc0 < b2)) then 0 else 2)
convolution_3d_refsrc_4_isrc_4_8_1.ri.cls32_ds8.src_only Prog: (if ((isrc1 < b1) && (isrc0 < b0)) then 0 else 5)
convolution_3d_refsrc_7_isrc_2_12_3.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_6_isrc_17_6_4.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_2_isrc_12_16_4.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_8_isrc_16_11_2.ri.cls32_ds8.src_only Prog: (if ((isrc0 + isrc0) < (b0 + b1)) then 0 else (if ((2 + 2) < b2) then (isrc0 - 1) else isrc0))
convolution_3d_refsrc_8_isrc_6_15_7.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_10_isrc_12_14_10.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_0_isrc_3_13_6.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_2_isrc_14_15_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_12_isrc_1_8_17.ri.cls32_ds8.src_only Prog: (if ((isrc2 + isrc2) < (b1 + b2)) then 0 else (isrc2 - 1))
convolution_3d_refsrc_12_isrc_14_11_2.ri.cls32_ds8.src_only Prog: (if ((isrc0 + isrc0) < (b0 + b1)) then 0 else (if ((2 + 2) < b2) then 5 else (if (isrc0 < b2) then (5 + (b2 * b2)) else ((b2 * isrc0) - (b2 - 1)))))
convolution_3d_refsrc_0_isrc_12_1_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_0_isrc_1_10_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_6_isrc_17_2_6.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_8_isrc_8_4_1.ri.cls32_ds8.src_only Prog: (if ((isrc1 < b1) && (isrc0 < b0)) then 0 else (b0 - 4))
convolution_3d_refsrc_10_isrc_16_12_2.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_14_isrc_4_15_1.ri.cls32_ds8.src_only Prog: (if ((isrc1 < b1) && (isrc0 < b0)) then 0 else (b1 - 4))
convolution_3d_refsrc_13_isrc_3_12_3.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_10_isrc_12_12_5.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_1_isrc_12_13_17.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_12_isrc_6_4_13.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_1_isrc_14_2_2.ri.cls32_ds8.src_only Prog: (if (b0 < isrc0) then 0 else 2)
convolution_3d_refsrc_9_isrc_7_6_3.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_0_isrc_18_11_6.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_9_isrc_18_1_7.ri.cls32_ds8.src_only Prog: (if ((isrc0 + isrc0) < (b0 + b2)) then 0 else (isrc0 - 2))
convolution_3d_refsrc_0_isrc_6_5_5.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_10_isrc_12_7_7.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_15_isrc_11_5_1.ri.cls32_ds8.src_only Prog: (if ((isrc1 < b1) && (isrc0 < b0)) then 0 else (b0 - 4))
convolution_3d_refsrc_12_isrc_11_1_9.ri.cls32_ds8.src_only Prog: (if ((isrc2 < b0) && (isrc2 < b2)) then 0 else (b2 - 4))
convolution_3d_refsrc_10_isrc_2_16_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_3_isrc_11_16_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_2_isrc_5_11_1.ri.cls32_ds8.src_only Prog: (if ((isrc1 < b1) && (isrc0 < b0)) then 0 else 2)
convolution_3d_refsrc_0_isrc_16_9_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_0_isrc_11_2_6.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_8_isrc_3_12_2.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_0_isrc_15_6_6.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_2_isrc_6_16_15.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_11_isrc_14_12_14.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_12_isrc_12_17_8.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_4_isrc_16_12_1.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_14_isrc_13_6_4.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_13_isrc_13_12_3.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_2_isrc_12_14_18.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_10_isrc_11_11_1.ri.cls32_ds8.src_only Prog: (if ((isrc0 < b0) && (isrc0 < b1)) then 0 else (isrc0 - 4))
convolution_3d_refsrc_11_isrc_15_6_3.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_14_isrc_10_2_5.ri.cls32_ds8.src_only Prog: (if ((isrc0 < b0) && (isrc2 < b2)) then 0 else (b0 - 4))
convolution_3d_refsrc_6_isrc_1_5_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_1_isrc_15_10_1.ri.cls32_ds8.src_only Prog: (if ((isrc0 + isrc0) < (b0 + b1)) then 0 else 2)
convolution_3d_refsrc_0_isrc_10_11_2.ri.cls32_ds8.src_only Prog: (if ((isrc0 < b0) && (isrc0 < b1)) then 0 else 2)
convolution_3d_refsrc_10_isrc_1_1_4.ri.cls32_ds8.src_only Prog: (if (isrc2 < b2) then 0 else (2 + 5))
convolution_3d_refsrc_5_isrc_13_15_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_3_isrc_12_13_11.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_12_isrc_14_6_3.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_6_isrc_11_3_6.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_3_isrc_10_9_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_7_isrc_12_17_16.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_13_isrc_1_11_17.ri.cls32_ds8.src_only Prog: (if ((isrc2 + isrc2) < (b1 + b2)) then 0 else (isrc2 - 1))
convolution_3d_refsrc_10_isrc_12_12_10.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_15_isrc_18_8_6.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_2_isrc_13_12_2.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_9_isrc_1_3_4.ri.cls32_ds8.src_only Prog: (if ((isrc2 < b1) && (isrc2 < b2)) then 0 else (2 + 5))
convolution_3d_refsrc_7_isrc_6_8_10.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_9_isrc_6_7_13.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_8_isrc_2_6_18.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_6_isrc_18_8_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_11_isrc_12_3_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_6_isrc_5_6_4.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_8_isrc_18_16_1.ri.cls32_ds8.src_only Prog: (if ((isrc0 + isrc0) < (b0 + b1)) then 0 else isrc1)
convolution_3d_refsrc_5_isrc_12_17_3.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_8_isrc_18_6_14.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_5_isrc_1_12_2.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_2_isrc_17_4_2.ri.cls32_ds8.src_only Prog: (if ((isrc1 < b1) && (isrc0 < b0)) then 0 else 2)
convolution_3d_refsrc_11_isrc_12_14_7.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_5_isrc_12_7_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_0_isrc_14_11_2.ri.cls32_ds8.src_only Prog: (if ((isrc0 + isrc0) < (b0 + b1)) then 0 else 2)
convolution_3d_refsrc_9_isrc_12_10_9.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_3_isrc_10_1_1.ri.cls32_ds8.src_only Prog: (if (b0 < isrc0) then 0 else 2)
convolution_3d_refsrc_3_isrc_4_6_1.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_14_isrc_15_6_2.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_10_isrc_1_17_8.ri.cls32_ds8.src_only Prog: (if ((isrc1 + isrc1) < (b1 + b2)) then 0 else (isrc2 - 1))
convolution_3d_refsrc_6_isrc_16_11_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_12_isrc_10_5_1.ri.cls32_ds8.src_only Prog: (if ((isrc1 < b1) && (isrc0 < b0)) then 0 else (b0 - 4))
convolution_3d_refsrc_6_isrc_1_17_9.ri.cls32_ds8.src_only Prog: (if ((isrc1 + isrc1) < (b1 + b2)) then 0 else (b2 - 4))
convolution_3d_refsrc_2_isrc_13_2_6.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_4_isrc_6_9_13.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_2_isrc_6_11_8.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_5_isrc_18_1_18.ri.cls32_ds8.src_only Prog: (if ((isrc2 + isrc2) < (b0 + b2)) then 0 else 5)
convolution_3d_refsrc_15_isrc_18_12_1.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_12_isrc_11_12_6.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_12_isrc_5_2_3.ri.cls32_ds8.src_only Prog: (if ((isrc0 < b0) && (isrc0 < b2)) then 0 else (4 * 4))
convolution_3d_refsrc_10_isrc_5_10_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_3_isrc_1_12_18.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_11_isrc_7_12_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_5_isrc_6_13_14.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_11_isrc_2_8_7.ri.cls32_ds8.src_only Prog: (if ((isrc1 < b1) && (isrc1 < b2)) then 0 else (b2 - 4))
convolution_3d_refsrc_8_isrc_9_2_5.ri.cls32_ds8.src_only Prog: (if ((isrc0 < b0) && (isrc2 < b2)) then 0 else (b0 - 4))
convolution_3d_refsrc_3_isrc_17_7_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_11_isrc_12_13_4.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_7_isrc_11_13_6.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_5_isrc_6_2_11.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_8_isrc_4_14_1.ri.cls32_ds8.src_only Prog: (if ((isrc1 < b1) && (isrc0 < b0)) then 0 else (b1 - 4))
convolution_3d_refsrc_12_isrc_12_16_10.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_1_isrc_18_6_17.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_12_isrc_13_12_5.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_6_isrc_12_11_15.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_13_isrc_2_17_16.ri.cls32_ds8.src_only Prog: (if ((isrc2 + isrc2) < (b1 + b2)) then 0 else isrc2)
convolution_3d_refsrc_2_isrc_1_17_14.ri.cls32_ds8.src_only Prog: (if ((isrc2 + isrc2) < (b1 + b2)) then 0 else 2)
convolution_3d_refsrc_10_isrc_2_15_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_14_isrc_1_17_5.ri.cls32_ds8.src_only Prog: (if ((isrc1 < b1) && (isrc2 < b2)) then 0 else (b1 - 4))
convolution_3d_refsrc_13_isrc_6_7_15.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_2_isrc_14_12_8.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_3_isrc_2_14_1.ri.cls32_ds8.src_only Prog: (if (isrc1 < b1) then 0 else 2)
convolution_3d_refsrc_13_isrc_16_17_6.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_5_isrc_8_14_2.ri.cls32_ds8.src_only Prog: (if ((isrc1 + isrc1) < (b0 + b1)) then 0 else 5)
convolution_3d_refsrc_14_isrc_16_6_2.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_3_isrc_9_10_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_13_isrc_16_9_1.ri.cls32_ds8.src_only Prog: (if ((isrc0 + isrc0) < (b0 + b1)) then 0 else isrc0)
convolution_3d_refsrc_8_isrc_2_7_10.ri.cls32_ds8.src_only Prog: (if ((isrc2 < b1) && (isrc2 < b2)) then 0 else (b2 - 4))
convolution_3d_refsrc_8_isrc_9_9_6.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_15_isrc_15_6_6.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_14_isrc_16_6_3.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_3_isrc_14_8_1.ri.cls32_ds8.src_only Prog: (if ((isrc0 + isrc0) < (b0 + b1)) then 0 else 2)
convolution_3d_refsrc_8_isrc_1_9_8.ri.cls32_ds8.src_only Prog: (if ((isrc2 < b1) && (isrc2 < b2)) then 0 else (b2 - 4))
convolution_3d_refsrc_0_isrc_2_6_14.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_5_isrc_12_2_3.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_10_isrc_1_17_15.ri.cls32_ds8.src_only Prog: (if ((isrc2 + isrc2) < (b1 + b2)) then 0 else (b2 - 4))
convolution_3d_refsrc_3_isrc_17_6_10.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_13_isrc_16_1_17.ri.cls32_ds8.src_only Prog: (if ((isrc2 + isrc2) < (b0 + b2)) then 0 else isrc0)
convolution_3d_refsrc_12_isrc_12_1_16.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_10_isrc_12_9_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_1_isrc_16_6_9.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_7_isrc_12_15_6.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_9_isrc_3_15_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_0_isrc_8_12_1.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_14_isrc_7_9_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_5_isrc_15_12_6.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_11_isrc_6_15_8.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_8_isrc_6_6_5.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_1_isrc_12_7_18.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_13_isrc_6_12_14.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_14_isrc_6_18_1.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_12_isrc_2_7_16.ri.cls32_ds8.src_only Prog: (if ((isrc2 + isrc2) < (b1 + b2)) then 0 else isrc2)
convolution_3d_refsrc_10_isrc_6_8_9.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_5_isrc_15_14_1.ri.cls32_ds8.src_only Prog: (if ((isrc0 + isrc0) < (b0 + b1)) then 0 else 5)
convolution_3d_refsrc_1_isrc_18_12_18.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_7_isrc_14_12_13.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_13_isrc_10_12_3.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_2_isrc_13_1_17.ri.cls32_ds8.src_only Prog: (if ((isrc2 + isrc2) < (b0 + b2)) then 0 else 2)
convolution_3d_refsrc_0_isrc_12_18_4.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_5_isrc_11_1_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_10_isrc_1_12_6.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_7_isrc_15_15_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_4_isrc_6_2_13.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_14_isrc_6_15_13.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_15_isrc_15_12_6.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_6_isrc_18_8_1.ri.cls32_ds8.src_only Prog: (if ((isrc0 + isrc0) < (b0 + b1)) then 0 else (isrc0 - 2))
convolution_3d_refsrc_11_isrc_13_6_10.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_12_isrc_1_9_11.ri.cls32_ds8.src_only Prog: (if ((isrc2 < b1) && (isrc2 < b2)) then 0 else (b2 - 4))
convolution_3d_refsrc_9_isrc_12_6_7.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_12_isrc_8_2_6.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_9_isrc_16_7_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_0_isrc_10_12_5.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_1_isrc_13_15_6.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_14_isrc_12_12_15.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_9_isrc_2_8_16.ri.cls32_ds8.src_only Prog: (if ((isrc2 + isrc2) < (b1 + b2)) then 0 else (isrc1 - 1))
convolution_3d_refsrc_4_isrc_16_17_1.ri.cls32_ds8.src_only Prog: (if ((isrc0 + isrc0) < (b0 + b1)) then 0 else 5)
convolution_3d_refsrc_4_isrc_6_8_15.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_1_isrc_2_11_5.ri.cls32_ds8.src_only Prog: (if ((isrc1 < b1) && (isrc2 < b2)) then 0 else 2)
convolution_3d_refsrc_2_isrc_5_16_2.ri.cls32_ds8.src_only Prog: (if ((isrc1 < b1) && (isrc0 < b0)) then 0 else 2)
convolution_3d_refsrc_15_isrc_9_1_10.ri.cls32_ds8.src_only Prog: (if ((isrc2 < b0) && (isrc2 < b2)) then 0 else (b2 - 4))
convolution_3d_refsrc_9_isrc_6_8_13.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_14_isrc_17_12_6.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_12_isrc_13_6_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_3_isrc_2_14_9.ri.cls32_ds8.src_only Prog: (if ((isrc1 + isrc1) < (b1 + b2)) then 0 else 2)
convolution_3d_refsrc_7_isrc_7_6_1.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_15_isrc_16_2_17.ri.cls32_ds8.src_only Prog: (if ((isrc2 + isrc2) < (b0 + b2)) then 0 else isrc0)
convolution_3d_refsrc_5_isrc_12_2_17.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_7_isrc_12_10_15.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_13_isrc_12_13_14.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_6_isrc_12_13_13.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_7_isrc_5_2_1.ri.cls32_ds8.src_only Prog: (if (b0 < isrc0) then 0 else (4 * 4))
convolution_3d_refsrc_7_isrc_6_15_12.ri.cls32_ds8.src_only Prog: 6
convolution_3d_refsrc_6_isrc_5_2_10.ri.cls32_ds8.src_only Prog: (if ((isrc0 < b0) && (isrc2 < b2)) then 0 else (b2 - 4))
