
RISC-V Processor Debug Log
==========================
Session: 2025-07-07 04:02:45
Log File: logs/risc_v_debug_20250707_040245.log
==========================

[04:02:45.594] INFO    | üöÄ Simple Logger Started
[04:02:45.594] SUCCESS | üñ•Ô∏è Processor initialized with logging
[04:02:45.594] INFO    | üìÇ Loading program from: src/examples/print_test.asm
[04:02:45.595] SUCCESS | Program loaded: 9 instructions
[04:02:45.596] INFO    | ‚ñ∂Ô∏è Starting execution (max 100 cycles)
[04:02:45.596] INFO    | Cycle   0 | PC:0x0001 | 0x5105 | addi x1, x0, 5 | {'reg_changes': {'x1': '0‚Üí5'}}
[04:02:45.597] INFO    | Cycle   1 | PC:0x0002 | 0x9100 | sw x1, 0(x0)
[04:02:45.597] INFO    | Cycle   2 | PC:0x0003 | 0x5207 | addi x2, x0, 7 | {'reg_changes': {'x2': '0‚Üí7'}}
[04:02:45.597] INFO    | Cycle   3 | PC:0x0004 | 0x9200 | sw x2, 0(x0)
[04:02:45.597] INFO    | Cycle   4 | PC:0x0005 | 0x0312 | add x3, x1, x2 | {'reg_changes': {'x3': '0‚Üí12'}}
[04:02:45.597] INFO    | Cycle   5 | PC:0x0006 | 0x9300 | sw x3, 0(x0)
[04:02:45.597] INFO    | Cycle   6 | PC:0x0007 | 0x1431 | sub x4, x3, x1 | {'reg_changes': {'x4': '0‚Üí7'}}
[04:02:45.598] INFO    | Cycle   7 | PC:0x0008 | 0x9400 | sw x4, 0(x0)
[04:02:45.598] INFO    | Cycle   8 | PC:0x0008 | 0xF000 | halt
[04:02:45.598] SUCCESS | Program completed successfully in 9 cycles
[04:02:45.598] SUCCESS | Execution completed in 9 cycles


Session ended: 2025-07-07 04:02:45.599119
