<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>E:\EthernetBRIDGE\impl\gwsynthesis\EthernetBRIDGE.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>E:\EthernetBRIDGE\src\pinout_test_board.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>---</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW2A-LV18EQ144C8/I7</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW2A-18</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jun 03 16:50:16 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 0.95V 85C C8/I7</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.05V 0C C8/I7</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1278</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>1937</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>0</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>0</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>clk_ibuf/I </td>
</tr>
<tr>
<td>phy_rx_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>phy_rx_clk_ibuf/I </td>
</tr>
<tr>
<td>phy_tx_clk</td>
<td>Base</td>
<td>10.000</td>
<td>100.000
<td>0.000</td>
<td>5.000</td>
<td></td>
<td></td>
<td>phy_tx_clk_ibuf/I </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clk</td>
<td>100.000(MHz)</td>
<td>229.329(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>phy_rx_clk</td>
<td>100.000(MHz)</td>
<td>223.066(MHz)</td>
<td>7</td>
<td>TOP</td>
</tr>
<tr>
<td>3</td>
<td>phy_tx_clk</td>
<td>100.000(MHz)</td>
<td>136.500(MHz)</td>
<td>6</td>
<td>TOP</td>
</tr>
</table>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>phy_rx_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>phy_rx_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>phy_tx_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>phy_tx_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>2.232</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/DO[0]</td>
<td>controller/state.wait_frame_s1/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.032</td>
<td>7.666</td>
</tr>
<tr>
<td>2</td>
<td>2.388</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/DO[0]</td>
<td>controller/state.prepare_s0/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.032</td>
<td>7.510</td>
</tr>
<tr>
<td>3</td>
<td>2.610</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/DO[0]</td>
<td>controller/state.send_data_s0/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.032</td>
<td>7.288</td>
</tr>
<tr>
<td>4</td>
<td>2.610</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/DO[0]</td>
<td>controller/state.finish_send3_s0/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.032</td>
<td>7.288</td>
</tr>
<tr>
<td>5</td>
<td>2.610</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/DO[0]</td>
<td>controller/state.finish_send2_s0/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.032</td>
<td>7.288</td>
</tr>
<tr>
<td>6</td>
<td>2.646</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/DO[0]</td>
<td>controller/state.finish_send_s0/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.032</td>
<td>7.252</td>
</tr>
<tr>
<td>7</td>
<td>2.674</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.291</td>
</tr>
<tr>
<td>8</td>
<td>2.674</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.291</td>
</tr>
<tr>
<td>9</td>
<td>2.757</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.208</td>
</tr>
<tr>
<td>10</td>
<td>2.788</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/DO[0]</td>
<td>controller/state.prepare2_s0/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.032</td>
<td>7.110</td>
</tr>
<tr>
<td>11</td>
<td>2.882</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>7.083</td>
</tr>
<tr>
<td>12</td>
<td>3.066</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.899</td>
</tr>
<tr>
<td>13</td>
<td>3.066</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.899</td>
</tr>
<tr>
<td>14</td>
<td>3.071</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.894</td>
</tr>
<tr>
<td>15</td>
<td>3.272</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/DO[0]</td>
<td>controller/nextByte_s4/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.032</td>
<td>6.626</td>
</tr>
<tr>
<td>16</td>
<td>3.317</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2/CE</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.648</td>
</tr>
<tr>
<td>17</td>
<td>3.560</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.000</td>
<td>6.405</td>
</tr>
<tr>
<td>18</td>
<td>3.581</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/DO[9]</td>
<td>controller/pointer_2_s2/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.032</td>
<td>6.317</td>
</tr>
<tr>
<td>19</td>
<td>3.581</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/DO[9]</td>
<td>controller/pointer_7_s2/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.032</td>
<td>6.317</td>
</tr>
<tr>
<td>20</td>
<td>3.581</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/DO[9]</td>
<td>controller/pointer_10_s2/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.032</td>
<td>6.317</td>
</tr>
<tr>
<td>21</td>
<td>3.581</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/DO[9]</td>
<td>controller/pointer_14_s2/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.032</td>
<td>6.317</td>
</tr>
<tr>
<td>22</td>
<td>3.683</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/DO[9]</td>
<td>controller/pointer_11_s2/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.032</td>
<td>6.215</td>
</tr>
<tr>
<td>23</td>
<td>3.712</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/DO[9]</td>
<td>controller/tx_data_o_0_s2/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.032</td>
<td>6.186</td>
</tr>
<tr>
<td>24</td>
<td>3.759</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/DO[9]</td>
<td>controller/pointer_9_s2/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.032</td>
<td>6.139</td>
</tr>
<tr>
<td>25</td>
<td>3.759</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/DO[9]</td>
<td>controller/pointer_13_s2/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>10.000</td>
<td>0.032</td>
<td>6.139</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr>
<td>1</td>
<td>0.311</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_5_s1/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10/DI[1]</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>2</td>
<td>0.311</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_4_s1/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10/DI[0]</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.323</td>
</tr>
<tr>
<td>3</td>
<td>0.330</td>
<td>rx_frm_len_fifo/wr_ptr_6_s0/Q</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/ADA[10]</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.448</td>
</tr>
<tr>
<td>4</td>
<td>0.346</td>
<td>rx_frm_len_fifo/rd_ptr_7_s0/Q</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/ADB[11]</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>5</td>
<td>0.346</td>
<td>rx_frm_len_fifo/rd_ptr_6_s0/Q</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/ADB[10]</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.464</td>
</tr>
<tr>
<td>6</td>
<td>0.358</td>
<td>rx_frm_len_fifo/wr_ptr_5_s0/Q</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/ADA[9]</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>7</td>
<td>0.358</td>
<td>rx_frm_len_fifo/wr_ptr_4_s0/Q</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/ADA[8]</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.476</td>
</tr>
<tr>
<td>8</td>
<td>0.363</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_0_s0/Q</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/DI[0]</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.612</td>
</tr>
<tr>
<td>9</td>
<td>0.425</td>
<td>rx_frm_len_fifo/rd_ptr_2_s0/Q</td>
<td>rx_frm_len_fifo/rd_ptr_2_s0/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>10</td>
<td>0.425</td>
<td>rx_frm_len_fifo/rd_ptr_6_s0/Q</td>
<td>rx_frm_len_fifo/rd_ptr_6_s0/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>11</td>
<td>0.425</td>
<td>rx_frm_len_fifo/wr_ptr_2_s0/Q</td>
<td>rx_frm_len_fifo/wr_ptr_2_s0/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>12</td>
<td>0.425</td>
<td>rx_frm_len_fifo/wr_ptr_6_s0/Q</td>
<td>rx_frm_len_fifo/wr_ptr_6_s0/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>13</td>
<td>0.425</td>
<td>rx_frm_len_fifo/wr_ptr_8_s0/Q</td>
<td>rx_frm_len_fifo/wr_ptr_8_s0/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>14</td>
<td>0.425</td>
<td>rx_frm_len_fifo/wr_ptr_12_s0/Q</td>
<td>rx_frm_len_fifo/wr_ptr_12_s0/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>15</td>
<td>0.425</td>
<td>rx_frm_len_fifo/wr_ptr_14_s0/Q</td>
<td>rx_frm_len_fifo/wr_ptr_14_s0/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>16</td>
<td>0.425</td>
<td>rxfifo/rd_ptr_2_s0/Q</td>
<td>rxfifo/rd_ptr_2_s0/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>17</td>
<td>0.425</td>
<td>rxfifo/rd_ptr_6_s0/Q</td>
<td>rxfifo/rd_ptr_6_s0/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>18</td>
<td>0.425</td>
<td>rxfifo/wr_ptr_2_s0/Q</td>
<td>rxfifo/wr_ptr_2_s0/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>19</td>
<td>0.425</td>
<td>rxfifo/wr_ptr_6_s0/Q</td>
<td>rxfifo/wr_ptr_6_s0/D</td>
<td>phy_rx_clk:[R]</td>
<td>phy_rx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>20</td>
<td>0.425</td>
<td>controller/pointer_15_s2/Q</td>
<td>controller/pointer_15_s2/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>21</td>
<td>0.425</td>
<td>controller/tx_data_o_1_s2/Q</td>
<td>controller/tx_data_o_1_s2/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>22</td>
<td>0.425</td>
<td>controller/tx_data_o_3_s2/Q</td>
<td>controller/tx_data_o_3_s2/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>23</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>24</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0/D</td>
<td>clk:[R]</td>
<td>clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
<tr>
<td>25</td>
<td>0.425</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0/Q</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0/D</td>
<td>phy_tx_clk:[R]</td>
<td>phy_tx_clk:[R]</td>
<td>0.000</td>
<td>0.000</td>
<td>0.436</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>Nothing to report!</h4>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>3.646</td>
<td>4.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_tx_clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_en_int_s0</td>
</tr>
<tr>
<td>2</td>
<td>3.646</td>
<td>4.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_tx_clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_5_s0</td>
</tr>
<tr>
<td>3</td>
<td>3.646</td>
<td>4.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_tx_clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_44_s1</td>
</tr>
<tr>
<td>4</td>
<td>3.646</td>
<td>4.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_tx_clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_12_s1</td>
</tr>
<tr>
<td>5</td>
<td>3.646</td>
<td>4.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_tx_clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_10_s1</td>
</tr>
<tr>
<td>6</td>
<td>3.646</td>
<td>4.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_tx_clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_13_s1</td>
</tr>
<tr>
<td>7</td>
<td>3.646</td>
<td>4.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_tx_clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_9_s1</td>
</tr>
<tr>
<td>8</td>
<td>3.646</td>
<td>4.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_tx_clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_7_s1</td>
</tr>
<tr>
<td>9</td>
<td>3.646</td>
<td>4.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_tx_clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_6_s1</td>
</tr>
<tr>
<td>10</td>
<td>3.646</td>
<td>4.646</td>
<td>1.000</td>
<td>Low Pulse Width</td>
<td>phy_tx_clk</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_8_s1</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.232</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>9.134</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/state.wait_frame_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.728</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/ram_ram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>4.841</td>
<td>1.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[2][B]</td>
<td>controller/n211_s23/I2</td>
</tr>
<tr>
<td>5.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C26[2][B]</td>
<td style=" background: #97FFFF;">controller/n211_s23/F</td>
</tr>
<tr>
<td>5.828</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[3][B]</td>
<td>controller/n213_s35/I2</td>
</tr>
<tr>
<td>6.398</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C24[3][B]</td>
<td style=" background: #97FFFF;">controller/n213_s35/F</td>
</tr>
<tr>
<td>6.570</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>controller/n213_s21/I3</td>
</tr>
<tr>
<td>7.032</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td style=" background: #97FFFF;">controller/n213_s21/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[3][B]</td>
<td>controller/n213_s13/I3</td>
</tr>
<tr>
<td>7.760</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R33C25[3][B]</td>
<td style=" background: #97FFFF;">controller/n213_s13/F</td>
</tr>
<tr>
<td>8.672</td>
<td>0.912</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C22[0][A]</td>
<td>controller/n213_s10/I2</td>
</tr>
<tr>
<td>9.134</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C22[0][A]</td>
<td style=" background: #97FFFF;">controller/n213_s10/F</td>
</tr>
<tr>
<td>9.134</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][A]</td>
<td style=" font-weight:bold;">controller/state.wait_frame_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[0][A]</td>
<td>controller/state.wait_frame_s1/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/state.wait_frame_s1</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C22[0][A]</td>
<td>controller/state.wait_frame_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 46.491%; route: 0.786, 53.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.604, 33.970%; route: 2.802, 36.547%; tC2Q: 2.260, 29.483%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.388</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.978</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/state.prepare_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.728</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/ram_ram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>4.841</td>
<td>1.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[2][B]</td>
<td>controller/n211_s23/I2</td>
</tr>
<tr>
<td>5.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C26[2][B]</td>
<td style=" background: #97FFFF;">controller/n211_s23/F</td>
</tr>
<tr>
<td>5.828</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[3][B]</td>
<td>controller/n213_s35/I2</td>
</tr>
<tr>
<td>6.398</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C24[3][B]</td>
<td style=" background: #97FFFF;">controller/n213_s35/F</td>
</tr>
<tr>
<td>6.570</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>controller/n213_s21/I3</td>
</tr>
<tr>
<td>7.032</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td style=" background: #97FFFF;">controller/n213_s21/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[3][B]</td>
<td>controller/n213_s13/I3</td>
</tr>
<tr>
<td>7.760</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R33C25[3][B]</td>
<td style=" background: #97FFFF;">controller/n213_s13/F</td>
</tr>
<tr>
<td>8.429</td>
<td>0.669</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td>controller/n223_s10/I2</td>
</tr>
<tr>
<td>8.978</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td style=" background: #97FFFF;">controller/n223_s10/F</td>
</tr>
<tr>
<td>8.978</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td style=" font-weight:bold;">controller/state.prepare_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C22[1][A]</td>
<td>controller/state.prepare_s0/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/state.prepare_s0</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C22[1][A]</td>
<td>controller/state.prepare_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 46.491%; route: 0.786, 53.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.691, 35.833%; route: 2.559, 34.073%; tC2Q: 2.260, 30.094%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/state.send_data_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.728</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/ram_ram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>4.841</td>
<td>1.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[2][B]</td>
<td>controller/n211_s23/I2</td>
</tr>
<tr>
<td>5.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C26[2][B]</td>
<td style=" background: #97FFFF;">controller/n211_s23/F</td>
</tr>
<tr>
<td>5.828</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[3][B]</td>
<td>controller/n213_s35/I2</td>
</tr>
<tr>
<td>6.398</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C24[3][B]</td>
<td style=" background: #97FFFF;">controller/n213_s35/F</td>
</tr>
<tr>
<td>6.570</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>controller/n213_s21/I3</td>
</tr>
<tr>
<td>7.032</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td style=" background: #97FFFF;">controller/n213_s21/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[3][B]</td>
<td>controller/n213_s13/I3</td>
</tr>
<tr>
<td>7.760</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R33C25[3][B]</td>
<td style=" background: #97FFFF;">controller/n213_s13/F</td>
</tr>
<tr>
<td>8.186</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>controller/n221_s11/I0</td>
</tr>
<tr>
<td>8.756</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td style=" background: #97FFFF;">controller/n221_s11/F</td>
</tr>
<tr>
<td>8.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td style=" font-weight:bold;">controller/state.send_data_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>controller/state.send_data_s0/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/state.send_data_s0</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C25[0][A]</td>
<td>controller/state.send_data_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 46.491%; route: 0.786, 53.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.712, 37.214%; route: 2.316, 31.774%; tC2Q: 2.260, 31.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/state.finish_send3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.728</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/ram_ram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>4.841</td>
<td>1.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[2][B]</td>
<td>controller/n211_s23/I2</td>
</tr>
<tr>
<td>5.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C26[2][B]</td>
<td style=" background: #97FFFF;">controller/n211_s23/F</td>
</tr>
<tr>
<td>5.828</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[3][B]</td>
<td>controller/n213_s35/I2</td>
</tr>
<tr>
<td>6.398</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C24[3][B]</td>
<td style=" background: #97FFFF;">controller/n213_s35/F</td>
</tr>
<tr>
<td>6.570</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>controller/n213_s21/I3</td>
</tr>
<tr>
<td>7.032</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td style=" background: #97FFFF;">controller/n213_s21/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[3][B]</td>
<td>controller/n213_s13/I3</td>
</tr>
<tr>
<td>7.760</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R33C25[3][B]</td>
<td style=" background: #97FFFF;">controller/n213_s13/F</td>
</tr>
<tr>
<td>8.186</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[1][B]</td>
<td>controller/n219_s10/I1</td>
</tr>
<tr>
<td>8.756</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C25[1][B]</td>
<td style=" background: #97FFFF;">controller/n219_s10/F</td>
</tr>
<tr>
<td>8.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[1][B]</td>
<td style=" font-weight:bold;">controller/state.finish_send3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[1][B]</td>
<td>controller/state.finish_send3_s0/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/state.finish_send3_s0</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C25[1][B]</td>
<td>controller/state.finish_send3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 46.491%; route: 0.786, 53.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.712, 37.214%; route: 2.316, 31.774%; tC2Q: 2.260, 31.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.610</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.756</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/state.finish_send2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.728</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/ram_ram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>4.841</td>
<td>1.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[2][B]</td>
<td>controller/n211_s23/I2</td>
</tr>
<tr>
<td>5.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C26[2][B]</td>
<td style=" background: #97FFFF;">controller/n211_s23/F</td>
</tr>
<tr>
<td>5.828</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[3][B]</td>
<td>controller/n213_s35/I2</td>
</tr>
<tr>
<td>6.398</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C24[3][B]</td>
<td style=" background: #97FFFF;">controller/n213_s35/F</td>
</tr>
<tr>
<td>6.570</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td>controller/n213_s21/I3</td>
</tr>
<tr>
<td>7.032</td>
<td>0.462</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R33C24[1][A]</td>
<td style=" background: #97FFFF;">controller/n213_s21/F</td>
</tr>
<tr>
<td>7.205</td>
<td>0.172</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R33C25[3][B]</td>
<td>controller/n213_s13/I3</td>
</tr>
<tr>
<td>7.760</td>
<td>0.555</td>
<td>tINS</td>
<td>RF</td>
<td>7</td>
<td>R33C25[3][B]</td>
<td style=" background: #97FFFF;">controller/n213_s13/F</td>
</tr>
<tr>
<td>8.186</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[1][A]</td>
<td>controller/n217_s11/I0</td>
</tr>
<tr>
<td>8.756</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C25[1][A]</td>
<td style=" background: #97FFFF;">controller/n217_s11/F</td>
</tr>
<tr>
<td>8.756</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[1][A]</td>
<td style=" font-weight:bold;">controller/state.finish_send2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C25[1][A]</td>
<td>controller/state.finish_send2_s0/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/state.finish_send2_s0</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C25[1][A]</td>
<td>controller/state.finish_send2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 46.491%; route: 0.786, 53.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.712, 37.214%; route: 2.316, 31.774%; tC2Q: 2.260, 31.012%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.646</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.720</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/state.finish_send_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.728</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/ram_ram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>4.841</td>
<td>1.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[2][B]</td>
<td>controller/n211_s23/I2</td>
</tr>
<tr>
<td>5.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C26[2][B]</td>
<td style=" background: #97FFFF;">controller/n211_s23/F</td>
</tr>
<tr>
<td>5.828</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][B]</td>
<td>controller/n211_s20/I2</td>
</tr>
<tr>
<td>6.398</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R34C24[2][B]</td>
<td style=" background: #97FFFF;">controller/n211_s20/F</td>
</tr>
<tr>
<td>6.400</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[1][B]</td>
<td>controller/n213_s16/I2</td>
</tr>
<tr>
<td>6.917</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C24[1][B]</td>
<td style=" background: #97FFFF;">controller/n213_s16/F</td>
</tr>
<tr>
<td>7.339</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C25[0][B]</td>
<td>controller/n213_s11/I1</td>
</tr>
<tr>
<td>7.856</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>3</td>
<td>R35C25[0][B]</td>
<td style=" background: #97FFFF;">controller/n213_s11/F</td>
</tr>
<tr>
<td>8.258</td>
<td>0.401</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td>controller/n215_s10/I1</td>
</tr>
<tr>
<td>8.720</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td style=" background: #97FFFF;">controller/n215_s10/F</td>
</tr>
<tr>
<td>8.720</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td style=" font-weight:bold;">controller/state.finish_send_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[0][A]</td>
<td>controller/state.finish_send_s0/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/state.finish_send_s0</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C25[0][A]</td>
<td>controller/state.finish_send_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 46.491%; route: 0.786, 53.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.621, 36.143%; route: 2.371, 32.692%; tC2Q: 2.260, 31.165%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R22C29[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.238</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C35[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7/I1</td>
</tr>
<tr>
<td>3.609</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C35[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7/F</td>
</tr>
<tr>
<td>3.780</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4/I3</td>
</tr>
<tr>
<td>4.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4/F</td>
</tr>
<tr>
<td>4.940</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/I1</td>
</tr>
<tr>
<td>5.393</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C32[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/F</td>
</tr>
<tr>
<td>6.009</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I0</td>
</tr>
<tr>
<td>6.526</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C32[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>7.292</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>7.754</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R24C36[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>8.727</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C30[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_preamble_s14</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.174, 29.818%; route: 4.885, 67.000%; tC2Q: 0.232, 3.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.674</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.727</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R22C29[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.238</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C35[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7/I1</td>
</tr>
<tr>
<td>3.609</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C35[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7/F</td>
</tr>
<tr>
<td>3.780</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4/I3</td>
</tr>
<tr>
<td>4.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4/F</td>
</tr>
<tr>
<td>4.940</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/I1</td>
</tr>
<tr>
<td>5.393</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C32[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/F</td>
</tr>
<tr>
<td>6.009</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I0</td>
</tr>
<tr>
<td>6.526</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C32[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>7.292</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>7.754</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R24C36[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>8.727</td>
<td>0.973</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C30[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C30[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_idle_s16</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.174, 29.818%; route: 4.885, 67.000%; tC2Q: 0.232, 3.182%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.757</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.644</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R22C29[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.238</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C35[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7/I1</td>
</tr>
<tr>
<td>3.609</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C35[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7/F</td>
</tr>
<tr>
<td>3.780</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4/I3</td>
</tr>
<tr>
<td>4.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4/F</td>
</tr>
<tr>
<td>4.940</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/I1</td>
</tr>
<tr>
<td>5.393</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C32[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/F</td>
</tr>
<tr>
<td>6.009</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I0</td>
</tr>
<tr>
<td>6.526</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C32[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>7.292</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>7.754</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R24C36[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>8.644</td>
<td>0.890</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C29[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_data_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.174, 30.159%; route: 4.802, 66.622%; tC2Q: 0.232, 3.218%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.788</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.578</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/state.prepare2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.728</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/ram_ram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>4.841</td>
<td>1.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[2][B]</td>
<td>controller/n211_s23/I2</td>
</tr>
<tr>
<td>5.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C26[2][B]</td>
<td style=" background: #97FFFF;">controller/n211_s23/F</td>
</tr>
<tr>
<td>5.828</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][B]</td>
<td>controller/n211_s20/I2</td>
</tr>
<tr>
<td>6.398</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R34C24[2][B]</td>
<td style=" background: #97FFFF;">controller/n211_s20/F</td>
</tr>
<tr>
<td>6.400</td>
<td>0.003</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[1][B]</td>
<td>controller/n213_s16/I2</td>
</tr>
<tr>
<td>6.917</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>3</td>
<td>R34C24[1][B]</td>
<td style=" background: #97FFFF;">controller/n213_s16/F</td>
</tr>
<tr>
<td>7.323</td>
<td>0.406</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C24[2][B]</td>
<td>controller/n221_s12/I1</td>
</tr>
<tr>
<td>7.694</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R35C24[2][B]</td>
<td style=" background: #97FFFF;">controller/n221_s12/F</td>
</tr>
<tr>
<td>8.116</td>
<td>0.422</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td>controller/n225_s11/I0</td>
</tr>
<tr>
<td>8.578</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td style=" background: #97FFFF;">controller/n225_s11/F</td>
</tr>
<tr>
<td>8.578</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td style=" font-weight:bold;">controller/state.prepare2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C25[1][A]</td>
<td>controller/state.prepare2_s0/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/state.prepare2_s0</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C25[1][A]</td>
<td>controller/state.prepare2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 46.491%; route: 0.786, 53.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.475, 34.808%; route: 2.375, 33.407%; tC2Q: 2.260, 31.785%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>2.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.519</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R22C29[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.238</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C35[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7/I1</td>
</tr>
<tr>
<td>3.609</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C35[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7/F</td>
</tr>
<tr>
<td>3.780</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4/I3</td>
</tr>
<tr>
<td>4.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4/F</td>
</tr>
<tr>
<td>4.940</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/I1</td>
</tr>
<tr>
<td>5.393</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C32[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/F</td>
</tr>
<tr>
<td>6.009</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I0</td>
</tr>
<tr>
<td>6.526</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C32[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>7.292</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>7.754</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R24C36[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>8.519</td>
<td>0.764</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C31[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C31[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pause_s12</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.174, 30.695%; route: 4.677, 66.030%; tC2Q: 0.232, 3.276%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R22C29[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.238</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C35[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7/I1</td>
</tr>
<tr>
<td>3.609</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C35[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7/F</td>
</tr>
<tr>
<td>3.780</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4/I3</td>
</tr>
<tr>
<td>4.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4/F</td>
</tr>
<tr>
<td>4.940</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/I1</td>
</tr>
<tr>
<td>5.393</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C32[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/F</td>
</tr>
<tr>
<td>6.009</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I0</td>
</tr>
<tr>
<td>6.526</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C32[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>7.292</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>7.754</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R24C36[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>8.335</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C32[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_fcs_s6</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.174, 31.512%; route: 4.493, 65.125%; tC2Q: 0.232, 3.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.066</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.335</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R22C29[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.238</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C35[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7/I1</td>
</tr>
<tr>
<td>3.609</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C35[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7/F</td>
</tr>
<tr>
<td>3.780</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4/I3</td>
</tr>
<tr>
<td>4.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4/F</td>
</tr>
<tr>
<td>4.940</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/I1</td>
</tr>
<tr>
<td>5.393</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C32[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/F</td>
</tr>
<tr>
<td>6.009</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I0</td>
</tr>
<tr>
<td>6.526</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C32[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>7.292</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>7.754</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R24C36[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>8.335</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C32[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R21C32[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_pad_s8</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.174, 31.512%; route: 4.493, 65.125%; tC2Q: 0.232, 3.363%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.071</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.330</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R22C29[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.238</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C35[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7/I1</td>
</tr>
<tr>
<td>3.609</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C35[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7/F</td>
</tr>
<tr>
<td>3.780</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4/I3</td>
</tr>
<tr>
<td>4.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4/F</td>
</tr>
<tr>
<td>4.940</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/I1</td>
</tr>
<tr>
<td>5.393</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C32[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/F</td>
</tr>
<tr>
<td>6.009</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I0</td>
</tr>
<tr>
<td>6.526</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C32[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>7.292</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>7.754</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R24C36[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>8.330</td>
<td>0.576</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C29[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_jam_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.174, 31.533%; route: 4.488, 65.102%; tC2Q: 0.232, 3.365%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.272</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.094</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/nextByte_s4</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.728</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>3</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/ram_ram_0_0_s/DO[0]</td>
</tr>
<tr>
<td>4.841</td>
<td>1.113</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C26[2][B]</td>
<td>controller/n211_s23/I2</td>
</tr>
<tr>
<td>5.396</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>7</td>
<td>R33C26[2][B]</td>
<td style=" background: #97FFFF;">controller/n211_s23/F</td>
</tr>
<tr>
<td>5.828</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[2][B]</td>
<td>controller/n211_s20/I2</td>
</tr>
<tr>
<td>6.398</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>3</td>
<td>R34C24[2][B]</td>
<td style=" background: #97FFFF;">controller/n211_s20/F</td>
</tr>
<tr>
<td>6.575</td>
<td>0.177</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C24[3][B]</td>
<td>controller/n211_s17/I0</td>
</tr>
<tr>
<td>7.092</td>
<td>0.517</td>
<td>tINS</td>
<td>RF</td>
<td>4</td>
<td>R35C24[3][B]</td>
<td style=" background: #97FFFF;">controller/n211_s17/F</td>
</tr>
<tr>
<td>7.524</td>
<td>0.432</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R36C22[2][B]</td>
<td>controller/n211_s15/I0</td>
</tr>
<tr>
<td>8.094</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R36C22[2][B]</td>
<td style=" background: #97FFFF;">controller/n211_s15/F</td>
</tr>
<tr>
<td>8.094</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[2][B]</td>
<td style=" font-weight:bold;">controller/nextByte_s4/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R36C22[2][B]</td>
<td>controller/nextByte_s4/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/nextByte_s4</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R36C22[2][B]</td>
<td>controller/nextByte_s4</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 46.491%; route: 0.786, 53.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.212, 33.383%; route: 2.154, 32.509%; tC2Q: 2.260, 34.108%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.317</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>8.084</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R22C29[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.238</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C35[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7/I1</td>
</tr>
<tr>
<td>3.609</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C35[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7/F</td>
</tr>
<tr>
<td>3.780</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4/I3</td>
</tr>
<tr>
<td>4.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4/F</td>
</tr>
<tr>
<td>4.940</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/I1</td>
</tr>
<tr>
<td>5.393</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C32[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/F</td>
</tr>
<tr>
<td>6.009</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I0</td>
</tr>
<tr>
<td>6.526</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C32[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>7.292</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[3][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/I2</td>
</tr>
<tr>
<td>7.754</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R24C36[3][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s4/F</td>
</tr>
<tr>
<td>8.084</td>
<td>0.329</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R23C36[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R23C36[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.174, 32.704%; route: 4.242, 63.807%; tC2Q: 0.232, 3.490%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.560</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.841</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.401</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R22C29[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/CLK</td>
</tr>
<tr>
<td>1.668</td>
<td>0.232</td>
<td>tC2Q</td>
<td>RF</td>
<td>83</td>
<td>R22C29[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/clk_ena_s0/Q</td>
</tr>
<tr>
<td>3.238</td>
<td>1.570</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C35[2][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7/I1</td>
</tr>
<tr>
<td>3.609</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C35[2][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s7/F</td>
</tr>
<tr>
<td>3.780</td>
<td>0.170</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4/I3</td>
</tr>
<tr>
<td>4.151</td>
<td>0.371</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R35C36[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n1834_s4/F</td>
</tr>
<tr>
<td>4.940</td>
<td>0.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R29C32[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/I1</td>
</tr>
<tr>
<td>5.393</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R29C32[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_pad_s35/F</td>
</tr>
<tr>
<td>6.009</td>
<td>0.616</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C32[3][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/I0</td>
</tr>
<tr>
<td>6.526</td>
<td>0.517</td>
<td>tINS</td>
<td>FF</td>
<td>2</td>
<td>R21C32[3][B]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_ifg_s6/F</td>
</tr>
<tr>
<td>7.292</td>
<td>0.766</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C36[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_back_off_s18/I1</td>
</tr>
<tr>
<td>7.841</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R24C36[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/n_state.s_back_off_s18/F</td>
</tr>
<tr>
<td>7.841</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C36[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R24C36[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/c_state.s_back_off_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>6</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.261, 35.298%; route: 3.912, 61.080%; tC2Q: 0.232, 3.622%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_2_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.728</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/ram_ram_0_0_s/DO[9]</td>
</tr>
<tr>
<td>4.417</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[2][A]</td>
<td>controller/n363_s3/I1</td>
</tr>
<tr>
<td>4.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C24[2][A]</td>
<td style=" background: #97FFFF;">controller/n363_s3/F</td>
</tr>
<tr>
<td>5.398</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[3][B]</td>
<td>controller/n363_s1/I1</td>
</tr>
<tr>
<td>5.851</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R34C23[3][B]</td>
<td style=" background: #97FFFF;">controller/n363_s1/F</td>
</tr>
<tr>
<td>6.043</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td>controller/n231_s12/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">controller/n231_s12/F</td>
</tr>
<tr>
<td>7.236</td>
<td>0.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[0][A]</td>
<td>controller/n255_s9/I0</td>
</tr>
<tr>
<td>7.785</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[0][A]</td>
<td style=" background: #97FFFF;">controller/n255_s9/F</td>
</tr>
<tr>
<td>7.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[0][A]</td>
<td style=" font-weight:bold;">controller/pointer_2_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[0][A]</td>
<td>controller/pointer_2_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pointer_2_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C27[0][A]</td>
<td>controller/pointer_2_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 46.491%; route: 0.786, 53.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.010, 31.819%; route: 2.047, 32.405%; tC2Q: 2.260, 35.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_7_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.728</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/ram_ram_0_0_s/DO[9]</td>
</tr>
<tr>
<td>4.417</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[2][A]</td>
<td>controller/n363_s3/I1</td>
</tr>
<tr>
<td>4.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C24[2][A]</td>
<td style=" background: #97FFFF;">controller/n363_s3/F</td>
</tr>
<tr>
<td>5.398</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[3][B]</td>
<td>controller/n363_s1/I1</td>
</tr>
<tr>
<td>5.851</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R34C23[3][B]</td>
<td style=" background: #97FFFF;">controller/n363_s1/F</td>
</tr>
<tr>
<td>6.043</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td>controller/n231_s12/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">controller/n231_s12/F</td>
</tr>
<tr>
<td>7.236</td>
<td>0.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[0][B]</td>
<td>controller/n245_s9/I0</td>
</tr>
<tr>
<td>7.785</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[0][B]</td>
<td style=" background: #97FFFF;">controller/n245_s9/F</td>
</tr>
<tr>
<td>7.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[0][B]</td>
<td style=" font-weight:bold;">controller/pointer_7_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[0][B]</td>
<td>controller/pointer_7_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pointer_7_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C27[0][B]</td>
<td>controller/pointer_7_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 46.491%; route: 0.786, 53.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.010, 31.819%; route: 2.047, 32.405%; tC2Q: 2.260, 35.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_10_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.728</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/ram_ram_0_0_s/DO[9]</td>
</tr>
<tr>
<td>4.417</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[2][A]</td>
<td>controller/n363_s3/I1</td>
</tr>
<tr>
<td>4.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C24[2][A]</td>
<td style=" background: #97FFFF;">controller/n363_s3/F</td>
</tr>
<tr>
<td>5.398</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[3][B]</td>
<td>controller/n363_s1/I1</td>
</tr>
<tr>
<td>5.851</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R34C23[3][B]</td>
<td style=" background: #97FFFF;">controller/n363_s1/F</td>
</tr>
<tr>
<td>6.043</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td>controller/n231_s12/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">controller/n231_s12/F</td>
</tr>
<tr>
<td>7.236</td>
<td>0.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[2][A]</td>
<td>controller/n239_s9/I0</td>
</tr>
<tr>
<td>7.785</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[2][A]</td>
<td style=" background: #97FFFF;">controller/n239_s9/F</td>
</tr>
<tr>
<td>7.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[2][A]</td>
<td style=" font-weight:bold;">controller/pointer_10_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[2][A]</td>
<td>controller/pointer_10_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pointer_10_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C27[2][A]</td>
<td>controller/pointer_10_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 46.491%; route: 0.786, 53.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.010, 31.819%; route: 2.047, 32.405%; tC2Q: 2.260, 35.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.581</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.785</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_14_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.728</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/ram_ram_0_0_s/DO[9]</td>
</tr>
<tr>
<td>4.417</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[2][A]</td>
<td>controller/n363_s3/I1</td>
</tr>
<tr>
<td>4.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C24[2][A]</td>
<td style=" background: #97FFFF;">controller/n363_s3/F</td>
</tr>
<tr>
<td>5.398</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[3][B]</td>
<td>controller/n363_s1/I1</td>
</tr>
<tr>
<td>5.851</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R34C23[3][B]</td>
<td style=" background: #97FFFF;">controller/n363_s1/F</td>
</tr>
<tr>
<td>6.043</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td>controller/n231_s12/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">controller/n231_s12/F</td>
</tr>
<tr>
<td>7.236</td>
<td>0.740</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>controller/n231_s10/I0</td>
</tr>
<tr>
<td>7.785</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td style=" background: #97FFFF;">controller/n231_s10/F</td>
</tr>
<tr>
<td>7.785</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td style=" font-weight:bold;">controller/pointer_14_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>controller/pointer_14_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pointer_14_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C27[1][A]</td>
<td>controller/pointer_14_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 46.491%; route: 0.786, 53.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.010, 31.819%; route: 2.047, 32.405%; tC2Q: 2.260, 35.776%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.683</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.683</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_11_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.728</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/ram_ram_0_0_s/DO[9]</td>
</tr>
<tr>
<td>4.417</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[2][A]</td>
<td>controller/n363_s3/I1</td>
</tr>
<tr>
<td>4.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C24[2][A]</td>
<td style=" background: #97FFFF;">controller/n363_s3/F</td>
</tr>
<tr>
<td>5.398</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[3][B]</td>
<td>controller/n363_s1/I1</td>
</tr>
<tr>
<td>5.851</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R34C23[3][B]</td>
<td style=" background: #97FFFF;">controller/n363_s1/F</td>
</tr>
<tr>
<td>6.043</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td>controller/n231_s12/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">controller/n231_s12/F</td>
</tr>
<tr>
<td>7.134</td>
<td>0.637</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C25[1][A]</td>
<td>controller/n237_s9/I0</td>
</tr>
<tr>
<td>7.683</td>
<td>0.549</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C25[1][A]</td>
<td style=" background: #97FFFF;">controller/n237_s9/F</td>
</tr>
<tr>
<td>7.683</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[1][A]</td>
<td style=" font-weight:bold;">controller/pointer_11_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C25[1][A]</td>
<td>controller/pointer_11_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pointer_11_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C25[1][A]</td>
<td>controller/pointer_11_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 46.491%; route: 0.786, 53.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.010, 32.342%; route: 1.945, 31.294%; tC2Q: 2.260, 36.364%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.712</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.654</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_0_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.728</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/ram_ram_0_0_s/DO[9]</td>
</tr>
<tr>
<td>4.417</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[2][A]</td>
<td>controller/n363_s3/I1</td>
</tr>
<tr>
<td>4.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C24[2][A]</td>
<td style=" background: #97FFFF;">controller/n363_s3/F</td>
</tr>
<tr>
<td>5.398</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[3][B]</td>
<td>controller/n363_s1/I1</td>
</tr>
<tr>
<td>5.851</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R34C23[3][B]</td>
<td style=" background: #97FFFF;">controller/n363_s1/F</td>
</tr>
<tr>
<td>6.043</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td>controller/n231_s12/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">controller/n231_s12/F</td>
</tr>
<tr>
<td>7.192</td>
<td>0.695</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C26[0][A]</td>
<td>controller/n209_s9/I2</td>
</tr>
<tr>
<td>7.654</td>
<td>0.462</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R35C26[0][A]</td>
<td style=" background: #97FFFF;">controller/n209_s9/F</td>
</tr>
<tr>
<td>7.654</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C26[0][A]</td>
<td style=" font-weight:bold;">controller/tx_data_o_0_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C26[0][A]</td>
<td>controller/tx_data_o_0_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/tx_data_o_0_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R35C26[0][A]</td>
<td>controller/tx_data_o_0_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 46.491%; route: 0.786, 53.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.923, 31.088%; route: 2.003, 32.377%; tC2Q: 2.260, 36.536%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_9_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.728</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/ram_ram_0_0_s/DO[9]</td>
</tr>
<tr>
<td>4.417</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[2][A]</td>
<td>controller/n363_s3/I1</td>
</tr>
<tr>
<td>4.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C24[2][A]</td>
<td style=" background: #97FFFF;">controller/n363_s3/F</td>
</tr>
<tr>
<td>5.398</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[3][B]</td>
<td>controller/n363_s1/I1</td>
</tr>
<tr>
<td>5.851</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R34C23[3][B]</td>
<td style=" background: #97FFFF;">controller/n363_s1/F</td>
</tr>
<tr>
<td>6.043</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td>controller/n231_s12/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">controller/n231_s12/F</td>
</tr>
<tr>
<td>7.037</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C26[1][A]</td>
<td>controller/n241_s9/I0</td>
</tr>
<tr>
<td>7.607</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C26[1][A]</td>
<td style=" background: #97FFFF;">controller/n241_s9/F</td>
</tr>
<tr>
<td>7.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[1][A]</td>
<td style=" font-weight:bold;">controller/pointer_9_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[1][A]</td>
<td>controller/pointer_9_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pointer_9_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C26[1][A]</td>
<td>controller/pointer_9_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 46.491%; route: 0.786, 53.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.031, 33.083%; route: 1.848, 30.104%; tC2Q: 2.260, 36.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>3.759</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>7.607</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>11.366</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_13_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.683</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.468</td>
<td>0.786</td>
<td>tNET</td>
<td>RR</td>
<td>16</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>3.728</td>
<td>2.260</td>
<td>tC2Q</td>
<td>RF</td>
<td>4</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/ram_ram_0_0_s/DO[9]</td>
</tr>
<tr>
<td>4.417</td>
<td>0.689</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R33C24[2][A]</td>
<td>controller/n363_s3/I1</td>
</tr>
<tr>
<td>4.972</td>
<td>0.555</td>
<td>tINS</td>
<td>FF</td>
<td>4</td>
<td>R33C24[2][A]</td>
<td style=" background: #97FFFF;">controller/n363_s3/F</td>
</tr>
<tr>
<td>5.398</td>
<td>0.426</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C23[3][B]</td>
<td>controller/n363_s1/I1</td>
</tr>
<tr>
<td>5.851</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>16</td>
<td>R34C23[3][B]</td>
<td style=" background: #97FFFF;">controller/n363_s1/F</td>
</tr>
<tr>
<td>6.043</td>
<td>0.192</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C22[1][A]</td>
<td>controller/n231_s12/I1</td>
</tr>
<tr>
<td>6.496</td>
<td>0.453</td>
<td>tINS</td>
<td>FF</td>
<td>25</td>
<td>R34C22[1][A]</td>
<td style=" background: #97FFFF;">controller/n231_s12/F</td>
</tr>
<tr>
<td>7.037</td>
<td>0.541</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C26[2][B]</td>
<td>controller/n233_s9/I0</td>
</tr>
<tr>
<td>7.607</td>
<td>0.570</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R34C26[2][B]</td>
<td style=" background: #97FFFF;">controller/n233_s9/F</td>
</tr>
<tr>
<td>7.607</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[2][B]</td>
<td style=" font-weight:bold;">controller/pointer_13_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.682</td>
<td>0.683</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.436</td>
<td>0.754</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C26[2][B]</td>
<td>controller/pointer_13_s2/CLK</td>
</tr>
<tr>
<td>11.401</td>
<td>-0.035</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>controller/pointer_13_s2</td>
</tr>
<tr>
<td>11.366</td>
<td>-0.035</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R34C26[2][B]</td>
<td>controller/pointer_13_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-0.032</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>10.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>5</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.683, 46.491%; route: 0.786, 53.509%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 2.031, 33.083%; route: 1.848, 30.104%; tC2Q: 2.260, 36.813%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.683, 47.526%; route: 0.754, 52.474%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_5_s1/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C27[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_5_s1/Q</td>
</tr>
<tr>
<td>1.580</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10/DI[1]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10/CLK</td>
</tr>
<tr>
<td>1.269</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.311</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.580</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.269</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C27[0][B]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_4_s1/CLK</td>
</tr>
<tr>
<td>1.458</td>
<td>0.201</td>
<td>tC2Q</td>
<td>RF</td>
<td>1</td>
<td>R24C27[0][B]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_int_4_s1/Q</td>
</tr>
<tr>
<td>1.580</td>
<td>0.122</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R24C26</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R24C26</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10/CLK</td>
</tr>
<tr>
<td>1.269</td>
<td>0.012</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R24C26</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_mac_data_0_s10</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.122, 37.751%; tC2Q: 0.201, 62.249%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.330</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.705</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/wr_ptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[0][A]</td>
<td>rx_frm_len_fifo/wr_ptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C23[0][A]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/wr_ptr_6_s0/Q</td>
</tr>
<tr>
<td>1.705</td>
<td>0.246</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/ram_ram_0_0_s/ADA[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.375</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.246, 54.955%; tC2Q: 0.202, 45.045%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/rd_ptr_7_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][B]</td>
<td>rx_frm_len_fifo/rd_ptr_7_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C23[0][B]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/rd_ptr_7_s0/Q</td>
</tr>
<tr>
<td>1.721</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/ram_ram_0_0_s/ADB[11]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.375</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.346</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.721</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/rd_ptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td>rx_frm_len_fifo/rd_ptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C23[0][A]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/rd_ptr_6_s0/Q</td>
</tr>
<tr>
<td>1.721</td>
<td>0.262</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/ram_ram_0_0_s/ADB[10]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/CLKB</td>
</tr>
<tr>
<td>1.375</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.262, 56.429%; tC2Q: 0.202, 43.571%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/wr_ptr_5_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[2][B]</td>
<td>rx_frm_len_fifo/wr_ptr_5_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C22[2][B]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/wr_ptr_5_s0/Q</td>
</tr>
<tr>
<td>1.733</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/ram_ram_0_0_s/ADA[9]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.375</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.536%; tC2Q: 0.202, 42.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.358</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.733</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.375</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/wr_ptr_4_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[2][A]</td>
<td>rx_frm_len_fifo/wr_ptr_4_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C22[2][A]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/wr_ptr_4_s0/Q</td>
</tr>
<tr>
<td>1.733</td>
<td>0.274</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/ram_ram_0_0_s/ADA[8]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.375</td>
<td>0.118</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.274, 57.536%; tC2Q: 0.202, 42.464%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.363</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.869</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.506</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_0_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_0_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>1</td>
<td>R25C27[2][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_rx_ctrl/rx_frm_lgt_o_0_s0/Q</td>
</tr>
<tr>
<td>1.869</td>
<td>0.410</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/ram_ram_0_0_s/DI[0]</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s/CLKA</td>
</tr>
<tr>
<td>1.506</td>
<td>0.249</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>BSRAM_R28[7]</td>
<td>rx_frm_len_fifo/ram_ram_0_0_s</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.410, 66.974%; tC2Q: 0.202, 33.026%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/rd_ptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_frm_len_fifo/rd_ptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>rx_frm_len_fifo/rd_ptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C22[1][A]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/rd_ptr_2_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C22[1][A]</td>
<td>rx_frm_len_fifo/n134_s/I1</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td style=" background: #97FFFF;">rx_frm_len_fifo/n134_s/SUM</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/rd_ptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>rx_frm_len_fifo/rd_ptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.268</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C22[1][A]</td>
<td>rx_frm_len_fifo/rd_ptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/rd_ptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_frm_len_fifo/rd_ptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td>rx_frm_len_fifo/rd_ptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C23[0][A]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/rd_ptr_6_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C23[0][A]</td>
<td>rx_frm_len_fifo/n130_s/I1</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td style=" background: #97FFFF;">rx_frm_len_fifo/n130_s/SUM</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/rd_ptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C23[0][A]</td>
<td>rx_frm_len_fifo/rd_ptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.268</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C23[0][A]</td>
<td>rx_frm_len_fifo/rd_ptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/wr_ptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_frm_len_fifo/wr_ptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[1][A]</td>
<td>rx_frm_len_fifo/wr_ptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C22[1][A]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/wr_ptr_2_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C22[1][A]</td>
<td>rx_frm_len_fifo/n26_s/I1</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C22[1][A]</td>
<td style=" background: #97FFFF;">rx_frm_len_fifo/n26_s/SUM</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C22[1][A]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/wr_ptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C22[1][A]</td>
<td>rx_frm_len_fifo/wr_ptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.268</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C22[1][A]</td>
<td>rx_frm_len_fifo/wr_ptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/wr_ptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_frm_len_fifo/wr_ptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[0][A]</td>
<td>rx_frm_len_fifo/wr_ptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C23[0][A]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/wr_ptr_6_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C23[0][A]</td>
<td>rx_frm_len_fifo/n22_s/I1</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C23[0][A]</td>
<td style=" background: #97FFFF;">rx_frm_len_fifo/n22_s/SUM</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[0][A]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/wr_ptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[0][A]</td>
<td>rx_frm_len_fifo/wr_ptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.268</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C23[0][A]</td>
<td>rx_frm_len_fifo/wr_ptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/wr_ptr_8_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_frm_len_fifo/wr_ptr_8_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td>rx_frm_len_fifo/wr_ptr_8_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C23[1][A]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/wr_ptr_8_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C23[1][A]</td>
<td>rx_frm_len_fifo/n20_s/I1</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td style=" background: #97FFFF;">rx_frm_len_fifo/n20_s/SUM</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/wr_ptr_8_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C23[1][A]</td>
<td>rx_frm_len_fifo/wr_ptr_8_s0/CLK</td>
</tr>
<tr>
<td>1.268</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C23[1][A]</td>
<td>rx_frm_len_fifo/wr_ptr_8_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/wr_ptr_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_frm_len_fifo/wr_ptr_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[0][A]</td>
<td>rx_frm_len_fifo/wr_ptr_12_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C24[0][A]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/wr_ptr_12_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C24[0][A]</td>
<td>rx_frm_len_fifo/n16_s/I1</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C24[0][A]</td>
<td style=" background: #97FFFF;">rx_frm_len_fifo/n16_s/SUM</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[0][A]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/wr_ptr_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[0][A]</td>
<td>rx_frm_len_fifo/wr_ptr_12_s0/CLK</td>
</tr>
<tr>
<td>1.268</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C24[0][A]</td>
<td>rx_frm_len_fifo/wr_ptr_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>rx_frm_len_fifo/wr_ptr_14_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rx_frm_len_fifo/wr_ptr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>rx_frm_len_fifo/wr_ptr_14_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C24[1][A]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/wr_ptr_14_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C24[1][A]</td>
<td>rx_frm_len_fifo/n14_s/I1</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td style=" background: #97FFFF;">rx_frm_len_fifo/n14_s/SUM</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td style=" font-weight:bold;">rx_frm_len_fifo/wr_ptr_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>rx_frm_len_fifo/wr_ptr_14_s0/CLK</td>
</tr>
<tr>
<td>1.268</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C24[1][A]</td>
<td>rx_frm_len_fifo/wr_ptr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>rxfifo/rd_ptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rxfifo/rd_ptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>rxfifo/rd_ptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C26[1][A]</td>
<td style=" font-weight:bold;">rxfifo/rd_ptr_2_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C26[1][A]</td>
<td>rxfifo/n84_s/I1</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" background: #97FFFF;">rxfifo/n84_s/SUM</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td style=" font-weight:bold;">rxfifo/rd_ptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>rxfifo/rd_ptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.268</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C26[1][A]</td>
<td>rxfifo/rd_ptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>rxfifo/rd_ptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rxfifo/rd_ptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>rxfifo/rd_ptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R31C27[0][A]</td>
<td style=" font-weight:bold;">rxfifo/rd_ptr_6_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R31C27[0][A]</td>
<td>rxfifo/n80_s/I1</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td style=" background: #97FFFF;">rxfifo/n80_s/SUM</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td style=" font-weight:bold;">rxfifo/rd_ptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>rxfifo/rd_ptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.268</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R31C27[0][A]</td>
<td>rxfifo/rd_ptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>rxfifo/wr_ptr_2_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rxfifo/wr_ptr_2_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td>rxfifo/wr_ptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C28[1][A]</td>
<td style=" font-weight:bold;">rxfifo/wr_ptr_2_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C28[1][A]</td>
<td>rxfifo/n16_s/I1</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" background: #97FFFF;">rxfifo/n16_s/SUM</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td style=" font-weight:bold;">rxfifo/wr_ptr_2_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C28[1][A]</td>
<td>rxfifo/wr_ptr_2_s0/CLK</td>
</tr>
<tr>
<td>1.268</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C28[1][A]</td>
<td>rxfifo/wr_ptr_2_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.693</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.268</td>
</tr>
<tr>
<td class="label">From</td>
<td>rxfifo/wr_ptr_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>rxfifo/wr_ptr_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_rx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>rxfifo/wr_ptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.459</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R32C29[0][A]</td>
<td style=" font-weight:bold;">rxfifo/wr_ptr_6_s0/Q</td>
</tr>
<tr>
<td>1.461</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>2</td>
<td>R32C29[0][A]</td>
<td>rxfifo/n12_s/I1</td>
</tr>
<tr>
<td>1.693</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td style=" background: #97FFFF;">rxfifo/n12_s/SUM</td>
</tr>
<tr>
<td>1.693</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td style=" font-weight:bold;">rxfifo/wr_ptr_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_rx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>284</td>
<td>IOL36[B]</td>
<td>phy_rx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.257</td>
<td>0.581</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>rxfifo/wr_ptr_6_s0/CLK</td>
</tr>
<tr>
<td>1.268</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R32C29[0][A]</td>
<td>rxfifo/wr_ptr_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 53.741%; route: 0.581, 46.259%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/pointer_15_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/pointer_15_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td>controller/pointer_15_s2/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R34C24[0][A]</td>
<td style=" font-weight:bold;">controller/pointer_15_s2/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td>controller/n229_s9/I3</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td style=" background: #97FFFF;">controller/n229_s9/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td style=" font-weight:bold;">controller/pointer_15_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R34C24[0][A]</td>
<td>controller/pointer_15_s2/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R34C24[0][A]</td>
<td>controller/pointer_15_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/tx_data_o_1_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_1_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>controller/tx_data_o_1_s2/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R35C23[0][A]</td>
<td style=" font-weight:bold;">controller/tx_data_o_1_s2/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>controller/n206_s9/I3</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td style=" background: #97FFFF;">controller/n206_s9/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td style=" font-weight:bold;">controller/tx_data_o_1_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>controller/tx_data_o_1_s2/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C23[0][A]</td>
<td>controller/tx_data_o_1_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>controller/tx_data_o_3_s2</td>
</tr>
<tr>
<td class="label">To</td>
<td>controller/tx_data_o_3_s2</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[1][A]</td>
<td>controller/tx_data_o_3_s2/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>3</td>
<td>R35C23[1][A]</td>
<td style=" font-weight:bold;">controller/tx_data_o_3_s2/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[1][A]</td>
<td>controller/n200_s9/I3</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R35C23[1][A]</td>
<td style=" background: #97FFFF;">controller/n200_s9/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R35C23[1][A]</td>
<td style=" font-weight:bold;">controller/tx_data_o_3_s2/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R35C23[1][A]</td>
<td>controller/tx_data_o_3_s2/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R35C23[1][A]</td>
<td>controller/tx_data_o_3_s2</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C25[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n38_s1/I3</td>
</tr>
<tr>
<td>1.544</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n38_s1/F</td>
</tr>
<tr>
<td>1.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C25[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_3_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.544</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.119</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.310</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C25[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0/Q</td>
</tr>
<tr>
<td>1.312</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n35_s1/I3</td>
</tr>
<tr>
<td>1.544</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/n35_s1/F</td>
</tr>
<tr>
<td>1.544</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOT27[B]</td>
<td>clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>55</td>
<td>IOT27[B]</td>
<td>clk_ibuf/O</td>
</tr>
<tr>
<td>1.108</td>
<td>0.432</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0/CLK</td>
</tr>
<tr>
<td>1.119</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C25[0][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_miim_block/u_eth_miim/clkgen/Counter_6_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 60.983%; route: 0.432, 39.017%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.425</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>1.666</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>1.241</td>
</tr>
<tr>
<td class="label">From</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>phy_tx_clk:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0/CLK</td>
</tr>
<tr>
<td>1.432</td>
<td>0.202</td>
<td>tC2Q</td>
<td>RR</td>
<td>2</td>
<td>R21C34[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0/Q</td>
</tr>
<tr>
<td>1.434</td>
<td>0.002</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_12_s0/I1</td>
</tr>
<tr>
<td>1.666</td>
<td>0.232</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td style=" background: #97FFFF;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_12_s0/F</td>
</tr>
<tr>
<td>1.666</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td style=" font-weight:bold;">mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>0.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>1</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>0.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>356</td>
<td>IOL33[A]</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>1.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0/CLK</td>
</tr>
<tr>
<td>1.241</td>
<td>0.011</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R21C34[1][A]</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/u_lfsr/z_reg_12_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.232, 53.157%; route: 0.002, 0.560%; tC2Q: 0.202, 46.283%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.675, 54.930%; route: 0.554, 45.070%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h4>No recovery paths to report!</h4>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h4>No removal paths to report!</h4>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_en_int_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>6.584</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_en_int_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_if_block/u_mii_tx_if/mii_tx_en_int_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_5_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>6.584</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_5_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_ifg_delay_int_5_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_44_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>6.584</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_44_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_44_s1/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_12_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>6.584</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_12_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/tx_pause_source_addr_latch_12_s1/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_10_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>6.584</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_10_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/frm_byte_cnt_10_s1/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_13_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>6.584</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_13_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_13_s1/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_9_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>6.584</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_9_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_9_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_7_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>6.584</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_7_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_7_s1/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_6_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>6.584</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_6_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_6_s1/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>3.646</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>4.646</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.000</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_8_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>5.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>5.688</td>
<td>0.688</td>
<td>tINS</td>
<td>FF</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>6.584</td>
<td>0.897</td>
<td>tNET</td>
<td>FF</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_8_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td>phy_tx_clk</td>
</tr>
<tr>
<td>10.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/I</td>
</tr>
<tr>
<td>10.675</td>
<td>0.675</td>
<td>tINS</td>
<td>RR</td>
<td>phy_tx_clk_ibuf/O</td>
</tr>
<tr>
<td>11.230</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>mac/mac_controller/u_triple_speed_mac/u_mac_tx_ctrl/back_cnt_8_s1/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>356</td>
<td>phy_tx_clk_d</td>
<td>2.674</td>
<td>0.897</td>
</tr>
<tr>
<td>284</td>
<td>phy_rx_clk_d</td>
<td>2.232</td>
<td>0.924</td>
</tr>
<tr>
<td>83</td>
<td>clk_tx_ena_int</td>
<td>2.674</td>
<td>1.731</td>
</tr>
<tr>
<td>75</td>
<td>hd_state_enable</td>
<td>7.011</td>
<td>1.466</td>
</tr>
<tr>
<td>72</td>
<td>tx_pause_source_addr_reg1_0_9</td>
<td>8.212</td>
<td>1.004</td>
</tr>
<tr>
<td>72</td>
<td>tx_pause_source_addr_reg1_0_10</td>
<td>8.280</td>
<td>0.991</td>
</tr>
<tr>
<td>64</td>
<td>tx_pause_val_latch_15_8</td>
<td>7.189</td>
<td>1.309</td>
</tr>
<tr>
<td>55</td>
<td>clk_d</td>
<td>5.639</td>
<td>0.653</td>
</tr>
<tr>
<td>43</td>
<td>c_state.s_ifg</td>
<td>4.238</td>
<td>2.073</td>
</tr>
<tr>
<td>38</td>
<td>tx_pause_source_addr_reg1_0_5</td>
<td>8.630</td>
<td>0.896</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R34C30</td>
<td>88.89%</td>
</tr>
<tr>
<td>R23C24</td>
<td>84.72%</td>
</tr>
<tr>
<td>R27C31</td>
<td>84.72%</td>
</tr>
<tr>
<td>R25C29</td>
<td>84.72%</td>
</tr>
<tr>
<td>R35C23</td>
<td>83.33%</td>
</tr>
<tr>
<td>R22C33</td>
<td>83.33%</td>
</tr>
<tr>
<td>R25C28</td>
<td>81.94%</td>
</tr>
<tr>
<td>R22C35</td>
<td>81.94%</td>
</tr>
<tr>
<td>R34C37</td>
<td>80.56%</td>
</tr>
<tr>
<td>R32C23</td>
<td>80.56%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
</table>
</div><!-- content -->
</body>
</html>
