$date
	Thu Sep 18 20:12:30 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1ps
$end
$scope module testbench $end
$var wire 1 ! xor_y $end
$var wire 1 " xnor_y $end
$var wire 1 # or_y $end
$var wire 1 $ not_y $end
$var wire 1 % nor_y $end
$var wire 1 & nand_y $end
$var wire 1 ' and_y $end
$var reg 1 ( a $end
$var reg 1 ) b $end
$scope module uut $end
$var wire 1 ( a $end
$var wire 1 ' and_y $end
$var wire 1 ) b $end
$var wire 1 & nand_y $end
$var wire 1 % nor_y $end
$var wire 1 $ not_y $end
$var wire 1 # or_y $end
$var wire 1 " xnor_y $end
$var wire 1 ! xor_y $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
x)
x(
x'
x&
x%
x$
x#
x"
x!
$end
#1000
1&
1%
1"
0'
0#
1$
0!
0)
0(
#101000
0%
0"
1#
1!
1)
#201000
0$
0)
1(
#301000
0&
1"
1'
0!
1)
