`timescale 1ps / 1ps
module module_0 (
    input id_1,
    output id_2,
    input [id_1 : id_2] id_3,
    input [id_3 : id_2] id_4,
    output id_5,
    output logic id_6,
    input id_7,
    input [id_6 : ~  id_4[id_4]] id_8
);
  id_9 id_10 (
      .id_6(id_3),
      .id_8(id_4),
      .id_5(id_4),
      .id_2(id_4),
      .id_5(id_3),
      .id_2(id_8 == id_1),
      .id_1(id_3)
  );
endmodule
