

================================================================
== Vivado HLS Report for 'LinFil'
================================================================
* Date:           Tue Oct 16 15:43:52 2018

* Version:        2016.3 (Build 1682563 on Mon Oct 10 19:41:59 MDT 2016)
* Project:        NTPG
* Solution:       solution1
* Product family: kintexu
* Target device:  xcku115-flvb2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   6.25|      5.39|        0.78|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+----------+
    |  Latency  |  Interval | Pipeline |
    | min | max | min | max |   Type   |
    +-----+-----+-----+-----+----------+
    |    3|    3|    1|    1| function |
    +-----+-----+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 0
IsPipeline: 1
IsRtlPipelined: 1
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states: 4
* Pipeline: 1
  Pipeline-0: II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	4  / true
4 --> 
* FSM state operations: 

 <State 1>: 2.05ns
ST_1: peak_reg_1_V_read_1 (9)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:0  %peak_reg_1_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %peak_reg_1_V_read)

ST_1: peak_reg_0_V_read_1 (10)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:1  %peak_reg_0_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %peak_reg_0_V_read)

ST_1: shift_reg_3_V_read_1 (11)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:2  %shift_reg_3_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %shift_reg_3_V_read)

ST_1: shift_reg_2_V_read_1 (12)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:3  %shift_reg_2_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %shift_reg_2_V_read)

ST_1: shift_reg_1_V_read_1 (13)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:4  %shift_reg_1_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %shift_reg_1_V_read)

ST_1: shift_reg_0_V_read_1 (14)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:5  %shift_reg_0_V_read_1 = call i18 @_ssdm_op_Read.ap_auto.i18(i18 %shift_reg_0_V_read)

ST_1: lincoef_V_read (15)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:6  %lincoef_V_read = call i24 @_ssdm_op_Read.ap_auto.i24(i24 %lincoef_V)

ST_1: data_int_V_read (16)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:7  %data_int_V_read = call i14 @_ssdm_op_Read.ap_auto.i14(i14 %data_int_V)

ST_1: uncorrectedADC_V (17)  [1/1] 0.00ns  loc: TPG.cc:45
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:8  %uncorrectedADC_V = trunc i14 %data_int_V_read to i12

ST_1: tmp_6 (18)  [1/1] 0.00ns  loc: TPG.cc:46
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:9  %tmp_6 = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %lincoef_V_read, i32 16, i32 23)

ST_1: icmp (19)  [1/1] 1.34ns  loc: TPG.cc:46
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:10  %icmp = icmp eq i8 %tmp_6, 0

ST_1: p_lincoef_V (20)  [1/1] 0.71ns  loc: TPG.cc:46
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:11  %p_lincoef_V = select i1 %icmp, i24 0, i24 %lincoef_V_read

ST_1: base_V (21)  [1/1] 0.00ns  loc: TPG.cc:48
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:12  %base_V = trunc i24 %p_lincoef_V to i12

ST_1: shiftlin_V (22)  [1/1] 0.00ns  loc: TPG.cc:49
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:13  %shiftlin_V = call i4 @_ssdm_op_PartSelect.i4.i24.i32.i32(i24 %p_lincoef_V, i32 12, i32 15)

ST_1: mult (23)  [1/1] 0.00ns  loc: TPG.cc:50
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:14  %mult = call i8 @_ssdm_op_PartSelect.i8.i24.i32.i32(i24 %p_lincoef_V, i32 16, i32 23)

ST_1: tmp_9 (64)  [1/1] 1.29ns  loc: TPG.cc:85
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:55  %tmp_9 = icmp ugt i18 %peak_reg_0_V_read_1, %peak_reg_1_V_read_1


 <State 2>: 5.09ns
ST_2: lhs_V (24)  [1/1] 0.00ns  loc: TPG.cc:51
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:15  %lhs_V = zext i12 %uncorrectedADC_V to i13

ST_2: rhs_V (25)  [1/1] 0.00ns  loc: TPG.cc:51
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:16  %rhs_V = zext i12 %base_V to i13

ST_2: r_V_2 (26)  [1/1] 0.00ns  loc: TPG.cc:51
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:17  %r_V_2 = sub i13 %lhs_V, %rhs_V

ST_2: lhs_V_1 (27)  [1/1] 0.00ns  loc: TPG.cc:53
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:18  %lhs_V_1 = sext i13 %r_V_2 to i21

ST_2: rhs_V_1 (28)  [1/1] 0.00ns  loc: TPG.cc:53
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:19  %rhs_V_1 = zext i8 %mult to i21

ST_2: r_V (29)  [1/1] 5.09ns  loc: TPG.cc:53
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:20  %r_V = mul i21 %rhs_V_1, %lhs_V_1

ST_2: tmp (35)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:26  %tmp = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %shift_reg_3_V_read_1, i5 0)

ST_2: p_shl4_cast (36)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:27  %p_shl4_cast = zext i23 %tmp to i24

ST_2: p_neg (37)  [1/1] 1.48ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:28  %p_neg = sub i24 0, %p_shl4_cast

ST_2: p_neg_cast (38)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:29  %p_neg_cast = sext i24 %p_neg to i25

ST_2: tmp_1 (39)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:30  %tmp_1 = call i20 @_ssdm_op_BitConcatenate.i20.i18.i2(i18 %shift_reg_3_V_read_1, i2 0)

ST_2: p_shl5 (40)  [1/1] 0.00ns  loc: TPG.cc:67
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:31  %p_shl5 = zext i20 %tmp_1 to i25

ST_2: mul_V (41)  [1/1] 1.48ns  loc: TPG.cc:67
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:32  %mul_V = sub i25 %p_neg_cast, %p_shl5


 <State 3>: 5.39ns
ST_3: tmp_cast6 (30)  [1/1] 0.00ns  loc: TPG.cc:53
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:21  %tmp_cast6 = zext i4 %shiftlin_V to i5

ST_3: tmp_2 (31)  [1/1] 0.43ns  loc: TPG.cc:53
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:22  %tmp_2 = add i5 2, %tmp_cast6

ST_3: tmp_2_cast (32)  [1/1] 0.00ns  loc: TPG.cc:53
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:23  %tmp_2_cast = zext i5 %tmp_2 to i21

ST_3: tmp_3 (33)  [1/1] 2.00ns  loc: TPG.cc:53
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:24  %tmp_3 = ashr i21 %r_V, %tmp_2_cast

ST_3: linearizerOutput_V (34)  [1/1] 0.00ns  loc: TPG.cc:53
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:25  %linearizerOutput_V = trunc i21 %tmp_3 to i18

ST_3: tmp_28_1 (42)  [1/1] 0.00ns  loc: TPG.cc:67
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:33  %tmp_28_1 = zext i18 %shift_reg_2_V_read_1 to i25

ST_3: mul_V_1 (43)  [1/1] 2.39ns  loc: TPG.cc:67
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:34  %mul_V_1 = mul i25 -35, %tmp_28_1

ST_3: tmp_28_3_cast (46)  [1/1] 0.00ns  loc: TPG.cc:67
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:37  %tmp_28_3_cast = zext i18 %shift_reg_0_V_read_1 to i23

ST_3: p_shl (47)  [1/1] 0.00ns  loc: TPG.cc:67
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:38  %p_shl = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %shift_reg_0_V_read_1, i5 0)

ST_3: mt (48)  [1/1] 1.48ns  loc: TPG.cc:67
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:39  %mt = sub i23 %p_shl, %tmp_28_3_cast

ST_3: mul_V_3_cast (49)  [1/1] 0.00ns  loc: TPG.cc:58
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:40  %mul_V_3_cast = zext i23 %mt to i24

ST_3: p_shl1 (50)  [1/1] 0.00ns  loc: TPG.cc:67 (grouped into LUT with out node mul_V_4)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:41  %p_shl1 = call i23 @_ssdm_op_BitConcatenate.i23.i18.i5(i18 %linearizerOutput_V, i5 0)

ST_3: tmp_11 (51)  [1/1] 0.00ns  loc: TPG.cc:53 (grouped into LUT with out node mul_V_4)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:42  %tmp_11 = shl i21 %tmp_3, 3

ST_3: p_shl2 (52)  [1/1] 0.00ns  loc: TPG.cc:67 (grouped into LUT with out node mul_V_4)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:43  %p_shl2 = zext i21 %tmp_11 to i23

ST_3: mul_V_4 (53)  [1/1] 1.48ns  loc: TPG.cc:67 (out node of the LUT)
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:44  %mul_V_4 = sub i23 %p_shl1, %p_shl2

ST_3: mul_V_4_cast (54)  [1/1] 0.00ns  loc: TPG.cc:68
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:45  %mul_V_4_cast = zext i23 %mul_V_4 to i24

ST_3: tmp1 (55)  [1/1] 2.70ns  loc: TPG.cc:68
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:46  %tmp1 = add i25 %mul_V_1, %mul_V

ST_3: tmp4 (56)  [1/1] 1.48ns  loc: TPG.cc:68
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:47  %tmp4 = add i24 %mul_V_4_cast, %mul_V_3_cast


 <State 4>: 5.38ns
ST_4: tmp_4 (44)  [1/1] 0.00ns
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:35  %tmp_4 = call i22 @_ssdm_op_BitConcatenate.i22.i18.i4(i18 %shift_reg_1_V_read_1, i4 0)

ST_4: mul_V_2_cast (45)  [1/1] 0.00ns  loc: TPG.cc:67
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:36  %mul_V_2_cast = zext i22 %tmp_4 to i25

ST_4: tmp4_cast (57)  [1/1] 0.00ns  loc: TPG.cc:68
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:48  %tmp4_cast = zext i24 %tmp4 to i25

ST_4: tmp3 (58)  [1/1] 1.33ns  loc: TPG.cc:68
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:49  %tmp3 = add i25 %mul_V_2_cast, %tmp4_cast

ST_4: acc_V_4 (59)  [1/1] 1.33ns  loc: TPG.cc:68
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:50  %acc_V_4 = add i25 %tmp1, %tmp3

ST_4: filterOutput_V_cast5 (60)  [1/1] 0.00ns  loc: TPG.cc:70
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:51  %filterOutput_V_cast5 = call i18 @_ssdm_op_PartSelect.i18.i25.i32.i32(i25 %acc_V_4, i32 6, i32 23)

ST_4: tmp_12 (61)  [1/1] 0.00ns  loc: TPG.cc:71
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:52  %tmp_12 = call i1 @_ssdm_op_BitSelect.i1.i25.i32(i25 %acc_V_4, i32 24)

ST_4: o_filOut_V (62)  [1/1] 0.71ns  loc: TPG.cc:71
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:53  %o_filOut_V = select i1 %tmp_12, i18 0, i18 %filterOutput_V_cast5

ST_4: tmp_8 (63)  [1/1] 1.29ns  loc: TPG.cc:85
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:54  %tmp_8 = icmp ult i18 %o_filOut_V, %peak_reg_0_V_read_1

ST_4: agg_result_peakOut_1 (65)  [1/1] 0.71ns  loc: TPG.cc:85
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:56  %agg_result_peakOut_1 = and i1 %tmp_8, %tmp_9

ST_4: mrv (66)  [1/1] 0.00ns  loc: TPG.cc:89
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:57  %mrv = insertvalue { i18, i1, i18, i18, i18, i18, i18, i18 } undef, i18 %o_filOut_V, 0

ST_4: mrv_s (67)  [1/1] 0.00ns  loc: TPG.cc:89
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:58  %mrv_s = insertvalue { i18, i1, i18, i18, i18, i18, i18, i18 } %mrv, i1 %agg_result_peakOut_1, 1

ST_4: mrv_1 (68)  [1/1] 0.00ns  loc: TPG.cc:89
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:59  %mrv_1 = insertvalue { i18, i1, i18, i18, i18, i18, i18, i18 } %mrv_s, i18 %o_filOut_V, 2

ST_4: mrv_2 (69)  [1/1] 0.00ns  loc: TPG.cc:89
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:60  %mrv_2 = insertvalue { i18, i1, i18, i18, i18, i18, i18, i18 } %mrv_1, i18 %peak_reg_0_V_read_1, 3

ST_4: mrv_4 (70)  [1/1] 0.00ns  loc: TPG.cc:89
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:61  %mrv_4 = insertvalue { i18, i1, i18, i18, i18, i18, i18, i18 } %mrv_2, i18 %linearizerOutput_V, 4

ST_4: mrv_5 (71)  [1/1] 0.00ns  loc: TPG.cc:89
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:62  %mrv_5 = insertvalue { i18, i1, i18, i18, i18, i18, i18, i18 } %mrv_4, i18 %shift_reg_0_V_read_1, 5

ST_4: mrv_6 (72)  [1/1] 0.00ns  loc: TPG.cc:89
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:63  %mrv_6 = insertvalue { i18, i1, i18, i18, i18, i18, i18, i18 } %mrv_5, i18 %shift_reg_1_V_read_1, 6

ST_4: mrv_7 (73)  [1/1] 0.00ns  loc: TPG.cc:89
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:64  %mrv_7 = insertvalue { i18, i1, i18, i18, i18, i18, i18, i18 } %mrv_6, i18 %shift_reg_2_V_read_1, 7

ST_4: StgValue_70 (74)  [1/1] 0.00ns  loc: TPG.cc:89
_ZrsILi32ELb1EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit14_ifconv:65  ret { i18, i1, i18, i18, i18, i18, i18, i18 } %mrv_7



============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 6.25ns, clock uncertainty: 0.781ns.

 <State 1>: 2.05ns
The critical path consists of the following:
	wire read on port 'lincoef_V' [15]  (0 ns)
	'icmp' operation ('icmp', TPG.cc:46) [19]  (1.34 ns)
	'select' operation ('p_lincoef_V', TPG.cc:46) [20]  (0.71 ns)

 <State 2>: 5.09ns
The critical path consists of the following:
	'sub' operation ('r.V', TPG.cc:51) [26]  (0 ns)
	'mul' operation ('r.V', TPG.cc:53) [29]  (5.09 ns)

 <State 3>: 5.39ns
The critical path consists of the following:
	'add' operation ('tmp_2', TPG.cc:53) [31]  (0.43 ns)
	'ashr' operation ('tmp_3', TPG.cc:53) [33]  (2 ns)
	'shl' operation ('tmp_11', TPG.cc:53) [51]  (0 ns)
	'sub' operation ('mul_V_4', TPG.cc:67) [53]  (1.48 ns)
	'add' operation ('tmp4', TPG.cc:68) [56]  (1.48 ns)

 <State 4>: 5.38ns
The critical path consists of the following:
	'add' operation ('tmp3', TPG.cc:68) [58]  (1.33 ns)
	'add' operation ('acc_V_4', TPG.cc:68) [59]  (1.33 ns)
	'select' operation ('o.filOut.V', TPG.cc:71) [62]  (0.71 ns)
	'icmp' operation ('tmp_8', TPG.cc:85) [63]  (1.29 ns)
	'and' operation ('agg_result_peakOut_1', TPG.cc:85) [65]  (0.71 ns)
	'insertvalue' operation ('mrv_s', TPG.cc:89) [67]  (0 ns)
	'insertvalue' operation ('mrv_1', TPG.cc:89) [68]  (0 ns)
	'insertvalue' operation ('mrv_2', TPG.cc:89) [69]  (0 ns)
	'insertvalue' operation ('mrv_4', TPG.cc:89) [70]  (0 ns)
	'insertvalue' operation ('mrv_5', TPG.cc:89) [71]  (0 ns)
	'insertvalue' operation ('mrv_6', TPG.cc:89) [72]  (0 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
