
*** Running vivado
    with args -log alchitry_top.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source alchitry_top.tcl -notrace



****** Vivado v2024.2 (64-bit)
  **** SW Build 5239630 on Fri Nov 08 22:35:27 MST 2024
  **** IP Build 5239520 on Sun Nov 10 16:12:51 MST 2024
  **** SharedData Build 5239561 on Fri Nov 08 14:39:27 MST 2024
  **** Start of session at: Tue Mar 18 15:05:08 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.

source alchitry_top.tcl -notrace
Command: link_design -top alchitry_top -part xc7a35tftg256-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7a35tftg256-1
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 491.125 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 51 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2024.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/littl/Documents/GitHub/secret-sauce/50002-lab3-alu-main/build/constraint/alchitry.xdc]
Finished Parsing XDC File [C:/Users/littl/Documents/GitHub/secret-sauce/50002-lab3-alu-main/build/constraint/alchitry.xdc]
Parsing XDC File [C:/Users/littl/Documents/GitHub/secret-sauce/50002-lab3-alu-main/build/constraint/au_props.xdc]
Finished Parsing XDC File [C:/Users/littl/Documents/GitHub/secret-sauce/50002-lab3-alu-main/build/constraint/au_props.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 624.457 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

7 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 628.484 ; gain = 342.703
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 662.168 ; gain = 33.684

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1f55279f4

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1207.645 ; gain = 545.477

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1f55279f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1f55279f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1610.992 ; gain = 0.000
Phase 1 Initialization | Checksum: 1f55279f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1f55279f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.057 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1f55279f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1610.992 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1f55279f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.066 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 1f55279f4

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.094 . Memory (MB): peak = 1610.992 ; gain = 0.000
Retarget | Checksum: 1f55279f4
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 27c1888d5

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.115 . Memory (MB): peak = 1610.992 ; gain = 0.000
Constant propagation | Checksum: 27c1888d5
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1610.992 ; gain = 0.000
Phase 5 Sweep | Checksum: 22700bb15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.132 . Memory (MB): peak = 1610.992 ; gain = 0.000
Sweep | Checksum: 22700bb15
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
Phase 6 BUFG optimization | Checksum: 22700bb15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.173 . Memory (MB): peak = 1610.992 ; gain = 0.000
BUFG optimization | Checksum: 22700bb15
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 22700bb15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.177 . Memory (MB): peak = 1610.992 ; gain = 0.000
Shift Register Optimization | Checksum: 22700bb15
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 22700bb15

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.183 . Memory (MB): peak = 1610.992 ; gain = 0.000
Post Processing Netlist | Checksum: 22700bb15
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 2104eaa05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.207 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1610.992 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 2104eaa05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 1610.992 ; gain = 0.000
Phase 9 Finalization | Checksum: 2104eaa05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.219 . Memory (MB): peak = 1610.992 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 2104eaa05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 1610.992 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 2104eaa05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1610.992 ; gain = 0.000

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 2104eaa05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1610.992 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1610.992 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 2104eaa05

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 1610.992 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
27 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:12 ; elapsed = 00:00:13 . Memory (MB): peak = 1610.992 ; gain = 982.508
INFO: [Vivado 12-24828] Executing command : report_drc -file alchitry_top_drc_opted.rpt -pb alchitry_top_drc_opted.pb -rpx alchitry_top_drc_opted.rpx
Command: report_drc -file alchitry_top_drc_opted.rpt -pb alchitry_top_drc_opted.pb -rpx alchitry_top_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Users/littl/Documents/Xilinx/Vivado/2024.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/littl/Documents/GitHub/secret-sauce/50002-lab3-alu-main/build/vivado/alu.runs/impl_1/alchitry_top_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1610.992 ; gain = 0.000
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.012 . Memory (MB): peak = 1610.992 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1610.992 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1610.992 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1610.992 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1610.992 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 1610.992 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/littl/Documents/GitHub/secret-sauce/50002-lab3-alu-main/build/vivado/alu.runs/impl_1/alchitry_top_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1610.992 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 1bad968fb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1610.992 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 14b4f7ef9

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.248 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1e73241ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.639 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1e73241ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.643 . Memory (MB): peak = 1610.992 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 1e73241ba

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.648 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 20dc5707b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.819 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1965a6b92

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.912 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1965a6b92

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.917 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 228520afd

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 21b29a23f

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 17 LUTNM shape to break, 20 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 6, two critical 11, total 17, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 24 nets or LUTs. Breaked 17 LUTs, combined 7 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1123] No candidate cells found for Shift Register to Pipeline optimization
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-1401] No candidate cells found for Shift Register optimization.
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-846] No candidate cells for URAM register optimization found in the design
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1610.992 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |           17  |              7  |                    24  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |           17  |              7  |                    24  |           0  |           9  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 233b73965

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1610.992 ; gain = 0.000
Phase 2.5 Global Place Phase2 | Checksum: 2a4e0edd4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1610.992 ; gain = 0.000
Phase 2 Global Placement | Checksum: 2a4e0edd4

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 24a9d5abc

Time (s): cpu = 00:00:05 ; elapsed = 00:00:03 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 28bec8326

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 29ba6f7c6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 2cd9445f9

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 3.5 Fast Optimization
Phase 3.5 Fast Optimization | Checksum: 28872367b

Time (s): cpu = 00:00:07 ; elapsed = 00:00:05 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 3.6 Small Shape Detail Placement
Phase 3.6 Small Shape Detail Placement | Checksum: 1fbc5d29d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 3.7 Re-assign LUT pins
Phase 3.7 Re-assign LUT pins | Checksum: 28a1acf4d

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 3.8 Pipeline Register Optimization
Phase 3.8 Pipeline Register Optimization | Checksum: 2c593f057

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 3.9 Fast Optimization
Phase 3.9 Fast Optimization | Checksum: 2746ca543

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1610.992 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 2746ca543

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 164c37310

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-3.989 | TNS=-70.832 |
Phase 1 Physical Synthesis Initialization | Checksum: a7de2bad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 1610.992 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 1689ca7cb

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 1610.992 ; gain = 0.000
Phase 4.1.1.1 BUFG Insertion | Checksum: 164c37310

Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=-1.941. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1353b4673

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.992 ; gain = 0.000

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.992 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1353b4673

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1353b4673

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1353b4673

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.992 ; gain = 0.000
Phase 4.3 Placer Reporting | Checksum: 1353b4673

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.992 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1610.992 ; gain = 0.000

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.992 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 18cfdb4cc

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.992 ; gain = 0.000
Ending Placer Task | Checksum: 11ee5ef46

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 1610.992 ; gain = 0.000
72 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:18 ; elapsed = 00:00:16 . Memory (MB): peak = 1610.992 ; gain = 0.000
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_utilization -file alchitry_top_utilization_placed.rpt -pb alchitry_top_utilization_placed.pb
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file alchitry_top_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1610.992 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_io -file alchitry_top_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.065 . Memory (MB): peak = 1610.992 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.008 . Memory (MB): peak = 1610.992 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.218 . Memory (MB): peak = 1610.992 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1610.992 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1610.992 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1610.992 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 1610.992 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.257 . Memory (MB): peak = 1610.992 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/littl/Documents/GitHub/secret-sauce/50002-lab3-alu-main/build/vivado/alu.runs/impl_1/alchitry_top_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.233 . Memory (MB): peak = 1617.816 ; gain = 6.824
INFO: [Vivado_Tcl 4-1435] PhysOpt_Tcl_Interface Runtime Before Starting Physical Synthesis Task | CPU: 0.00s |  WALL: 0.25s
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1617.816 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.941 | TNS=-30.483 |
Phase 1 Physical Synthesis Initialization | Checksum: 156a7f759

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.150 . Memory (MB): peak = 1617.855 ; gain = 0.039
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.941 | TNS=-30.483 |

Phase 2 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
INFO: [Physopt 32-775] End 2 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 2 DSP Register Optimization | Checksum: 156a7f759

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.156 . Memory (MB): peak = 1617.855 ; gain = 0.039

Phase 3 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.941 | TNS=-30.483 |
INFO: [Physopt 32-702] Processed net alu_auto/in32[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net alu_auto/D_a_q_reg_n_0_[0]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net alu_auto/D_a_q_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.931 | TNS=-30.263 |
INFO: [Physopt 32-81] Processed net alu_auto/D_b_q_reg_n_0_[1]. Replicated 2 times.
INFO: [Physopt 32-735] Processed net alu_auto/D_b_q_reg_n_0_[1]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.889 | TNS=-29.339 |
INFO: [Physopt 32-702] Processed net alu_auto/D_b_q_reg_n_0_[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[22]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.878 | TNS=-28.228 |
INFO: [Physopt 32-702] Processed net alu_auto/in37[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net alu_auto/M_alu_out[31].  Re-placed instance alu_auto/D_aluout_q[31]_i_4
INFO: [Physopt 32-735] Processed net alu_auto/M_alu_out[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.851 | TNS=-28.201 |
INFO: [Physopt 32-710] Processed net alu_auto/D_aluout_d[31]. Critical path length was reduced through logic transformation on cell alu_auto/D_aluout_q[31]_i_1_comp.
INFO: [Physopt 32-735] Processed net alu_auto/M_alu_out[31]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.788 | TNS=-28.066 |
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[22]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_auto/D_aluout_q[22]_i_2_n_0. Critical path length was reduced through logic transformation on cell alu_auto/D_aluout_q[22]_i_2_comp.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[29]_i_3_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.780 | TNS=-24.605 |
INFO: [Physopt 32-702] Processed net alu_auto/in37[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_auto/D_aluout_d[30]. Critical path length was reduced through logic transformation on cell alu_auto/D_aluout_q[30]_i_1_comp.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[30]_i_2_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.742 | TNS=-24.567 |
INFO: [Physopt 32-663] Processed net alu_auto/D_aluout_q[30]_i_5_n_0.  Re-placed instance alu_auto/D_aluout_q[30]_i_5
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[30]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.716 | TNS=-24.500 |
INFO: [Physopt 32-710] Processed net alu_auto/D_aluout_d[31]. Critical path length was reduced through logic transformation on cell alu_auto/D_aluout_q[31]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[31]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.675 | TNS=-24.340 |
INFO: [Physopt 32-710] Processed net alu_auto/D_aluout_d[30]. Critical path length was reduced through logic transformation on cell alu_auto/D_aluout_q[30]_i_1_comp_1.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[30]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.556 | TNS=-23.829 |
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_auto/D_aluout_q[31]_i_7_n_0. Critical path length was reduced through logic transformation on cell alu_auto/D_aluout_q[31]_i_7_comp_2.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[31]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.466 | TNS=-23.554 |
INFO: [Physopt 32-710] Processed net alu_auto/D_aluout_q[22]_i_2_n_0. Critical path length was reduced through logic transformation on cell alu_auto/D_aluout_q[22]_i_2_comp_1.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[29]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.327 | TNS=-22.043 |
INFO: [Physopt 32-710] Processed net alu_auto/D_aluout_q[22]_i_2_n_0. Critical path length was reduced through logic transformation on cell alu_auto/D_aluout_q[22]_i_2_comp.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[29]_i_6_n_0_repN_1. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.285 | TNS=-20.514 |
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_13_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_auto/D_aluout_q[31]_i_13_n_0_repN. Critical path length was reduced through logic transformation on cell alu_auto/D_aluout_q[31]_i_13_comp_1.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[31]_i_21_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.279 | TNS=-20.514 |
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net alu_auto/D_aluout_q[29]_i_13_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[29]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_auto/D_aluout_q[29]_i_13_n_0. Critical path length was reduced through logic transformation on cell alu_auto/D_aluout_q[29]_i_13_comp.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[29]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.270 | TNS=-20.316 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[29]_i_14_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.255 | TNS=-19.986 |
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[29]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[29]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[8]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_auto/D_aluout_q[8]_i_6_n_0. Critical path length was reduced through logic transformation on cell alu_auto/D_aluout_q[8]_i_6_comp.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[6]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.252 | TNS=-18.740 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[31]_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.239 | TNS=-18.714 |
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[7]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[8]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[6]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net alu_auto/D_aluout_q[5]_i_6_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[5]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[5]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net alu_auto/D_aluout_q[4]_i_7_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-81] Processed net alu_auto/D_aluout_q[4]_i_7_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[4]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.238 | TNS=-18.692 |
INFO: [Physopt 32-710] Processed net alu_auto/D_aluout_q[5]_i_8_n_0. Critical path length was reduced through logic transformation on cell alu_auto/D_aluout_q[5]_i_8_comp.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[4]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.138 | TNS=-16.492 |
INFO: [Physopt 32-710] Processed net alu_auto/D_aluout_q[6]_i_7_n_0. Critical path length was reduced through logic transformation on cell alu_auto/D_aluout_q[6]_i_7_comp.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[4]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.068 | TNS=-14.952 |
INFO: [Physopt 32-663] Processed net alu_auto/D_b_q_reg_n_0_[0].  Re-placed instance alu_auto/D_b_q_reg[0]
INFO: [Physopt 32-735] Processed net alu_auto/D_b_q_reg_n_0_[0]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.008 | TNS=-13.632 |
INFO: [Physopt 32-702] Processed net alu_auto/D_b_q_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[9]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[9]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[8]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[8]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_auto/D_aluout_q[8]_i_15_n_0. Critical path length was reduced through logic transformation on cell alu_auto/D_aluout_q[8]_i_15_comp.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[8]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-1.006 | TNS=-13.588 |
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[6]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net alu_auto/D_aluout_q[5]_i_7_n_0.  Re-placed instance alu_auto/D_aluout_q[5]_i_7
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[5]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.998 | TNS=-13.412 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 9 pins.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[5]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.976 | TNS=-12.928 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[7]_i_5_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.944 | TNS=-12.224 |
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[6]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_auto/D_aluout_q[6]_i_8_n_0. Critical path length was reduced through logic transformation on cell alu_auto/D_aluout_q[6]_i_8_comp.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[8]_i_18_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.923 | TNS=-11.762 |
INFO: [Physopt 32-663] Processed net alu_auto/D_a_q_reg_n_0_[2].  Re-placed instance alu_auto/D_a_q_reg[2]
INFO: [Physopt 32-735] Processed net alu_auto/D_a_q_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.920 | TNS=-11.696 |
INFO: [Physopt 32-81] Processed net alu_auto/D_a_q_reg_n_0_[2]. Replicated 1 times.
INFO: [Physopt 32-735] Processed net alu_auto/D_a_q_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.904 | TNS=-11.244 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[31]_i_37_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.899 | TNS=-11.234 |
INFO: [Physopt 32-663] Processed net alu_auto/D_a_q_reg_n_0_[7].  Re-placed instance alu_auto/D_a_q_reg[7]
INFO: [Physopt 32-735] Processed net alu_auto/D_a_q_reg_n_0_[7]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.888 | TNS=-10.992 |
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_auto/D_aluout_q[7]_i_5_n_0. Critical path length was reduced through logic transformation on cell alu_auto/D_aluout_q[7]_i_5_comp.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[5]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.878 | TNS=-10.772 |
INFO: [Physopt 32-663] Processed net alu_auto/D_aluout_q[4]_i_8_n_0.  Re-placed instance alu_auto/D_aluout_q[4]_i_8
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[4]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.857 | TNS=-10.430 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[5]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.854 | TNS=-10.364 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[5]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.853 | TNS=-10.222 |
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[5]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_auto/D_aluout_q[5]_i_7_n_0. Critical path length was reduced through logic transformation on cell alu_auto/D_aluout_q[5]_i_7_comp.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[4]_i_10_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.844 | TNS=-10.024 |
INFO: [Physopt 32-663] Processed net alu_auto/D_aluout_q[4]_i_11_n_0.  Re-placed instance alu_auto/D_aluout_q[4]_i_11
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[4]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.778 | TNS=-8.572 |
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[4]_i_10_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_auto/D_aluout_q[4]_i_10_n_0. Critical path length was reduced through logic transformation on cell alu_auto/D_aluout_q[4]_i_10_comp_2.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[4]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.751 | TNS=-7.978 |
INFO: [Physopt 32-81] Processed net alu_auto/D_a_q_reg_n_0_[0]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net alu_auto/D_a_q_reg_n_0_[0]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.748 | TNS=-7.912 |
INFO: [Physopt 32-710] Processed net alu_auto/D_aluout_q[8]_i_9_n_0. Critical path length was reduced through logic transformation on cell alu_auto/D_aluout_q[8]_i_9_comp.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[8]_i_16_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.741 | TNS=-7.758 |
INFO: [Physopt 32-663] Processed net alu_auto/D_aluout_q[5]_i_9_n_0.  Re-placed instance alu_auto/D_aluout_q[5]_i_9
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[5]_i_9_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.731 | TNS=-7.538 |
INFO: [Physopt 32-663] Processed net alu_auto/D_aluout_q[8]_i_20_n_0.  Re-placed instance alu_auto/D_aluout_q[8]_i_20
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[8]_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.728 | TNS=-7.472 |
INFO: [Physopt 32-81] Processed net alu_auto/D_aluout_q[8]_i_20_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[8]_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.723 | TNS=-7.362 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[8]_i_20_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.719 | TNS=-7.274 |
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[4]_i_13_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_d[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/in37[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_b_q_reg_n_0_[1]_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 23 pins.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[31]_i_22_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.582 | TNS=-6.872 |
INFO: [Physopt 32-702] Processed net alu_auto/in32[6]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[22]_i_2_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[29]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[29]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[29]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[29]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[8]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[7]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[8]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[6]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[5]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net alu_auto/D_aluout_q[5]_i_8_n_0.  Re-placed instance alu_auto/D_aluout_q[5]_i_8_comp
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[5]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.576 | TNS=-6.740 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[6]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.572 | TNS=-6.652 |
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[5]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 18 pins.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[4]_i_11_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.541 | TNS=-5.970 |
INFO: [Physopt 32-702] Processed net alu_auto/D_b_q_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[8]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[8]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 22 pins.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[5]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.535 | TNS=-5.838 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[6]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.452 | TNS=-4.012 |
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[4]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 19 pins.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_d[22]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.388 | TNS=-3.741 |
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_d[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.388 | TNS=-3.741 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1626.922 ; gain = 0.000
Phase 3 Critical Path Optimization | Checksum: 15a3046e2

Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 1626.922 ; gain = 9.105

Phase 4 Critical Path Optimization
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.388 | TNS=-3.741 |
INFO: [Physopt 32-702] Processed net alu_auto/in37[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_b_q_reg_n_0_[0]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_24_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_31_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_auto/D_aluout_q[31]_i_31_n_0. Critical path length was reduced through logic transformation on cell alu_auto/D_aluout_q[31]_i_31_comp.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[29]_i_13_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.380 | TNS=-3.585 |
INFO: [Physopt 32-710] Processed net alu_auto/D_aluout_q[31]_i_24_n_0. Critical path length was reduced through logic transformation on cell alu_auto/D_aluout_q[31]_i_24_comp.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[31]_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.371 | TNS=-3.647 |
INFO: [Physopt 32-81] Processed net alu_auto/D_b_q_reg_n_0_[1]_repN. Replicated 1 times.
INFO: [Physopt 32-735] Processed net alu_auto/D_b_q_reg_n_0_[1]_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.369 | TNS=-3.643 |
INFO: [Physopt 32-702] Processed net alu_auto/D_a_q_reg_n_0_[0]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[29]_i_13_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-710] Processed net alu_auto/D_aluout_q[29]_i_13_n_0_repN. Critical path length was reduced through logic transformation on cell alu_auto/D_aluout_q[29]_i_13_comp_2.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[9]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.318 | TNS=-3.554 |
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_30_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[29]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[29]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[8]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[7]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[8]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net alu_auto/D_aluout_q[6]_i_7_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[6]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.310 | TNS=-3.378 |
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[6]_i_7_n_0_repN. Optimizations did not improve timing on the net.
INFO: [Physopt 32-663] Processed net alu_auto/D_aluout_q[5]_i_6_n_0.  Re-placed instance alu_auto/D_aluout_q[5]_i_6
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[5]_i_6_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.304 | TNS=-3.246 |
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[9]_i_12_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-571] Net alu_auto/D_aluout_q[9]_i_14_n_0 was not replicated.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[9]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[8]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 20 pins.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[8]_i_15_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.303 | TNS=-3.224 |
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[7]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[6]_i_5_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[6]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[5]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-81] Processed net alu_auto/D_aluout_q[5]_i_8_n_0. Replicated 1 times.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[5]_i_8_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.275 | TNS=-2.646 |
INFO: [Physopt 32-663] Processed net alu_auto/D_b_q_reg_n_0_[1]_repN_2.  Re-placed instance alu_auto/D_b_q_reg[1]_replica_2
INFO: [Physopt 32-735] Processed net alu_auto/D_b_q_reg_n_0_[1]_repN_2. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.271 | TNS=-2.570 |
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[8]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[8]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 14 pins.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[5]_i_7_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.242 | TNS=-2.019 |
INFO: [Physopt 32-663] Processed net alu_auto/D_a_q_reg_n_0_[2].  Re-placed instance alu_auto/D_a_q_reg[2]
INFO: [Physopt 32-735] Processed net alu_auto/D_a_q_reg_n_0_[2]. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.230 | TNS=-1.815 |
INFO: [Physopt 32-710] Processed net alu_auto/D_aluout_q[5]_i_6_n_0. Critical path length was reduced through logic transformation on cell alu_auto/D_aluout_q[5]_i_6_comp.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[5]_i_8_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.230 | TNS=-1.815 |
INFO: [Physopt 32-663] Processed net alu_auto/D_aluout_q[5]_i_8_n_0_repN.  Re-placed instance alu_auto/D_aluout_q[5]_i_8_comp_1
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[5]_i_8_n_0_repN. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.188 | TNS=-1.300 |
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 21 pins.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[5]_i_4_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.179 | TNS=-1.059 |
INFO: [Physopt 32-702] Processed net alu_auto/D_b_q_reg_n_0_[1]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[6]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[4]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-134] Processed net alu_auto/D_aluout_q[4]_i_15_n_0. Rewiring did not optimize the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[4]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_d[31]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/in37[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_b_q_reg_n_0_[1]_repN_2. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_7_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_22_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_28_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-608] Optimized 1 net.  Swapped 24 pins.
INFO: [Physopt 32-735] Processed net alu_auto/D_aluout_q[31]_i_30_n_0. Optimization improves timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.133 | TNS=-0.919 |
INFO: [Physopt 32-702] Processed net alu_auto/in32[7]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[29]_i_3_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[29]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[29]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[29]_i_13_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[29]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[29]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[31]_i_39_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[8]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[7]_i_6_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[8]_i_9_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[8]_i_16_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[8]_i_14_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[6]_i_8_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[4]_i_11_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_q[4]_i_15_n_0. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net alu_auto/D_aluout_d[23]. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk_IBUF. Optimizations did not improve timing on the net.
INFO: [Physopt 32-702] Processed net clk. Optimizations did not improve timing on the net.
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=-0.133 | TNS=-0.919 |
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 1626.926 ; gain = 0.000
Phase 4 Critical Path Optimization | Checksum: febba52f

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1626.926 ; gain = 9.109
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1626.926 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.133 | TNS=-0.919 |

Summary of Physical Synthesis Optimizations
============================================


-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization   |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-------------------------------------------------------------------------------------------------------------------------------------------------------------
|  DSP Register   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Critical Path  |          1.808  |         29.564  |           11  |              0  |                    66  |           0  |           2  |  00:00:12  |
|  Total          |          1.808  |         29.564  |           11  |              0  |                    66  |           0  |           3  |  00:00:12  |
-------------------------------------------------------------------------------------------------------------------------------------------------------------


Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1626.926 ; gain = 0.000
Ending Physical Synthesis Task | Checksum: 149ca134d

Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1626.926 ; gain = 9.109
INFO: [Common 17-83] Releasing license: Implementation
414 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 1626.926 ; gain = 15.934
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1635.750 ; gain = 0.035
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.217 . Memory (MB): peak = 1637.629 ; gain = 1.879
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1637.629 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 1637.629 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 1637.629 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.006 . Memory (MB): peak = 1637.629 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.251 . Memory (MB): peak = 1637.629 ; gain = 1.879
INFO: [Common 17-1381] The checkpoint 'C:/Users/littl/Documents/GitHub/secret-sauce/50002-lab3-alu-main/build/vivado/alu.runs/impl_1/alchitry_top_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 49da829a ConstDB: 0 ShapeSum: 43ac196d RouteDB: a0815c57
Post Restoration Checksum: NetGraph: b24db9d4 | NumContArr: 584322da | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 28fe2d1e8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1731.695 ; gain = 83.598

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 28fe2d1e8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1731.695 ; gain = 83.598

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 28fe2d1e8

Time (s): cpu = 00:00:23 ; elapsed = 00:00:21 . Memory (MB): peak = 1731.695 ; gain = 83.598
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 220d1026d

Time (s): cpu = 00:00:24 ; elapsed = 00:00:21 . Memory (MB): peak = 1762.191 ; gain = 114.094
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.062  | TNS=0.000  | WHS=-0.111 | THS=-2.582 |


Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 2665
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 2665
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 29d799691

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1762.191 ; gain = 114.094

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 29d799691

Time (s): cpu = 00:00:24 ; elapsed = 00:00:22 . Memory (MB): peak = 1762.191 ; gain = 114.094

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 34584191f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1762.191 ; gain = 114.094
Phase 4 Initial Routing | Checksum: 34584191f

Time (s): cpu = 00:00:25 ; elapsed = 00:00:22 . Memory (MB): peak = 1762.191 ; gain = 114.094
INFO: [Route 35-580] Design has 9 pins with tight setup and hold constraints.

The top 5 pins with tight setup and hold constraints:

+====================+===================+===============================+
| Launch Setup Clock | Launch Hold Clock | Pin                           |
+====================+===================+===============================+
| clk_0              | clk_0             | alu_auto/D_aluout_q_reg[28]/D |
| clk_0              | clk_0             | alu_auto/D_aluout_q_reg[27]/D |
| clk_0              | clk_0             | alu_auto/D_aluout_q_reg[31]/D |
| clk_0              | clk_0             | alu_auto/D_aluout_q_reg[24]/D |
| clk_0              | clk_0             | alu_auto/D_aluout_q_reg[20]/D |
+--------------------+-------------------+-------------------------------+

File with complete list of pins: tight_setup_hold_pins.txt


Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 476
 Number of Nodes with overlaps = 104
 Number of Nodes with overlaps = 53
 Number of Nodes with overlaps = 31
 Number of Nodes with overlaps = 22
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.119 | TNS=-21.563| WHS=N/A    | THS=N/A    |

Phase 5.1 Global Iteration 0 | Checksum: 2af7de018

Time (s): cpu = 00:00:30 ; elapsed = 00:00:26 . Memory (MB): peak = 1795.949 ; gain = 147.852

Phase 5.2 Global Iteration 1
 Number of Nodes with overlaps = 105
 Number of Nodes with overlaps = 24
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 7
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.648 | TNS=-29.054| WHS=N/A    | THS=N/A    |

Phase 5.2 Global Iteration 1 | Checksum: 26bb7cbb5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1795.949 ; gain = 147.852
Phase 5 Rip-up And Reroute | Checksum: 26bb7cbb5

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1795.949 ; gain = 147.852

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1f801daec

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1795.949 ; gain = 147.852
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.115 | TNS=-21.323| WHS=N/A    | THS=N/A    |

 Number of Nodes with overlaps = 0
Phase 6.1 Delay CleanUp | Checksum: 241a82935

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1795.949 ; gain = 147.852

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 241a82935

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1795.949 ; gain = 147.852
Phase 6 Delay and Skew Optimization | Checksum: 241a82935

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1795.949 ; gain = 147.852

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=-1.089 | TNS=-20.751| WHS=0.096  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 2cd5256da

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1795.949 ; gain = 147.852
Phase 7 Post Hold Fix | Checksum: 2cd5256da

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1795.949 ; gain = 147.852

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.745515 %
  Global Horizontal Routing Utilization  = 0.85177 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0


--GLOBAL Congestion:
Utilization threshold used for congestion level computation: 0.85
Congestion Report
North Dir 1x1 Area, Max Cong = 38.7387%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 26.1261%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 36.7647%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 44.1176%, No Congested Regions.

------------------------------
Reporting congestion hotspots
------------------------------
Direction: North
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: South
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: East
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0
Direction: West
----------------
Congested clusters found at Level 0
Effective congestion level: 0 Aspect Ratio: 1 Sparse Ratio: 0

Phase 8 Route finalize | Checksum: 2cd5256da

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1795.949 ; gain = 147.852

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 2cd5256da

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1795.949 ; gain = 147.852

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 287231624

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1795.949 ; gain = 147.852

Phase 11 Post Process Routing
Phase 11 Post Process Routing | Checksum: 287231624

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1795.949 ; gain = 147.852

Phase 12 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=-1.089 | TNS=-20.751| WHS=0.096  | THS=0.000  |

WARNING: [Route 35-328] Router estimated timing not met.
Resolution: For a complete and accurate timing signoff, report_timing_summary must be run after route_design. Alternatively, route_design can be run with the -timing_summary option to enable a complete timing signoff at the end of route_design.
Phase 12 Post Router Timing | Checksum: 287231624

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1795.949 ; gain = 147.852
Total Elapsed time in route_design: 28.04 secs

Phase 13 Post-Route Event Processing
Phase 13 Post-Route Event Processing | Checksum: 9a35e4b4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1795.949 ; gain = 147.852
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: 9a35e4b4

Time (s): cpu = 00:00:32 ; elapsed = 00:00:28 . Memory (MB): peak = 1795.949 ; gain = 147.852

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
430 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:33 ; elapsed = 00:00:29 . Memory (MB): peak = 1795.949 ; gain = 158.320
INFO: [Vivado 12-24828] Executing command : report_drc -file alchitry_top_drc_routed.rpt -pb alchitry_top_drc_routed.pb -rpx alchitry_top_drc_routed.rpx
Command: report_drc -file alchitry_top_drc_routed.rpt -pb alchitry_top_drc_routed.pb -rpx alchitry_top_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/littl/Documents/GitHub/secret-sauce/50002-lab3-alu-main/build/vivado/alu.runs/impl_1/alchitry_top_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file alchitry_top_methodology_drc_routed.rpt -pb alchitry_top_methodology_drc_routed.pb -rpx alchitry_top_methodology_drc_routed.rpx
Command: report_methodology -file alchitry_top_methodology_drc_routed.rpt -pb alchitry_top_methodology_drc_routed.pb -rpx alchitry_top_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/littl/Documents/GitHub/secret-sauce/50002-lab3-alu-main/build/vivado/alu.runs/impl_1/alchitry_top_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -report_unconstrained -file alchitry_top_timing_summary_routed.rpt -pb alchitry_top_timing_summary_routed.pb -rpx alchitry_top_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
CRITICAL WARNING: [Timing 38-282] The design failed to meet the timing requirements. Please see the timing summary report for details on the timing violations.
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_route_status -file alchitry_top_route_status.rpt -pb alchitry_top_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file alchitry_top_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_power -file alchitry_top_power_routed.rpt -pb alchitry_top_power_summary_routed.pb -rpx alchitry_top_power_routed.rpx
Command: report_power -file alchitry_top_power_routed.rpt -pb alchitry_top_power_summary_routed.pb -rpx alchitry_top_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
447 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file alchitry_top_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file alchitry_top_bus_skew_routed.rpt -pb alchitry_top_bus_skew_routed.pb -rpx alchitry_top_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:18 ; elapsed = 00:00:10 . Memory (MB): peak = 1840.172 ; gain = 44.223
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1840.301 ; gain = 0.023
Wrote PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.221 . Memory (MB): peak = 1842.160 ; gain = 1.859
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1842.160 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 1842.160 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.007 . Memory (MB): peak = 1842.160 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 1842.160 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.292 . Memory (MB): peak = 1842.160 ; gain = 1.859
INFO: [Common 17-1381] The checkpoint 'C:/Users/littl/Documents/GitHub/secret-sauce/50002-lab3-alu-main/build/vivado/alu.runs/impl_1/alchitry_top_routed.dcp' has been generated.
Command: write_bitstream -force alchitry_top.bit -bin_file
Attempting to get a license for feature 'Implementation' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a35t'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado 12-3199] DRC finished with 0 Errors
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 2 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Bitstream compression saved 12201632 bits.
Writing bitstream ./alchitry_top.bit...
Writing bitstream ./alchitry_top.bin...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
462 Infos, 1 Warnings, 1 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:20 ; elapsed = 00:00:14 . Memory (MB): peak = 2339.801 ; gain = 497.641
INFO: [Common 17-206] Exiting Vivado at Tue Mar 18 15:06:56 2025...
