Info: Start Nativelink Simulation process

========= EDA Simulation Settings =====================

Sim Mode              :  RTL
Family                :  stratixv
Quartus root          :  /home/grads/m/maccoy.merrell/altera_std/16.0/quartus/linux64/
Quartus sim root      :  /home/grads/m/maccoy.merrell/altera_std/16.0/quartus/eda/sim_lib
Simulation Tool       :  modelsim
Simulation Language   :  verilog
Simulation Mode       :  GUI
Sim Output File       :  
Sim SDF file          :  
Sim dir               :  simulation/modelsim

=======================================================

Info: Starting NativeLink simulation with ModelSim software
Sourced NativeLink script /home/grads/m/maccoy.merrell/altera_std/16.0/quartus/common/tcl/internal/nativelink/modelsim.tcl
Warning: File PCIe_Mem_run_msim_rtl_verilog.do already exists - backing up current file as PCIe_Mem_run_msim_rtl_verilog.do.bak3
Info: Spawning ModelSim Simulation software 
