________________________________________________________________________
                       VPR - The Next Generation                        
                     Version 0.A15.0 (Linux X86/64)                     
            This is free open source code under MIT license.            
________________________________________________________________________

VPR FPGA Placement and Routing.
Version: Version 6.1 Internal Release
Compiled: Apr 23 2013.
Original VPR by V. Betz.
Timing-driven placement enhancements by A. Marquardt.
Single-drivers enhancements by Andy Ye with additions by.
Mark Fang, Jason Luu, Ted Campbell
Heterogeneous stucture support by Jason Luu and Ted Campbell.
T-VPack clustering integration by Jason Luu.
Area-driven AAPack added by Jason Luu.
This is free open source code under MIT license.

Architecture file: vpr_5_8_12_12_120_x10_y10.xml
Circuit name: multi_consumer.blif

Building complex block graph.
WARNING(1): io[0].clock[0] unconnected pin in architecture.
Loop for doall = 0, init_parse took 0 seconds.
Loop for doall = 0 took 0 seconds.
Loop for doall = 1, init_parse took 0.01 seconds.
Loop for doall = 1 took 0 seconds.
Swept away 2 nets with no fanout.
WARNING(2): logical_block top^clock #0 has no fanout.
Removing input.
WARNING(3): logical_block top^rst #1 has no fanout.
Removing input.
0 unconnected blocks in input netlist.
Removed 3 LUT buffers.
Sweeped away 5 nodes.
BLIF circuit stats:
	0 LUTs of size 0
	4 LUTs of size 1
	12 LUTs of size 2
	15 LUTs of size 3
	22 LUTs of size 4
	17 LUTs of size 5
	16 of type input
	64 of type output
	0 of type latch
	70 of type names
Timing analysis: ON
Circuit netlist file: multi_consumer.net
Circuit placement file: multi_consumer.place
Circuit routing file: multi_consumer.route
Circuit SDC file: /users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/multi_consumer.sdc
Operation: RUN_FLOW

Packer: ENABLED
Placer: ENABLED
Router: ENABLED
PackerOpts.allow_early_exit: FALSE
PackerOpts.allow_unrelated_clustering: TRUE
PackerOpts.alpha_clustering: 0.750000
PackerOpts.aspect: 1.000000
PackerOpts.beta_clustering: 0.900000
PackerOpts.block_delay: 0.000000
PackerOpts.cluster_seed_type: TIMING
PackerOpts.connection_driven: TRUE
PackerOpts.global_clocks: TRUE
PackerOpts.hill_climbing_flag: FALSE
PackerOpts.inter_cluster_net_delay: 1.000000
PackerOpts.intra_cluster_net_delay: 0.000000
PackerOpts.recompute_timing_after: 32767
PackerOpts.sweep_hanging_nets_and_inputs: TRUE
PackerOpts.timing_driven: TRUE

PlacerOpts.place_freq: PLACE_ONCE
PlacerOpts.place_algorithm: PATH_TIMING_DRIVEN_PLACE
PlacerOpts.pad_loc_type: FREE
PlacerOpts.place_cost_exp: 1.000000
PlacerOpts.inner_loop_recompute_divider: 0
PlacerOpts.recompute_crit_iter: 1
PlacerOpts.timing_tradeoff: 0.500000
PlacerOpts.td_place_exp_first: 1.000000
PlacerOpts.td_place_exp_last: 8.000000
PlaceOpts.seed: 1
AnnealSched.type: AUTO_SCHED
AnnealSched.inner_num: 10.000000

RouterOpts.route_type: DETAILED
RouterOpts.router_algorithm: TIMING_DRIVEN
RouterOpts.base_cost_type: DELAY_NORMALIZED
RouterOpts.fixed_channel_width: 120
RouterOpts.acc_fac: 1.000000
RouterOpts.bb_factor: 3
RouterOpts.bend_cost: 0.000000
RouterOpts.first_iter_pres_fac: 0.500000
RouterOpts.initial_pres_fac: 0.500000
RouterOpts.pres_fac_mult: 1.300000
RouterOpts.max_router_iterations: 50
RouterOpts.astar_fac: 1.200000
RouterOpts.criticality_exp: 1.000000
RouterOpts.max_criticality: 0.990000

RoutingArch.directionality: UNI_DIRECTIONAL
RoutingArch.switch_block_type: WILTON
RoutingArch.Fs: 3

Initialize packing.
Begin packing 'multi_consumer.pre-vpr.blif'.

After removing unused inputs...
	total blocks: 150, total nets: 86, total inputs: 16, total outputs: 64
Begin prepacking.
Finish prepacking.
Using inter-cluster delay: 1.204e-09

SDC file '/users/hjliu/Project/open-fpga-complete/vtr/vtr_flow/sdc/multi_consumer.sdc' blank or not found.

Defaulting to: constrain all 0 inputs and 0 outputs on a virtual external clock.
Optimize this virtual clock to run as fast as possible.
Not enough resources expand FPGA size to x = 2 y = 2.
Complex block 0: cb.n101, type: clb
	.......
Passed route at end.
Complex block 1: cb.top^d_in~2, type: io
	
Passed route at end.
Complex block 2: cb.top^d_in~3, type: io
	
Passed route at end.
Complex block 3: cb.top^d_in~4, type: io
	
Passed route at end.
Complex block 4: cb.top^d_in~5, type: io
	
Passed route at end.
Complex block 5: cb.top^d_in~6, type: io
	
Passed route at end.
Complex block 6: cb.n108, type: clb
	.......
Passed route at end.
Complex block 7: cb.n145, type: clb
	.......
Passed route at end.
Complex block 8: cb.out:top^d_out_4~14, type: io
	
Passed route at end.
Complex block 9: cb.out:top^d_out_7~15, type: io
	
Passed route at end.
Complex block 10: cb.out:top^d_out_1~12, type: io
	
Passed route at end.
Complex block 11: cb.out:top^d_out_7~14, type: io
	
Passed route at end.
Complex block 12: cb.out:top^d_out_2~15, type: io
	
Passed route at end.
Complex block 13: cb.out:top^d_out_1~15, type: io
	
Passed route at end.
Complex block 14: cb.out:top^d_out_2~13, type: io
	
Passed route at end.
Complex block 15: cb.out:top^d_out_4~15, type: io
	
Passed route at end.
Complex block 16: cb.out:top^d_out_2~14, type: io
	
Passed route at end.
Complex block 17: cb.out:top^d_out_1~13, type: io
	
Passed route at end.
Complex block 18: cb.out:top^d_out_1~14, type: io
	
Passed route at end.
Complex block 19: cb.out:top^d_out_4~13, type: io
	
Passed route at end.
Complex block 20: cb.out:top^d_out_7~13, type: io
	
Passed route at end.
Complex block 21: cb.top^d_out_2~14, type: clb
	.......
Passed route at end.
Complex block 22: cb.top^d_in~1, type: io
	
Passed route at end.
Complex block 23: cb.top^d_in~0, type: io
	
Passed route at end.
Complex block 24: cb.top^d_in~8, type: io
	
Passed route at end.
Complex block 25: cb.top^d_in~7, type: io
	
Passed route at end.
Complex block 26: cb.top^d_in~9, type: io
	
Passed route at end.
Complex block 27: cb.top^d_in~10, type: io
	
Passed route at end.
Complex block 28: cb.out:top^d_out_2~10, type: io
	
Passed route at end.
Not enough resources expand FPGA size to x = 3 y = 3.
Complex block 29: cb.top^d_out_2~10, type: clb
	.......
Passed route at end.
Complex block 30: cb.out:top^d_out_7~10, type: io
	
Passed route at end.
Complex block 31: cb.out:top^d_out_1~11, type: io
	
Passed route at end.
Complex block 32: cb.out:top^d_out_1~10, type: io
	
Passed route at end.
Complex block 33: cb.out:top^d_out_2~12, type: io
	
Passed route at end.
Complex block 34: cb.out:top^d_out_2~11, type: io
	
Passed route at end.
Complex block 35: cb.out:top^d_out_4~12, type: io
	
Passed route at end.
Complex block 36: cb.out:top^d_out_4~11, type: io
	
Passed route at end.
Complex block 37: cb.out:top^d_out_7~12, type: io
	
Passed route at end.
Complex block 38: cb.out:top^d_out_7~11, type: io
	
Passed route at end.
Complex block 39: cb.out:top^d_out_7~9, type: io
	
Passed route at end.
Complex block 40: cb.top^d_out_7~12, type: clb
	.......
Passed route at end.
Complex block 41: cb.out:top^d_out_1~9, type: io
	
Passed route at end.
Complex block 42: cb.out:top^d_out_1~8, type: io
	
Passed route at end.
Complex block 43: cb.out:top^d_out_2~9, type: io
	
Passed route at end.
Complex block 44: cb.top^d_in~12, type: io
	
Passed route at end.
Complex block 45: cb.top^d_in~11, type: io
	
Passed route at end.
Complex block 46: cb.out:top^d_out_4~10, type: io
	
Passed route at end.
Complex block 47: cb.out:top^d_out_7~7, type: io
	
Passed route at end.
Complex block 48: cb.out:top^d_out_7~6, type: io
	
Passed route at end.
Complex block 49: cb.out:top^d_out_7~5, type: io
	
Passed route at end.
Complex block 50: cb.out:top^d_out_7~8, type: io
	
Passed route at end.
Complex block 51: cb.top^d_out_7~8, type: clb
	.......
Passed route at end.
Complex block 52: cb.out:top^d_out_4~9, type: io
	
Passed route at end.
Complex block 53: cb.out:top^d_out_4~7, type: io
	
Passed route at end.
Complex block 54: cb.out:top^d_out_4~8, type: io
	
Passed route at end.
Complex block 55: cb.out:top^d_out_4~6, type: io
	
Passed route at end.
Complex block 56: cb.out:top^d_out_1~7, type: io
	
Passed route at end.
Complex block 57: cb.out:top^d_out_1~6, type: io
	
Passed route at end.
Complex block 58: cb.out:top^d_out_1~5, type: io
	
Passed route at end.
Complex block 59: cb.out:top^d_out_2~8, type: io
	
Passed route at end.
Complex block 60: cb.out:top^d_out_2~7, type: io
	
Passed route at end.
Complex block 61: cb.out:top^d_out_2~6, type: io
	
Passed route at end.
Complex block 62: cb.top^d_out_1~6, type: clb
	.......
Passed route at end.
Complex block 63: cb.out:top^d_out_1~4, type: io
	
Passed route at end.
Complex block 64: cb.top^d_out_1~4, type: clb
	.....
Passed route at end.
Complex block 65: cb.top^d_in~14, type: io
	
Passed route at end.
Complex block 66: cb.top^d_in~13, type: io
	
Passed route at end.
Complex block 67: cb.out:top^d_out_2~5, type: io
	
Passed route at end.
Complex block 68: cb.out:top^d_out_7~4, type: io
	
Passed route at end.
Complex block 69: cb.out:top^d_out_2~4, type: io
	
Passed route at end.
Complex block 70: cb.out:top^d_out_4~5, type: io
	
Passed route at end.
Complex block 71: cb.out:top^d_out_1~3, type: io
	
Passed route at end.
Complex block 72: cb.out:top^d_out_7~3, type: io
	
Passed route at end.
Complex block 73: cb.top^d_in~15, type: io
	
Passed route at end.
Complex block 74: cb.out:top^d_out_4~4, type: io
	
Passed route at end.
Complex block 75: cb.out:top^d_out_2~3, type: io
	
Passed route at end.
Complex block 76: cb.out:top^d_out_1~2, type: io
	
Passed route at end.
Complex block 77: cb.out:top^d_out_7~2, type: io
	
Passed route at end.
Complex block 78: cb.out:top^d_out_4~3, type: io
	
Passed route at end.
Complex block 79: cb.out:top^d_out_2~2, type: io
	
Passed route at end.
Complex block 80: cb.out:top^d_out_7~1, type: io
	
Passed route at end.
Complex block 81: cb.out:top^d_out_1~1, type: io
	
Passed route at end.
Complex block 82: cb.out:top^d_out_4~2, type: io
	
Passed route at end.
Complex block 83: cb.out:top^d_out_1~0, type: io
	
Passed route at end.
Complex block 84: cb.out:top^d_out_7~0, type: io
	
Passed route at end.
Complex block 85: cb.out:top^d_out_2~1, type: io
	
Passed route at end.
Complex block 86: cb.out:top^d_out_4~1, type: io
	
Passed route at end.
Complex block 87: cb.out:top^d_out_4~0, type: io
	
Passed route at end.
Complex block 88: cb.out:top^d_out_2~0, type: io
	
Passed route at end.
	<EMPTY>: # blocks: 0, average # input + clock pins used: 0, average # output pins used: 0
	io: # blocks: 80, average # input + clock pins used: 0.8, average # output pins used: 0.2
	clb: # blocks: 9, average # input + clock pins used: 9.88889, average # output pins used: 7.44444
Absorbed logical nets 3 out of 86 nets, 83 nets not absorbed.

Netlist conversion complete.

Packing took 0.05 seconds.
Packing completed.
Begin parsing packed FPGA netlist file.
Finished parsing packed FPGA netlist file.
Netlist generated from file 'multi_consumer.net'.

Netlist num_nets: 83
Netlist num_blocks: 89
Netlist <EMPTY> blocks: 0.
Netlist clb blocks: 9.
Netlist inputs pins: 16
Netlist output pins: 64

The circuit will be mapped into a 10 x 10 array of clbs.

Resource usage...
	Netlist      0	blocks of type: <EMPTY>
	Architecture 4	blocks of type: <EMPTY>
	Netlist      80	blocks of type: io
	Architecture 320	blocks of type: io
	Netlist      9	blocks of type: clb
	Architecture 100	blocks of type: clb

Computing delta_io_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_io_to_clb lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_io lookup matrix, may take a few seconds, please wait...
Computing delta_clb_to_clb lookup matrix, may take a few seconds, please wait...

There are 153 point to point connections in this circuit.

Initial placement cost: 0.97495 bb_cost: 10.0935 td_cost: 3.84208e-08 delay_cost: 6.8053e-08

--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
        T      Cost  Av BB Cost  Av TD Cost  Av Tot Del  P to P Del    d_max  Ac Rate Std Dev R limit     Exp Tot Moves   Alpha
--------- --------- ----------- ----------- ----------- ----------- -------- -------- ------- ------- ------- --------- -------
  0.24797   0.96388     9.80067 4.56639e-08 6.58796e-08 4.44791e-10   2.4473   0.9947  0.0332 11.0000  1.0000      3973  0.5000
  0.12399    1.0286      9.7517 4.24389e-08 6.57129e-08 4.27143e-10   2.5473   0.9834  0.0324 11.0000  1.0000      7946  0.5000
  0.06199    0.9928     9.74407 4.18753e-08 6.59669e-08 4.20608e-10   2.6473   0.9706  0.0315 11.0000  1.0000     11919  0.5000
  0.03100   0.98318     9.45084 4.08337e-08 6.49253e-08 4.29757e-10   2.6473   0.9366  0.0346 11.0000  1.0000     15892  0.9000
  0.02790    1.0386      9.3694 4.45931e-08 6.44886e-08 4.15378e-10   2.2473   0.9351  0.0371 11.0000  1.0000     19865  0.9000
  0.02511    1.0313       9.369 4.41408e-08  6.4786e-08 4.18646e-10   2.3473   0.9192  0.0363 11.0000  1.0000     23838  0.9000
  0.02260    0.9927     9.31036 4.24924e-08 6.41445e-08 4.23876e-10   2.4473   0.9081  0.0300 11.0000  1.0000     27811  0.9000
  0.02034   0.96495     9.32761 4.36887e-08 6.46723e-08 4.29759e-10   2.4473   0.9200  0.0296 11.0000  1.0000     31784  0.9000
  0.01830   0.99184     9.09122 4.24009e-08 6.39918e-08 4.22568e-10   2.4473   0.9041  0.0285 11.0000  1.0000     35757  0.9000
  0.01647   0.95915      9.0302 4.01156e-08 6.39577e-08 4.31719e-10   2.6473   0.8940  0.0292 11.0000  1.0000     39730  0.9000
  0.01483   0.95923     9.09295 4.32922e-08 6.38402e-08 4.22568e-10   2.4473   0.8877  0.0274 11.0000  1.0000     43703  0.9000
  0.01334   0.91694     9.00835 3.95511e-08  6.3816e-08 4.38907e-10   2.7473   0.8711  0.0278 11.0000  1.0000     47676  0.9000
  0.01201    1.0014     8.78767 4.25033e-08 6.30899e-08   4.193e-10   2.3473   0.8422  0.0276 11.0000  1.0000     51649  0.9000
  0.01081   0.98377     8.59075 4.01118e-08 6.25348e-08 4.12764e-10   2.4473   0.8369  0.0263 11.0000  1.0000     55622  0.9000
  0.00973   0.96493     8.71275 4.27763e-08 6.25996e-08 4.16033e-10   2.3473   0.8445  0.0214 11.0000  1.0000     59595  0.9000
  0.00875   0.98977     8.52326 3.83673e-08 6.18004e-08 4.00999e-10   2.5473   0.7873  0.0206 11.0000  1.0000     63568  0.9500
  0.00832   0.95764     8.64344 3.99793e-08 6.22407e-08 4.26483e-10   2.5038   0.8082  0.0217 11.0000  1.0000     67541  0.9000
  0.00748   0.99599     8.55369 4.10727e-08 6.19439e-08 4.08843e-10   2.3473   0.7788  0.0259 11.0000  1.0000     71514  0.9500
  0.00711   0.96478     8.18117 3.93598e-08 6.07561e-08 4.14725e-10   2.4473   0.7420  0.0276 11.0000  1.0000     75487  0.9500
  0.00676   0.96623     8.03522 4.13589e-08 6.07615e-08 4.06881e-10   2.3473   0.7566  0.0204 11.0000  1.0000     79460  0.9500
  0.00642    1.0047     8.09969 4.20939e-08 6.07308e-08 3.99692e-10   2.2473   0.7294  0.0190 11.0000  1.0000     83433  0.9500
  0.00610   0.97319     8.11977 3.85912e-08 6.02479e-08 4.02307e-10   2.4473   0.7189  0.0190 11.0000  1.0000     87406  0.9500
  0.00579     1.026     8.06313 4.22761e-08 6.02709e-08 3.81392e-10   2.1473   0.7113  0.0295 11.0000  1.0000     91379  0.9500
  0.00550    1.0005     8.16705 4.00929e-08 6.13372e-08 3.97078e-10   2.3473   0.7350  0.0166 11.0000  1.0000     95352  0.9500
  0.00523    1.0001     7.83601 4.19103e-08 5.91631e-08 3.87927e-10   2.1473   0.6418  0.0289 11.0000  1.0000     99325  0.9500
  0.00497   0.97086     7.33365 3.68329e-08 5.54463e-08 3.78777e-10   2.3473   0.5615  0.0321 11.0000  1.0000    103298  0.9500
  0.00472    1.0297     7.26971 3.54628e-08 5.58787e-08 3.59823e-10   2.3473   0.5651  0.0276 11.0000  1.0000    107271  0.9500
  0.00448    1.0059      7.1196 3.36151e-08 5.49311e-08 3.56555e-10   2.4473   0.5422  0.0249 11.0000  1.0000    111244  0.9500
  0.00426   0.96538     6.52655 3.23196e-08 5.00237e-08  3.3368e-10   2.2473   0.4369  0.0380 11.0000  1.0000    115217  0.9500
  0.00404   0.98272     6.40571 2.96423e-08 4.87901e-08 3.24529e-10   2.2473   0.4450  0.0334 10.9664  1.0235    119190  0.9500
  0.00384   0.97019     6.34305 3.18547e-08 4.85621e-08 3.22568e-10   2.1473   0.3836  0.0258 11.0000  1.0000    123163  0.9500
  0.00365   0.91942     6.11683 2.60067e-08 4.73917e-08 3.29758e-10   2.1473   0.4178  0.0315 10.3795  1.4344    127136  0.9500
  0.00347   0.94491      6.2919 2.63089e-08 4.74816e-08 3.14725e-10   2.0394   0.4060  0.0348 10.1493  1.5955    131109  0.9500
  0.00329   0.97229     6.09346  2.0749e-08  4.5726e-08 3.02307e-10   2.1473   0.3803  0.0329  9.8041  1.8371    135082  0.9500
  0.00313    0.9429     5.41367 1.93638e-08 4.44311e-08 2.94464e-10   1.9473   0.3275  0.0367  9.2190  2.2467    139055  0.9500
  0.00297   0.95425     5.26252 1.17843e-08 4.37301e-08 2.86621e-10   2.1473   0.3126  0.0210  8.1815  2.9730    143028  0.9500
  0.00282   0.95103      5.1054 1.25171e-08 4.24063e-08 2.80085e-10   1.9394   0.3149  0.0235  7.1392  3.7025    147001  0.9500
  0.00268   0.90489     4.97143 8.14767e-09 4.20497e-08 2.80738e-10   2.0473   0.3521  0.0284  6.2459  4.3278    150974  0.9500
  0.00255    0.9471     4.77839 8.95948e-09 4.06969e-08 2.76163e-10   1.8394   0.3635  0.0251  5.6971  4.7120    154947  0.9500
  0.00242   0.96002     4.76424 9.51576e-09 4.06527e-08 2.70281e-10   1.8038   0.3322  0.0174  5.2610  5.0173    158920  0.9500
  0.00230    0.9098     4.55831 7.35261e-09 4.01827e-08  2.6113e-10   1.8394   0.3559  0.0290  4.6941  5.4141    162893  0.9500
  0.00219   0.88197      4.4014 5.28677e-09 4.02387e-08 2.73549e-10   2.0394   0.3677  0.0302  4.2993  5.6905    166866  0.9500
  0.00208   0.90604     4.15473 7.36943e-09 3.84053e-08  2.6047e-10   1.8038   0.3889  0.0194  3.9886  5.9080    170839  0.9500
  0.00197   0.93571     4.03367   7.814e-09 3.84445e-08 2.56555e-10   1.7473   0.3635  0.0280  3.7847  6.0507    174812  0.9500
  0.00187   0.95117     3.88073 6.24864e-09  3.7698e-08  2.4283e-10   1.7473   0.3375  0.0134  3.4950  6.2535    178785  0.9500
  0.00178    0.9616     3.77264 6.95697e-09 3.71413e-08 2.45444e-10   1.7473   0.3093  0.0210  3.1369  6.5042    182758  0.9500
  0.00169   0.99078      3.7472 6.58917e-09 3.72933e-08 2.36294e-10   1.6473   0.3889  0.0175  2.7270  6.7911    186731  0.9500
  0.00161   0.98555     3.65838 6.32741e-09 3.65671e-08 2.31059e-10   1.6473   0.3629  0.0089  2.5876  6.8887    190704  0.9500
  0.00153   0.96653     3.59967 7.18938e-09  3.6574e-08 2.40216e-10   1.6473   0.3438  0.0101  2.3882  7.0283    194677  0.9500
  0.00145   0.98719      3.5473 6.00605e-09 3.59293e-08 2.36294e-10   1.6473   0.3390  0.0078  2.1585  7.1890    198650  0.9500
  0.00138   0.99084     3.59314 6.18659e-09 3.63119e-08 2.37595e-10   1.6473   0.4103  0.0090  1.9406  7.3416    202623  0.9500
  0.00131   0.94625      3.5666 6.95571e-09 3.65111e-08 2.49366e-10   1.6473   0.3841  0.0117  1.8829  7.3820    206596  0.9500
  0.00124   0.99079     3.51314 6.05386e-09 3.59508e-08 2.34327e-10   1.6473   0.3778  0.0079  1.7776  7.4557    210569  0.9500
  0.00118   0.98023     3.55806 6.28125e-09 3.57561e-08 2.32366e-10   1.6473   0.3773  0.0075  1.6670  7.5331    214542  0.9500
  0.00112   0.98594     3.48279 5.78368e-09 3.54252e-08 2.33026e-10   1.6473   0.3557  0.0056  1.5625  7.6062    218515  0.9500
  0.00107   0.97302     3.49392 6.14234e-09 3.50613e-08 2.37601e-10   1.6473   0.3514  0.0080  1.4307  7.6985    222488  0.9500
  0.00101   0.98294     3.46018 5.56474e-09 3.51887e-08 2.23869e-10   1.6473   0.3300  0.0070  1.3039  7.7873    226461  0.9500
  0.00096   0.99541     3.45105 5.30333e-09 3.58179e-08 2.25183e-10   1.6473   0.3232  0.0080  1.1605  7.8877    230434  0.9500
  0.00091   0.98242     3.40285 5.34041e-09 3.52174e-08 2.28451e-10   1.6473   0.3207  0.0070  1.0249  7.9826    234407  0.9500
  0.00087   0.99094     3.34606 5.24662e-09 3.51103e-08 2.28438e-10   1.6473   0.2960  0.0054  1.0000  8.0000    238380  0.9500
  0.00082   0.96977     3.34563 5.62156e-09 3.49506e-08 2.40216e-10   1.6473   0.2683  0.0080  1.0000  8.0000    242353  0.9500
  0.00078    0.9727     3.32937 5.48256e-09 3.53691e-08  2.2779e-10   1.6473   0.2718  0.0095  1.0000  8.0000    246326  0.9500
  0.00074    0.9956      3.2858 5.45347e-09 3.49179e-08 2.24529e-10   1.6473   0.2492  0.0047  1.0000  8.0000    250299  0.9500
  0.00071   0.98281     3.24834 5.58668e-09 3.47977e-08 2.24529e-10   1.6473   0.2177  0.0077  1.0000  8.0000    254272  0.9500
  0.00067   0.99985     3.22754 5.38482e-09 3.44517e-08 2.22562e-10   1.6473   0.2104  0.0046  1.0000  8.0000    258245  0.9500
  0.00064   0.99486     3.25895 5.29806e-09 3.45323e-08 2.24523e-10   1.6473   0.2328  0.0043  1.0000  8.0000    262218  0.9500
  0.00061   0.99694      3.2195 5.33525e-09 3.46108e-08  2.2649e-10   1.6473   0.1885  0.0041  1.0000  8.0000    266191  0.9500
  0.00058    0.9922     3.25467 5.25458e-09 3.47021e-08 2.31719e-10   1.6473   0.1898  0.0034  1.0000  8.0000    270164  0.9500
  0.00055   0.98605     3.24599 5.38698e-09 3.42499e-08  2.2583e-10   1.6473   0.1759  0.0057  1.0000  8.0000    274137  0.9500
  0.00052   0.99025     3.21276 5.32778e-09 3.43449e-08 2.24523e-10   1.6473   0.1513  0.0029  1.0000  8.0000    278110  0.9500
  0.00049   0.99388     3.19577  5.3341e-09 3.42883e-08 2.23876e-10   1.6473   0.1377  0.0037  1.0000  8.0000    282083  0.8000
  0.00040   0.99519     3.17774 5.30853e-09 3.46626e-08 2.19301e-10   1.6473   0.1050  0.0030  1.0000  8.0000    286056  0.8000
  0.00032   0.99448     3.16416 5.35138e-09 3.47168e-08 2.24529e-10   1.6473   0.0949  0.0021  1.0000  8.0000    290029  0.8000
  0.00025   0.98539     3.14643 5.47911e-09 3.39885e-08 2.28444e-10   1.6473   0.0727  0.0034  1.0000  8.0000    294002  0.8000
  0.00020   0.99467     3.13334 5.08143e-09 3.40047e-08 2.23876e-10   1.6473   0.0659  0.0020  1.0000  8.0000    297975  0.8000
  0.00016   0.99809     3.11586 5.09099e-09  3.3421e-08 2.17333e-10   1.6473   0.0388  0.0007  1.0000  8.0000    301948  0.8000
  0.00013   0.99676     3.11882 5.07791e-09 3.33681e-08  2.1864e-10   1.6473   0.0320  0.0015  1.0000  8.0000    305921  0.8000
  0.00010   0.99784     3.11197 5.07476e-09 3.33995e-08 2.19954e-10   1.6473   0.0244  0.0008  1.0000  8.0000    309894  0.8000
  0.00008   0.99655      3.1131 5.10623e-09 3.31025e-08  2.1864e-10   1.6473   0.0199  0.0009  1.0000  8.0000    313867  0.8000
  0.00007   0.99772     3.11197  5.0636e-09 3.34465e-08 2.17987e-10   1.6473   0.0272  0.0006  1.0000  8.0000    317840  0.8000
  0.00000   0.99523     3.11197 5.07805e-09 3.28295e-08 2.21261e-10            0.0058  0.0011  1.0000  8.0000    321813

BB estimate of min-dist (placement) wirelength: 311
bb_cost recomputed from scratch: 3.11197
timing_cost recomputed from scratch: 5.06633e-09
delay_cost recomputed from scratch: 3.2851e-08

Completed placement consistency check successfully.

Swaps called: 321902

Placement estimated critical path delay: 1.64733 ns
Placement cost: 0.994081, bb_cost: 3.11197, td_cost: 5.06633e-09, delay_cost: 3.2851e-08
Placement total # of swap attempts: 321902
	Swap reject rate: 0
	Swap accept rate: 0
	Swap abort rate: 0
Placement took 0.63 seconds.
Build rr_graph took 0.21 seconds.
Confirming Router Algorithm: TIMING_DRIVEN.

Routing iteration: 1
Wire length after first iteration 678, total available wire length 26400, ratio 0.0256818
Critical path: 1.94733 ns
Routing iteration took 0 seconds.

Routing iteration: 2
Critical path: 1.94733 ns
Routing iteration took 0.01 seconds.

Routing iteration: 3
Critical path: 1.94733 ns
Routing iteration took 0 seconds.

Routing iteration: 4
Critical path: 1.94733 ns
Routing iteration took 0 seconds.

Routing iteration: 5
Critical path: 1.94733 ns
Routing iteration took 0 seconds.

Routing iteration: 6
Critical path: 1.94733 ns
Routing iteration took 0.01 seconds.

Routing iteration: 7
Critical path: 1.94733 ns
Routing iteration took 0 seconds.

Routing iteration: 8
Critical path: 1.94733 ns
Routing iteration took 0 seconds.

Routing iteration: 9
Critical path: 1.94733 ns
Routing iteration took 0 seconds.

Routing iteration: 10
Critical path: 1.94733 ns
Routing iteration took 0 seconds.

Routing iteration: 11
Critical path: 1.94733 ns
Routing iteration took 0.01 seconds.

Routing iteration: 12
Critical path: 1.94733 ns
Routing iteration took 0 seconds.

Routing iteration: 13
Critical path: 1.94733 ns
Routing iteration took 0 seconds.

Routing iteration: 14
Critical path: 1.94733 ns
Routing iteration took 0 seconds.

Routing iteration: 15
Critical path: 1.94733 ns
Routing iteration took 0 seconds.

Routing iteration: 16
Critical path: 1.94733 ns
Routing iteration took 0.01 seconds.

Routing iteration: 17
Critical path: 1.94733 ns
Routing iteration took 0 seconds.

Routing iteration: 18
Critical path: 1.94733 ns
Routing iteration took 0 seconds.

Routing iteration: 19
Successfully routed after 19 routing iterations.
Completed net delay value cross check successfully.

Checking to ensure routing is legal...
Completed routing consistency check successfully.

Serial number (magic cookie) for the routing is: -11184156
Circuit successfully routed with a channel width factor of 120.


Average number of bends per net: 1.63855  Maximum # of bends: 7

Number of routed nets (nonglobal): 83
Wirelength results (in units of 1 clb segments)...
	Total wirelength: 773, average net length: 9.31325
	Maximum net length: 44

Wirelength results in terms of physical segments...
	Total wiring segments used: 264, average wire segments per net: 3.18072
	Maximum segments used by a net: 15
	Total local nets with reserved CLB opins: 0

X - Directed channels: j	max occ	av_occ		capacity
0	1	0.300000 	120
1	5	0.900000 	120
2	8	1.40000  	120
3	9	1.70000  	120
4	17	4.20000  	120
5	10	2.10000  	120
6	9	1.70000  	120
7	11	2.30000  	120
8	15	2.60000  	120
9	10	1.90000  	120
10	7	1.20000  	120

Y - Directed channels: i	max occ	av_occ		capacity
0	0	0.00000  	120
1	0	0.00000  	120
2	0	0.00000  	120
3	0	0.00000  	120
4	0	0.00000  	120
5	0	0.00000  	120
6	0	0.00000  	120
7	3	1.40000  	120
8	5	2.10000  	120
9	13	9.60000  	120
10	63	43.9000  	120

Total tracks in x-direction: 1320, in y-direction: 1320

Logic area (in minimum width transistor areas, excludes I/Os and empty grid tiles)...
	Total logic block area (Warning, need to add pitch of routing to blocks with height > 3): 1.26734e+06
	Total used logic block area: 114061

Routing area (in minimum width transistor areas)...
	Total routing area: 1.23042e+06, per logic tile: 12304.2

Segment usage by type (index):
Segment type       Fractional utilization
------------       ----------------------
       0                  0.0308

Segment usage by length:
Segment length       Fractional utilization
--------------       ----------------------
        4                   0.0308

Nets on critical path: 3 normal, 0 global.
Total logic delay: 1.04433e-09 (s), total net delay: 1.003e-09 (s)
Final critical path: 2.04733 ns
f_max: 488.441 MHz

Least slack in design: -2.04733 ns

Routing took 0.35 seconds.
The entire flow of VPR took 1.1 seconds.
