.include "snap.inc"
.global inverse
.global _inverse
inverse:
_inverse:
stp x29, x30, [sp, #-16]!
mov x29, sp
stp x19, x20, [sp, #-16]!
stp x21, x22, [sp, #-16]!
stp x23, x24, [sp, #-16]!
stp x25, x26, [sp, #-16]!
stp x27, x28, [sp, #-16]!
stp q8, q9, [sp, #-32]!
stp q10, q11, [sp, #-32]!
stp q12, q13, [sp, #-32]!
stp q14, q15, [sp, #-32]!
ldp q5, q6, [x1]
movi v4.2d, #-1
mov x2, #-1
lsr x2, x2, #1
ins v3.d[1], x2
mov x2, #-19
ins v3.d[0], x2
zip1 v8.2d, v3.2d, v5.2d
zip2 v9.2d, v4.2d, v5.2d
zip1 v10.2d, v4.2d, v6.2d
zip2 v11.2d, v3.2d, v6.2d
ushr v1.2d, v4.2d, #34
and v3.16b, v8.16b, v1.16b
ushr v12.2d, v8.2d, #30
and v12.16b, v12.16b, v1.16b
shl v12.2d, v12.2d, #32
orr v3.16b, v3.16b, v12.16b
ushr v4.2d, v8.2d, #60
shl v12.2d, v9.2d, #4
and v12.16b, v12.16b, v1.16b
orr v4.16b, v4.16b, v12.16b
ushr v12.2d, v9.2d, #26
and v12.16b, v12.16b, v1.16b
shl v12.2d, v12.2d, #32
orr v4.16b, v4.16b, v12.16b
ushr v5.2d, v9.2d, #56
shl v12.2d, v10.2d, #8
and v12.16b, v12.16b, v1.16b
orr v5.16b, v5.16b, v12.16b
ushr v12.2d, v10.2d, #22
and v12.16b, v12.16b, v1.16b
shl v12.2d, v12.2d, #32
orr v5.16b, v5.16b, v12.16b
ushr v6.2d, v10.2d, #52
shl v12.2d, v11.2d, #12
and v12.16b, v12.16b, v1.16b
orr v6.16b, v6.16b, v12.16b
ushr v12.2d, v11.2d, #18
and v12.16b, v12.16b, v1.16b
shl v12.2d, v12.2d, #32
orr v6.16b, v6.16b, v12.16b
ushr v7.2d, v11.2d, #48
movi v8.2d, #0
mov  x2, #1
ins  v8.d[1], x2
movi v9.2d, #0
movi v10.2d, #0
movi v11.2d, #0
movi v12.2d, #0
uzp1 v2.4s, v1.4s, v1.4s
ldr x2, [x1]
mov x1, #-19
mov x3, #1
movz x4, #512, LSL #32
movz x5, #16384, LSL #48
add  x6, x4, #1048576
movz  x7, #10347, LSL #16
movk  x7, #51739
dup  v15.4s, w7



// ----------------------------------------



and x7, x1, #1048575
sub x7, x7, x4
and x8, x2, #1048575
sub x8, x8, x5
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x12, x7, x6
asr x12, x12, #42
add x11, x7, #1048576
lsl x11, x11, #22
asr x11, x11, #43
add x14, x8, x6
asr x14, x14, #42
add x13, x8, #1048576
lsl x13, x13, #22
asr x13, x13, #43
mul x9, x11, x1
madd x9, x12, x2, x9
asr x9, x9, #20
mul x10, x13, x1
madd x10, x14, x2, x10
asr x2, x10, #20
mov x1, x9
and x7, x1, #1048575
sub x7, x7, x4
and x8, x2, #1048575
sub x8, x8, x5
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x1
madd x9, x16, x2, x9
asr x9, x9, #20
mul x10, x17, x1
madd x10, x18, x2, x10
asr x2, x10, #20
mov x1, x9
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
and x7, x1, #1048575
sub x7, x7, x4
and x8, x2, #1048575
sub x8, x8, x5
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
mov x19, #9
        big_loop:
                                               // Instructions:    357
                                               // Expected cycles: 238
                                               // Expected IPC:    1.50
                                               //
                                               // Cycle bound:     238.0
                                               // IPC bound:       1.50
                                               //
                                               // Wall time:     20.74s
                                               // User time:     20.74s
                                               //
                                               // ------------------------------------------------------------------------------------------------------------- cycle (expected) -------------------------------------------------------------------------------------------------------------->
                                               // 0                        25                       50                       75                       100                      125                      150                      175                      200                      225
                                               // |------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------
        stp x11, x13, [sp, #-16]               // *.............................................................................................................................................................................................................................................
        stp x12, x14, [sp, #-32]               // *.............................................................................................................................................................................................................................................
        mov x12, #19                           // *.............................................................................................................................................................................................................................................
        ldp q31, q22, [sp, #-32]               // *.............................................................................................................................................................................................................................................
        dup v25.2D, x12                        // .*............................................................................................................................................................................................................................................
        sub x25, x3, #1                        // .*............................................................................................................................................................................................................................................
        uzp1 v23.4S, v22.4S, v31.4S            // .......*......................................................................................................................................................................................................................................
        sshr v0.2D, v22.2D, #30                // .......*......................................................................................................................................................................................................................................
        sshr v27.2D, v31.2D, #30               // ........*.....................................................................................................................................................................................................................................
        and v29.16B, v23.16B, v2.16B           // ..........*...................................................................................................................................................................................................................................
        uzp1 v14.4S, v0.4S, v27.4S             // ...........*..................................................................................................................................................................................................................................
        smull v27.2D, v29.2S, v3.S[0]          // .............*................................................................................................................................................................................................................................
        smlal2 v27.2D, v29.4S, v3.S[2]         // ..............*...............................................................................................................................................................................................................................
        smull v13.2D, v29.2S, v8.S[0]          // ...............*..............................................................................................................................................................................................................................
        smlal2 v13.2D, v29.4S, v8.S[2]         // ................*.............................................................................................................................................................................................................................
        sshr v30.2D, v27.2D, #30               // ..................*...........................................................................................................................................................................................................................
        smlal v30.2D, v14.2S, v3.S[0]          // .....................*........................................................................................................................................................................................................................
        smlal2 v30.2D, v14.4S, v3.S[2]         // ......................*.......................................................................................................................................................................................................................
        smlal v30.2D, v29.2S, v3.S[1]          // .......................*......................................................................................................................................................................................................................
        smlal2 v30.2D, v29.4S, v3.S[3]         // ........................*.....................................................................................................................................................................................................................
        mul v27.4S, v13.4S, v15.4S             // .........................*....................................................................................................................................................................................................................
        sshr v30.2D, v30.2D, #30               // ............................*.................................................................................................................................................................................................................
        and v22.16B, v27.16B, v1.16B           // ..............................*...............................................................................................................................................................................................................
        smlal v30.2D, v14.2S, v3.S[1]          // ...............................*..............................................................................................................................................................................................................
        smlal2 v30.2D, v14.4S, v3.S[3]         // ................................*.............................................................................................................................................................................................................
        uzp1 v20.4S, v22.4S, v22.4S            // .................................*............................................................................................................................................................................................................
        smlal v30.2D, v29.2S, v4.S[0]          // .................................*............................................................................................................................................................................................................
        smlal2 v30.2D, v29.4S, v4.S[2]         // ..................................*...........................................................................................................................................................................................................
        smlsl v13.2D, v20.2S, v25.S[0]         // ....................................*.........................................................................................................................................................................................................
        ushll v21.2D, v20.2S, #15              // ....................................*.........................................................................................................................................................................................................
        sshr v0.2D, v30.2D, #30                // ......................................*.......................................................................................................................................................................................................
        and v17.16B, v30.16B, v1.16B           // ......................................*.......................................................................................................................................................................................................
        sshr v24.2D, v13.2D, #30               // ........................................*.....................................................................................................................................................................................................
        smlal v0.2D, v14.2S, v4.S[0]           // .........................................*....................................................................................................................................................................................................
        smlal2 v0.2D, v14.4S, v4.S[2]          // ..........................................*...................................................................................................................................................................................................
        smlal v0.2D, v29.2S, v4.S[1]           // ...........................................*..................................................................................................................................................................................................
        smlal2 v0.2D, v29.4S, v4.S[3]          // ............................................*.................................................................................................................................................................................................
        smlal v24.2D, v14.2S, v8.S[0]          // .............................................*................................................................................................................................................................................................
        smlal2 v24.2D, v14.4S, v8.S[2]         // ..............................................*...............................................................................................................................................................................................
        smlal v24.2D, v29.2S, v8.S[1]          // ...............................................*..............................................................................................................................................................................................
        sshr v26.2D, v0.2D, #30                // ................................................*.............................................................................................................................................................................................
        and v28.16B, v0.16B, v1.16B            // ................................................*.............................................................................................................................................................................................
        smlal2 v24.2D, v29.4S, v8.S[3]         // .................................................*............................................................................................................................................................................................
        smlal v26.2D, v14.2S, v4.S[1]          // ...................................................*..........................................................................................................................................................................................
        shl v30.2D, v28.2D, #32                // ...................................................*..........................................................................................................................................................................................
        smlal2 v26.2D, v14.4S, v4.S[3]         // ....................................................*.........................................................................................................................................................................................
        mul v20.4S, v24.4S, v15.4S             // .....................................................*........................................................................................................................................................................................
        orr v3.16B, v17.16B, v30.16B           // ......................................................*.......................................................................................................................................................................................
        smlal v26.2D, v29.2S, v5.S[0]          // .......................................................*......................................................................................................................................................................................
        smlal2 v26.2D, v29.4S, v5.S[2]         // ........................................................*.....................................................................................................................................................................................
        umov w30, v3.s[3]                      // .........................................................*....................................................................................................................................................................................
        and v16.16B, v20.16B, v1.16B           // ..........................................................*...................................................................................................................................................................................
        umov w1, v3.s[2]                       // ..........................................................*...................................................................................................................................................................................
        umov w27, v3.s[1]                      // ...........................................................*..................................................................................................................................................................................
        add x2, x1, x30, lsl #30               // ............................................................*.................................................................................................................................................................................
        umov w13, v3.s[0]                      // ............................................................*.................................................................................................................................................................................
        and v28.16B, v26.16B, v1.16B           // ............................................................*.................................................................................................................................................................................
        uzp1 v17.4S, v16.4S, v16.4S            // .............................................................*................................................................................................................................................................................
        sshr v22.2D, v26.2D, #30               // ..............................................................*...............................................................................................................................................................................
        add x10, x13, x27, lsl #30             // ..............................................................*...............................................................................................................................................................................
        and x18, x2, #1048575                  // ..............................................................*...............................................................................................................................................................................
        sub x12, x18, x5                       // ...............................................................*..............................................................................................................................................................................
        smlsl v24.2D, v17.2S, v25.S[0]         // ................................................................*.............................................................................................................................................................................
        ushll v0.2D, v17.2S, #15               // ................................................................*.............................................................................................................................................................................
        and x29, x10, #1048575                 // ................................................................*.............................................................................................................................................................................
        tst x12, #1                            // ................................................................*.............................................................................................................................................................................
        smlal v22.2D, v14.2S, v5.S[0]          // .................................................................*............................................................................................................................................................................
        sub x11, x29, x4                       // .................................................................*............................................................................................................................................................................
        csel x8, x11, xzr, ne                  // ..................................................................*...........................................................................................................................................................................
        smlal2 v22.2D, v14.4S, v5.S[2]         // ..................................................................*...........................................................................................................................................................................
        tst x25, x12, ror #1                   // ..................................................................*...........................................................................................................................................................................
        smlal v22.2D, v29.2S, v5.S[1]          // ...................................................................*..........................................................................................................................................................................
        csneg x18, x25, x3, pl                 // ....................................................................*.........................................................................................................................................................................
        sshr v19.2D, v24.2D, #30               // ....................................................................*.........................................................................................................................................................................
        csneg x7, x8, x8, pl                   // ....................................................................*.........................................................................................................................................................................
        smlal2 v22.2D, v29.4S, v5.S[3]         // ....................................................................*.........................................................................................................................................................................
        csel x29, x12, x11, mi                 // .....................................................................*........................................................................................................................................................................
        add x8, x12, x7                        // .....................................................................*........................................................................................................................................................................
        sub x1, x18, #1                        // .....................................................................*........................................................................................................................................................................
        smlal v19.2D, v14.2S, v8.S[1]          // .......................................................................*......................................................................................................................................................................
        asr x22, x8, #1                        // .......................................................................*......................................................................................................................................................................
        smlal2 v19.2D, v14.4S, v8.S[3]         // ........................................................................*.....................................................................................................................................................................
        sshr v26.2D, v22.2D, #30               // ........................................................................*.....................................................................................................................................................................
        and v22.16B, v22.16B, v1.16B           // .........................................................................*....................................................................................................................................................................
        smlal v19.2D, v29.2S, v9.S[0]          // .........................................................................*....................................................................................................................................................................
        tst x22, #1                            // .........................................................................*....................................................................................................................................................................
        smlal2 v19.2D, v29.4S, v9.S[2]         // ..........................................................................*...................................................................................................................................................................
        csel x23, x29, xzr, ne                 // ..........................................................................*...................................................................................................................................................................
        tst x1, x22, ror #1                    // ..........................................................................*...................................................................................................................................................................
        smlal v26.2D, v14.2S, v5.S[1]          // ...........................................................................*..................................................................................................................................................................
        smlal2 v26.2D, v14.4S, v5.S[3]         // ............................................................................*.................................................................................................................................................................
        csneg x13, x1, x18, pl                 // ............................................................................*.................................................................................................................................................................
        csel x11, x22, x29, mi                 // ............................................................................*.................................................................................................................................................................
        csneg x23, x23, x23, pl                // ............................................................................*.................................................................................................................................................................
        add x21, x22, x23                      // .............................................................................*................................................................................................................................................................
        shl v13.2D, v22.2D, #32                // .............................................................................*................................................................................................................................................................
        smlal v26.2D, v29.2S, v6.S[0]          // .............................................................................*................................................................................................................................................................
        sub x27, x13, #1                       // .............................................................................*................................................................................................................................................................
        smlal2 v26.2D, v29.4S, v6.S[2]         // ..............................................................................*...............................................................................................................................................................
        sshr v17.2D, v19.2D, #30               // ..............................................................................*...............................................................................................................................................................
        and v30.16B, v19.16B, v1.16B           // ...............................................................................*..............................................................................................................................................................
        asr x16, x21, #1                       // ...............................................................................*..............................................................................................................................................................
        orr v4.16B, v28.16B, v13.16B           // ................................................................................*.............................................................................................................................................................
        smlal v17.2D, v14.2S, v9.S[0]          // .................................................................................*............................................................................................................................................................
        tst x16, #1                            // .................................................................................*............................................................................................................................................................
        smlal2 v17.2D, v14.4S, v9.S[2]         // ..................................................................................*...........................................................................................................................................................
        csel x29, x11, xzr, ne                 // ..................................................................................*...........................................................................................................................................................
        tst x27, x16, ror #1                   // ..................................................................................*...........................................................................................................................................................
        sshr v5.2D, v26.2D, #30                // ..................................................................................*...........................................................................................................................................................
        and v26.16B, v26.16B, v1.16B           // ...................................................................................*..........................................................................................................................................................
        smlal v17.2D, v29.2S, v9.S[1]          // ...................................................................................*..........................................................................................................................................................
        csneg x18, x27, x13, pl                // ....................................................................................*.........................................................................................................................................................
        csel x22, x16, x11, mi                 // ....................................................................................*.........................................................................................................................................................
        csneg x30, x29, x29, pl                // ....................................................................................*.........................................................................................................................................................
        smlal2 v17.2D, v29.4S, v9.S[3]         // ....................................................................................*.........................................................................................................................................................
        add x15, x16, x30                      // .....................................................................................*........................................................................................................................................................
        smlal v5.2D, v14.2S, v6.S[0]           // .....................................................................................*........................................................................................................................................................
        sub x29, x18, #1                       // .....................................................................................*........................................................................................................................................................
        smlal2 v5.2D, v14.4S, v6.S[2]          // ......................................................................................*.......................................................................................................................................................
        asr x20, x15, #1                       // .......................................................................................*......................................................................................................................................................
        smlal v5.2D, v29.2S, v6.S[1]           // .......................................................................................*......................................................................................................................................................
        smlal2 v5.2D, v29.4S, v6.S[3]          // ........................................................................................*.....................................................................................................................................................
        sshr v23.2D, v17.2D, #30               // ........................................................................................*.....................................................................................................................................................
        and v13.16B, v17.16B, v1.16B           // .........................................................................................*....................................................................................................................................................
        tst x20, #1                            // .........................................................................................*....................................................................................................................................................
        csel x12, x22, xzr, ne                 // ..........................................................................................*...................................................................................................................................................
        tst x29, x20, ror #1                   // ..........................................................................................*...................................................................................................................................................
        smlal v23.2D, v14.2S, v9.S[1]          // ...........................................................................................*..................................................................................................................................................
        smlal2 v23.2D, v14.4S, v9.S[3]         // ............................................................................................*.................................................................................................................................................
        csneg x1, x29, x18, pl                 // ............................................................................................*.................................................................................................................................................
        csneg x12, x12, x12, pl                // ............................................................................................*.................................................................................................................................................
        sshr v9.2D, v5.2D, #30                 // ............................................................................................*.................................................................................................................................................
        shl v31.2D, v13.2D, #32                // .............................................................................................*................................................................................................................................................
        smlal v23.2D, v29.2S, v10.S[0]         // .............................................................................................*................................................................................................................................................
        add x26, x20, x12                      // .............................................................................................*................................................................................................................................................
        sub x30, x1, #1                        // .............................................................................................*................................................................................................................................................
        csel x20, x20, x22, mi                 // ..............................................................................................*...............................................................................................................................................
        and v28.16B, v5.16B, v1.16B            // ..............................................................................................*...............................................................................................................................................
        smlal2 v23.2D, v29.4S, v10.S[2]        // ..............................................................................................*...............................................................................................................................................
        smlal v9.2D, v14.2S, v6.S[1]           // ...............................................................................................*..............................................................................................................................................
        asr x8, x26, #1                        // ...............................................................................................*..............................................................................................................................................
        smlal2 v9.2D, v14.4S, v6.S[3]          // ................................................................................................*.............................................................................................................................................
        orr v8.16B, v30.16B, v31.16B           // ................................................................................................*.............................................................................................................................................
        shl v27.2D, v28.2D, #32                // .................................................................................................*............................................................................................................................................
        smlal v9.2D, v29.2S, v7.S[0]           // .................................................................................................*............................................................................................................................................
        tst x8, #1                             // .................................................................................................*............................................................................................................................................
        smlal2 v9.2D, v29.4S, v7.S[2]          // ..................................................................................................*...........................................................................................................................................
        csel x17, x20, xzr, ne                 // ..................................................................................................*...........................................................................................................................................
        tst x30, x8, ror #1                    // ..................................................................................................*...........................................................................................................................................
        sshr v22.2D, v23.2D, #30               // ..................................................................................................*...........................................................................................................................................
        and v18.16B, v23.16B, v1.16B           // ...................................................................................................*..........................................................................................................................................
        orr v5.16B, v26.16B, v27.16B           // ....................................................................................................*.........................................................................................................................................
        csneg x12, x30, x1, pl                 // ....................................................................................................*.........................................................................................................................................
        csel x7, x8, x20, mi                   // ....................................................................................................*.........................................................................................................................................
        csneg x16, x17, x17, pl                // ....................................................................................................*.........................................................................................................................................
        add x29, x8, x16                       // .....................................................................................................*........................................................................................................................................
        smlal v22.2D, v14.2S, v10.S[0]         // .....................................................................................................*........................................................................................................................................
        sub x22, x12, #1                       // .....................................................................................................*........................................................................................................................................
        smlal2 v22.2D, v14.4S, v10.S[2]        // ......................................................................................................*.......................................................................................................................................
        sshr v30.2D, v9.2D, #30                // ......................................................................................................*.......................................................................................................................................
        and v13.16B, v9.16B, v1.16B            // .......................................................................................................*......................................................................................................................................
        asr x15, x29, #1                       // .......................................................................................................*......................................................................................................................................
        smlal v22.2D, v29.2S, v10.S[1]         // .......................................................................................................*......................................................................................................................................
        smlal2 v22.2D, v29.4S, v10.S[3]        // ........................................................................................................*.....................................................................................................................................
        smlal v30.2D, v14.2S, v7.S[0]          // .........................................................................................................*....................................................................................................................................
        tst x15, #1                            // .........................................................................................................*....................................................................................................................................
        smlal2 v30.2D, v14.4S, v7.S[2]         // ..........................................................................................................*...................................................................................................................................
        csel x9, x7, xzr, ne                   // ..........................................................................................................*...................................................................................................................................
        tst x22, x15, ror #1                   // ..........................................................................................................*...................................................................................................................................
        csneg x14, x22, x12, pl                // ............................................................................................................*.................................................................................................................................
        csel x20, x15, x7, mi                  // ............................................................................................................*.................................................................................................................................
        csneg x30, x9, x9, pl                  // ............................................................................................................*.................................................................................................................................
        sshr v31.2D, v22.2D, #30               // ............................................................................................................*.................................................................................................................................
        add x30, x15, x30                      // .............................................................................................................*................................................................................................................................
        and v24.16B, v22.16B, v1.16B           // .............................................................................................................*................................................................................................................................
        sub x16, x14, #1                       // .............................................................................................................*................................................................................................................................
        and v27.16B, v30.16B, v1.16B           // ..............................................................................................................*...............................................................................................................................
        sshr v7.2D, v30.2D, #30                // ...............................................................................................................*..............................................................................................................................
        smlal v31.2D, v14.2S, v10.S[1]         // ...............................................................................................................*..............................................................................................................................
        asr x13, x30, #1                       // ...............................................................................................................*..............................................................................................................................
        smlal2 v31.2D, v14.4S, v10.S[3]        // ................................................................................................................*.............................................................................................................................
        shl v23.2D, v24.2D, #32                // ................................................................................................................*.............................................................................................................................
        shl v27.2D, v27.2D, #32                // .................................................................................................................*............................................................................................................................
        smlal v31.2D, v29.2S, v11.S[0]         // .................................................................................................................*............................................................................................................................
        tst x13, #1                            // .................................................................................................................*............................................................................................................................
        smlal2 v31.2D, v29.4S, v11.S[2]        // ..................................................................................................................*...........................................................................................................................
        csel x29, x20, xzr, ne                 // ..................................................................................................................*...........................................................................................................................
        tst x16, x13, ror #1                   // ..................................................................................................................*...........................................................................................................................
        orr v9.16B, v18.16B, v23.16B           // ...................................................................................................................*..........................................................................................................................
        orr v6.16B, v13.16B, v27.16B           // ....................................................................................................................*.........................................................................................................................
        csneg x28, x16, x14, pl                // ....................................................................................................................*.........................................................................................................................
        csel x7, x13, x20, mi                  // ....................................................................................................................*.........................................................................................................................
        csneg x3, x29, x29, pl                 // ....................................................................................................................*.........................................................................................................................
        add x27, x13, x3                       // .....................................................................................................................*........................................................................................................................
        sub x13, x28, #1                       // .....................................................................................................................*........................................................................................................................
        sshr v17.2D, v31.2D, #30               // ......................................................................................................................*.......................................................................................................................
        and v23.16B, v31.16B, v1.16B           // ......................................................................................................................*.......................................................................................................................
        asr x24, x27, #1                       // .......................................................................................................................*......................................................................................................................
        smlal v17.2D, v14.2S, v11.S[0]         // .........................................................................................................................*....................................................................................................................
        tst x24, #1                            // .........................................................................................................................*....................................................................................................................
        smlal2 v17.2D, v14.4S, v11.S[2]        // ..........................................................................................................................*...................................................................................................................
        csel x26, x7, xzr, ne                  // ..........................................................................................................................*...................................................................................................................
        tst x13, x24, ror #1                   // ..........................................................................................................................*...................................................................................................................
        smlal v17.2D, v29.2S, v11.S[1]         // ...........................................................................................................................*..................................................................................................................
        csneg x12, x13, x28, pl                // ............................................................................................................................*.................................................................................................................
        csel x14, x24, x7, mi                  // ............................................................................................................................*.................................................................................................................
        csneg x1, x26, x26, pl                 // ............................................................................................................................*.................................................................................................................
        smlal2 v17.2D, v29.4S, v11.S[3]        // ............................................................................................................................*.................................................................................................................
        add x27, x24, x1                       // .............................................................................................................................*................................................................................................................
        sub x26, x12, #1                       // .............................................................................................................................*................................................................................................................
        asr x27, x27, #1                       // ...............................................................................................................................*..............................................................................................................
        sshr v28.2D, v17.2D, #30               // ................................................................................................................................*.............................................................................................................
        and v10.16B, v17.16B, v1.16B           // ................................................................................................................................*.............................................................................................................
        tst x27, #1                            // .................................................................................................................................*............................................................................................................
        csel x24, x14, xzr, ne                 // ..................................................................................................................................*...........................................................................................................
        tst x26, x27, ror #1                   // ..................................................................................................................................*...........................................................................................................
        smlal v28.2D, v14.2S, v11.S[1]         // ...................................................................................................................................*..........................................................................................................
        shl v26.2D, v10.2D, #32                // ...................................................................................................................................*..........................................................................................................
        smlal2 v28.2D, v14.4S, v11.S[3]        // ....................................................................................................................................*.........................................................................................................
        csneg x18, x26, x12, pl                // ....................................................................................................................................*.........................................................................................................
        csel x21, x27, x14, mi                 // ....................................................................................................................................*.........................................................................................................
        csneg x20, x24, x24, pl                // ....................................................................................................................................*.........................................................................................................
        add x12, x27, x20                      // .....................................................................................................................................*........................................................................................................
        smlal v28.2D, v29.2S, v12.S[0]         // .....................................................................................................................................*........................................................................................................
        sub x1, x18, #1                        // .....................................................................................................................................*........................................................................................................
        smlal2 v28.2D, v29.4S, v12.S[2]        // ......................................................................................................................................*.......................................................................................................
        orr v10.16B, v23.16B, v26.16B          // ......................................................................................................................................*.......................................................................................................
        asr x16, x12, #1                       // .......................................................................................................................................*......................................................................................................
        tst x16, #1                            // .........................................................................................................................................*....................................................................................................
        add v27.2D, v28.2D, v21.2D             // ..........................................................................................................................................*...................................................................................................
        csel x27, x21, xzr, ne                 // ..........................................................................................................................................*...................................................................................................
        tst x1, x16, ror #1                    // ..........................................................................................................................................*...................................................................................................
        csneg x3, x1, x18, pl                  // ............................................................................................................................................*.................................................................................................
        csel x21, x16, x21, mi                 // ............................................................................................................................................*.................................................................................................
        csneg x25, x27, x27, pl                // ............................................................................................................................................*.................................................................................................
        add x7, x16, x25                       // .............................................................................................................................................*................................................................................................
        sshr v11.2D, v27.2D, #30               // .............................................................................................................................................*................................................................................................
        and v22.16B, v27.16B, v1.16B           // .............................................................................................................................................*................................................................................................
        sub x22, x3, #1                        // .............................................................................................................................................*................................................................................................
        asr x8, x7, #1                         // ...............................................................................................................................................*..............................................................................................
        smlal v11.2D, v14.2S, v12.S[0]         // ................................................................................................................................................*.............................................................................................
        smlal2 v11.2D, v14.4S, v12.S[2]        // .................................................................................................................................................*............................................................................................
        tst x8, #1                             // .................................................................................................................................................*............................................................................................
        csel x28, x21, xzr, ne                 // ..................................................................................................................................................*...........................................................................................
        tst x22, x8, ror #1                    // ..................................................................................................................................................*...........................................................................................
        csneg x16, x22, x3, pl                 // ....................................................................................................................................................*.........................................................................................
        csel x3, x8, x21, mi                   // ....................................................................................................................................................*.........................................................................................
        csneg x22, x28, x28, pl                // ....................................................................................................................................................*.........................................................................................
        add v26.2D, v11.2D, v0.2D              // .....................................................................................................................................................*........................................................................................
        add x17, x8, x22                       // .....................................................................................................................................................*........................................................................................
        sub x11, x16, #1                       // .....................................................................................................................................................*........................................................................................
        asr x28, x17, #1                       // .......................................................................................................................................................*......................................................................................
        and v18.16B, v26.16B, v1.16B           // ........................................................................................................................................................*.....................................................................................
        sshr v29.2D, v26.2D, #30               // ........................................................................................................................................................*.....................................................................................
        tst x28, #1                            // .........................................................................................................................................................*....................................................................................
        csel x30, x3, xzr, ne                  // ..........................................................................................................................................................*...................................................................................
        tst x11, x28, ror #1                   // ..........................................................................................................................................................*...................................................................................
        sshr v30.2D, v29.2D, #15               // ...........................................................................................................................................................*..................................................................................
        csneg x23, x11, x16, pl                // ............................................................................................................................................................*.................................................................................
        csel x25, x28, x3, mi                  // ............................................................................................................................................................*.................................................................................
        shl v20.2D, v18.2D, #32                // ............................................................................................................................................................*.................................................................................
        csneg x16, x30, x30, pl                // ............................................................................................................................................................*.................................................................................
        add x7, x28, x16                       // .............................................................................................................................................................*................................................................................
        sub x21, x23, #1                       // .............................................................................................................................................................*................................................................................
        mla v8.4S, v30.4S, v25.4S              // ..............................................................................................................................................................*...............................................................................
        shl v25.2D, v30.2D, #15                // ..............................................................................................................................................................*...............................................................................
        orr v11.16B, v22.16B, v20.16B          // ...............................................................................................................................................................*..............................................................................
        asr x8, x7, #1                         // ...............................................................................................................................................................*..............................................................................
        sub v12.2D, v29.2D, v25.2D             // .................................................................................................................................................................*............................................................................
        tst x8, #1                             // .................................................................................................................................................................*............................................................................
        csel x22, x25, xzr, ne                 // ..................................................................................................................................................................*...........................................................................
        tst x21, x8, ror #1                    // ..................................................................................................................................................................*...........................................................................
        csneg x28, x21, x23, pl                // ....................................................................................................................................................................*.........................................................................
        csel x15, x8, x25, mi                  // ....................................................................................................................................................................*.........................................................................
        csneg x27, x22, x22, pl                // ....................................................................................................................................................................*.........................................................................
        add x27, x8, x27                       // .....................................................................................................................................................................*........................................................................
        sub x24, x28, #1                       // .....................................................................................................................................................................*........................................................................
        asr x29, x27, #1                       // .......................................................................................................................................................................*......................................................................
        tst x29, #1                            // .........................................................................................................................................................................*....................................................................
        csel x13, x15, xzr, ne                 // ..........................................................................................................................................................................*...................................................................
        tst x24, x29, ror #1                   // ..........................................................................................................................................................................*...................................................................
        csneg x3, x24, x28, pl                 // ............................................................................................................................................................................*.................................................................
        csel x20, x29, x15, mi                 // ............................................................................................................................................................................*.................................................................
        csneg x25, x13, x13, pl                // ............................................................................................................................................................................*.................................................................
        add x11, x29, x25                      // .............................................................................................................................................................................*................................................................
        sub x28, x3, #1                        // .............................................................................................................................................................................*................................................................
        asr x24, x11, #1                       // ...............................................................................................................................................................................*..............................................................
        tst x24, #1                            // .................................................................................................................................................................................*............................................................
        csel x11, x20, xzr, ne                 // ..................................................................................................................................................................................*...........................................................
        tst x28, x24, ror #1                   // ..................................................................................................................................................................................*...........................................................
        csneg x27, x28, x3, pl                 // ....................................................................................................................................................................................*.........................................................
        csel x13, x24, x20, mi                 // ....................................................................................................................................................................................*.........................................................
        csneg x25, x11, x11, pl                // ....................................................................................................................................................................................*.........................................................
        add x26, x24, x25                      // .....................................................................................................................................................................................*........................................................
        sub x3, x27, #1                        // .....................................................................................................................................................................................*........................................................
        asr x16, x26, #1                       // .......................................................................................................................................................................................*......................................................
        tst x16, #1                            // .........................................................................................................................................................................................*....................................................
        csel x21, x13, xzr, ne                 // ..........................................................................................................................................................................................*...................................................
        tst x3, x16, ror #1                    // ..........................................................................................................................................................................................*...................................................
        csneg x1, x3, x27, pl                  // ............................................................................................................................................................................................*.................................................
        csel x28, x16, x13, mi                 // ............................................................................................................................................................................................*.................................................
        csneg x13, x21, x21, pl                // ............................................................................................................................................................................................*.................................................
        add x16, x16, x13                      // .............................................................................................................................................................................................*................................................
        sub x24, x1, #1                        // .............................................................................................................................................................................................*................................................
        asr x18, x16, #1                       // ...............................................................................................................................................................................................*..............................................
        tst x18, #1                            // .................................................................................................................................................................................................*............................................
        csel x21, x28, xzr, ne                 // ..................................................................................................................................................................................................*...........................................
        tst x24, x18, ror #1                   // ..................................................................................................................................................................................................*...........................................
        csneg x26, x24, x1, pl                 // ....................................................................................................................................................................................................*.........................................
        csel x15, x18, x28, mi                 // ....................................................................................................................................................................................................*.........................................
        csneg x7, x21, x21, pl                 // ....................................................................................................................................................................................................*.........................................
        add x28, x18, x7                       // .....................................................................................................................................................................................................*........................................
        sub x9, x26, #1                        // .....................................................................................................................................................................................................*........................................
        asr x1, x28, #1                        // .......................................................................................................................................................................................................*......................................
        tst x1, #1                             // .........................................................................................................................................................................................................*....................................
        csel x22, x15, xzr, ne                 // ..........................................................................................................................................................................................................*...................................
        tst x9, x1, ror #1                     // ..........................................................................................................................................................................................................*...................................
        csneg x18, x9, x26, pl                 // ............................................................................................................................................................................................................*.................................
        csel x11, x1, x15, mi                  // ............................................................................................................................................................................................................*.................................
        csneg x8, x22, x22, pl                 // ............................................................................................................................................................................................................*.................................
        add x16, x1, x8                        // .............................................................................................................................................................................................................*................................
        sub x7, x18, #1                        // .............................................................................................................................................................................................................*................................
        asr x22, x16, #1                       // ...............................................................................................................................................................................................................*..............................
        tst x22, #1                            // .................................................................................................................................................................................................................*............................
        csel x24, x11, xzr, ne                 // ..................................................................................................................................................................................................................*...........................
        tst x7, x22, ror #1                    // ..................................................................................................................................................................................................................*...........................
        csneg x21, x7, x18, pl                 // ....................................................................................................................................................................................................................*.........................
        csel x14, x22, x11, mi                 // ....................................................................................................................................................................................................................*.........................
        csneg x3, x24, x24, pl                 // ....................................................................................................................................................................................................................*.........................
        add x12, x22, x3                       // .....................................................................................................................................................................................................................*........................
        sub x25, x21, #1                       // .....................................................................................................................................................................................................................*........................
        asr x20, x12, #1                       // .......................................................................................................................................................................................................................*......................
        tst x20, #1                            // .........................................................................................................................................................................................................................*....................
        csel x7, x14, xzr, ne                  // ..........................................................................................................................................................................................................................*...................
        tst x25, x20, ror #1                   // ..........................................................................................................................................................................................................................*...................
        csneg x3, x25, x21, pl                 // ............................................................................................................................................................................................................................*.................
        csel x17, x20, x14, mi                 // ............................................................................................................................................................................................................................*.................
        csneg x25, x7, x7, pl                  // ............................................................................................................................................................................................................................*.................
        add x25, x20, x25                      // .............................................................................................................................................................................................................................*................
        add x8, x17, #1048576                  // .............................................................................................................................................................................................................................*................
        add x14, x17, x6                       // .............................................................................................................................................................................................................................*................
        asr x26, x25, #1                       // ...............................................................................................................................................................................................................................*..............
        lsl x8, x8, #22                        // ...............................................................................................................................................................................................................................*..............
        asr x12, x14, #42                      // ...............................................................................................................................................................................................................................*..............
        add x24, x26, #1048576                 // .................................................................................................................................................................................................................................*............
        add x13, x26, x6                       // .................................................................................................................................................................................................................................*............
        asr x11, x8, #43                       // .................................................................................................................................................................................................................................*............
        lsl x16, x24, #22                      // ...................................................................................................................................................................................................................................*..........
        asr x14, x13, #42                      // ...................................................................................................................................................................................................................................*..........
        mul x27, x11, x10                      // ...................................................................................................................................................................................................................................*..........
        asr x13, x16, #43                      // .....................................................................................................................................................................................................................................*........
        madd x26, x12, x2, x27                 // ......................................................................................................................................................................................................................................*.......
        mul x10, x13, x10                      // .......................................................................................................................................................................................................................................*......
        asr x26, x26, #20                      // .........................................................................................................................................................................................................................................*....
        madd x30, x14, x2, x10                 // ..........................................................................................................................................................................................................................................*...
        mov x1, x26                            // ...........................................................................................................................................................................................................................................*..
        asr x2, x30, #20                       // .............................................................................................................................................................................................................................................*

                                                 // ------------------------------------------------------------------------------------------------------------- cycle (expected) -------------------------------------------------------------------------------------------------------------->
                                                 // 0                        25                       50                       75                       100                      125                      150                      175                      200                      225
                                                 // |------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------------------|------------
        // stp x11, x13, [sp, #-16]              // *.............................................................................................................................................................................................................................................
        // stp x12, x14, [sp, #-32]              // *.............................................................................................................................................................................................................................................
        // ldp q17, q16, [sp, #-32]              // *.............................................................................................................................................................................................................................................
        // uzp1 v13.4s, v16.4s, v17.4s           // .......*......................................................................................................................................................................................................................................
        // and v13.16b, v13.16b, v2.16b          // ..........*...................................................................................................................................................................................................................................
        // sshr v16.2d, v16.2d, #30              // .......*......................................................................................................................................................................................................................................
        // sshr v17.2d, v17.2d, #30              // ........*.....................................................................................................................................................................................................................................
        // uzp1 v14.4s, v16.4s, v17.4s           // ...........*..................................................................................................................................................................................................................................
        // smull  v16.2d, v13.2s, v3.s[0]        // .............*................................................................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v3.s[2]        // ..............*...............................................................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ..................*...........................................................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v3.s[0]        // .....................*........................................................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v3.s[2]        // ......................*.......................................................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v3.s[1]        // .......................*......................................................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v3.s[3]        // ........................*.....................................................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ............................*.................................................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v3.s[1]        // ...............................*..............................................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v3.s[3]        // ................................*.............................................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v4.s[0]        // .................................*............................................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v4.s[2]        // ..................................*...........................................................................................................................................................................................................
        // and    v3.16b, v16.16b, v1.16b        // ......................................*.......................................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ......................................*.......................................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v4.s[0]        // .........................................*....................................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v4.s[2]        // ..........................................*...................................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v4.s[1]        // ...........................................*..................................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v4.s[3]        // ............................................*.................................................................................................................................................................................................
        // and    v17.16b, v16.16b, v1.16b       // ................................................*.............................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ................................................*.............................................................................................................................................................................................
        // shl    v17.2d, v17.2d, #32            // ...................................................*..........................................................................................................................................................................................
        // orr    v3.16b, v3.16b, v17.16b        // ......................................................*.......................................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v4.s[1]        // ...................................................*..........................................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v4.s[3]        // ....................................................*.........................................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v5.s[0]        // .......................................................*......................................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v5.s[2]        // ........................................................*.....................................................................................................................................................................................
        // and    v4.16b, v16.16b, v1.16b        // ............................................................*.................................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ..............................................................*...............................................................................................................................................................................
        // smlal  v16.2d, v14.2s, v5.s[0]        // .................................................................*............................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v5.s[2]        // ..................................................................*...........................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v5.s[1]        // ...................................................................*..........................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v5.s[3]        // ....................................................................*.........................................................................................................................................................................
        // and    v17.16b, v16.16b, v1.16b       // .........................................................................*....................................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ........................................................................*.....................................................................................................................................................................
        // shl    v17.2d, v17.2d, #32            // .............................................................................*................................................................................................................................................................
        // orr    v4.16b, v4.16b, v17.16b        // ................................................................................*.............................................................................................................................................................
        // smlal  v16.2d, v14.2s, v5.s[1]        // ...........................................................................*..................................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v5.s[3]        // ............................................................................*.................................................................................................................................................................
        // smlal  v16.2d, v13.2s, v6.s[0]        // .............................................................................*................................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v6.s[2]        // ..............................................................................*...............................................................................................................................................................
        // and    v5.16b, v16.16b, v1.16b        // ...................................................................................*..........................................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ..................................................................................*...........................................................................................................................................................
        // smlal  v16.2d, v14.2s, v6.s[0]        // .....................................................................................*........................................................................................................................................................
        // smlal2 v16.2d, v14.4s, v6.s[2]        // ......................................................................................*.......................................................................................................................................................
        // smlal  v16.2d, v13.2s, v6.s[1]        // .......................................................................................*......................................................................................................................................................
        // smlal2 v16.2d, v13.4s, v6.s[3]        // ........................................................................................*.....................................................................................................................................................
        // and    v17.16b, v16.16b, v1.16b       // ..............................................................................................*...............................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ............................................................................................*.................................................................................................................................................
        // shl    v17.2d, v17.2d, #32            // .................................................................................................*............................................................................................................................................
        // orr    v5.16b, v5.16b, v17.16b        // ....................................................................................................*.........................................................................................................................................
        // smlal  v16.2d, v14.2s, v6.s[1]        // ...............................................................................................*..............................................................................................................................................
        // smlal2 v16.2d, v14.4s, v6.s[3]        // ................................................................................................*.............................................................................................................................................
        // smlal  v16.2d, v13.2s, v7.s[0]        // .................................................................................................*............................................................................................................................................
        // smlal2 v16.2d, v13.4s, v7.s[2]        // ..................................................................................................*...........................................................................................................................................
        // and    v6.16b, v16.16b, v1.16b        // .......................................................................................................*......................................................................................................................................
        // sshr   v16.2d, v16.2d, #30            // ......................................................................................................*.......................................................................................................................................
        // smlal  v16.2d, v14.2s, v7.s[0]        // .........................................................................................................*....................................................................................................................................
        // smlal2 v16.2d, v14.4s, v7.s[2]        // ..........................................................................................................*...................................................................................................................................
        // and    v17.16b, v16.16b, v1.16b       // ..............................................................................................................*...............................................................................................................................
        // sshr   v7.2d, v16.2d, #30             // ...............................................................................................................*..............................................................................................................................
        // shl    v17.2d, v17.2d, #32            // .................................................................................................................*............................................................................................................................
        // orr    v6.16b, v6.16b, v17.16b        // ....................................................................................................................*.........................................................................................................................
        // mov x9, #19                           // *.............................................................................................................................................................................................................................................
        // dup v16.2d, x9                        // .*............................................................................................................................................................................................................................................
        // smull  v17.2d, v13.2s, v8.s[0]        // ...............*..............................................................................................................................................................................................................................
        // smlal2 v17.2d, v13.4s, v8.s[2]        // ................*.............................................................................................................................................................................................................................
        // mul v19.4s, v17.4s, v15.4s            // .........................*....................................................................................................................................................................................................................
        // and v19.16b, v19.16b, v1.16b          // ..............................*...............................................................................................................................................................................................................
        // uzp1 v19.4s, v19.4s, v19.4s           // .................................*............................................................................................................................................................................................................
        // smlsl v17.2d, v19.2s, v16.s[0]        // ....................................*.........................................................................................................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ........................................*.....................................................................................................................................................................................................
        // smlal  v17.2d, v14.2s, v8.s[0]        // .............................................*................................................................................................................................................................................................
        // smlal2 v17.2d, v14.4s, v8.s[2]        // ..............................................*...............................................................................................................................................................................................
        // smlal  v17.2d, v13.2s, v8.s[1]        // ...............................................*..............................................................................................................................................................................................
        // smlal2 v17.2d, v13.4s, v8.s[3]        // .................................................*............................................................................................................................................................................................
        // mul    v20.4s, v17.4s, v15.4s         // .....................................................*........................................................................................................................................................................................
        // and    v20.16b, v20.16b, v1.16b       // ..........................................................*...................................................................................................................................................................................
        // uzp1   v20.4s, v20.4s, v20.4s         // .............................................................*................................................................................................................................................................................
        // smlsl  v17.2d, v20.2s, v16.s[0]       // ................................................................*.............................................................................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ....................................................................*.........................................................................................................................................................................
        // smlal  v17.2d, v14.2s, v8.s[1]        // .......................................................................*......................................................................................................................................................................
        // smlal2 v17.2d, v14.4s, v8.s[3]        // ........................................................................*.....................................................................................................................................................................
        // smlal  v17.2d, v13.2s, v9.s[0]        // .........................................................................*....................................................................................................................................................................
        // smlal2 v17.2d, v13.4s, v9.s[2]        // ..........................................................................*...................................................................................................................................................................
        // and    v8.16b, v17.16b, v1.16b        // ...............................................................................*..............................................................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ..............................................................................*...............................................................................................................................................................
        // smlal  v17.2d, v14.2s, v9.s[0]        // .................................................................................*............................................................................................................................................................
        // smlal2 v17.2d, v14.4s, v9.s[2]        // ..................................................................................*...........................................................................................................................................................
        // smlal  v17.2d, v13.2s, v9.s[1]        // ...................................................................................*..........................................................................................................................................................
        // smlal2 v17.2d, v13.4s, v9.s[3]        // ....................................................................................*.........................................................................................................................................................
        // and    v18.16b, v17.16b, v1.16b       // .........................................................................................*....................................................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ........................................................................................*.....................................................................................................................................................
        // shl    v18.2d, v18.2d, #32            // .............................................................................................*................................................................................................................................................
        // orr    v8.16b, v8.16b, v18.16b        // ................................................................................................*.............................................................................................................................................
        // smlal  v17.2d, v14.2s, v9.s[1]        // ...........................................................................................*..................................................................................................................................................
        // smlal2 v17.2d, v14.4s, v9.s[3]        // ............................................................................................*.................................................................................................................................................
        // smlal  v17.2d, v13.2s, v10.s[0]       // .............................................................................................*................................................................................................................................................
        // smlal2 v17.2d, v13.4s, v10.s[2]       // ..............................................................................................*...............................................................................................................................................
        // and    v9.16b, v17.16b, v1.16b        // ...................................................................................................*..........................................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ..................................................................................................*...........................................................................................................................................
        // smlal  v17.2d, v14.2s, v10.s[0]       // .....................................................................................................*........................................................................................................................................
        // smlal2 v17.2d, v14.4s, v10.s[2]       // ......................................................................................................*.......................................................................................................................................
        // smlal  v17.2d, v13.2s, v10.s[1]       // .......................................................................................................*......................................................................................................................................
        // smlal2 v17.2d, v13.4s, v10.s[3]       // ........................................................................................................*.....................................................................................................................................
        // and    v18.16b, v17.16b, v1.16b       // .............................................................................................................*................................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ............................................................................................................*.................................................................................................................................
        // shl    v18.2d, v18.2d, #32            // ................................................................................................................*.............................................................................................................................
        // orr    v9.16b, v9.16b, v18.16b        // ...................................................................................................................*..........................................................................................................................
        // smlal  v17.2d, v14.2s, v10.s[1]       // ...............................................................................................................*..............................................................................................................................
        // smlal2 v17.2d, v14.4s, v10.s[3]       // ................................................................................................................*.............................................................................................................................
        // smlal  v17.2d, v13.2s, v11.s[0]       // .................................................................................................................*............................................................................................................................
        // smlal2 v17.2d, v13.4s, v11.s[2]       // ..................................................................................................................*...........................................................................................................................
        // and    v10.16b, v17.16b, v1.16b       // ......................................................................................................................*.......................................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ......................................................................................................................*.......................................................................................................................
        // smlal  v17.2d, v14.2s, v11.s[0]       // .........................................................................................................................*....................................................................................................................
        // smlal2 v17.2d, v14.4s, v11.s[2]       // ..........................................................................................................................*...................................................................................................................
        // smlal  v17.2d, v13.2s, v11.s[1]       // ...........................................................................................................................*..................................................................................................................
        // smlal2 v17.2d, v13.4s, v11.s[3]       // ............................................................................................................................*.................................................................................................................
        // and    v18.16b, v17.16b, v1.16b       // ................................................................................................................................*.............................................................................................................
        // sshr   v17.2d, v17.2d, #30            // ................................................................................................................................*.............................................................................................................
        // shl    v18.2d, v18.2d, #32            // ...................................................................................................................................*..........................................................................................................
        // orr    v10.16b, v10.16b, v18.16b      // ......................................................................................................................................*.......................................................................................................
        // smlal  v17.2d, v14.2s, v11.s[1]       // ...................................................................................................................................*..........................................................................................................
        // smlal2 v17.2d, v14.4s, v11.s[3]       // ....................................................................................................................................*.........................................................................................................
        // smlal  v17.2d, v13.2s, v12.s[0]       // .....................................................................................................................................*........................................................................................................
        // smlal2 v17.2d, v13.4s, v12.s[2]       // ......................................................................................................................................*.......................................................................................................
        // ushll  v19.2d, v19.2s, #15            // ....................................*.........................................................................................................................................................................................................
        // add    v17.2d, v17.2d, v19.2d         // ..........................................................................................................................................*...................................................................................................
        // and    v11.16b, v17.16b, v1.16b       // .............................................................................................................................................*................................................................................................
        // sshr   v17.2d, v17.2d, #30            // .............................................................................................................................................*................................................................................................
        // smlal  v17.2d, v14.2s, v12.s[0]       // ................................................................................................................................................*.............................................................................................
        // smlal2 v17.2d, v14.4s, v12.s[2]       // .................................................................................................................................................*............................................................................................
        // ushll  v20.2d, v20.2s, #15            // ................................................................*.............................................................................................................................................................................
        // add    v17.2d, v17.2d, v20.2d         // .....................................................................................................................................................*........................................................................................
        // and    v18.16b, v17.16b, v1.16b       // ........................................................................................................................................................*.....................................................................................
        // sshr   v12.2d, v17.2d, #30            // ........................................................................................................................................................*.....................................................................................
        // shl    v18.2d, v18.2d, #32            // ............................................................................................................................................................*.................................................................................
        // orr    v11.16b, v11.16b, v18.16b      // ...............................................................................................................................................................*..............................................................................
        // sshr   v18.2d, v12.2d, #15            // ...........................................................................................................................................................*..................................................................................
        // shl    v17.2d, v18.2d, #15            // ..............................................................................................................................................................*...............................................................................
        // sub    v12.2d, v12.2d, v17.2d         // .................................................................................................................................................................*............................................................................
        // mla    v8.4s, v18.4s, v16.4s          // ..............................................................................................................................................................*...............................................................................
        // umov w1, v3.s[1]                      // ...........................................................*..................................................................................................................................................................................
        // umov w9, v3.s[0]                      // ............................................................*.................................................................................................................................................................................
        // add x1, x9, x1, lsl #30               // ..............................................................*...............................................................................................................................................................................
        // umov w2, v3.s[3]                      // .........................................................*....................................................................................................................................................................................
        // umov w9, v3.s[2]                      // ..........................................................*...................................................................................................................................................................................
        // add x2, x9, x2, lsl #30               // ............................................................*.................................................................................................................................................................................
        // and x7, x1, #1048575                  // ................................................................*.............................................................................................................................................................................
        // sub x7, x7, x4                        // .................................................................*............................................................................................................................................................................
        // and x8, x2, #1048575                  // ..............................................................*...............................................................................................................................................................................
        // sub x8, x8, x5                        // ...............................................................*..............................................................................................................................................................................
        // sub x9, x3, #1                        // .*............................................................................................................................................................................................................................................
        // tst x8, #1                            // ................................................................*.............................................................................................................................................................................
        // csel x10, x7, xzr, ne                 // ..................................................................*...........................................................................................................................................................................
        // tst x9, x8, ror #1                    // ..................................................................*...........................................................................................................................................................................
        // csneg x3, x9, x3, pl                  // ....................................................................*.........................................................................................................................................................................
        // csel x7, x8, x7, mi                   // .....................................................................*........................................................................................................................................................................
        // csneg x10, x10, x10, pl               // ....................................................................*.........................................................................................................................................................................
        // add x8, x8, x10                       // .....................................................................*........................................................................................................................................................................
        // asr x8, x8, #1                        // .......................................................................*......................................................................................................................................................................
        // sub x9, x3, #1                        // .....................................................................*........................................................................................................................................................................
        // tst x8, #1                            // .........................................................................*....................................................................................................................................................................
        // csel x10, x7, xzr, ne                 // ..........................................................................*...................................................................................................................................................................
        // tst x9, x8, ror #1                    // ..........................................................................*...................................................................................................................................................................
        // csneg x3, x9, x3, pl                  // ............................................................................*.................................................................................................................................................................
        // csel x7, x8, x7, mi                   // ............................................................................*.................................................................................................................................................................
        // csneg x10, x10, x10, pl               // ............................................................................*.................................................................................................................................................................
        // add x8, x8, x10                       // .............................................................................*................................................................................................................................................................
        // asr x8, x8, #1                        // ...............................................................................*..............................................................................................................................................................
        // sub x9, x3, #1                        // .............................................................................*................................................................................................................................................................
        // tst x8, #1                            // .................................................................................*............................................................................................................................................................
        // csel x10, x7, xzr, ne                 // ..................................................................................*...........................................................................................................................................................
        // tst x9, x8, ror #1                    // ..................................................................................*...........................................................................................................................................................
        // csneg x3, x9, x3, pl                  // ....................................................................................*.........................................................................................................................................................
        // csel x7, x8, x7, mi                   // ....................................................................................*.........................................................................................................................................................
        // csneg x10, x10, x10, pl               // ....................................................................................*.........................................................................................................................................................
        // add x8, x8, x10                       // .....................................................................................*........................................................................................................................................................
        // asr x8, x8, #1                        // .......................................................................................*......................................................................................................................................................
        // sub x9, x3, #1                        // .....................................................................................*........................................................................................................................................................
        // tst x8, #1                            // .........................................................................................*....................................................................................................................................................
        // csel x10, x7, xzr, ne                 // ..........................................................................................*...................................................................................................................................................
        // tst x9, x8, ror #1                    // ..........................................................................................*...................................................................................................................................................
        // csneg x3, x9, x3, pl                  // ............................................................................................*.................................................................................................................................................
        // csel x7, x8, x7, mi                   // ..............................................................................................*...............................................................................................................................................
        // csneg x10, x10, x10, pl               // ............................................................................................*.................................................................................................................................................
        // add x8, x8, x10                       // .............................................................................................*................................................................................................................................................
        // asr x8, x8, #1                        // ...............................................................................................*..............................................................................................................................................
        // sub x9, x3, #1                        // .............................................................................................*................................................................................................................................................
        // tst x8, #1                            // .................................................................................................*............................................................................................................................................
        // csel x10, x7, xzr, ne                 // ..................................................................................................*...........................................................................................................................................
        // tst x9, x8, ror #1                    // ..................................................................................................*...........................................................................................................................................
        // csneg x3, x9, x3, pl                  // ....................................................................................................*.........................................................................................................................................
        // csel x7, x8, x7, mi                   // ....................................................................................................*.........................................................................................................................................
        // csneg x10, x10, x10, pl               // ....................................................................................................*.........................................................................................................................................
        // add x8, x8, x10                       // .....................................................................................................*........................................................................................................................................
        // asr x8, x8, #1                        // .......................................................................................................*......................................................................................................................................
        // sub x9, x3, #1                        // .....................................................................................................*........................................................................................................................................
        // tst x8, #1                            // .........................................................................................................*....................................................................................................................................
        // csel x10, x7, xzr, ne                 // ..........................................................................................................*...................................................................................................................................
        // tst x9, x8, ror #1                    // ..........................................................................................................*...................................................................................................................................
        // csneg x3, x9, x3, pl                  // ............................................................................................................*.................................................................................................................................
        // csel x7, x8, x7, mi                   // ............................................................................................................*.................................................................................................................................
        // csneg x10, x10, x10, pl               // ............................................................................................................*.................................................................................................................................
        // add x8, x8, x10                       // .............................................................................................................*................................................................................................................................
        // asr x8, x8, #1                        // ...............................................................................................................*..............................................................................................................................
        // sub x9, x3, #1                        // .............................................................................................................*................................................................................................................................
        // tst x8, #1                            // .................................................................................................................*............................................................................................................................
        // csel x10, x7, xzr, ne                 // ..................................................................................................................*...........................................................................................................................
        // tst x9, x8, ror #1                    // ..................................................................................................................*...........................................................................................................................
        // csneg x3, x9, x3, pl                  // ....................................................................................................................*.........................................................................................................................
        // csel x7, x8, x7, mi                   // ....................................................................................................................*.........................................................................................................................
        // csneg x10, x10, x10, pl               // ....................................................................................................................*.........................................................................................................................
        // add x8, x8, x10                       // .....................................................................................................................*........................................................................................................................
        // asr x8, x8, #1                        // .......................................................................................................................*......................................................................................................................
        // sub x9, x3, #1                        // .....................................................................................................................*........................................................................................................................
        // tst x8, #1                            // .........................................................................................................................*....................................................................................................................
        // csel x10, x7, xzr, ne                 // ..........................................................................................................................*...................................................................................................................
        // tst x9, x8, ror #1                    // ..........................................................................................................................*...................................................................................................................
        // csneg x3, x9, x3, pl                  // ............................................................................................................................*.................................................................................................................
        // csel x7, x8, x7, mi                   // ............................................................................................................................*.................................................................................................................
        // csneg x10, x10, x10, pl               // ............................................................................................................................*.................................................................................................................
        // add x8, x8, x10                       // .............................................................................................................................*................................................................................................................
        // asr x8, x8, #1                        // ...............................................................................................................................*..............................................................................................................
        // sub x9, x3, #1                        // .............................................................................................................................*................................................................................................................
        // tst x8, #1                            // .................................................................................................................................*............................................................................................................
        // csel x10, x7, xzr, ne                 // ..................................................................................................................................*...........................................................................................................
        // tst x9, x8, ror #1                    // ..................................................................................................................................*...........................................................................................................
        // csneg x3, x9, x3, pl                  // ....................................................................................................................................*.........................................................................................................
        // csel x7, x8, x7, mi                   // ....................................................................................................................................*.........................................................................................................
        // csneg x10, x10, x10, pl               // ....................................................................................................................................*.........................................................................................................
        // add x8, x8, x10                       // .....................................................................................................................................*........................................................................................................
        // asr x8, x8, #1                        // .......................................................................................................................................*......................................................................................................
        // sub x9, x3, #1                        // .....................................................................................................................................*........................................................................................................
        // tst x8, #1                            // .........................................................................................................................................*....................................................................................................
        // csel x10, x7, xzr, ne                 // ..........................................................................................................................................*...................................................................................................
        // tst x9, x8, ror #1                    // ..........................................................................................................................................*...................................................................................................
        // csneg x3, x9, x3, pl                  // ............................................................................................................................................*.................................................................................................
        // csel x7, x8, x7, mi                   // ............................................................................................................................................*.................................................................................................
        // csneg x10, x10, x10, pl               // ............................................................................................................................................*.................................................................................................
        // add x8, x8, x10                       // .............................................................................................................................................*................................................................................................
        // asr x8, x8, #1                        // ...............................................................................................................................................*..............................................................................................
        // sub x9, x3, #1                        // .............................................................................................................................................*................................................................................................
        // tst x8, #1                            // .................................................................................................................................................*............................................................................................
        // csel x10, x7, xzr, ne                 // ..................................................................................................................................................*...........................................................................................
        // tst x9, x8, ror #1                    // ..................................................................................................................................................*...........................................................................................
        // csneg x3, x9, x3, pl                  // ....................................................................................................................................................*.........................................................................................
        // csel x7, x8, x7, mi                   // ....................................................................................................................................................*.........................................................................................
        // csneg x10, x10, x10, pl               // ....................................................................................................................................................*.........................................................................................
        // add x8, x8, x10                       // .....................................................................................................................................................*........................................................................................
        // asr x8, x8, #1                        // .......................................................................................................................................................*......................................................................................
        // sub x9, x3, #1                        // .....................................................................................................................................................*........................................................................................
        // tst x8, #1                            // .........................................................................................................................................................*....................................................................................
        // csel x10, x7, xzr, ne                 // ..........................................................................................................................................................*...................................................................................
        // tst x9, x8, ror #1                    // ..........................................................................................................................................................*...................................................................................
        // csneg x3, x9, x3, pl                  // ............................................................................................................................................................*.................................................................................
        // csel x7, x8, x7, mi                   // ............................................................................................................................................................*.................................................................................
        // csneg x10, x10, x10, pl               // ............................................................................................................................................................*.................................................................................
        // add x8, x8, x10                       // .............................................................................................................................................................*................................................................................
        // asr x8, x8, #1                        // ...............................................................................................................................................................*..............................................................................
        // sub x9, x3, #1                        // .............................................................................................................................................................*................................................................................
        // tst x8, #1                            // .................................................................................................................................................................*............................................................................
        // csel x10, x7, xzr, ne                 // ..................................................................................................................................................................*...........................................................................
        // tst x9, x8, ror #1                    // ..................................................................................................................................................................*...........................................................................
        // csneg x3, x9, x3, pl                  // ....................................................................................................................................................................*.........................................................................
        // csel x7, x8, x7, mi                   // ....................................................................................................................................................................*.........................................................................
        // csneg x10, x10, x10, pl               // ....................................................................................................................................................................*.........................................................................
        // add x8, x8, x10                       // .....................................................................................................................................................................*........................................................................
        // asr x8, x8, #1                        // .......................................................................................................................................................................*......................................................................
        // sub x9, x3, #1                        // .....................................................................................................................................................................*........................................................................
        // tst x8, #1                            // .........................................................................................................................................................................*....................................................................
        // csel x10, x7, xzr, ne                 // ..........................................................................................................................................................................*...................................................................
        // tst x9, x8, ror #1                    // ..........................................................................................................................................................................*...................................................................
        // csneg x3, x9, x3, pl                  // ............................................................................................................................................................................*.................................................................
        // csel x7, x8, x7, mi                   // ............................................................................................................................................................................*.................................................................
        // csneg x10, x10, x10, pl               // ............................................................................................................................................................................*.................................................................
        // add x8, x8, x10                       // .............................................................................................................................................................................*................................................................
        // asr x8, x8, #1                        // ...............................................................................................................................................................................*..............................................................
        // sub x9, x3, #1                        // .............................................................................................................................................................................*................................................................
        // tst x8, #1                            // .................................................................................................................................................................................*............................................................
        // csel x10, x7, xzr, ne                 // ..................................................................................................................................................................................*...........................................................
        // tst x9, x8, ror #1                    // ..................................................................................................................................................................................*...........................................................
        // csneg x3, x9, x3, pl                  // ....................................................................................................................................................................................*.........................................................
        // csel x7, x8, x7, mi                   // ....................................................................................................................................................................................*.........................................................
        // csneg x10, x10, x10, pl               // ....................................................................................................................................................................................*.........................................................
        // add x8, x8, x10                       // .....................................................................................................................................................................................*........................................................
        // asr x8, x8, #1                        // .......................................................................................................................................................................................*......................................................
        // sub x9, x3, #1                        // .....................................................................................................................................................................................*........................................................
        // tst x8, #1                            // .........................................................................................................................................................................................*....................................................
        // csel x10, x7, xzr, ne                 // ..........................................................................................................................................................................................*...................................................
        // tst x9, x8, ror #1                    // ..........................................................................................................................................................................................*...................................................
        // csneg x3, x9, x3, pl                  // ............................................................................................................................................................................................*.................................................
        // csel x7, x8, x7, mi                   // ............................................................................................................................................................................................*.................................................
        // csneg x10, x10, x10, pl               // ............................................................................................................................................................................................*.................................................
        // add x8, x8, x10                       // .............................................................................................................................................................................................*................................................
        // asr x8, x8, #1                        // ...............................................................................................................................................................................................*..............................................
        // sub x9, x3, #1                        // .............................................................................................................................................................................................*................................................
        // tst x8, #1                            // .................................................................................................................................................................................................*............................................
        // csel x10, x7, xzr, ne                 // ..................................................................................................................................................................................................*...........................................
        // tst x9, x8, ror #1                    // ..................................................................................................................................................................................................*...........................................
        // csneg x3, x9, x3, pl                  // ....................................................................................................................................................................................................*.........................................
        // csel x7, x8, x7, mi                   // ....................................................................................................................................................................................................*.........................................
        // csneg x10, x10, x10, pl               // ....................................................................................................................................................................................................*.........................................
        // add x8, x8, x10                       // .....................................................................................................................................................................................................*........................................
        // asr x8, x8, #1                        // .......................................................................................................................................................................................................*......................................
        // sub x9, x3, #1                        // .....................................................................................................................................................................................................*........................................
        // tst x8, #1                            // .........................................................................................................................................................................................................*....................................
        // csel x10, x7, xzr, ne                 // ..........................................................................................................................................................................................................*...................................
        // tst x9, x8, ror #1                    // ..........................................................................................................................................................................................................*...................................
        // csneg x3, x9, x3, pl                  // ............................................................................................................................................................................................................*.................................
        // csel x7, x8, x7, mi                   // ............................................................................................................................................................................................................*.................................
        // csneg x10, x10, x10, pl               // ............................................................................................................................................................................................................*.................................
        // add x8, x8, x10                       // .............................................................................................................................................................................................................*................................
        // asr x8, x8, #1                        // ...............................................................................................................................................................................................................*..............................
        // sub x9, x3, #1                        // .............................................................................................................................................................................................................*................................
        // tst x8, #1                            // .................................................................................................................................................................................................................*............................
        // csel x10, x7, xzr, ne                 // ..................................................................................................................................................................................................................*...........................
        // tst x9, x8, ror #1                    // ..................................................................................................................................................................................................................*...........................
        // csneg x3, x9, x3, pl                  // ....................................................................................................................................................................................................................*.........................
        // csel x7, x8, x7, mi                   // ....................................................................................................................................................................................................................*.........................
        // csneg x10, x10, x10, pl               // ....................................................................................................................................................................................................................*.........................
        // add x8, x8, x10                       // .....................................................................................................................................................................................................................*........................
        // asr x8, x8, #1                        // .......................................................................................................................................................................................................................*......................
        // sub x9, x3, #1                        // .....................................................................................................................................................................................................................*........................
        // tst x8, #1                            // .........................................................................................................................................................................................................................*....................
        // csel x10, x7, xzr, ne                 // ..........................................................................................................................................................................................................................*...................
        // tst x9, x8, ror #1                    // ..........................................................................................................................................................................................................................*...................
        // csneg x3, x9, x3, pl                  // ............................................................................................................................................................................................................................*.................
        // csel x7, x8, x7, mi                   // ............................................................................................................................................................................................................................*.................
        // csneg x10, x10, x10, pl               // ............................................................................................................................................................................................................................*.................
        // add x8, x8, x10                       // .............................................................................................................................................................................................................................*................
        // asr x8, x8, #1                        // ...............................................................................................................................................................................................................................*..............
        // add x12, x7, x6                       // .............................................................................................................................................................................................................................*................
        // asr x12, x12, #42                     // ...............................................................................................................................................................................................................................*..............
        // add x11, x7, #1048576                 // .............................................................................................................................................................................................................................*................
        // lsl x11, x11, #22                     // ...............................................................................................................................................................................................................................*..............
        // asr x11, x11, #43                     // .................................................................................................................................................................................................................................*............
        // add x14, x8, x6                       // .................................................................................................................................................................................................................................*............
        // asr x14, x14, #42                     // ...................................................................................................................................................................................................................................*..........
        // add x13, x8, #1048576                 // .................................................................................................................................................................................................................................*............
        // lsl x13, x13, #22                     // ...................................................................................................................................................................................................................................*..........
        // asr x13, x13, #43                     // .....................................................................................................................................................................................................................................*........
        // mul x9, x11, x1                       // ...................................................................................................................................................................................................................................*..........
        // madd x9, x12, x2, x9                  // ......................................................................................................................................................................................................................................*.......
        // asr x9, x9, #20                       // .........................................................................................................................................................................................................................................*....
        // mul x10, x13, x1                      // .......................................................................................................................................................................................................................................*......
        // madd x10, x14, x2, x10                // ..........................................................................................................................................................................................................................................*...
        // asr x2, x10, #20                      // .............................................................................................................................................................................................................................................*
        // mov x1, x9                            // ...........................................................................................................................................................................................................................................*..

        end:

and x7, x1, #1048575
sub x7, x7, x4
and x8, x2, #1048575
sub x8, x8, x5
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x1
madd x9, x16, x2, x9
asr x9, x9, #20
mul x10, x17, x1
madd x10, x18, x2, x10
asr x2, x10, #20
mov x1, x9
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
and x7, x1, #1048575
sub x7, x7, x4
and x8, x2, #1048575
sub x8, x8, x5
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
sub x9, x3, #1
tst x8, #1
csel x10, x7, xzr, ne
tst x9, x8, ror #1
csneg x3, x9, x3, pl
csel x7, x8, x7, mi
csneg x10, x10, x10, pl
add x8, x8, x10
asr x8, x8, #1
add x16, x7, x6
asr x16, x16, #42
add x15, x7, #1048576
lsl x15, x15, #22
asr x15, x15, #43
add x18, x8, x6
asr x18, x18, #42
add x17, x8, #1048576
lsl x17, x17, #22
asr x17, x17, #43
mul x9, x15, x11
madd x10,  x16, x13, x9
mul x9, x17, x11
madd x13, x18, x13, x9
mov x11, x10
mul x9, x15, x12
madd x10,  x16, x14, x9
mul x9, x17, x12
madd x14, x18, x14, x9
mov x12, x10
subs x19, x19, #1
cbnz x19, big_loop
stp x11, x13, [sp, #-16]
stp x12, x14, [sp, #-32]
ldp q17, q16, [sp, #-32]
uzp1 v13.4s, v16.4s, v17.4s
and v13.16b, v13.16b, v2.16b
sshr v16.2d, v16.2d, #30
sshr v17.2d, v17.2d, #30
uzp1 v14.4s, v16.4s, v17.4s
// limb 0
smull  v16.2d, v13.2s, v3.s[0]
smlal2 v16.2d, v13.4s, v3.s[2]
sshr   v16.2d, v16.2d, #30
// limb 1
smlal  v16.2d, v14.2s, v3.s[0]
smlal2 v16.2d, v14.4s, v3.s[2]
smlal  v16.2d, v13.2s, v3.s[1]
smlal2 v16.2d, v13.4s, v3.s[3]
sshr   v16.2d, v16.2d, #30
// limb 2
smlal  v16.2d, v14.2s, v3.s[1]
smlal2 v16.2d, v14.4s, v3.s[3]
smlal  v16.2d, v13.2s, v4.s[0]
smlal2 v16.2d, v13.4s, v4.s[2]
and    v3.16b, v16.16b, v1.16b
mov x9, #19
dup v16.2d, x9
// limb 0
smull  v17.2d, v13.2s, v8.s[0]
smlal2 v17.2d, v13.4s, v8.s[2]
mul v19.4s, v17.4s, v15.4s
and v19.16b, v19.16b, v1.16b
uzp1 v19.4s, v19.4s, v19.4s
smlsl v17.2d, v19.2s, v16.s[0]
sshr   v17.2d, v17.2d, #30
// limb 1
smlal  v17.2d, v14.2s, v8.s[0]
smlal2 v17.2d, v14.4s, v8.s[2]
smlal  v17.2d, v13.2s, v8.s[1]
smlal2 v17.2d, v13.4s, v8.s[3]
mul    v20.4s, v17.4s, v15.4s
and    v20.16b, v20.16b, v1.16b
uzp1   v20.4s, v20.4s, v20.4s
smlsl  v17.2d, v20.2s, v16.s[0]
sshr   v17.2d, v17.2d, #30
// limb 2
smlal  v17.2d, v14.2s, v8.s[1]
smlal2 v17.2d, v14.4s, v8.s[3]
smlal  v17.2d, v13.2s, v9.s[0]
smlal2 v17.2d, v13.4s, v9.s[2]
and    v8.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 3
smlal  v17.2d, v14.2s, v9.s[0]
smlal2 v17.2d, v14.4s, v9.s[2]
smlal  v17.2d, v13.2s, v9.s[1]
smlal2 v17.2d, v13.4s, v9.s[3]
and    v18.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
shl    v18.2d, v18.2d, #32
orr    v8.16b, v8.16b, v18.16b
// limb 4
smlal  v17.2d, v14.2s, v9.s[1]
smlal2 v17.2d, v14.4s, v9.s[3]
smlal  v17.2d, v13.2s, v10.s[0]
smlal2 v17.2d, v13.4s, v10.s[2]
and    v9.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 5
smlal  v17.2d, v14.2s, v10.s[0]
smlal2 v17.2d, v14.4s, v10.s[2]
smlal  v17.2d, v13.2s, v10.s[1]
smlal2 v17.2d, v13.4s, v10.s[3]
and    v18.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
shl    v18.2d, v18.2d, #32
orr    v9.16b, v9.16b, v18.16b
// limb 6
smlal  v17.2d, v14.2s, v10.s[1]
smlal2 v17.2d, v14.4s, v10.s[3]
smlal  v17.2d, v13.2s, v11.s[0]
smlal2 v17.2d, v13.4s, v11.s[2]
and    v10.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 7
smlal  v17.2d, v14.2s, v11.s[0]
smlal2 v17.2d, v14.4s, v11.s[2]
smlal  v17.2d, v13.2s, v11.s[1]
smlal2 v17.2d, v13.4s, v11.s[3]
and    v18.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
shl    v18.2d, v18.2d, #32
orr    v10.16b, v10.16b, v18.16b
// limb 8
smlal  v17.2d, v14.2s, v11.s[1]
smlal2 v17.2d, v14.4s, v11.s[3]
smlal  v17.2d, v13.2s, v12.s[0]
smlal2 v17.2d, v13.4s, v12.s[2]
ushll  v19.2d, v19.2s, #15
add    v17.2d, v17.2d, v19.2d
and    v11.16b, v17.16b, v1.16b
sshr   v17.2d, v17.2d, #30
// limb 9
smlal  v17.2d, v14.2s, v12.s[0]
smlal2 v17.2d, v14.4s, v12.s[2]
ushll  v20.2d, v20.2s, #15
add    v17.2d, v17.2d, v20.2d
and    v18.16b, v17.16b, v1.16b
sshr   v12.2d, v17.2d, #30
shl    v18.2d, v18.2d, #32
orr    v11.16b, v11.16b, v18.16b
sshr   v18.2d, v12.2d, #15
shl    v17.2d, v18.2d, #15
sub    v12.2d, v12.2d, v17.2d
mla    v8.4s, v18.4s, v16.4s
smov x9, v8.s[0]
smov x10, v8.s[1]
smov x11, v9.s[0]
smov x12, v9.s[1]
smov x13, v10.s[0]
smov x14, v10.s[1]
smov x15, v11.s[0]
smov x16, v11.s[1]
smov x17, v12.s[0]
add  x9, x9, x10, LSL #30
add  x9, x9, x11, LSL #60
lsr  x10, x11, #4
add  x10, x10, x12, LSL #26
add  x10, x10, x13, LSL #56
lsr  x11, x13, #8
add  x11, x11, x14, LSL #22
add  x11, x11, x15, LSL #52
lsr  x12, x15, #12
add  x12, x12, x16, LSL #18
add  x12, x12, x17, LSL #48
smov x19, v3.s[0]
lsl x19, x19, #34
asr x19, x19, #35
eor x9, x9, x19
eor x10, x10, x19
eor x11, x11, x19
eor x12, x12, x19
subs x9, x9, x19
adds xzr, x12, #0
mov x13, #-19
csel x13, x13, xzr, mi
adds x9, x9, x13
asr x13, x13, #5
adcs x10, x10, x13
adcs x11, x11, x13
lsr x13, x13, #1
adcs x12, x12, x13
stp x9, x10, [x0]
stp x11, x12, [x0, #16]
ldp q14, q15, [sp], #32
ldp q12, q13, [sp], #32
ldp q10, q11, [sp], #32
ldp q8, q9, [sp], #32
ldp x27, x28, [sp], #16
ldp x25, x26, [sp], #16
ldp x23, x24, [sp], #16
ldp x21, x22, [sp], #16
ldp x19, x20, [sp], #16
ldp x29, x30, [sp], #16
ret
