
*** Running vivado
    with args -log dmaSystem_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source dmaSystem_wrapper.tcl -notrace


****** Vivado v2022.1 (64-bit)
  **** SW Build 3526262 on Mon Apr 18 15:47:01 MDT 2022
  **** IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.

Sourcing tcl script '/home/a0504467/.Xilinx/Vivado/Vivado_init.tcl'
INFO: [Common 17-1463] Init.tcl in /home/a0504467/.Xilinx/Vivado/init.tcl is not used. Vivado_init.tcl is already sourced.
source dmaSystem_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_processing_system7:fixedio:1.0'. The one found in location '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/blinking_led/blinking_led.srcs/sources_1/bd/system/ipshared/xilinx.com/processing_system7_v5_5/fixedio.xml' will take precedence over the same Interface in location '/opt/Xilinx/Vivado/2022.1/data/ip/xilinx/processing_system7_v5_5/fixedio.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_processing_system7:usbctrl:1.0'. The one found in location '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/blinking_led/blinking_led.srcs/sources_1/bd/system/ipshared/xilinx.com/processing_system7_v5_5/usbctrl.xml' will take precedence over the same Interface in location '/opt/Xilinx/Vivado/2022.1/data/ip/xilinx/processing_system7_v5_5/usbctrl.xml'
WARNING: [IP_Flow 19-4830] Duplicate Interface found for 'xilinx.com:display_processing_system7:hpstatusctrl:1.0'. The one found in location '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/blinking_led/blinking_led.srcs/sources_1/bd/system/ipshared/xilinx.com/processing_system7_v5_5/hpstatusctrl.xml' will take precedence over the same Interface in location '/opt/Xilinx/Vivado/2022.1/data/ip/xilinx/processing_system7_v5_5/hpstatusctrl.xml'
Command: link_design -top dmaSystem_wrapper -part xc7z007sclg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z007sclg400-1
INFO: [Project 1-454] Reading design checkpoint '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_axi_dma_0_1/dmaSystem_axi_dma_0_1.dcp' for cell 'dmaSystem_i/axi_dma_0'
INFO: [Project 1-454] Reading design checkpoint '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_gamma_correction_0_0/dmaSystem_gamma_correction_0_0.dcp' for cell 'dmaSystem_i/gamma_correction_0'
INFO: [Project 1-454] Reading design checkpoint '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_processing_system7_0_0/dmaSystem_processing_system7_0_0.dcp' for cell 'dmaSystem_i/processing_system7_0'
INFO: [Project 1-454] Reading design checkpoint '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_rst_ps7_0_50M_0/dmaSystem_rst_ps7_0_50M_0.dcp' for cell 'dmaSystem_i/rst_ps7_0_50M'
INFO: [Project 1-454] Reading design checkpoint '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_system_ila_0_0/dmaSystem_system_ila_0_0.dcp' for cell 'dmaSystem_i/system_ila_0'
INFO: [Project 1-454] Reading design checkpoint '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_xbar_1/dmaSystem_xbar_1.dcp' for cell 'dmaSystem_i/axi_mem_intercon/xbar'
INFO: [Project 1-454] Reading design checkpoint '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_auto_pc_1/dmaSystem_auto_pc_1.dcp' for cell 'dmaSystem_i/axi_mem_intercon/m00_couplers/auto_pc'
INFO: [Project 1-454] Reading design checkpoint '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_auto_us_0/dmaSystem_auto_us_0.dcp' for cell 'dmaSystem_i/axi_mem_intercon/s00_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_auto_us_1/dmaSystem_auto_us_1.dcp' for cell 'dmaSystem_i/axi_mem_intercon/s01_couplers/auto_us'
INFO: [Project 1-454] Reading design checkpoint '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_auto_pc_0/dmaSystem_auto_pc_0.dcp' for cell 'dmaSystem_i/ps7_0_axi_periph/s00_couplers/auto_pc'
Netlist sorting complete. Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 2610.559 ; gain = 0.000 ; free physical = 12792 ; free virtual = 47804
INFO: [Netlist 29-17] Analyzing 1166 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.1
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Chipscope 16-324] Core: dmaSystem_i/system_ila_0/inst/ila_lib UUID: ecf29248-1f06-500a-9e20-18e828911ada 
Parsing XDC File [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_processing_system7_0_0/dmaSystem_processing_system7_0_0.xdc] for cell 'dmaSystem_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_processing_system7_0_0/dmaSystem_processing_system7_0_0.xdc] for cell 'dmaSystem_i/processing_system7_0/inst'
Parsing XDC File [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_rst_ps7_0_50M_0/dmaSystem_rst_ps7_0_50M_0_board.xdc] for cell 'dmaSystem_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_rst_ps7_0_50M_0/dmaSystem_rst_ps7_0_50M_0_board.xdc] for cell 'dmaSystem_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_rst_ps7_0_50M_0/dmaSystem_rst_ps7_0_50M_0.xdc] for cell 'dmaSystem_i/rst_ps7_0_50M/U0'
Finished Parsing XDC File [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_rst_ps7_0_50M_0/dmaSystem_rst_ps7_0_50M_0.xdc] for cell 'dmaSystem_i/rst_ps7_0_50M/U0'
Parsing XDC File [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_axi_dma_0_1/dmaSystem_axi_dma_0_1.xdc] for cell 'dmaSystem_i/axi_dma_0/U0'
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_axi_dma_0_1/dmaSystem_axi_dma_0_1.xdc:52]
WARNING: [Vivado_Tcl 4-921] Waiver ID 'CDC-1' -to list should not be empty. [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_axi_dma_0_1/dmaSystem_axi_dma_0_1.xdc:56]
WARNING: [Vivado_Tcl 4-919] Waiver ID 'CDC-1' -from list should not be empty. [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_axi_dma_0_1/dmaSystem_axi_dma_0_1.xdc:61]
Finished Parsing XDC File [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_axi_dma_0_1/dmaSystem_axi_dma_0_1.xdc] for cell 'dmaSystem_i/axi_dma_0/U0'
Parsing XDC File [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'dmaSystem_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'dmaSystem_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'dmaSystem_i/system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'dmaSystem_i/system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_axi_dma_0_1/dmaSystem_axi_dma_0_1_clocks.xdc] for cell 'dmaSystem_i/axi_dma_0/U0'
Finished Parsing XDC File [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_axi_dma_0_1/dmaSystem_axi_dma_0_1_clocks.xdc] for cell 'dmaSystem_i/axi_dma_0/U0'
Parsing XDC File [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_auto_us_0/dmaSystem_auto_us_0_clocks.xdc] for cell 'dmaSystem_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Finished Parsing XDC File [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_auto_us_0/dmaSystem_auto_us_0_clocks.xdc] for cell 'dmaSystem_i/axi_mem_intercon/s00_couplers/auto_us/inst'
Parsing XDC File [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_auto_us_1/dmaSystem_auto_us_1_clocks.xdc] for cell 'dmaSystem_i/axi_mem_intercon/s01_couplers/auto_us/inst'
Finished Parsing XDC File [/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.gen/sources_1/bd/dmaSystem/ip/dmaSystem_auto_us_1/dmaSystem_auto_us_1_clocks.xdc] for cell 'dmaSystem_i/axi_mem_intercon/s01_couplers/auto_us/inst'
INFO: [Project 1-1714] 6 XPM XDC files have been applied to the design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 2826.664 ; gain = 0.000 ; free physical = 12699 ; free virtual = 47711
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 502 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 496 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 2 instances

22 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 2826.664 ; gain = 216.105 ; free physical = 12699 ; free virtual = 47711
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.86 ; elapsed = 00:00:00.42 . Memory (MB): peak = 2826.664 ; gain = 0.000 ; free physical = 12699 ; free virtual = 47711

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 144078164

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 2887.430 ; gain = 60.766 ; free physical = 12362 ; free virtual = 47374

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = a7ee70aa7338c6f4.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3193.258 ; gain = 0.000 ; free physical = 11995 ; free virtual = 47011
Phase 1 Generate And Synthesize Debug Cores | Checksum: ebce8cd6

Time (s): cpu = 00:00:14 ; elapsed = 00:00:13 . Memory (MB): peak = 3193.258 ; gain = 43.781 ; free physical = 11995 ; free virtual = 47011

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter dmaSystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_10 into driver instance dmaSystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_DRE.I_DRE_16_to_64/xpm_fifo_instance.xpm_fifo_sync_inst_i_12, which resulted in an inversion of 16 pins
INFO: [Opt 31-1287] Pulled Inverter dmaSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_2__0 into driver instance dmaSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst_i_4__0, which resulted in an inversion of 6 pins
INFO: [Opt 31-1287] Pulled Inverter dmaSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/split_ongoing_i_1__0 into driver instance dmaSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/S_AXI_AREADY_I_i_3__0, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter dmaSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/split_ongoing_i_1 into driver instance dmaSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/S_AXI_AREADY_I_i_4, which resulted in an inversion of 3 pins
INFO: [Opt 31-1287] Pulled Inverter dmaSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_1 into driver instance dmaSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst_i_3__0, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter dmaSystem_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/USE_RTL_FIFO.data_srl_reg[31][11]_srl32_i_1 into driver instance dmaSystem_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[0]_INST_0_i_1, which resulted in an inversion of 5 pins
INFO: [Opt 31-1287] Pulled Inverter dmaSystem_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/USE_RTL_FIFO.data_srl_reg[31][13]_srl32_i_1 into driver instance dmaSystem_i/axi_mem_intercon/s00_couplers/auto_us/inst/gen_upsizer.gen_full_upsizer.axi_upsizer_inst/si_register_slice_inst/ar.ar_pipe/m_axi_araddr[2]_INST_0_i_2, which resulted in an inversion of 8 pins
INFO: [Opt 31-1287] Pulled Inverter dmaSystem_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance dmaSystem_i/system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[9]_i_3, which resulted in an inversion of 14 pins
INFO: [Opt 31-138] Pushed 3 inverter(s) to 7 load pin(s).
In IDDR TRANSFORM
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 8db7a7e3

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3193.258 ; gain = 43.781 ; free physical = 12008 ; free virtual = 47024
INFO: [Opt 31-389] Phase Retarget created 23 cells and removed 114 cells
INFO: [Opt 31-1021] In phase Retarget, 92 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 3 inverter(s) to 10 load pin(s).
Phase 3 Constant propagation | Checksum: 14ad1dc55

Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 3193.258 ; gain = 43.781 ; free physical = 12008 ; free virtual = 47024
INFO: [Opt 31-389] Phase Constant propagation created 234 cells and removed 644 cells
INFO: [Opt 31-1021] In phase Constant propagation, 76 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: e0dbbd22

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3193.258 ; gain = 43.781 ; free physical = 12024 ; free virtual = 47040
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 290 cells
INFO: [Opt 31-1021] In phase Sweep, 2035 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: e0dbbd22

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3225.273 ; gain = 75.797 ; free physical = 12024 ; free virtual = 47040
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: e0dbbd22

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3225.273 ; gain = 75.797 ; free physical = 12024 ; free virtual = 47040
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: e0dbbd22

Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 3225.273 ; gain = 75.797 ; free physical = 12024 ; free virtual = 47040
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 90 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              23  |             114  |                                             92  |
|  Constant propagation         |             234  |             644  |                                             76  |
|  Sweep                        |               0  |             290  |                                           2035  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             90  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 3225.273 ; gain = 0.000 ; free physical = 12024 ; free virtual = 47040
Ending Logic Optimization Task | Checksum: 13d38541a

Time (s): cpu = 00:00:16 ; elapsed = 00:00:14 . Memory (MB): peak = 3225.273 ; gain = 75.797 ; free physical = 12024 ; free virtual = 47040

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 25 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 21 newly gated: 0 Total Ports: 50
Number of Flops added for Enable Generation: 3

Ending PowerOpt Patch Enables Task | Checksum: 1ab180b82

Time (s): cpu = 00:00:00.15 ; elapsed = 00:00:00.12 . Memory (MB): peak = 3531.242 ; gain = 0.000 ; free physical = 11870 ; free virtual = 46885
Ending Power Optimization Task | Checksum: 1ab180b82

Time (s): cpu = 00:00:05 ; elapsed = 00:00:02 . Memory (MB): peak = 3531.242 ; gain = 305.969 ; free physical = 11891 ; free virtual = 46906

Starting Final Cleanup Task

Starting Logic Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Logic Optimization Task | Checksum: bf63f294

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.83 . Memory (MB): peak = 3531.242 ; gain = 0.000 ; free physical = 12007 ; free virtual = 47023
Ending Final Cleanup Task | Checksum: bf63f294

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 3531.242 ; gain = 0.000 ; free physical = 12007 ; free virtual = 47023

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3531.242 ; gain = 0.000 ; free physical = 12007 ; free virtual = 47023
Ending Netlist Obfuscation Task | Checksum: bf63f294

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3531.242 ; gain = 0.000 ; free physical = 12007 ; free virtual = 47023
INFO: [Common 17-83] Releasing license: Implementation
64 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:31 ; elapsed = 00:00:25 . Memory (MB): peak = 3531.242 ; gain = 704.578 ; free physical = 12007 ; free virtual = 47023
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3531.242 ; gain = 0.000 ; free physical = 11995 ; free virtual = 47014
INFO: [Common 17-1381] The checkpoint '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.runs/impl_1/dmaSystem_wrapper_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dmaSystem_wrapper_drc_opted.rpt -pb dmaSystem_wrapper_drc_opted.pb -rpx dmaSystem_wrapper_drc_opted.rpx
Command: report_drc -file dmaSystem_wrapper_drc_opted.rpt -pb dmaSystem_wrapper_drc_opted.pb -rpx dmaSystem_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.runs/impl_1/dmaSystem_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 8 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11913 ; free virtual = 46936
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 95cc3a18

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11913 ; free virtual = 46936
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11913 ; free virtual = 46936

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: dd8cc51d

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.61 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11955 ; free virtual = 46978

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 236a62c8a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11944 ; free virtual = 46967

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 236a62c8a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11944 ; free virtual = 46967
Phase 1 Placer Initialization | Checksum: 236a62c8a

Time (s): cpu = 00:00:04 ; elapsed = 00:00:02 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11944 ; free virtual = 46967

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 2767ab0e6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12046 ; free virtual = 47069

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 26fcb28c1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12046 ; free virtual = 47069

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 26fcb28c1

Time (s): cpu = 00:00:07 ; elapsed = 00:00:03 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12046 ; free virtual = 47069

Phase 2.4 Global Placement Core

Phase 2.4.1 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 652 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 270 nets or LUTs. Breaked 0 LUT, combined 270 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12089 ; free virtual = 47112

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            270  |                   270  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            270  |                   270  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.1 Physical Synthesis In Placer | Checksum: 17f5f021e

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12090 ; free virtual = 47113
Phase 2.4 Global Placement Core | Checksum: 131dbf4c4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12086 ; free virtual = 47109
Phase 2 Global Placement | Checksum: 131dbf4c4

Time (s): cpu = 00:00:21 ; elapsed = 00:00:08 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12089 ; free virtual = 47112

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 192946bdf

Time (s): cpu = 00:00:22 ; elapsed = 00:00:08 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12088 ; free virtual = 47111

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 23ae258db

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12086 ; free virtual = 47108

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 25d1b9e7c

Time (s): cpu = 00:00:24 ; elapsed = 00:00:09 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12086 ; free virtual = 47108

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1ff55ed14

Time (s): cpu = 00:00:25 ; elapsed = 00:00:09 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12086 ; free virtual = 47108

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 27deb4040

Time (s): cpu = 00:00:27 ; elapsed = 00:00:12 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12071 ; free virtual = 47094

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 1f60de91d

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12071 ; free virtual = 47094

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1aca75813

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12071 ; free virtual = 47094
Phase 3 Detail Placement | Checksum: 1aca75813

Time (s): cpu = 00:00:28 ; elapsed = 00:00:12 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12071 ; free virtual = 47094

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 1b76532ce

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 8 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=8.993 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1af2c29ab

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.3 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12069 ; free virtual = 47092
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1391032aa

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.39 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12069 ; free virtual = 47092
Phase 4.1.1.1 BUFG Insertion | Checksum: 1b76532ce

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12069 ; free virtual = 47092

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=8.993. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 1542187ea

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12069 ; free virtual = 47092

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12069 ; free virtual = 47092
Phase 4.1 Post Commit Optimization | Checksum: 1542187ea

Time (s): cpu = 00:00:33 ; elapsed = 00:00:14 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12069 ; free virtual = 47092

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1542187ea

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12069 ; free virtual = 47092

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                1x1|
|___________|___________________|___________________|
|      South|                1x1|                2x2|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 1542187ea

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12069 ; free virtual = 47092
Phase 4.3 Placer Reporting | Checksum: 1542187ea

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12069 ; free virtual = 47092

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12069 ; free virtual = 47092

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12069 ; free virtual = 47092
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1482f0e4e

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12069 ; free virtual = 47092
Ending Placer Task | Checksum: 103860092

Time (s): cpu = 00:00:34 ; elapsed = 00:00:14 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12069 ; free virtual = 47092
INFO: [Common 17-83] Releasing license: Implementation
101 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:00:35 ; elapsed = 00:00:15 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12077 ; free virtual = 47100
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.53 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 12019 ; free virtual = 47072
INFO: [Common 17-1381] The checkpoint '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.runs/impl_1/dmaSystem_wrapper_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file dmaSystem_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.16 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11987 ; free virtual = 47018
INFO: [runtcl-4] Executing : report_utilization -file dmaSystem_wrapper_utilization_placed.rpt -pb dmaSystem_wrapper_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file dmaSystem_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.15 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11962 ; free virtual = 46994
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
110 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.56 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11899 ; free virtual = 46962
INFO: [Common 17-1381] The checkpoint '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.runs/impl_1/dmaSystem_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 8 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 31d0c19f ConstDB: 0 ShapeSum: d1b53ef3 RouteDB: 0
Post Restoration Checksum: NetGraph: 50ef4313 NumContArr: 172f3676 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 681e7989

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11887 ; free virtual = 46928

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 681e7989

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11848 ; free virtual = 46889

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 681e7989

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11848 ; free virtual = 46889
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 11a37e13f

Time (s): cpu = 00:00:14 ; elapsed = 00:00:08 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11833 ; free virtual = 46874
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.198  | TNS=0.000  | WHS=-0.358 | THS=-350.952|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 16a82b00c

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11852 ; free virtual = 46892
INFO: [Route 35-416] Intermediate Timing Summary | WNS=9.198  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 15527a2d6

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11852 ; free virtual = 46892

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.00154842 %
  Global Horizontal Routing Utilization  = 0.00344669 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 16551
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 16551
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: d200ca04

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11844 ; free virtual = 46885

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: d200ca04

Time (s): cpu = 00:00:19 ; elapsed = 00:00:09 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11844 ; free virtual = 46885
Phase 3 Initial Routing | Checksum: 2106d81e7

Time (s): cpu = 00:00:22 ; elapsed = 00:00:10 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11844 ; free virtual = 46885

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 943
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.184  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22bbc8894

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11860 ; free virtual = 46901

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.184  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 2880574ca

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11859 ; free virtual = 46900

Phase 4.3 Global Iteration 2
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.184  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 1aea578de

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11859 ; free virtual = 46900
Phase 4 Rip-up And Reroute | Checksum: 1aea578de

Time (s): cpu = 00:00:27 ; elapsed = 00:00:13 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11859 ; free virtual = 46900

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 1aea578de

Time (s): cpu = 00:00:28 ; elapsed = 00:00:13 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11859 ; free virtual = 46900

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 1aea578de

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11859 ; free virtual = 46900
Phase 5 Delay and Skew Optimization | Checksum: 1aea578de

Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11859 ; free virtual = 46900

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 1b09da3d5

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11863 ; free virtual = 46904
INFO: [Route 35-416] Intermediate Timing Summary | WNS=6.184  | TNS=0.000  | WHS=0.027  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 1ef46cb6c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11863 ; free virtual = 46904
Phase 6 Post Hold Fix | Checksum: 1ef46cb6c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11863 ; free virtual = 46904

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 9.34952 %
  Global Horizontal Routing Utilization  = 10.6641 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1ef46cb6c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11863 ; free virtual = 46904

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1ef46cb6c

Time (s): cpu = 00:00:29 ; elapsed = 00:00:14 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11863 ; free virtual = 46904

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1e1ca4b49

Time (s): cpu = 00:00:30 ; elapsed = 00:00:15 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11864 ; free virtual = 46905

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=6.184  | TNS=0.000  | WHS=0.027  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1e1ca4b49

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11869 ; free virtual = 46910
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:32 ; elapsed = 00:00:15 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11907 ; free virtual = 46947

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
127 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:36 ; elapsed = 00:00:17 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11907 ; free virtual = 46947
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.59 . Memory (MB): peak = 3570.367 ; gain = 0.000 ; free physical = 11859 ; free virtual = 46933
INFO: [Common 17-1381] The checkpoint '/home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.runs/impl_1/dmaSystem_wrapper_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file dmaSystem_wrapper_drc_routed.rpt -pb dmaSystem_wrapper_drc_routed.pb -rpx dmaSystem_wrapper_drc_routed.rpx
Command: report_drc -file dmaSystem_wrapper_drc_routed.rpt -pb dmaSystem_wrapper_drc_routed.pb -rpx dmaSystem_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.runs/impl_1/dmaSystem_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file dmaSystem_wrapper_methodology_drc_routed.rpt -pb dmaSystem_wrapper_methodology_drc_routed.pb -rpx dmaSystem_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file dmaSystem_wrapper_methodology_drc_routed.rpt -pb dmaSystem_wrapper_methodology_drc_routed.pb -rpx dmaSystem_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 8 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /home/a0504467/bits_pilani/sem_1/hscd_lab/vivado/dmaSystem/dmaSystem.runs/impl_1/dmaSystem_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file dmaSystem_wrapper_power_routed.rpt -pb dmaSystem_wrapper_power_summary_routed.pb -rpx dmaSystem_wrapper_power_routed.rpx
Command: report_power -file dmaSystem_wrapper_power_routed.rpt -pb dmaSystem_wrapper_power_summary_routed.pb -rpx dmaSystem_wrapper_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
139 Infos, 8 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file dmaSystem_wrapper_route_status.rpt -pb dmaSystem_wrapper_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file dmaSystem_wrapper_timing_summary_routed.rpt -pb dmaSystem_wrapper_timing_summary_routed.pb -rpx dmaSystem_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file dmaSystem_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file dmaSystem_wrapper_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file dmaSystem_wrapper_bus_skew_routed.rpt -pb dmaSystem_wrapper_bus_skew_routed.pb -rpx dmaSystem_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
INFO: [Memdata 28-167] Found XPM memory block dmaSystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst with a P_MEMORY_PRIMITIVE property set to auto. A value of block is required. You will not be able to use the updatemem program to update the bitstream with new data for the dmaSystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_XD_FIFO/NON_BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst block.
INFO: [Memdata 28-208] The XPM instance: <dmaSystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_S2MM_FULL.I_S2MM_FULL_WRAPPER/GEN_ENABLE_INDET_BTT_SF.I_INDET_BTT/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <dmaSystem_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
INFO: [Memdata 28-208] The XPM instance: <dmaSystem_i/axi_dma_0/U0/I_PRMRY_DATAMOVER/GEN_MM2S_FULL.I_MM2S_FULL_WRAPPER/GEN_INCLUDE_MM2S_SF.I_RD_SF/I_DATA_FIFO/BLK_MEM.I_SYNC_FIFOGEN_FIFO/xpm_fifo_instance.xpm_fifo_sync_inst/xpm_fifo_base_inst/gen_sdpram.xpm_memory_base_inst> is part of IP: <dmaSystem_i/axi_dma_0>. This XPM instance will be excluded from the .mmi because updatemem is prohibited from making changes to an XPM that is part of an IP.
Command: write_bitstream -force dmaSystem_wrapper.bit
Attempting to get a license for feature 'Implementation' and/or device 'xc7z007s'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z007s'
Running DRC as a precondition to command write_bitstream
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 8 threads
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dmaSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin dmaSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A5)+((~A5)*(~A4)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A1' of cell dmaSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin dmaSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A6)+((~A6)*(~A5)*A3)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A3' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.id_state[0]_i_1/I0) is not included in the LUT equation: 'O6=(A6+~A6)*((A5))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A4' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I1) is not included in the LUT equation: 'O5=(A2*A1)+(A2*(~A1)*(~A3))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1 (pin dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/temp_curid[31]_i_1/I0) is not included in the LUT equation: 'O5=(A2*A1)+(A2*(~A1)*(~A3))+((~A2))'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC PDCN-1569] LUT equation term check: Used physical LUT pin 'A5' of cell dmaSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1 (pin dmaSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/gpregsm1.user_valid_i_1/I1) is not included in the LUT equation: 'O6=(A1)+((~A1)*(~A4)*A2)'. If this cell is a user instantiated LUT in the design, please remove connectivity to the pin or change the equation and/or INIT string of the LUT to prevent this issue. If the cell is inferred or IP created LUT, please regenerate the IP and/or resynthesize the design to attempt to correct the issue.
WARNING: [DRC RTSTAT-10] No routable loads: 58 net(s) have no routable loads. The problem bus(es) and/or net(s) are dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_inst/TMS, dmaSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dmaSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dmaSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/gr1.gr1_int.rfwft/aempty_fwft_i, dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD7_CTL/ctl_reg_en_2[1], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_capture[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_drck[0], dbg_hub/inst/BSCANID.u_xsdbm_id/SWITCH_N_EXT_BSCAN.bscan_switch/m_bscan_runtest[0], dmaSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_BURSTS.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], dbg_hub/inst/BSCANID.u_xsdbm_id/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v3_0_0_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[0], dmaSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_READ.USE_SPLIT_R.read_addr_inst/USE_R_CHANNEL.cmd_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0], dmaSystem_i/axi_mem_intercon/m00_couplers/auto_pc/inst/gen_axi4_axi3.axi3_conv_inst/USE_WRITE.write_addr_inst/USE_B_CHANNEL.cmd_b_queue/inst/fifo_gen_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.rd_rst_reg[2:0]... and (the first 15 of 44 listed).
INFO: [Vivado 12-3199] DRC finished with 0 Errors, 7 Warnings
INFO: [Vivado 12-3200] Please refer to the DRC report (report_drc) for more information.
INFO: [Designutils 20-2272] Running write_bitstream with 8 threads.
Loading data files...
Loading site data...
Loading route data...
Processing options...
Creating bitmap...
Creating bitstream...
Writing bitstream ./dmaSystem_wrapper.bit...
INFO: [Vivado 12-1842] Bitgen Completed Successfully.
INFO: [Project 1-1876] WebTalk data collection is mandatory when using a ULT device. To see the specific WebTalk data collected for your design, open the usage_statistics_webtalk.html or usage_statistics_webtalk.xml file in the implementation directory.
INFO: [Common 17-83] Releasing license: Implementation
15 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
write_bitstream completed successfully
write_bitstream: Time (s): cpu = 00:00:13 ; elapsed = 00:00:08 . Memory (MB): peak = 3887.906 ; gain = 257.691 ; free physical = 11687 ; free virtual = 46753
INFO: [Common 17-206] Exiting Vivado at Fri Nov  1 12:51:17 2024...
