// Seed: 3759760675
module module_0 (
    output uwire id_0,
    input tri1 id_1,
    output supply0 id_2
);
  wire id_4;
  wire id_5;
  wire id_6;
endmodule
module module_1 (
    output tri1 id_0,
    input tri0 id_1,
    input wand id_2,
    output uwire id_3,
    input wand id_4,
    input uwire id_5,
    output tri id_6,
    input supply1 id_7,
    input tri id_8,
    input uwire id_9,
    input tri0 id_10,
    input supply0 id_11,
    output wand id_12,
    output wire id_13,
    input supply0 id_14
);
  uwire id_16 = -1, id_17 = id_10;
  always id_6 = 1 ? -1 * -1'b0 : this;
  module_0 modCall_1 (
      id_6,
      id_11,
      id_3
  );
endmodule
