Analysis & Elaboration report for FSM
Tue Oct 12 21:27:29 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Elaboration Summary
  3. Parallel Compilation
  4. Parameter Settings for User Entity Instance: lab_compact:machine|control:preparacion|slow_counter:counter_segundos
  5. Analysis & Elaboration Settings
  6. Port Connectivity Checks: "lab_compact:machine|control:preparacion|FSM_Preparadora:preparadora"
  7. Port Connectivity Checks: "lab_compact:machine|control:preparacion|slow_counter:counter_segundos"
  8. Port Connectivity Checks: "lab_compact:machine"
  9. Analysis & Elaboration Messages
 10. Analysis & Elaboration Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-----------------------------------------------------------------------------+
; Analysis & Elaboration Summary                                              ;
+-------------------------------+---------------------------------------------+
; Analysis & Elaboration Status ; Successful - Tue Oct 12 21:27:29 2021       ;
; Quartus Prime Version         ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                 ; FSM                                         ;
; Top-level Entity Name         ; lab_compac_tb                               ;
; Family                        ; Cyclone V                                   ;
; Logic utilization (in ALMs)   ; N/A until Partition Merge                   ;
; Total registers               ; N/A until Partition Merge                   ;
; Total pins                    ; N/A until Partition Merge                   ;
; Total virtual pins            ; N/A until Partition Merge                   ;
; Total block memory bits       ; N/A until Partition Merge                   ;
; Total PLLs                    ; N/A until Partition Merge                   ;
; Total DLLs                    ; N/A until Partition Merge                   ;
+-------------------------------+---------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: lab_compact:machine|control:preparacion|slow_counter:counter_segundos ;
+-----------------+-------+------------------------------------------------------------------------------------------+
; Parameter Name  ; Value ; Type                                                                                     ;
+-----------------+-------+------------------------------------------------------------------------------------------+
; clk_half_period ; 10    ; Signed Integer                                                                           ;
; N               ; 2     ; Signed Integer                                                                           ;
+-----------------+-------+------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Elaboration Settings                                                                                           ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CGXFC7C7F23C8     ;                    ;
; Top-level entity name                                                           ; lab_compac_tb      ; FSM                ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_compact:machine|control:preparacion|FSM_Preparadora:preparadora"                                                                                ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                          ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+
; segundos ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (3 bits) it drives.  Extra input bit(s) "segundos[2..1]" will be connected to GND. ;
+----------+-------+----------+--------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_compact:machine|control:preparacion|slow_counter:counter_segundos"                                   ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                                                                  ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+
; Q    ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+--------+----------+----------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "lab_compact:machine"                                                                     ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; Port      ; Type   ; Severity ; Details                                                                             ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+
; agua      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; cafe      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; leche     ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; chocolate ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; azucar    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; vuelto    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------+
; Analysis & Elaboration Messages ;
+---------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Elaboration
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Tue Oct 12 21:27:05 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off FSM -c FSM --analysis_and_elaboration
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file method_adder.sv
    Info (12023): Found entity 1: method_adder File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/method_adder.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file method_substractor.sv
    Info (12023): Found entity 1: method_substractor File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/method_substractor.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file method_addersub.sv
    Info (12023): Found entity 1: method_addersub File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/method_addersub.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file mux_tiempos.sv
    Info (12023): Found entity 1: mux_tiempos File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/mux_tiempos.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file control.sv
    Info (12023): Found entity 1: control File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/control.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file slow_counter.sv
    Info (12023): Found entity 1: slow_counter File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/slow_counter.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsmcompleta.sv
    Info (12023): Found entity 1: FSMCompleta File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/FSMCompleta.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file fsmcompleta_tb.sv
    Info (12023): Found entity 1: FSMCompleta_tb File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/FSMCompleta_tb.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file counter_coins.sv
    Info (12023): Found entity 1: Counter_coins File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Counter_coins.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file comparator_coins.sv
    Info (12023): Found entity 1: Comparator_coins File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Comparator_coins.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab_compact.sv
    Info (12023): Found entity 1: lab_compact File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compact.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file register.sv
    Info (12023): Found entity 1: Register File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Register.sv Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file lab_compac_tb.sv
    Info (12023): Found entity 1: lab_compac_tb File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compac_tb.sv Line: 1
Info (12127): Elaborating entity "lab_compac_tb" for the top level hierarchy
Warning (10755): Verilog HDL warning at lab_compac_tb.sv(10): assignments to clk create a combinational loop File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compac_tb.sv Line: 10
Info (12128): Elaborating entity "lab_compact" for hierarchy "lab_compact:machine" File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compac_tb.sv Line: 7
Info (12128): Elaborating entity "FSMCompleta" for hierarchy "lab_compact:machine|FSMCompleta:machine" File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compact.sv Line: 9
Info (12128): Elaborating entity "Counter_coins" for hierarchy "lab_compact:machine|Counter_coins:contador" File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compact.sv Line: 10
Warning (10230): Verilog HDL assignment warning at Counter_coins.sv(7): truncated value with size 32 to match size of target (1) File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Counter_coins.sv Line: 7
Warning (10230): Verilog HDL assignment warning at Counter_coins.sv(8): truncated value with size 32 to match size of target (1) File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Counter_coins.sv Line: 8
Warning (10240): Verilog HDL Always Construct warning at Counter_coins.sv(4): inferring latch(es) for variable "Q", which holds its previous value in one or more paths through the always construct File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Counter_coins.sv Line: 4
Info (10041): Inferred latch for "Q" at Counter_coins.sv(7) File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Counter_coins.sv Line: 7
Info (12128): Elaborating entity "Register" for hierarchy "lab_compact:machine|Register:registro" File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compact.sv Line: 11
Info (12128): Elaborating entity "Comparator_coins" for hierarchy "lab_compact:machine|Comparator_coins:comparador" File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compact.sv Line: 12
Warning (10034): Output port "vuelto" at Comparator_coins.sv(2) has no driver File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/Comparator_coins.sv Line: 2
Info (12128): Elaborating entity "control" for hierarchy "lab_compact:machine|control:preparacion" File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compact.sv Line: 13
Info (12128): Elaborating entity "mux_tiempos" for hierarchy "lab_compact:machine|control:preparacion|mux_tiempos:mux_t" File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/control.sv Line: 14
Info (12128): Elaborating entity "slow_counter" for hierarchy "lab_compact:machine|control:preparacion|slow_counter:counter_segundos" File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/control.sv Line: 15
Warning (10230): Verilog HDL assignment warning at slow_counter.sv(12): truncated value with size 32 to match size of target (26) File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/slow_counter.sv Line: 12
Warning (12125): Using design file fsm_preparadora.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: FSM_Preparadora File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/fsm_preparadora.sv Line: 1
Info (12128): Elaborating entity "FSM_Preparadora" for hierarchy "lab_compact:machine|control:preparacion|FSM_Preparadora:preparadora" File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/control.sv Line: 16
Warning (10230): Verilog HDL assignment warning at fsm_preparadora.sv(12): truncated value with size 3 to match size of target (2) File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/fsm_preparadora.sv Line: 12
Warning (10230): Verilog HDL assignment warning at fsm_preparadora.sv(19): truncated value with size 3 to match size of target (2) File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/fsm_preparadora.sv Line: 19
Warning (10230): Verilog HDL assignment warning at fsm_preparadora.sv(20): truncated value with size 3 to match size of target (2) File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/fsm_preparadora.sv Line: 20
Warning (10230): Verilog HDL assignment warning at fsm_preparadora.sv(21): truncated value with size 3 to match size of target (2) File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/fsm_preparadora.sv Line: 21
Warning (10230): Verilog HDL assignment warning at fsm_preparadora.sv(22): truncated value with size 3 to match size of target (2) File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/fsm_preparadora.sv Line: 22
Warning (10199): Verilog HDL Case Statement warning at fsm_preparadora.sv(23): case item expression never matches the case expression File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/fsm_preparadora.sv Line: 23
Warning (10199): Verilog HDL Case Statement warning at fsm_preparadora.sv(24): case item expression never matches the case expression File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/fsm_preparadora.sv Line: 24
Warning (10230): Verilog HDL assignment warning at fsm_preparadora.sv(25): truncated value with size 3 to match size of target (2) File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/fsm_preparadora.sv Line: 25
Warning (12011): Net is missing source, defaulting to GND
    Warning (12110): Net "clk" is missing source, defaulting to GND File: C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/lab_compac_tb.sv Line: 3
Warning (12241): 2 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Info (144001): Generated suppressed messages file C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/output_files/FSM.map.smsg
Info: Quartus Prime Analysis & Elaboration was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 4767 megabytes
    Info: Processing ended: Tue Oct 12 21:27:29 2021
    Info: Elapsed time: 00:00:24
    Info: Total CPU time (on all processors): 00:01:00


+--------------------------------------------+
; Analysis & Elaboration Suppressed Messages ;
+--------------------------------------------+
The suppressed messages can be found in C:/Users/berta/OneDrive/Documentos/GitHub/Taller-de-Dise-oDigital/Lab4/output_files/FSM.map.smsg.


