// Seed: 3936249502
module module_0 #(
    parameter id_1 = 32'd36,
    parameter id_2 = 32'd11,
    parameter id_8 = 32'd68
) (
    _id_1,
    _id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    _id_8,
    id_9
);
  input wire id_9;
  inout wire _id_8;
  output wire id_7;
  inout wire id_6;
  assign module_1.id_5 = 0;
  output logic [7:0] id_5;
  inout wire id_4;
  input wire id_3;
  input wire _id_2;
  input wire _id_1;
  assign id_5[1 :-1] = 1'b0;
  logic [id_8 : 1] id_10;
  wire [~  1 : id_2] id_11;
  logic [1 : id_1] id_12;
  ;
endmodule
module module_1 #(
    parameter id_0 = 32'd88,
    parameter id_2 = 32'd57,
    parameter id_5 = 32'd29
) (
    input supply0 _id_0,
    output uwire id_1,
    input tri1 _id_2
);
  logic [7:0] id_4;
  wire _id_5;
  logic [-1 : 1] id_6;
  logic id_7 = $signed(86);
  ;
  logic [id_0  +  id_2 : id_5] id_8;
  assign id_5 = id_5;
  assign id_1 = 1;
  module_0 modCall_1 (
      id_5,
      id_5,
      id_8,
      id_8,
      id_4,
      id_8,
      id_7,
      id_5,
      id_8
  );
  localparam id_9 = 1;
  assign id_4[id_0]   = id_4;
  assign id_6[~^id_5] = id_2;
  wire id_10;
endmodule
