// Seed: 3822691296
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11
);
  inout wire id_11;
  input wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  input wire id_4;
  assign module_1.id_1 = 0;
  input wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_1 (
    input  wor   id_0,
    output logic id_1
);
  always_ff @(posedge id_0 or posedge id_0) begin : LABEL_0
    id_1 <= #1 -1;
  end
  parameter id_3 = 1;
  assign id_1 = -1 == 1;
  logic id_4;
  ;
  module_0 modCall_1 (
      id_3,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4,
      id_3,
      id_4,
      id_3,
      id_3,
      id_4
  );
endmodule
