<dec f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.h' l='117' type='void llvm::ScheduleDAGSDNodes::VerifyScheduledSequence(bool isBottomUp)'/>
<doc f='llvm/llvm/lib/CodeGen/SelectionDAG/ScheduleDAGSDNodes.h' l='115'>/// VerifyScheduledSequence - Verify that all SUnits are scheduled and
    /// consistent with the Sequence of scheduled instructions.</doc>
