library verilog;
use verilog.vl_types.all;
entity de_code is
    port(
        src_num         : in     vl_logic_vector(3 downto 0);
        ed_num          : out    vl_logic_vector(7 downto 0)
    );
end de_code;
