\hypertarget{struct_f_s_m_c___bank4___type_def}{\section{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def Struct Reference}
\label{struct_f_s_m_c___bank4___type_def}\index{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def}}
}


Flexible Static Memory Controller Bank4.  




{\ttfamily \#include $<$stm32f10x.\-h$>$}

\subsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank4___type_def_a0470b5bbb53e9f1bbde09829371eb72f}{P\-C\-R4}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank4___type_def_a1e0f09be7fa48bb7b14233866da1dd9f}{S\-R4}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank4___type_def_a4ed4ce751e7a8b3207bd20675b1d9085}{P\-M\-E\-M4}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank4___type_def_a4cccc7802b573135311cc38e7f247ff5}{P\-A\-T\-T4}
\item 
\hyperlink{group___c_m_s_i_s__core__definitions_gaec43007d9998a0a0e01faede4133d6be}{\-\_\-\-\_\-\-I\-O} uint32\-\_\-t \hyperlink{struct_f_s_m_c___bank4___type_def_a531ebc38c47bebfb198eafb4de24cb2a}{P\-I\-O4}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Flexible Static Memory Controller Bank4. 

\subsection{Member Data Documentation}
\hypertarget{struct_f_s_m_c___bank4___type_def_a4cccc7802b573135311cc38e7f247ff5}{\index{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def}!P\-A\-T\-T4@{P\-A\-T\-T4}}
\index{P\-A\-T\-T4@{P\-A\-T\-T4}!FSMC_Bank4_TypeDef@{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def}}
\subsubsection[{P\-A\-T\-T4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def\-::\-P\-A\-T\-T4}}\label{struct_f_s_m_c___bank4___type_def_a4cccc7802b573135311cc38e7f247ff5}
P\-C Card Attribute memory space timing register 4, Address offset\-: 0x\-A\-C \hypertarget{struct_f_s_m_c___bank4___type_def_a0470b5bbb53e9f1bbde09829371eb72f}{\index{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def}!P\-C\-R4@{P\-C\-R4}}
\index{P\-C\-R4@{P\-C\-R4}!FSMC_Bank4_TypeDef@{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def}}
\subsubsection[{P\-C\-R4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def\-::\-P\-C\-R4}}\label{struct_f_s_m_c___bank4___type_def_a0470b5bbb53e9f1bbde09829371eb72f}
P\-C Card control register 4, Address offset\-: 0x\-A0 \hypertarget{struct_f_s_m_c___bank4___type_def_a531ebc38c47bebfb198eafb4de24cb2a}{\index{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def}!P\-I\-O4@{P\-I\-O4}}
\index{P\-I\-O4@{P\-I\-O4}!FSMC_Bank4_TypeDef@{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def}}
\subsubsection[{P\-I\-O4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def\-::\-P\-I\-O4}}\label{struct_f_s_m_c___bank4___type_def_a531ebc38c47bebfb198eafb4de24cb2a}
P\-C Card I/\-O space timing register 4, Address offset\-: 0x\-B0 \hypertarget{struct_f_s_m_c___bank4___type_def_a4ed4ce751e7a8b3207bd20675b1d9085}{\index{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def}!P\-M\-E\-M4@{P\-M\-E\-M4}}
\index{P\-M\-E\-M4@{P\-M\-E\-M4}!FSMC_Bank4_TypeDef@{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def}}
\subsubsection[{P\-M\-E\-M4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def\-::\-P\-M\-E\-M4}}\label{struct_f_s_m_c___bank4___type_def_a4ed4ce751e7a8b3207bd20675b1d9085}
P\-C Card Common memory space timing register 4, Address offset\-: 0x\-A8 \hypertarget{struct_f_s_m_c___bank4___type_def_a1e0f09be7fa48bb7b14233866da1dd9f}{\index{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def@{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def}!S\-R4@{S\-R4}}
\index{S\-R4@{S\-R4}!FSMC_Bank4_TypeDef@{F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def}}
\subsubsection[{S\-R4}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-\_\-\-\_\-\-I\-O} uint32\-\_\-t F\-S\-M\-C\-\_\-\-Bank4\-\_\-\-Type\-Def\-::\-S\-R4}}\label{struct_f_s_m_c___bank4___type_def_a1e0f09be7fa48bb7b14233866da1dd9f}
P\-C Card F\-I\-F\-O status and interrupt register 4, Address offset\-: 0x\-A4 

The documentation for this struct was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
miosix/arch/cortex\-M3\-\_\-stm32/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f10x_8h}{stm32f10x.\-h}\item 
miosix/arch/cortex\-M3\-\_\-stm32f2/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f2xx_8h}{stm32f2xx.\-h}\item 
miosix/arch/cortex\-M4\-\_\-stm32f4/common/\-C\-M\-S\-I\-S/\hyperlink{stm32f4xx_8h}{stm32f4xx.\-h}\end{DoxyCompactItemize}
