INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yufan lu/OneDrive/Vivado Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sources_1/new/RF.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module RF
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/yufan lu/OneDrive/Vivado Projects/CPU_START_FROM_0/CPU_START_FROM_0.srcs/sim_1/new/tb_cpu.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb_cpu
