Analysis & Synthesis report for Lab8
Fri Nov 29 01:02:12 2019
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. State Machine - |top|sequenceDetector:s2|y_Q
 10. State Machine - |top|drawControl:d1|currentState
 11. State Machine - |top|sequenceFSM:s1|currentState
 12. State Machine - |top|gameLogicFSM:top|currentState
 13. State Machine - |top|PS2_Demo:inputsfromKB|current_state
 14. State Machine - |top|PS2_Demo:inputsfromKB|PS2_Controller:PS2|s_ps2_transceiver
 15. State Machine - |top|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter
 16. State Machine - |top|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver
 17. User-Specified and Inferred Latches
 18. Registers Removed During Synthesis
 19. Removed Registers Triggering Further Register Optimizations
 20. General Register Statistics
 21. Inverted Register Statistics
 22. Multiplexer Restructuring Statistics (Restructuring Performed)
 23. Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated
 24. Source assignments for draw:d2|BlueCursor:b1|altsyncram:altsyncram_component|altsyncram_51g1:auto_generated
 25. Source assignments for draw:d2|GreenCursor:g1|altsyncram:altsyncram_component|altsyncram_e4g1:auto_generated
 26. Source assignments for draw:d2|RedCursor:r1|altsyncram:altsyncram_component|altsyncram_otf1:auto_generated
 27. Source assignments for draw:d2|YellowCursor:y1|altsyncram:altsyncram_component|altsyncram_p8g1:auto_generated
 28. Source assignments for draw:d2|titleScreen:t1|altsyncram:altsyncram_component|altsyncram_58g1:auto_generated
 29. Source assignments for draw:d2|youWin:y2|altsyncram:altsyncram_component|altsyncram_3kf1:auto_generated
 30. Source assignments for draw:d2|youLose:y3|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated
 31. Parameter Settings for User Entity Instance: vga_adapter:VGA
 32. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator
 33. Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory
 34. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component
 35. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller
 36. Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator
 37. Parameter Settings for User Entity Instance: PS2_Demo:inputsfromKB|PS2_Controller:PS2
 38. Parameter Settings for User Entity Instance: PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out
 39. Parameter Settings for User Entity Instance: draw:d2|BlueCursor:b1|altsyncram:altsyncram_component
 40. Parameter Settings for User Entity Instance: draw:d2|GreenCursor:g1|altsyncram:altsyncram_component
 41. Parameter Settings for User Entity Instance: draw:d2|RedCursor:r1|altsyncram:altsyncram_component
 42. Parameter Settings for User Entity Instance: draw:d2|YellowCursor:y1|altsyncram:altsyncram_component
 43. Parameter Settings for User Entity Instance: draw:d2|titleScreen:t1|altsyncram:altsyncram_component
 44. Parameter Settings for User Entity Instance: draw:d2|youWin:y2|altsyncram:altsyncram_component
 45. Parameter Settings for User Entity Instance: draw:d2|youLose:y3|altsyncram:altsyncram_component
 46. altsyncram Parameter Settings by Entity Instance
 47. altpll Parameter Settings by Entity Instance
 48. Port Connectivity Checks: "draw:d2|youLose:y3"
 49. Port Connectivity Checks: "draw:d2|youWin:y2"
 50. Port Connectivity Checks: "draw:d2|titleScreen:t1"
 51. Port Connectivity Checks: "draw:d2|YellowCursor:y1"
 52. Port Connectivity Checks: "draw:d2|RedCursor:r1"
 53. Port Connectivity Checks: "draw:d2|GreenCursor:g1"
 54. Port Connectivity Checks: "draw:d2|BlueCursor:b1"
 55. Port Connectivity Checks: "PS2_Demo:inputsfromKB|PS2_Controller:PS2"
 56. Port Connectivity Checks: "PS2_Demo:inputsfromKB"
 57. Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"
 58. Port Connectivity Checks: "vga_adapter:VGA"
 59. Post-Synthesis Netlist Statistics for Top Partition
 60. Elapsed Time Per Partition
 61. Analysis & Synthesis Messages
 62. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                  ;
+---------------------------------+---------------------------------------------+
; Analysis & Synthesis Status     ; Successful - Fri Nov 29 01:02:12 2019       ;
; Quartus Prime Version           ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                   ; Lab8                                        ;
; Top-level Entity Name           ; top                                         ;
; Family                          ; Cyclone V                                   ;
; Logic utilization (in ALMs)     ; N/A                                         ;
; Total registers                 ; 356                                         ;
; Total pins                      ; 56                                          ;
; Total virtual pins              ; 0                                           ;
; Total block memory bits         ; 231,168                                     ;
; Total DSP Blocks                ; 0                                           ;
; Total HSSI RX PCSs              ; 0                                           ;
; Total HSSI PMA RX Deserializers ; 0                                           ;
; Total HSSI TX PCSs              ; 0                                           ;
; Total HSSI PMA TX Serializers   ; 0                                           ;
; Total PLLs                      ; 1                                           ;
; Total DLLs                      ; 0                                           ;
+---------------------------------+---------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                             ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                          ; Setting            ; Default Value      ;
+---------------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                          ; 5CSEMA5F31C6       ;                    ;
; Top-level entity name                                                           ; top                ; Lab8               ;
; Family name                                                                     ; Cyclone V          ; Cyclone V          ;
; Use smart compilation                                                           ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation                ; On                 ; On                 ;
; Enable compact report table                                                     ; Off                ; Off                ;
; Restructure Multiplexers                                                        ; Auto               ; Auto               ;
; MLAB Add Timing Constraints For Mixed-Port Feed-Through Mode Setting Don't Care ; Off                ; Off                ;
; Create Debugging Nodes for IP Cores                                             ; Off                ; Off                ;
; Preserve fewer node names                                                       ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                                   ; Enable             ; Enable             ;
; Verilog Version                                                                 ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                                    ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                        ; Auto               ; Auto               ;
; Safe State Machine                                                              ; Off                ; Off                ;
; Extract Verilog State Machines                                                  ; On                 ; On                 ;
; Extract VHDL State Machines                                                     ; On                 ; On                 ;
; Ignore Verilog initial constructs                                               ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                      ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                                  ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                         ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                       ; On                 ; On                 ;
; Parallel Synthesis                                                              ; On                 ; On                 ;
; DSP Block Balancing                                                             ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                              ; On                 ; On                 ;
; Power-Up Don't Care                                                             ; On                 ; On                 ;
; Remove Redundant Logic Cells                                                    ; Off                ; Off                ;
; Remove Duplicate Registers                                                      ; On                 ; On                 ;
; Ignore CARRY Buffers                                                            ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                          ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                           ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                       ; Off                ; Off                ;
; Ignore LCELL Buffers                                                            ; Off                ; Off                ;
; Ignore SOFT Buffers                                                             ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                                  ; Off                ; Off                ;
; Optimization Technique                                                          ; Balanced           ; Balanced           ;
; Carry Chain Length                                                              ; 70                 ; 70                 ;
; Auto Carry Chains                                                               ; On                 ; On                 ;
; Auto Open-Drain Pins                                                            ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                           ; Off                ; Off                ;
; Auto ROM Replacement                                                            ; On                 ; On                 ;
; Auto RAM Replacement                                                            ; On                 ; On                 ;
; Auto DSP Block Replacement                                                      ; On                 ; On                 ;
; Auto Shift Register Replacement                                                 ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                                 ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                                   ; On                 ; On                 ;
; Strict RAM Replacement                                                          ; Off                ; Off                ;
; Allow Synchronous Control Signals                                               ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                           ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                              ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                                   ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                             ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                               ; Off                ; Off                ;
; Timing-Driven Synthesis                                                         ; On                 ; On                 ;
; Report Parameter Settings                                                       ; On                 ; On                 ;
; Report Source Assignments                                                       ; On                 ; On                 ;
; Report Connectivity Checks                                                      ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                              ; Off                ; Off                ;
; Synchronization Register Chain Length                                           ; 3                  ; 3                  ;
; Power Optimization During Synthesis                                             ; Normal compilation ; Normal compilation ;
; HDL message level                                                               ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                                 ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                        ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                              ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                       ; 100                ; 100                ;
; Clock MUX Protection                                                            ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                     ; Off                ; Off                ;
; Block Design Naming                                                             ; Auto               ; Auto               ;
; SDC constraint protection                                                       ; Off                ; Off                ;
; Synthesis Effort                                                                ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal                    ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                            ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                              ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                     ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                          ; On                 ; On                 ;
; Automatic Parallel Synthesis                                                    ; On                 ; On                 ;
; Partial Reconfiguration Bitstream ID                                            ; Off                ; Off                ;
+---------------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
;     Processor 3            ;   0.0%      ;
;     Processor 4            ;   0.0%      ;
+----------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                              ;
+--------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path     ; Used in Netlist ; File Type                              ; File Name with Absolute Path                                                            ; Library ;
+--------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+
; youWin.v                             ; yes             ; User Wizard-Generated File             ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/youWin.v                             ;         ;
; youLose.v                            ; yes             ; User Wizard-Generated File             ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/youLose.v                            ;         ;
; YellowCursor.v                       ; yes             ; User Wizard-Generated File             ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/YellowCursor.v                       ;         ;
; titleScreen.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/titleScreen.v                        ;         ;
; sequenceDisplay.v                    ; yes             ; User Verilog HDL File                  ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v                    ;         ;
; sequenceDetector.v                   ; yes             ; User Verilog HDL File                  ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDetector.v                   ;         ;
; RedCursor.v                          ; yes             ; User Wizard-Generated File             ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/RedCursor.v                          ;         ;
; PS2_Controller.v                     ; yes             ; User Verilog HDL File                  ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/PS2_Controller.v                     ;         ;
; misc modules.v                       ; yes             ; User Verilog HDL File                  ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v                       ;         ;
; Lab8.v                               ; yes             ; User Verilog HDL File                  ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v                               ;         ;
; keyboard.v                           ; yes             ; User Verilog HDL File                  ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/keyboard.v                           ;         ;
; GreenCursor.v                        ; yes             ; User Wizard-Generated File             ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/GreenCursor.v                        ;         ;
; gameLogic.v                          ; yes             ; User Verilog HDL File                  ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/gameLogic.v                          ;         ;
; drawControl.v                        ; yes             ; User Verilog HDL File                  ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/drawControl.v                        ;         ;
; draw.v                               ; yes             ; User Verilog HDL File                  ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v                               ;         ;
; BlueCursor.v                         ; yes             ; User Wizard-Generated File             ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/BlueCursor.v                         ;         ;
; Altera_UP_PS2_Data_In.v              ; yes             ; User Verilog HDL File                  ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/Altera_UP_PS2_Data_In.v              ;         ;
; Altera_UP_PS2_Command_Out.v          ; yes             ; User Verilog HDL File                  ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/Altera_UP_PS2_Command_Out.v          ;         ;
; vga_adapter/vga_pll.v                ; yes             ; User Wizard-Generated File             ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/vga_adapter/vga_pll.v                ;         ;
; vga_adapter/vga_controller.v         ; yes             ; User Verilog HDL File                  ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/vga_adapter/vga_controller.v         ;         ;
; vga_adapter/vga_address_translator.v ; yes             ; User Verilog HDL File                  ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/vga_adapter/vga_address_translator.v ;         ;
; vga_adapter/vga_adapter.v            ; yes             ; User Verilog HDL File                  ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/vga_adapter/vga_adapter.v            ;         ;
; altsyncram.tdf                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf                   ;         ;
; stratix_ram_block.inc                ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_ram_block.inc            ;         ;
; lpm_mux.inc                          ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_mux.inc                      ;         ;
; lpm_decode.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/lpm_decode.inc                   ;         ;
; aglobal181.inc                       ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/aglobal181.inc                   ;         ;
; a_rdenreg.inc                        ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/a_rdenreg.inc                    ;         ;
; altrom.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altrom.inc                       ;         ;
; altram.inc                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altram.inc                       ;         ;
; altdpram.inc                         ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altdpram.inc                     ;         ;
; db/altsyncram_m6m1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/altsyncram_m6m1.tdf               ;         ;
; black.mif                            ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/black.mif                            ;         ;
; db/decode_7la.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/decode_7la.tdf                    ;         ;
; db/decode_01a.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/decode_01a.tdf                    ;         ;
; db/mux_ifb.tdf                       ; yes             ; Auto-Generated Megafunction            ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/mux_ifb.tdf                       ;         ;
; altpll.tdf                           ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf                       ;         ;
; stratix_pll.inc                      ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratix_pll.inc                  ;         ;
; stratixii_pll.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/stratixii_pll.inc                ;         ;
; cycloneii_pll.inc                    ; yes             ; Megafunction                           ; c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/cycloneii_pll.inc                ;         ;
; db/altpll_80u.tdf                    ; yes             ; Auto-Generated Megafunction            ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/altpll_80u.tdf                    ;         ;
; db/altsyncram_51g1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/altsyncram_51g1.tdf               ;         ;
; cursorbluebg.mif                     ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/cursorbluebg.mif                     ;         ;
; db/altsyncram_e4g1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/altsyncram_e4g1.tdf               ;         ;
; cursorgreenbg.mif                    ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/cursorgreenbg.mif                    ;         ;
; db/altsyncram_otf1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/altsyncram_otf1.tdf               ;         ;
; cursorredbg.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/cursorredbg.mif                      ;         ;
; db/altsyncram_p8g1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/altsyncram_p8g1.tdf               ;         ;
; cursoryellowbg.mif                   ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/cursoryellowbg.mif                   ;         ;
; db/altsyncram_58g1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/altsyncram_58g1.tdf               ;         ;
; titlescreen.mif                      ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/titlescreen.mif                      ;         ;
; db/altsyncram_3kf1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/altsyncram_3kf1.tdf               ;         ;
; youwin.mif                           ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/youwin.mif                           ;         ;
; db/altsyncram_8nf1.tdf               ; yes             ; Auto-Generated Megafunction            ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/altsyncram_8nf1.tdf               ;         ;
; youlose.mif                          ; yes             ; Auto-Found Memory Initialization File  ; C:/Users/allan/Desktop/28th/241FinalProject - Copy/youlose.mif                          ;         ;
+--------------------------------------+-----------------+----------------------------------------+-----------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                  ;
+---------------------------------------------+----------------+
; Resource                                    ; Usage          ;
+---------------------------------------------+----------------+
; Estimate of Logic utilization (ALMs needed) ; 453            ;
;                                             ;                ;
; Combinational ALUT usage for logic          ; 749            ;
;     -- 7 input functions                    ; 3              ;
;     -- 6 input functions                    ; 150            ;
;     -- 5 input functions                    ; 117            ;
;     -- 4 input functions                    ; 68             ;
;     -- <=3 input functions                  ; 411            ;
;                                             ;                ;
; Dedicated logic registers                   ; 356            ;
;                                             ;                ;
; I/O pins                                    ; 56             ;
; Total MLAB memory bits                      ; 0              ;
; Total block memory bits                     ; 231168         ;
;                                             ;                ;
; Total DSP Blocks                            ; 0              ;
;                                             ;                ;
; Total PLLs                                  ; 1              ;
;     -- PLLs                                 ; 1              ;
;                                             ;                ;
; Maximum fan-out node                        ; CLOCK_50~input ;
; Maximum fan-out                             ; 338            ;
; Total fan-out                               ; 4718           ;
; Average fan-out                             ; 3.72           ;
+---------------------------------------------+----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                             ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; Compilation Hierarchy Node                              ; Combinational ALUTs ; Dedicated Logic Registers ; Block Memory Bits ; DSP Blocks ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                               ; Entity Name               ; Library Name ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
; |top                                                    ; 749 (1)             ; 356 (0)                   ; 231168            ; 0          ; 56   ; 0            ; |top                                                                                                              ; gameLogicFSM              ; work         ;
;    |PS2_Demo:inputsfromKB|                              ; 113 (7)             ; 102 (12)                  ; 0                 ; 0          ; 0    ; 0            ; |top|PS2_Demo:inputsfromKB                                                                                        ; PS2_Demo                  ; work         ;
;       |PS2_Controller:PS2|                              ; 106 (7)             ; 90 (5)                    ; 0                 ; 0          ; 0    ; 0            ; |top|PS2_Demo:inputsfromKB|PS2_Controller:PS2                                                                     ; PS2_Controller            ; work         ;
;          |Altera_UP_PS2_Command_Out:PS2_Command_Out|    ; 83 (83)             ; 60 (60)                   ; 0                 ; 0          ; 0    ; 0            ; |top|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out                           ; Altera_UP_PS2_Command_Out ; work         ;
;          |Altera_UP_PS2_Data_In:PS2_Data_In|            ; 16 (16)             ; 25 (25)                   ; 0                 ; 0          ; 0    ; 0            ; |top|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In                                   ; Altera_UP_PS2_Data_In     ; work         ;
;    |cursorQuarterEncoder:c1|                            ; 20 (20)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|cursorQuarterEncoder:c1                                                                                      ; cursorQuarterEncoder      ; work         ;
;    |draw:d2|                                            ; 205 (202)           ; 59 (55)                   ; 173568            ; 0          ; 0    ; 0            ; |top|draw:d2                                                                                                      ; draw                      ; work         ;
;       |BlueCursor:b1|                                   ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |top|draw:d2|BlueCursor:b1                                                                                        ; BlueCursor                ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |top|draw:d2|BlueCursor:b1|altsyncram:altsyncram_component                                                        ; altsyncram                ; work         ;
;             |altsyncram_51g1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |top|draw:d2|BlueCursor:b1|altsyncram:altsyncram_component|altsyncram_51g1:auto_generated                         ; altsyncram_51g1           ; work         ;
;       |GreenCursor:g1|                                  ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |top|draw:d2|GreenCursor:g1                                                                                       ; GreenCursor               ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |top|draw:d2|GreenCursor:g1|altsyncram:altsyncram_component                                                       ; altsyncram                ; work         ;
;             |altsyncram_e4g1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |top|draw:d2|GreenCursor:g1|altsyncram:altsyncram_component|altsyncram_e4g1:auto_generated                        ; altsyncram_e4g1           ; work         ;
;       |RedCursor:r1|                                    ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |top|draw:d2|RedCursor:r1                                                                                         ; RedCursor                 ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |top|draw:d2|RedCursor:r1|altsyncram:altsyncram_component                                                         ; altsyncram                ; work         ;
;             |altsyncram_otf1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |top|draw:d2|RedCursor:r1|altsyncram:altsyncram_component|altsyncram_otf1:auto_generated                          ; altsyncram_otf1           ; work         ;
;       |YellowCursor:y1|                                 ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |top|draw:d2|YellowCursor:y1                                                                                      ; YellowCursor              ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |top|draw:d2|YellowCursor:y1|altsyncram:altsyncram_component                                                      ; altsyncram                ; work         ;
;             |altsyncram_p8g1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 192               ; 0          ; 0    ; 0            ; |top|draw:d2|YellowCursor:y1|altsyncram:altsyncram_component|altsyncram_p8g1:auto_generated                       ; altsyncram_p8g1           ; work         ;
;       |titleScreen:t1|                                  ; 1 (0)               ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |top|draw:d2|titleScreen:t1                                                                                       ; titleScreen               ; work         ;
;          |altsyncram:altsyncram_component|              ; 1 (0)               ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |top|draw:d2|titleScreen:t1|altsyncram:altsyncram_component                                                       ; altsyncram                ; work         ;
;             |altsyncram_58g1:auto_generated|            ; 1 (0)               ; 4 (4)                     ; 57600             ; 0          ; 0    ; 0            ; |top|draw:d2|titleScreen:t1|altsyncram:altsyncram_component|altsyncram_58g1:auto_generated                        ; altsyncram_58g1           ; work         ;
;                |decode_01a:rden_decode|                 ; 1 (1)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|draw:d2|titleScreen:t1|altsyncram:altsyncram_component|altsyncram_58g1:auto_generated|decode_01a:rden_decode ; decode_01a                ; work         ;
;       |youLose:y3|                                      ; 2 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |top|draw:d2|youLose:y3                                                                                           ; youLose                   ; work         ;
;          |altsyncram:altsyncram_component|              ; 2 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |top|draw:d2|youLose:y3|altsyncram:altsyncram_component                                                           ; altsyncram                ; work         ;
;             |altsyncram_8nf1:auto_generated|            ; 2 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |top|draw:d2|youLose:y3|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated                            ; altsyncram_8nf1           ; work         ;
;                |decode_01a:rden_decode|                 ; 2 (2)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|draw:d2|youLose:y3|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|decode_01a:rden_decode     ; decode_01a                ; work         ;
;       |youWin:y2|                                       ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |top|draw:d2|youWin:y2                                                                                            ; youWin                    ; work         ;
;          |altsyncram:altsyncram_component|              ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |top|draw:d2|youWin:y2|altsyncram:altsyncram_component                                                            ; altsyncram                ; work         ;
;             |altsyncram_3kf1:auto_generated|            ; 0 (0)               ; 0 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |top|draw:d2|youWin:y2|altsyncram:altsyncram_component|altsyncram_3kf1:auto_generated                             ; altsyncram_3kf1           ; work         ;
;    |drawControl:d1|                                     ; 60 (18)             ; 43 (11)                   ; 0                 ; 0          ; 0    ; 0            ; |top|drawControl:d1                                                                                               ; drawControl               ; work         ;
;       |count64:comb_3|                                  ; 7 (7)               ; 6 (6)                     ; 0                 ; 0          ; 0    ; 0            ; |top|drawControl:d1|count64:comb_3                                                                                ; count64                   ; work         ;
;       |rateDivider:r2|                                  ; 35 (35)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |top|drawControl:d1|rateDivider:r2                                                                                ; rateDivider               ; work         ;
;    |gameLogicFSM:top|                                   ; 55 (16)             ; 37 (10)                   ; 0                 ; 0          ; 0    ; 0            ; |top|gameLogicFSM:top                                                                                             ; gameLogicFSM              ; work         ;
;       |rate05hzDivider:r1|                              ; 39 (39)             ; 27 (27)                   ; 0                 ; 0          ; 0    ; 0            ; |top|gameLogicFSM:top|rate05hzDivider:r1                                                                          ; rate05hzDivider           ; work         ;
;    |kbDecoder:k1|                                       ; 8 (8)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|kbDecoder:k1                                                                                                 ; kbDecoder                 ; work         ;
;    |random20BitNumber:r1|                               ; 20 (20)             ; 20 (20)                   ; 0                 ; 0          ; 0    ; 0            ; |top|random20BitNumber:r1                                                                                         ; rate05hzDivider           ; work         ;
;    |sequenceDetector:s2|                                ; 68 (68)             ; 17 (17)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sequenceDetector:s2                                                                                          ; sequenceDetector          ; work         ;
;    |sequenceFSM:s1|                                     ; 134 (96)            ; 48 (22)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sequenceFSM:s1                                                                                               ; sequenceFSM               ; work         ;
;       |rate1hzDivider:r1|                               ; 38 (38)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |top|sequenceFSM:s1|rate1hzDivider:r1                                                                             ; rate1hzDivider            ; work         ;
;    |vga_adapter:VGA|                                    ; 65 (2)              ; 30 (0)                    ; 57600             ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA                                                                                              ; vga_adapter               ; work         ;
;       |altsyncram:VideoMemory|                          ; 9 (0)               ; 4 (0)                     ; 57600             ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|altsyncram:VideoMemory                                                                       ; altsyncram                ; work         ;
;          |altsyncram_m6m1:auto_generated|               ; 9 (0)               ; 4 (4)                     ; 57600             ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated                                        ; altsyncram_m6m1           ; work         ;
;             |decode_01a:rden_decode_b|                  ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b               ; decode_01a                ; work         ;
;             |decode_7la:decode2|                        ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2                     ; decode_7la                ; work         ;
;             |mux_ifb:mux3|                              ; 3 (3)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3                           ; mux_ifb                   ; work         ;
;       |vga_address_translator:user_input_translator|    ; 12 (12)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|vga_address_translator:user_input_translator                                                 ; vga_address_translator    ; work         ;
;       |vga_controller:controller|                       ; 42 (32)             ; 26 (26)                   ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|vga_controller:controller                                                                    ; vga_controller            ; work         ;
;          |vga_address_translator:controller_translator| ; 10 (10)             ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator                       ; vga_address_translator    ; work         ;
;       |vga_pll:mypll|                                   ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|vga_pll:mypll                                                                                ; vga_pll                   ; work         ;
;          |altpll:altpll_component|                      ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component                                                        ; altpll                    ; work         ;
;             |altpll_80u:auto_generated|                 ; 0 (0)               ; 0 (0)                     ; 0                 ; 0          ; 0    ; 0            ; |top|vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated                              ; altpll_80u                ; work         ;
+---------------------------------------------------------+---------------------+---------------------------+-------------------+------------+------+--------------+-------------------------------------------------------------------------------------------------------------------+---------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                     ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+
; Name                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF                ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+
; draw:d2|BlueCursor:b1|altsyncram:altsyncram_component|altsyncram_51g1:auto_generated|ALTSYNCRAM   ; AUTO ; ROM              ; 64           ; 3            ; --           ; --           ; 192   ; CursorBlueBG.mif   ;
; draw:d2|GreenCursor:g1|altsyncram:altsyncram_component|altsyncram_e4g1:auto_generated|ALTSYNCRAM  ; AUTO ; ROM              ; 64           ; 3            ; --           ; --           ; 192   ; CursorGreenBG.mif  ;
; draw:d2|RedCursor:r1|altsyncram:altsyncram_component|altsyncram_otf1:auto_generated|ALTSYNCRAM    ; AUTO ; ROM              ; 64           ; 3            ; --           ; --           ; 192   ; CursorRedBG.mif    ;
; draw:d2|YellowCursor:y1|altsyncram:altsyncram_component|altsyncram_p8g1:auto_generated|ALTSYNCRAM ; AUTO ; ROM              ; 64           ; 3            ; --           ; --           ; 192   ; CursorYellowBG.mif ;
; draw:d2|titleScreen:t1|altsyncram:altsyncram_component|altsyncram_58g1:auto_generated|ALTSYNCRAM  ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; ../titleScreen.mif ;
; draw:d2|youLose:y3|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|ALTSYNCRAM      ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; youLose.mif        ;
; draw:d2|youWin:y2|altsyncram:altsyncram_component|altsyncram_3kf1:auto_generated|ALTSYNCRAM       ; AUTO ; ROM              ; 19200        ; 3            ; --           ; --           ; 57600 ; youWin.mif         ;
; vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|ALTSYNCRAM                  ; AUTO ; Simple Dual Port ; 19200        ; 3            ; 19200        ; 3            ; 57600 ; black.mif          ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+-------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|sequenceDetector:s2|y_Q                                                                                             ;
+---------------+------------+---------------+-------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; Name          ; y_Q.youWin ; y_Q.Incorrect ; y_Q.Correct ; y_Q.J ; y_Q.I ; y_Q.H ; y_Q.G ; y_Q.F ; y_Q.E ; y_Q.D ; y_Q.C ; y_Q.B ; y_Q.A ;
+---------------+------------+---------------+-------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+
; y_Q.A         ; 0          ; 0             ; 0           ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ;
; y_Q.B         ; 0          ; 0             ; 0           ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 1     ;
; y_Q.C         ; 0          ; 0             ; 0           ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 1     ;
; y_Q.D         ; 0          ; 0             ; 0           ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 1     ;
; y_Q.E         ; 0          ; 0             ; 0           ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 1     ;
; y_Q.F         ; 0          ; 0             ; 0           ; 0     ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; y_Q.G         ; 0          ; 0             ; 0           ; 0     ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; y_Q.H         ; 0          ; 0             ; 0           ; 0     ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; y_Q.I         ; 0          ; 0             ; 0           ; 0     ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; y_Q.J         ; 0          ; 0             ; 0           ; 1     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; y_Q.Correct   ; 0          ; 0             ; 1           ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; y_Q.Incorrect ; 0          ; 1             ; 0           ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
; y_Q.youWin    ; 1          ; 0             ; 0           ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 0     ; 1     ;
+---------------+------------+---------------+-------------+-------+-------+-------+-------+-------+-------+-------+-------+-------+-------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|drawControl:d1|currentState                                                                                                                                                                                                              ;
+-----------------------------+-----------------------------+-------------------+--------------------+-------------------+-------------------+---------------------+-----------------+-----------------+-----------------+-----------------+--------------------+
; Name                        ; currentState.RESET_POSITION ; currentState.MOVE ; currentState.ERASE ; currentState.WAIT ; currentState.DRAW ; currentState.FINISH ; currentState.q3 ; currentState.q2 ; currentState.q1 ; currentState.q0 ; currentState.RESET ;
+-----------------------------+-----------------------------+-------------------+--------------------+-------------------+-------------------+---------------------+-----------------+-----------------+-----------------+-----------------+--------------------+
; currentState.RESET          ; 0                           ; 0                 ; 0                  ; 0                 ; 0                 ; 0                   ; 0               ; 0               ; 0               ; 0               ; 0                  ;
; currentState.q0             ; 0                           ; 0                 ; 0                  ; 0                 ; 0                 ; 0                   ; 0               ; 0               ; 0               ; 1               ; 1                  ;
; currentState.q1             ; 0                           ; 0                 ; 0                  ; 0                 ; 0                 ; 0                   ; 0               ; 0               ; 1               ; 0               ; 1                  ;
; currentState.q2             ; 0                           ; 0                 ; 0                  ; 0                 ; 0                 ; 0                   ; 0               ; 1               ; 0               ; 0               ; 1                  ;
; currentState.q3             ; 0                           ; 0                 ; 0                  ; 0                 ; 0                 ; 0                   ; 1               ; 0               ; 0               ; 0               ; 1                  ;
; currentState.FINISH         ; 0                           ; 0                 ; 0                  ; 0                 ; 0                 ; 1                   ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; currentState.DRAW           ; 0                           ; 0                 ; 0                  ; 0                 ; 1                 ; 0                   ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; currentState.WAIT           ; 0                           ; 0                 ; 0                  ; 1                 ; 0                 ; 0                   ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; currentState.ERASE          ; 0                           ; 0                 ; 1                  ; 0                 ; 0                 ; 0                   ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; currentState.MOVE           ; 0                           ; 1                 ; 0                  ; 0                 ; 0                 ; 0                   ; 0               ; 0               ; 0               ; 0               ; 1                  ;
; currentState.RESET_POSITION ; 1                           ; 0                 ; 0                  ; 0                 ; 0                 ; 0                   ; 0               ; 0               ; 0               ; 0               ; 1                  ;
+-----------------------------+-----------------------------+-------------------+--------------------+-------------------+-------------------+---------------------+-----------------+-----------------+-----------------+-----------------+--------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|sequenceFSM:s1|currentState                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;
+----------------------+---------------------+---------------------+----------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+
; Name                 ; currentState.FINISH ; currentState.WAIT10 ; currentState.FLASH10 ; currentState.WAIT9 ; currentState.FLASH9 ; currentState.WAIT8 ; currentState.FLASH8 ; currentState.WAIT7 ; currentState.FLASH7 ; currentState.WAIT6 ; currentState.FLASH6 ; currentState.WAIT5 ; currentState.FLASH5 ; currentState.WAIT4 ; currentState.FLASH4 ; currentState.WAIT3 ; currentState.FLASH3 ; currentState.WAIT2 ; currentState.FLASH2 ; currentState.WAIT1 ; currentState.FLASH1 ; currentState.WAIT0 ;
+----------------------+---------------------+---------------------+----------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+
; currentState.WAIT0   ; 0                   ; 0                   ; 0                    ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ;
; currentState.FLASH1  ; 0                   ; 0                   ; 0                    ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 1                  ;
; currentState.WAIT1   ; 0                   ; 0                   ; 0                    ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 1                  ;
; currentState.FLASH2  ; 0                   ; 0                   ; 0                    ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 1                  ;
; currentState.WAIT2   ; 0                   ; 0                   ; 0                    ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 1                  ;
; currentState.FLASH3  ; 0                   ; 0                   ; 0                    ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ;
; currentState.WAIT3   ; 0                   ; 0                   ; 0                    ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ;
; currentState.FLASH4  ; 0                   ; 0                   ; 0                    ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ;
; currentState.WAIT4   ; 0                   ; 0                   ; 0                    ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ;
; currentState.FLASH5  ; 0                   ; 0                   ; 0                    ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ;
; currentState.WAIT5   ; 0                   ; 0                   ; 0                    ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ;
; currentState.FLASH6  ; 0                   ; 0                   ; 0                    ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ;
; currentState.WAIT6   ; 0                   ; 0                   ; 0                    ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ;
; currentState.FLASH7  ; 0                   ; 0                   ; 0                    ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ;
; currentState.WAIT7   ; 0                   ; 0                   ; 0                    ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ;
; currentState.FLASH8  ; 0                   ; 0                   ; 0                    ; 0                  ; 0                   ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ;
; currentState.WAIT8   ; 0                   ; 0                   ; 0                    ; 0                  ; 0                   ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ;
; currentState.FLASH9  ; 0                   ; 0                   ; 0                    ; 0                  ; 1                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ;
; currentState.WAIT9   ; 0                   ; 0                   ; 0                    ; 1                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ;
; currentState.FLASH10 ; 0                   ; 0                   ; 1                    ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ;
; currentState.WAIT10  ; 0                   ; 1                   ; 0                    ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ;
; currentState.FINISH  ; 1                   ; 0                   ; 0                    ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 0                  ; 0                   ; 1                  ;
+----------------------+---------------------+---------------------+----------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+---------------------+--------------------+


Encoding Type:  One-Hot
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|gameLogicFSM:top|currentState                                                                                                                                                                                                                            ;
+------------------------------+---------------------+-------------------------+--------------------------+----------------------+-------------------+-------------------------+------------------------------+-------------------+------------------------+--------------------+
; Name                         ; currentState.YOUWIN ; currentState.YOUWINWAIT ; currentState.YOULOSEWAIT ; currentState.YOULOSE ; currentState.WAIT ; currentState.MOVECURSOR ; currentState.DISPLAYSEQUENCE ; currentState.LOAD ; currentState.STARTWAIT ; currentState.START ;
+------------------------------+---------------------+-------------------------+--------------------------+----------------------+-------------------+-------------------------+------------------------------+-------------------+------------------------+--------------------+
; currentState.START           ; 0                   ; 0                       ; 0                        ; 0                    ; 0                 ; 0                       ; 0                            ; 0                 ; 0                      ; 0                  ;
; currentState.STARTWAIT       ; 0                   ; 0                       ; 0                        ; 0                    ; 0                 ; 0                       ; 0                            ; 0                 ; 1                      ; 1                  ;
; currentState.LOAD            ; 0                   ; 0                       ; 0                        ; 0                    ; 0                 ; 0                       ; 0                            ; 1                 ; 0                      ; 1                  ;
; currentState.DISPLAYSEQUENCE ; 0                   ; 0                       ; 0                        ; 0                    ; 0                 ; 0                       ; 1                            ; 0                 ; 0                      ; 1                  ;
; currentState.MOVECURSOR      ; 0                   ; 0                       ; 0                        ; 0                    ; 0                 ; 1                       ; 0                            ; 0                 ; 0                      ; 1                  ;
; currentState.WAIT            ; 0                   ; 0                       ; 0                        ; 0                    ; 1                 ; 0                       ; 0                            ; 0                 ; 0                      ; 1                  ;
; currentState.YOULOSE         ; 0                   ; 0                       ; 0                        ; 1                    ; 0                 ; 0                       ; 0                            ; 0                 ; 0                      ; 1                  ;
; currentState.YOULOSEWAIT     ; 0                   ; 0                       ; 1                        ; 0                    ; 0                 ; 0                       ; 0                            ; 0                 ; 0                      ; 1                  ;
; currentState.YOUWINWAIT      ; 0                   ; 1                       ; 0                        ; 0                    ; 0                 ; 0                       ; 0                            ; 0                 ; 0                      ; 1                  ;
; currentState.YOUWIN          ; 1                   ; 0                       ; 0                        ; 0                    ; 0                 ; 0                       ; 0                            ; 0                 ; 0                      ; 1                  ;
+------------------------------+---------------------+-------------------------+--------------------------+----------------------+-------------------+-------------------------+------------------------------+-------------------+------------------------+--------------------+


Encoding Type:  One-Hot
+------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|PS2_Demo:inputsfromKB|current_state                                                                     ;
+--------------------------+-----------------------+-------------------------+--------------------------+----------------------+
; Name                     ; current_state.S_RESET ; current_state.S_RELEASE ; current_state.S_PRESSING ; current_state.S_WAIT ;
+--------------------------+-----------------------+-------------------------+--------------------------+----------------------+
; current_state.S_WAIT     ; 0                     ; 0                       ; 0                        ; 0                    ;
; current_state.S_PRESSING ; 0                     ; 0                       ; 1                        ; 1                    ;
; current_state.S_RELEASE  ; 0                     ; 1                       ; 0                        ; 1                    ;
; current_state.S_RESET    ; 1                     ; 0                       ; 0                        ; 1                    ;
+--------------------------+-----------------------+-------------------------+--------------------------+----------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|PS2_Demo:inputsfromKB|PS2_Controller:PS2|s_ps2_transceiver                                                                                                                                                                              ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; Name                                       ; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; s_ps2_transceiver.PS2_STATE_1_DATA_IN ; s_ps2_transceiver.PS2_STATE_0_IDLE ; s_ps2_transceiver.PS2_STATE_4_END_DELAYED ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+
; s_ps2_transceiver.PS2_STATE_0_IDLE         ; 0                                          ; 0                                         ; 0                                     ; 0                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_1_DATA_IN      ; 0                                          ; 0                                         ; 1                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT  ; 0                                          ; 1                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_3_END_TRANSFER ; 1                                          ; 0                                         ; 0                                     ; 1                                  ; 0                                         ;
; s_ps2_transceiver.PS2_STATE_4_END_DELAYED  ; 0                                          ; 0                                         ; 0                                     ; 1                                  ; 1                                         ;
+--------------------------------------------+--------------------------------------------+-------------------------------------------+---------------------------------------+------------------------------------+-------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter                                                                                                                                                                                                                                                                                                                           ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; Name                                                 ; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT ; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT ; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT ; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA ; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK ; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; s_ps2_transmitter.PS2_STATE_0_IDLE ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+
; s_ps2_transmitter.PS2_STATE_0_IDLE                   ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 0                                  ;
; s_ps2_transmitter.PS2_STATE_1_INITIATE_COMMUNICATION ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 1                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_2_WAIT_FOR_CLOCK         ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 1                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_3_TRANSMIT_DATA          ; 0                                                ; 0                                              ; 0                                             ; 0                                               ; 1                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_4_TRANSMIT_STOP_BIT      ; 0                                                ; 0                                              ; 0                                             ; 1                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_5_RECEIVE_ACK_BIT        ; 0                                                ; 0                                              ; 1                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT       ; 0                                                ; 1                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
; s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR     ; 1                                                ; 0                                              ; 0                                             ; 0                                               ; 0                                           ; 0                                            ; 0                                                    ; 1                                  ;
+------------------------------------------------------+--------------------------------------------------+------------------------------------------------+-----------------------------------------------+-------------------------------------------------+---------------------------------------------+----------------------------------------------+------------------------------------------------------+------------------------------------+


Encoding Type:  One-Hot
+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; State Machine - |top|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver                                                                                                                         ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; Name                                     ; s_ps2_receiver.PS2_STATE_3_PARITY_IN ; s_ps2_receiver.PS2_STATE_2_DATA_IN ; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; s_ps2_receiver.PS2_STATE_0_IDLE ; s_ps2_receiver.PS2_STATE_4_STOP_IN ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+
; s_ps2_receiver.PS2_STATE_0_IDLE          ; 0                                    ; 0                                  ; 0                                        ; 0                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA ; 0                                    ; 0                                  ; 1                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_2_DATA_IN       ; 0                                    ; 1                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_3_PARITY_IN     ; 1                                    ; 0                                  ; 0                                        ; 1                               ; 0                                  ;
; s_ps2_receiver.PS2_STATE_4_STOP_IN       ; 0                                    ; 0                                  ; 0                                        ; 1                               ; 1                                  ;
+------------------------------------------+--------------------------------------+------------------------------------+------------------------------------------+---------------------------------+------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                                               ;
+-----------------------------------------------------+------------------------------------+------------------------+
; Latch Name                                          ; Latch Enable Signal                ; Free of Timing Hazards ;
+-----------------------------------------------------+------------------------------------+------------------------+
; draw:d2|outX[7]                                     ; draw:d2|outX[7]                    ; yes                    ;
; draw:d2|outX[6]                                     ; draw:d2|outX[7]                    ; yes                    ;
; draw:d2|outX[5]                                     ; draw:d2|outX[7]                    ; yes                    ;
; drawControl:d1|erase                                ; drawControl:d1|WideOr11            ; yes                    ;
; draw:d2|outX[0]                                     ; draw:d2|outX[7]                    ; yes                    ;
; draw:d2|outX[1]                                     ; draw:d2|outX[7]                    ; yes                    ;
; draw:d2|outX[2]                                     ; draw:d2|outX[7]                    ; yes                    ;
; draw:d2|outX[3]                                     ; draw:d2|outX[7]                    ; yes                    ;
; draw:d2|outX[4]                                     ; draw:d2|outX[7]                    ; yes                    ;
; sequenceFSM:s1|nextState.FLASH10_383                ; sequenceFSM:s1|currentState.FINISH ; yes                    ;
; sequenceFSM:s1|nextState.FLASH9_399                 ; sequenceFSM:s1|currentState.FINISH ; yes                    ;
; sequenceFSM:s1|nextState.FLASH8_415                 ; sequenceFSM:s1|currentState.FINISH ; yes                    ;
; sequenceFSM:s1|nextState.FLASH7_431                 ; sequenceFSM:s1|currentState.FINISH ; yes                    ;
; sequenceFSM:s1|nextState.FLASH6_447                 ; sequenceFSM:s1|currentState.FINISH ; yes                    ;
; sequenceFSM:s1|nextState.FLASH5_463                 ; sequenceFSM:s1|currentState.FINISH ; yes                    ;
; sequenceFSM:s1|nextState.FLASH4_479                 ; sequenceFSM:s1|currentState.FINISH ; yes                    ;
; sequenceFSM:s1|nextState.FLASH3_495                 ; sequenceFSM:s1|currentState.FINISH ; yes                    ;
; sequenceFSM:s1|nextState.FLASH2_511                 ; sequenceFSM:s1|currentState.FINISH ; yes                    ;
; sequenceFSM:s1|nextState.FLASH1_527                 ; sequenceFSM:s1|currentState.FINISH ; yes                    ;
; cursorQuarterEncoder:c1|quarterSelected[0]          ; GND                                ; yes                    ;
; cursorQuarterEncoder:c1|quarterSelected[1]          ; GND                                ; yes                    ;
; cursorQuarterEncoder:c1|quarterSelected[2]          ; GND                                ; yes                    ;
; cursorQuarterEncoder:c1|quarterSelected[3]          ; GND                                ; yes                    ;
; sequenceFSM:s1|nextState.FINISH_367                 ; sequenceFSM:s1|currentState.FINISH ; yes                    ;
; sequenceFSM:s1|nextState.WAIT9_391                  ; sequenceFSM:s1|currentState.FINISH ; yes                    ;
; sequenceFSM:s1|nextState.WAIT8_407                  ; sequenceFSM:s1|currentState.FINISH ; yes                    ;
; sequenceFSM:s1|nextState.WAIT7_423                  ; sequenceFSM:s1|currentState.FINISH ; yes                    ;
; sequenceFSM:s1|nextState.WAIT6_439                  ; sequenceFSM:s1|currentState.FINISH ; yes                    ;
; sequenceFSM:s1|nextState.WAIT5_455                  ; sequenceFSM:s1|currentState.FINISH ; yes                    ;
; sequenceFSM:s1|nextState.WAIT4_471                  ; sequenceFSM:s1|currentState.FINISH ; yes                    ;
; sequenceFSM:s1|nextState.WAIT3_487                  ; sequenceFSM:s1|currentState.FINISH ; yes                    ;
; sequenceFSM:s1|nextState.WAIT2_503                  ; sequenceFSM:s1|currentState.FINISH ; yes                    ;
; sequenceFSM:s1|nextState.WAIT1_519                  ; sequenceFSM:s1|currentState.FINISH ; yes                    ;
; sequenceFSM:s1|nextState.WAIT0_535                  ; sequenceFSM:s1|currentState.FINISH ; yes                    ;
; sequenceFSM:s1|nextState.WAIT10_375                 ; sequenceFSM:s1|currentState.FINISH ; yes                    ;
; Number of user-specified and inferred latches = 35  ;                                    ;                        ;
+-----------------------------------------------------+------------------------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                           ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                                                                       ; Reason for Removal                                                                                                     ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|idle_counter[0..7]                                                                         ; Lost fanout                                                                                                            ;
; draw:d2|youLose:y3|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|out_address_reg_a[1]                              ; Merged with draw:d2|titleScreen:t1|altsyncram:altsyncram_component|altsyncram_58g1:auto_generated|out_address_reg_a[1] ;
; draw:d2|youWin:y2|altsyncram:altsyncram_component|altsyncram_3kf1:auto_generated|out_address_reg_a[1]                               ; Merged with draw:d2|titleScreen:t1|altsyncram:altsyncram_component|altsyncram_58g1:auto_generated|out_address_reg_a[1] ;
; draw:d2|youLose:y3|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|out_address_reg_a[0]                              ; Merged with draw:d2|titleScreen:t1|altsyncram:altsyncram_component|altsyncram_58g1:auto_generated|out_address_reg_a[0] ;
; draw:d2|youWin:y2|altsyncram:altsyncram_component|altsyncram_3kf1:auto_generated|out_address_reg_a[0]                               ; Merged with draw:d2|titleScreen:t1|altsyncram:altsyncram_component|altsyncram_58g1:auto_generated|out_address_reg_a[0] ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[1..7]                                ; Merged with PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]          ;
; draw:d2|youLose:y3|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|address_reg_a[1]                                  ; Merged with draw:d2|titleScreen:t1|altsyncram:altsyncram_component|altsyncram_58g1:auto_generated|address_reg_a[1]     ;
; draw:d2|youWin:y2|altsyncram:altsyncram_component|altsyncram_3kf1:auto_generated|address_reg_a[1]                                   ; Merged with draw:d2|titleScreen:t1|altsyncram:altsyncram_component|altsyncram_58g1:auto_generated|address_reg_a[1]     ;
; draw:d2|youLose:y3|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|address_reg_a[0]                                  ; Merged with draw:d2|titleScreen:t1|altsyncram:altsyncram_component|altsyncram_58g1:auto_generated|address_reg_a[0]     ;
; draw:d2|youWin:y2|altsyncram:altsyncram_component|altsyncram_3kf1:auto_generated|address_reg_a[0]                                   ; Merged with draw:d2|titleScreen:t1|altsyncram:altsyncram_component|altsyncram_58g1:auto_generated|address_reg_a[0]     ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|ps2_command[0]                                   ; Stuck at GND due to stuck port data_in                                                                                 ;
; sequenceDetector:s2|y_Q~2                                                                                                           ; Lost fanout                                                                                                            ;
; sequenceDetector:s2|y_Q~3                                                                                                           ; Lost fanout                                                                                                            ;
; sequenceDetector:s2|y_Q~4                                                                                                           ; Lost fanout                                                                                                            ;
; sequenceDetector:s2|y_Q~5                                                                                                           ; Lost fanout                                                                                                            ;
; drawControl:d1|currentState~2                                                                                                       ; Lost fanout                                                                                                            ;
; drawControl:d1|currentState~3                                                                                                       ; Lost fanout                                                                                                            ;
; drawControl:d1|currentState~4                                                                                                       ; Lost fanout                                                                                                            ;
; drawControl:d1|currentState~5                                                                                                       ; Lost fanout                                                                                                            ;
; sequenceFSM:s1|currentState~2                                                                                                       ; Lost fanout                                                                                                            ;
; sequenceFSM:s1|currentState~3                                                                                                       ; Lost fanout                                                                                                            ;
; sequenceFSM:s1|currentState~4                                                                                                       ; Lost fanout                                                                                                            ;
; sequenceFSM:s1|currentState~5                                                                                                       ; Lost fanout                                                                                                            ;
; sequenceFSM:s1|currentState~6                                                                                                       ; Lost fanout                                                                                                            ;
; gameLogicFSM:top|currentState~2                                                                                                     ; Lost fanout                                                                                                            ;
; gameLogicFSM:top|currentState~3                                                                                                     ; Lost fanout                                                                                                            ;
; gameLogicFSM:top|currentState~4                                                                                                     ; Lost fanout                                                                                                            ;
; gameLogicFSM:top|currentState~5                                                                                                     ; Lost fanout                                                                                                            ;
; PS2_Demo:inputsfromKB|current_state~2                                                                                               ; Lost fanout                                                                                                            ;
; PS2_Demo:inputsfromKB|current_state~3                                                                                               ; Lost fanout                                                                                                            ;
; PS2_Demo:inputsfromKB|current_state~4                                                                                               ; Lost fanout                                                                                                            ;
; PS2_Demo:inputsfromKB|current_state~5                                                                                               ; Lost fanout                                                                                                            ;
; PS2_Demo:inputsfromKB|current_state~6                                                                                               ; Lost fanout                                                                                                            ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|s_ps2_transceiver~2                                                                        ; Lost fanout                                                                                                            ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|s_ps2_transceiver~3                                                                        ; Lost fanout                                                                                                            ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~2                              ; Lost fanout                                                                                                            ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~3                              ; Lost fanout                                                                                                            ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter~4                              ; Lost fanout                                                                                                            ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~2                                         ; Lost fanout                                                                                                            ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver~3                                         ; Lost fanout                                                                                                            ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT                                                  ; Stuck at GND due to stuck port data_in                                                                                 ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_4_END_DELAYED                                                  ; Stuck at GND due to stuck port data_in                                                                                 ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent                                 ; Lost fanout                                                                                                            ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out                    ; Lost fanout                                                                                                            ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER                                                 ; Stuck at GND due to stuck port data_in                                                                                 ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ; Stuck at GND due to stuck port data_in                                                                                 ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_0_IDLE               ; Stuck at GND due to stuck port data_in                                                                                 ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT   ; Lost fanout                                                                                                            ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ; Lost fanout                                                                                                            ;
; Total Number of Removed Registers = 62                                                                                              ;                                                                                                                        ;
+-------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                                                                                                                          ;
+------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; Register name                                                                      ; Reason for Removal        ; Registers Removed due to This Register                                                                                              ;
+------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|idle_counter[3]                           ; Lost Fanouts              ; PS2_Demo:inputsfromKB|PS2_Controller:PS2|idle_counter[4],                                                                           ;
;                                                                                    ;                           ; PS2_Demo:inputsfromKB|PS2_Controller:PS2|idle_counter[5],                                                                           ;
;                                                                                    ;                           ; PS2_Demo:inputsfromKB|PS2_Controller:PS2|idle_counter[6],                                                                           ;
;                                                                                    ;                           ; PS2_Demo:inputsfromKB|PS2_Controller:PS2|idle_counter[7]                                                                            ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|s_ps2_transceiver~2                       ; Lost Fanouts              ; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_was_sent,                                ;
;                                                                                    ;                           ; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|error_communication_timed_out,                   ;
;                                                                                    ;                           ; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_6_COMMAND_WAS_SENT,  ;
;                                                                                    ;                           ; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|s_ps2_transmitter.PS2_STATE_7_TRANSMISSION_ERROR ;
; PS2_Demo:inputsfromKB|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_2_COMMAND_OUT ; Stuck at GND              ; PS2_Demo:inputsfromKB|PS2_Controller:PS2|s_ps2_transceiver.PS2_STATE_3_END_TRANSFER,                                                ;
;                                                                                    ; due to stuck port data_in ; PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|s_ps2_receiver.PS2_STATE_1_WAIT_FOR_DATA                 ;
+------------------------------------------------------------------------------------+---------------------------+-------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 356   ;
; Number of registers using Synchronous Clear  ; 219   ;
; Number of registers using Synchronous Load   ; 15    ;
; Number of registers using Asynchronous Clear ; 40    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 148   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; random20BitNumber:r1|data[3]           ; 7       ;
; random20BitNumber:r1|data[2]           ; 7       ;
; random20BitNumber:r1|data[0]           ; 8       ;
; random20BitNumber:r1|data[1]           ; 11      ;
; random20BitNumber:r1|data[4]           ; 8       ;
; Total number of inverted registers = 5 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                     ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                                                                           ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+
; 3:1                ; 6 bits    ; 12 LEs        ; 6 LEs                ; 6 LEs                  ; Yes        ; |top|draw:d2|X[7]                                                                                                    ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |top|draw:d2|X[6]                                                                                                    ;
; 3:1                ; 3 bits    ; 6 LEs         ; 3 LEs                ; 3 LEs                  ; Yes        ; |top|draw:d2|Y[1]                                                                                                    ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |top|draw:d2|Y[2]                                                                                                    ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|PS2_Demo:inputsfromKB|last_data_received[0]                                                                     ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|received_data[4]                     ;
; 3:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top|draw:d2|q[12]                                                                                                   ;
; 3:1                ; 8 bits    ; 16 LEs        ; 0 LEs                ; 16 LEs                 ; Yes        ; |top|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_shift_reg[2]                    ;
; 3:1                ; 10 bits   ; 20 LEs        ; 0 LEs                ; 20 LEs                 ; Yes        ; |top|vga_adapter:VGA|vga_controller:controller|yCounter[3]                                                           ;
; 4:1                ; 13 bits   ; 26 LEs        ; 0 LEs                ; 26 LEs                 ; Yes        ; |top|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|command_initiate_counter[13] ;
; 4:1                ; 20 bits   ; 40 LEs        ; 0 LEs                ; 40 LEs                 ; Yes        ; |top|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|waiting_counter[3]           ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|cur_bit[0]                   ;
; 4:1                ; 4 bits    ; 8 LEs         ; 8 LEs                ; 0 LEs                  ; Yes        ; |top|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In|data_count[3]                        ;
; 4:1                ; 17 bits   ; 34 LEs        ; 0 LEs                ; 34 LEs                 ; Yes        ; |top|PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out|transfer_counter[7]          ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |top|sequenceDetector:s2|level[0]                                                                                    ;
; 5:1                ; 15 bits   ; 45 LEs        ; 0 LEs                ; 45 LEs                 ; Yes        ; |top|draw:d2|q3[9]                                                                                                   ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; Yes        ; |top|draw:d2|cursorColour[1]                                                                                         ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3|result_node[0]               ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|sequenceConverter:sC1|outSequence[3]                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|sequenceConverter:sC1|outSequence[6]                                                                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|sequenceConverter:sC1|outSequence[10]                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|sequenceConverter:sC1|outSequence[14]                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|sequenceConverter:sC1|outSequence[18]                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|sequenceConverter:sC1|outSequence[22]                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|sequenceConverter:sC1|outSequence[26]                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|sequenceConverter:sC1|outSequence[31]                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|sequenceConverter:sC1|outSequence[35]                                                                           ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|sequenceConverter:sC1|outSequence[39]                                                                           ;
; 3:1                ; 3 bits    ; 6 LEs         ; 6 LEs                ; 0 LEs                  ; No         ; |top|drawControl:d1|currentState                                                                                     ;
; 3:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|cursorQuarterEncoder:c1|quarterSelected[3]                                                                      ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; No         ; |top|draw:d2|outY[0]                                                                                                 ;
; 5:1                ; 3 bits    ; 9 LEs         ; 6 LEs                ; 3 LEs                  ; No         ; |top|draw:d2|outX[2]                                                                                                 ;
; 5:1                ; 4 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |top|draw:d2|outY[4]                                                                                                 ;
; 7:1                ; 3 bits    ; 12 LEs        ; 9 LEs                ; 3 LEs                  ; No         ; |top|draw:d2|outX[6]                                                                                                 ;
; 11:1               ; 3 bits    ; 21 LEs        ; 21 LEs               ; 0 LEs                  ; No         ; |top|sequenceFSM:s1|Selector3                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Source assignments for vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------+
; Assignment                      ; Value              ; From ; To                             ;
+---------------------------------+--------------------+------+--------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                              ;
+---------------------------------+--------------------+------+--------------------------------+


+-------------------------------------------------------------------------------------------------------------+
; Source assignments for draw:d2|BlueCursor:b1|altsyncram:altsyncram_component|altsyncram_51g1:auto_generated ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                            ;
+---------------------------------+--------------------+------+-----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                             ;
+---------------------------------+--------------------+------+-----------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for draw:d2|GreenCursor:g1|altsyncram:altsyncram_component|altsyncram_e4g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for draw:d2|RedCursor:r1|altsyncram:altsyncram_component|altsyncram_otf1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for draw:d2|YellowCursor:y1|altsyncram:altsyncram_component|altsyncram_p8g1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------+
; Source assignments for draw:d2|titleScreen:t1|altsyncram:altsyncram_component|altsyncram_58g1:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                             ;
+---------------------------------+--------------------+------+------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                              ;
+---------------------------------+--------------------+------+------------------------------------------------+


+---------------------------------------------------------------------------------------------------------+
; Source assignments for draw:d2|youWin:y2|altsyncram:altsyncram_component|altsyncram_3kf1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------+
; Assignment                      ; Value              ; From ; To                                        ;
+---------------------------------+--------------------+------+-------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                         ;
+---------------------------------+--------------------+------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Source assignments for draw:d2|youLose:y3|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated ;
+---------------------------------+--------------------+------+--------------------------------------------+
; Assignment                      ; Value              ; From ; To                                         ;
+---------------------------------+--------------------+------+--------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                          ;
+---------------------------------+--------------------+------+--------------------------------------------+


+--------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA ;
+-------------------------+-----------+------------------------+
; Parameter Name          ; Value     ; Type                   ;
+-------------------------+-----------+------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1         ; Signed Integer         ;
; MONOCHROME              ; FALSE     ; String                 ;
; RESOLUTION              ; 160x120   ; String                 ;
; BACKGROUND_IMAGE        ; black.mif ; String                 ;
+-------------------------+-----------+------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_address_translator:user_input_translator ;
+----------------+---------+--------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                           ;
+----------------+---------+--------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                         ;
+----------------+---------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|altsyncram:VideoMemory ;
+------------------------------------+----------------------+-------------------------+
; Parameter Name                     ; Value                ; Type                    ;
+------------------------------------+----------------------+-------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                 ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                 ;
; WIDTH_A                            ; 3                    ; Signed Integer          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                 ;
; WIDTH_B                            ; 3                    ; Signed Integer          ;
; WIDTHAD_B                          ; 15                   ; Signed Integer          ;
; NUMWORDS_B                         ; 19200                ; Signed Integer          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                 ;
; OUTDATA_REG_B                      ; CLOCK1               ; Untyped                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                 ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                 ;
; INIT_FILE                          ; black.mif            ; Untyped                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                 ;
; CBXI_PARAMETER                     ; altsyncram_m6m1      ; Untyped                 ;
+------------------------------------+----------------------+-------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
+-------------------------------+-------------------+------------------------------------------------+
; Parameter Name                ; Value             ; Type                                           ;
+-------------------------------+-------------------+------------------------------------------------+
; OPERATION_MODE                ; NORMAL            ; Untyped                                        ;
; PLL_TYPE                      ; FAST              ; Untyped                                        ;
; LPM_HINT                      ; UNUSED            ; Untyped                                        ;
; QUALIFY_CONF_DONE             ; OFF               ; Untyped                                        ;
; COMPENSATE_CLOCK              ; CLK0              ; Untyped                                        ;
; SCAN_CHAIN                    ; LONG              ; Untyped                                        ;
; PRIMARY_CLOCK                 ; INCLK0            ; Untyped                                        ;
; INCLK0_INPUT_FREQUENCY        ; 20000             ; Signed Integer                                 ;
; INCLK1_INPUT_FREQUENCY        ; 0                 ; Untyped                                        ;
; GATE_LOCK_SIGNAL              ; NO                ; Untyped                                        ;
; GATE_LOCK_COUNTER             ; 0                 ; Untyped                                        ;
; LOCK_HIGH                     ; 1                 ; Untyped                                        ;
; LOCK_LOW                      ; 1                 ; Untyped                                        ;
; VALID_LOCK_MULTIPLIER         ; 1                 ; Untyped                                        ;
; INVALID_LOCK_MULTIPLIER       ; 5                 ; Untyped                                        ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF               ; Untyped                                        ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF               ; Untyped                                        ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF               ; Untyped                                        ;
; SKIP_VCO                      ; OFF               ; Untyped                                        ;
; SWITCH_OVER_COUNTER           ; 0                 ; Untyped                                        ;
; SWITCH_OVER_TYPE              ; AUTO              ; Untyped                                        ;
; FEEDBACK_SOURCE               ; EXTCLK0           ; Untyped                                        ;
; BANDWIDTH                     ; 0                 ; Untyped                                        ;
; BANDWIDTH_TYPE                ; AUTO              ; Untyped                                        ;
; SPREAD_FREQUENCY              ; 0                 ; Untyped                                        ;
; DOWN_SPREAD                   ; 0                 ; Untyped                                        ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF               ; Untyped                                        ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF               ; Untyped                                        ;
; CLK9_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK8_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK7_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK6_MULTIPLY_BY              ; 0                 ; Untyped                                        ;
; CLK5_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK4_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK3_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK2_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK1_MULTIPLY_BY              ; 1                 ; Untyped                                        ;
; CLK0_MULTIPLY_BY              ; 1                 ; Signed Integer                                 ;
; CLK9_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK8_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK7_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK6_DIVIDE_BY                ; 0                 ; Untyped                                        ;
; CLK5_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK4_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK3_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK2_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK1_DIVIDE_BY                ; 1                 ; Untyped                                        ;
; CLK0_DIVIDE_BY                ; 2                 ; Signed Integer                                 ;
; CLK9_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK8_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK7_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK6_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK4_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK3_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK2_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK1_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK0_PHASE_SHIFT              ; 0                 ; Untyped                                        ;
; CLK5_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK4_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK3_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK2_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK1_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK0_TIME_DELAY               ; 0                 ; Untyped                                        ;
; CLK9_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK8_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK7_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK6_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK5_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK4_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK3_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK2_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK1_DUTY_CYCLE               ; 50                ; Untyped                                        ;
; CLK0_DUTY_CYCLE               ; 50                ; Signed Integer                                 ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF               ; Untyped                                        ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF               ; Untyped                                        ;
; LOCK_WINDOW_UI                ;  0.05             ; Untyped                                        ;
; LOCK_WINDOW_UI_BITS           ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED            ; Untyped                                        ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED            ; Untyped                                        ;
; DPA_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; DPA_DIVIDE_BY                 ; 1                 ; Untyped                                        ;
; DPA_DIVIDER                   ; 0                 ; Untyped                                        ;
; EXTCLK3_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK2_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK1_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK0_MULTIPLY_BY           ; 1                 ; Untyped                                        ;
; EXTCLK3_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK2_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK1_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK0_DIVIDE_BY             ; 1                 ; Untyped                                        ;
; EXTCLK3_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK2_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK1_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK0_PHASE_SHIFT           ; 0                 ; Untyped                                        ;
; EXTCLK3_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK2_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK1_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK0_TIME_DELAY            ; 0                 ; Untyped                                        ;
; EXTCLK3_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK2_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK1_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; EXTCLK0_DUTY_CYCLE            ; 50                ; Untyped                                        ;
; VCO_MULTIPLY_BY               ; 0                 ; Untyped                                        ;
; VCO_DIVIDE_BY                 ; 0                 ; Untyped                                        ;
; SCLKOUT0_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; SCLKOUT1_PHASE_SHIFT          ; 0                 ; Untyped                                        ;
; VCO_MIN                       ; 0                 ; Untyped                                        ;
; VCO_MAX                       ; 0                 ; Untyped                                        ;
; VCO_CENTER                    ; 0                 ; Untyped                                        ;
; PFD_MIN                       ; 0                 ; Untyped                                        ;
; PFD_MAX                       ; 0                 ; Untyped                                        ;
; M_INITIAL                     ; 0                 ; Untyped                                        ;
; M                             ; 0                 ; Untyped                                        ;
; N                             ; 1                 ; Untyped                                        ;
; M2                            ; 1                 ; Untyped                                        ;
; N2                            ; 1                 ; Untyped                                        ;
; SS                            ; 1                 ; Untyped                                        ;
; C0_HIGH                       ; 0                 ; Untyped                                        ;
; C1_HIGH                       ; 0                 ; Untyped                                        ;
; C2_HIGH                       ; 0                 ; Untyped                                        ;
; C3_HIGH                       ; 0                 ; Untyped                                        ;
; C4_HIGH                       ; 0                 ; Untyped                                        ;
; C5_HIGH                       ; 0                 ; Untyped                                        ;
; C6_HIGH                       ; 0                 ; Untyped                                        ;
; C7_HIGH                       ; 0                 ; Untyped                                        ;
; C8_HIGH                       ; 0                 ; Untyped                                        ;
; C9_HIGH                       ; 0                 ; Untyped                                        ;
; C0_LOW                        ; 0                 ; Untyped                                        ;
; C1_LOW                        ; 0                 ; Untyped                                        ;
; C2_LOW                        ; 0                 ; Untyped                                        ;
; C3_LOW                        ; 0                 ; Untyped                                        ;
; C4_LOW                        ; 0                 ; Untyped                                        ;
; C5_LOW                        ; 0                 ; Untyped                                        ;
; C6_LOW                        ; 0                 ; Untyped                                        ;
; C7_LOW                        ; 0                 ; Untyped                                        ;
; C8_LOW                        ; 0                 ; Untyped                                        ;
; C9_LOW                        ; 0                 ; Untyped                                        ;
; C0_INITIAL                    ; 0                 ; Untyped                                        ;
; C1_INITIAL                    ; 0                 ; Untyped                                        ;
; C2_INITIAL                    ; 0                 ; Untyped                                        ;
; C3_INITIAL                    ; 0                 ; Untyped                                        ;
; C4_INITIAL                    ; 0                 ; Untyped                                        ;
; C5_INITIAL                    ; 0                 ; Untyped                                        ;
; C6_INITIAL                    ; 0                 ; Untyped                                        ;
; C7_INITIAL                    ; 0                 ; Untyped                                        ;
; C8_INITIAL                    ; 0                 ; Untyped                                        ;
; C9_INITIAL                    ; 0                 ; Untyped                                        ;
; C0_MODE                       ; BYPASS            ; Untyped                                        ;
; C1_MODE                       ; BYPASS            ; Untyped                                        ;
; C2_MODE                       ; BYPASS            ; Untyped                                        ;
; C3_MODE                       ; BYPASS            ; Untyped                                        ;
; C4_MODE                       ; BYPASS            ; Untyped                                        ;
; C5_MODE                       ; BYPASS            ; Untyped                                        ;
; C6_MODE                       ; BYPASS            ; Untyped                                        ;
; C7_MODE                       ; BYPASS            ; Untyped                                        ;
; C8_MODE                       ; BYPASS            ; Untyped                                        ;
; C9_MODE                       ; BYPASS            ; Untyped                                        ;
; C0_PH                         ; 0                 ; Untyped                                        ;
; C1_PH                         ; 0                 ; Untyped                                        ;
; C2_PH                         ; 0                 ; Untyped                                        ;
; C3_PH                         ; 0                 ; Untyped                                        ;
; C4_PH                         ; 0                 ; Untyped                                        ;
; C5_PH                         ; 0                 ; Untyped                                        ;
; C6_PH                         ; 0                 ; Untyped                                        ;
; C7_PH                         ; 0                 ; Untyped                                        ;
; C8_PH                         ; 0                 ; Untyped                                        ;
; C9_PH                         ; 0                 ; Untyped                                        ;
; L0_HIGH                       ; 1                 ; Untyped                                        ;
; L1_HIGH                       ; 1                 ; Untyped                                        ;
; G0_HIGH                       ; 1                 ; Untyped                                        ;
; G1_HIGH                       ; 1                 ; Untyped                                        ;
; G2_HIGH                       ; 1                 ; Untyped                                        ;
; G3_HIGH                       ; 1                 ; Untyped                                        ;
; E0_HIGH                       ; 1                 ; Untyped                                        ;
; E1_HIGH                       ; 1                 ; Untyped                                        ;
; E2_HIGH                       ; 1                 ; Untyped                                        ;
; E3_HIGH                       ; 1                 ; Untyped                                        ;
; L0_LOW                        ; 1                 ; Untyped                                        ;
; L1_LOW                        ; 1                 ; Untyped                                        ;
; G0_LOW                        ; 1                 ; Untyped                                        ;
; G1_LOW                        ; 1                 ; Untyped                                        ;
; G2_LOW                        ; 1                 ; Untyped                                        ;
; G3_LOW                        ; 1                 ; Untyped                                        ;
; E0_LOW                        ; 1                 ; Untyped                                        ;
; E1_LOW                        ; 1                 ; Untyped                                        ;
; E2_LOW                        ; 1                 ; Untyped                                        ;
; E3_LOW                        ; 1                 ; Untyped                                        ;
; L0_INITIAL                    ; 1                 ; Untyped                                        ;
; L1_INITIAL                    ; 1                 ; Untyped                                        ;
; G0_INITIAL                    ; 1                 ; Untyped                                        ;
; G1_INITIAL                    ; 1                 ; Untyped                                        ;
; G2_INITIAL                    ; 1                 ; Untyped                                        ;
; G3_INITIAL                    ; 1                 ; Untyped                                        ;
; E0_INITIAL                    ; 1                 ; Untyped                                        ;
; E1_INITIAL                    ; 1                 ; Untyped                                        ;
; E2_INITIAL                    ; 1                 ; Untyped                                        ;
; E3_INITIAL                    ; 1                 ; Untyped                                        ;
; L0_MODE                       ; BYPASS            ; Untyped                                        ;
; L1_MODE                       ; BYPASS            ; Untyped                                        ;
; G0_MODE                       ; BYPASS            ; Untyped                                        ;
; G1_MODE                       ; BYPASS            ; Untyped                                        ;
; G2_MODE                       ; BYPASS            ; Untyped                                        ;
; G3_MODE                       ; BYPASS            ; Untyped                                        ;
; E0_MODE                       ; BYPASS            ; Untyped                                        ;
; E1_MODE                       ; BYPASS            ; Untyped                                        ;
; E2_MODE                       ; BYPASS            ; Untyped                                        ;
; E3_MODE                       ; BYPASS            ; Untyped                                        ;
; L0_PH                         ; 0                 ; Untyped                                        ;
; L1_PH                         ; 0                 ; Untyped                                        ;
; G0_PH                         ; 0                 ; Untyped                                        ;
; G1_PH                         ; 0                 ; Untyped                                        ;
; G2_PH                         ; 0                 ; Untyped                                        ;
; G3_PH                         ; 0                 ; Untyped                                        ;
; E0_PH                         ; 0                 ; Untyped                                        ;
; E1_PH                         ; 0                 ; Untyped                                        ;
; E2_PH                         ; 0                 ; Untyped                                        ;
; E3_PH                         ; 0                 ; Untyped                                        ;
; M_PH                          ; 0                 ; Untyped                                        ;
; C1_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C2_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C3_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C4_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C5_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C6_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C7_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C8_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; C9_USE_CASC_IN                ; OFF               ; Untyped                                        ;
; CLK0_COUNTER                  ; G0                ; Untyped                                        ;
; CLK1_COUNTER                  ; G0                ; Untyped                                        ;
; CLK2_COUNTER                  ; G0                ; Untyped                                        ;
; CLK3_COUNTER                  ; G0                ; Untyped                                        ;
; CLK4_COUNTER                  ; G0                ; Untyped                                        ;
; CLK5_COUNTER                  ; G0                ; Untyped                                        ;
; CLK6_COUNTER                  ; E0                ; Untyped                                        ;
; CLK7_COUNTER                  ; E1                ; Untyped                                        ;
; CLK8_COUNTER                  ; E2                ; Untyped                                        ;
; CLK9_COUNTER                  ; E3                ; Untyped                                        ;
; L0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; L1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; G3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E0_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E1_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E2_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; E3_TIME_DELAY                 ; 0                 ; Untyped                                        ;
; M_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; N_TIME_DELAY                  ; 0                 ; Untyped                                        ;
; EXTCLK3_COUNTER               ; E3                ; Untyped                                        ;
; EXTCLK2_COUNTER               ; E2                ; Untyped                                        ;
; EXTCLK1_COUNTER               ; E1                ; Untyped                                        ;
; EXTCLK0_COUNTER               ; E0                ; Untyped                                        ;
; ENABLE0_COUNTER               ; L0                ; Untyped                                        ;
; ENABLE1_COUNTER               ; L0                ; Untyped                                        ;
; CHARGE_PUMP_CURRENT           ; 2                 ; Untyped                                        ;
; LOOP_FILTER_R                 ;  1.000000         ; Untyped                                        ;
; LOOP_FILTER_C                 ; 5                 ; Untyped                                        ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999              ; Untyped                                        ;
; LOOP_FILTER_R_BITS            ; 9999              ; Untyped                                        ;
; LOOP_FILTER_C_BITS            ; 9999              ; Untyped                                        ;
; VCO_POST_SCALE                ; 0                 ; Untyped                                        ;
; CLK2_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK1_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; CLK0_OUTPUT_FREQUENCY         ; 0                 ; Untyped                                        ;
; INTENDED_DEVICE_FAMILY        ; Cyclone II        ; Untyped                                        ;
; PORT_CLKENA0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA4                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKENA5                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK2                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_EXTCLK3                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKBAD1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK0                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK1                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK2                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK3                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK4                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK5                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLK6                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK7                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK8                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_CLK9                     ; PORT_UNUSED       ; Untyped                                        ;
; PORT_SCANDATA                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDATAOUT              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANDONE                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ACTIVECLOCK              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKLOSS                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK1                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_INCLK0                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBIN                     ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PLLENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CLKSWITCH                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ARESET                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PFDENA                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLK                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANACLR                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANREAD                 ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANWRITE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_LOCKED                   ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_CONFIGUPDATE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEDONE                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASESTEP                ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASEUPDOWN              ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_SCANCLKENA               ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_PHASECOUNTERSELECT       ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY ; Untyped                                        ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY ; Untyped                                        ;
; M_TEST_SOURCE                 ; 5                 ; Untyped                                        ;
; C0_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C1_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C2_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C3_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C4_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C5_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C6_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C7_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C8_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; C9_TEST_SOURCE                ; 5                 ; Untyped                                        ;
; CBXI_PARAMETER                ; altpll_80u        ; Untyped                                        ;
; VCO_FREQUENCY_CONTROL         ; AUTO              ; Untyped                                        ;
; VCO_PHASE_SHIFT_STEP          ; 0                 ; Untyped                                        ;
; WIDTH_CLOCK                   ; 6                 ; Untyped                                        ;
; WIDTH_PHASECOUNTERSELECT      ; 4                 ; Untyped                                        ;
; USING_FBMIMICBIDIR_PORT       ; OFF               ; Untyped                                        ;
; DEVICE_FAMILY                 ; Cyclone V         ; Untyped                                        ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED            ; Untyped                                        ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF               ; Untyped                                        ;
; AUTO_CARRY_CHAINS             ; ON                ; AUTO_CARRY                                     ;
; IGNORE_CARRY_BUFFERS          ; OFF               ; IGNORE_CARRY                                   ;
; AUTO_CASCADE_CHAINS           ; ON                ; AUTO_CASCADE                                   ;
; IGNORE_CASCADE_BUFFERS        ; OFF               ; IGNORE_CASCADE                                 ;
+-------------------------------+-------------------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller ;
+-------------------------+------------+-------------------------------------------------+
; Parameter Name          ; Value      ; Type                                            ;
+-------------------------+------------+-------------------------------------------------+
; BITS_PER_COLOUR_CHANNEL ; 1          ; Signed Integer                                  ;
; MONOCHROME              ; FALSE      ; String                                          ;
; RESOLUTION              ; 160x120    ; String                                          ;
; C_VERT_NUM_PIXELS       ; 0111100000 ; Unsigned Binary                                 ;
; C_VERT_SYNC_START       ; 0111101101 ; Unsigned Binary                                 ;
; C_VERT_SYNC_END         ; 0111101110 ; Unsigned Binary                                 ;
; C_VERT_TOTAL_COUNT      ; 1000001101 ; Unsigned Binary                                 ;
; C_HORZ_NUM_PIXELS       ; 1010000000 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_START       ; 1010010011 ; Unsigned Binary                                 ;
; C_HORZ_SYNC_END         ; 1011110010 ; Unsigned Binary                                 ;
; C_HORZ_TOTAL_COUNT      ; 1100100000 ; Unsigned Binary                                 ;
+-------------------------+------------+-------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_adapter:VGA|vga_controller:controller|vga_address_translator:controller_translator ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; Parameter Name ; Value   ; Type                                                                                                     ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
; RESOLUTION     ; 160x120 ; String                                                                                                   ;
+----------------+---------+----------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Demo:inputsfromKB|PS2_Controller:PS2 ;
+------------------+-------+------------------------------------------------------------+
; Parameter Name   ; Value ; Type                                                       ;
+------------------+-------+------------------------------------------------------------+
; INITIALIZE_MOUSE ; 0     ; Signed Integer                                             ;
+------------------+-------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
; CLOCK_CYCLES_FOR_101US             ; 5050                 ; Signed Integer                                                      ;
; NUMBER_OF_BITS_FOR_101US           ; 13                   ; Signed Integer                                                      ;
; COUNTER_INCREMENT_FOR_101US        ; 0000000000001        ; Unsigned Binary                                                     ;
; CLOCK_CYCLES_FOR_15MS              ; 750000               ; Signed Integer                                                      ;
; NUMBER_OF_BITS_FOR_15MS            ; 20                   ; Signed Integer                                                      ;
; COUNTER_INCREMENT_FOR_15MS         ; 00000000000000000001 ; Unsigned Binary                                                     ;
; CLOCK_CYCLES_FOR_2MS               ; 100000               ; Signed Integer                                                      ;
; NUMBER_OF_BITS_FOR_2MS             ; 17                   ; Signed Integer                                                      ;
; COUNTER_INCREMENT_FOR_2MS          ; 00000000000000001    ; Unsigned Binary                                                     ;
; PS2_STATE_0_IDLE                   ; 000                  ; Unsigned Binary                                                     ;
; PS2_STATE_1_INITIATE_COMMUNICATION ; 001                  ; Unsigned Binary                                                     ;
; PS2_STATE_2_WAIT_FOR_CLOCK         ; 010                  ; Unsigned Binary                                                     ;
; PS2_STATE_3_TRANSMIT_DATA          ; 011                  ; Unsigned Binary                                                     ;
; PS2_STATE_4_TRANSMIT_STOP_BIT      ; 100                  ; Unsigned Binary                                                     ;
; PS2_STATE_5_RECEIVE_ACK_BIT        ; 101                  ; Unsigned Binary                                                     ;
; PS2_STATE_6_COMMAND_WAS_SENT       ; 110                  ; Unsigned Binary                                                     ;
; PS2_STATE_7_TRANSMISSION_ERROR     ; 111                  ; Unsigned Binary                                                     ;
+------------------------------------+----------------------+---------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw:d2|BlueCursor:b1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+----------------------------------------+
; Parameter Name                     ; Value                ; Type                                   ;
+------------------------------------+----------------------+----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                ;
; WIDTH_A                            ; 3                    ; Signed Integer                         ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                         ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                         ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                ;
; WIDTH_B                            ; 1                    ; Untyped                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                ;
; INIT_FILE                          ; CursorBlueBG.mif     ; Untyped                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                ;
; CBXI_PARAMETER                     ; altsyncram_51g1      ; Untyped                                ;
+------------------------------------+----------------------+----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw:d2|GreenCursor:g1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                          ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; CursorGreenBG.mif    ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_e4g1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw:d2|RedCursor:r1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; ROM                  ; Untyped                               ;
; WIDTH_A                            ; 3                    ; Signed Integer                        ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                        ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; CursorRedBG.mif      ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_otf1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw:d2|YellowCursor:y1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------------+
; Parameter Name                     ; Value                ; Type                                     ;
+------------------------------------+----------------------+------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                  ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                               ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                             ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                             ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                           ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                  ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                  ;
; WIDTH_A                            ; 3                    ; Signed Integer                           ;
; WIDTHAD_A                          ; 6                    ; Signed Integer                           ;
; NUMWORDS_A                         ; 64                   ; Signed Integer                           ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                  ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                  ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                  ;
; WIDTH_B                            ; 1                    ; Untyped                                  ;
; WIDTHAD_B                          ; 1                    ; Untyped                                  ;
; NUMWORDS_B                         ; 1                    ; Untyped                                  ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                  ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                  ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                  ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                  ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                  ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                  ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                  ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                  ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                  ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                  ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                           ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                  ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                  ;
; BYTE_SIZE                          ; 8                    ; Untyped                                  ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                  ;
; INIT_FILE                          ; CursorYellowBG.mif   ; Untyped                                  ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                  ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                  ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                  ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                  ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                  ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                  ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                  ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                  ;
; CBXI_PARAMETER                     ; altsyncram_p8g1      ; Untyped                                  ;
+------------------------------------+----------------------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw:d2|titleScreen:t1|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------+
; Parameter Name                     ; Value                ; Type                                    ;
+------------------------------------+----------------------+-----------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                 ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                 ;
; WIDTH_A                            ; 3                    ; Signed Integer                          ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                          ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                          ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                 ;
; WIDTH_B                            ; 1                    ; Untyped                                 ;
; WIDTHAD_B                          ; 1                    ; Untyped                                 ;
; NUMWORDS_B                         ; 1                    ; Untyped                                 ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                 ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                 ;
; INIT_FILE                          ; ../titleScreen.mif   ; Untyped                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                 ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                                 ;
; CBXI_PARAMETER                     ; altsyncram_58g1      ; Untyped                                 ;
+------------------------------------+----------------------+-----------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw:d2|youWin:y2|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+------------------------------------+
; Parameter Name                     ; Value                ; Type                               ;
+------------------------------------+----------------------+------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                            ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                         ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                       ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                       ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                     ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                            ;
; OPERATION_MODE                     ; ROM                  ; Untyped                            ;
; WIDTH_A                            ; 3                    ; Signed Integer                     ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                     ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                     ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                            ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                            ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                            ;
; WIDTH_B                            ; 1                    ; Untyped                            ;
; WIDTHAD_B                          ; 1                    ; Untyped                            ;
; NUMWORDS_B                         ; 1                    ; Untyped                            ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                            ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                            ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                            ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                            ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                            ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                            ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                            ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                            ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                            ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                            ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                            ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                     ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                            ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                            ;
; BYTE_SIZE                          ; 8                    ; Untyped                            ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                            ;
; INIT_FILE                          ; youWin.mif           ; Untyped                            ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                            ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                            ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                            ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                            ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                            ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                            ;
; ENABLE_ECC                         ; FALSE                ; Untyped                            ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                            ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                            ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                            ;
; CBXI_PARAMETER                     ; altsyncram_3kf1      ; Untyped                            ;
+------------------------------------+----------------------+------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: draw:d2|youLose:y3|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-------------------------------------+
; Parameter Name                     ; Value                ; Type                                ;
+------------------------------------+----------------------+-------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                             ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                          ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                        ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                        ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                      ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                             ;
; OPERATION_MODE                     ; ROM                  ; Untyped                             ;
; WIDTH_A                            ; 3                    ; Signed Integer                      ;
; WIDTHAD_A                          ; 15                   ; Signed Integer                      ;
; NUMWORDS_A                         ; 19200                ; Signed Integer                      ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                             ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                             ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                             ;
; WIDTH_B                            ; 1                    ; Untyped                             ;
; WIDTHAD_B                          ; 1                    ; Untyped                             ;
; NUMWORDS_B                         ; 1                    ; Untyped                             ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                             ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                             ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                             ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                             ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                             ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                             ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                             ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                             ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                             ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                             ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                             ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                             ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                             ;
; BYTE_SIZE                          ; 8                    ; Untyped                             ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                             ;
; INIT_FILE                          ; youLose.mif          ; Untyped                             ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                             ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                             ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                             ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                             ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                             ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                             ;
; ENABLE_ECC                         ; FALSE                ; Untyped                             ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                             ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                             ;
; DEVICE_FAMILY                      ; Cyclone V            ; Untyped                             ;
; CBXI_PARAMETER                     ; altsyncram_8nf1      ; Untyped                             ;
+------------------------------------+----------------------+-------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 8                                                       ;
; Entity Instance                           ; vga_adapter:VGA|altsyncram:VideoMemory                  ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 3                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                   ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 3                                                       ;
;     -- NUMWORDS_B                         ; 19200                                                   ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; CLOCK1                                                  ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; draw:d2|BlueCursor:b1|altsyncram:altsyncram_component   ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 3                                                       ;
;     -- NUMWORDS_A                         ; 64                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; draw:d2|GreenCursor:g1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 3                                                       ;
;     -- NUMWORDS_A                         ; 64                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; draw:d2|RedCursor:r1|altsyncram:altsyncram_component    ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 3                                                       ;
;     -- NUMWORDS_A                         ; 64                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; draw:d2|YellowCursor:y1|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 3                                                       ;
;     -- NUMWORDS_A                         ; 64                                                      ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; draw:d2|titleScreen:t1|altsyncram:altsyncram_component  ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 3                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; draw:d2|youWin:y2|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 3                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
; Entity Instance                           ; draw:d2|youLose:y3|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; ROM                                                     ;
;     -- WIDTH_A                            ; 3                                                       ;
;     -- NUMWORDS_A                         ; 19200                                                   ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                  ;
;     -- WIDTH_B                            ; 1                                                       ;
;     -- NUMWORDS_B                         ; 1                                                       ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                               ;
+-------------------------------------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                                          ;
+-------------------------------+-------------------------------------------------------+
; Name                          ; Value                                                 ;
+-------------------------------+-------------------------------------------------------+
; Number of entity instances    ; 1                                                     ;
; Entity Instance               ; vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                                ;
;     -- PLL_TYPE               ; FAST                                                  ;
;     -- PRIMARY_CLOCK          ; INCLK0                                                ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                                 ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                                     ;
;     -- VCO_MULTIPLY_BY        ; 0                                                     ;
;     -- VCO_DIVIDE_BY          ; 0                                                     ;
+-------------------------------+-------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "draw:d2|youLose:y3"                                                                                                                                                                   ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (15 bits) it drives.  The 17 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "draw:d2|youWin:y2"                                                                                                                                                                    ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (15 bits) it drives.  The 17 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "draw:d2|titleScreen:t1"                                                                                                                                                               ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                             ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (15 bits) it drives.  The 17 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "draw:d2|YellowCursor:y1"                                                                                                                                                             ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (6 bits) it drives.  The 26 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "draw:d2|RedCursor:r1"                                                                                                                                                                ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (6 bits) it drives.  The 26 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "draw:d2|GreenCursor:g1"                                                                                                                                                              ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (6 bits) it drives.  The 26 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "draw:d2|BlueCursor:b1"                                                                                                                                                               ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port    ; Type  ; Severity ; Details                                                                                                                                                                            ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; address ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (6 bits) it drives.  The 26 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
+---------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Demo:inputsfromKB|PS2_Controller:PS2"                                                                                                                             ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port                          ; Type   ; Severity ; Details                                                                                                                                      ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; the_command                   ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; send_command                  ; Input  ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; command_was_sent              ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
; error_communication_timed_out ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                                     ;
+-------------------------------+--------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "PS2_Demo:inputsfromKB"                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; Port ; Type  ; Severity ; Details                                                                                                                                     ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+
; KEY  ; Input ; Warning  ; Input port expression (1 bits) is smaller than the input port (4 bits) it drives.  Extra input bit(s) "KEY[3..1]" will be connected to GND. ;
+------+-------+----------+---------------------------------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA|vga_controller:controller"                                                 ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; VGA_R[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_G[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; VGA_B[1..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------+
; Port Connectivity Checks: "vga_adapter:VGA" ;
+------+-------+----------+-------------------+
; Port ; Type  ; Severity ; Details           ;
+------+-------+----------+-------------------+
; plot ; Input ; Info     ; Stuck at VCC      ;
+------+-------+----------+-------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; arriav_ff             ; 356                         ;
;     CLR               ; 20                          ;
;     CLR SCLR          ; 10                          ;
;     ENA               ; 21                          ;
;     ENA CLR SCLR      ; 10                          ;
;     ENA SCLR          ; 102                         ;
;     ENA SLD           ; 15                          ;
;     SCLR              ; 97                          ;
;     plain             ; 81                          ;
; arriav_io_obuf        ; 2                           ;
; arriav_lcell_comb     ; 750                         ;
;     arith             ; 245                         ;
;         0 data inputs ; 4                           ;
;         1 data inputs ; 198                         ;
;         2 data inputs ; 13                          ;
;         3 data inputs ; 16                          ;
;         4 data inputs ; 4                           ;
;         5 data inputs ; 10                          ;
;     extend            ; 3                           ;
;         7 data inputs ; 3                           ;
;     normal            ; 492                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 4                           ;
;         2 data inputs ; 74                          ;
;         3 data inputs ; 91                          ;
;         4 data inputs ; 64                          ;
;         5 data inputs ; 107                         ;
;         6 data inputs ; 150                         ;
;     shared            ; 10                          ;
;         0 data inputs ; 1                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 6                           ;
;         3 data inputs ; 1                           ;
; boundary_port         ; 56                          ;
; generic_pll           ; 1                           ;
; stratixv_ram_block    ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 5.90                        ;
; Average LUT depth     ; 2.95                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:03     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Nov 29 01:01:54 2019
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Lab8 -c Lab8
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file youwin.v
    Info (12023): Found entity 1: youWin File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/youWin.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file youlose.v
    Info (12023): Found entity 1: youLose File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/youLose.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file yellowcursor.v
    Info (12023): Found entity 1: YellowCursor File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/YellowCursor.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file titlescreen.v
    Info (12023): Found entity 1: titleScreen File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/titleScreen.v Line: 39
Warning (10463): Verilog HDL Declaration warning at sequenceDisplay.v(4): "sequence" is SystemVerilog-2005 keyword File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file sequencedisplay.v
    Info (12023): Found entity 1: sequenceFSM File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 1
Warning (10463): Verilog HDL Declaration warning at sequenceDetector.v(5): "sequence" is SystemVerilog-2005 keyword File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDetector.v Line: 5
Info (12021): Found 1 design units, including 1 entities, in source file sequencedetector.v
    Info (12023): Found entity 1: sequenceDetector File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDetector.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file redcursor.v
    Info (12023): Found entity 1: RedCursor File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/RedCursor.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file ps2_controller.v
    Info (12023): Found entity 1: PS2_Controller File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/PS2_Controller.v Line: 9
Info (12021): Found 10 design units, including 10 entities, in source file misc modules.v
    Info (12023): Found entity 1: random20BitNumber File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 2
    Info (12023): Found entity 2: sequenceConverter File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 42
    Info (12023): Found entity 3: rateDivider File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 144
    Info (12023): Found entity 4: count64 File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 160
    Info (12023): Found entity 5: count19200 File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 176
    Info (12023): Found entity 6: rate05hzDivider File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 192
    Info (12023): Found entity 7: frameCounter File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 208
    Info (12023): Found entity 8: rate1hzDivider File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 224
    Info (12023): Found entity 9: hexconverter File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 240
    Info (12023): Found entity 10: cursorQuarterEncoder File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 272
Info (12021): Found 1 design units, including 1 entities, in source file lab8.v
    Info (12023): Found entity 1: top File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 1
Info (12021): Found 3 design units, including 3 entities, in source file keyboard.v
    Info (12023): Found entity 1: kbDecoder File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/keyboard.v Line: 219
    Info (12023): Found entity 2: test File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/keyboard.v Line: 248
    Info (12023): Found entity 3: PS2_Demo File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/keyboard.v Line: 280
Info (12021): Found 1 design units, including 1 entities, in source file greencursor.v
    Info (12023): Found entity 1: GreenCursor File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/GreenCursor.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file gamelogic.v
    Info (12023): Found entity 1: gameLogicFSM File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/gameLogic.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file drawcontrol.v
    Info (12023): Found entity 1: drawControl File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/drawControl.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file draw.v
    Info (12023): Found entity 1: draw File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file bluecursor.v
    Info (12023): Found entity 1: BlueCursor File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/BlueCursor.v Line: 39
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_data_in.v
    Info (12023): Found entity 1: Altera_UP_PS2_Data_In File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Altera_UP_PS2_Data_In.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file altera_up_ps2_command_out.v
    Info (12023): Found entity 1: Altera_UP_PS2_Command_Out File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Altera_UP_PS2_Command_Out.v Line: 10
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_pll.v
    Info (12023): Found entity 1: vga_pll File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/vga_adapter/vga_pll.v Line: 36
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_controller.v
    Info (12023): Found entity 1: vga_controller File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/vga_adapter/vga_controller.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_address_translator.v
    Info (12023): Found entity 1: vga_address_translator File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/vga_adapter/vga_address_translator.v Line: 4
Info (12021): Found 1 design units, including 1 entities, in source file vga_adapter/vga_adapter.v
    Info (12023): Found entity 1: vga_adapter File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/vga_adapter/vga_adapter.v Line: 78
Critical Warning (10846): Verilog HDL Instantiation warning at drawControl.v(32): instance has no name File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/drawControl.v Line: 32
Info (12127): Elaborating entity "top" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at Lab8.v(59): object "go" assigned a value but never read File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 59
Warning (10034): Output port "LEDR" at Lab8.v(36) has no driver File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 36
Info (12128): Elaborating entity "vga_adapter" for hierarchy "vga_adapter:VGA" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 83
Info (12128): Elaborating entity "vga_address_translator" for hierarchy "vga_adapter:VGA|vga_address_translator:user_input_translator" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/vga_adapter/vga_adapter.v Line: 192
Info (12128): Elaborating entity "altsyncram" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/vga_adapter/vga_adapter.v Line: 213
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|altsyncram:VideoMemory" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/vga_adapter/vga_adapter.v Line: 213
Info (12133): Instantiated megafunction "vga_adapter:VGA|altsyncram:VideoMemory" with the following parameter: File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/vga_adapter/vga_adapter.v Line: 213
    Info (12134): Parameter "WIDTH_A" = "3"
    Info (12134): Parameter "WIDTH_B" = "3"
    Info (12134): Parameter "INTENDED_DEVICE_FAMILY" = "Cyclone II"
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTHAD_A" = "15"
    Info (12134): Parameter "NUMWORDS_A" = "19200"
    Info (12134): Parameter "WIDTHAD_B" = "15"
    Info (12134): Parameter "NUMWORDS_B" = "19200"
    Info (12134): Parameter "OUTDATA_REG_B" = "CLOCK1"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK1"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_A" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_INPUT_B" = "BYPASS"
    Info (12134): Parameter "CLOCK_ENABLE_OUTPUT_B" = "BYPASS"
    Info (12134): Parameter "POWER_UP_UNINITIALIZED" = "FALSE"
    Info (12134): Parameter "INIT_FILE" = "black.mif"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_m6m1.tdf
    Info (12023): Found entity 1: altsyncram_m6m1 File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/altsyncram_m6m1.tdf Line: 33
Info (12128): Elaborating entity "altsyncram_m6m1" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_7la.tdf
    Info (12023): Found entity 1: decode_7la File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/decode_7la.tdf Line: 22
Info (12128): Elaborating entity "decode_7la" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_7la:decode2" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/altsyncram_m6m1.tdf Line: 46
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_01a.tdf
    Info (12023): Found entity 1: decode_01a File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/decode_01a.tdf Line: 22
Info (12128): Elaborating entity "decode_01a" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|decode_01a:rden_decode_b" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/altsyncram_m6m1.tdf Line: 47
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_ifb.tdf
    Info (12023): Found entity 1: mux_ifb File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/mux_ifb.tdf Line: 22
Info (12128): Elaborating entity "mux_ifb" for hierarchy "vga_adapter:VGA|altsyncram:VideoMemory|altsyncram_m6m1:auto_generated|mux_ifb:mux3" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/altsyncram_m6m1.tdf Line: 49
Info (12128): Elaborating entity "vga_pll" for hierarchy "vga_adapter:VGA|vga_pll:mypll" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/vga_adapter/vga_adapter.v Line: 231
Info (12128): Elaborating entity "altpll" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/vga_adapter/vga_pll.v Line: 53
Info (12130): Elaborated megafunction instantiation "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/vga_adapter/vga_pll.v Line: 53
Info (12133): Instantiated megafunction "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component" with the following parameter: File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/vga_adapter/vga_pll.v Line: 53
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "pll_type" = "FAST"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "primary_clock" = "INCLK0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "clk0_divide_by" = "2"
    Info (12134): Parameter "clk0_multiply_by" = "1"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
Info (12021): Found 1 design units, including 1 entities, in source file db/altpll_80u.tdf
    Info (12023): Found entity 1: altpll_80u File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/altpll_80u.tdf Line: 25
Info (12128): Elaborating entity "altpll_80u" for hierarchy "vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf Line: 897
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_adapter:VGA|vga_controller:controller" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/vga_adapter/vga_adapter.v Line: 262
Info (12128): Elaborating entity "PS2_Demo" for hierarchy "PS2_Demo:inputsfromKB" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 92
Warning (10270): Verilog HDL Case Statement warning at keyboard.v(376): incomplete case statement has no default case item File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/keyboard.v Line: 376
Info (10264): Verilog HDL Case Statement information at keyboard.v(376): all case item expressions in this case statement are onehot File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/keyboard.v Line: 376
Info (12128): Elaborating entity "PS2_Controller" for hierarchy "PS2_Demo:inputsfromKB|PS2_Controller:PS2" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/keyboard.v Line: 424
Info (12128): Elaborating entity "Altera_UP_PS2_Data_In" for hierarchy "PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Data_In:PS2_Data_In" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/PS2_Controller.v Line: 246
Info (12128): Elaborating entity "Altera_UP_PS2_Command_Out" for hierarchy "PS2_Demo:inputsfromKB|PS2_Controller:PS2|Altera_UP_PS2_Command_Out:PS2_Command_Out" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/PS2_Controller.v Line: 266
Info (12128): Elaborating entity "kbDecoder" for hierarchy "kbDecoder:k1" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 94
Warning (10270): Verilog HDL Case Statement warning at keyboard.v(233): incomplete case statement has no default case item File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/keyboard.v Line: 233
Info (12128): Elaborating entity "random20BitNumber" for hierarchy "random20BitNumber:r1" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 96
Info (12128): Elaborating entity "sequenceConverter" for hierarchy "sequenceConverter:sC1" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 97
Warning (10240): Verilog HDL Always Construct warning at misc modules.v(49): inferring latch(es) for variable "outSequence", which holds its previous value in one or more paths through the always construct File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 49
Info (10041): Inferred latch for "outSequence[36]" at misc modules.v(132) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 132
Info (10041): Inferred latch for "outSequence[37]" at misc modules.v(132) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 132
Info (10041): Inferred latch for "outSequence[38]" at misc modules.v(132) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 132
Info (10041): Inferred latch for "outSequence[39]" at misc modules.v(132) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 132
Info (10041): Inferred latch for "outSequence[32]" at misc modules.v(123) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 123
Info (10041): Inferred latch for "outSequence[33]" at misc modules.v(123) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 123
Info (10041): Inferred latch for "outSequence[34]" at misc modules.v(123) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 123
Info (10041): Inferred latch for "outSequence[35]" at misc modules.v(123) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 123
Info (10041): Inferred latch for "outSequence[28]" at misc modules.v(114) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 114
Info (10041): Inferred latch for "outSequence[29]" at misc modules.v(114) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 114
Info (10041): Inferred latch for "outSequence[30]" at misc modules.v(114) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 114
Info (10041): Inferred latch for "outSequence[31]" at misc modules.v(114) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 114
Info (10041): Inferred latch for "outSequence[24]" at misc modules.v(105) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 105
Info (10041): Inferred latch for "outSequence[25]" at misc modules.v(105) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 105
Info (10041): Inferred latch for "outSequence[26]" at misc modules.v(105) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 105
Info (10041): Inferred latch for "outSequence[27]" at misc modules.v(105) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 105
Info (10041): Inferred latch for "outSequence[20]" at misc modules.v(96) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 96
Info (10041): Inferred latch for "outSequence[21]" at misc modules.v(96) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 96
Info (10041): Inferred latch for "outSequence[22]" at misc modules.v(96) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 96
Info (10041): Inferred latch for "outSequence[23]" at misc modules.v(96) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 96
Info (10041): Inferred latch for "outSequence[16]" at misc modules.v(87) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 87
Info (10041): Inferred latch for "outSequence[17]" at misc modules.v(87) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 87
Info (10041): Inferred latch for "outSequence[18]" at misc modules.v(87) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 87
Info (10041): Inferred latch for "outSequence[19]" at misc modules.v(87) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 87
Info (10041): Inferred latch for "outSequence[12]" at misc modules.v(78) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 78
Info (10041): Inferred latch for "outSequence[13]" at misc modules.v(78) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 78
Info (10041): Inferred latch for "outSequence[14]" at misc modules.v(78) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 78
Info (10041): Inferred latch for "outSequence[15]" at misc modules.v(78) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 78
Info (10041): Inferred latch for "outSequence[8]" at misc modules.v(69) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 69
Info (10041): Inferred latch for "outSequence[9]" at misc modules.v(69) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 69
Info (10041): Inferred latch for "outSequence[10]" at misc modules.v(69) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 69
Info (10041): Inferred latch for "outSequence[11]" at misc modules.v(69) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 69
Info (10041): Inferred latch for "outSequence[4]" at misc modules.v(60) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 60
Info (10041): Inferred latch for "outSequence[5]" at misc modules.v(60) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 60
Info (10041): Inferred latch for "outSequence[6]" at misc modules.v(60) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 60
Info (10041): Inferred latch for "outSequence[7]" at misc modules.v(60) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 60
Info (10041): Inferred latch for "outSequence[0]" at misc modules.v(51) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 51
Info (10041): Inferred latch for "outSequence[1]" at misc modules.v(51) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 51
Info (10041): Inferred latch for "outSequence[2]" at misc modules.v(51) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 51
Info (10041): Inferred latch for "outSequence[3]" at misc modules.v(51) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 51
Info (12128): Elaborating entity "cursorQuarterEncoder" for hierarchy "cursorQuarterEncoder:c1" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 99
Warning (10240): Verilog HDL Always Construct warning at misc modules.v(280): inferring latch(es) for variable "quarterSelected", which holds its previous value in one or more paths through the always construct File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 280
Info (10041): Inferred latch for "quarterSelected[0]" at misc modules.v(284) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 284
Info (10041): Inferred latch for "quarterSelected[1]" at misc modules.v(284) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 284
Info (10041): Inferred latch for "quarterSelected[2]" at misc modules.v(284) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 284
Info (10041): Inferred latch for "quarterSelected[3]" at misc modules.v(284) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 284
Info (12128): Elaborating entity "gameLogicFSM" for hierarchy "gameLogicFSM:top" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 101
Warning (10230): Verilog HDL assignment warning at gameLogic.v(87): truncated value with size 32 to match size of target (4) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/gameLogic.v Line: 87
Warning (10230): Verilog HDL assignment warning at gameLogic.v(92): truncated value with size 32 to match size of target (4) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/gameLogic.v Line: 92
Warning (10270): Verilog HDL Case Statement warning at gameLogic.v(77): incomplete case statement has no default case item File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/gameLogic.v Line: 77
Info (10264): Verilog HDL Case Statement information at gameLogic.v(77): all case item expressions in this case statement are onehot File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/gameLogic.v Line: 77
Info (12128): Elaborating entity "rate05hzDivider" for hierarchy "gameLogicFSM:top|rate05hzDivider:r1" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/gameLogic.v Line: 35
Warning (10230): Verilog HDL assignment warning at misc modules.v(202): truncated value with size 32 to match size of target (27) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 202
Warning (10230): Verilog HDL assignment warning at misc modules.v(204): truncated value with size 32 to match size of target (1) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 204
Info (12128): Elaborating entity "sequenceFSM" for hierarchy "sequenceFSM:s1" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 102
Warning (10270): Verilog HDL Case Statement warning at sequenceDisplay.v(41): incomplete case statement has no default case item File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Info (10264): Verilog HDL Case Statement information at sequenceDisplay.v(41): all case item expressions in this case statement are onehot File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Warning (10240): Verilog HDL Always Construct warning at sequenceDisplay.v(41): inferring latch(es) for variable "nextState", which holds its previous value in one or more paths through the always construct File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Info (10041): Inferred latch for "nextState.FINISH" at sequenceDisplay.v(41) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Info (10041): Inferred latch for "nextState.WAIT10" at sequenceDisplay.v(41) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Info (10041): Inferred latch for "nextState.FLASH10" at sequenceDisplay.v(41) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Info (10041): Inferred latch for "nextState.WAIT9" at sequenceDisplay.v(41) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Info (10041): Inferred latch for "nextState.FLASH9" at sequenceDisplay.v(41) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Info (10041): Inferred latch for "nextState.WAIT8" at sequenceDisplay.v(41) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Info (10041): Inferred latch for "nextState.FLASH8" at sequenceDisplay.v(41) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Info (10041): Inferred latch for "nextState.WAIT7" at sequenceDisplay.v(41) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Info (10041): Inferred latch for "nextState.FLASH7" at sequenceDisplay.v(41) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Info (10041): Inferred latch for "nextState.WAIT6" at sequenceDisplay.v(41) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Info (10041): Inferred latch for "nextState.FLASH6" at sequenceDisplay.v(41) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Info (10041): Inferred latch for "nextState.WAIT5" at sequenceDisplay.v(41) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Info (10041): Inferred latch for "nextState.FLASH5" at sequenceDisplay.v(41) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Info (10041): Inferred latch for "nextState.WAIT4" at sequenceDisplay.v(41) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Info (10041): Inferred latch for "nextState.FLASH4" at sequenceDisplay.v(41) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Info (10041): Inferred latch for "nextState.WAIT3" at sequenceDisplay.v(41) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Info (10041): Inferred latch for "nextState.FLASH3" at sequenceDisplay.v(41) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Info (10041): Inferred latch for "nextState.WAIT2" at sequenceDisplay.v(41) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Info (10041): Inferred latch for "nextState.FLASH2" at sequenceDisplay.v(41) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Info (10041): Inferred latch for "nextState.WAIT1" at sequenceDisplay.v(41) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Info (10041): Inferred latch for "nextState.FLASH1" at sequenceDisplay.v(41) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Info (10041): Inferred latch for "nextState.WAIT0" at sequenceDisplay.v(41) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 41
Info (12128): Elaborating entity "rate1hzDivider" for hierarchy "sequenceFSM:s1|rate1hzDivider:r1" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDisplay.v Line: 37
Warning (10230): Verilog HDL assignment warning at misc modules.v(234): truncated value with size 32 to match size of target (26) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 234
Warning (10230): Verilog HDL assignment warning at misc modules.v(236): truncated value with size 32 to match size of target (1) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 236
Info (12128): Elaborating entity "drawControl" for hierarchy "drawControl:d1" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 103
Info (10264): Verilog HDL Case Statement information at drawControl.v(36): all case item expressions in this case statement are onehot File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/drawControl.v Line: 36
Warning (10270): Verilog HDL Case Statement warning at drawControl.v(66): incomplete case statement has no default case item File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/drawControl.v Line: 66
Info (10264): Verilog HDL Case Statement information at drawControl.v(66): all case item expressions in this case statement are onehot File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/drawControl.v Line: 66
Warning (10240): Verilog HDL Always Construct warning at drawControl.v(59): inferring latch(es) for variable "erase", which holds its previous value in one or more paths through the always construct File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/drawControl.v Line: 59
Info (10041): Inferred latch for "erase" at drawControl.v(59) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/drawControl.v Line: 59
Info (12128): Elaborating entity "rateDivider" for hierarchy "drawControl:d1|rateDivider:r2" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/drawControl.v Line: 31
Warning (10230): Verilog HDL assignment warning at misc modules.v(154): truncated value with size 32 to match size of target (26) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 154
Warning (10230): Verilog HDL assignment warning at misc modules.v(156): truncated value with size 32 to match size of target (1) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 156
Info (12128): Elaborating entity "count64" for hierarchy "drawControl:d1|count64:comb_3" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/drawControl.v Line: 32
Warning (10230): Verilog HDL assignment warning at misc modules.v(170): truncated value with size 32 to match size of target (6) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 170
Warning (10230): Verilog HDL assignment warning at misc modules.v(172): truncated value with size 32 to match size of target (1) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/misc modules.v Line: 172
Info (12128): Elaborating entity "draw" for hierarchy "draw:d2" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 104
Warning (10230): Verilog HDL assignment warning at draw.v(34): truncated value with size 32 to match size of target (13) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 34
Warning (10230): Verilog HDL assignment warning at draw.v(47): truncated value with size 32 to match size of target (15) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 47
Warning (10230): Verilog HDL assignment warning at draw.v(58): truncated value with size 32 to match size of target (13) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 58
Warning (10230): Verilog HDL assignment warning at draw.v(63): truncated value with size 32 to match size of target (2) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 63
Warning (10230): Verilog HDL assignment warning at draw.v(67): truncated value with size 32 to match size of target (15) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 67
Warning (10230): Verilog HDL assignment warning at draw.v(81): truncated value with size 32 to match size of target (6) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 81
Warning (10230): Verilog HDL assignment warning at draw.v(142): truncated value with size 32 to match size of target (8) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 142
Warning (10230): Verilog HDL assignment warning at draw.v(144): truncated value with size 32 to match size of target (8) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 144
Warning (10230): Verilog HDL assignment warning at draw.v(146): truncated value with size 32 to match size of target (7) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 146
Warning (10230): Verilog HDL assignment warning at draw.v(148): truncated value with size 32 to match size of target (7) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 148
Warning (10235): Verilog HDL Always Construct warning at draw.v(153): variable "Enable" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 153
Warning (10235): Verilog HDL Always Construct warning at draw.v(153): variable "drawTitle" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 153
Warning (10235): Verilog HDL Always Construct warning at draw.v(153): variable "drawWin" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 153
Warning (10235): Verilog HDL Always Construct warning at draw.v(153): variable "drawLose" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 153
Warning (10235): Verilog HDL Always Construct warning at draw.v(155): variable "inColour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 155
Warning (10235): Verilog HDL Always Construct warning at draw.v(156): variable "inY" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 156
Warning (10235): Verilog HDL Always Construct warning at draw.v(156): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 156
Warning (10235): Verilog HDL Always Construct warning at draw.v(157): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 157
Warning (10235): Verilog HDL Always Construct warning at draw.v(158): variable "inX" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 158
Warning (10235): Verilog HDL Always Construct warning at draw.v(158): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 158
Warning (10235): Verilog HDL Always Construct warning at draw.v(160): variable "drawTitle" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 160
Warning (10235): Verilog HDL Always Construct warning at draw.v(162): variable "titleScreenColour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 162
Warning (10235): Verilog HDL Always Construct warning at draw.v(163): variable "q3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 163
Warning (10230): Verilog HDL assignment warning at draw.v(163): truncated value with size 32 to match size of target (7) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 163
Warning (10235): Verilog HDL Always Construct warning at draw.v(164): variable "q3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 164
Warning (10235): Verilog HDL Always Construct warning at draw.v(165): variable "q3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 165
Warning (10230): Verilog HDL assignment warning at draw.v(165): truncated value with size 32 to match size of target (8) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 165
Warning (10235): Verilog HDL Always Construct warning at draw.v(167): variable "drawWin" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 167
Warning (10235): Verilog HDL Always Construct warning at draw.v(169): variable "youWinColour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 169
Warning (10235): Verilog HDL Always Construct warning at draw.v(170): variable "q3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 170
Warning (10230): Verilog HDL assignment warning at draw.v(170): truncated value with size 32 to match size of target (7) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 170
Warning (10235): Verilog HDL Always Construct warning at draw.v(171): variable "q3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 171
Warning (10235): Verilog HDL Always Construct warning at draw.v(172): variable "q3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 172
Warning (10230): Verilog HDL assignment warning at draw.v(172): truncated value with size 32 to match size of target (8) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 172
Warning (10235): Verilog HDL Always Construct warning at draw.v(174): variable "drawLose" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 174
Warning (10235): Verilog HDL Always Construct warning at draw.v(176): variable "youLoseColour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 176
Warning (10235): Verilog HDL Always Construct warning at draw.v(177): variable "q3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 177
Warning (10230): Verilog HDL assignment warning at draw.v(177): truncated value with size 32 to match size of target (7) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 177
Warning (10235): Verilog HDL Always Construct warning at draw.v(178): variable "q3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 178
Warning (10235): Verilog HDL Always Construct warning at draw.v(179): variable "q3" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 179
Warning (10230): Verilog HDL assignment warning at draw.v(179): truncated value with size 32 to match size of target (8) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 179
Warning (10235): Verilog HDL Always Construct warning at draw.v(181): variable "erase" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 181
Warning (10235): Verilog HDL Always Construct warning at draw.v(181): variable "Enable" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 181
Warning (10235): Verilog HDL Always Construct warning at draw.v(183): variable "cursorColour" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 183
Warning (10235): Verilog HDL Always Construct warning at draw.v(184): variable "Y" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 184
Warning (10235): Verilog HDL Always Construct warning at draw.v(184): variable "q2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 184
Warning (10235): Verilog HDL Always Construct warning at draw.v(185): variable "X" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 185
Warning (10235): Verilog HDL Always Construct warning at draw.v(185): variable "q2" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 185
Warning (10235): Verilog HDL Always Construct warning at draw.v(187): variable "erase" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 187
Warning (10235): Verilog HDL Always Construct warning at draw.v(187): variable "Enable" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 187
Warning (10235): Verilog HDL Always Construct warning at draw.v(189): variable "quarter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 189
Warning (10235): Verilog HDL Always Construct warning at draw.v(192): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 192
Warning (10230): Verilog HDL assignment warning at draw.v(192): truncated value with size 32 to match size of target (7) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 192
Warning (10235): Verilog HDL Always Construct warning at draw.v(193): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 193
Warning (10235): Verilog HDL Always Construct warning at draw.v(194): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 194
Warning (10230): Verilog HDL assignment warning at draw.v(194): truncated value with size 32 to match size of target (8) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 194
Warning (10235): Verilog HDL Always Construct warning at draw.v(196): variable "quarter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 196
Warning (10235): Verilog HDL Always Construct warning at draw.v(199): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 199
Warning (10230): Verilog HDL assignment warning at draw.v(199): truncated value with size 32 to match size of target (7) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 199
Warning (10235): Verilog HDL Always Construct warning at draw.v(200): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 200
Warning (10235): Verilog HDL Always Construct warning at draw.v(201): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 201
Warning (10230): Verilog HDL assignment warning at draw.v(201): truncated value with size 32 to match size of target (8) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 201
Warning (10235): Verilog HDL Always Construct warning at draw.v(203): variable "quarter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 203
Warning (10235): Verilog HDL Always Construct warning at draw.v(206): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 206
Warning (10230): Verilog HDL assignment warning at draw.v(206): truncated value with size 32 to match size of target (7) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 206
Warning (10235): Verilog HDL Always Construct warning at draw.v(207): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 207
Warning (10235): Verilog HDL Always Construct warning at draw.v(208): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 208
Warning (10230): Verilog HDL assignment warning at draw.v(208): truncated value with size 32 to match size of target (8) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 208
Warning (10235): Verilog HDL Always Construct warning at draw.v(210): variable "quarter" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 210
Warning (10235): Verilog HDL Always Construct warning at draw.v(213): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 213
Warning (10230): Verilog HDL assignment warning at draw.v(213): truncated value with size 32 to match size of target (7) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 213
Warning (10235): Verilog HDL Always Construct warning at draw.v(214): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 214
Warning (10235): Verilog HDL Always Construct warning at draw.v(215): variable "q" is read inside the Always Construct but isn't in the Always Construct's Event Control File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 215
Warning (10230): Verilog HDL assignment warning at draw.v(215): truncated value with size 32 to match size of target (8) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 215
Warning (10240): Verilog HDL Always Construct warning at draw.v(151): inferring latch(es) for variable "outColour", which holds its previous value in one or more paths through the always construct File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Warning (10240): Verilog HDL Always Construct warning at draw.v(151): inferring latch(es) for variable "outY", which holds its previous value in one or more paths through the always construct File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Warning (10240): Verilog HDL Always Construct warning at draw.v(151): inferring latch(es) for variable "outX", which holds its previous value in one or more paths through the always construct File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Info (10041): Inferred latch for "outX[0]" at draw.v(151) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Info (10041): Inferred latch for "outX[1]" at draw.v(151) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Info (10041): Inferred latch for "outX[2]" at draw.v(151) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Info (10041): Inferred latch for "outX[3]" at draw.v(151) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Info (10041): Inferred latch for "outX[4]" at draw.v(151) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Info (10041): Inferred latch for "outX[5]" at draw.v(151) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Info (10041): Inferred latch for "outX[6]" at draw.v(151) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Info (10041): Inferred latch for "outX[7]" at draw.v(151) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Info (10041): Inferred latch for "outY[0]" at draw.v(151) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Info (10041): Inferred latch for "outY[1]" at draw.v(151) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Info (10041): Inferred latch for "outY[2]" at draw.v(151) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Info (10041): Inferred latch for "outY[3]" at draw.v(151) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Info (10041): Inferred latch for "outY[4]" at draw.v(151) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Info (10041): Inferred latch for "outY[5]" at draw.v(151) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Info (10041): Inferred latch for "outY[6]" at draw.v(151) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Info (10041): Inferred latch for "outColour[0]" at draw.v(151) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Info (10041): Inferred latch for "outColour[1]" at draw.v(151) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Info (10041): Inferred latch for "outColour[2]" at draw.v(151) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Info (12128): Elaborating entity "BlueCursor" for hierarchy "draw:d2|BlueCursor:b1" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 102
Info (12128): Elaborating entity "altsyncram" for hierarchy "draw:d2|BlueCursor:b1|altsyncram:altsyncram_component" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/BlueCursor.v Line: 81
Info (12130): Elaborated megafunction instantiation "draw:d2|BlueCursor:b1|altsyncram:altsyncram_component" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/BlueCursor.v Line: 81
Info (12133): Instantiated megafunction "draw:d2|BlueCursor:b1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/BlueCursor.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "CursorBlueBG.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_51g1.tdf
    Info (12023): Found entity 1: altsyncram_51g1 File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/altsyncram_51g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_51g1" for hierarchy "draw:d2|BlueCursor:b1|altsyncram:altsyncram_component|altsyncram_51g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "GreenCursor" for hierarchy "draw:d2|GreenCursor:g1" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 103
Info (12128): Elaborating entity "altsyncram" for hierarchy "draw:d2|GreenCursor:g1|altsyncram:altsyncram_component" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/GreenCursor.v Line: 81
Info (12130): Elaborated megafunction instantiation "draw:d2|GreenCursor:g1|altsyncram:altsyncram_component" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/GreenCursor.v Line: 81
Info (12133): Instantiated megafunction "draw:d2|GreenCursor:g1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/GreenCursor.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "CursorGreenBG.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_e4g1.tdf
    Info (12023): Found entity 1: altsyncram_e4g1 File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/altsyncram_e4g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_e4g1" for hierarchy "draw:d2|GreenCursor:g1|altsyncram:altsyncram_component|altsyncram_e4g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "RedCursor" for hierarchy "draw:d2|RedCursor:r1" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 104
Info (12128): Elaborating entity "altsyncram" for hierarchy "draw:d2|RedCursor:r1|altsyncram:altsyncram_component" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/RedCursor.v Line: 81
Info (12130): Elaborated megafunction instantiation "draw:d2|RedCursor:r1|altsyncram:altsyncram_component" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/RedCursor.v Line: 81
Info (12133): Instantiated megafunction "draw:d2|RedCursor:r1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/RedCursor.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "CursorRedBG.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_otf1.tdf
    Info (12023): Found entity 1: altsyncram_otf1 File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/altsyncram_otf1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_otf1" for hierarchy "draw:d2|RedCursor:r1|altsyncram:altsyncram_component|altsyncram_otf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "YellowCursor" for hierarchy "draw:d2|YellowCursor:y1" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 105
Info (12128): Elaborating entity "altsyncram" for hierarchy "draw:d2|YellowCursor:y1|altsyncram:altsyncram_component" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/YellowCursor.v Line: 81
Info (12130): Elaborated megafunction instantiation "draw:d2|YellowCursor:y1|altsyncram:altsyncram_component" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/YellowCursor.v Line: 81
Info (12133): Instantiated megafunction "draw:d2|YellowCursor:y1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/YellowCursor.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "CursorYellowBG.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "64"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "6"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_p8g1.tdf
    Info (12023): Found entity 1: altsyncram_p8g1 File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/altsyncram_p8g1.tdf Line: 27
Info (12128): Elaborating entity "altsyncram_p8g1" for hierarchy "draw:d2|YellowCursor:y1|altsyncram:altsyncram_component|altsyncram_p8g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "titleScreen" for hierarchy "draw:d2|titleScreen:t1" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 108
Info (12128): Elaborating entity "altsyncram" for hierarchy "draw:d2|titleScreen:t1|altsyncram:altsyncram_component" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/titleScreen.v Line: 81
Info (12130): Elaborated megafunction instantiation "draw:d2|titleScreen:t1|altsyncram:altsyncram_component" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/titleScreen.v Line: 81
Info (12133): Instantiated megafunction "draw:d2|titleScreen:t1|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/titleScreen.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "../titleScreen.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_58g1.tdf
    Info (12023): Found entity 1: altsyncram_58g1 File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/altsyncram_58g1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_58g1" for hierarchy "draw:d2|titleScreen:t1|altsyncram:altsyncram_component|altsyncram_58g1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "youWin" for hierarchy "draw:d2|youWin:y2" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 109
Info (12128): Elaborating entity "altsyncram" for hierarchy "draw:d2|youWin:y2|altsyncram:altsyncram_component" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/youWin.v Line: 81
Info (12130): Elaborated megafunction instantiation "draw:d2|youWin:y2|altsyncram:altsyncram_component" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/youWin.v Line: 81
Info (12133): Instantiated megafunction "draw:d2|youWin:y2|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/youWin.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "youWin.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3kf1.tdf
    Info (12023): Found entity 1: altsyncram_3kf1 File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/altsyncram_3kf1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_3kf1" for hierarchy "draw:d2|youWin:y2|altsyncram:altsyncram_component|altsyncram_3kf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "youLose" for hierarchy "draw:d2|youLose:y3" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 110
Info (12128): Elaborating entity "altsyncram" for hierarchy "draw:d2|youLose:y3|altsyncram:altsyncram_component" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/youLose.v Line: 81
Info (12130): Elaborated megafunction instantiation "draw:d2|youLose:y3|altsyncram:altsyncram_component" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/youLose.v Line: 81
Info (12133): Instantiated megafunction "draw:d2|youLose:y3|altsyncram:altsyncram_component" with the following parameter: File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/youLose.v Line: 81
    Info (12134): Parameter "address_aclr_a" = "NONE"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "youLose.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone V"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "19200"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "widthad_a" = "15"
    Info (12134): Parameter "width_a" = "3"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8nf1.tdf
    Info (12023): Found entity 1: altsyncram_8nf1 File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/altsyncram_8nf1.tdf Line: 31
Info (12128): Elaborating entity "altsyncram_8nf1" for hierarchy "draw:d2|youLose:y3|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated" File: c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altsyncram.tdf Line: 791
Info (12128): Elaborating entity "sequenceDetector" for hierarchy "sequenceDetector:s2" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 105
Warning (10230): Verilog HDL assignment warning at sequenceDetector.v(245): truncated value with size 32 to match size of target (4) File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/sequenceDetector.v Line: 245
Warning (14026): LATCH primitive "draw:d2|outY[6]" is permanently enabled File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Warning (14026): LATCH primitive "draw:d2|outY[5]" is permanently enabled File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Warning (14026): LATCH primitive "draw:d2|outY[3]" is permanently enabled File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Warning (14026): LATCH primitive "draw:d2|outY[4]" is permanently enabled File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Warning (14026): LATCH primitive "draw:d2|outY[0]" is permanently enabled File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Warning (14026): LATCH primitive "draw:d2|outY[1]" is permanently enabled File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Warning (14026): LATCH primitive "draw:d2|outY[2]" is permanently enabled File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Warning (14026): LATCH primitive "draw:d2|outColour[2]" is permanently enabled File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Warning (14026): LATCH primitive "draw:d2|outColour[1]" is permanently enabled File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Warning (14026): LATCH primitive "draw:d2|outColour[0]" is permanently enabled File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
Warning (12241): 9 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13012): Latch draw:d2|outX[7] has unsafe behavior File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gameLogicFSM:top|drawTitle File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/gameLogic.v Line: 16
Warning (13012): Latch draw:d2|outX[6] has unsafe behavior File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal draw:d2|q[6] File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 28
Warning (13012): Latch draw:d2|outX[5] has unsafe behavior File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal draw:d2|q[4] File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 28
Warning (13012): Latch drawControl:d1|erase has unsafe behavior File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/drawControl.v Line: 10
    Warning (13013): Ports D and ENA on the latch are fed by the same signal drawControl:d1|currentState.ERASE File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/drawControl.v Line: 18
Warning (13012): Latch draw:d2|outX[0] has unsafe behavior File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gameLogicFSM:top|drawTitle File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/gameLogic.v Line: 16
Warning (13012): Latch draw:d2|outX[1] has unsafe behavior File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gameLogicFSM:top|drawTitle File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/gameLogic.v Line: 16
Warning (13012): Latch draw:d2|outX[2] has unsafe behavior File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gameLogicFSM:top|drawTitle File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/gameLogic.v Line: 16
Warning (13012): Latch draw:d2|outX[3] has unsafe behavior File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal gameLogicFSM:top|drawTitle File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/gameLogic.v Line: 16
Warning (13012): Latch draw:d2|outX[4] has unsafe behavior File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 151
    Warning (13013): Ports D and ENA on the latch are fed by the same signal draw:d2|q[4] File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/draw.v Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 36
    Warning (13410): Pin "LEDR[1]" is stuck at GND File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 36
    Warning (13410): Pin "LEDR[2]" is stuck at GND File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 36
    Warning (13410): Pin "LEDR[3]" is stuck at GND File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 36
    Warning (13410): Pin "LEDR[4]" is stuck at GND File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 36
    Warning (13410): Pin "LEDR[5]" is stuck at GND File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 36
    Warning (13410): Pin "LEDR[6]" is stuck at GND File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 36
    Warning (13410): Pin "LEDR[7]" is stuck at GND File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 36
    Warning (13410): Pin "LEDR[8]" is stuck at GND File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 36
    Warning (13410): Pin "LEDR[9]" is stuck at GND File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 36
    Warning (13410): Pin "VGA_SYNC_N" is stuck at VCC File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 32
Info (286030): Timing-Driven Synthesis is running
Info (17049): 41 registers lost all their fanouts during netlist optimizations.
Warning (20013): Ignored 385 assignments for entity "DE1_SoC" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DIN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_DOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to ADC_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_ADCLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_BCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_DACLRCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to AUD_XCK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK2_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK3_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK4_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to CLOCK_50 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_LDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_UDQM -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to DRAM_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FAN_CTRL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to FPGA_I2C_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_0[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[32] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[33] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[34] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[35] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to GPIO_1[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX0[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX1[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX2[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX3[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX4[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HEX5[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_CONV_USB_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ADDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_BA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CKE -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_CK_P -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_CS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DM[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_N[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "DIFFERENTIAL 1.5-V SSTL CLASS I" -to HPS_DDR3_DQS_P[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[10] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[11] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[12] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[13] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[14] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[15] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[16] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[17] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[18] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[19] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[20] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[21] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[22] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[23] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[24] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[25] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[26] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[27] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[28] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[29] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[30] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[31] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_DQ[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_ODT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RAS_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "1.5 V" -to HPS_DDR3_RZQ -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "SSTL-15 CLASS I" -to HPS_DDR3_WE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_GTX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_INT_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDC -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_MDIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_RX_DV -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_ENET_TX_EN -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_DCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_FLASH_NCSO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_GSENSOR_INT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C1_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SCLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C2_SDAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_I2C_CONTROL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_KEY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LED -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_LTC_GPIO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_CMD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MISO -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_MOSI -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_SPIM_SS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_RX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_UART_TX -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_CLKOUT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_DIR -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_NXT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to HPS_USB_STP -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_RXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to IRDA_TXD -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to KEY[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to LEDR[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_CLK2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to PS2_DAT2 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[8] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to SW[9] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_CLK27 -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to TD_VS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_B2_DATA[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_EMPTY -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_FULL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_OE_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RD_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_RESET_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SCL -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_SDA -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to USB_WR_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_BLANK_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_B[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_CLK -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_G[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_HS -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[0] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[1] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[2] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[3] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[4] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[5] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[6] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_R[7] -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_SYNC_N -entity DE1_SoC was ignored
    Warning (20014): Assignment for entity set_instance_assignment -name IO_STANDARD "3.3-V LVTTL" -to VGA_VS -entity DE1_SoC was ignored
Info (144001): Generated suppressed messages file C:/Users/allan/Desktop/28th/241FinalProject - Copy/output_files/Lab8.map.smsg
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 5 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning: RST port on the PLL is not properly connected on instance vga_adapter:VGA|vga_pll:mypll|altpll:altpll_component|altpll_80u:auto_generated|generic_pll1. The reset port on the PLL should be connected. If the PLL loses lock for any reason, you might need to manually reset the PLL in order to re-establish lock to the reference clock. File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/db/altpll_80u.tdf Line: 33
    Info: Must be connected
Warning (21074): Design contains 13 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "KEY[1]" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 22
    Warning (15610): No output dependent on input pin "KEY[2]" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 22
    Warning (15610): No output dependent on input pin "KEY[3]" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 22
    Warning (15610): No output dependent on input pin "SW[0]" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 23
    Warning (15610): No output dependent on input pin "SW[1]" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 23
    Warning (15610): No output dependent on input pin "SW[2]" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 23
    Warning (15610): No output dependent on input pin "SW[3]" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 23
    Warning (15610): No output dependent on input pin "SW[4]" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 23
    Warning (15610): No output dependent on input pin "SW[5]" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 23
    Warning (15610): No output dependent on input pin "SW[6]" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 23
    Warning (15610): No output dependent on input pin "SW[7]" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 23
    Warning (15610): No output dependent on input pin "SW[8]" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 23
    Warning (15610): No output dependent on input pin "SW[9]" File: C:/Users/allan/Desktop/28th/241FinalProject - Copy/Lab8.v Line: 23
Info (21057): Implemented 891 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 15 input pins
    Info (21059): Implemented 39 output pins
    Info (21060): Implemented 2 bidirectional pins
    Info (21061): Implemented 786 logic cells
    Info (21064): Implemented 48 RAM segments
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 545 warnings
    Info: Peak virtual memory: 4881 megabytes
    Info: Processing ended: Fri Nov 29 01:02:12 2019
    Info: Elapsed time: 00:00:18
    Info: Total CPU time (on all processors): 00:00:34


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in C:/Users/allan/Desktop/28th/241FinalProject - Copy/output_files/Lab8.map.smsg.


