if {![file exists "C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/simulation/simulation.mpf"]} { 
	project new "C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/simulation" simulation
	project addfile "C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/core.v" verilog
	project addfile "C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/spi.v" verilog
	project addfile "C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/pll_core/rtl/pll_core.v" verilog
	project addfile "C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/soft_spi_slave_tf.v" verilog
	vlib  work
	vdel -lib work -all 
	vlib work

	vlog  "+incdir+C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source" -work work  "C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/core.v" -suppress 2388
	vlog  "+incdir+C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source" -work work  "C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/source/spi.v" -suppress 2388
	vlog  "+incdir+C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/pll_core/rtl" -work work  "C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/pll_core/rtl/pll_core.v" -suppress 2388
	vlog  "+incdir+C:/Users/matej/RadiantProjects/VNA_FPGA_DSP" -work work  "C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/soft_spi_slave_tf.v" -suppress 2388
} else {
	project open "C:/Users/matej/RadiantProjects/VNA_FPGA_DSP/simulation/simulation"
	project compileoutofdate
}
vsim -L work -L pmi_work -L ovi_ice40up  -suppress vsim-7033,vsim-8630,3009,3389 soft_spi_slave_tf 
view wave
add wave /*
run 2500 ns
