#-----------------------------------------------------------
# Vivado v2017.2 (64-bit)
# SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
# IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
# Start of session at: Wed Feb 28 14:07:07 2018
# Process ID: 11144
# Current directory: C:/Users/leexu/Desktop/multi_tb
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent9512 C:\Users\leexu\Desktop\multi_tb\multi_tb.xpr
# Log file: C:/Users/leexu/Desktop/multi_tb/vivado.log
# Journal file: C:/Users/leexu/Desktop/multi_tb\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/leexu/Desktop/multi_tb/multi_tb.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.2/data/ip'.
update_compile_order -fileset sources_1
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 28 14:10:15 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 28 14:11:08 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 28 14:11:42 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 28 14:13:33 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 28 14:13:52 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 28 14:17:23 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 28 14:17:46 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 28 14:22:55 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 28 14:23:19 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 28 14:24:12 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 28 14:25:44 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 28 14:26:20 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 28 14:26:43 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 28 14:44:20 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 28 14:44:41 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 28 14:45:25 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 28 14:45:45 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 28 14:46:13 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 28 14:47:03 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 28 14:47:27 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 28 14:47:41 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 28 14:48:10 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 1 for port cout [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:35]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 28 14:49:57 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 28 14:49:57 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:08 . Memory (MB): peak = 881.992 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 14:50:21 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 28 14:50:41 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
reset_run impl_1
WARNING: [Vivado 12-1017] Problems encountered:
1. PID not specified

launch_runs impl_1 -jobs 4
[Wed Feb 28 14:50:52 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
add_bp {C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v} 36
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 14:55:28 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 28 14:55:49 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 14:59:58 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 28 15:00:20 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 15:04:49 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs impl_1 -jobs 4
[Wed Feb 28 15:05:13 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
[Wed Feb 28 15:05:13 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
launch_runs impl_1 -to_step write_bitstream -jobs 4
[Wed Feb 28 15:06:27 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 15:07:10 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 15:13:06 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 28 15:13:29 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 15:14:56 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 28 15:15:17 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
remove_bps -file {C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v} -line 36
add_bp {C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v} 36
remove_bps -file {C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v} -line 36
add_bp {C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v} 36
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 15:16:41 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 28 15:17:04 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
remove_bps -file {C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v} -line 36
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 15:18:22 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 28 15:18:43 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 15:19:25 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 28 15:19:45 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 15:22:52 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 28 15:23:14 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 15:23:53 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 15:24:32 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 15:25:19 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 28 15:26:08 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 15:26:50 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 28 15:27:12 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 15:30:24 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 28 15:30:51 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 28 15:34:45 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 28 15:34:45 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 901.684 ; gain = 0.000
close [ open C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v w ]
add_files C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v
update_compile_order -fileset sources_1
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 15:40:24 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 28 15:40:44 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Wed Feb 28 15:42:31 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 28 15:42:59 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 28 15:42:59 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 924.641 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 15:44:33 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_runs impl_1 -jobs 4
[Wed Feb 28 15:45:05 2018] Launched impl_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/impl_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 28 15:45:47 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 28 15:45:47 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 924.641 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 16:04:33 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

update_compile_order -fileset sources_1
launch_runs synth_1 -jobs 4
[Wed Feb 28 16:06:46 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-2538] module instantiation should have an instance name [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:36]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 28 16:08:03 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 28 16:08:34 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 28 16:08:34 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 924.641 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 16:09:31 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 28 16:10:02 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 28 16:10:02 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 924.641 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 28 16:11:25 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 28 16:11:25 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:09 . Memory (MB): peak = 924.641 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 16:15:19 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 28 16:15:49 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 28 16:15:49 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:02 ; elapsed = 00:00:07 . Memory (MB): peak = 924.641 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 16:24:30 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 28 16:25:03 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 28 16:25:03 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 932.063 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
ERROR: [VRFC 10-529] concurrent assignment to a non-net P is not permitted [C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:31]
ERROR: [XSIM 43-3322] Static elaboration of top level Verilog design unit(s) in library work failed.
INFO: [USF-XSim-69] 'elaborate' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log'
ERROR: [USF-XSim-62] 'elaborate' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/elaborate.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 28 16:33:12 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 28 16:33:45 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 28 16:33:45 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:06 . Memory (MB): peak = 932.063 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 28 16:35:29 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 28 16:35:29 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '4' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:09 . Memory (MB): peak = 932.063 ; gain = 0.000
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 16:52:28 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 16:53:54 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1

launch_runs synth_1 -jobs 4
[Wed Feb 28 16:54:34 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 28 16:55:07 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 28 16:55:07 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:07 . Memory (MB): peak = 932.063 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 28 16:57:58 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 28 16:57:58 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:01 ; elapsed = 00:00:09 . Memory (MB): peak = 932.063 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 28 16:59:07 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 28 16:59:07 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 932.063 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 32 differs from formal bit length 4 for port a [C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v:37]
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 28 16:59:57 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 28 16:59:57 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 932.063 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
ERROR: [VRFC 10-1412] syntax error near . [C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:31]
ERROR: [VRFC 10-1040] module multi_tb ignored due to previous errors [C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
ERROR: [VRFC 10-1412] syntax error near . [C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:31]
ERROR: [VRFC 10-1040] module multi_tb ignored due to previous errors [C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v:23]
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xvlog.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xvlog.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 28 17:03:17 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
reset_run synth_1
launch_runs synth_1 -jobs 4
[Wed Feb 28 17:04:10 2018] Launched synth_1...
Run output will be captured here: C:/Users/leexu/Desktop/multi_tb/multi_tb.runs/synth_1/runme.log
launch_simulation
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'multi_tb' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
"xvlog -m64 --relax -prj multi_tb_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffa
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module dffb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/Lab02 Part2.srcs/sim_1/new/mult.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mult
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module mux
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/shiftp.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module shiftp
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.srcs/sources_1/new/multi_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module multi_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
INFO: [USF-XSim-69] 'compile' step finished in '1' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
Vivado Simulator 2017.2
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2017.2/bin/unwrapped/win64.o/xelab.exe -wto a406a3df62ac453985272f5286715404 --debug typical --relax --mt 2 -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot multi_tb_behav xil_defaultlib.multi_tb xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Completed static elaboration
Starting simulation data flow analysis
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffa.v" Line 1. Module dffa doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/dffb.v" Line 1. Module dffb doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/mux.v" Line 1. Module mux doesn't have a timescale but at least one module in design has a timescale.
WARNING: [XSIM 43-4099] "C:/Users/leexu/Desktop/Lab02 Part2/adder.v" Line 1. Module adder doesn't have a timescale but at least one module in design has a timescale.
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.dffa
Compiling module xil_defaultlib.dffb
Compiling module xil_defaultlib.mux
Compiling module xil_defaultlib.adder
Compiling module xil_defaultlib.shiftp
Compiling module xil_defaultlib.mult
Compiling module xil_defaultlib.multi_tb
Compiling module xil_defaultlib.glbl
Built simulation snapshot multi_tb_behav

****** Webtalk v2017.2 (64-bit)
  **** SW Build 1909853 on Thu Jun 15 18:39:09 MDT 2017
  **** IP Build 1909766 on Thu Jun 15 19:58:00 MDT 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav/xsim.dir/multi_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed Feb 28 17:04:34 2018. For additional details about this file, please refer to the WebTalk help file at C:/Xilinx/Vivado/2017.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed Feb 28 17:04:34 2018...
INFO: [USF-XSim-69] 'elaborate' step finished in '3' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/leexu/Desktop/multi_tb/multi_tb.sim/sim_1/behav'
INFO: [USF-XSim-98] *** Running xsim
   with args "multi_tb_behav -key {Behavioral:sim_1:Functional:multi_tb} -tclbatch {multi_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.2
Time resolution is 1 ps
source multi_tb.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
INFO: [USF-XSim-96] XSim completed. Design snapshot 'multi_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:04 ; elapsed = 00:00:07 . Memory (MB): peak = 932.063 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Wed Feb 28 17:09:26 2018...
