<profile>
    <ReportVersion>
        <Version>2023.2</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>virtexuplusHBM</ProductFamily>
        <Part>xcu280-fsvh2892-2L-e</Part>
        <TopModelName>test_atax</TopModelName>
        <TargetClockPeriod>3.33</TargetClockPeriod>
        <ClockUncertainty>0.90</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>no</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>2.799</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>13390</Best-caseLatency>
            <Average-caseLatency>13390</Average-caseLatency>
            <Worst-caseLatency>13390</Worst-caseLatency>
            <Best-caseRealTimeLatency>44.589 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>44.589 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>44.589 us</Worst-caseRealTimeLatency>
            <Interval-min>13391</Interval-min>
            <Interval-max>13391</Interval-max>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>atax.cpp:24</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>0</BRAM_18K>
            <DSP>155</DSP>
            <FF>22663</FF>
            <LUT>20768</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>4032</BRAM_18K>
            <DSP>9024</DSP>
            <FF>2607360</FF>
            <LUT>1303680</LUT>
            <URAM>960</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_ctrl_AWVALID</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWREADY</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_AWADDR</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WVALID</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WREADY</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WDATA</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_WSTRB</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARVALID</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARREADY</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_ARADDR</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RVALID</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RREADY</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RDATA</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_RRESP</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BVALID</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BREADY</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_ctrl_BRESP</name>
            <Object>ctrl</Object>
            <Type>return void</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>unknown</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>test_atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>test_atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>test_atax</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_0_Addr_A</name>
            <Object>v0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_0_EN_A</name>
            <Object>v0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_0_WEN_A</name>
            <Object>v0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_0_Din_A</name>
            <Object>v0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_0_Dout_A</name>
            <Object>v0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_0_Clk_A</name>
            <Object>v0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_0_Rst_A</name>
            <Object>v0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_0_Addr_B</name>
            <Object>v0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_0_EN_B</name>
            <Object>v0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_0_WEN_B</name>
            <Object>v0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_0_Din_B</name>
            <Object>v0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_0_Dout_B</name>
            <Object>v0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_0_Clk_B</name>
            <Object>v0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_0_Rst_B</name>
            <Object>v0_0_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_1_Addr_A</name>
            <Object>v0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_1_EN_A</name>
            <Object>v0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_1_WEN_A</name>
            <Object>v0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_1_Din_A</name>
            <Object>v0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_1_Dout_A</name>
            <Object>v0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_1_Clk_A</name>
            <Object>v0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_1_Rst_A</name>
            <Object>v0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_1_Addr_B</name>
            <Object>v0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_1_EN_B</name>
            <Object>v0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_1_WEN_B</name>
            <Object>v0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_1_Din_B</name>
            <Object>v0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_1_Dout_B</name>
            <Object>v0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_1_Clk_B</name>
            <Object>v0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_1_Rst_B</name>
            <Object>v0_0_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_2_Addr_A</name>
            <Object>v0_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_2_EN_A</name>
            <Object>v0_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_2_WEN_A</name>
            <Object>v0_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_2_Din_A</name>
            <Object>v0_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_2_Dout_A</name>
            <Object>v0_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_2_Clk_A</name>
            <Object>v0_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_2_Rst_A</name>
            <Object>v0_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_2_Addr_B</name>
            <Object>v0_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_2_EN_B</name>
            <Object>v0_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_2_WEN_B</name>
            <Object>v0_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_2_Din_B</name>
            <Object>v0_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_2_Dout_B</name>
            <Object>v0_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_2_Clk_B</name>
            <Object>v0_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_2_Rst_B</name>
            <Object>v0_0_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_3_Addr_A</name>
            <Object>v0_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_3_EN_A</name>
            <Object>v0_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_3_WEN_A</name>
            <Object>v0_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_3_Din_A</name>
            <Object>v0_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_3_Dout_A</name>
            <Object>v0_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_3_Clk_A</name>
            <Object>v0_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_3_Rst_A</name>
            <Object>v0_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_3_Addr_B</name>
            <Object>v0_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_3_EN_B</name>
            <Object>v0_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_3_WEN_B</name>
            <Object>v0_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_3_Din_B</name>
            <Object>v0_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_3_Dout_B</name>
            <Object>v0_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_3_Clk_B</name>
            <Object>v0_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_3_Rst_B</name>
            <Object>v0_0_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_4_Addr_A</name>
            <Object>v0_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_4_EN_A</name>
            <Object>v0_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_4_WEN_A</name>
            <Object>v0_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_4_Din_A</name>
            <Object>v0_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_4_Dout_A</name>
            <Object>v0_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_4_Clk_A</name>
            <Object>v0_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_4_Rst_A</name>
            <Object>v0_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_4_Addr_B</name>
            <Object>v0_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_4_EN_B</name>
            <Object>v0_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_4_WEN_B</name>
            <Object>v0_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_4_Din_B</name>
            <Object>v0_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_4_Dout_B</name>
            <Object>v0_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_4_Clk_B</name>
            <Object>v0_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_4_Rst_B</name>
            <Object>v0_0_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_5_Addr_A</name>
            <Object>v0_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_5_EN_A</name>
            <Object>v0_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_5_WEN_A</name>
            <Object>v0_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_5_Din_A</name>
            <Object>v0_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_5_Dout_A</name>
            <Object>v0_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_5_Clk_A</name>
            <Object>v0_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_5_Rst_A</name>
            <Object>v0_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_5_Addr_B</name>
            <Object>v0_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_5_EN_B</name>
            <Object>v0_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_5_WEN_B</name>
            <Object>v0_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_5_Din_B</name>
            <Object>v0_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_5_Dout_B</name>
            <Object>v0_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_5_Clk_B</name>
            <Object>v0_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_5_Rst_B</name>
            <Object>v0_0_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_6_Addr_A</name>
            <Object>v0_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_6_EN_A</name>
            <Object>v0_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_6_WEN_A</name>
            <Object>v0_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_6_Din_A</name>
            <Object>v0_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_6_Dout_A</name>
            <Object>v0_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_6_Clk_A</name>
            <Object>v0_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_6_Rst_A</name>
            <Object>v0_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_6_Addr_B</name>
            <Object>v0_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_6_EN_B</name>
            <Object>v0_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_6_WEN_B</name>
            <Object>v0_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_6_Din_B</name>
            <Object>v0_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_6_Dout_B</name>
            <Object>v0_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_6_Clk_B</name>
            <Object>v0_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_6_Rst_B</name>
            <Object>v0_0_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_7_Addr_A</name>
            <Object>v0_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_7_EN_A</name>
            <Object>v0_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_7_WEN_A</name>
            <Object>v0_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_7_Din_A</name>
            <Object>v0_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_7_Dout_A</name>
            <Object>v0_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_7_Clk_A</name>
            <Object>v0_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_7_Rst_A</name>
            <Object>v0_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_7_Addr_B</name>
            <Object>v0_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_7_EN_B</name>
            <Object>v0_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_7_WEN_B</name>
            <Object>v0_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_7_Din_B</name>
            <Object>v0_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_7_Dout_B</name>
            <Object>v0_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_7_Clk_B</name>
            <Object>v0_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_7_Rst_B</name>
            <Object>v0_0_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_8_Addr_A</name>
            <Object>v0_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_8_EN_A</name>
            <Object>v0_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_8_WEN_A</name>
            <Object>v0_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_8_Din_A</name>
            <Object>v0_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_8_Dout_A</name>
            <Object>v0_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_8_Clk_A</name>
            <Object>v0_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_8_Rst_A</name>
            <Object>v0_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_8_Addr_B</name>
            <Object>v0_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_8_EN_B</name>
            <Object>v0_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_8_WEN_B</name>
            <Object>v0_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_8_Din_B</name>
            <Object>v0_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_8_Dout_B</name>
            <Object>v0_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_8_Clk_B</name>
            <Object>v0_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_8_Rst_B</name>
            <Object>v0_0_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_9_Addr_A</name>
            <Object>v0_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_9_EN_A</name>
            <Object>v0_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_9_WEN_A</name>
            <Object>v0_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_9_Din_A</name>
            <Object>v0_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_9_Dout_A</name>
            <Object>v0_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_9_Clk_A</name>
            <Object>v0_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_9_Rst_A</name>
            <Object>v0_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_9_Addr_B</name>
            <Object>v0_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_9_EN_B</name>
            <Object>v0_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_9_WEN_B</name>
            <Object>v0_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_9_Din_B</name>
            <Object>v0_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_9_Dout_B</name>
            <Object>v0_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_9_Clk_B</name>
            <Object>v0_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_0_9_Rst_B</name>
            <Object>v0_0_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_0_Addr_A</name>
            <Object>v0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_0_EN_A</name>
            <Object>v0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_0_WEN_A</name>
            <Object>v0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_0_Din_A</name>
            <Object>v0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_0_Dout_A</name>
            <Object>v0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_0_Clk_A</name>
            <Object>v0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_0_Rst_A</name>
            <Object>v0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_0_Addr_B</name>
            <Object>v0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_0_EN_B</name>
            <Object>v0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_0_WEN_B</name>
            <Object>v0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_0_Din_B</name>
            <Object>v0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_0_Dout_B</name>
            <Object>v0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_0_Clk_B</name>
            <Object>v0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_0_Rst_B</name>
            <Object>v0_1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_1_Addr_A</name>
            <Object>v0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_1_EN_A</name>
            <Object>v0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_1_WEN_A</name>
            <Object>v0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_1_Din_A</name>
            <Object>v0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_1_Dout_A</name>
            <Object>v0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_1_Clk_A</name>
            <Object>v0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_1_Rst_A</name>
            <Object>v0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_1_Addr_B</name>
            <Object>v0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_1_EN_B</name>
            <Object>v0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_1_WEN_B</name>
            <Object>v0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_1_Din_B</name>
            <Object>v0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_1_Dout_B</name>
            <Object>v0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_1_Clk_B</name>
            <Object>v0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_1_Rst_B</name>
            <Object>v0_1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_2_Addr_A</name>
            <Object>v0_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_2_EN_A</name>
            <Object>v0_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_2_WEN_A</name>
            <Object>v0_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_2_Din_A</name>
            <Object>v0_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_2_Dout_A</name>
            <Object>v0_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_2_Clk_A</name>
            <Object>v0_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_2_Rst_A</name>
            <Object>v0_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_2_Addr_B</name>
            <Object>v0_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_2_EN_B</name>
            <Object>v0_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_2_WEN_B</name>
            <Object>v0_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_2_Din_B</name>
            <Object>v0_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_2_Dout_B</name>
            <Object>v0_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_2_Clk_B</name>
            <Object>v0_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_2_Rst_B</name>
            <Object>v0_1_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_3_Addr_A</name>
            <Object>v0_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_3_EN_A</name>
            <Object>v0_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_3_WEN_A</name>
            <Object>v0_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_3_Din_A</name>
            <Object>v0_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_3_Dout_A</name>
            <Object>v0_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_3_Clk_A</name>
            <Object>v0_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_3_Rst_A</name>
            <Object>v0_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_3_Addr_B</name>
            <Object>v0_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_3_EN_B</name>
            <Object>v0_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_3_WEN_B</name>
            <Object>v0_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_3_Din_B</name>
            <Object>v0_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_3_Dout_B</name>
            <Object>v0_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_3_Clk_B</name>
            <Object>v0_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_3_Rst_B</name>
            <Object>v0_1_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_4_Addr_A</name>
            <Object>v0_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_4_EN_A</name>
            <Object>v0_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_4_WEN_A</name>
            <Object>v0_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_4_Din_A</name>
            <Object>v0_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_4_Dout_A</name>
            <Object>v0_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_4_Clk_A</name>
            <Object>v0_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_4_Rst_A</name>
            <Object>v0_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_4_Addr_B</name>
            <Object>v0_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_4_EN_B</name>
            <Object>v0_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_4_WEN_B</name>
            <Object>v0_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_4_Din_B</name>
            <Object>v0_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_4_Dout_B</name>
            <Object>v0_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_4_Clk_B</name>
            <Object>v0_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_4_Rst_B</name>
            <Object>v0_1_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_5_Addr_A</name>
            <Object>v0_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_5_EN_A</name>
            <Object>v0_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_5_WEN_A</name>
            <Object>v0_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_5_Din_A</name>
            <Object>v0_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_5_Dout_A</name>
            <Object>v0_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_5_Clk_A</name>
            <Object>v0_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_5_Rst_A</name>
            <Object>v0_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_5_Addr_B</name>
            <Object>v0_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_5_EN_B</name>
            <Object>v0_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_5_WEN_B</name>
            <Object>v0_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_5_Din_B</name>
            <Object>v0_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_5_Dout_B</name>
            <Object>v0_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_5_Clk_B</name>
            <Object>v0_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_5_Rst_B</name>
            <Object>v0_1_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_6_Addr_A</name>
            <Object>v0_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_6_EN_A</name>
            <Object>v0_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_6_WEN_A</name>
            <Object>v0_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_6_Din_A</name>
            <Object>v0_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_6_Dout_A</name>
            <Object>v0_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_6_Clk_A</name>
            <Object>v0_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_6_Rst_A</name>
            <Object>v0_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_6_Addr_B</name>
            <Object>v0_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_6_EN_B</name>
            <Object>v0_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_6_WEN_B</name>
            <Object>v0_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_6_Din_B</name>
            <Object>v0_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_6_Dout_B</name>
            <Object>v0_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_6_Clk_B</name>
            <Object>v0_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_6_Rst_B</name>
            <Object>v0_1_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_7_Addr_A</name>
            <Object>v0_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_7_EN_A</name>
            <Object>v0_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_7_WEN_A</name>
            <Object>v0_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_7_Din_A</name>
            <Object>v0_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_7_Dout_A</name>
            <Object>v0_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_7_Clk_A</name>
            <Object>v0_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_7_Rst_A</name>
            <Object>v0_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_7_Addr_B</name>
            <Object>v0_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_7_EN_B</name>
            <Object>v0_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_7_WEN_B</name>
            <Object>v0_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_7_Din_B</name>
            <Object>v0_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_7_Dout_B</name>
            <Object>v0_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_7_Clk_B</name>
            <Object>v0_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_7_Rst_B</name>
            <Object>v0_1_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_8_Addr_A</name>
            <Object>v0_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_8_EN_A</name>
            <Object>v0_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_8_WEN_A</name>
            <Object>v0_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_8_Din_A</name>
            <Object>v0_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_8_Dout_A</name>
            <Object>v0_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_8_Clk_A</name>
            <Object>v0_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_8_Rst_A</name>
            <Object>v0_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_8_Addr_B</name>
            <Object>v0_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_8_EN_B</name>
            <Object>v0_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_8_WEN_B</name>
            <Object>v0_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_8_Din_B</name>
            <Object>v0_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_8_Dout_B</name>
            <Object>v0_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_8_Clk_B</name>
            <Object>v0_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_8_Rst_B</name>
            <Object>v0_1_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_9_Addr_A</name>
            <Object>v0_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_9_EN_A</name>
            <Object>v0_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_9_WEN_A</name>
            <Object>v0_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_9_Din_A</name>
            <Object>v0_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_9_Dout_A</name>
            <Object>v0_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_9_Clk_A</name>
            <Object>v0_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_9_Rst_A</name>
            <Object>v0_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_9_Addr_B</name>
            <Object>v0_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_9_EN_B</name>
            <Object>v0_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_9_WEN_B</name>
            <Object>v0_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_9_Din_B</name>
            <Object>v0_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_9_Dout_B</name>
            <Object>v0_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_9_Clk_B</name>
            <Object>v0_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_1_9_Rst_B</name>
            <Object>v0_1_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_0_Addr_A</name>
            <Object>v0_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_0_EN_A</name>
            <Object>v0_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_0_WEN_A</name>
            <Object>v0_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_0_Din_A</name>
            <Object>v0_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_0_Dout_A</name>
            <Object>v0_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_0_Clk_A</name>
            <Object>v0_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_0_Rst_A</name>
            <Object>v0_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_0_Addr_B</name>
            <Object>v0_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_0_EN_B</name>
            <Object>v0_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_0_WEN_B</name>
            <Object>v0_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_0_Din_B</name>
            <Object>v0_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_0_Dout_B</name>
            <Object>v0_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_0_Clk_B</name>
            <Object>v0_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_0_Rst_B</name>
            <Object>v0_2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_1_Addr_A</name>
            <Object>v0_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_1_EN_A</name>
            <Object>v0_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_1_WEN_A</name>
            <Object>v0_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_1_Din_A</name>
            <Object>v0_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_1_Dout_A</name>
            <Object>v0_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_1_Clk_A</name>
            <Object>v0_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_1_Rst_A</name>
            <Object>v0_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_1_Addr_B</name>
            <Object>v0_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_1_EN_B</name>
            <Object>v0_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_1_WEN_B</name>
            <Object>v0_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_1_Din_B</name>
            <Object>v0_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_1_Dout_B</name>
            <Object>v0_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_1_Clk_B</name>
            <Object>v0_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_1_Rst_B</name>
            <Object>v0_2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_2_Addr_A</name>
            <Object>v0_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_2_EN_A</name>
            <Object>v0_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_2_WEN_A</name>
            <Object>v0_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_2_Din_A</name>
            <Object>v0_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_2_Dout_A</name>
            <Object>v0_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_2_Clk_A</name>
            <Object>v0_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_2_Rst_A</name>
            <Object>v0_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_2_Addr_B</name>
            <Object>v0_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_2_EN_B</name>
            <Object>v0_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_2_WEN_B</name>
            <Object>v0_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_2_Din_B</name>
            <Object>v0_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_2_Dout_B</name>
            <Object>v0_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_2_Clk_B</name>
            <Object>v0_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_2_Rst_B</name>
            <Object>v0_2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_3_Addr_A</name>
            <Object>v0_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_3_EN_A</name>
            <Object>v0_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_3_WEN_A</name>
            <Object>v0_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_3_Din_A</name>
            <Object>v0_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_3_Dout_A</name>
            <Object>v0_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_3_Clk_A</name>
            <Object>v0_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_3_Rst_A</name>
            <Object>v0_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_3_Addr_B</name>
            <Object>v0_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_3_EN_B</name>
            <Object>v0_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_3_WEN_B</name>
            <Object>v0_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_3_Din_B</name>
            <Object>v0_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_3_Dout_B</name>
            <Object>v0_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_3_Clk_B</name>
            <Object>v0_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_3_Rst_B</name>
            <Object>v0_2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_4_Addr_A</name>
            <Object>v0_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_4_EN_A</name>
            <Object>v0_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_4_WEN_A</name>
            <Object>v0_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_4_Din_A</name>
            <Object>v0_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_4_Dout_A</name>
            <Object>v0_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_4_Clk_A</name>
            <Object>v0_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_4_Rst_A</name>
            <Object>v0_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_4_Addr_B</name>
            <Object>v0_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_4_EN_B</name>
            <Object>v0_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_4_WEN_B</name>
            <Object>v0_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_4_Din_B</name>
            <Object>v0_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_4_Dout_B</name>
            <Object>v0_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_4_Clk_B</name>
            <Object>v0_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_4_Rst_B</name>
            <Object>v0_2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_5_Addr_A</name>
            <Object>v0_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_5_EN_A</name>
            <Object>v0_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_5_WEN_A</name>
            <Object>v0_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_5_Din_A</name>
            <Object>v0_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_5_Dout_A</name>
            <Object>v0_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_5_Clk_A</name>
            <Object>v0_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_5_Rst_A</name>
            <Object>v0_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_5_Addr_B</name>
            <Object>v0_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_5_EN_B</name>
            <Object>v0_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_5_WEN_B</name>
            <Object>v0_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_5_Din_B</name>
            <Object>v0_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_5_Dout_B</name>
            <Object>v0_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_5_Clk_B</name>
            <Object>v0_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_5_Rst_B</name>
            <Object>v0_2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_6_Addr_A</name>
            <Object>v0_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_6_EN_A</name>
            <Object>v0_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_6_WEN_A</name>
            <Object>v0_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_6_Din_A</name>
            <Object>v0_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_6_Dout_A</name>
            <Object>v0_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_6_Clk_A</name>
            <Object>v0_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_6_Rst_A</name>
            <Object>v0_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_6_Addr_B</name>
            <Object>v0_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_6_EN_B</name>
            <Object>v0_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_6_WEN_B</name>
            <Object>v0_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_6_Din_B</name>
            <Object>v0_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_6_Dout_B</name>
            <Object>v0_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_6_Clk_B</name>
            <Object>v0_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_6_Rst_B</name>
            <Object>v0_2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_7_Addr_A</name>
            <Object>v0_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_7_EN_A</name>
            <Object>v0_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_7_WEN_A</name>
            <Object>v0_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_7_Din_A</name>
            <Object>v0_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_7_Dout_A</name>
            <Object>v0_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_7_Clk_A</name>
            <Object>v0_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_7_Rst_A</name>
            <Object>v0_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_7_Addr_B</name>
            <Object>v0_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_7_EN_B</name>
            <Object>v0_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_7_WEN_B</name>
            <Object>v0_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_7_Din_B</name>
            <Object>v0_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_7_Dout_B</name>
            <Object>v0_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_7_Clk_B</name>
            <Object>v0_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_7_Rst_B</name>
            <Object>v0_2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_8_Addr_A</name>
            <Object>v0_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_8_EN_A</name>
            <Object>v0_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_8_WEN_A</name>
            <Object>v0_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_8_Din_A</name>
            <Object>v0_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_8_Dout_A</name>
            <Object>v0_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_8_Clk_A</name>
            <Object>v0_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_8_Rst_A</name>
            <Object>v0_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_8_Addr_B</name>
            <Object>v0_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_8_EN_B</name>
            <Object>v0_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_8_WEN_B</name>
            <Object>v0_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_8_Din_B</name>
            <Object>v0_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_8_Dout_B</name>
            <Object>v0_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_8_Clk_B</name>
            <Object>v0_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_8_Rst_B</name>
            <Object>v0_2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_9_Addr_A</name>
            <Object>v0_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_9_EN_A</name>
            <Object>v0_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_9_WEN_A</name>
            <Object>v0_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_9_Din_A</name>
            <Object>v0_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_9_Dout_A</name>
            <Object>v0_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_9_Clk_A</name>
            <Object>v0_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_9_Rst_A</name>
            <Object>v0_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_9_Addr_B</name>
            <Object>v0_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_9_EN_B</name>
            <Object>v0_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_9_WEN_B</name>
            <Object>v0_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_9_Din_B</name>
            <Object>v0_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_9_Dout_B</name>
            <Object>v0_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_9_Clk_B</name>
            <Object>v0_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_2_9_Rst_B</name>
            <Object>v0_2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_0_Addr_A</name>
            <Object>v0_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_0_EN_A</name>
            <Object>v0_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_0_WEN_A</name>
            <Object>v0_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_0_Din_A</name>
            <Object>v0_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_0_Dout_A</name>
            <Object>v0_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_0_Clk_A</name>
            <Object>v0_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_0_Rst_A</name>
            <Object>v0_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_0_Addr_B</name>
            <Object>v0_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_0_EN_B</name>
            <Object>v0_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_0_WEN_B</name>
            <Object>v0_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_0_Din_B</name>
            <Object>v0_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_0_Dout_B</name>
            <Object>v0_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_0_Clk_B</name>
            <Object>v0_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_0_Rst_B</name>
            <Object>v0_3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_1_Addr_A</name>
            <Object>v0_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_1_EN_A</name>
            <Object>v0_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_1_WEN_A</name>
            <Object>v0_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_1_Din_A</name>
            <Object>v0_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_1_Dout_A</name>
            <Object>v0_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_1_Clk_A</name>
            <Object>v0_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_1_Rst_A</name>
            <Object>v0_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_1_Addr_B</name>
            <Object>v0_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_1_EN_B</name>
            <Object>v0_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_1_WEN_B</name>
            <Object>v0_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_1_Din_B</name>
            <Object>v0_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_1_Dout_B</name>
            <Object>v0_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_1_Clk_B</name>
            <Object>v0_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_1_Rst_B</name>
            <Object>v0_3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_2_Addr_A</name>
            <Object>v0_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_2_EN_A</name>
            <Object>v0_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_2_WEN_A</name>
            <Object>v0_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_2_Din_A</name>
            <Object>v0_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_2_Dout_A</name>
            <Object>v0_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_2_Clk_A</name>
            <Object>v0_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_2_Rst_A</name>
            <Object>v0_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_2_Addr_B</name>
            <Object>v0_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_2_EN_B</name>
            <Object>v0_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_2_WEN_B</name>
            <Object>v0_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_2_Din_B</name>
            <Object>v0_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_2_Dout_B</name>
            <Object>v0_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_2_Clk_B</name>
            <Object>v0_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_2_Rst_B</name>
            <Object>v0_3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_3_Addr_A</name>
            <Object>v0_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_3_EN_A</name>
            <Object>v0_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_3_WEN_A</name>
            <Object>v0_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_3_Din_A</name>
            <Object>v0_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_3_Dout_A</name>
            <Object>v0_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_3_Clk_A</name>
            <Object>v0_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_3_Rst_A</name>
            <Object>v0_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_3_Addr_B</name>
            <Object>v0_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_3_EN_B</name>
            <Object>v0_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_3_WEN_B</name>
            <Object>v0_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_3_Din_B</name>
            <Object>v0_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_3_Dout_B</name>
            <Object>v0_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_3_Clk_B</name>
            <Object>v0_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_3_Rst_B</name>
            <Object>v0_3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_4_Addr_A</name>
            <Object>v0_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_4_EN_A</name>
            <Object>v0_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_4_WEN_A</name>
            <Object>v0_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_4_Din_A</name>
            <Object>v0_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_4_Dout_A</name>
            <Object>v0_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_4_Clk_A</name>
            <Object>v0_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_4_Rst_A</name>
            <Object>v0_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_4_Addr_B</name>
            <Object>v0_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_4_EN_B</name>
            <Object>v0_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_4_WEN_B</name>
            <Object>v0_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_4_Din_B</name>
            <Object>v0_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_4_Dout_B</name>
            <Object>v0_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_4_Clk_B</name>
            <Object>v0_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_4_Rst_B</name>
            <Object>v0_3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_5_Addr_A</name>
            <Object>v0_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_5_EN_A</name>
            <Object>v0_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_5_WEN_A</name>
            <Object>v0_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_5_Din_A</name>
            <Object>v0_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_5_Dout_A</name>
            <Object>v0_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_5_Clk_A</name>
            <Object>v0_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_5_Rst_A</name>
            <Object>v0_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_5_Addr_B</name>
            <Object>v0_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_5_EN_B</name>
            <Object>v0_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_5_WEN_B</name>
            <Object>v0_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_5_Din_B</name>
            <Object>v0_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_5_Dout_B</name>
            <Object>v0_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_5_Clk_B</name>
            <Object>v0_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_5_Rst_B</name>
            <Object>v0_3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_6_Addr_A</name>
            <Object>v0_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_6_EN_A</name>
            <Object>v0_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_6_WEN_A</name>
            <Object>v0_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_6_Din_A</name>
            <Object>v0_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_6_Dout_A</name>
            <Object>v0_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_6_Clk_A</name>
            <Object>v0_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_6_Rst_A</name>
            <Object>v0_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_6_Addr_B</name>
            <Object>v0_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_6_EN_B</name>
            <Object>v0_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_6_WEN_B</name>
            <Object>v0_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_6_Din_B</name>
            <Object>v0_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_6_Dout_B</name>
            <Object>v0_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_6_Clk_B</name>
            <Object>v0_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_6_Rst_B</name>
            <Object>v0_3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_7_Addr_A</name>
            <Object>v0_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_7_EN_A</name>
            <Object>v0_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_7_WEN_A</name>
            <Object>v0_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_7_Din_A</name>
            <Object>v0_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_7_Dout_A</name>
            <Object>v0_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_7_Clk_A</name>
            <Object>v0_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_7_Rst_A</name>
            <Object>v0_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_7_Addr_B</name>
            <Object>v0_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_7_EN_B</name>
            <Object>v0_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_7_WEN_B</name>
            <Object>v0_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_7_Din_B</name>
            <Object>v0_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_7_Dout_B</name>
            <Object>v0_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_7_Clk_B</name>
            <Object>v0_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_7_Rst_B</name>
            <Object>v0_3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_8_Addr_A</name>
            <Object>v0_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_8_EN_A</name>
            <Object>v0_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_8_WEN_A</name>
            <Object>v0_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_8_Din_A</name>
            <Object>v0_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_8_Dout_A</name>
            <Object>v0_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_8_Clk_A</name>
            <Object>v0_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_8_Rst_A</name>
            <Object>v0_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_8_Addr_B</name>
            <Object>v0_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_8_EN_B</name>
            <Object>v0_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_8_WEN_B</name>
            <Object>v0_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_8_Din_B</name>
            <Object>v0_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_8_Dout_B</name>
            <Object>v0_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_8_Clk_B</name>
            <Object>v0_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_8_Rst_B</name>
            <Object>v0_3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_9_Addr_A</name>
            <Object>v0_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_9_EN_A</name>
            <Object>v0_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_9_WEN_A</name>
            <Object>v0_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_9_Din_A</name>
            <Object>v0_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_9_Dout_A</name>
            <Object>v0_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_9_Clk_A</name>
            <Object>v0_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_9_Rst_A</name>
            <Object>v0_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_9_Addr_B</name>
            <Object>v0_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_9_EN_B</name>
            <Object>v0_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_9_WEN_B</name>
            <Object>v0_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_9_Din_B</name>
            <Object>v0_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_9_Dout_B</name>
            <Object>v0_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_9_Clk_B</name>
            <Object>v0_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_3_9_Rst_B</name>
            <Object>v0_3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_0_Addr_A</name>
            <Object>v0_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_0_EN_A</name>
            <Object>v0_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_0_WEN_A</name>
            <Object>v0_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_0_Din_A</name>
            <Object>v0_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_0_Dout_A</name>
            <Object>v0_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_0_Clk_A</name>
            <Object>v0_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_0_Rst_A</name>
            <Object>v0_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_0_Addr_B</name>
            <Object>v0_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_0_EN_B</name>
            <Object>v0_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_0_WEN_B</name>
            <Object>v0_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_0_Din_B</name>
            <Object>v0_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_0_Dout_B</name>
            <Object>v0_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_0_Clk_B</name>
            <Object>v0_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_0_Rst_B</name>
            <Object>v0_4_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_1_Addr_A</name>
            <Object>v0_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_1_EN_A</name>
            <Object>v0_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_1_WEN_A</name>
            <Object>v0_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_1_Din_A</name>
            <Object>v0_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_1_Dout_A</name>
            <Object>v0_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_1_Clk_A</name>
            <Object>v0_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_1_Rst_A</name>
            <Object>v0_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_1_Addr_B</name>
            <Object>v0_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_1_EN_B</name>
            <Object>v0_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_1_WEN_B</name>
            <Object>v0_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_1_Din_B</name>
            <Object>v0_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_1_Dout_B</name>
            <Object>v0_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_1_Clk_B</name>
            <Object>v0_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_1_Rst_B</name>
            <Object>v0_4_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_2_Addr_A</name>
            <Object>v0_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_2_EN_A</name>
            <Object>v0_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_2_WEN_A</name>
            <Object>v0_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_2_Din_A</name>
            <Object>v0_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_2_Dout_A</name>
            <Object>v0_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_2_Clk_A</name>
            <Object>v0_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_2_Rst_A</name>
            <Object>v0_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_2_Addr_B</name>
            <Object>v0_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_2_EN_B</name>
            <Object>v0_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_2_WEN_B</name>
            <Object>v0_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_2_Din_B</name>
            <Object>v0_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_2_Dout_B</name>
            <Object>v0_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_2_Clk_B</name>
            <Object>v0_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_2_Rst_B</name>
            <Object>v0_4_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_3_Addr_A</name>
            <Object>v0_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_3_EN_A</name>
            <Object>v0_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_3_WEN_A</name>
            <Object>v0_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_3_Din_A</name>
            <Object>v0_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_3_Dout_A</name>
            <Object>v0_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_3_Clk_A</name>
            <Object>v0_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_3_Rst_A</name>
            <Object>v0_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_3_Addr_B</name>
            <Object>v0_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_3_EN_B</name>
            <Object>v0_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_3_WEN_B</name>
            <Object>v0_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_3_Din_B</name>
            <Object>v0_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_3_Dout_B</name>
            <Object>v0_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_3_Clk_B</name>
            <Object>v0_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_3_Rst_B</name>
            <Object>v0_4_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_4_Addr_A</name>
            <Object>v0_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_4_EN_A</name>
            <Object>v0_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_4_WEN_A</name>
            <Object>v0_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_4_Din_A</name>
            <Object>v0_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_4_Dout_A</name>
            <Object>v0_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_4_Clk_A</name>
            <Object>v0_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_4_Rst_A</name>
            <Object>v0_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_4_Addr_B</name>
            <Object>v0_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_4_EN_B</name>
            <Object>v0_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_4_WEN_B</name>
            <Object>v0_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_4_Din_B</name>
            <Object>v0_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_4_Dout_B</name>
            <Object>v0_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_4_Clk_B</name>
            <Object>v0_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_4_Rst_B</name>
            <Object>v0_4_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_5_Addr_A</name>
            <Object>v0_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_5_EN_A</name>
            <Object>v0_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_5_WEN_A</name>
            <Object>v0_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_5_Din_A</name>
            <Object>v0_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_5_Dout_A</name>
            <Object>v0_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_5_Clk_A</name>
            <Object>v0_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_5_Rst_A</name>
            <Object>v0_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_5_Addr_B</name>
            <Object>v0_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_5_EN_B</name>
            <Object>v0_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_5_WEN_B</name>
            <Object>v0_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_5_Din_B</name>
            <Object>v0_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_5_Dout_B</name>
            <Object>v0_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_5_Clk_B</name>
            <Object>v0_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_5_Rst_B</name>
            <Object>v0_4_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_6_Addr_A</name>
            <Object>v0_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_6_EN_A</name>
            <Object>v0_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_6_WEN_A</name>
            <Object>v0_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_6_Din_A</name>
            <Object>v0_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_6_Dout_A</name>
            <Object>v0_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_6_Clk_A</name>
            <Object>v0_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_6_Rst_A</name>
            <Object>v0_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_6_Addr_B</name>
            <Object>v0_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_6_EN_B</name>
            <Object>v0_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_6_WEN_B</name>
            <Object>v0_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_6_Din_B</name>
            <Object>v0_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_6_Dout_B</name>
            <Object>v0_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_6_Clk_B</name>
            <Object>v0_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_6_Rst_B</name>
            <Object>v0_4_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_7_Addr_A</name>
            <Object>v0_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_7_EN_A</name>
            <Object>v0_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_7_WEN_A</name>
            <Object>v0_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_7_Din_A</name>
            <Object>v0_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_7_Dout_A</name>
            <Object>v0_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_7_Clk_A</name>
            <Object>v0_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_7_Rst_A</name>
            <Object>v0_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_7_Addr_B</name>
            <Object>v0_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_7_EN_B</name>
            <Object>v0_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_7_WEN_B</name>
            <Object>v0_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_7_Din_B</name>
            <Object>v0_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_7_Dout_B</name>
            <Object>v0_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_7_Clk_B</name>
            <Object>v0_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_7_Rst_B</name>
            <Object>v0_4_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_8_Addr_A</name>
            <Object>v0_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_8_EN_A</name>
            <Object>v0_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_8_WEN_A</name>
            <Object>v0_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_8_Din_A</name>
            <Object>v0_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_8_Dout_A</name>
            <Object>v0_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_8_Clk_A</name>
            <Object>v0_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_8_Rst_A</name>
            <Object>v0_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_8_Addr_B</name>
            <Object>v0_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_8_EN_B</name>
            <Object>v0_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_8_WEN_B</name>
            <Object>v0_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_8_Din_B</name>
            <Object>v0_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_8_Dout_B</name>
            <Object>v0_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_8_Clk_B</name>
            <Object>v0_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_8_Rst_B</name>
            <Object>v0_4_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_9_Addr_A</name>
            <Object>v0_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_9_EN_A</name>
            <Object>v0_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_9_WEN_A</name>
            <Object>v0_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_9_Din_A</name>
            <Object>v0_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_9_Dout_A</name>
            <Object>v0_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_9_Clk_A</name>
            <Object>v0_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_9_Rst_A</name>
            <Object>v0_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_9_Addr_B</name>
            <Object>v0_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_9_EN_B</name>
            <Object>v0_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_9_WEN_B</name>
            <Object>v0_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_9_Din_B</name>
            <Object>v0_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_9_Dout_B</name>
            <Object>v0_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_9_Clk_B</name>
            <Object>v0_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_4_9_Rst_B</name>
            <Object>v0_4_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_0_Addr_A</name>
            <Object>v0_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_0_EN_A</name>
            <Object>v0_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_0_WEN_A</name>
            <Object>v0_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_0_Din_A</name>
            <Object>v0_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_0_Dout_A</name>
            <Object>v0_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_0_Clk_A</name>
            <Object>v0_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_0_Rst_A</name>
            <Object>v0_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_0_Addr_B</name>
            <Object>v0_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_0_EN_B</name>
            <Object>v0_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_0_WEN_B</name>
            <Object>v0_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_0_Din_B</name>
            <Object>v0_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_0_Dout_B</name>
            <Object>v0_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_0_Clk_B</name>
            <Object>v0_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_0_Rst_B</name>
            <Object>v0_5_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_1_Addr_A</name>
            <Object>v0_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_1_EN_A</name>
            <Object>v0_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_1_WEN_A</name>
            <Object>v0_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_1_Din_A</name>
            <Object>v0_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_1_Dout_A</name>
            <Object>v0_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_1_Clk_A</name>
            <Object>v0_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_1_Rst_A</name>
            <Object>v0_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_1_Addr_B</name>
            <Object>v0_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_1_EN_B</name>
            <Object>v0_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_1_WEN_B</name>
            <Object>v0_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_1_Din_B</name>
            <Object>v0_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_1_Dout_B</name>
            <Object>v0_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_1_Clk_B</name>
            <Object>v0_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_1_Rst_B</name>
            <Object>v0_5_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_2_Addr_A</name>
            <Object>v0_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_2_EN_A</name>
            <Object>v0_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_2_WEN_A</name>
            <Object>v0_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_2_Din_A</name>
            <Object>v0_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_2_Dout_A</name>
            <Object>v0_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_2_Clk_A</name>
            <Object>v0_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_2_Rst_A</name>
            <Object>v0_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_2_Addr_B</name>
            <Object>v0_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_2_EN_B</name>
            <Object>v0_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_2_WEN_B</name>
            <Object>v0_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_2_Din_B</name>
            <Object>v0_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_2_Dout_B</name>
            <Object>v0_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_2_Clk_B</name>
            <Object>v0_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_2_Rst_B</name>
            <Object>v0_5_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_3_Addr_A</name>
            <Object>v0_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_3_EN_A</name>
            <Object>v0_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_3_WEN_A</name>
            <Object>v0_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_3_Din_A</name>
            <Object>v0_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_3_Dout_A</name>
            <Object>v0_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_3_Clk_A</name>
            <Object>v0_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_3_Rst_A</name>
            <Object>v0_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_3_Addr_B</name>
            <Object>v0_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_3_EN_B</name>
            <Object>v0_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_3_WEN_B</name>
            <Object>v0_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_3_Din_B</name>
            <Object>v0_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_3_Dout_B</name>
            <Object>v0_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_3_Clk_B</name>
            <Object>v0_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_3_Rst_B</name>
            <Object>v0_5_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_4_Addr_A</name>
            <Object>v0_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_4_EN_A</name>
            <Object>v0_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_4_WEN_A</name>
            <Object>v0_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_4_Din_A</name>
            <Object>v0_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_4_Dout_A</name>
            <Object>v0_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_4_Clk_A</name>
            <Object>v0_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_4_Rst_A</name>
            <Object>v0_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_4_Addr_B</name>
            <Object>v0_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_4_EN_B</name>
            <Object>v0_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_4_WEN_B</name>
            <Object>v0_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_4_Din_B</name>
            <Object>v0_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_4_Dout_B</name>
            <Object>v0_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_4_Clk_B</name>
            <Object>v0_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_4_Rst_B</name>
            <Object>v0_5_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_5_Addr_A</name>
            <Object>v0_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_5_EN_A</name>
            <Object>v0_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_5_WEN_A</name>
            <Object>v0_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_5_Din_A</name>
            <Object>v0_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_5_Dout_A</name>
            <Object>v0_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_5_Clk_A</name>
            <Object>v0_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_5_Rst_A</name>
            <Object>v0_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_5_Addr_B</name>
            <Object>v0_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_5_EN_B</name>
            <Object>v0_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_5_WEN_B</name>
            <Object>v0_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_5_Din_B</name>
            <Object>v0_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_5_Dout_B</name>
            <Object>v0_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_5_Clk_B</name>
            <Object>v0_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_5_Rst_B</name>
            <Object>v0_5_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_6_Addr_A</name>
            <Object>v0_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_6_EN_A</name>
            <Object>v0_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_6_WEN_A</name>
            <Object>v0_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_6_Din_A</name>
            <Object>v0_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_6_Dout_A</name>
            <Object>v0_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_6_Clk_A</name>
            <Object>v0_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_6_Rst_A</name>
            <Object>v0_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_6_Addr_B</name>
            <Object>v0_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_6_EN_B</name>
            <Object>v0_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_6_WEN_B</name>
            <Object>v0_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_6_Din_B</name>
            <Object>v0_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_6_Dout_B</name>
            <Object>v0_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_6_Clk_B</name>
            <Object>v0_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_6_Rst_B</name>
            <Object>v0_5_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_7_Addr_A</name>
            <Object>v0_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_7_EN_A</name>
            <Object>v0_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_7_WEN_A</name>
            <Object>v0_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_7_Din_A</name>
            <Object>v0_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_7_Dout_A</name>
            <Object>v0_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_7_Clk_A</name>
            <Object>v0_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_7_Rst_A</name>
            <Object>v0_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_7_Addr_B</name>
            <Object>v0_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_7_EN_B</name>
            <Object>v0_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_7_WEN_B</name>
            <Object>v0_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_7_Din_B</name>
            <Object>v0_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_7_Dout_B</name>
            <Object>v0_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_7_Clk_B</name>
            <Object>v0_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_7_Rst_B</name>
            <Object>v0_5_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_8_Addr_A</name>
            <Object>v0_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_8_EN_A</name>
            <Object>v0_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_8_WEN_A</name>
            <Object>v0_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_8_Din_A</name>
            <Object>v0_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_8_Dout_A</name>
            <Object>v0_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_8_Clk_A</name>
            <Object>v0_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_8_Rst_A</name>
            <Object>v0_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_8_Addr_B</name>
            <Object>v0_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_8_EN_B</name>
            <Object>v0_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_8_WEN_B</name>
            <Object>v0_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_8_Din_B</name>
            <Object>v0_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_8_Dout_B</name>
            <Object>v0_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_8_Clk_B</name>
            <Object>v0_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_8_Rst_B</name>
            <Object>v0_5_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_9_Addr_A</name>
            <Object>v0_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_9_EN_A</name>
            <Object>v0_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_9_WEN_A</name>
            <Object>v0_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_9_Din_A</name>
            <Object>v0_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_9_Dout_A</name>
            <Object>v0_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_9_Clk_A</name>
            <Object>v0_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_9_Rst_A</name>
            <Object>v0_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_9_Addr_B</name>
            <Object>v0_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_9_EN_B</name>
            <Object>v0_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_9_WEN_B</name>
            <Object>v0_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_9_Din_B</name>
            <Object>v0_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_9_Dout_B</name>
            <Object>v0_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_9_Clk_B</name>
            <Object>v0_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_5_9_Rst_B</name>
            <Object>v0_5_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_0_Addr_A</name>
            <Object>v0_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_0_EN_A</name>
            <Object>v0_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_0_WEN_A</name>
            <Object>v0_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_0_Din_A</name>
            <Object>v0_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_0_Dout_A</name>
            <Object>v0_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_0_Clk_A</name>
            <Object>v0_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_0_Rst_A</name>
            <Object>v0_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_0_Addr_B</name>
            <Object>v0_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_0_EN_B</name>
            <Object>v0_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_0_WEN_B</name>
            <Object>v0_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_0_Din_B</name>
            <Object>v0_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_0_Dout_B</name>
            <Object>v0_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_0_Clk_B</name>
            <Object>v0_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_0_Rst_B</name>
            <Object>v0_6_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_1_Addr_A</name>
            <Object>v0_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_1_EN_A</name>
            <Object>v0_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_1_WEN_A</name>
            <Object>v0_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_1_Din_A</name>
            <Object>v0_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_1_Dout_A</name>
            <Object>v0_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_1_Clk_A</name>
            <Object>v0_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_1_Rst_A</name>
            <Object>v0_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_1_Addr_B</name>
            <Object>v0_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_1_EN_B</name>
            <Object>v0_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_1_WEN_B</name>
            <Object>v0_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_1_Din_B</name>
            <Object>v0_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_1_Dout_B</name>
            <Object>v0_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_1_Clk_B</name>
            <Object>v0_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_1_Rst_B</name>
            <Object>v0_6_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_2_Addr_A</name>
            <Object>v0_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_2_EN_A</name>
            <Object>v0_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_2_WEN_A</name>
            <Object>v0_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_2_Din_A</name>
            <Object>v0_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_2_Dout_A</name>
            <Object>v0_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_2_Clk_A</name>
            <Object>v0_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_2_Rst_A</name>
            <Object>v0_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_2_Addr_B</name>
            <Object>v0_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_2_EN_B</name>
            <Object>v0_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_2_WEN_B</name>
            <Object>v0_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_2_Din_B</name>
            <Object>v0_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_2_Dout_B</name>
            <Object>v0_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_2_Clk_B</name>
            <Object>v0_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_2_Rst_B</name>
            <Object>v0_6_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_3_Addr_A</name>
            <Object>v0_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_3_EN_A</name>
            <Object>v0_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_3_WEN_A</name>
            <Object>v0_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_3_Din_A</name>
            <Object>v0_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_3_Dout_A</name>
            <Object>v0_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_3_Clk_A</name>
            <Object>v0_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_3_Rst_A</name>
            <Object>v0_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_3_Addr_B</name>
            <Object>v0_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_3_EN_B</name>
            <Object>v0_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_3_WEN_B</name>
            <Object>v0_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_3_Din_B</name>
            <Object>v0_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_3_Dout_B</name>
            <Object>v0_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_3_Clk_B</name>
            <Object>v0_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_3_Rst_B</name>
            <Object>v0_6_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_4_Addr_A</name>
            <Object>v0_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_4_EN_A</name>
            <Object>v0_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_4_WEN_A</name>
            <Object>v0_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_4_Din_A</name>
            <Object>v0_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_4_Dout_A</name>
            <Object>v0_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_4_Clk_A</name>
            <Object>v0_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_4_Rst_A</name>
            <Object>v0_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_4_Addr_B</name>
            <Object>v0_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_4_EN_B</name>
            <Object>v0_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_4_WEN_B</name>
            <Object>v0_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_4_Din_B</name>
            <Object>v0_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_4_Dout_B</name>
            <Object>v0_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_4_Clk_B</name>
            <Object>v0_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_4_Rst_B</name>
            <Object>v0_6_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_5_Addr_A</name>
            <Object>v0_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_5_EN_A</name>
            <Object>v0_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_5_WEN_A</name>
            <Object>v0_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_5_Din_A</name>
            <Object>v0_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_5_Dout_A</name>
            <Object>v0_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_5_Clk_A</name>
            <Object>v0_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_5_Rst_A</name>
            <Object>v0_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_5_Addr_B</name>
            <Object>v0_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_5_EN_B</name>
            <Object>v0_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_5_WEN_B</name>
            <Object>v0_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_5_Din_B</name>
            <Object>v0_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_5_Dout_B</name>
            <Object>v0_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_5_Clk_B</name>
            <Object>v0_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_5_Rst_B</name>
            <Object>v0_6_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_6_Addr_A</name>
            <Object>v0_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_6_EN_A</name>
            <Object>v0_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_6_WEN_A</name>
            <Object>v0_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_6_Din_A</name>
            <Object>v0_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_6_Dout_A</name>
            <Object>v0_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_6_Clk_A</name>
            <Object>v0_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_6_Rst_A</name>
            <Object>v0_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_6_Addr_B</name>
            <Object>v0_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_6_EN_B</name>
            <Object>v0_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_6_WEN_B</name>
            <Object>v0_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_6_Din_B</name>
            <Object>v0_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_6_Dout_B</name>
            <Object>v0_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_6_Clk_B</name>
            <Object>v0_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_6_Rst_B</name>
            <Object>v0_6_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_7_Addr_A</name>
            <Object>v0_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_7_EN_A</name>
            <Object>v0_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_7_WEN_A</name>
            <Object>v0_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_7_Din_A</name>
            <Object>v0_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_7_Dout_A</name>
            <Object>v0_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_7_Clk_A</name>
            <Object>v0_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_7_Rst_A</name>
            <Object>v0_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_7_Addr_B</name>
            <Object>v0_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_7_EN_B</name>
            <Object>v0_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_7_WEN_B</name>
            <Object>v0_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_7_Din_B</name>
            <Object>v0_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_7_Dout_B</name>
            <Object>v0_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_7_Clk_B</name>
            <Object>v0_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_7_Rst_B</name>
            <Object>v0_6_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_8_Addr_A</name>
            <Object>v0_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_8_EN_A</name>
            <Object>v0_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_8_WEN_A</name>
            <Object>v0_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_8_Din_A</name>
            <Object>v0_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_8_Dout_A</name>
            <Object>v0_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_8_Clk_A</name>
            <Object>v0_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_8_Rst_A</name>
            <Object>v0_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_8_Addr_B</name>
            <Object>v0_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_8_EN_B</name>
            <Object>v0_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_8_WEN_B</name>
            <Object>v0_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_8_Din_B</name>
            <Object>v0_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_8_Dout_B</name>
            <Object>v0_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_8_Clk_B</name>
            <Object>v0_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_8_Rst_B</name>
            <Object>v0_6_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_9_Addr_A</name>
            <Object>v0_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_9_EN_A</name>
            <Object>v0_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_9_WEN_A</name>
            <Object>v0_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_9_Din_A</name>
            <Object>v0_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_9_Dout_A</name>
            <Object>v0_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_9_Clk_A</name>
            <Object>v0_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_9_Rst_A</name>
            <Object>v0_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_9_Addr_B</name>
            <Object>v0_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_9_EN_B</name>
            <Object>v0_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_9_WEN_B</name>
            <Object>v0_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_9_Din_B</name>
            <Object>v0_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_9_Dout_B</name>
            <Object>v0_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_9_Clk_B</name>
            <Object>v0_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_6_9_Rst_B</name>
            <Object>v0_6_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_0_Addr_A</name>
            <Object>v0_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_0_EN_A</name>
            <Object>v0_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_0_WEN_A</name>
            <Object>v0_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_0_Din_A</name>
            <Object>v0_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_0_Dout_A</name>
            <Object>v0_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_0_Clk_A</name>
            <Object>v0_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_0_Rst_A</name>
            <Object>v0_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_0_Addr_B</name>
            <Object>v0_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_0_EN_B</name>
            <Object>v0_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_0_WEN_B</name>
            <Object>v0_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_0_Din_B</name>
            <Object>v0_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_0_Dout_B</name>
            <Object>v0_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_0_Clk_B</name>
            <Object>v0_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_0_Rst_B</name>
            <Object>v0_7_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_1_Addr_A</name>
            <Object>v0_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_1_EN_A</name>
            <Object>v0_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_1_WEN_A</name>
            <Object>v0_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_1_Din_A</name>
            <Object>v0_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_1_Dout_A</name>
            <Object>v0_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_1_Clk_A</name>
            <Object>v0_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_1_Rst_A</name>
            <Object>v0_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_1_Addr_B</name>
            <Object>v0_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_1_EN_B</name>
            <Object>v0_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_1_WEN_B</name>
            <Object>v0_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_1_Din_B</name>
            <Object>v0_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_1_Dout_B</name>
            <Object>v0_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_1_Clk_B</name>
            <Object>v0_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_1_Rst_B</name>
            <Object>v0_7_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_2_Addr_A</name>
            <Object>v0_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_2_EN_A</name>
            <Object>v0_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_2_WEN_A</name>
            <Object>v0_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_2_Din_A</name>
            <Object>v0_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_2_Dout_A</name>
            <Object>v0_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_2_Clk_A</name>
            <Object>v0_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_2_Rst_A</name>
            <Object>v0_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_2_Addr_B</name>
            <Object>v0_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_2_EN_B</name>
            <Object>v0_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_2_WEN_B</name>
            <Object>v0_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_2_Din_B</name>
            <Object>v0_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_2_Dout_B</name>
            <Object>v0_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_2_Clk_B</name>
            <Object>v0_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_2_Rst_B</name>
            <Object>v0_7_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_3_Addr_A</name>
            <Object>v0_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_3_EN_A</name>
            <Object>v0_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_3_WEN_A</name>
            <Object>v0_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_3_Din_A</name>
            <Object>v0_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_3_Dout_A</name>
            <Object>v0_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_3_Clk_A</name>
            <Object>v0_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_3_Rst_A</name>
            <Object>v0_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_3_Addr_B</name>
            <Object>v0_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_3_EN_B</name>
            <Object>v0_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_3_WEN_B</name>
            <Object>v0_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_3_Din_B</name>
            <Object>v0_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_3_Dout_B</name>
            <Object>v0_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_3_Clk_B</name>
            <Object>v0_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_3_Rst_B</name>
            <Object>v0_7_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_4_Addr_A</name>
            <Object>v0_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_4_EN_A</name>
            <Object>v0_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_4_WEN_A</name>
            <Object>v0_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_4_Din_A</name>
            <Object>v0_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_4_Dout_A</name>
            <Object>v0_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_4_Clk_A</name>
            <Object>v0_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_4_Rst_A</name>
            <Object>v0_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_4_Addr_B</name>
            <Object>v0_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_4_EN_B</name>
            <Object>v0_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_4_WEN_B</name>
            <Object>v0_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_4_Din_B</name>
            <Object>v0_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_4_Dout_B</name>
            <Object>v0_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_4_Clk_B</name>
            <Object>v0_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_4_Rst_B</name>
            <Object>v0_7_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_5_Addr_A</name>
            <Object>v0_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_5_EN_A</name>
            <Object>v0_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_5_WEN_A</name>
            <Object>v0_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_5_Din_A</name>
            <Object>v0_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_5_Dout_A</name>
            <Object>v0_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_5_Clk_A</name>
            <Object>v0_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_5_Rst_A</name>
            <Object>v0_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_5_Addr_B</name>
            <Object>v0_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_5_EN_B</name>
            <Object>v0_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_5_WEN_B</name>
            <Object>v0_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_5_Din_B</name>
            <Object>v0_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_5_Dout_B</name>
            <Object>v0_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_5_Clk_B</name>
            <Object>v0_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_5_Rst_B</name>
            <Object>v0_7_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_6_Addr_A</name>
            <Object>v0_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_6_EN_A</name>
            <Object>v0_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_6_WEN_A</name>
            <Object>v0_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_6_Din_A</name>
            <Object>v0_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_6_Dout_A</name>
            <Object>v0_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_6_Clk_A</name>
            <Object>v0_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_6_Rst_A</name>
            <Object>v0_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_6_Addr_B</name>
            <Object>v0_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_6_EN_B</name>
            <Object>v0_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_6_WEN_B</name>
            <Object>v0_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_6_Din_B</name>
            <Object>v0_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_6_Dout_B</name>
            <Object>v0_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_6_Clk_B</name>
            <Object>v0_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_6_Rst_B</name>
            <Object>v0_7_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_7_Addr_A</name>
            <Object>v0_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_7_EN_A</name>
            <Object>v0_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_7_WEN_A</name>
            <Object>v0_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_7_Din_A</name>
            <Object>v0_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_7_Dout_A</name>
            <Object>v0_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_7_Clk_A</name>
            <Object>v0_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_7_Rst_A</name>
            <Object>v0_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_7_Addr_B</name>
            <Object>v0_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_7_EN_B</name>
            <Object>v0_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_7_WEN_B</name>
            <Object>v0_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_7_Din_B</name>
            <Object>v0_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_7_Dout_B</name>
            <Object>v0_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_7_Clk_B</name>
            <Object>v0_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_7_Rst_B</name>
            <Object>v0_7_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_8_Addr_A</name>
            <Object>v0_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_8_EN_A</name>
            <Object>v0_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_8_WEN_A</name>
            <Object>v0_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_8_Din_A</name>
            <Object>v0_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_8_Dout_A</name>
            <Object>v0_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_8_Clk_A</name>
            <Object>v0_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_8_Rst_A</name>
            <Object>v0_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_8_Addr_B</name>
            <Object>v0_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_8_EN_B</name>
            <Object>v0_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_8_WEN_B</name>
            <Object>v0_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_8_Din_B</name>
            <Object>v0_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_8_Dout_B</name>
            <Object>v0_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_8_Clk_B</name>
            <Object>v0_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_8_Rst_B</name>
            <Object>v0_7_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_9_Addr_A</name>
            <Object>v0_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_9_EN_A</name>
            <Object>v0_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_9_WEN_A</name>
            <Object>v0_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_9_Din_A</name>
            <Object>v0_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_9_Dout_A</name>
            <Object>v0_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_9_Clk_A</name>
            <Object>v0_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_9_Rst_A</name>
            <Object>v0_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_9_Addr_B</name>
            <Object>v0_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_9_EN_B</name>
            <Object>v0_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_9_WEN_B</name>
            <Object>v0_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_9_Din_B</name>
            <Object>v0_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_9_Dout_B</name>
            <Object>v0_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_9_Clk_B</name>
            <Object>v0_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_7_9_Rst_B</name>
            <Object>v0_7_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_0_Addr_A</name>
            <Object>v0_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_0_EN_A</name>
            <Object>v0_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_0_WEN_A</name>
            <Object>v0_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_0_Din_A</name>
            <Object>v0_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_0_Dout_A</name>
            <Object>v0_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_0_Clk_A</name>
            <Object>v0_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_0_Rst_A</name>
            <Object>v0_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_0_Addr_B</name>
            <Object>v0_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_0_EN_B</name>
            <Object>v0_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_0_WEN_B</name>
            <Object>v0_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_0_Din_B</name>
            <Object>v0_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_0_Dout_B</name>
            <Object>v0_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_0_Clk_B</name>
            <Object>v0_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_0_Rst_B</name>
            <Object>v0_8_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_1_Addr_A</name>
            <Object>v0_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_1_EN_A</name>
            <Object>v0_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_1_WEN_A</name>
            <Object>v0_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_1_Din_A</name>
            <Object>v0_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_1_Dout_A</name>
            <Object>v0_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_1_Clk_A</name>
            <Object>v0_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_1_Rst_A</name>
            <Object>v0_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_1_Addr_B</name>
            <Object>v0_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_1_EN_B</name>
            <Object>v0_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_1_WEN_B</name>
            <Object>v0_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_1_Din_B</name>
            <Object>v0_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_1_Dout_B</name>
            <Object>v0_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_1_Clk_B</name>
            <Object>v0_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_1_Rst_B</name>
            <Object>v0_8_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_2_Addr_A</name>
            <Object>v0_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_2_EN_A</name>
            <Object>v0_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_2_WEN_A</name>
            <Object>v0_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_2_Din_A</name>
            <Object>v0_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_2_Dout_A</name>
            <Object>v0_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_2_Clk_A</name>
            <Object>v0_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_2_Rst_A</name>
            <Object>v0_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_2_Addr_B</name>
            <Object>v0_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_2_EN_B</name>
            <Object>v0_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_2_WEN_B</name>
            <Object>v0_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_2_Din_B</name>
            <Object>v0_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_2_Dout_B</name>
            <Object>v0_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_2_Clk_B</name>
            <Object>v0_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_2_Rst_B</name>
            <Object>v0_8_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_3_Addr_A</name>
            <Object>v0_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_3_EN_A</name>
            <Object>v0_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_3_WEN_A</name>
            <Object>v0_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_3_Din_A</name>
            <Object>v0_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_3_Dout_A</name>
            <Object>v0_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_3_Clk_A</name>
            <Object>v0_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_3_Rst_A</name>
            <Object>v0_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_3_Addr_B</name>
            <Object>v0_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_3_EN_B</name>
            <Object>v0_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_3_WEN_B</name>
            <Object>v0_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_3_Din_B</name>
            <Object>v0_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_3_Dout_B</name>
            <Object>v0_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_3_Clk_B</name>
            <Object>v0_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_3_Rst_B</name>
            <Object>v0_8_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_4_Addr_A</name>
            <Object>v0_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_4_EN_A</name>
            <Object>v0_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_4_WEN_A</name>
            <Object>v0_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_4_Din_A</name>
            <Object>v0_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_4_Dout_A</name>
            <Object>v0_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_4_Clk_A</name>
            <Object>v0_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_4_Rst_A</name>
            <Object>v0_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_4_Addr_B</name>
            <Object>v0_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_4_EN_B</name>
            <Object>v0_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_4_WEN_B</name>
            <Object>v0_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_4_Din_B</name>
            <Object>v0_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_4_Dout_B</name>
            <Object>v0_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_4_Clk_B</name>
            <Object>v0_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_4_Rst_B</name>
            <Object>v0_8_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_5_Addr_A</name>
            <Object>v0_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_5_EN_A</name>
            <Object>v0_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_5_WEN_A</name>
            <Object>v0_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_5_Din_A</name>
            <Object>v0_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_5_Dout_A</name>
            <Object>v0_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_5_Clk_A</name>
            <Object>v0_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_5_Rst_A</name>
            <Object>v0_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_5_Addr_B</name>
            <Object>v0_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_5_EN_B</name>
            <Object>v0_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_5_WEN_B</name>
            <Object>v0_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_5_Din_B</name>
            <Object>v0_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_5_Dout_B</name>
            <Object>v0_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_5_Clk_B</name>
            <Object>v0_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_5_Rst_B</name>
            <Object>v0_8_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_6_Addr_A</name>
            <Object>v0_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_6_EN_A</name>
            <Object>v0_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_6_WEN_A</name>
            <Object>v0_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_6_Din_A</name>
            <Object>v0_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_6_Dout_A</name>
            <Object>v0_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_6_Clk_A</name>
            <Object>v0_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_6_Rst_A</name>
            <Object>v0_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_6_Addr_B</name>
            <Object>v0_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_6_EN_B</name>
            <Object>v0_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_6_WEN_B</name>
            <Object>v0_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_6_Din_B</name>
            <Object>v0_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_6_Dout_B</name>
            <Object>v0_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_6_Clk_B</name>
            <Object>v0_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_6_Rst_B</name>
            <Object>v0_8_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_7_Addr_A</name>
            <Object>v0_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_7_EN_A</name>
            <Object>v0_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_7_WEN_A</name>
            <Object>v0_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_7_Din_A</name>
            <Object>v0_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_7_Dout_A</name>
            <Object>v0_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_7_Clk_A</name>
            <Object>v0_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_7_Rst_A</name>
            <Object>v0_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_7_Addr_B</name>
            <Object>v0_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_7_EN_B</name>
            <Object>v0_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_7_WEN_B</name>
            <Object>v0_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_7_Din_B</name>
            <Object>v0_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_7_Dout_B</name>
            <Object>v0_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_7_Clk_B</name>
            <Object>v0_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_7_Rst_B</name>
            <Object>v0_8_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_8_Addr_A</name>
            <Object>v0_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_8_EN_A</name>
            <Object>v0_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_8_WEN_A</name>
            <Object>v0_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_8_Din_A</name>
            <Object>v0_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_8_Dout_A</name>
            <Object>v0_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_8_Clk_A</name>
            <Object>v0_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_8_Rst_A</name>
            <Object>v0_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_8_Addr_B</name>
            <Object>v0_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_8_EN_B</name>
            <Object>v0_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_8_WEN_B</name>
            <Object>v0_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_8_Din_B</name>
            <Object>v0_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_8_Dout_B</name>
            <Object>v0_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_8_Clk_B</name>
            <Object>v0_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_8_Rst_B</name>
            <Object>v0_8_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_9_Addr_A</name>
            <Object>v0_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_9_EN_A</name>
            <Object>v0_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_9_WEN_A</name>
            <Object>v0_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_9_Din_A</name>
            <Object>v0_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_9_Dout_A</name>
            <Object>v0_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_9_Clk_A</name>
            <Object>v0_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_9_Rst_A</name>
            <Object>v0_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_9_Addr_B</name>
            <Object>v0_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_9_EN_B</name>
            <Object>v0_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_9_WEN_B</name>
            <Object>v0_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_9_Din_B</name>
            <Object>v0_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_9_Dout_B</name>
            <Object>v0_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_9_Clk_B</name>
            <Object>v0_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_8_9_Rst_B</name>
            <Object>v0_8_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_0_Addr_A</name>
            <Object>v0_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_0_EN_A</name>
            <Object>v0_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_0_WEN_A</name>
            <Object>v0_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_0_Din_A</name>
            <Object>v0_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_0_Dout_A</name>
            <Object>v0_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_0_Clk_A</name>
            <Object>v0_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_0_Rst_A</name>
            <Object>v0_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_0_Addr_B</name>
            <Object>v0_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_0_EN_B</name>
            <Object>v0_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_0_WEN_B</name>
            <Object>v0_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_0_Din_B</name>
            <Object>v0_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_0_Dout_B</name>
            <Object>v0_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_0_Clk_B</name>
            <Object>v0_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_0_Rst_B</name>
            <Object>v0_9_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_1_Addr_A</name>
            <Object>v0_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_1_EN_A</name>
            <Object>v0_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_1_WEN_A</name>
            <Object>v0_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_1_Din_A</name>
            <Object>v0_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_1_Dout_A</name>
            <Object>v0_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_1_Clk_A</name>
            <Object>v0_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_1_Rst_A</name>
            <Object>v0_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_1_Addr_B</name>
            <Object>v0_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_1_EN_B</name>
            <Object>v0_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_1_WEN_B</name>
            <Object>v0_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_1_Din_B</name>
            <Object>v0_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_1_Dout_B</name>
            <Object>v0_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_1_Clk_B</name>
            <Object>v0_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_1_Rst_B</name>
            <Object>v0_9_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_2_Addr_A</name>
            <Object>v0_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_2_EN_A</name>
            <Object>v0_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_2_WEN_A</name>
            <Object>v0_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_2_Din_A</name>
            <Object>v0_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_2_Dout_A</name>
            <Object>v0_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_2_Clk_A</name>
            <Object>v0_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_2_Rst_A</name>
            <Object>v0_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_2_Addr_B</name>
            <Object>v0_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_2_EN_B</name>
            <Object>v0_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_2_WEN_B</name>
            <Object>v0_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_2_Din_B</name>
            <Object>v0_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_2_Dout_B</name>
            <Object>v0_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_2_Clk_B</name>
            <Object>v0_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_2_Rst_B</name>
            <Object>v0_9_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_3_Addr_A</name>
            <Object>v0_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_3_EN_A</name>
            <Object>v0_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_3_WEN_A</name>
            <Object>v0_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_3_Din_A</name>
            <Object>v0_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_3_Dout_A</name>
            <Object>v0_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_3_Clk_A</name>
            <Object>v0_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_3_Rst_A</name>
            <Object>v0_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_3_Addr_B</name>
            <Object>v0_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_3_EN_B</name>
            <Object>v0_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_3_WEN_B</name>
            <Object>v0_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_3_Din_B</name>
            <Object>v0_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_3_Dout_B</name>
            <Object>v0_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_3_Clk_B</name>
            <Object>v0_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_3_Rst_B</name>
            <Object>v0_9_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_4_Addr_A</name>
            <Object>v0_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_4_EN_A</name>
            <Object>v0_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_4_WEN_A</name>
            <Object>v0_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_4_Din_A</name>
            <Object>v0_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_4_Dout_A</name>
            <Object>v0_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_4_Clk_A</name>
            <Object>v0_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_4_Rst_A</name>
            <Object>v0_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_4_Addr_B</name>
            <Object>v0_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_4_EN_B</name>
            <Object>v0_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_4_WEN_B</name>
            <Object>v0_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_4_Din_B</name>
            <Object>v0_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_4_Dout_B</name>
            <Object>v0_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_4_Clk_B</name>
            <Object>v0_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_4_Rst_B</name>
            <Object>v0_9_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_5_Addr_A</name>
            <Object>v0_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_5_EN_A</name>
            <Object>v0_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_5_WEN_A</name>
            <Object>v0_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_5_Din_A</name>
            <Object>v0_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_5_Dout_A</name>
            <Object>v0_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_5_Clk_A</name>
            <Object>v0_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_5_Rst_A</name>
            <Object>v0_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_5_Addr_B</name>
            <Object>v0_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_5_EN_B</name>
            <Object>v0_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_5_WEN_B</name>
            <Object>v0_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_5_Din_B</name>
            <Object>v0_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_5_Dout_B</name>
            <Object>v0_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_5_Clk_B</name>
            <Object>v0_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_5_Rst_B</name>
            <Object>v0_9_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_6_Addr_A</name>
            <Object>v0_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_6_EN_A</name>
            <Object>v0_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_6_WEN_A</name>
            <Object>v0_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_6_Din_A</name>
            <Object>v0_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_6_Dout_A</name>
            <Object>v0_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_6_Clk_A</name>
            <Object>v0_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_6_Rst_A</name>
            <Object>v0_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_6_Addr_B</name>
            <Object>v0_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_6_EN_B</name>
            <Object>v0_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_6_WEN_B</name>
            <Object>v0_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_6_Din_B</name>
            <Object>v0_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_6_Dout_B</name>
            <Object>v0_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_6_Clk_B</name>
            <Object>v0_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_6_Rst_B</name>
            <Object>v0_9_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_7_Addr_A</name>
            <Object>v0_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_7_EN_A</name>
            <Object>v0_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_7_WEN_A</name>
            <Object>v0_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_7_Din_A</name>
            <Object>v0_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_7_Dout_A</name>
            <Object>v0_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_7_Clk_A</name>
            <Object>v0_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_7_Rst_A</name>
            <Object>v0_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_7_Addr_B</name>
            <Object>v0_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_7_EN_B</name>
            <Object>v0_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_7_WEN_B</name>
            <Object>v0_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_7_Din_B</name>
            <Object>v0_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_7_Dout_B</name>
            <Object>v0_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_7_Clk_B</name>
            <Object>v0_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_7_Rst_B</name>
            <Object>v0_9_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_8_Addr_A</name>
            <Object>v0_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_8_EN_A</name>
            <Object>v0_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_8_WEN_A</name>
            <Object>v0_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_8_Din_A</name>
            <Object>v0_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_8_Dout_A</name>
            <Object>v0_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_8_Clk_A</name>
            <Object>v0_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_8_Rst_A</name>
            <Object>v0_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_8_Addr_B</name>
            <Object>v0_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_8_EN_B</name>
            <Object>v0_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_8_WEN_B</name>
            <Object>v0_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_8_Din_B</name>
            <Object>v0_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_8_Dout_B</name>
            <Object>v0_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_8_Clk_B</name>
            <Object>v0_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_8_Rst_B</name>
            <Object>v0_9_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_9_Addr_A</name>
            <Object>v0_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_9_EN_A</name>
            <Object>v0_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_9_WEN_A</name>
            <Object>v0_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_9_Din_A</name>
            <Object>v0_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_9_Dout_A</name>
            <Object>v0_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_9_Clk_A</name>
            <Object>v0_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_9_Rst_A</name>
            <Object>v0_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_9_Addr_B</name>
            <Object>v0_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_9_EN_B</name>
            <Object>v0_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_9_WEN_B</name>
            <Object>v0_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_9_Din_B</name>
            <Object>v0_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_9_Dout_B</name>
            <Object>v0_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_9_Clk_B</name>
            <Object>v0_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_9_9_Rst_B</name>
            <Object>v0_9_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_0_Addr_A</name>
            <Object>v0_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_0_EN_A</name>
            <Object>v0_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_0_WEN_A</name>
            <Object>v0_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_0_Din_A</name>
            <Object>v0_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_0_Dout_A</name>
            <Object>v0_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_0_Clk_A</name>
            <Object>v0_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_0_Rst_A</name>
            <Object>v0_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_0_Addr_B</name>
            <Object>v0_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_0_EN_B</name>
            <Object>v0_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_0_WEN_B</name>
            <Object>v0_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_0_Din_B</name>
            <Object>v0_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_0_Dout_B</name>
            <Object>v0_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_0_Clk_B</name>
            <Object>v0_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_0_Rst_B</name>
            <Object>v0_10_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_1_Addr_A</name>
            <Object>v0_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_1_EN_A</name>
            <Object>v0_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_1_WEN_A</name>
            <Object>v0_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_1_Din_A</name>
            <Object>v0_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_1_Dout_A</name>
            <Object>v0_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_1_Clk_A</name>
            <Object>v0_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_1_Rst_A</name>
            <Object>v0_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_1_Addr_B</name>
            <Object>v0_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_1_EN_B</name>
            <Object>v0_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_1_WEN_B</name>
            <Object>v0_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_1_Din_B</name>
            <Object>v0_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_1_Dout_B</name>
            <Object>v0_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_1_Clk_B</name>
            <Object>v0_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_1_Rst_B</name>
            <Object>v0_10_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_2_Addr_A</name>
            <Object>v0_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_2_EN_A</name>
            <Object>v0_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_2_WEN_A</name>
            <Object>v0_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_2_Din_A</name>
            <Object>v0_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_2_Dout_A</name>
            <Object>v0_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_2_Clk_A</name>
            <Object>v0_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_2_Rst_A</name>
            <Object>v0_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_2_Addr_B</name>
            <Object>v0_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_2_EN_B</name>
            <Object>v0_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_2_WEN_B</name>
            <Object>v0_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_2_Din_B</name>
            <Object>v0_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_2_Dout_B</name>
            <Object>v0_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_2_Clk_B</name>
            <Object>v0_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_2_Rst_B</name>
            <Object>v0_10_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_3_Addr_A</name>
            <Object>v0_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_3_EN_A</name>
            <Object>v0_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_3_WEN_A</name>
            <Object>v0_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_3_Din_A</name>
            <Object>v0_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_3_Dout_A</name>
            <Object>v0_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_3_Clk_A</name>
            <Object>v0_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_3_Rst_A</name>
            <Object>v0_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_3_Addr_B</name>
            <Object>v0_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_3_EN_B</name>
            <Object>v0_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_3_WEN_B</name>
            <Object>v0_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_3_Din_B</name>
            <Object>v0_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_3_Dout_B</name>
            <Object>v0_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_3_Clk_B</name>
            <Object>v0_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_3_Rst_B</name>
            <Object>v0_10_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_4_Addr_A</name>
            <Object>v0_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_4_EN_A</name>
            <Object>v0_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_4_WEN_A</name>
            <Object>v0_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_4_Din_A</name>
            <Object>v0_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_4_Dout_A</name>
            <Object>v0_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_4_Clk_A</name>
            <Object>v0_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_4_Rst_A</name>
            <Object>v0_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_4_Addr_B</name>
            <Object>v0_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_4_EN_B</name>
            <Object>v0_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_4_WEN_B</name>
            <Object>v0_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_4_Din_B</name>
            <Object>v0_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_4_Dout_B</name>
            <Object>v0_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_4_Clk_B</name>
            <Object>v0_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_4_Rst_B</name>
            <Object>v0_10_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_5_Addr_A</name>
            <Object>v0_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_5_EN_A</name>
            <Object>v0_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_5_WEN_A</name>
            <Object>v0_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_5_Din_A</name>
            <Object>v0_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_5_Dout_A</name>
            <Object>v0_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_5_Clk_A</name>
            <Object>v0_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_5_Rst_A</name>
            <Object>v0_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_5_Addr_B</name>
            <Object>v0_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_5_EN_B</name>
            <Object>v0_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_5_WEN_B</name>
            <Object>v0_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_5_Din_B</name>
            <Object>v0_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_5_Dout_B</name>
            <Object>v0_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_5_Clk_B</name>
            <Object>v0_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_5_Rst_B</name>
            <Object>v0_10_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_6_Addr_A</name>
            <Object>v0_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_6_EN_A</name>
            <Object>v0_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_6_WEN_A</name>
            <Object>v0_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_6_Din_A</name>
            <Object>v0_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_6_Dout_A</name>
            <Object>v0_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_6_Clk_A</name>
            <Object>v0_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_6_Rst_A</name>
            <Object>v0_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_6_Addr_B</name>
            <Object>v0_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_6_EN_B</name>
            <Object>v0_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_6_WEN_B</name>
            <Object>v0_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_6_Din_B</name>
            <Object>v0_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_6_Dout_B</name>
            <Object>v0_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_6_Clk_B</name>
            <Object>v0_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_6_Rst_B</name>
            <Object>v0_10_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_7_Addr_A</name>
            <Object>v0_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_7_EN_A</name>
            <Object>v0_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_7_WEN_A</name>
            <Object>v0_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_7_Din_A</name>
            <Object>v0_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_7_Dout_A</name>
            <Object>v0_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_7_Clk_A</name>
            <Object>v0_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_7_Rst_A</name>
            <Object>v0_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_7_Addr_B</name>
            <Object>v0_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_7_EN_B</name>
            <Object>v0_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_7_WEN_B</name>
            <Object>v0_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_7_Din_B</name>
            <Object>v0_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_7_Dout_B</name>
            <Object>v0_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_7_Clk_B</name>
            <Object>v0_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_7_Rst_B</name>
            <Object>v0_10_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_8_Addr_A</name>
            <Object>v0_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_8_EN_A</name>
            <Object>v0_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_8_WEN_A</name>
            <Object>v0_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_8_Din_A</name>
            <Object>v0_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_8_Dout_A</name>
            <Object>v0_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_8_Clk_A</name>
            <Object>v0_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_8_Rst_A</name>
            <Object>v0_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_8_Addr_B</name>
            <Object>v0_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_8_EN_B</name>
            <Object>v0_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_8_WEN_B</name>
            <Object>v0_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_8_Din_B</name>
            <Object>v0_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_8_Dout_B</name>
            <Object>v0_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_8_Clk_B</name>
            <Object>v0_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_8_Rst_B</name>
            <Object>v0_10_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_9_Addr_A</name>
            <Object>v0_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_9_EN_A</name>
            <Object>v0_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_9_WEN_A</name>
            <Object>v0_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_9_Din_A</name>
            <Object>v0_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_9_Dout_A</name>
            <Object>v0_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_9_Clk_A</name>
            <Object>v0_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_9_Rst_A</name>
            <Object>v0_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_9_Addr_B</name>
            <Object>v0_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_9_EN_B</name>
            <Object>v0_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_9_WEN_B</name>
            <Object>v0_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_9_Din_B</name>
            <Object>v0_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_9_Dout_B</name>
            <Object>v0_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_9_Clk_B</name>
            <Object>v0_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_10_9_Rst_B</name>
            <Object>v0_10_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_0_Addr_A</name>
            <Object>v0_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_0_EN_A</name>
            <Object>v0_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_0_WEN_A</name>
            <Object>v0_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_0_Din_A</name>
            <Object>v0_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_0_Dout_A</name>
            <Object>v0_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_0_Clk_A</name>
            <Object>v0_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_0_Rst_A</name>
            <Object>v0_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_0_Addr_B</name>
            <Object>v0_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_0_EN_B</name>
            <Object>v0_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_0_WEN_B</name>
            <Object>v0_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_0_Din_B</name>
            <Object>v0_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_0_Dout_B</name>
            <Object>v0_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_0_Clk_B</name>
            <Object>v0_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_0_Rst_B</name>
            <Object>v0_11_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_1_Addr_A</name>
            <Object>v0_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_1_EN_A</name>
            <Object>v0_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_1_WEN_A</name>
            <Object>v0_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_1_Din_A</name>
            <Object>v0_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_1_Dout_A</name>
            <Object>v0_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_1_Clk_A</name>
            <Object>v0_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_1_Rst_A</name>
            <Object>v0_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_1_Addr_B</name>
            <Object>v0_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_1_EN_B</name>
            <Object>v0_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_1_WEN_B</name>
            <Object>v0_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_1_Din_B</name>
            <Object>v0_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_1_Dout_B</name>
            <Object>v0_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_1_Clk_B</name>
            <Object>v0_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_1_Rst_B</name>
            <Object>v0_11_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_2_Addr_A</name>
            <Object>v0_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_2_EN_A</name>
            <Object>v0_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_2_WEN_A</name>
            <Object>v0_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_2_Din_A</name>
            <Object>v0_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_2_Dout_A</name>
            <Object>v0_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_2_Clk_A</name>
            <Object>v0_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_2_Rst_A</name>
            <Object>v0_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_2_Addr_B</name>
            <Object>v0_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_2_EN_B</name>
            <Object>v0_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_2_WEN_B</name>
            <Object>v0_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_2_Din_B</name>
            <Object>v0_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_2_Dout_B</name>
            <Object>v0_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_2_Clk_B</name>
            <Object>v0_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_2_Rst_B</name>
            <Object>v0_11_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_3_Addr_A</name>
            <Object>v0_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_3_EN_A</name>
            <Object>v0_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_3_WEN_A</name>
            <Object>v0_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_3_Din_A</name>
            <Object>v0_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_3_Dout_A</name>
            <Object>v0_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_3_Clk_A</name>
            <Object>v0_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_3_Rst_A</name>
            <Object>v0_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_3_Addr_B</name>
            <Object>v0_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_3_EN_B</name>
            <Object>v0_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_3_WEN_B</name>
            <Object>v0_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_3_Din_B</name>
            <Object>v0_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_3_Dout_B</name>
            <Object>v0_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_3_Clk_B</name>
            <Object>v0_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_3_Rst_B</name>
            <Object>v0_11_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_4_Addr_A</name>
            <Object>v0_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_4_EN_A</name>
            <Object>v0_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_4_WEN_A</name>
            <Object>v0_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_4_Din_A</name>
            <Object>v0_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_4_Dout_A</name>
            <Object>v0_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_4_Clk_A</name>
            <Object>v0_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_4_Rst_A</name>
            <Object>v0_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_4_Addr_B</name>
            <Object>v0_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_4_EN_B</name>
            <Object>v0_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_4_WEN_B</name>
            <Object>v0_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_4_Din_B</name>
            <Object>v0_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_4_Dout_B</name>
            <Object>v0_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_4_Clk_B</name>
            <Object>v0_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_4_Rst_B</name>
            <Object>v0_11_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_5_Addr_A</name>
            <Object>v0_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_5_EN_A</name>
            <Object>v0_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_5_WEN_A</name>
            <Object>v0_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_5_Din_A</name>
            <Object>v0_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_5_Dout_A</name>
            <Object>v0_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_5_Clk_A</name>
            <Object>v0_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_5_Rst_A</name>
            <Object>v0_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_5_Addr_B</name>
            <Object>v0_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_5_EN_B</name>
            <Object>v0_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_5_WEN_B</name>
            <Object>v0_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_5_Din_B</name>
            <Object>v0_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_5_Dout_B</name>
            <Object>v0_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_5_Clk_B</name>
            <Object>v0_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_5_Rst_B</name>
            <Object>v0_11_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_6_Addr_A</name>
            <Object>v0_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_6_EN_A</name>
            <Object>v0_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_6_WEN_A</name>
            <Object>v0_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_6_Din_A</name>
            <Object>v0_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_6_Dout_A</name>
            <Object>v0_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_6_Clk_A</name>
            <Object>v0_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_6_Rst_A</name>
            <Object>v0_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_6_Addr_B</name>
            <Object>v0_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_6_EN_B</name>
            <Object>v0_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_6_WEN_B</name>
            <Object>v0_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_6_Din_B</name>
            <Object>v0_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_6_Dout_B</name>
            <Object>v0_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_6_Clk_B</name>
            <Object>v0_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_6_Rst_B</name>
            <Object>v0_11_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_7_Addr_A</name>
            <Object>v0_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_7_EN_A</name>
            <Object>v0_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_7_WEN_A</name>
            <Object>v0_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_7_Din_A</name>
            <Object>v0_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_7_Dout_A</name>
            <Object>v0_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_7_Clk_A</name>
            <Object>v0_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_7_Rst_A</name>
            <Object>v0_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_7_Addr_B</name>
            <Object>v0_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_7_EN_B</name>
            <Object>v0_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_7_WEN_B</name>
            <Object>v0_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_7_Din_B</name>
            <Object>v0_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_7_Dout_B</name>
            <Object>v0_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_7_Clk_B</name>
            <Object>v0_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_7_Rst_B</name>
            <Object>v0_11_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_8_Addr_A</name>
            <Object>v0_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_8_EN_A</name>
            <Object>v0_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_8_WEN_A</name>
            <Object>v0_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_8_Din_A</name>
            <Object>v0_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_8_Dout_A</name>
            <Object>v0_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_8_Clk_A</name>
            <Object>v0_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_8_Rst_A</name>
            <Object>v0_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_8_Addr_B</name>
            <Object>v0_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_8_EN_B</name>
            <Object>v0_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_8_WEN_B</name>
            <Object>v0_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_8_Din_B</name>
            <Object>v0_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_8_Dout_B</name>
            <Object>v0_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_8_Clk_B</name>
            <Object>v0_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_8_Rst_B</name>
            <Object>v0_11_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_9_Addr_A</name>
            <Object>v0_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_9_EN_A</name>
            <Object>v0_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_9_WEN_A</name>
            <Object>v0_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_9_Din_A</name>
            <Object>v0_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_9_Dout_A</name>
            <Object>v0_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_9_Clk_A</name>
            <Object>v0_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_9_Rst_A</name>
            <Object>v0_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_9_Addr_B</name>
            <Object>v0_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_9_EN_B</name>
            <Object>v0_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_9_WEN_B</name>
            <Object>v0_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_9_Din_B</name>
            <Object>v0_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_9_Dout_B</name>
            <Object>v0_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_9_Clk_B</name>
            <Object>v0_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_11_9_Rst_B</name>
            <Object>v0_11_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_0_Addr_A</name>
            <Object>v0_12_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_0_EN_A</name>
            <Object>v0_12_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_0_WEN_A</name>
            <Object>v0_12_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_0_Din_A</name>
            <Object>v0_12_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_0_Dout_A</name>
            <Object>v0_12_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_0_Clk_A</name>
            <Object>v0_12_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_0_Rst_A</name>
            <Object>v0_12_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_0_Addr_B</name>
            <Object>v0_12_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_0_EN_B</name>
            <Object>v0_12_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_0_WEN_B</name>
            <Object>v0_12_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_0_Din_B</name>
            <Object>v0_12_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_0_Dout_B</name>
            <Object>v0_12_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_0_Clk_B</name>
            <Object>v0_12_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_0_Rst_B</name>
            <Object>v0_12_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_1_Addr_A</name>
            <Object>v0_12_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_1_EN_A</name>
            <Object>v0_12_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_1_WEN_A</name>
            <Object>v0_12_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_1_Din_A</name>
            <Object>v0_12_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_1_Dout_A</name>
            <Object>v0_12_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_1_Clk_A</name>
            <Object>v0_12_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_1_Rst_A</name>
            <Object>v0_12_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_1_Addr_B</name>
            <Object>v0_12_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_1_EN_B</name>
            <Object>v0_12_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_1_WEN_B</name>
            <Object>v0_12_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_1_Din_B</name>
            <Object>v0_12_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_1_Dout_B</name>
            <Object>v0_12_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_1_Clk_B</name>
            <Object>v0_12_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_1_Rst_B</name>
            <Object>v0_12_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_2_Addr_A</name>
            <Object>v0_12_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_2_EN_A</name>
            <Object>v0_12_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_2_WEN_A</name>
            <Object>v0_12_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_2_Din_A</name>
            <Object>v0_12_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_2_Dout_A</name>
            <Object>v0_12_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_2_Clk_A</name>
            <Object>v0_12_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_2_Rst_A</name>
            <Object>v0_12_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_2_Addr_B</name>
            <Object>v0_12_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_2_EN_B</name>
            <Object>v0_12_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_2_WEN_B</name>
            <Object>v0_12_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_2_Din_B</name>
            <Object>v0_12_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_2_Dout_B</name>
            <Object>v0_12_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_2_Clk_B</name>
            <Object>v0_12_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_2_Rst_B</name>
            <Object>v0_12_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_3_Addr_A</name>
            <Object>v0_12_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_3_EN_A</name>
            <Object>v0_12_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_3_WEN_A</name>
            <Object>v0_12_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_3_Din_A</name>
            <Object>v0_12_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_3_Dout_A</name>
            <Object>v0_12_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_3_Clk_A</name>
            <Object>v0_12_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_3_Rst_A</name>
            <Object>v0_12_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_3_Addr_B</name>
            <Object>v0_12_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_3_EN_B</name>
            <Object>v0_12_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_3_WEN_B</name>
            <Object>v0_12_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_3_Din_B</name>
            <Object>v0_12_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_3_Dout_B</name>
            <Object>v0_12_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_3_Clk_B</name>
            <Object>v0_12_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_3_Rst_B</name>
            <Object>v0_12_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_4_Addr_A</name>
            <Object>v0_12_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_4_EN_A</name>
            <Object>v0_12_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_4_WEN_A</name>
            <Object>v0_12_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_4_Din_A</name>
            <Object>v0_12_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_4_Dout_A</name>
            <Object>v0_12_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_4_Clk_A</name>
            <Object>v0_12_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_4_Rst_A</name>
            <Object>v0_12_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_4_Addr_B</name>
            <Object>v0_12_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_4_EN_B</name>
            <Object>v0_12_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_4_WEN_B</name>
            <Object>v0_12_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_4_Din_B</name>
            <Object>v0_12_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_4_Dout_B</name>
            <Object>v0_12_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_4_Clk_B</name>
            <Object>v0_12_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_4_Rst_B</name>
            <Object>v0_12_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_5_Addr_A</name>
            <Object>v0_12_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_5_EN_A</name>
            <Object>v0_12_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_5_WEN_A</name>
            <Object>v0_12_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_5_Din_A</name>
            <Object>v0_12_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_5_Dout_A</name>
            <Object>v0_12_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_5_Clk_A</name>
            <Object>v0_12_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_5_Rst_A</name>
            <Object>v0_12_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_5_Addr_B</name>
            <Object>v0_12_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_5_EN_B</name>
            <Object>v0_12_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_5_WEN_B</name>
            <Object>v0_12_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_5_Din_B</name>
            <Object>v0_12_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_5_Dout_B</name>
            <Object>v0_12_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_5_Clk_B</name>
            <Object>v0_12_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_5_Rst_B</name>
            <Object>v0_12_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_6_Addr_A</name>
            <Object>v0_12_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_6_EN_A</name>
            <Object>v0_12_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_6_WEN_A</name>
            <Object>v0_12_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_6_Din_A</name>
            <Object>v0_12_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_6_Dout_A</name>
            <Object>v0_12_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_6_Clk_A</name>
            <Object>v0_12_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_6_Rst_A</name>
            <Object>v0_12_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_6_Addr_B</name>
            <Object>v0_12_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_6_EN_B</name>
            <Object>v0_12_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_6_WEN_B</name>
            <Object>v0_12_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_6_Din_B</name>
            <Object>v0_12_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_6_Dout_B</name>
            <Object>v0_12_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_6_Clk_B</name>
            <Object>v0_12_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_6_Rst_B</name>
            <Object>v0_12_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_7_Addr_A</name>
            <Object>v0_12_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_7_EN_A</name>
            <Object>v0_12_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_7_WEN_A</name>
            <Object>v0_12_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_7_Din_A</name>
            <Object>v0_12_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_7_Dout_A</name>
            <Object>v0_12_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_7_Clk_A</name>
            <Object>v0_12_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_7_Rst_A</name>
            <Object>v0_12_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_7_Addr_B</name>
            <Object>v0_12_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_7_EN_B</name>
            <Object>v0_12_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_7_WEN_B</name>
            <Object>v0_12_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_7_Din_B</name>
            <Object>v0_12_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_7_Dout_B</name>
            <Object>v0_12_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_7_Clk_B</name>
            <Object>v0_12_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_7_Rst_B</name>
            <Object>v0_12_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_8_Addr_A</name>
            <Object>v0_12_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_8_EN_A</name>
            <Object>v0_12_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_8_WEN_A</name>
            <Object>v0_12_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_8_Din_A</name>
            <Object>v0_12_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_8_Dout_A</name>
            <Object>v0_12_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_8_Clk_A</name>
            <Object>v0_12_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_8_Rst_A</name>
            <Object>v0_12_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_8_Addr_B</name>
            <Object>v0_12_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_8_EN_B</name>
            <Object>v0_12_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_8_WEN_B</name>
            <Object>v0_12_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_8_Din_B</name>
            <Object>v0_12_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_8_Dout_B</name>
            <Object>v0_12_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_8_Clk_B</name>
            <Object>v0_12_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_8_Rst_B</name>
            <Object>v0_12_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_9_Addr_A</name>
            <Object>v0_12_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_9_EN_A</name>
            <Object>v0_12_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_9_WEN_A</name>
            <Object>v0_12_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_9_Din_A</name>
            <Object>v0_12_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_9_Dout_A</name>
            <Object>v0_12_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_9_Clk_A</name>
            <Object>v0_12_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_9_Rst_A</name>
            <Object>v0_12_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_9_Addr_B</name>
            <Object>v0_12_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_9_EN_B</name>
            <Object>v0_12_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_9_WEN_B</name>
            <Object>v0_12_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_9_Din_B</name>
            <Object>v0_12_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_9_Dout_B</name>
            <Object>v0_12_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_9_Clk_B</name>
            <Object>v0_12_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_12_9_Rst_B</name>
            <Object>v0_12_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_0_Addr_A</name>
            <Object>v0_13_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_0_EN_A</name>
            <Object>v0_13_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_0_WEN_A</name>
            <Object>v0_13_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_0_Din_A</name>
            <Object>v0_13_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_0_Dout_A</name>
            <Object>v0_13_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_0_Clk_A</name>
            <Object>v0_13_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_0_Rst_A</name>
            <Object>v0_13_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_0_Addr_B</name>
            <Object>v0_13_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_0_EN_B</name>
            <Object>v0_13_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_0_WEN_B</name>
            <Object>v0_13_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_0_Din_B</name>
            <Object>v0_13_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_0_Dout_B</name>
            <Object>v0_13_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_0_Clk_B</name>
            <Object>v0_13_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_0_Rst_B</name>
            <Object>v0_13_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_1_Addr_A</name>
            <Object>v0_13_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_1_EN_A</name>
            <Object>v0_13_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_1_WEN_A</name>
            <Object>v0_13_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_1_Din_A</name>
            <Object>v0_13_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_1_Dout_A</name>
            <Object>v0_13_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_1_Clk_A</name>
            <Object>v0_13_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_1_Rst_A</name>
            <Object>v0_13_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_1_Addr_B</name>
            <Object>v0_13_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_1_EN_B</name>
            <Object>v0_13_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_1_WEN_B</name>
            <Object>v0_13_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_1_Din_B</name>
            <Object>v0_13_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_1_Dout_B</name>
            <Object>v0_13_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_1_Clk_B</name>
            <Object>v0_13_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_1_Rst_B</name>
            <Object>v0_13_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_2_Addr_A</name>
            <Object>v0_13_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_2_EN_A</name>
            <Object>v0_13_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_2_WEN_A</name>
            <Object>v0_13_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_2_Din_A</name>
            <Object>v0_13_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_2_Dout_A</name>
            <Object>v0_13_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_2_Clk_A</name>
            <Object>v0_13_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_2_Rst_A</name>
            <Object>v0_13_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_2_Addr_B</name>
            <Object>v0_13_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_2_EN_B</name>
            <Object>v0_13_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_2_WEN_B</name>
            <Object>v0_13_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_2_Din_B</name>
            <Object>v0_13_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_2_Dout_B</name>
            <Object>v0_13_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_2_Clk_B</name>
            <Object>v0_13_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_2_Rst_B</name>
            <Object>v0_13_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_3_Addr_A</name>
            <Object>v0_13_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_3_EN_A</name>
            <Object>v0_13_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_3_WEN_A</name>
            <Object>v0_13_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_3_Din_A</name>
            <Object>v0_13_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_3_Dout_A</name>
            <Object>v0_13_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_3_Clk_A</name>
            <Object>v0_13_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_3_Rst_A</name>
            <Object>v0_13_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_3_Addr_B</name>
            <Object>v0_13_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_3_EN_B</name>
            <Object>v0_13_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_3_WEN_B</name>
            <Object>v0_13_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_3_Din_B</name>
            <Object>v0_13_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_3_Dout_B</name>
            <Object>v0_13_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_3_Clk_B</name>
            <Object>v0_13_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_3_Rst_B</name>
            <Object>v0_13_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_4_Addr_A</name>
            <Object>v0_13_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_4_EN_A</name>
            <Object>v0_13_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_4_WEN_A</name>
            <Object>v0_13_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_4_Din_A</name>
            <Object>v0_13_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_4_Dout_A</name>
            <Object>v0_13_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_4_Clk_A</name>
            <Object>v0_13_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_4_Rst_A</name>
            <Object>v0_13_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_4_Addr_B</name>
            <Object>v0_13_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_4_EN_B</name>
            <Object>v0_13_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_4_WEN_B</name>
            <Object>v0_13_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_4_Din_B</name>
            <Object>v0_13_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_4_Dout_B</name>
            <Object>v0_13_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_4_Clk_B</name>
            <Object>v0_13_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_4_Rst_B</name>
            <Object>v0_13_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_5_Addr_A</name>
            <Object>v0_13_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_5_EN_A</name>
            <Object>v0_13_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_5_WEN_A</name>
            <Object>v0_13_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_5_Din_A</name>
            <Object>v0_13_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_5_Dout_A</name>
            <Object>v0_13_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_5_Clk_A</name>
            <Object>v0_13_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_5_Rst_A</name>
            <Object>v0_13_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_5_Addr_B</name>
            <Object>v0_13_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_5_EN_B</name>
            <Object>v0_13_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_5_WEN_B</name>
            <Object>v0_13_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_5_Din_B</name>
            <Object>v0_13_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_5_Dout_B</name>
            <Object>v0_13_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_5_Clk_B</name>
            <Object>v0_13_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_5_Rst_B</name>
            <Object>v0_13_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_6_Addr_A</name>
            <Object>v0_13_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_6_EN_A</name>
            <Object>v0_13_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_6_WEN_A</name>
            <Object>v0_13_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_6_Din_A</name>
            <Object>v0_13_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_6_Dout_A</name>
            <Object>v0_13_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_6_Clk_A</name>
            <Object>v0_13_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_6_Rst_A</name>
            <Object>v0_13_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_6_Addr_B</name>
            <Object>v0_13_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_6_EN_B</name>
            <Object>v0_13_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_6_WEN_B</name>
            <Object>v0_13_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_6_Din_B</name>
            <Object>v0_13_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_6_Dout_B</name>
            <Object>v0_13_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_6_Clk_B</name>
            <Object>v0_13_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_6_Rst_B</name>
            <Object>v0_13_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_7_Addr_A</name>
            <Object>v0_13_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_7_EN_A</name>
            <Object>v0_13_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_7_WEN_A</name>
            <Object>v0_13_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_7_Din_A</name>
            <Object>v0_13_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_7_Dout_A</name>
            <Object>v0_13_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_7_Clk_A</name>
            <Object>v0_13_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_7_Rst_A</name>
            <Object>v0_13_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_7_Addr_B</name>
            <Object>v0_13_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_7_EN_B</name>
            <Object>v0_13_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_7_WEN_B</name>
            <Object>v0_13_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_7_Din_B</name>
            <Object>v0_13_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_7_Dout_B</name>
            <Object>v0_13_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_7_Clk_B</name>
            <Object>v0_13_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_7_Rst_B</name>
            <Object>v0_13_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_8_Addr_A</name>
            <Object>v0_13_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_8_EN_A</name>
            <Object>v0_13_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_8_WEN_A</name>
            <Object>v0_13_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_8_Din_A</name>
            <Object>v0_13_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_8_Dout_A</name>
            <Object>v0_13_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_8_Clk_A</name>
            <Object>v0_13_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_8_Rst_A</name>
            <Object>v0_13_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_8_Addr_B</name>
            <Object>v0_13_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_8_EN_B</name>
            <Object>v0_13_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_8_WEN_B</name>
            <Object>v0_13_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_8_Din_B</name>
            <Object>v0_13_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_8_Dout_B</name>
            <Object>v0_13_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_8_Clk_B</name>
            <Object>v0_13_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_8_Rst_B</name>
            <Object>v0_13_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_9_Addr_A</name>
            <Object>v0_13_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_9_EN_A</name>
            <Object>v0_13_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_9_WEN_A</name>
            <Object>v0_13_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_9_Din_A</name>
            <Object>v0_13_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_9_Dout_A</name>
            <Object>v0_13_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_9_Clk_A</name>
            <Object>v0_13_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_9_Rst_A</name>
            <Object>v0_13_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_9_Addr_B</name>
            <Object>v0_13_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_9_EN_B</name>
            <Object>v0_13_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_9_WEN_B</name>
            <Object>v0_13_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_9_Din_B</name>
            <Object>v0_13_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_9_Dout_B</name>
            <Object>v0_13_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_9_Clk_B</name>
            <Object>v0_13_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_13_9_Rst_B</name>
            <Object>v0_13_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_0_Addr_A</name>
            <Object>v0_14_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_0_EN_A</name>
            <Object>v0_14_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_0_WEN_A</name>
            <Object>v0_14_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_0_Din_A</name>
            <Object>v0_14_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_0_Dout_A</name>
            <Object>v0_14_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_0_Clk_A</name>
            <Object>v0_14_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_0_Rst_A</name>
            <Object>v0_14_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_0_Addr_B</name>
            <Object>v0_14_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_0_EN_B</name>
            <Object>v0_14_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_0_WEN_B</name>
            <Object>v0_14_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_0_Din_B</name>
            <Object>v0_14_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_0_Dout_B</name>
            <Object>v0_14_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_0_Clk_B</name>
            <Object>v0_14_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_0_Rst_B</name>
            <Object>v0_14_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_1_Addr_A</name>
            <Object>v0_14_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_1_EN_A</name>
            <Object>v0_14_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_1_WEN_A</name>
            <Object>v0_14_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_1_Din_A</name>
            <Object>v0_14_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_1_Dout_A</name>
            <Object>v0_14_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_1_Clk_A</name>
            <Object>v0_14_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_1_Rst_A</name>
            <Object>v0_14_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_1_Addr_B</name>
            <Object>v0_14_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_1_EN_B</name>
            <Object>v0_14_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_1_WEN_B</name>
            <Object>v0_14_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_1_Din_B</name>
            <Object>v0_14_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_1_Dout_B</name>
            <Object>v0_14_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_1_Clk_B</name>
            <Object>v0_14_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_1_Rst_B</name>
            <Object>v0_14_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_2_Addr_A</name>
            <Object>v0_14_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_2_EN_A</name>
            <Object>v0_14_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_2_WEN_A</name>
            <Object>v0_14_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_2_Din_A</name>
            <Object>v0_14_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_2_Dout_A</name>
            <Object>v0_14_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_2_Clk_A</name>
            <Object>v0_14_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_2_Rst_A</name>
            <Object>v0_14_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_2_Addr_B</name>
            <Object>v0_14_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_2_EN_B</name>
            <Object>v0_14_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_2_WEN_B</name>
            <Object>v0_14_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_2_Din_B</name>
            <Object>v0_14_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_2_Dout_B</name>
            <Object>v0_14_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_2_Clk_B</name>
            <Object>v0_14_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_2_Rst_B</name>
            <Object>v0_14_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_3_Addr_A</name>
            <Object>v0_14_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_3_EN_A</name>
            <Object>v0_14_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_3_WEN_A</name>
            <Object>v0_14_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_3_Din_A</name>
            <Object>v0_14_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_3_Dout_A</name>
            <Object>v0_14_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_3_Clk_A</name>
            <Object>v0_14_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_3_Rst_A</name>
            <Object>v0_14_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_3_Addr_B</name>
            <Object>v0_14_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_3_EN_B</name>
            <Object>v0_14_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_3_WEN_B</name>
            <Object>v0_14_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_3_Din_B</name>
            <Object>v0_14_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_3_Dout_B</name>
            <Object>v0_14_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_3_Clk_B</name>
            <Object>v0_14_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_3_Rst_B</name>
            <Object>v0_14_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_4_Addr_A</name>
            <Object>v0_14_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_4_EN_A</name>
            <Object>v0_14_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_4_WEN_A</name>
            <Object>v0_14_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_4_Din_A</name>
            <Object>v0_14_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_4_Dout_A</name>
            <Object>v0_14_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_4_Clk_A</name>
            <Object>v0_14_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_4_Rst_A</name>
            <Object>v0_14_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_4_Addr_B</name>
            <Object>v0_14_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_4_EN_B</name>
            <Object>v0_14_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_4_WEN_B</name>
            <Object>v0_14_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_4_Din_B</name>
            <Object>v0_14_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_4_Dout_B</name>
            <Object>v0_14_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_4_Clk_B</name>
            <Object>v0_14_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_4_Rst_B</name>
            <Object>v0_14_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_5_Addr_A</name>
            <Object>v0_14_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_5_EN_A</name>
            <Object>v0_14_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_5_WEN_A</name>
            <Object>v0_14_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_5_Din_A</name>
            <Object>v0_14_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_5_Dout_A</name>
            <Object>v0_14_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_5_Clk_A</name>
            <Object>v0_14_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_5_Rst_A</name>
            <Object>v0_14_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_5_Addr_B</name>
            <Object>v0_14_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_5_EN_B</name>
            <Object>v0_14_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_5_WEN_B</name>
            <Object>v0_14_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_5_Din_B</name>
            <Object>v0_14_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_5_Dout_B</name>
            <Object>v0_14_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_5_Clk_B</name>
            <Object>v0_14_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_5_Rst_B</name>
            <Object>v0_14_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_6_Addr_A</name>
            <Object>v0_14_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_6_EN_A</name>
            <Object>v0_14_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_6_WEN_A</name>
            <Object>v0_14_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_6_Din_A</name>
            <Object>v0_14_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_6_Dout_A</name>
            <Object>v0_14_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_6_Clk_A</name>
            <Object>v0_14_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_6_Rst_A</name>
            <Object>v0_14_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_6_Addr_B</name>
            <Object>v0_14_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_6_EN_B</name>
            <Object>v0_14_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_6_WEN_B</name>
            <Object>v0_14_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_6_Din_B</name>
            <Object>v0_14_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_6_Dout_B</name>
            <Object>v0_14_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_6_Clk_B</name>
            <Object>v0_14_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_6_Rst_B</name>
            <Object>v0_14_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_7_Addr_A</name>
            <Object>v0_14_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_7_EN_A</name>
            <Object>v0_14_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_7_WEN_A</name>
            <Object>v0_14_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_7_Din_A</name>
            <Object>v0_14_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_7_Dout_A</name>
            <Object>v0_14_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_7_Clk_A</name>
            <Object>v0_14_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_7_Rst_A</name>
            <Object>v0_14_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_7_Addr_B</name>
            <Object>v0_14_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_7_EN_B</name>
            <Object>v0_14_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_7_WEN_B</name>
            <Object>v0_14_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_7_Din_B</name>
            <Object>v0_14_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_7_Dout_B</name>
            <Object>v0_14_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_7_Clk_B</name>
            <Object>v0_14_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_7_Rst_B</name>
            <Object>v0_14_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_8_Addr_A</name>
            <Object>v0_14_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_8_EN_A</name>
            <Object>v0_14_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_8_WEN_A</name>
            <Object>v0_14_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_8_Din_A</name>
            <Object>v0_14_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_8_Dout_A</name>
            <Object>v0_14_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_8_Clk_A</name>
            <Object>v0_14_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_8_Rst_A</name>
            <Object>v0_14_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_8_Addr_B</name>
            <Object>v0_14_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_8_EN_B</name>
            <Object>v0_14_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_8_WEN_B</name>
            <Object>v0_14_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_8_Din_B</name>
            <Object>v0_14_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_8_Dout_B</name>
            <Object>v0_14_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_8_Clk_B</name>
            <Object>v0_14_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_8_Rst_B</name>
            <Object>v0_14_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_9_Addr_A</name>
            <Object>v0_14_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_9_EN_A</name>
            <Object>v0_14_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_9_WEN_A</name>
            <Object>v0_14_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_9_Din_A</name>
            <Object>v0_14_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_9_Dout_A</name>
            <Object>v0_14_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_9_Clk_A</name>
            <Object>v0_14_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_9_Rst_A</name>
            <Object>v0_14_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_9_Addr_B</name>
            <Object>v0_14_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_9_EN_B</name>
            <Object>v0_14_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_9_WEN_B</name>
            <Object>v0_14_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_9_Din_B</name>
            <Object>v0_14_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_9_Dout_B</name>
            <Object>v0_14_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_9_Clk_B</name>
            <Object>v0_14_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v0_14_9_Rst_B</name>
            <Object>v0_14_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_Addr_A</name>
            <Object>v1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_EN_A</name>
            <Object>v1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_WEN_A</name>
            <Object>v1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_Din_A</name>
            <Object>v1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_Dout_A</name>
            <Object>v1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_Clk_A</name>
            <Object>v1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_0_Rst_A</name>
            <Object>v1_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_Addr_A</name>
            <Object>v1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_EN_A</name>
            <Object>v1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_WEN_A</name>
            <Object>v1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_Din_A</name>
            <Object>v1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_Dout_A</name>
            <Object>v1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_Clk_A</name>
            <Object>v1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v1_1_Rst_A</name>
            <Object>v1_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_Addr_A</name>
            <Object>v2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_EN_A</name>
            <Object>v2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_WEN_A</name>
            <Object>v2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_Din_A</name>
            <Object>v2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_Dout_A</name>
            <Object>v2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_Clk_A</name>
            <Object>v2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_Rst_A</name>
            <Object>v2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_Addr_B</name>
            <Object>v2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_EN_B</name>
            <Object>v2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_WEN_B</name>
            <Object>v2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_Din_B</name>
            <Object>v2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_Dout_B</name>
            <Object>v2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_Clk_B</name>
            <Object>v2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_0_Rst_B</name>
            <Object>v2_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_Addr_A</name>
            <Object>v2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_EN_A</name>
            <Object>v2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_WEN_A</name>
            <Object>v2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_Din_A</name>
            <Object>v2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_Dout_A</name>
            <Object>v2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_Clk_A</name>
            <Object>v2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_Rst_A</name>
            <Object>v2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_Addr_B</name>
            <Object>v2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_EN_B</name>
            <Object>v2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_WEN_B</name>
            <Object>v2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_Din_B</name>
            <Object>v2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_Dout_B</name>
            <Object>v2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_Clk_B</name>
            <Object>v2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_1_Rst_B</name>
            <Object>v2_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_Addr_A</name>
            <Object>v2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_EN_A</name>
            <Object>v2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_WEN_A</name>
            <Object>v2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_Din_A</name>
            <Object>v2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_Dout_A</name>
            <Object>v2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_Clk_A</name>
            <Object>v2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_Rst_A</name>
            <Object>v2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_Addr_B</name>
            <Object>v2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_EN_B</name>
            <Object>v2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_WEN_B</name>
            <Object>v2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_Din_B</name>
            <Object>v2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_Dout_B</name>
            <Object>v2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_Clk_B</name>
            <Object>v2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_2_Rst_B</name>
            <Object>v2_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_Addr_A</name>
            <Object>v2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_EN_A</name>
            <Object>v2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_WEN_A</name>
            <Object>v2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_Din_A</name>
            <Object>v2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_Dout_A</name>
            <Object>v2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_Clk_A</name>
            <Object>v2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_Rst_A</name>
            <Object>v2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_Addr_B</name>
            <Object>v2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_EN_B</name>
            <Object>v2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_WEN_B</name>
            <Object>v2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_Din_B</name>
            <Object>v2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_Dout_B</name>
            <Object>v2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_Clk_B</name>
            <Object>v2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_3_Rst_B</name>
            <Object>v2_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_Addr_A</name>
            <Object>v2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_EN_A</name>
            <Object>v2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_WEN_A</name>
            <Object>v2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_Din_A</name>
            <Object>v2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_Dout_A</name>
            <Object>v2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_Clk_A</name>
            <Object>v2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_Rst_A</name>
            <Object>v2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_Addr_B</name>
            <Object>v2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_EN_B</name>
            <Object>v2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_WEN_B</name>
            <Object>v2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_Din_B</name>
            <Object>v2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_Dout_B</name>
            <Object>v2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_Clk_B</name>
            <Object>v2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_4_Rst_B</name>
            <Object>v2_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_Addr_A</name>
            <Object>v2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_EN_A</name>
            <Object>v2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_WEN_A</name>
            <Object>v2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_Din_A</name>
            <Object>v2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_Dout_A</name>
            <Object>v2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_Clk_A</name>
            <Object>v2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_Rst_A</name>
            <Object>v2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_Addr_B</name>
            <Object>v2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_EN_B</name>
            <Object>v2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_WEN_B</name>
            <Object>v2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_Din_B</name>
            <Object>v2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_Dout_B</name>
            <Object>v2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_Clk_B</name>
            <Object>v2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_5_Rst_B</name>
            <Object>v2_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_Addr_A</name>
            <Object>v2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_EN_A</name>
            <Object>v2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_WEN_A</name>
            <Object>v2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_Din_A</name>
            <Object>v2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_Dout_A</name>
            <Object>v2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_Clk_A</name>
            <Object>v2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_Rst_A</name>
            <Object>v2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_Addr_B</name>
            <Object>v2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_EN_B</name>
            <Object>v2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_WEN_B</name>
            <Object>v2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_Din_B</name>
            <Object>v2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_Dout_B</name>
            <Object>v2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_Clk_B</name>
            <Object>v2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_6_Rst_B</name>
            <Object>v2_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_Addr_A</name>
            <Object>v2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_EN_A</name>
            <Object>v2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_WEN_A</name>
            <Object>v2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_Din_A</name>
            <Object>v2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_Dout_A</name>
            <Object>v2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_Clk_A</name>
            <Object>v2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_Rst_A</name>
            <Object>v2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_Addr_B</name>
            <Object>v2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_EN_B</name>
            <Object>v2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_WEN_B</name>
            <Object>v2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_Din_B</name>
            <Object>v2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_Dout_B</name>
            <Object>v2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_Clk_B</name>
            <Object>v2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_7_Rst_B</name>
            <Object>v2_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_Addr_A</name>
            <Object>v2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_EN_A</name>
            <Object>v2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_WEN_A</name>
            <Object>v2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_Din_A</name>
            <Object>v2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_Dout_A</name>
            <Object>v2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_Clk_A</name>
            <Object>v2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_Rst_A</name>
            <Object>v2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_Addr_B</name>
            <Object>v2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_EN_B</name>
            <Object>v2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_WEN_B</name>
            <Object>v2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_Din_B</name>
            <Object>v2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_Dout_B</name>
            <Object>v2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_Clk_B</name>
            <Object>v2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_8_Rst_B</name>
            <Object>v2_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_Addr_A</name>
            <Object>v2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_EN_A</name>
            <Object>v2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_WEN_A</name>
            <Object>v2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_Din_A</name>
            <Object>v2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_Dout_A</name>
            <Object>v2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_Clk_A</name>
            <Object>v2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_Rst_A</name>
            <Object>v2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_Addr_B</name>
            <Object>v2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_EN_B</name>
            <Object>v2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_WEN_B</name>
            <Object>v2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_Din_B</name>
            <Object>v2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_Dout_B</name>
            <Object>v2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_Clk_B</name>
            <Object>v2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v2_9_Rst_B</name>
            <Object>v2_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_Addr_A</name>
            <Object>v3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_EN_A</name>
            <Object>v3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_WEN_A</name>
            <Object>v3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_Din_A</name>
            <Object>v3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_Dout_A</name>
            <Object>v3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_Clk_A</name>
            <Object>v3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_Rst_A</name>
            <Object>v3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_Addr_B</name>
            <Object>v3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_EN_B</name>
            <Object>v3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_WEN_B</name>
            <Object>v3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_Din_B</name>
            <Object>v3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_Dout_B</name>
            <Object>v3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_Clk_B</name>
            <Object>v3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_0_Rst_B</name>
            <Object>v3_0</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_Addr_A</name>
            <Object>v3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_EN_A</name>
            <Object>v3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_WEN_A</name>
            <Object>v3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_Din_A</name>
            <Object>v3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_Dout_A</name>
            <Object>v3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_Clk_A</name>
            <Object>v3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_Rst_A</name>
            <Object>v3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_Addr_B</name>
            <Object>v3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_EN_B</name>
            <Object>v3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_WEN_B</name>
            <Object>v3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_Din_B</name>
            <Object>v3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_Dout_B</name>
            <Object>v3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_Clk_B</name>
            <Object>v3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_1_Rst_B</name>
            <Object>v3_1</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_Addr_A</name>
            <Object>v3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_EN_A</name>
            <Object>v3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_WEN_A</name>
            <Object>v3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_Din_A</name>
            <Object>v3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_Dout_A</name>
            <Object>v3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_Clk_A</name>
            <Object>v3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_Rst_A</name>
            <Object>v3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_Addr_B</name>
            <Object>v3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_EN_B</name>
            <Object>v3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_WEN_B</name>
            <Object>v3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_Din_B</name>
            <Object>v3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_Dout_B</name>
            <Object>v3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_Clk_B</name>
            <Object>v3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_2_Rst_B</name>
            <Object>v3_2</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_Addr_A</name>
            <Object>v3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_EN_A</name>
            <Object>v3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_WEN_A</name>
            <Object>v3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_Din_A</name>
            <Object>v3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_Dout_A</name>
            <Object>v3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_Clk_A</name>
            <Object>v3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_Rst_A</name>
            <Object>v3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_Addr_B</name>
            <Object>v3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_EN_B</name>
            <Object>v3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_WEN_B</name>
            <Object>v3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_Din_B</name>
            <Object>v3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_Dout_B</name>
            <Object>v3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_Clk_B</name>
            <Object>v3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_3_Rst_B</name>
            <Object>v3_3</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_Addr_A</name>
            <Object>v3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_EN_A</name>
            <Object>v3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_WEN_A</name>
            <Object>v3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_Din_A</name>
            <Object>v3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_Dout_A</name>
            <Object>v3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_Clk_A</name>
            <Object>v3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_Rst_A</name>
            <Object>v3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_Addr_B</name>
            <Object>v3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_EN_B</name>
            <Object>v3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_WEN_B</name>
            <Object>v3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_Din_B</name>
            <Object>v3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_Dout_B</name>
            <Object>v3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_Clk_B</name>
            <Object>v3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_4_Rst_B</name>
            <Object>v3_4</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_Addr_A</name>
            <Object>v3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_EN_A</name>
            <Object>v3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_WEN_A</name>
            <Object>v3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_Din_A</name>
            <Object>v3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_Dout_A</name>
            <Object>v3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_Clk_A</name>
            <Object>v3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_Rst_A</name>
            <Object>v3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_Addr_B</name>
            <Object>v3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_EN_B</name>
            <Object>v3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_WEN_B</name>
            <Object>v3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_Din_B</name>
            <Object>v3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_Dout_B</name>
            <Object>v3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_Clk_B</name>
            <Object>v3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_5_Rst_B</name>
            <Object>v3_5</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_Addr_A</name>
            <Object>v3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_EN_A</name>
            <Object>v3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_WEN_A</name>
            <Object>v3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_Din_A</name>
            <Object>v3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_Dout_A</name>
            <Object>v3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_Clk_A</name>
            <Object>v3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_Rst_A</name>
            <Object>v3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_Addr_B</name>
            <Object>v3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_EN_B</name>
            <Object>v3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_WEN_B</name>
            <Object>v3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_Din_B</name>
            <Object>v3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_Dout_B</name>
            <Object>v3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_Clk_B</name>
            <Object>v3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_6_Rst_B</name>
            <Object>v3_6</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_Addr_A</name>
            <Object>v3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_EN_A</name>
            <Object>v3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_WEN_A</name>
            <Object>v3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_Din_A</name>
            <Object>v3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_Dout_A</name>
            <Object>v3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_Clk_A</name>
            <Object>v3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_Rst_A</name>
            <Object>v3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_Addr_B</name>
            <Object>v3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_EN_B</name>
            <Object>v3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_WEN_B</name>
            <Object>v3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_Din_B</name>
            <Object>v3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_Dout_B</name>
            <Object>v3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_Clk_B</name>
            <Object>v3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_7_Rst_B</name>
            <Object>v3_7</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_Addr_A</name>
            <Object>v3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_EN_A</name>
            <Object>v3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_WEN_A</name>
            <Object>v3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_Din_A</name>
            <Object>v3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_Dout_A</name>
            <Object>v3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_Clk_A</name>
            <Object>v3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_Rst_A</name>
            <Object>v3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_Addr_B</name>
            <Object>v3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_EN_B</name>
            <Object>v3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_WEN_B</name>
            <Object>v3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_Din_B</name>
            <Object>v3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_Dout_B</name>
            <Object>v3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_Clk_B</name>
            <Object>v3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_8_Rst_B</name>
            <Object>v3_8</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_Addr_A</name>
            <Object>v3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_EN_A</name>
            <Object>v3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_WEN_A</name>
            <Object>v3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_Din_A</name>
            <Object>v3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_Dout_A</name>
            <Object>v3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_Clk_A</name>
            <Object>v3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_Rst_A</name>
            <Object>v3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_Addr_B</name>
            <Object>v3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_EN_B</name>
            <Object>v3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_WEN_B</name>
            <Object>v3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_Din_B</name>
            <Object>v3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_Dout_B</name>
            <Object>v3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_Clk_B</name>
            <Object>v3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_9_Rst_B</name>
            <Object>v3_9</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_Addr_A</name>
            <Object>v3_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_EN_A</name>
            <Object>v3_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_WEN_A</name>
            <Object>v3_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_Din_A</name>
            <Object>v3_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_Dout_A</name>
            <Object>v3_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_Clk_A</name>
            <Object>v3_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_Rst_A</name>
            <Object>v3_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_Addr_B</name>
            <Object>v3_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_EN_B</name>
            <Object>v3_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_WEN_B</name>
            <Object>v3_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_Din_B</name>
            <Object>v3_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_Dout_B</name>
            <Object>v3_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_Clk_B</name>
            <Object>v3_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_10_Rst_B</name>
            <Object>v3_10</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_Addr_A</name>
            <Object>v3_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_EN_A</name>
            <Object>v3_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_WEN_A</name>
            <Object>v3_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_Din_A</name>
            <Object>v3_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_Dout_A</name>
            <Object>v3_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_Clk_A</name>
            <Object>v3_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_Rst_A</name>
            <Object>v3_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_Addr_B</name>
            <Object>v3_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_EN_B</name>
            <Object>v3_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_WEN_B</name>
            <Object>v3_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_Din_B</name>
            <Object>v3_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_Dout_B</name>
            <Object>v3_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_Clk_B</name>
            <Object>v3_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_11_Rst_B</name>
            <Object>v3_11</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_12_Addr_A</name>
            <Object>v3_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_12_EN_A</name>
            <Object>v3_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_12_WEN_A</name>
            <Object>v3_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_12_Din_A</name>
            <Object>v3_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_12_Dout_A</name>
            <Object>v3_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_12_Clk_A</name>
            <Object>v3_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_12_Rst_A</name>
            <Object>v3_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_12_Addr_B</name>
            <Object>v3_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_12_EN_B</name>
            <Object>v3_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_12_WEN_B</name>
            <Object>v3_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_12_Din_B</name>
            <Object>v3_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_12_Dout_B</name>
            <Object>v3_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_12_Clk_B</name>
            <Object>v3_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_12_Rst_B</name>
            <Object>v3_12</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_13_Addr_A</name>
            <Object>v3_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_13_EN_A</name>
            <Object>v3_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_13_WEN_A</name>
            <Object>v3_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_13_Din_A</name>
            <Object>v3_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_13_Dout_A</name>
            <Object>v3_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_13_Clk_A</name>
            <Object>v3_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_13_Rst_A</name>
            <Object>v3_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_13_Addr_B</name>
            <Object>v3_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_13_EN_B</name>
            <Object>v3_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_13_WEN_B</name>
            <Object>v3_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_13_Din_B</name>
            <Object>v3_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_13_Dout_B</name>
            <Object>v3_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_13_Clk_B</name>
            <Object>v3_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_13_Rst_B</name>
            <Object>v3_13</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_14_Addr_A</name>
            <Object>v3_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_14_EN_A</name>
            <Object>v3_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_14_WEN_A</name>
            <Object>v3_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_14_Din_A</name>
            <Object>v3_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_14_Dout_A</name>
            <Object>v3_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_14_Clk_A</name>
            <Object>v3_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_14_Rst_A</name>
            <Object>v3_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_14_Addr_B</name>
            <Object>v3_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>address</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_14_EN_B</name>
            <Object>v3_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_14_WEN_B</name>
            <Object>v3_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_14_Din_B</name>
            <Object>v3_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_14_Dout_B</name>
            <Object>v3_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>data</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_14_Clk_B</name>
            <Object>v3_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>v3_14_Rst_B</name>
            <Object>v3_14</Object>
            <Type>array</Type>
            <Scope/>
            <IOProtocol>bram</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>test_atax</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>grp_test_atax_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2_fu_378</InstName>
                    <ModuleName>test_atax_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>378</ID>
                    <BindInstances>add_ln44_1_fu_2907_p2 add_ln44_fu_2919_p2 mul_8ns_10ns_17_1_1_U62 mac_muladd_5ns_6ns_6ns_11_4_1_U93 mac_muladd_5ns_6ns_6ns_11_4_1_U93 fmul_32ns_32ns_32_4_max_dsp_1_U51 fmul_32ns_32ns_32_4_max_dsp_1_U52 fmul_32ns_32ns_32_4_max_dsp_1_U53 fmul_32ns_32ns_32_4_max_dsp_1_U54 fmul_32ns_32ns_32_4_max_dsp_1_U55 fmul_32ns_32ns_32_4_max_dsp_1_U56 fmul_32ns_32ns_32_4_max_dsp_1_U57 fmul_32ns_32ns_32_4_max_dsp_1_U58 fmul_32ns_32ns_32_4_max_dsp_1_U59 fmul_32ns_32ns_32_4_max_dsp_1_U60 fadd_32ns_32ns_32_7_full_dsp_1_U21 fadd_32ns_32ns_32_7_full_dsp_1_U22 fadd_32ns_32ns_32_7_full_dsp_1_U23 fadd_32ns_32ns_32_7_full_dsp_1_U24 fadd_32ns_32ns_32_7_full_dsp_1_U25 fadd_32ns_32ns_32_7_full_dsp_1_U26 fadd_32ns_32ns_32_7_full_dsp_1_U27 fadd_32ns_32ns_32_7_full_dsp_1_U28 fadd_32ns_32ns_32_7_full_dsp_1_U29 fadd_32ns_32ns_32_7_full_dsp_1_U30 add_ln45_fu_2953_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>grp_test_atax_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4_fu_716</InstName>
                    <ModuleName>test_atax_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>716</ID>
                    <BindInstances>add_ln171_1_fu_4933_p2 add_ln171_fu_4945_p2 mul_9ns_11ns_19_1_1_U141 mac_muladd_6ns_6ns_6ns_11_4_1_U166 mul_9ns_11ns_19_1_1_U142 mac_muladd_6ns_6ns_6ns_11_4_1_U165 mac_muladd_6ns_6ns_6ns_11_4_1_U166 mac_muladd_6ns_6ns_6ns_11_4_1_U165 add_ln172_fu_4979_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>ctrl_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>test_atax_Pipeline_VITIS_LOOP_44_1_VITIS_LOOP_45_2</Name>
            <Loops>
                <VITIS_LOOP_44_1_VITIS_LOOP_45_2/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.799</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>5361</Best-caseLatency>
                    <Average-caseLatency>5361</Average-caseLatency>
                    <Worst-caseLatency>5361</Worst-caseLatency>
                    <Best-caseRealTimeLatency>17.852 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>17.852 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>17.852 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>5361</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_44_1_VITIS_LOOP_45_2>
                        <Name>VITIS_LOOP_44_1_VITIS_LOOP_45_2</Name>
                        <Slack>2.43</Slack>
                        <TripCount>5330</TripCount>
                        <Latency>5359</Latency>
                        <AbsoluteTimeLatency>17.845 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>31</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_44_1_VITIS_LOOP_45_2>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>atax.cpp:45</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_44_1_VITIS_LOOP_45_2>
                            <Name>VITIS_LOOP_44_1_VITIS_LOOP_45_2</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>atax.cpp:44</SourceLocation>
                        </VITIS_LOOP_44_1_VITIS_LOOP_45_2>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>51</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>9700</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>4649</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_1_fu_2907_p2" SOURCE="atax.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln44_fu_2919_p2" SOURCE="atax.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln44"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="mul" PRAGMA="" RTLNAME="mul_8ns_10ns_17_1_1_U62" SOURCE="atax.cpp:44" STORAGESUBTYPE="" URAM="0" VARIABLE="mul"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_6ns_11_4_1_U93" SOURCE="atax.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_5ns_6ns_6ns_11_4_1_U93" SOURCE="atax.cpp:47" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln47"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U51" SOURCE="atax.cpp:59" STORAGESUBTYPE="" URAM="0" VARIABLE="v18"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U52" SOURCE="atax.cpp:61" STORAGESUBTYPE="" URAM="0" VARIABLE="v20"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U53" SOURCE="atax.cpp:63" STORAGESUBTYPE="" URAM="0" VARIABLE="v22"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U54" SOURCE="atax.cpp:65" STORAGESUBTYPE="" URAM="0" VARIABLE="v24"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U55" SOURCE="atax.cpp:67" STORAGESUBTYPE="" URAM="0" VARIABLE="v26"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U56" SOURCE="atax.cpp:69" STORAGESUBTYPE="" URAM="0" VARIABLE="v28"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U57" SOURCE="atax.cpp:71" STORAGESUBTYPE="" URAM="0" VARIABLE="v30"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U58" SOURCE="atax.cpp:73" STORAGESUBTYPE="" URAM="0" VARIABLE="v32"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U59" SOURCE="atax.cpp:75" STORAGESUBTYPE="" URAM="0" VARIABLE="v34"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fmul" DSP="3" ID="" IMPL="maxdsp" LATENCY="3" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="fmul" PRAGMA="" RTLNAME="fmul_32ns_32ns_32_4_max_dsp_1_U60" SOURCE="atax.cpp:77" STORAGESUBTYPE="" URAM="0" VARIABLE="v36"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U21" SOURCE="atax.cpp:113" STORAGESUBTYPE="" URAM="0" VARIABLE="v67"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U22" SOURCE="atax.cpp:119" STORAGESUBTYPE="" URAM="0" VARIABLE="v72"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U23" SOURCE="atax.cpp:125" STORAGESUBTYPE="" URAM="0" VARIABLE="v77"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U24" SOURCE="atax.cpp:131" STORAGESUBTYPE="" URAM="0" VARIABLE="v82"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U25" SOURCE="atax.cpp:137" STORAGESUBTYPE="" URAM="0" VARIABLE="v87"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U26" SOURCE="atax.cpp:143" STORAGESUBTYPE="" URAM="0" VARIABLE="v92"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U27" SOURCE="atax.cpp:149" STORAGESUBTYPE="" URAM="0" VARIABLE="v97"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U28" SOURCE="atax.cpp:155" STORAGESUBTYPE="" URAM="0" VARIABLE="v102"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U29" SOURCE="atax.cpp:161" STORAGESUBTYPE="" URAM="0" VARIABLE="v107"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op fadd" DSP="2" ID="" IMPL="fulldsp" LATENCY="6" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="fadd" PRAGMA="" RTLNAME="fadd_32ns_32ns_32_7_full_dsp_1_U30" SOURCE="atax.cpp:167" STORAGESUBTYPE="" URAM="0" VARIABLE="v112"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_44_1_VITIS_LOOP_45_2" OPTYPE="add" PRAGMA="" RTLNAME="add_ln45_fu_2953_p2" SOURCE="atax.cpp:45" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln45"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_atax_Pipeline_VITIS_LOOP_171_3_VITIS_LOOP_172_4</Name>
            <Loops>
                <VITIS_LOOP_171_3_VITIS_LOOP_172_4/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.798</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>8026</Best-caseLatency>
                    <Average-caseLatency>8026</Average-caseLatency>
                    <Worst-caseLatency>8026</Worst-caseLatency>
                    <Best-caseRealTimeLatency>26.727 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>26.727 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>26.727 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>8026</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_171_3_VITIS_LOOP_172_4>
                        <Name>VITIS_LOOP_171_3_VITIS_LOOP_172_4</Name>
                        <Slack>2.43</Slack>
                        <TripCount>7995</TripCount>
                        <Latency>8024</Latency>
                        <AbsoluteTimeLatency>26.720 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>31</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <InstanceList/>
                    </VITIS_LOOP_171_3_VITIS_LOOP_172_4>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>Timing Violation</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>atax.cpp:172</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_171_3_VITIS_LOOP_172_4>
                            <Name>VITIS_LOOP_171_3_VITIS_LOOP_172_4</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>atax.cpp:171</SourceLocation>
                        </VITIS_LOOP_171_3_VITIS_LOOP_172_4>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <DSP>4</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>~0</UTIL_DSP>
                    <FF>3701</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>2328</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_3_VITIS_LOOP_172_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_1_fu_4933_p2" SOURCE="atax.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln171_1"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_3_VITIS_LOOP_172_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln171_fu_4945_p2" SOURCE="atax.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln171"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_171_3_VITIS_LOOP_172_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U141" SOURCE="atax.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="mul4"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_171_3_VITIS_LOOP_172_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_11_4_1_U166" SOURCE="atax.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_171_3_VITIS_LOOP_172_4" OPTYPE="mul" PRAGMA="" RTLNAME="mul_9ns_11ns_19_1_1_U142" SOURCE="atax.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="mul2"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_171_3_VITIS_LOOP_172_4" OPTYPE="mul" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_11_4_1_U165" SOURCE="atax.cpp:171" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_171_3_VITIS_LOOP_172_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_11_4_1_U166" SOURCE="atax.cpp:174" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln174"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="1" ID="" IMPL="dsp_slice" LATENCY="3" LOOP="VITIS_LOOP_171_3_VITIS_LOOP_172_4" OPTYPE="add" PRAGMA="" RTLNAME="mac_muladd_6ns_6ns_6ns_11_4_1_U165" SOURCE="atax.cpp:195" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln195"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_171_3_VITIS_LOOP_172_4" OPTYPE="add" PRAGMA="" RTLNAME="add_ln172_fu_4979_p2" SOURCE="atax.cpp:172" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln172"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>test_atax</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>3.33</TargetClockPeriod>
                    <ClockUncertainty>0.90</ClockUncertainty>
                    <EstimatedClockPeriod>2.799</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>13390</Best-caseLatency>
                    <Average-caseLatency>13390</Average-caseLatency>
                    <Worst-caseLatency>13390</Worst-caseLatency>
                    <Best-caseRealTimeLatency>44.589 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>44.589 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>44.589 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>13391</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>atax.cpp:24</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>4032</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>155</DSP>
                    <AVAIL_DSP>9024</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>22663</FF>
                    <AVAIL_FF>2607360</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>20768</LUT>
                    <AVAIL_LUT>1303680</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>960</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="ctrl" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="ctrl_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands>
        <config_compile unsafe_math_optimizations="1"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="v0" index="0" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v0_0_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_0_0_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_0_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_0_1_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_0_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_0_2_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_0_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_0_3_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_0_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_0_4_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_0_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_0_5_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_0_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_0_6_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_0_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_0_7_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_0_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_0_8_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_0_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_0_9_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_1_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_1_0_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_1_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_1_1_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_1_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_1_2_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_1_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_1_3_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_1_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_1_4_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_1_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_1_5_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_1_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_1_6_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_1_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_1_7_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_1_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_1_8_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_1_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_1_9_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_2_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_2_0_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_2_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_2_1_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_2_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_2_2_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_2_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_2_3_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_2_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_2_4_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_2_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_2_5_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_2_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_2_6_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_2_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_2_7_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_2_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_2_8_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_2_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_2_9_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_3_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_3_0_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_3_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_3_1_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_3_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_3_2_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_3_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_3_3_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_3_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_3_4_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_3_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_3_5_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_3_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_3_6_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_3_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_3_7_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_3_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_3_8_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_3_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_3_9_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_4_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_4_0_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_4_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_4_1_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_4_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_4_2_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_4_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_4_3_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_4_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_4_4_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_4_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_4_5_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_4_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_4_6_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_4_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_4_7_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_4_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_4_8_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_4_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_4_9_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_5_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_5_0_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_5_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_5_1_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_5_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_5_2_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_5_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_5_3_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_5_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_5_4_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_5_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_5_5_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_5_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_5_6_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_5_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_5_7_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_5_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_5_8_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_5_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_5_9_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_6_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_6_0_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_6_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_6_1_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_6_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_6_2_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_6_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_6_3_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_6_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_6_4_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_6_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_6_5_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_6_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_6_6_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_6_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_6_7_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_6_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_6_8_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_6_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_6_9_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_7_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_7_0_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_7_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_7_1_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_7_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_7_2_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_7_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_7_3_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_7_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_7_4_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_7_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_7_5_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_7_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_7_6_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_7_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_7_7_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_7_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_7_8_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_7_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_7_9_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_8_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_8_0_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_8_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_8_1_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_8_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_8_2_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_8_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_8_3_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_8_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_8_4_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_8_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_8_5_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_8_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_8_6_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_8_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_8_7_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_8_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_8_8_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_8_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_8_9_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_9_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_9_0_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_9_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_9_1_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_9_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_9_2_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_9_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_9_3_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_9_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_9_4_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_9_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_9_5_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_9_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_9_6_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_9_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_9_7_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_9_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_9_8_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_9_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_9_9_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_10_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_10_0_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_10_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_10_1_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_10_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_10_2_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_10_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_10_3_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_10_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_10_4_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_10_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_10_5_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_10_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_10_6_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_10_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_10_7_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_10_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_10_8_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_10_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_10_9_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_11_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_11_0_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_11_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_11_1_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_11_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_11_2_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_11_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_11_3_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_11_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_11_4_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_11_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_11_5_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_11_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_11_6_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_11_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_11_7_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_11_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_11_8_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_11_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_11_9_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_12_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_12_0_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_12_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_12_1_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_12_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_12_2_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_12_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_12_3_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_12_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_12_4_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_12_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_12_5_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_12_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_12_6_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_12_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_12_7_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_12_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_12_8_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_12_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_12_9_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_13_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_13_0_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_13_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_13_1_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_13_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_13_2_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_13_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_13_3_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_13_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_13_4_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_13_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_13_5_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_13_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_13_6_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_13_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_13_7_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_13_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_13_8_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_13_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_13_9_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_14_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_14_0_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_14_1_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_14_1_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_14_2_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_14_2_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_14_3_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_14_3_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_14_4_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_14_4_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_14_5_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_14_5_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_14_6_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_14_6_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_14_7_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_14_7_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_14_8_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_14_8_PORTB" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_14_9_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v0_14_9_PORTB" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v1" index="1" direction="in" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v1_0_PORTA" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="v1_1_PORTA" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v2" index="2" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v2_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v2_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v2_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v2_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v2_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v2_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v2_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v2_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v2_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v2_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v2_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v2_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v2_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v2_6_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v2_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v2_7_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v2_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v2_8_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v2_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v2_9_PORTB" name="" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="v3" index="3" direction="inout" srcType="float*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="v3_0_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_0_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_1_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_1_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_2_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_2_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_3_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_3_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_4_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_4_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_5_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_5_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_6_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_6_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_7_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_7_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_8_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_8_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_9_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_9_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_10_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_10_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_11_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_11_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_12_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_12_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_13_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_13_PORTB" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_14_PORTA" name="" usage="data" direction="inout"/>
                <hwRef type="interface" interface="v3_14_PORTB" name="" usage="data" direction="inout"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_ctrl" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="4" portPrefix="s_axi_ctrl_" paramPrefix="C_S_AXI_CTRL_">
            <ports>
                <port>s_axi_ctrl_ARADDR</port>
                <port>s_axi_ctrl_ARREADY</port>
                <port>s_axi_ctrl_ARVALID</port>
                <port>s_axi_ctrl_AWADDR</port>
                <port>s_axi_ctrl_AWREADY</port>
                <port>s_axi_ctrl_AWVALID</port>
                <port>s_axi_ctrl_BREADY</port>
                <port>s_axi_ctrl_BRESP</port>
                <port>s_axi_ctrl_BVALID</port>
                <port>s_axi_ctrl_RDATA</port>
                <port>s_axi_ctrl_RREADY</port>
                <port>s_axi_ctrl_RRESP</port>
                <port>s_axi_ctrl_RVALID</port>
                <port>s_axi_ctrl_WDATA</port>
                <port>s_axi_ctrl_WREADY</port>
                <port>s_axi_ctrl_WSTRB</port>
                <port>s_axi_ctrl_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_ctrl</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="v0_0_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_0_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_0_0_EN_A">EN</portMap>
                <portMap portMapName="v0_0_0_WEN_A">WE</portMap>
                <portMap portMapName="v0_0_0_Din_A">DIN</portMap>
                <portMap portMapName="v0_0_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_0_0_Clk_A">CLK</portMap>
                <portMap portMapName="v0_0_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_0_0_Addr_A</port>
                <port>v0_0_0_Clk_A</port>
                <port>v0_0_0_Din_A</port>
                <port>v0_0_0_Dout_A</port>
                <port>v0_0_0_EN_A</port>
                <port>v0_0_0_Rst_A</port>
                <port>v0_0_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_0_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_0_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_0_0_EN_B">EN</portMap>
                <portMap portMapName="v0_0_0_WEN_B">WE</portMap>
                <portMap portMapName="v0_0_0_Din_B">DIN</portMap>
                <portMap portMapName="v0_0_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_0_0_Clk_B">CLK</portMap>
                <portMap portMapName="v0_0_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_0_0_Addr_B</port>
                <port>v0_0_0_Clk_B</port>
                <port>v0_0_0_Din_B</port>
                <port>v0_0_0_Dout_B</port>
                <port>v0_0_0_EN_B</port>
                <port>v0_0_0_Rst_B</port>
                <port>v0_0_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_0_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_0_1_EN_A">EN</portMap>
                <portMap portMapName="v0_0_1_WEN_A">WE</portMap>
                <portMap portMapName="v0_0_1_Din_A">DIN</portMap>
                <portMap portMapName="v0_0_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_0_1_Clk_A">CLK</portMap>
                <portMap portMapName="v0_0_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_0_1_Addr_A</port>
                <port>v0_0_1_Clk_A</port>
                <port>v0_0_1_Din_A</port>
                <port>v0_0_1_Dout_A</port>
                <port>v0_0_1_EN_A</port>
                <port>v0_0_1_Rst_A</port>
                <port>v0_0_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_0_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_0_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_0_1_EN_B">EN</portMap>
                <portMap portMapName="v0_0_1_WEN_B">WE</portMap>
                <portMap portMapName="v0_0_1_Din_B">DIN</portMap>
                <portMap portMapName="v0_0_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_0_1_Clk_B">CLK</portMap>
                <portMap portMapName="v0_0_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_0_1_Addr_B</port>
                <port>v0_0_1_Clk_B</port>
                <port>v0_0_1_Din_B</port>
                <port>v0_0_1_Dout_B</port>
                <port>v0_0_1_EN_B</port>
                <port>v0_0_1_Rst_B</port>
                <port>v0_0_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_0_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_0_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_0_2_EN_A">EN</portMap>
                <portMap portMapName="v0_0_2_WEN_A">WE</portMap>
                <portMap portMapName="v0_0_2_Din_A">DIN</portMap>
                <portMap portMapName="v0_0_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_0_2_Clk_A">CLK</portMap>
                <portMap portMapName="v0_0_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_0_2_Addr_A</port>
                <port>v0_0_2_Clk_A</port>
                <port>v0_0_2_Din_A</port>
                <port>v0_0_2_Dout_A</port>
                <port>v0_0_2_EN_A</port>
                <port>v0_0_2_Rst_A</port>
                <port>v0_0_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_0_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_0_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_0_2_EN_B">EN</portMap>
                <portMap portMapName="v0_0_2_WEN_B">WE</portMap>
                <portMap portMapName="v0_0_2_Din_B">DIN</portMap>
                <portMap portMapName="v0_0_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_0_2_Clk_B">CLK</portMap>
                <portMap portMapName="v0_0_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_0_2_Addr_B</port>
                <port>v0_0_2_Clk_B</port>
                <port>v0_0_2_Din_B</port>
                <port>v0_0_2_Dout_B</port>
                <port>v0_0_2_EN_B</port>
                <port>v0_0_2_Rst_B</port>
                <port>v0_0_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_0_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_0_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_0_3_EN_A">EN</portMap>
                <portMap portMapName="v0_0_3_WEN_A">WE</portMap>
                <portMap portMapName="v0_0_3_Din_A">DIN</portMap>
                <portMap portMapName="v0_0_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_0_3_Clk_A">CLK</portMap>
                <portMap portMapName="v0_0_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_0_3_Addr_A</port>
                <port>v0_0_3_Clk_A</port>
                <port>v0_0_3_Din_A</port>
                <port>v0_0_3_Dout_A</port>
                <port>v0_0_3_EN_A</port>
                <port>v0_0_3_Rst_A</port>
                <port>v0_0_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_0_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_0_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_0_3_EN_B">EN</portMap>
                <portMap portMapName="v0_0_3_WEN_B">WE</portMap>
                <portMap portMapName="v0_0_3_Din_B">DIN</portMap>
                <portMap portMapName="v0_0_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_0_3_Clk_B">CLK</portMap>
                <portMap portMapName="v0_0_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_0_3_Addr_B</port>
                <port>v0_0_3_Clk_B</port>
                <port>v0_0_3_Din_B</port>
                <port>v0_0_3_Dout_B</port>
                <port>v0_0_3_EN_B</port>
                <port>v0_0_3_Rst_B</port>
                <port>v0_0_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_0_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_0_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_0_4_EN_A">EN</portMap>
                <portMap portMapName="v0_0_4_WEN_A">WE</portMap>
                <portMap portMapName="v0_0_4_Din_A">DIN</portMap>
                <portMap portMapName="v0_0_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_0_4_Clk_A">CLK</portMap>
                <portMap portMapName="v0_0_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_0_4_Addr_A</port>
                <port>v0_0_4_Clk_A</port>
                <port>v0_0_4_Din_A</port>
                <port>v0_0_4_Dout_A</port>
                <port>v0_0_4_EN_A</port>
                <port>v0_0_4_Rst_A</port>
                <port>v0_0_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_0_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_0_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_0_4_EN_B">EN</portMap>
                <portMap portMapName="v0_0_4_WEN_B">WE</portMap>
                <portMap portMapName="v0_0_4_Din_B">DIN</portMap>
                <portMap portMapName="v0_0_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_0_4_Clk_B">CLK</portMap>
                <portMap portMapName="v0_0_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_0_4_Addr_B</port>
                <port>v0_0_4_Clk_B</port>
                <port>v0_0_4_Din_B</port>
                <port>v0_0_4_Dout_B</port>
                <port>v0_0_4_EN_B</port>
                <port>v0_0_4_Rst_B</port>
                <port>v0_0_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_0_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_0_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_0_5_EN_A">EN</portMap>
                <portMap portMapName="v0_0_5_WEN_A">WE</portMap>
                <portMap portMapName="v0_0_5_Din_A">DIN</portMap>
                <portMap portMapName="v0_0_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_0_5_Clk_A">CLK</portMap>
                <portMap portMapName="v0_0_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_0_5_Addr_A</port>
                <port>v0_0_5_Clk_A</port>
                <port>v0_0_5_Din_A</port>
                <port>v0_0_5_Dout_A</port>
                <port>v0_0_5_EN_A</port>
                <port>v0_0_5_Rst_A</port>
                <port>v0_0_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_0_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_0_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_0_5_EN_B">EN</portMap>
                <portMap portMapName="v0_0_5_WEN_B">WE</portMap>
                <portMap portMapName="v0_0_5_Din_B">DIN</portMap>
                <portMap portMapName="v0_0_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_0_5_Clk_B">CLK</portMap>
                <portMap portMapName="v0_0_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_0_5_Addr_B</port>
                <port>v0_0_5_Clk_B</port>
                <port>v0_0_5_Din_B</port>
                <port>v0_0_5_Dout_B</port>
                <port>v0_0_5_EN_B</port>
                <port>v0_0_5_Rst_B</port>
                <port>v0_0_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_0_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_0_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_0_6_EN_A">EN</portMap>
                <portMap portMapName="v0_0_6_WEN_A">WE</portMap>
                <portMap portMapName="v0_0_6_Din_A">DIN</portMap>
                <portMap portMapName="v0_0_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_0_6_Clk_A">CLK</portMap>
                <portMap portMapName="v0_0_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_0_6_Addr_A</port>
                <port>v0_0_6_Clk_A</port>
                <port>v0_0_6_Din_A</port>
                <port>v0_0_6_Dout_A</port>
                <port>v0_0_6_EN_A</port>
                <port>v0_0_6_Rst_A</port>
                <port>v0_0_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_0_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_0_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_0_6_EN_B">EN</portMap>
                <portMap portMapName="v0_0_6_WEN_B">WE</portMap>
                <portMap portMapName="v0_0_6_Din_B">DIN</portMap>
                <portMap portMapName="v0_0_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_0_6_Clk_B">CLK</portMap>
                <portMap portMapName="v0_0_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_0_6_Addr_B</port>
                <port>v0_0_6_Clk_B</port>
                <port>v0_0_6_Din_B</port>
                <port>v0_0_6_Dout_B</port>
                <port>v0_0_6_EN_B</port>
                <port>v0_0_6_Rst_B</port>
                <port>v0_0_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_0_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_0_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_0_7_EN_A">EN</portMap>
                <portMap portMapName="v0_0_7_WEN_A">WE</portMap>
                <portMap portMapName="v0_0_7_Din_A">DIN</portMap>
                <portMap portMapName="v0_0_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_0_7_Clk_A">CLK</portMap>
                <portMap portMapName="v0_0_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_0_7_Addr_A</port>
                <port>v0_0_7_Clk_A</port>
                <port>v0_0_7_Din_A</port>
                <port>v0_0_7_Dout_A</port>
                <port>v0_0_7_EN_A</port>
                <port>v0_0_7_Rst_A</port>
                <port>v0_0_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_0_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_0_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_0_7_EN_B">EN</portMap>
                <portMap portMapName="v0_0_7_WEN_B">WE</portMap>
                <portMap portMapName="v0_0_7_Din_B">DIN</portMap>
                <portMap portMapName="v0_0_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_0_7_Clk_B">CLK</portMap>
                <portMap portMapName="v0_0_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_0_7_Addr_B</port>
                <port>v0_0_7_Clk_B</port>
                <port>v0_0_7_Din_B</port>
                <port>v0_0_7_Dout_B</port>
                <port>v0_0_7_EN_B</port>
                <port>v0_0_7_Rst_B</port>
                <port>v0_0_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_0_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_0_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_0_8_EN_A">EN</portMap>
                <portMap portMapName="v0_0_8_WEN_A">WE</portMap>
                <portMap portMapName="v0_0_8_Din_A">DIN</portMap>
                <portMap portMapName="v0_0_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_0_8_Clk_A">CLK</portMap>
                <portMap portMapName="v0_0_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_0_8_Addr_A</port>
                <port>v0_0_8_Clk_A</port>
                <port>v0_0_8_Din_A</port>
                <port>v0_0_8_Dout_A</port>
                <port>v0_0_8_EN_A</port>
                <port>v0_0_8_Rst_A</port>
                <port>v0_0_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_0_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_0_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_0_8_EN_B">EN</portMap>
                <portMap portMapName="v0_0_8_WEN_B">WE</portMap>
                <portMap portMapName="v0_0_8_Din_B">DIN</portMap>
                <portMap portMapName="v0_0_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_0_8_Clk_B">CLK</portMap>
                <portMap portMapName="v0_0_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_0_8_Addr_B</port>
                <port>v0_0_8_Clk_B</port>
                <port>v0_0_8_Din_B</port>
                <port>v0_0_8_Dout_B</port>
                <port>v0_0_8_EN_B</port>
                <port>v0_0_8_Rst_B</port>
                <port>v0_0_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_0_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_0_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_0_9_EN_A">EN</portMap>
                <portMap portMapName="v0_0_9_WEN_A">WE</portMap>
                <portMap portMapName="v0_0_9_Din_A">DIN</portMap>
                <portMap portMapName="v0_0_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_0_9_Clk_A">CLK</portMap>
                <portMap portMapName="v0_0_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_0_9_Addr_A</port>
                <port>v0_0_9_Clk_A</port>
                <port>v0_0_9_Din_A</port>
                <port>v0_0_9_Dout_A</port>
                <port>v0_0_9_EN_A</port>
                <port>v0_0_9_Rst_A</port>
                <port>v0_0_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_0_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_0_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_0_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_0_9_EN_B">EN</portMap>
                <portMap portMapName="v0_0_9_WEN_B">WE</portMap>
                <portMap portMapName="v0_0_9_Din_B">DIN</portMap>
                <portMap portMapName="v0_0_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_0_9_Clk_B">CLK</portMap>
                <portMap portMapName="v0_0_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_0_9_Addr_B</port>
                <port>v0_0_9_Clk_B</port>
                <port>v0_0_9_Din_B</port>
                <port>v0_0_9_Dout_B</port>
                <port>v0_0_9_EN_B</port>
                <port>v0_0_9_Rst_B</port>
                <port>v0_0_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_1_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_1_0_EN_A">EN</portMap>
                <portMap portMapName="v0_1_0_WEN_A">WE</portMap>
                <portMap portMapName="v0_1_0_Din_A">DIN</portMap>
                <portMap portMapName="v0_1_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_1_0_Clk_A">CLK</portMap>
                <portMap portMapName="v0_1_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_1_0_Addr_A</port>
                <port>v0_1_0_Clk_A</port>
                <port>v0_1_0_Din_A</port>
                <port>v0_1_0_Dout_A</port>
                <port>v0_1_0_EN_A</port>
                <port>v0_1_0_Rst_A</port>
                <port>v0_1_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_1_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_1_0_EN_B">EN</portMap>
                <portMap portMapName="v0_1_0_WEN_B">WE</portMap>
                <portMap portMapName="v0_1_0_Din_B">DIN</portMap>
                <portMap portMapName="v0_1_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_1_0_Clk_B">CLK</portMap>
                <portMap portMapName="v0_1_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_1_0_Addr_B</port>
                <port>v0_1_0_Clk_B</port>
                <port>v0_1_0_Din_B</port>
                <port>v0_1_0_Dout_B</port>
                <port>v0_1_0_EN_B</port>
                <port>v0_1_0_Rst_B</port>
                <port>v0_1_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_1_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_1_1_EN_A">EN</portMap>
                <portMap portMapName="v0_1_1_WEN_A">WE</portMap>
                <portMap portMapName="v0_1_1_Din_A">DIN</portMap>
                <portMap portMapName="v0_1_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_1_1_Clk_A">CLK</portMap>
                <portMap portMapName="v0_1_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_1_1_Addr_A</port>
                <port>v0_1_1_Clk_A</port>
                <port>v0_1_1_Din_A</port>
                <port>v0_1_1_Dout_A</port>
                <port>v0_1_1_EN_A</port>
                <port>v0_1_1_Rst_A</port>
                <port>v0_1_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_1_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_1_1_EN_B">EN</portMap>
                <portMap portMapName="v0_1_1_WEN_B">WE</portMap>
                <portMap portMapName="v0_1_1_Din_B">DIN</portMap>
                <portMap portMapName="v0_1_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_1_1_Clk_B">CLK</portMap>
                <portMap portMapName="v0_1_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_1_1_Addr_B</port>
                <port>v0_1_1_Clk_B</port>
                <port>v0_1_1_Din_B</port>
                <port>v0_1_1_Dout_B</port>
                <port>v0_1_1_EN_B</port>
                <port>v0_1_1_Rst_B</port>
                <port>v0_1_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_1_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_1_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_1_2_EN_A">EN</portMap>
                <portMap portMapName="v0_1_2_WEN_A">WE</portMap>
                <portMap portMapName="v0_1_2_Din_A">DIN</portMap>
                <portMap portMapName="v0_1_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_1_2_Clk_A">CLK</portMap>
                <portMap portMapName="v0_1_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_1_2_Addr_A</port>
                <port>v0_1_2_Clk_A</port>
                <port>v0_1_2_Din_A</port>
                <port>v0_1_2_Dout_A</port>
                <port>v0_1_2_EN_A</port>
                <port>v0_1_2_Rst_A</port>
                <port>v0_1_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_1_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_1_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_1_2_EN_B">EN</portMap>
                <portMap portMapName="v0_1_2_WEN_B">WE</portMap>
                <portMap portMapName="v0_1_2_Din_B">DIN</portMap>
                <portMap portMapName="v0_1_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_1_2_Clk_B">CLK</portMap>
                <portMap portMapName="v0_1_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_1_2_Addr_B</port>
                <port>v0_1_2_Clk_B</port>
                <port>v0_1_2_Din_B</port>
                <port>v0_1_2_Dout_B</port>
                <port>v0_1_2_EN_B</port>
                <port>v0_1_2_Rst_B</port>
                <port>v0_1_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_1_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_1_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_1_3_EN_A">EN</portMap>
                <portMap portMapName="v0_1_3_WEN_A">WE</portMap>
                <portMap portMapName="v0_1_3_Din_A">DIN</portMap>
                <portMap portMapName="v0_1_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_1_3_Clk_A">CLK</portMap>
                <portMap portMapName="v0_1_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_1_3_Addr_A</port>
                <port>v0_1_3_Clk_A</port>
                <port>v0_1_3_Din_A</port>
                <port>v0_1_3_Dout_A</port>
                <port>v0_1_3_EN_A</port>
                <port>v0_1_3_Rst_A</port>
                <port>v0_1_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_1_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_1_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_1_3_EN_B">EN</portMap>
                <portMap portMapName="v0_1_3_WEN_B">WE</portMap>
                <portMap portMapName="v0_1_3_Din_B">DIN</portMap>
                <portMap portMapName="v0_1_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_1_3_Clk_B">CLK</portMap>
                <portMap portMapName="v0_1_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_1_3_Addr_B</port>
                <port>v0_1_3_Clk_B</port>
                <port>v0_1_3_Din_B</port>
                <port>v0_1_3_Dout_B</port>
                <port>v0_1_3_EN_B</port>
                <port>v0_1_3_Rst_B</port>
                <port>v0_1_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_1_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_1_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_1_4_EN_A">EN</portMap>
                <portMap portMapName="v0_1_4_WEN_A">WE</portMap>
                <portMap portMapName="v0_1_4_Din_A">DIN</portMap>
                <portMap portMapName="v0_1_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_1_4_Clk_A">CLK</portMap>
                <portMap portMapName="v0_1_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_1_4_Addr_A</port>
                <port>v0_1_4_Clk_A</port>
                <port>v0_1_4_Din_A</port>
                <port>v0_1_4_Dout_A</port>
                <port>v0_1_4_EN_A</port>
                <port>v0_1_4_Rst_A</port>
                <port>v0_1_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_1_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_1_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_1_4_EN_B">EN</portMap>
                <portMap portMapName="v0_1_4_WEN_B">WE</portMap>
                <portMap portMapName="v0_1_4_Din_B">DIN</portMap>
                <portMap portMapName="v0_1_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_1_4_Clk_B">CLK</portMap>
                <portMap portMapName="v0_1_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_1_4_Addr_B</port>
                <port>v0_1_4_Clk_B</port>
                <port>v0_1_4_Din_B</port>
                <port>v0_1_4_Dout_B</port>
                <port>v0_1_4_EN_B</port>
                <port>v0_1_4_Rst_B</port>
                <port>v0_1_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_1_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_1_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_1_5_EN_A">EN</portMap>
                <portMap portMapName="v0_1_5_WEN_A">WE</portMap>
                <portMap portMapName="v0_1_5_Din_A">DIN</portMap>
                <portMap portMapName="v0_1_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_1_5_Clk_A">CLK</portMap>
                <portMap portMapName="v0_1_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_1_5_Addr_A</port>
                <port>v0_1_5_Clk_A</port>
                <port>v0_1_5_Din_A</port>
                <port>v0_1_5_Dout_A</port>
                <port>v0_1_5_EN_A</port>
                <port>v0_1_5_Rst_A</port>
                <port>v0_1_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_1_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_1_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_1_5_EN_B">EN</portMap>
                <portMap portMapName="v0_1_5_WEN_B">WE</portMap>
                <portMap portMapName="v0_1_5_Din_B">DIN</portMap>
                <portMap portMapName="v0_1_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_1_5_Clk_B">CLK</portMap>
                <portMap portMapName="v0_1_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_1_5_Addr_B</port>
                <port>v0_1_5_Clk_B</port>
                <port>v0_1_5_Din_B</port>
                <port>v0_1_5_Dout_B</port>
                <port>v0_1_5_EN_B</port>
                <port>v0_1_5_Rst_B</port>
                <port>v0_1_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_1_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_1_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_1_6_EN_A">EN</portMap>
                <portMap portMapName="v0_1_6_WEN_A">WE</portMap>
                <portMap portMapName="v0_1_6_Din_A">DIN</portMap>
                <portMap portMapName="v0_1_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_1_6_Clk_A">CLK</portMap>
                <portMap portMapName="v0_1_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_1_6_Addr_A</port>
                <port>v0_1_6_Clk_A</port>
                <port>v0_1_6_Din_A</port>
                <port>v0_1_6_Dout_A</port>
                <port>v0_1_6_EN_A</port>
                <port>v0_1_6_Rst_A</port>
                <port>v0_1_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_1_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_1_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_1_6_EN_B">EN</portMap>
                <portMap portMapName="v0_1_6_WEN_B">WE</portMap>
                <portMap portMapName="v0_1_6_Din_B">DIN</portMap>
                <portMap portMapName="v0_1_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_1_6_Clk_B">CLK</portMap>
                <portMap portMapName="v0_1_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_1_6_Addr_B</port>
                <port>v0_1_6_Clk_B</port>
                <port>v0_1_6_Din_B</port>
                <port>v0_1_6_Dout_B</port>
                <port>v0_1_6_EN_B</port>
                <port>v0_1_6_Rst_B</port>
                <port>v0_1_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_1_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_1_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_1_7_EN_A">EN</portMap>
                <portMap portMapName="v0_1_7_WEN_A">WE</portMap>
                <portMap portMapName="v0_1_7_Din_A">DIN</portMap>
                <portMap portMapName="v0_1_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_1_7_Clk_A">CLK</portMap>
                <portMap portMapName="v0_1_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_1_7_Addr_A</port>
                <port>v0_1_7_Clk_A</port>
                <port>v0_1_7_Din_A</port>
                <port>v0_1_7_Dout_A</port>
                <port>v0_1_7_EN_A</port>
                <port>v0_1_7_Rst_A</port>
                <port>v0_1_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_1_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_1_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_1_7_EN_B">EN</portMap>
                <portMap portMapName="v0_1_7_WEN_B">WE</portMap>
                <portMap portMapName="v0_1_7_Din_B">DIN</portMap>
                <portMap portMapName="v0_1_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_1_7_Clk_B">CLK</portMap>
                <portMap portMapName="v0_1_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_1_7_Addr_B</port>
                <port>v0_1_7_Clk_B</port>
                <port>v0_1_7_Din_B</port>
                <port>v0_1_7_Dout_B</port>
                <port>v0_1_7_EN_B</port>
                <port>v0_1_7_Rst_B</port>
                <port>v0_1_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_1_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_1_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_1_8_EN_A">EN</portMap>
                <portMap portMapName="v0_1_8_WEN_A">WE</portMap>
                <portMap portMapName="v0_1_8_Din_A">DIN</portMap>
                <portMap portMapName="v0_1_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_1_8_Clk_A">CLK</portMap>
                <portMap portMapName="v0_1_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_1_8_Addr_A</port>
                <port>v0_1_8_Clk_A</port>
                <port>v0_1_8_Din_A</port>
                <port>v0_1_8_Dout_A</port>
                <port>v0_1_8_EN_A</port>
                <port>v0_1_8_Rst_A</port>
                <port>v0_1_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_1_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_1_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_1_8_EN_B">EN</portMap>
                <portMap portMapName="v0_1_8_WEN_B">WE</portMap>
                <portMap portMapName="v0_1_8_Din_B">DIN</portMap>
                <portMap portMapName="v0_1_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_1_8_Clk_B">CLK</portMap>
                <portMap portMapName="v0_1_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_1_8_Addr_B</port>
                <port>v0_1_8_Clk_B</port>
                <port>v0_1_8_Din_B</port>
                <port>v0_1_8_Dout_B</port>
                <port>v0_1_8_EN_B</port>
                <port>v0_1_8_Rst_B</port>
                <port>v0_1_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_1_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_1_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_1_9_EN_A">EN</portMap>
                <portMap portMapName="v0_1_9_WEN_A">WE</portMap>
                <portMap portMapName="v0_1_9_Din_A">DIN</portMap>
                <portMap portMapName="v0_1_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_1_9_Clk_A">CLK</portMap>
                <portMap portMapName="v0_1_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_1_9_Addr_A</port>
                <port>v0_1_9_Clk_A</port>
                <port>v0_1_9_Din_A</port>
                <port>v0_1_9_Dout_A</port>
                <port>v0_1_9_EN_A</port>
                <port>v0_1_9_Rst_A</port>
                <port>v0_1_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_1_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_1_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_1_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_1_9_EN_B">EN</portMap>
                <portMap portMapName="v0_1_9_WEN_B">WE</portMap>
                <portMap portMapName="v0_1_9_Din_B">DIN</portMap>
                <portMap portMapName="v0_1_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_1_9_Clk_B">CLK</portMap>
                <portMap portMapName="v0_1_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_1_9_Addr_B</port>
                <port>v0_1_9_Clk_B</port>
                <port>v0_1_9_Din_B</port>
                <port>v0_1_9_Dout_B</port>
                <port>v0_1_9_EN_B</port>
                <port>v0_1_9_Rst_B</port>
                <port>v0_1_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_2_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_2_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_2_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_2_0_EN_A">EN</portMap>
                <portMap portMapName="v0_2_0_WEN_A">WE</portMap>
                <portMap portMapName="v0_2_0_Din_A">DIN</portMap>
                <portMap portMapName="v0_2_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_2_0_Clk_A">CLK</portMap>
                <portMap portMapName="v0_2_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_2_0_Addr_A</port>
                <port>v0_2_0_Clk_A</port>
                <port>v0_2_0_Din_A</port>
                <port>v0_2_0_Dout_A</port>
                <port>v0_2_0_EN_A</port>
                <port>v0_2_0_Rst_A</port>
                <port>v0_2_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_2_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_2_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_2_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_2_0_EN_B">EN</portMap>
                <portMap portMapName="v0_2_0_WEN_B">WE</portMap>
                <portMap portMapName="v0_2_0_Din_B">DIN</portMap>
                <portMap portMapName="v0_2_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_2_0_Clk_B">CLK</portMap>
                <portMap portMapName="v0_2_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_2_0_Addr_B</port>
                <port>v0_2_0_Clk_B</port>
                <port>v0_2_0_Din_B</port>
                <port>v0_2_0_Dout_B</port>
                <port>v0_2_0_EN_B</port>
                <port>v0_2_0_Rst_B</port>
                <port>v0_2_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_2_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_2_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_2_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_2_1_EN_A">EN</portMap>
                <portMap portMapName="v0_2_1_WEN_A">WE</portMap>
                <portMap portMapName="v0_2_1_Din_A">DIN</portMap>
                <portMap portMapName="v0_2_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_2_1_Clk_A">CLK</portMap>
                <portMap portMapName="v0_2_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_2_1_Addr_A</port>
                <port>v0_2_1_Clk_A</port>
                <port>v0_2_1_Din_A</port>
                <port>v0_2_1_Dout_A</port>
                <port>v0_2_1_EN_A</port>
                <port>v0_2_1_Rst_A</port>
                <port>v0_2_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_2_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_2_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_2_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_2_1_EN_B">EN</portMap>
                <portMap portMapName="v0_2_1_WEN_B">WE</portMap>
                <portMap portMapName="v0_2_1_Din_B">DIN</portMap>
                <portMap portMapName="v0_2_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_2_1_Clk_B">CLK</portMap>
                <portMap portMapName="v0_2_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_2_1_Addr_B</port>
                <port>v0_2_1_Clk_B</port>
                <port>v0_2_1_Din_B</port>
                <port>v0_2_1_Dout_B</port>
                <port>v0_2_1_EN_B</port>
                <port>v0_2_1_Rst_B</port>
                <port>v0_2_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_2_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_2_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_2_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_2_2_EN_A">EN</portMap>
                <portMap portMapName="v0_2_2_WEN_A">WE</portMap>
                <portMap portMapName="v0_2_2_Din_A">DIN</portMap>
                <portMap portMapName="v0_2_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_2_2_Clk_A">CLK</portMap>
                <portMap portMapName="v0_2_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_2_2_Addr_A</port>
                <port>v0_2_2_Clk_A</port>
                <port>v0_2_2_Din_A</port>
                <port>v0_2_2_Dout_A</port>
                <port>v0_2_2_EN_A</port>
                <port>v0_2_2_Rst_A</port>
                <port>v0_2_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_2_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_2_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_2_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_2_2_EN_B">EN</portMap>
                <portMap portMapName="v0_2_2_WEN_B">WE</portMap>
                <portMap portMapName="v0_2_2_Din_B">DIN</portMap>
                <portMap portMapName="v0_2_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_2_2_Clk_B">CLK</portMap>
                <portMap portMapName="v0_2_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_2_2_Addr_B</port>
                <port>v0_2_2_Clk_B</port>
                <port>v0_2_2_Din_B</port>
                <port>v0_2_2_Dout_B</port>
                <port>v0_2_2_EN_B</port>
                <port>v0_2_2_Rst_B</port>
                <port>v0_2_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_2_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_2_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_2_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_2_3_EN_A">EN</portMap>
                <portMap portMapName="v0_2_3_WEN_A">WE</portMap>
                <portMap portMapName="v0_2_3_Din_A">DIN</portMap>
                <portMap portMapName="v0_2_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_2_3_Clk_A">CLK</portMap>
                <portMap portMapName="v0_2_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_2_3_Addr_A</port>
                <port>v0_2_3_Clk_A</port>
                <port>v0_2_3_Din_A</port>
                <port>v0_2_3_Dout_A</port>
                <port>v0_2_3_EN_A</port>
                <port>v0_2_3_Rst_A</port>
                <port>v0_2_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_2_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_2_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_2_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_2_3_EN_B">EN</portMap>
                <portMap portMapName="v0_2_3_WEN_B">WE</portMap>
                <portMap portMapName="v0_2_3_Din_B">DIN</portMap>
                <portMap portMapName="v0_2_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_2_3_Clk_B">CLK</portMap>
                <portMap portMapName="v0_2_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_2_3_Addr_B</port>
                <port>v0_2_3_Clk_B</port>
                <port>v0_2_3_Din_B</port>
                <port>v0_2_3_Dout_B</port>
                <port>v0_2_3_EN_B</port>
                <port>v0_2_3_Rst_B</port>
                <port>v0_2_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_2_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_2_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_2_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_2_4_EN_A">EN</portMap>
                <portMap portMapName="v0_2_4_WEN_A">WE</portMap>
                <portMap portMapName="v0_2_4_Din_A">DIN</portMap>
                <portMap portMapName="v0_2_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_2_4_Clk_A">CLK</portMap>
                <portMap portMapName="v0_2_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_2_4_Addr_A</port>
                <port>v0_2_4_Clk_A</port>
                <port>v0_2_4_Din_A</port>
                <port>v0_2_4_Dout_A</port>
                <port>v0_2_4_EN_A</port>
                <port>v0_2_4_Rst_A</port>
                <port>v0_2_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_2_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_2_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_2_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_2_4_EN_B">EN</portMap>
                <portMap portMapName="v0_2_4_WEN_B">WE</portMap>
                <portMap portMapName="v0_2_4_Din_B">DIN</portMap>
                <portMap portMapName="v0_2_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_2_4_Clk_B">CLK</portMap>
                <portMap portMapName="v0_2_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_2_4_Addr_B</port>
                <port>v0_2_4_Clk_B</port>
                <port>v0_2_4_Din_B</port>
                <port>v0_2_4_Dout_B</port>
                <port>v0_2_4_EN_B</port>
                <port>v0_2_4_Rst_B</port>
                <port>v0_2_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_2_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_2_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_2_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_2_5_EN_A">EN</portMap>
                <portMap portMapName="v0_2_5_WEN_A">WE</portMap>
                <portMap portMapName="v0_2_5_Din_A">DIN</portMap>
                <portMap portMapName="v0_2_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_2_5_Clk_A">CLK</portMap>
                <portMap portMapName="v0_2_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_2_5_Addr_A</port>
                <port>v0_2_5_Clk_A</port>
                <port>v0_2_5_Din_A</port>
                <port>v0_2_5_Dout_A</port>
                <port>v0_2_5_EN_A</port>
                <port>v0_2_5_Rst_A</port>
                <port>v0_2_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_2_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_2_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_2_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_2_5_EN_B">EN</portMap>
                <portMap portMapName="v0_2_5_WEN_B">WE</portMap>
                <portMap portMapName="v0_2_5_Din_B">DIN</portMap>
                <portMap portMapName="v0_2_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_2_5_Clk_B">CLK</portMap>
                <portMap portMapName="v0_2_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_2_5_Addr_B</port>
                <port>v0_2_5_Clk_B</port>
                <port>v0_2_5_Din_B</port>
                <port>v0_2_5_Dout_B</port>
                <port>v0_2_5_EN_B</port>
                <port>v0_2_5_Rst_B</port>
                <port>v0_2_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_2_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_2_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_2_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_2_6_EN_A">EN</portMap>
                <portMap portMapName="v0_2_6_WEN_A">WE</portMap>
                <portMap portMapName="v0_2_6_Din_A">DIN</portMap>
                <portMap portMapName="v0_2_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_2_6_Clk_A">CLK</portMap>
                <portMap portMapName="v0_2_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_2_6_Addr_A</port>
                <port>v0_2_6_Clk_A</port>
                <port>v0_2_6_Din_A</port>
                <port>v0_2_6_Dout_A</port>
                <port>v0_2_6_EN_A</port>
                <port>v0_2_6_Rst_A</port>
                <port>v0_2_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_2_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_2_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_2_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_2_6_EN_B">EN</portMap>
                <portMap portMapName="v0_2_6_WEN_B">WE</portMap>
                <portMap portMapName="v0_2_6_Din_B">DIN</portMap>
                <portMap portMapName="v0_2_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_2_6_Clk_B">CLK</portMap>
                <portMap portMapName="v0_2_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_2_6_Addr_B</port>
                <port>v0_2_6_Clk_B</port>
                <port>v0_2_6_Din_B</port>
                <port>v0_2_6_Dout_B</port>
                <port>v0_2_6_EN_B</port>
                <port>v0_2_6_Rst_B</port>
                <port>v0_2_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_2_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_2_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_2_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_2_7_EN_A">EN</portMap>
                <portMap portMapName="v0_2_7_WEN_A">WE</portMap>
                <portMap portMapName="v0_2_7_Din_A">DIN</portMap>
                <portMap portMapName="v0_2_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_2_7_Clk_A">CLK</portMap>
                <portMap portMapName="v0_2_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_2_7_Addr_A</port>
                <port>v0_2_7_Clk_A</port>
                <port>v0_2_7_Din_A</port>
                <port>v0_2_7_Dout_A</port>
                <port>v0_2_7_EN_A</port>
                <port>v0_2_7_Rst_A</port>
                <port>v0_2_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_2_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_2_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_2_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_2_7_EN_B">EN</portMap>
                <portMap portMapName="v0_2_7_WEN_B">WE</portMap>
                <portMap portMapName="v0_2_7_Din_B">DIN</portMap>
                <portMap portMapName="v0_2_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_2_7_Clk_B">CLK</portMap>
                <portMap portMapName="v0_2_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_2_7_Addr_B</port>
                <port>v0_2_7_Clk_B</port>
                <port>v0_2_7_Din_B</port>
                <port>v0_2_7_Dout_B</port>
                <port>v0_2_7_EN_B</port>
                <port>v0_2_7_Rst_B</port>
                <port>v0_2_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_2_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_2_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_2_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_2_8_EN_A">EN</portMap>
                <portMap portMapName="v0_2_8_WEN_A">WE</portMap>
                <portMap portMapName="v0_2_8_Din_A">DIN</portMap>
                <portMap portMapName="v0_2_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_2_8_Clk_A">CLK</portMap>
                <portMap portMapName="v0_2_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_2_8_Addr_A</port>
                <port>v0_2_8_Clk_A</port>
                <port>v0_2_8_Din_A</port>
                <port>v0_2_8_Dout_A</port>
                <port>v0_2_8_EN_A</port>
                <port>v0_2_8_Rst_A</port>
                <port>v0_2_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_2_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_2_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_2_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_2_8_EN_B">EN</portMap>
                <portMap portMapName="v0_2_8_WEN_B">WE</portMap>
                <portMap portMapName="v0_2_8_Din_B">DIN</portMap>
                <portMap portMapName="v0_2_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_2_8_Clk_B">CLK</portMap>
                <portMap portMapName="v0_2_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_2_8_Addr_B</port>
                <port>v0_2_8_Clk_B</port>
                <port>v0_2_8_Din_B</port>
                <port>v0_2_8_Dout_B</port>
                <port>v0_2_8_EN_B</port>
                <port>v0_2_8_Rst_B</port>
                <port>v0_2_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_2_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_2_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_2_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_2_9_EN_A">EN</portMap>
                <portMap portMapName="v0_2_9_WEN_A">WE</portMap>
                <portMap portMapName="v0_2_9_Din_A">DIN</portMap>
                <portMap portMapName="v0_2_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_2_9_Clk_A">CLK</portMap>
                <portMap portMapName="v0_2_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_2_9_Addr_A</port>
                <port>v0_2_9_Clk_A</port>
                <port>v0_2_9_Din_A</port>
                <port>v0_2_9_Dout_A</port>
                <port>v0_2_9_EN_A</port>
                <port>v0_2_9_Rst_A</port>
                <port>v0_2_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_2_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_2_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_2_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_2_9_EN_B">EN</portMap>
                <portMap portMapName="v0_2_9_WEN_B">WE</portMap>
                <portMap portMapName="v0_2_9_Din_B">DIN</portMap>
                <portMap portMapName="v0_2_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_2_9_Clk_B">CLK</portMap>
                <portMap portMapName="v0_2_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_2_9_Addr_B</port>
                <port>v0_2_9_Clk_B</port>
                <port>v0_2_9_Din_B</port>
                <port>v0_2_9_Dout_B</port>
                <port>v0_2_9_EN_B</port>
                <port>v0_2_9_Rst_B</port>
                <port>v0_2_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_3_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_3_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_3_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_3_0_EN_A">EN</portMap>
                <portMap portMapName="v0_3_0_WEN_A">WE</portMap>
                <portMap portMapName="v0_3_0_Din_A">DIN</portMap>
                <portMap portMapName="v0_3_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_3_0_Clk_A">CLK</portMap>
                <portMap portMapName="v0_3_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_3_0_Addr_A</port>
                <port>v0_3_0_Clk_A</port>
                <port>v0_3_0_Din_A</port>
                <port>v0_3_0_Dout_A</port>
                <port>v0_3_0_EN_A</port>
                <port>v0_3_0_Rst_A</port>
                <port>v0_3_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_3_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_3_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_3_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_3_0_EN_B">EN</portMap>
                <portMap portMapName="v0_3_0_WEN_B">WE</portMap>
                <portMap portMapName="v0_3_0_Din_B">DIN</portMap>
                <portMap portMapName="v0_3_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_3_0_Clk_B">CLK</portMap>
                <portMap portMapName="v0_3_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_3_0_Addr_B</port>
                <port>v0_3_0_Clk_B</port>
                <port>v0_3_0_Din_B</port>
                <port>v0_3_0_Dout_B</port>
                <port>v0_3_0_EN_B</port>
                <port>v0_3_0_Rst_B</port>
                <port>v0_3_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_3_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_3_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_3_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_3_1_EN_A">EN</portMap>
                <portMap portMapName="v0_3_1_WEN_A">WE</portMap>
                <portMap portMapName="v0_3_1_Din_A">DIN</portMap>
                <portMap portMapName="v0_3_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_3_1_Clk_A">CLK</portMap>
                <portMap portMapName="v0_3_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_3_1_Addr_A</port>
                <port>v0_3_1_Clk_A</port>
                <port>v0_3_1_Din_A</port>
                <port>v0_3_1_Dout_A</port>
                <port>v0_3_1_EN_A</port>
                <port>v0_3_1_Rst_A</port>
                <port>v0_3_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_3_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_3_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_3_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_3_1_EN_B">EN</portMap>
                <portMap portMapName="v0_3_1_WEN_B">WE</portMap>
                <portMap portMapName="v0_3_1_Din_B">DIN</portMap>
                <portMap portMapName="v0_3_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_3_1_Clk_B">CLK</portMap>
                <portMap portMapName="v0_3_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_3_1_Addr_B</port>
                <port>v0_3_1_Clk_B</port>
                <port>v0_3_1_Din_B</port>
                <port>v0_3_1_Dout_B</port>
                <port>v0_3_1_EN_B</port>
                <port>v0_3_1_Rst_B</port>
                <port>v0_3_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_3_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_3_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_3_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_3_2_EN_A">EN</portMap>
                <portMap portMapName="v0_3_2_WEN_A">WE</portMap>
                <portMap portMapName="v0_3_2_Din_A">DIN</portMap>
                <portMap portMapName="v0_3_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_3_2_Clk_A">CLK</portMap>
                <portMap portMapName="v0_3_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_3_2_Addr_A</port>
                <port>v0_3_2_Clk_A</port>
                <port>v0_3_2_Din_A</port>
                <port>v0_3_2_Dout_A</port>
                <port>v0_3_2_EN_A</port>
                <port>v0_3_2_Rst_A</port>
                <port>v0_3_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_3_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_3_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_3_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_3_2_EN_B">EN</portMap>
                <portMap portMapName="v0_3_2_WEN_B">WE</portMap>
                <portMap portMapName="v0_3_2_Din_B">DIN</portMap>
                <portMap portMapName="v0_3_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_3_2_Clk_B">CLK</portMap>
                <portMap portMapName="v0_3_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_3_2_Addr_B</port>
                <port>v0_3_2_Clk_B</port>
                <port>v0_3_2_Din_B</port>
                <port>v0_3_2_Dout_B</port>
                <port>v0_3_2_EN_B</port>
                <port>v0_3_2_Rst_B</port>
                <port>v0_3_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_3_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_3_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_3_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_3_3_EN_A">EN</portMap>
                <portMap portMapName="v0_3_3_WEN_A">WE</portMap>
                <portMap portMapName="v0_3_3_Din_A">DIN</portMap>
                <portMap portMapName="v0_3_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_3_3_Clk_A">CLK</portMap>
                <portMap portMapName="v0_3_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_3_3_Addr_A</port>
                <port>v0_3_3_Clk_A</port>
                <port>v0_3_3_Din_A</port>
                <port>v0_3_3_Dout_A</port>
                <port>v0_3_3_EN_A</port>
                <port>v0_3_3_Rst_A</port>
                <port>v0_3_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_3_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_3_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_3_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_3_3_EN_B">EN</portMap>
                <portMap portMapName="v0_3_3_WEN_B">WE</portMap>
                <portMap portMapName="v0_3_3_Din_B">DIN</portMap>
                <portMap portMapName="v0_3_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_3_3_Clk_B">CLK</portMap>
                <portMap portMapName="v0_3_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_3_3_Addr_B</port>
                <port>v0_3_3_Clk_B</port>
                <port>v0_3_3_Din_B</port>
                <port>v0_3_3_Dout_B</port>
                <port>v0_3_3_EN_B</port>
                <port>v0_3_3_Rst_B</port>
                <port>v0_3_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_3_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_3_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_3_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_3_4_EN_A">EN</portMap>
                <portMap portMapName="v0_3_4_WEN_A">WE</portMap>
                <portMap portMapName="v0_3_4_Din_A">DIN</portMap>
                <portMap portMapName="v0_3_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_3_4_Clk_A">CLK</portMap>
                <portMap portMapName="v0_3_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_3_4_Addr_A</port>
                <port>v0_3_4_Clk_A</port>
                <port>v0_3_4_Din_A</port>
                <port>v0_3_4_Dout_A</port>
                <port>v0_3_4_EN_A</port>
                <port>v0_3_4_Rst_A</port>
                <port>v0_3_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_3_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_3_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_3_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_3_4_EN_B">EN</portMap>
                <portMap portMapName="v0_3_4_WEN_B">WE</portMap>
                <portMap portMapName="v0_3_4_Din_B">DIN</portMap>
                <portMap portMapName="v0_3_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_3_4_Clk_B">CLK</portMap>
                <portMap portMapName="v0_3_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_3_4_Addr_B</port>
                <port>v0_3_4_Clk_B</port>
                <port>v0_3_4_Din_B</port>
                <port>v0_3_4_Dout_B</port>
                <port>v0_3_4_EN_B</port>
                <port>v0_3_4_Rst_B</port>
                <port>v0_3_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_3_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_3_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_3_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_3_5_EN_A">EN</portMap>
                <portMap portMapName="v0_3_5_WEN_A">WE</portMap>
                <portMap portMapName="v0_3_5_Din_A">DIN</portMap>
                <portMap portMapName="v0_3_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_3_5_Clk_A">CLK</portMap>
                <portMap portMapName="v0_3_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_3_5_Addr_A</port>
                <port>v0_3_5_Clk_A</port>
                <port>v0_3_5_Din_A</port>
                <port>v0_3_5_Dout_A</port>
                <port>v0_3_5_EN_A</port>
                <port>v0_3_5_Rst_A</port>
                <port>v0_3_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_3_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_3_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_3_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_3_5_EN_B">EN</portMap>
                <portMap portMapName="v0_3_5_WEN_B">WE</portMap>
                <portMap portMapName="v0_3_5_Din_B">DIN</portMap>
                <portMap portMapName="v0_3_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_3_5_Clk_B">CLK</portMap>
                <portMap portMapName="v0_3_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_3_5_Addr_B</port>
                <port>v0_3_5_Clk_B</port>
                <port>v0_3_5_Din_B</port>
                <port>v0_3_5_Dout_B</port>
                <port>v0_3_5_EN_B</port>
                <port>v0_3_5_Rst_B</port>
                <port>v0_3_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_3_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_3_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_3_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_3_6_EN_A">EN</portMap>
                <portMap portMapName="v0_3_6_WEN_A">WE</portMap>
                <portMap portMapName="v0_3_6_Din_A">DIN</portMap>
                <portMap portMapName="v0_3_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_3_6_Clk_A">CLK</portMap>
                <portMap portMapName="v0_3_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_3_6_Addr_A</port>
                <port>v0_3_6_Clk_A</port>
                <port>v0_3_6_Din_A</port>
                <port>v0_3_6_Dout_A</port>
                <port>v0_3_6_EN_A</port>
                <port>v0_3_6_Rst_A</port>
                <port>v0_3_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_3_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_3_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_3_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_3_6_EN_B">EN</portMap>
                <portMap portMapName="v0_3_6_WEN_B">WE</portMap>
                <portMap portMapName="v0_3_6_Din_B">DIN</portMap>
                <portMap portMapName="v0_3_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_3_6_Clk_B">CLK</portMap>
                <portMap portMapName="v0_3_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_3_6_Addr_B</port>
                <port>v0_3_6_Clk_B</port>
                <port>v0_3_6_Din_B</port>
                <port>v0_3_6_Dout_B</port>
                <port>v0_3_6_EN_B</port>
                <port>v0_3_6_Rst_B</port>
                <port>v0_3_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_3_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_3_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_3_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_3_7_EN_A">EN</portMap>
                <portMap portMapName="v0_3_7_WEN_A">WE</portMap>
                <portMap portMapName="v0_3_7_Din_A">DIN</portMap>
                <portMap portMapName="v0_3_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_3_7_Clk_A">CLK</portMap>
                <portMap portMapName="v0_3_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_3_7_Addr_A</port>
                <port>v0_3_7_Clk_A</port>
                <port>v0_3_7_Din_A</port>
                <port>v0_3_7_Dout_A</port>
                <port>v0_3_7_EN_A</port>
                <port>v0_3_7_Rst_A</port>
                <port>v0_3_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_3_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_3_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_3_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_3_7_EN_B">EN</portMap>
                <portMap portMapName="v0_3_7_WEN_B">WE</portMap>
                <portMap portMapName="v0_3_7_Din_B">DIN</portMap>
                <portMap portMapName="v0_3_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_3_7_Clk_B">CLK</portMap>
                <portMap portMapName="v0_3_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_3_7_Addr_B</port>
                <port>v0_3_7_Clk_B</port>
                <port>v0_3_7_Din_B</port>
                <port>v0_3_7_Dout_B</port>
                <port>v0_3_7_EN_B</port>
                <port>v0_3_7_Rst_B</port>
                <port>v0_3_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_3_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_3_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_3_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_3_8_EN_A">EN</portMap>
                <portMap portMapName="v0_3_8_WEN_A">WE</portMap>
                <portMap portMapName="v0_3_8_Din_A">DIN</portMap>
                <portMap portMapName="v0_3_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_3_8_Clk_A">CLK</portMap>
                <portMap portMapName="v0_3_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_3_8_Addr_A</port>
                <port>v0_3_8_Clk_A</port>
                <port>v0_3_8_Din_A</port>
                <port>v0_3_8_Dout_A</port>
                <port>v0_3_8_EN_A</port>
                <port>v0_3_8_Rst_A</port>
                <port>v0_3_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_3_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_3_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_3_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_3_8_EN_B">EN</portMap>
                <portMap portMapName="v0_3_8_WEN_B">WE</portMap>
                <portMap portMapName="v0_3_8_Din_B">DIN</portMap>
                <portMap portMapName="v0_3_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_3_8_Clk_B">CLK</portMap>
                <portMap portMapName="v0_3_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_3_8_Addr_B</port>
                <port>v0_3_8_Clk_B</port>
                <port>v0_3_8_Din_B</port>
                <port>v0_3_8_Dout_B</port>
                <port>v0_3_8_EN_B</port>
                <port>v0_3_8_Rst_B</port>
                <port>v0_3_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_3_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_3_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_3_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_3_9_EN_A">EN</portMap>
                <portMap portMapName="v0_3_9_WEN_A">WE</portMap>
                <portMap portMapName="v0_3_9_Din_A">DIN</portMap>
                <portMap portMapName="v0_3_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_3_9_Clk_A">CLK</portMap>
                <portMap portMapName="v0_3_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_3_9_Addr_A</port>
                <port>v0_3_9_Clk_A</port>
                <port>v0_3_9_Din_A</port>
                <port>v0_3_9_Dout_A</port>
                <port>v0_3_9_EN_A</port>
                <port>v0_3_9_Rst_A</port>
                <port>v0_3_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_3_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_3_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_3_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_3_9_EN_B">EN</portMap>
                <portMap portMapName="v0_3_9_WEN_B">WE</portMap>
                <portMap portMapName="v0_3_9_Din_B">DIN</portMap>
                <portMap portMapName="v0_3_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_3_9_Clk_B">CLK</portMap>
                <portMap portMapName="v0_3_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_3_9_Addr_B</port>
                <port>v0_3_9_Clk_B</port>
                <port>v0_3_9_Din_B</port>
                <port>v0_3_9_Dout_B</port>
                <port>v0_3_9_EN_B</port>
                <port>v0_3_9_Rst_B</port>
                <port>v0_3_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_4_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_4_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_4_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_4_0_EN_A">EN</portMap>
                <portMap portMapName="v0_4_0_WEN_A">WE</portMap>
                <portMap portMapName="v0_4_0_Din_A">DIN</portMap>
                <portMap portMapName="v0_4_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_4_0_Clk_A">CLK</portMap>
                <portMap portMapName="v0_4_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_4_0_Addr_A</port>
                <port>v0_4_0_Clk_A</port>
                <port>v0_4_0_Din_A</port>
                <port>v0_4_0_Dout_A</port>
                <port>v0_4_0_EN_A</port>
                <port>v0_4_0_Rst_A</port>
                <port>v0_4_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_4_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_4_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_4_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_4_0_EN_B">EN</portMap>
                <portMap portMapName="v0_4_0_WEN_B">WE</portMap>
                <portMap portMapName="v0_4_0_Din_B">DIN</portMap>
                <portMap portMapName="v0_4_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_4_0_Clk_B">CLK</portMap>
                <portMap portMapName="v0_4_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_4_0_Addr_B</port>
                <port>v0_4_0_Clk_B</port>
                <port>v0_4_0_Din_B</port>
                <port>v0_4_0_Dout_B</port>
                <port>v0_4_0_EN_B</port>
                <port>v0_4_0_Rst_B</port>
                <port>v0_4_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_4_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_4_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_4_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_4_1_EN_A">EN</portMap>
                <portMap portMapName="v0_4_1_WEN_A">WE</portMap>
                <portMap portMapName="v0_4_1_Din_A">DIN</portMap>
                <portMap portMapName="v0_4_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_4_1_Clk_A">CLK</portMap>
                <portMap portMapName="v0_4_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_4_1_Addr_A</port>
                <port>v0_4_1_Clk_A</port>
                <port>v0_4_1_Din_A</port>
                <port>v0_4_1_Dout_A</port>
                <port>v0_4_1_EN_A</port>
                <port>v0_4_1_Rst_A</port>
                <port>v0_4_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_4_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_4_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_4_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_4_1_EN_B">EN</portMap>
                <portMap portMapName="v0_4_1_WEN_B">WE</portMap>
                <portMap portMapName="v0_4_1_Din_B">DIN</portMap>
                <portMap portMapName="v0_4_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_4_1_Clk_B">CLK</portMap>
                <portMap portMapName="v0_4_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_4_1_Addr_B</port>
                <port>v0_4_1_Clk_B</port>
                <port>v0_4_1_Din_B</port>
                <port>v0_4_1_Dout_B</port>
                <port>v0_4_1_EN_B</port>
                <port>v0_4_1_Rst_B</port>
                <port>v0_4_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_4_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_4_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_4_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_4_2_EN_A">EN</portMap>
                <portMap portMapName="v0_4_2_WEN_A">WE</portMap>
                <portMap portMapName="v0_4_2_Din_A">DIN</portMap>
                <portMap portMapName="v0_4_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_4_2_Clk_A">CLK</portMap>
                <portMap portMapName="v0_4_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_4_2_Addr_A</port>
                <port>v0_4_2_Clk_A</port>
                <port>v0_4_2_Din_A</port>
                <port>v0_4_2_Dout_A</port>
                <port>v0_4_2_EN_A</port>
                <port>v0_4_2_Rst_A</port>
                <port>v0_4_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_4_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_4_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_4_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_4_2_EN_B">EN</portMap>
                <portMap portMapName="v0_4_2_WEN_B">WE</portMap>
                <portMap portMapName="v0_4_2_Din_B">DIN</portMap>
                <portMap portMapName="v0_4_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_4_2_Clk_B">CLK</portMap>
                <portMap portMapName="v0_4_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_4_2_Addr_B</port>
                <port>v0_4_2_Clk_B</port>
                <port>v0_4_2_Din_B</port>
                <port>v0_4_2_Dout_B</port>
                <port>v0_4_2_EN_B</port>
                <port>v0_4_2_Rst_B</port>
                <port>v0_4_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_4_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_4_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_4_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_4_3_EN_A">EN</portMap>
                <portMap portMapName="v0_4_3_WEN_A">WE</portMap>
                <portMap portMapName="v0_4_3_Din_A">DIN</portMap>
                <portMap portMapName="v0_4_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_4_3_Clk_A">CLK</portMap>
                <portMap portMapName="v0_4_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_4_3_Addr_A</port>
                <port>v0_4_3_Clk_A</port>
                <port>v0_4_3_Din_A</port>
                <port>v0_4_3_Dout_A</port>
                <port>v0_4_3_EN_A</port>
                <port>v0_4_3_Rst_A</port>
                <port>v0_4_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_4_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_4_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_4_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_4_3_EN_B">EN</portMap>
                <portMap portMapName="v0_4_3_WEN_B">WE</portMap>
                <portMap portMapName="v0_4_3_Din_B">DIN</portMap>
                <portMap portMapName="v0_4_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_4_3_Clk_B">CLK</portMap>
                <portMap portMapName="v0_4_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_4_3_Addr_B</port>
                <port>v0_4_3_Clk_B</port>
                <port>v0_4_3_Din_B</port>
                <port>v0_4_3_Dout_B</port>
                <port>v0_4_3_EN_B</port>
                <port>v0_4_3_Rst_B</port>
                <port>v0_4_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_4_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_4_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_4_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_4_4_EN_A">EN</portMap>
                <portMap portMapName="v0_4_4_WEN_A">WE</portMap>
                <portMap portMapName="v0_4_4_Din_A">DIN</portMap>
                <portMap portMapName="v0_4_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_4_4_Clk_A">CLK</portMap>
                <portMap portMapName="v0_4_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_4_4_Addr_A</port>
                <port>v0_4_4_Clk_A</port>
                <port>v0_4_4_Din_A</port>
                <port>v0_4_4_Dout_A</port>
                <port>v0_4_4_EN_A</port>
                <port>v0_4_4_Rst_A</port>
                <port>v0_4_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_4_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_4_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_4_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_4_4_EN_B">EN</portMap>
                <portMap portMapName="v0_4_4_WEN_B">WE</portMap>
                <portMap portMapName="v0_4_4_Din_B">DIN</portMap>
                <portMap portMapName="v0_4_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_4_4_Clk_B">CLK</portMap>
                <portMap portMapName="v0_4_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_4_4_Addr_B</port>
                <port>v0_4_4_Clk_B</port>
                <port>v0_4_4_Din_B</port>
                <port>v0_4_4_Dout_B</port>
                <port>v0_4_4_EN_B</port>
                <port>v0_4_4_Rst_B</port>
                <port>v0_4_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_4_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_4_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_4_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_4_5_EN_A">EN</portMap>
                <portMap portMapName="v0_4_5_WEN_A">WE</portMap>
                <portMap portMapName="v0_4_5_Din_A">DIN</portMap>
                <portMap portMapName="v0_4_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_4_5_Clk_A">CLK</portMap>
                <portMap portMapName="v0_4_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_4_5_Addr_A</port>
                <port>v0_4_5_Clk_A</port>
                <port>v0_4_5_Din_A</port>
                <port>v0_4_5_Dout_A</port>
                <port>v0_4_5_EN_A</port>
                <port>v0_4_5_Rst_A</port>
                <port>v0_4_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_4_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_4_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_4_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_4_5_EN_B">EN</portMap>
                <portMap portMapName="v0_4_5_WEN_B">WE</portMap>
                <portMap portMapName="v0_4_5_Din_B">DIN</portMap>
                <portMap portMapName="v0_4_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_4_5_Clk_B">CLK</portMap>
                <portMap portMapName="v0_4_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_4_5_Addr_B</port>
                <port>v0_4_5_Clk_B</port>
                <port>v0_4_5_Din_B</port>
                <port>v0_4_5_Dout_B</port>
                <port>v0_4_5_EN_B</port>
                <port>v0_4_5_Rst_B</port>
                <port>v0_4_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_4_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_4_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_4_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_4_6_EN_A">EN</portMap>
                <portMap portMapName="v0_4_6_WEN_A">WE</portMap>
                <portMap portMapName="v0_4_6_Din_A">DIN</portMap>
                <portMap portMapName="v0_4_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_4_6_Clk_A">CLK</portMap>
                <portMap portMapName="v0_4_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_4_6_Addr_A</port>
                <port>v0_4_6_Clk_A</port>
                <port>v0_4_6_Din_A</port>
                <port>v0_4_6_Dout_A</port>
                <port>v0_4_6_EN_A</port>
                <port>v0_4_6_Rst_A</port>
                <port>v0_4_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_4_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_4_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_4_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_4_6_EN_B">EN</portMap>
                <portMap portMapName="v0_4_6_WEN_B">WE</portMap>
                <portMap portMapName="v0_4_6_Din_B">DIN</portMap>
                <portMap portMapName="v0_4_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_4_6_Clk_B">CLK</portMap>
                <portMap portMapName="v0_4_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_4_6_Addr_B</port>
                <port>v0_4_6_Clk_B</port>
                <port>v0_4_6_Din_B</port>
                <port>v0_4_6_Dout_B</port>
                <port>v0_4_6_EN_B</port>
                <port>v0_4_6_Rst_B</port>
                <port>v0_4_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_4_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_4_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_4_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_4_7_EN_A">EN</portMap>
                <portMap portMapName="v0_4_7_WEN_A">WE</portMap>
                <portMap portMapName="v0_4_7_Din_A">DIN</portMap>
                <portMap portMapName="v0_4_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_4_7_Clk_A">CLK</portMap>
                <portMap portMapName="v0_4_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_4_7_Addr_A</port>
                <port>v0_4_7_Clk_A</port>
                <port>v0_4_7_Din_A</port>
                <port>v0_4_7_Dout_A</port>
                <port>v0_4_7_EN_A</port>
                <port>v0_4_7_Rst_A</port>
                <port>v0_4_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_4_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_4_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_4_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_4_7_EN_B">EN</portMap>
                <portMap portMapName="v0_4_7_WEN_B">WE</portMap>
                <portMap portMapName="v0_4_7_Din_B">DIN</portMap>
                <portMap portMapName="v0_4_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_4_7_Clk_B">CLK</portMap>
                <portMap portMapName="v0_4_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_4_7_Addr_B</port>
                <port>v0_4_7_Clk_B</port>
                <port>v0_4_7_Din_B</port>
                <port>v0_4_7_Dout_B</port>
                <port>v0_4_7_EN_B</port>
                <port>v0_4_7_Rst_B</port>
                <port>v0_4_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_4_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_4_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_4_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_4_8_EN_A">EN</portMap>
                <portMap portMapName="v0_4_8_WEN_A">WE</portMap>
                <portMap portMapName="v0_4_8_Din_A">DIN</portMap>
                <portMap portMapName="v0_4_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_4_8_Clk_A">CLK</portMap>
                <portMap portMapName="v0_4_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_4_8_Addr_A</port>
                <port>v0_4_8_Clk_A</port>
                <port>v0_4_8_Din_A</port>
                <port>v0_4_8_Dout_A</port>
                <port>v0_4_8_EN_A</port>
                <port>v0_4_8_Rst_A</port>
                <port>v0_4_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_4_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_4_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_4_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_4_8_EN_B">EN</portMap>
                <portMap portMapName="v0_4_8_WEN_B">WE</portMap>
                <portMap portMapName="v0_4_8_Din_B">DIN</portMap>
                <portMap portMapName="v0_4_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_4_8_Clk_B">CLK</portMap>
                <portMap portMapName="v0_4_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_4_8_Addr_B</port>
                <port>v0_4_8_Clk_B</port>
                <port>v0_4_8_Din_B</port>
                <port>v0_4_8_Dout_B</port>
                <port>v0_4_8_EN_B</port>
                <port>v0_4_8_Rst_B</port>
                <port>v0_4_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_4_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_4_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_4_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_4_9_EN_A">EN</portMap>
                <portMap portMapName="v0_4_9_WEN_A">WE</portMap>
                <portMap portMapName="v0_4_9_Din_A">DIN</portMap>
                <portMap portMapName="v0_4_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_4_9_Clk_A">CLK</portMap>
                <portMap portMapName="v0_4_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_4_9_Addr_A</port>
                <port>v0_4_9_Clk_A</port>
                <port>v0_4_9_Din_A</port>
                <port>v0_4_9_Dout_A</port>
                <port>v0_4_9_EN_A</port>
                <port>v0_4_9_Rst_A</port>
                <port>v0_4_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_4_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_4_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_4_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_4_9_EN_B">EN</portMap>
                <portMap portMapName="v0_4_9_WEN_B">WE</portMap>
                <portMap portMapName="v0_4_9_Din_B">DIN</portMap>
                <portMap portMapName="v0_4_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_4_9_Clk_B">CLK</portMap>
                <portMap portMapName="v0_4_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_4_9_Addr_B</port>
                <port>v0_4_9_Clk_B</port>
                <port>v0_4_9_Din_B</port>
                <port>v0_4_9_Dout_B</port>
                <port>v0_4_9_EN_B</port>
                <port>v0_4_9_Rst_B</port>
                <port>v0_4_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_5_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_5_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_5_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_5_0_EN_A">EN</portMap>
                <portMap portMapName="v0_5_0_WEN_A">WE</portMap>
                <portMap portMapName="v0_5_0_Din_A">DIN</portMap>
                <portMap portMapName="v0_5_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_5_0_Clk_A">CLK</portMap>
                <portMap portMapName="v0_5_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_5_0_Addr_A</port>
                <port>v0_5_0_Clk_A</port>
                <port>v0_5_0_Din_A</port>
                <port>v0_5_0_Dout_A</port>
                <port>v0_5_0_EN_A</port>
                <port>v0_5_0_Rst_A</port>
                <port>v0_5_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_5_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_5_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_5_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_5_0_EN_B">EN</portMap>
                <portMap portMapName="v0_5_0_WEN_B">WE</portMap>
                <portMap portMapName="v0_5_0_Din_B">DIN</portMap>
                <portMap portMapName="v0_5_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_5_0_Clk_B">CLK</portMap>
                <portMap portMapName="v0_5_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_5_0_Addr_B</port>
                <port>v0_5_0_Clk_B</port>
                <port>v0_5_0_Din_B</port>
                <port>v0_5_0_Dout_B</port>
                <port>v0_5_0_EN_B</port>
                <port>v0_5_0_Rst_B</port>
                <port>v0_5_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_5_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_5_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_5_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_5_1_EN_A">EN</portMap>
                <portMap portMapName="v0_5_1_WEN_A">WE</portMap>
                <portMap portMapName="v0_5_1_Din_A">DIN</portMap>
                <portMap portMapName="v0_5_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_5_1_Clk_A">CLK</portMap>
                <portMap portMapName="v0_5_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_5_1_Addr_A</port>
                <port>v0_5_1_Clk_A</port>
                <port>v0_5_1_Din_A</port>
                <port>v0_5_1_Dout_A</port>
                <port>v0_5_1_EN_A</port>
                <port>v0_5_1_Rst_A</port>
                <port>v0_5_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_5_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_5_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_5_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_5_1_EN_B">EN</portMap>
                <portMap portMapName="v0_5_1_WEN_B">WE</portMap>
                <portMap portMapName="v0_5_1_Din_B">DIN</portMap>
                <portMap portMapName="v0_5_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_5_1_Clk_B">CLK</portMap>
                <portMap portMapName="v0_5_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_5_1_Addr_B</port>
                <port>v0_5_1_Clk_B</port>
                <port>v0_5_1_Din_B</port>
                <port>v0_5_1_Dout_B</port>
                <port>v0_5_1_EN_B</port>
                <port>v0_5_1_Rst_B</port>
                <port>v0_5_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_5_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_5_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_5_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_5_2_EN_A">EN</portMap>
                <portMap portMapName="v0_5_2_WEN_A">WE</portMap>
                <portMap portMapName="v0_5_2_Din_A">DIN</portMap>
                <portMap portMapName="v0_5_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_5_2_Clk_A">CLK</portMap>
                <portMap portMapName="v0_5_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_5_2_Addr_A</port>
                <port>v0_5_2_Clk_A</port>
                <port>v0_5_2_Din_A</port>
                <port>v0_5_2_Dout_A</port>
                <port>v0_5_2_EN_A</port>
                <port>v0_5_2_Rst_A</port>
                <port>v0_5_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_5_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_5_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_5_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_5_2_EN_B">EN</portMap>
                <portMap portMapName="v0_5_2_WEN_B">WE</portMap>
                <portMap portMapName="v0_5_2_Din_B">DIN</portMap>
                <portMap portMapName="v0_5_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_5_2_Clk_B">CLK</portMap>
                <portMap portMapName="v0_5_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_5_2_Addr_B</port>
                <port>v0_5_2_Clk_B</port>
                <port>v0_5_2_Din_B</port>
                <port>v0_5_2_Dout_B</port>
                <port>v0_5_2_EN_B</port>
                <port>v0_5_2_Rst_B</port>
                <port>v0_5_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_5_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_5_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_5_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_5_3_EN_A">EN</portMap>
                <portMap portMapName="v0_5_3_WEN_A">WE</portMap>
                <portMap portMapName="v0_5_3_Din_A">DIN</portMap>
                <portMap portMapName="v0_5_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_5_3_Clk_A">CLK</portMap>
                <portMap portMapName="v0_5_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_5_3_Addr_A</port>
                <port>v0_5_3_Clk_A</port>
                <port>v0_5_3_Din_A</port>
                <port>v0_5_3_Dout_A</port>
                <port>v0_5_3_EN_A</port>
                <port>v0_5_3_Rst_A</port>
                <port>v0_5_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_5_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_5_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_5_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_5_3_EN_B">EN</portMap>
                <portMap portMapName="v0_5_3_WEN_B">WE</portMap>
                <portMap portMapName="v0_5_3_Din_B">DIN</portMap>
                <portMap portMapName="v0_5_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_5_3_Clk_B">CLK</portMap>
                <portMap portMapName="v0_5_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_5_3_Addr_B</port>
                <port>v0_5_3_Clk_B</port>
                <port>v0_5_3_Din_B</port>
                <port>v0_5_3_Dout_B</port>
                <port>v0_5_3_EN_B</port>
                <port>v0_5_3_Rst_B</port>
                <port>v0_5_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_5_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_5_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_5_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_5_4_EN_A">EN</portMap>
                <portMap portMapName="v0_5_4_WEN_A">WE</portMap>
                <portMap portMapName="v0_5_4_Din_A">DIN</portMap>
                <portMap portMapName="v0_5_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_5_4_Clk_A">CLK</portMap>
                <portMap portMapName="v0_5_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_5_4_Addr_A</port>
                <port>v0_5_4_Clk_A</port>
                <port>v0_5_4_Din_A</port>
                <port>v0_5_4_Dout_A</port>
                <port>v0_5_4_EN_A</port>
                <port>v0_5_4_Rst_A</port>
                <port>v0_5_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_5_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_5_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_5_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_5_4_EN_B">EN</portMap>
                <portMap portMapName="v0_5_4_WEN_B">WE</portMap>
                <portMap portMapName="v0_5_4_Din_B">DIN</portMap>
                <portMap portMapName="v0_5_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_5_4_Clk_B">CLK</portMap>
                <portMap portMapName="v0_5_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_5_4_Addr_B</port>
                <port>v0_5_4_Clk_B</port>
                <port>v0_5_4_Din_B</port>
                <port>v0_5_4_Dout_B</port>
                <port>v0_5_4_EN_B</port>
                <port>v0_5_4_Rst_B</port>
                <port>v0_5_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_5_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_5_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_5_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_5_5_EN_A">EN</portMap>
                <portMap portMapName="v0_5_5_WEN_A">WE</portMap>
                <portMap portMapName="v0_5_5_Din_A">DIN</portMap>
                <portMap portMapName="v0_5_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_5_5_Clk_A">CLK</portMap>
                <portMap portMapName="v0_5_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_5_5_Addr_A</port>
                <port>v0_5_5_Clk_A</port>
                <port>v0_5_5_Din_A</port>
                <port>v0_5_5_Dout_A</port>
                <port>v0_5_5_EN_A</port>
                <port>v0_5_5_Rst_A</port>
                <port>v0_5_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_5_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_5_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_5_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_5_5_EN_B">EN</portMap>
                <portMap portMapName="v0_5_5_WEN_B">WE</portMap>
                <portMap portMapName="v0_5_5_Din_B">DIN</portMap>
                <portMap portMapName="v0_5_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_5_5_Clk_B">CLK</portMap>
                <portMap portMapName="v0_5_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_5_5_Addr_B</port>
                <port>v0_5_5_Clk_B</port>
                <port>v0_5_5_Din_B</port>
                <port>v0_5_5_Dout_B</port>
                <port>v0_5_5_EN_B</port>
                <port>v0_5_5_Rst_B</port>
                <port>v0_5_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_5_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_5_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_5_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_5_6_EN_A">EN</portMap>
                <portMap portMapName="v0_5_6_WEN_A">WE</portMap>
                <portMap portMapName="v0_5_6_Din_A">DIN</portMap>
                <portMap portMapName="v0_5_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_5_6_Clk_A">CLK</portMap>
                <portMap portMapName="v0_5_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_5_6_Addr_A</port>
                <port>v0_5_6_Clk_A</port>
                <port>v0_5_6_Din_A</port>
                <port>v0_5_6_Dout_A</port>
                <port>v0_5_6_EN_A</port>
                <port>v0_5_6_Rst_A</port>
                <port>v0_5_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_5_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_5_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_5_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_5_6_EN_B">EN</portMap>
                <portMap portMapName="v0_5_6_WEN_B">WE</portMap>
                <portMap portMapName="v0_5_6_Din_B">DIN</portMap>
                <portMap portMapName="v0_5_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_5_6_Clk_B">CLK</portMap>
                <portMap portMapName="v0_5_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_5_6_Addr_B</port>
                <port>v0_5_6_Clk_B</port>
                <port>v0_5_6_Din_B</port>
                <port>v0_5_6_Dout_B</port>
                <port>v0_5_6_EN_B</port>
                <port>v0_5_6_Rst_B</port>
                <port>v0_5_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_5_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_5_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_5_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_5_7_EN_A">EN</portMap>
                <portMap portMapName="v0_5_7_WEN_A">WE</portMap>
                <portMap portMapName="v0_5_7_Din_A">DIN</portMap>
                <portMap portMapName="v0_5_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_5_7_Clk_A">CLK</portMap>
                <portMap portMapName="v0_5_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_5_7_Addr_A</port>
                <port>v0_5_7_Clk_A</port>
                <port>v0_5_7_Din_A</port>
                <port>v0_5_7_Dout_A</port>
                <port>v0_5_7_EN_A</port>
                <port>v0_5_7_Rst_A</port>
                <port>v0_5_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_5_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_5_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_5_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_5_7_EN_B">EN</portMap>
                <portMap portMapName="v0_5_7_WEN_B">WE</portMap>
                <portMap portMapName="v0_5_7_Din_B">DIN</portMap>
                <portMap portMapName="v0_5_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_5_7_Clk_B">CLK</portMap>
                <portMap portMapName="v0_5_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_5_7_Addr_B</port>
                <port>v0_5_7_Clk_B</port>
                <port>v0_5_7_Din_B</port>
                <port>v0_5_7_Dout_B</port>
                <port>v0_5_7_EN_B</port>
                <port>v0_5_7_Rst_B</port>
                <port>v0_5_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_5_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_5_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_5_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_5_8_EN_A">EN</portMap>
                <portMap portMapName="v0_5_8_WEN_A">WE</portMap>
                <portMap portMapName="v0_5_8_Din_A">DIN</portMap>
                <portMap portMapName="v0_5_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_5_8_Clk_A">CLK</portMap>
                <portMap portMapName="v0_5_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_5_8_Addr_A</port>
                <port>v0_5_8_Clk_A</port>
                <port>v0_5_8_Din_A</port>
                <port>v0_5_8_Dout_A</port>
                <port>v0_5_8_EN_A</port>
                <port>v0_5_8_Rst_A</port>
                <port>v0_5_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_5_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_5_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_5_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_5_8_EN_B">EN</portMap>
                <portMap portMapName="v0_5_8_WEN_B">WE</portMap>
                <portMap portMapName="v0_5_8_Din_B">DIN</portMap>
                <portMap portMapName="v0_5_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_5_8_Clk_B">CLK</portMap>
                <portMap portMapName="v0_5_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_5_8_Addr_B</port>
                <port>v0_5_8_Clk_B</port>
                <port>v0_5_8_Din_B</port>
                <port>v0_5_8_Dout_B</port>
                <port>v0_5_8_EN_B</port>
                <port>v0_5_8_Rst_B</port>
                <port>v0_5_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_5_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_5_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_5_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_5_9_EN_A">EN</portMap>
                <portMap portMapName="v0_5_9_WEN_A">WE</portMap>
                <portMap portMapName="v0_5_9_Din_A">DIN</portMap>
                <portMap portMapName="v0_5_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_5_9_Clk_A">CLK</portMap>
                <portMap portMapName="v0_5_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_5_9_Addr_A</port>
                <port>v0_5_9_Clk_A</port>
                <port>v0_5_9_Din_A</port>
                <port>v0_5_9_Dout_A</port>
                <port>v0_5_9_EN_A</port>
                <port>v0_5_9_Rst_A</port>
                <port>v0_5_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_5_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_5_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_5_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_5_9_EN_B">EN</portMap>
                <portMap portMapName="v0_5_9_WEN_B">WE</portMap>
                <portMap portMapName="v0_5_9_Din_B">DIN</portMap>
                <portMap portMapName="v0_5_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_5_9_Clk_B">CLK</portMap>
                <portMap portMapName="v0_5_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_5_9_Addr_B</port>
                <port>v0_5_9_Clk_B</port>
                <port>v0_5_9_Din_B</port>
                <port>v0_5_9_Dout_B</port>
                <port>v0_5_9_EN_B</port>
                <port>v0_5_9_Rst_B</port>
                <port>v0_5_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_6_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_6_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_6_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_6_0_EN_A">EN</portMap>
                <portMap portMapName="v0_6_0_WEN_A">WE</portMap>
                <portMap portMapName="v0_6_0_Din_A">DIN</portMap>
                <portMap portMapName="v0_6_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_6_0_Clk_A">CLK</portMap>
                <portMap portMapName="v0_6_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_6_0_Addr_A</port>
                <port>v0_6_0_Clk_A</port>
                <port>v0_6_0_Din_A</port>
                <port>v0_6_0_Dout_A</port>
                <port>v0_6_0_EN_A</port>
                <port>v0_6_0_Rst_A</port>
                <port>v0_6_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_6_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_6_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_6_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_6_0_EN_B">EN</portMap>
                <portMap portMapName="v0_6_0_WEN_B">WE</portMap>
                <portMap portMapName="v0_6_0_Din_B">DIN</portMap>
                <portMap portMapName="v0_6_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_6_0_Clk_B">CLK</portMap>
                <portMap portMapName="v0_6_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_6_0_Addr_B</port>
                <port>v0_6_0_Clk_B</port>
                <port>v0_6_0_Din_B</port>
                <port>v0_6_0_Dout_B</port>
                <port>v0_6_0_EN_B</port>
                <port>v0_6_0_Rst_B</port>
                <port>v0_6_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_6_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_6_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_6_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_6_1_EN_A">EN</portMap>
                <portMap portMapName="v0_6_1_WEN_A">WE</portMap>
                <portMap portMapName="v0_6_1_Din_A">DIN</portMap>
                <portMap portMapName="v0_6_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_6_1_Clk_A">CLK</portMap>
                <portMap portMapName="v0_6_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_6_1_Addr_A</port>
                <port>v0_6_1_Clk_A</port>
                <port>v0_6_1_Din_A</port>
                <port>v0_6_1_Dout_A</port>
                <port>v0_6_1_EN_A</port>
                <port>v0_6_1_Rst_A</port>
                <port>v0_6_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_6_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_6_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_6_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_6_1_EN_B">EN</portMap>
                <portMap portMapName="v0_6_1_WEN_B">WE</portMap>
                <portMap portMapName="v0_6_1_Din_B">DIN</portMap>
                <portMap portMapName="v0_6_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_6_1_Clk_B">CLK</portMap>
                <portMap portMapName="v0_6_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_6_1_Addr_B</port>
                <port>v0_6_1_Clk_B</port>
                <port>v0_6_1_Din_B</port>
                <port>v0_6_1_Dout_B</port>
                <port>v0_6_1_EN_B</port>
                <port>v0_6_1_Rst_B</port>
                <port>v0_6_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_6_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_6_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_6_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_6_2_EN_A">EN</portMap>
                <portMap portMapName="v0_6_2_WEN_A">WE</portMap>
                <portMap portMapName="v0_6_2_Din_A">DIN</portMap>
                <portMap portMapName="v0_6_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_6_2_Clk_A">CLK</portMap>
                <portMap portMapName="v0_6_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_6_2_Addr_A</port>
                <port>v0_6_2_Clk_A</port>
                <port>v0_6_2_Din_A</port>
                <port>v0_6_2_Dout_A</port>
                <port>v0_6_2_EN_A</port>
                <port>v0_6_2_Rst_A</port>
                <port>v0_6_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_6_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_6_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_6_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_6_2_EN_B">EN</portMap>
                <portMap portMapName="v0_6_2_WEN_B">WE</portMap>
                <portMap portMapName="v0_6_2_Din_B">DIN</portMap>
                <portMap portMapName="v0_6_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_6_2_Clk_B">CLK</portMap>
                <portMap portMapName="v0_6_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_6_2_Addr_B</port>
                <port>v0_6_2_Clk_B</port>
                <port>v0_6_2_Din_B</port>
                <port>v0_6_2_Dout_B</port>
                <port>v0_6_2_EN_B</port>
                <port>v0_6_2_Rst_B</port>
                <port>v0_6_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_6_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_6_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_6_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_6_3_EN_A">EN</portMap>
                <portMap portMapName="v0_6_3_WEN_A">WE</portMap>
                <portMap portMapName="v0_6_3_Din_A">DIN</portMap>
                <portMap portMapName="v0_6_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_6_3_Clk_A">CLK</portMap>
                <portMap portMapName="v0_6_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_6_3_Addr_A</port>
                <port>v0_6_3_Clk_A</port>
                <port>v0_6_3_Din_A</port>
                <port>v0_6_3_Dout_A</port>
                <port>v0_6_3_EN_A</port>
                <port>v0_6_3_Rst_A</port>
                <port>v0_6_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_6_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_6_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_6_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_6_3_EN_B">EN</portMap>
                <portMap portMapName="v0_6_3_WEN_B">WE</portMap>
                <portMap portMapName="v0_6_3_Din_B">DIN</portMap>
                <portMap portMapName="v0_6_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_6_3_Clk_B">CLK</portMap>
                <portMap portMapName="v0_6_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_6_3_Addr_B</port>
                <port>v0_6_3_Clk_B</port>
                <port>v0_6_3_Din_B</port>
                <port>v0_6_3_Dout_B</port>
                <port>v0_6_3_EN_B</port>
                <port>v0_6_3_Rst_B</port>
                <port>v0_6_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_6_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_6_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_6_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_6_4_EN_A">EN</portMap>
                <portMap portMapName="v0_6_4_WEN_A">WE</portMap>
                <portMap portMapName="v0_6_4_Din_A">DIN</portMap>
                <portMap portMapName="v0_6_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_6_4_Clk_A">CLK</portMap>
                <portMap portMapName="v0_6_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_6_4_Addr_A</port>
                <port>v0_6_4_Clk_A</port>
                <port>v0_6_4_Din_A</port>
                <port>v0_6_4_Dout_A</port>
                <port>v0_6_4_EN_A</port>
                <port>v0_6_4_Rst_A</port>
                <port>v0_6_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_6_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_6_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_6_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_6_4_EN_B">EN</portMap>
                <portMap portMapName="v0_6_4_WEN_B">WE</portMap>
                <portMap portMapName="v0_6_4_Din_B">DIN</portMap>
                <portMap portMapName="v0_6_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_6_4_Clk_B">CLK</portMap>
                <portMap portMapName="v0_6_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_6_4_Addr_B</port>
                <port>v0_6_4_Clk_B</port>
                <port>v0_6_4_Din_B</port>
                <port>v0_6_4_Dout_B</port>
                <port>v0_6_4_EN_B</port>
                <port>v0_6_4_Rst_B</port>
                <port>v0_6_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_6_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_6_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_6_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_6_5_EN_A">EN</portMap>
                <portMap portMapName="v0_6_5_WEN_A">WE</portMap>
                <portMap portMapName="v0_6_5_Din_A">DIN</portMap>
                <portMap portMapName="v0_6_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_6_5_Clk_A">CLK</portMap>
                <portMap portMapName="v0_6_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_6_5_Addr_A</port>
                <port>v0_6_5_Clk_A</port>
                <port>v0_6_5_Din_A</port>
                <port>v0_6_5_Dout_A</port>
                <port>v0_6_5_EN_A</port>
                <port>v0_6_5_Rst_A</port>
                <port>v0_6_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_6_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_6_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_6_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_6_5_EN_B">EN</portMap>
                <portMap portMapName="v0_6_5_WEN_B">WE</portMap>
                <portMap portMapName="v0_6_5_Din_B">DIN</portMap>
                <portMap portMapName="v0_6_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_6_5_Clk_B">CLK</portMap>
                <portMap portMapName="v0_6_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_6_5_Addr_B</port>
                <port>v0_6_5_Clk_B</port>
                <port>v0_6_5_Din_B</port>
                <port>v0_6_5_Dout_B</port>
                <port>v0_6_5_EN_B</port>
                <port>v0_6_5_Rst_B</port>
                <port>v0_6_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_6_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_6_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_6_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_6_6_EN_A">EN</portMap>
                <portMap portMapName="v0_6_6_WEN_A">WE</portMap>
                <portMap portMapName="v0_6_6_Din_A">DIN</portMap>
                <portMap portMapName="v0_6_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_6_6_Clk_A">CLK</portMap>
                <portMap portMapName="v0_6_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_6_6_Addr_A</port>
                <port>v0_6_6_Clk_A</port>
                <port>v0_6_6_Din_A</port>
                <port>v0_6_6_Dout_A</port>
                <port>v0_6_6_EN_A</port>
                <port>v0_6_6_Rst_A</port>
                <port>v0_6_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_6_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_6_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_6_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_6_6_EN_B">EN</portMap>
                <portMap portMapName="v0_6_6_WEN_B">WE</portMap>
                <portMap portMapName="v0_6_6_Din_B">DIN</portMap>
                <portMap portMapName="v0_6_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_6_6_Clk_B">CLK</portMap>
                <portMap portMapName="v0_6_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_6_6_Addr_B</port>
                <port>v0_6_6_Clk_B</port>
                <port>v0_6_6_Din_B</port>
                <port>v0_6_6_Dout_B</port>
                <port>v0_6_6_EN_B</port>
                <port>v0_6_6_Rst_B</port>
                <port>v0_6_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_6_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_6_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_6_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_6_7_EN_A">EN</portMap>
                <portMap portMapName="v0_6_7_WEN_A">WE</portMap>
                <portMap portMapName="v0_6_7_Din_A">DIN</portMap>
                <portMap portMapName="v0_6_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_6_7_Clk_A">CLK</portMap>
                <portMap portMapName="v0_6_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_6_7_Addr_A</port>
                <port>v0_6_7_Clk_A</port>
                <port>v0_6_7_Din_A</port>
                <port>v0_6_7_Dout_A</port>
                <port>v0_6_7_EN_A</port>
                <port>v0_6_7_Rst_A</port>
                <port>v0_6_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_6_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_6_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_6_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_6_7_EN_B">EN</portMap>
                <portMap portMapName="v0_6_7_WEN_B">WE</portMap>
                <portMap portMapName="v0_6_7_Din_B">DIN</portMap>
                <portMap portMapName="v0_6_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_6_7_Clk_B">CLK</portMap>
                <portMap portMapName="v0_6_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_6_7_Addr_B</port>
                <port>v0_6_7_Clk_B</port>
                <port>v0_6_7_Din_B</port>
                <port>v0_6_7_Dout_B</port>
                <port>v0_6_7_EN_B</port>
                <port>v0_6_7_Rst_B</port>
                <port>v0_6_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_6_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_6_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_6_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_6_8_EN_A">EN</portMap>
                <portMap portMapName="v0_6_8_WEN_A">WE</portMap>
                <portMap portMapName="v0_6_8_Din_A">DIN</portMap>
                <portMap portMapName="v0_6_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_6_8_Clk_A">CLK</portMap>
                <portMap portMapName="v0_6_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_6_8_Addr_A</port>
                <port>v0_6_8_Clk_A</port>
                <port>v0_6_8_Din_A</port>
                <port>v0_6_8_Dout_A</port>
                <port>v0_6_8_EN_A</port>
                <port>v0_6_8_Rst_A</port>
                <port>v0_6_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_6_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_6_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_6_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_6_8_EN_B">EN</portMap>
                <portMap portMapName="v0_6_8_WEN_B">WE</portMap>
                <portMap portMapName="v0_6_8_Din_B">DIN</portMap>
                <portMap portMapName="v0_6_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_6_8_Clk_B">CLK</portMap>
                <portMap portMapName="v0_6_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_6_8_Addr_B</port>
                <port>v0_6_8_Clk_B</port>
                <port>v0_6_8_Din_B</port>
                <port>v0_6_8_Dout_B</port>
                <port>v0_6_8_EN_B</port>
                <port>v0_6_8_Rst_B</port>
                <port>v0_6_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_6_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_6_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_6_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_6_9_EN_A">EN</portMap>
                <portMap portMapName="v0_6_9_WEN_A">WE</portMap>
                <portMap portMapName="v0_6_9_Din_A">DIN</portMap>
                <portMap portMapName="v0_6_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_6_9_Clk_A">CLK</portMap>
                <portMap portMapName="v0_6_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_6_9_Addr_A</port>
                <port>v0_6_9_Clk_A</port>
                <port>v0_6_9_Din_A</port>
                <port>v0_6_9_Dout_A</port>
                <port>v0_6_9_EN_A</port>
                <port>v0_6_9_Rst_A</port>
                <port>v0_6_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_6_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_6_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_6_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_6_9_EN_B">EN</portMap>
                <portMap portMapName="v0_6_9_WEN_B">WE</portMap>
                <portMap portMapName="v0_6_9_Din_B">DIN</portMap>
                <portMap portMapName="v0_6_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_6_9_Clk_B">CLK</portMap>
                <portMap portMapName="v0_6_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_6_9_Addr_B</port>
                <port>v0_6_9_Clk_B</port>
                <port>v0_6_9_Din_B</port>
                <port>v0_6_9_Dout_B</port>
                <port>v0_6_9_EN_B</port>
                <port>v0_6_9_Rst_B</port>
                <port>v0_6_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_7_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_7_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_7_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_7_0_EN_A">EN</portMap>
                <portMap portMapName="v0_7_0_WEN_A">WE</portMap>
                <portMap portMapName="v0_7_0_Din_A">DIN</portMap>
                <portMap portMapName="v0_7_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_7_0_Clk_A">CLK</portMap>
                <portMap portMapName="v0_7_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_7_0_Addr_A</port>
                <port>v0_7_0_Clk_A</port>
                <port>v0_7_0_Din_A</port>
                <port>v0_7_0_Dout_A</port>
                <port>v0_7_0_EN_A</port>
                <port>v0_7_0_Rst_A</port>
                <port>v0_7_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_7_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_7_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_7_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_7_0_EN_B">EN</portMap>
                <portMap portMapName="v0_7_0_WEN_B">WE</portMap>
                <portMap portMapName="v0_7_0_Din_B">DIN</portMap>
                <portMap portMapName="v0_7_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_7_0_Clk_B">CLK</portMap>
                <portMap portMapName="v0_7_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_7_0_Addr_B</port>
                <port>v0_7_0_Clk_B</port>
                <port>v0_7_0_Din_B</port>
                <port>v0_7_0_Dout_B</port>
                <port>v0_7_0_EN_B</port>
                <port>v0_7_0_Rst_B</port>
                <port>v0_7_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_7_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_7_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_7_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_7_1_EN_A">EN</portMap>
                <portMap portMapName="v0_7_1_WEN_A">WE</portMap>
                <portMap portMapName="v0_7_1_Din_A">DIN</portMap>
                <portMap portMapName="v0_7_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_7_1_Clk_A">CLK</portMap>
                <portMap portMapName="v0_7_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_7_1_Addr_A</port>
                <port>v0_7_1_Clk_A</port>
                <port>v0_7_1_Din_A</port>
                <port>v0_7_1_Dout_A</port>
                <port>v0_7_1_EN_A</port>
                <port>v0_7_1_Rst_A</port>
                <port>v0_7_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_7_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_7_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_7_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_7_1_EN_B">EN</portMap>
                <portMap portMapName="v0_7_1_WEN_B">WE</portMap>
                <portMap portMapName="v0_7_1_Din_B">DIN</portMap>
                <portMap portMapName="v0_7_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_7_1_Clk_B">CLK</portMap>
                <portMap portMapName="v0_7_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_7_1_Addr_B</port>
                <port>v0_7_1_Clk_B</port>
                <port>v0_7_1_Din_B</port>
                <port>v0_7_1_Dout_B</port>
                <port>v0_7_1_EN_B</port>
                <port>v0_7_1_Rst_B</port>
                <port>v0_7_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_7_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_7_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_7_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_7_2_EN_A">EN</portMap>
                <portMap portMapName="v0_7_2_WEN_A">WE</portMap>
                <portMap portMapName="v0_7_2_Din_A">DIN</portMap>
                <portMap portMapName="v0_7_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_7_2_Clk_A">CLK</portMap>
                <portMap portMapName="v0_7_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_7_2_Addr_A</port>
                <port>v0_7_2_Clk_A</port>
                <port>v0_7_2_Din_A</port>
                <port>v0_7_2_Dout_A</port>
                <port>v0_7_2_EN_A</port>
                <port>v0_7_2_Rst_A</port>
                <port>v0_7_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_7_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_7_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_7_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_7_2_EN_B">EN</portMap>
                <portMap portMapName="v0_7_2_WEN_B">WE</portMap>
                <portMap portMapName="v0_7_2_Din_B">DIN</portMap>
                <portMap portMapName="v0_7_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_7_2_Clk_B">CLK</portMap>
                <portMap portMapName="v0_7_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_7_2_Addr_B</port>
                <port>v0_7_2_Clk_B</port>
                <port>v0_7_2_Din_B</port>
                <port>v0_7_2_Dout_B</port>
                <port>v0_7_2_EN_B</port>
                <port>v0_7_2_Rst_B</port>
                <port>v0_7_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_7_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_7_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_7_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_7_3_EN_A">EN</portMap>
                <portMap portMapName="v0_7_3_WEN_A">WE</portMap>
                <portMap portMapName="v0_7_3_Din_A">DIN</portMap>
                <portMap portMapName="v0_7_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_7_3_Clk_A">CLK</portMap>
                <portMap portMapName="v0_7_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_7_3_Addr_A</port>
                <port>v0_7_3_Clk_A</port>
                <port>v0_7_3_Din_A</port>
                <port>v0_7_3_Dout_A</port>
                <port>v0_7_3_EN_A</port>
                <port>v0_7_3_Rst_A</port>
                <port>v0_7_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_7_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_7_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_7_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_7_3_EN_B">EN</portMap>
                <portMap portMapName="v0_7_3_WEN_B">WE</portMap>
                <portMap portMapName="v0_7_3_Din_B">DIN</portMap>
                <portMap portMapName="v0_7_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_7_3_Clk_B">CLK</portMap>
                <portMap portMapName="v0_7_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_7_3_Addr_B</port>
                <port>v0_7_3_Clk_B</port>
                <port>v0_7_3_Din_B</port>
                <port>v0_7_3_Dout_B</port>
                <port>v0_7_3_EN_B</port>
                <port>v0_7_3_Rst_B</port>
                <port>v0_7_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_7_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_7_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_7_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_7_4_EN_A">EN</portMap>
                <portMap portMapName="v0_7_4_WEN_A">WE</portMap>
                <portMap portMapName="v0_7_4_Din_A">DIN</portMap>
                <portMap portMapName="v0_7_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_7_4_Clk_A">CLK</portMap>
                <portMap portMapName="v0_7_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_7_4_Addr_A</port>
                <port>v0_7_4_Clk_A</port>
                <port>v0_7_4_Din_A</port>
                <port>v0_7_4_Dout_A</port>
                <port>v0_7_4_EN_A</port>
                <port>v0_7_4_Rst_A</port>
                <port>v0_7_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_7_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_7_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_7_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_7_4_EN_B">EN</portMap>
                <portMap portMapName="v0_7_4_WEN_B">WE</portMap>
                <portMap portMapName="v0_7_4_Din_B">DIN</portMap>
                <portMap portMapName="v0_7_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_7_4_Clk_B">CLK</portMap>
                <portMap portMapName="v0_7_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_7_4_Addr_B</port>
                <port>v0_7_4_Clk_B</port>
                <port>v0_7_4_Din_B</port>
                <port>v0_7_4_Dout_B</port>
                <port>v0_7_4_EN_B</port>
                <port>v0_7_4_Rst_B</port>
                <port>v0_7_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_7_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_7_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_7_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_7_5_EN_A">EN</portMap>
                <portMap portMapName="v0_7_5_WEN_A">WE</portMap>
                <portMap portMapName="v0_7_5_Din_A">DIN</portMap>
                <portMap portMapName="v0_7_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_7_5_Clk_A">CLK</portMap>
                <portMap portMapName="v0_7_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_7_5_Addr_A</port>
                <port>v0_7_5_Clk_A</port>
                <port>v0_7_5_Din_A</port>
                <port>v0_7_5_Dout_A</port>
                <port>v0_7_5_EN_A</port>
                <port>v0_7_5_Rst_A</port>
                <port>v0_7_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_7_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_7_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_7_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_7_5_EN_B">EN</portMap>
                <portMap portMapName="v0_7_5_WEN_B">WE</portMap>
                <portMap portMapName="v0_7_5_Din_B">DIN</portMap>
                <portMap portMapName="v0_7_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_7_5_Clk_B">CLK</portMap>
                <portMap portMapName="v0_7_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_7_5_Addr_B</port>
                <port>v0_7_5_Clk_B</port>
                <port>v0_7_5_Din_B</port>
                <port>v0_7_5_Dout_B</port>
                <port>v0_7_5_EN_B</port>
                <port>v0_7_5_Rst_B</port>
                <port>v0_7_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_7_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_7_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_7_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_7_6_EN_A">EN</portMap>
                <portMap portMapName="v0_7_6_WEN_A">WE</portMap>
                <portMap portMapName="v0_7_6_Din_A">DIN</portMap>
                <portMap portMapName="v0_7_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_7_6_Clk_A">CLK</portMap>
                <portMap portMapName="v0_7_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_7_6_Addr_A</port>
                <port>v0_7_6_Clk_A</port>
                <port>v0_7_6_Din_A</port>
                <port>v0_7_6_Dout_A</port>
                <port>v0_7_6_EN_A</port>
                <port>v0_7_6_Rst_A</port>
                <port>v0_7_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_7_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_7_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_7_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_7_6_EN_B">EN</portMap>
                <portMap portMapName="v0_7_6_WEN_B">WE</portMap>
                <portMap portMapName="v0_7_6_Din_B">DIN</portMap>
                <portMap portMapName="v0_7_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_7_6_Clk_B">CLK</portMap>
                <portMap portMapName="v0_7_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_7_6_Addr_B</port>
                <port>v0_7_6_Clk_B</port>
                <port>v0_7_6_Din_B</port>
                <port>v0_7_6_Dout_B</port>
                <port>v0_7_6_EN_B</port>
                <port>v0_7_6_Rst_B</port>
                <port>v0_7_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_7_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_7_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_7_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_7_7_EN_A">EN</portMap>
                <portMap portMapName="v0_7_7_WEN_A">WE</portMap>
                <portMap portMapName="v0_7_7_Din_A">DIN</portMap>
                <portMap portMapName="v0_7_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_7_7_Clk_A">CLK</portMap>
                <portMap portMapName="v0_7_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_7_7_Addr_A</port>
                <port>v0_7_7_Clk_A</port>
                <port>v0_7_7_Din_A</port>
                <port>v0_7_7_Dout_A</port>
                <port>v0_7_7_EN_A</port>
                <port>v0_7_7_Rst_A</port>
                <port>v0_7_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_7_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_7_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_7_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_7_7_EN_B">EN</portMap>
                <portMap portMapName="v0_7_7_WEN_B">WE</portMap>
                <portMap portMapName="v0_7_7_Din_B">DIN</portMap>
                <portMap portMapName="v0_7_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_7_7_Clk_B">CLK</portMap>
                <portMap portMapName="v0_7_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_7_7_Addr_B</port>
                <port>v0_7_7_Clk_B</port>
                <port>v0_7_7_Din_B</port>
                <port>v0_7_7_Dout_B</port>
                <port>v0_7_7_EN_B</port>
                <port>v0_7_7_Rst_B</port>
                <port>v0_7_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_7_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_7_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_7_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_7_8_EN_A">EN</portMap>
                <portMap portMapName="v0_7_8_WEN_A">WE</portMap>
                <portMap portMapName="v0_7_8_Din_A">DIN</portMap>
                <portMap portMapName="v0_7_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_7_8_Clk_A">CLK</portMap>
                <portMap portMapName="v0_7_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_7_8_Addr_A</port>
                <port>v0_7_8_Clk_A</port>
                <port>v0_7_8_Din_A</port>
                <port>v0_7_8_Dout_A</port>
                <port>v0_7_8_EN_A</port>
                <port>v0_7_8_Rst_A</port>
                <port>v0_7_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_7_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_7_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_7_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_7_8_EN_B">EN</portMap>
                <portMap portMapName="v0_7_8_WEN_B">WE</portMap>
                <portMap portMapName="v0_7_8_Din_B">DIN</portMap>
                <portMap portMapName="v0_7_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_7_8_Clk_B">CLK</portMap>
                <portMap portMapName="v0_7_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_7_8_Addr_B</port>
                <port>v0_7_8_Clk_B</port>
                <port>v0_7_8_Din_B</port>
                <port>v0_7_8_Dout_B</port>
                <port>v0_7_8_EN_B</port>
                <port>v0_7_8_Rst_B</port>
                <port>v0_7_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_7_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_7_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_7_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_7_9_EN_A">EN</portMap>
                <portMap portMapName="v0_7_9_WEN_A">WE</portMap>
                <portMap portMapName="v0_7_9_Din_A">DIN</portMap>
                <portMap portMapName="v0_7_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_7_9_Clk_A">CLK</portMap>
                <portMap portMapName="v0_7_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_7_9_Addr_A</port>
                <port>v0_7_9_Clk_A</port>
                <port>v0_7_9_Din_A</port>
                <port>v0_7_9_Dout_A</port>
                <port>v0_7_9_EN_A</port>
                <port>v0_7_9_Rst_A</port>
                <port>v0_7_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_7_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_7_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_7_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_7_9_EN_B">EN</portMap>
                <portMap portMapName="v0_7_9_WEN_B">WE</portMap>
                <portMap portMapName="v0_7_9_Din_B">DIN</portMap>
                <portMap portMapName="v0_7_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_7_9_Clk_B">CLK</portMap>
                <portMap portMapName="v0_7_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_7_9_Addr_B</port>
                <port>v0_7_9_Clk_B</port>
                <port>v0_7_9_Din_B</port>
                <port>v0_7_9_Dout_B</port>
                <port>v0_7_9_EN_B</port>
                <port>v0_7_9_Rst_B</port>
                <port>v0_7_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_8_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_8_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_8_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_8_0_EN_A">EN</portMap>
                <portMap portMapName="v0_8_0_WEN_A">WE</portMap>
                <portMap portMapName="v0_8_0_Din_A">DIN</portMap>
                <portMap portMapName="v0_8_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_8_0_Clk_A">CLK</portMap>
                <portMap portMapName="v0_8_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_8_0_Addr_A</port>
                <port>v0_8_0_Clk_A</port>
                <port>v0_8_0_Din_A</port>
                <port>v0_8_0_Dout_A</port>
                <port>v0_8_0_EN_A</port>
                <port>v0_8_0_Rst_A</port>
                <port>v0_8_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_8_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_8_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_8_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_8_0_EN_B">EN</portMap>
                <portMap portMapName="v0_8_0_WEN_B">WE</portMap>
                <portMap portMapName="v0_8_0_Din_B">DIN</portMap>
                <portMap portMapName="v0_8_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_8_0_Clk_B">CLK</portMap>
                <portMap portMapName="v0_8_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_8_0_Addr_B</port>
                <port>v0_8_0_Clk_B</port>
                <port>v0_8_0_Din_B</port>
                <port>v0_8_0_Dout_B</port>
                <port>v0_8_0_EN_B</port>
                <port>v0_8_0_Rst_B</port>
                <port>v0_8_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_8_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_8_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_8_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_8_1_EN_A">EN</portMap>
                <portMap portMapName="v0_8_1_WEN_A">WE</portMap>
                <portMap portMapName="v0_8_1_Din_A">DIN</portMap>
                <portMap portMapName="v0_8_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_8_1_Clk_A">CLK</portMap>
                <portMap portMapName="v0_8_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_8_1_Addr_A</port>
                <port>v0_8_1_Clk_A</port>
                <port>v0_8_1_Din_A</port>
                <port>v0_8_1_Dout_A</port>
                <port>v0_8_1_EN_A</port>
                <port>v0_8_1_Rst_A</port>
                <port>v0_8_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_8_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_8_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_8_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_8_1_EN_B">EN</portMap>
                <portMap portMapName="v0_8_1_WEN_B">WE</portMap>
                <portMap portMapName="v0_8_1_Din_B">DIN</portMap>
                <portMap portMapName="v0_8_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_8_1_Clk_B">CLK</portMap>
                <portMap portMapName="v0_8_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_8_1_Addr_B</port>
                <port>v0_8_1_Clk_B</port>
                <port>v0_8_1_Din_B</port>
                <port>v0_8_1_Dout_B</port>
                <port>v0_8_1_EN_B</port>
                <port>v0_8_1_Rst_B</port>
                <port>v0_8_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_8_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_8_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_8_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_8_2_EN_A">EN</portMap>
                <portMap portMapName="v0_8_2_WEN_A">WE</portMap>
                <portMap portMapName="v0_8_2_Din_A">DIN</portMap>
                <portMap portMapName="v0_8_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_8_2_Clk_A">CLK</portMap>
                <portMap portMapName="v0_8_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_8_2_Addr_A</port>
                <port>v0_8_2_Clk_A</port>
                <port>v0_8_2_Din_A</port>
                <port>v0_8_2_Dout_A</port>
                <port>v0_8_2_EN_A</port>
                <port>v0_8_2_Rst_A</port>
                <port>v0_8_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_8_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_8_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_8_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_8_2_EN_B">EN</portMap>
                <portMap portMapName="v0_8_2_WEN_B">WE</portMap>
                <portMap portMapName="v0_8_2_Din_B">DIN</portMap>
                <portMap portMapName="v0_8_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_8_2_Clk_B">CLK</portMap>
                <portMap portMapName="v0_8_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_8_2_Addr_B</port>
                <port>v0_8_2_Clk_B</port>
                <port>v0_8_2_Din_B</port>
                <port>v0_8_2_Dout_B</port>
                <port>v0_8_2_EN_B</port>
                <port>v0_8_2_Rst_B</port>
                <port>v0_8_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_8_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_8_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_8_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_8_3_EN_A">EN</portMap>
                <portMap portMapName="v0_8_3_WEN_A">WE</portMap>
                <portMap portMapName="v0_8_3_Din_A">DIN</portMap>
                <portMap portMapName="v0_8_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_8_3_Clk_A">CLK</portMap>
                <portMap portMapName="v0_8_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_8_3_Addr_A</port>
                <port>v0_8_3_Clk_A</port>
                <port>v0_8_3_Din_A</port>
                <port>v0_8_3_Dout_A</port>
                <port>v0_8_3_EN_A</port>
                <port>v0_8_3_Rst_A</port>
                <port>v0_8_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_8_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_8_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_8_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_8_3_EN_B">EN</portMap>
                <portMap portMapName="v0_8_3_WEN_B">WE</portMap>
                <portMap portMapName="v0_8_3_Din_B">DIN</portMap>
                <portMap portMapName="v0_8_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_8_3_Clk_B">CLK</portMap>
                <portMap portMapName="v0_8_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_8_3_Addr_B</port>
                <port>v0_8_3_Clk_B</port>
                <port>v0_8_3_Din_B</port>
                <port>v0_8_3_Dout_B</port>
                <port>v0_8_3_EN_B</port>
                <port>v0_8_3_Rst_B</port>
                <port>v0_8_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_8_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_8_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_8_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_8_4_EN_A">EN</portMap>
                <portMap portMapName="v0_8_4_WEN_A">WE</portMap>
                <portMap portMapName="v0_8_4_Din_A">DIN</portMap>
                <portMap portMapName="v0_8_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_8_4_Clk_A">CLK</portMap>
                <portMap portMapName="v0_8_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_8_4_Addr_A</port>
                <port>v0_8_4_Clk_A</port>
                <port>v0_8_4_Din_A</port>
                <port>v0_8_4_Dout_A</port>
                <port>v0_8_4_EN_A</port>
                <port>v0_8_4_Rst_A</port>
                <port>v0_8_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_8_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_8_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_8_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_8_4_EN_B">EN</portMap>
                <portMap portMapName="v0_8_4_WEN_B">WE</portMap>
                <portMap portMapName="v0_8_4_Din_B">DIN</portMap>
                <portMap portMapName="v0_8_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_8_4_Clk_B">CLK</portMap>
                <portMap portMapName="v0_8_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_8_4_Addr_B</port>
                <port>v0_8_4_Clk_B</port>
                <port>v0_8_4_Din_B</port>
                <port>v0_8_4_Dout_B</port>
                <port>v0_8_4_EN_B</port>
                <port>v0_8_4_Rst_B</port>
                <port>v0_8_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_8_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_8_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_8_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_8_5_EN_A">EN</portMap>
                <portMap portMapName="v0_8_5_WEN_A">WE</portMap>
                <portMap portMapName="v0_8_5_Din_A">DIN</portMap>
                <portMap portMapName="v0_8_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_8_5_Clk_A">CLK</portMap>
                <portMap portMapName="v0_8_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_8_5_Addr_A</port>
                <port>v0_8_5_Clk_A</port>
                <port>v0_8_5_Din_A</port>
                <port>v0_8_5_Dout_A</port>
                <port>v0_8_5_EN_A</port>
                <port>v0_8_5_Rst_A</port>
                <port>v0_8_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_8_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_8_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_8_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_8_5_EN_B">EN</portMap>
                <portMap portMapName="v0_8_5_WEN_B">WE</portMap>
                <portMap portMapName="v0_8_5_Din_B">DIN</portMap>
                <portMap portMapName="v0_8_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_8_5_Clk_B">CLK</portMap>
                <portMap portMapName="v0_8_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_8_5_Addr_B</port>
                <port>v0_8_5_Clk_B</port>
                <port>v0_8_5_Din_B</port>
                <port>v0_8_5_Dout_B</port>
                <port>v0_8_5_EN_B</port>
                <port>v0_8_5_Rst_B</port>
                <port>v0_8_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_8_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_8_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_8_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_8_6_EN_A">EN</portMap>
                <portMap portMapName="v0_8_6_WEN_A">WE</portMap>
                <portMap portMapName="v0_8_6_Din_A">DIN</portMap>
                <portMap portMapName="v0_8_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_8_6_Clk_A">CLK</portMap>
                <portMap portMapName="v0_8_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_8_6_Addr_A</port>
                <port>v0_8_6_Clk_A</port>
                <port>v0_8_6_Din_A</port>
                <port>v0_8_6_Dout_A</port>
                <port>v0_8_6_EN_A</port>
                <port>v0_8_6_Rst_A</port>
                <port>v0_8_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_8_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_8_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_8_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_8_6_EN_B">EN</portMap>
                <portMap portMapName="v0_8_6_WEN_B">WE</portMap>
                <portMap portMapName="v0_8_6_Din_B">DIN</portMap>
                <portMap portMapName="v0_8_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_8_6_Clk_B">CLK</portMap>
                <portMap portMapName="v0_8_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_8_6_Addr_B</port>
                <port>v0_8_6_Clk_B</port>
                <port>v0_8_6_Din_B</port>
                <port>v0_8_6_Dout_B</port>
                <port>v0_8_6_EN_B</port>
                <port>v0_8_6_Rst_B</port>
                <port>v0_8_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_8_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_8_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_8_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_8_7_EN_A">EN</portMap>
                <portMap portMapName="v0_8_7_WEN_A">WE</portMap>
                <portMap portMapName="v0_8_7_Din_A">DIN</portMap>
                <portMap portMapName="v0_8_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_8_7_Clk_A">CLK</portMap>
                <portMap portMapName="v0_8_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_8_7_Addr_A</port>
                <port>v0_8_7_Clk_A</port>
                <port>v0_8_7_Din_A</port>
                <port>v0_8_7_Dout_A</port>
                <port>v0_8_7_EN_A</port>
                <port>v0_8_7_Rst_A</port>
                <port>v0_8_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_8_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_8_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_8_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_8_7_EN_B">EN</portMap>
                <portMap portMapName="v0_8_7_WEN_B">WE</portMap>
                <portMap portMapName="v0_8_7_Din_B">DIN</portMap>
                <portMap portMapName="v0_8_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_8_7_Clk_B">CLK</portMap>
                <portMap portMapName="v0_8_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_8_7_Addr_B</port>
                <port>v0_8_7_Clk_B</port>
                <port>v0_8_7_Din_B</port>
                <port>v0_8_7_Dout_B</port>
                <port>v0_8_7_EN_B</port>
                <port>v0_8_7_Rst_B</port>
                <port>v0_8_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_8_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_8_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_8_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_8_8_EN_A">EN</portMap>
                <portMap portMapName="v0_8_8_WEN_A">WE</portMap>
                <portMap portMapName="v0_8_8_Din_A">DIN</portMap>
                <portMap portMapName="v0_8_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_8_8_Clk_A">CLK</portMap>
                <portMap portMapName="v0_8_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_8_8_Addr_A</port>
                <port>v0_8_8_Clk_A</port>
                <port>v0_8_8_Din_A</port>
                <port>v0_8_8_Dout_A</port>
                <port>v0_8_8_EN_A</port>
                <port>v0_8_8_Rst_A</port>
                <port>v0_8_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_8_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_8_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_8_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_8_8_EN_B">EN</portMap>
                <portMap portMapName="v0_8_8_WEN_B">WE</portMap>
                <portMap portMapName="v0_8_8_Din_B">DIN</portMap>
                <portMap portMapName="v0_8_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_8_8_Clk_B">CLK</portMap>
                <portMap portMapName="v0_8_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_8_8_Addr_B</port>
                <port>v0_8_8_Clk_B</port>
                <port>v0_8_8_Din_B</port>
                <port>v0_8_8_Dout_B</port>
                <port>v0_8_8_EN_B</port>
                <port>v0_8_8_Rst_B</port>
                <port>v0_8_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_8_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_8_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_8_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_8_9_EN_A">EN</portMap>
                <portMap portMapName="v0_8_9_WEN_A">WE</portMap>
                <portMap portMapName="v0_8_9_Din_A">DIN</portMap>
                <portMap portMapName="v0_8_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_8_9_Clk_A">CLK</portMap>
                <portMap portMapName="v0_8_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_8_9_Addr_A</port>
                <port>v0_8_9_Clk_A</port>
                <port>v0_8_9_Din_A</port>
                <port>v0_8_9_Dout_A</port>
                <port>v0_8_9_EN_A</port>
                <port>v0_8_9_Rst_A</port>
                <port>v0_8_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_8_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_8_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_8_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_8_9_EN_B">EN</portMap>
                <portMap portMapName="v0_8_9_WEN_B">WE</portMap>
                <portMap portMapName="v0_8_9_Din_B">DIN</portMap>
                <portMap portMapName="v0_8_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_8_9_Clk_B">CLK</portMap>
                <portMap portMapName="v0_8_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_8_9_Addr_B</port>
                <port>v0_8_9_Clk_B</port>
                <port>v0_8_9_Din_B</port>
                <port>v0_8_9_Dout_B</port>
                <port>v0_8_9_EN_B</port>
                <port>v0_8_9_Rst_B</port>
                <port>v0_8_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_9_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_9_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_9_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_9_0_EN_A">EN</portMap>
                <portMap portMapName="v0_9_0_WEN_A">WE</portMap>
                <portMap portMapName="v0_9_0_Din_A">DIN</portMap>
                <portMap portMapName="v0_9_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_9_0_Clk_A">CLK</portMap>
                <portMap portMapName="v0_9_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_9_0_Addr_A</port>
                <port>v0_9_0_Clk_A</port>
                <port>v0_9_0_Din_A</port>
                <port>v0_9_0_Dout_A</port>
                <port>v0_9_0_EN_A</port>
                <port>v0_9_0_Rst_A</port>
                <port>v0_9_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_9_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_9_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_9_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_9_0_EN_B">EN</portMap>
                <portMap portMapName="v0_9_0_WEN_B">WE</portMap>
                <portMap portMapName="v0_9_0_Din_B">DIN</portMap>
                <portMap portMapName="v0_9_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_9_0_Clk_B">CLK</portMap>
                <portMap portMapName="v0_9_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_9_0_Addr_B</port>
                <port>v0_9_0_Clk_B</port>
                <port>v0_9_0_Din_B</port>
                <port>v0_9_0_Dout_B</port>
                <port>v0_9_0_EN_B</port>
                <port>v0_9_0_Rst_B</port>
                <port>v0_9_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_9_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_9_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_9_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_9_1_EN_A">EN</portMap>
                <portMap portMapName="v0_9_1_WEN_A">WE</portMap>
                <portMap portMapName="v0_9_1_Din_A">DIN</portMap>
                <portMap portMapName="v0_9_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_9_1_Clk_A">CLK</portMap>
                <portMap portMapName="v0_9_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_9_1_Addr_A</port>
                <port>v0_9_1_Clk_A</port>
                <port>v0_9_1_Din_A</port>
                <port>v0_9_1_Dout_A</port>
                <port>v0_9_1_EN_A</port>
                <port>v0_9_1_Rst_A</port>
                <port>v0_9_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_9_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_9_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_9_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_9_1_EN_B">EN</portMap>
                <portMap portMapName="v0_9_1_WEN_B">WE</portMap>
                <portMap portMapName="v0_9_1_Din_B">DIN</portMap>
                <portMap portMapName="v0_9_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_9_1_Clk_B">CLK</portMap>
                <portMap portMapName="v0_9_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_9_1_Addr_B</port>
                <port>v0_9_1_Clk_B</port>
                <port>v0_9_1_Din_B</port>
                <port>v0_9_1_Dout_B</port>
                <port>v0_9_1_EN_B</port>
                <port>v0_9_1_Rst_B</port>
                <port>v0_9_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_9_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_9_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_9_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_9_2_EN_A">EN</portMap>
                <portMap portMapName="v0_9_2_WEN_A">WE</portMap>
                <portMap portMapName="v0_9_2_Din_A">DIN</portMap>
                <portMap portMapName="v0_9_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_9_2_Clk_A">CLK</portMap>
                <portMap portMapName="v0_9_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_9_2_Addr_A</port>
                <port>v0_9_2_Clk_A</port>
                <port>v0_9_2_Din_A</port>
                <port>v0_9_2_Dout_A</port>
                <port>v0_9_2_EN_A</port>
                <port>v0_9_2_Rst_A</port>
                <port>v0_9_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_9_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_9_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_9_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_9_2_EN_B">EN</portMap>
                <portMap portMapName="v0_9_2_WEN_B">WE</portMap>
                <portMap portMapName="v0_9_2_Din_B">DIN</portMap>
                <portMap portMapName="v0_9_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_9_2_Clk_B">CLK</portMap>
                <portMap portMapName="v0_9_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_9_2_Addr_B</port>
                <port>v0_9_2_Clk_B</port>
                <port>v0_9_2_Din_B</port>
                <port>v0_9_2_Dout_B</port>
                <port>v0_9_2_EN_B</port>
                <port>v0_9_2_Rst_B</port>
                <port>v0_9_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_9_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_9_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_9_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_9_3_EN_A">EN</portMap>
                <portMap portMapName="v0_9_3_WEN_A">WE</portMap>
                <portMap portMapName="v0_9_3_Din_A">DIN</portMap>
                <portMap portMapName="v0_9_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_9_3_Clk_A">CLK</portMap>
                <portMap portMapName="v0_9_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_9_3_Addr_A</port>
                <port>v0_9_3_Clk_A</port>
                <port>v0_9_3_Din_A</port>
                <port>v0_9_3_Dout_A</port>
                <port>v0_9_3_EN_A</port>
                <port>v0_9_3_Rst_A</port>
                <port>v0_9_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_9_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_9_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_9_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_9_3_EN_B">EN</portMap>
                <portMap portMapName="v0_9_3_WEN_B">WE</portMap>
                <portMap portMapName="v0_9_3_Din_B">DIN</portMap>
                <portMap portMapName="v0_9_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_9_3_Clk_B">CLK</portMap>
                <portMap portMapName="v0_9_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_9_3_Addr_B</port>
                <port>v0_9_3_Clk_B</port>
                <port>v0_9_3_Din_B</port>
                <port>v0_9_3_Dout_B</port>
                <port>v0_9_3_EN_B</port>
                <port>v0_9_3_Rst_B</port>
                <port>v0_9_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_9_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_9_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_9_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_9_4_EN_A">EN</portMap>
                <portMap portMapName="v0_9_4_WEN_A">WE</portMap>
                <portMap portMapName="v0_9_4_Din_A">DIN</portMap>
                <portMap portMapName="v0_9_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_9_4_Clk_A">CLK</portMap>
                <portMap portMapName="v0_9_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_9_4_Addr_A</port>
                <port>v0_9_4_Clk_A</port>
                <port>v0_9_4_Din_A</port>
                <port>v0_9_4_Dout_A</port>
                <port>v0_9_4_EN_A</port>
                <port>v0_9_4_Rst_A</port>
                <port>v0_9_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_9_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_9_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_9_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_9_4_EN_B">EN</portMap>
                <portMap portMapName="v0_9_4_WEN_B">WE</portMap>
                <portMap portMapName="v0_9_4_Din_B">DIN</portMap>
                <portMap portMapName="v0_9_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_9_4_Clk_B">CLK</portMap>
                <portMap portMapName="v0_9_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_9_4_Addr_B</port>
                <port>v0_9_4_Clk_B</port>
                <port>v0_9_4_Din_B</port>
                <port>v0_9_4_Dout_B</port>
                <port>v0_9_4_EN_B</port>
                <port>v0_9_4_Rst_B</port>
                <port>v0_9_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_9_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_9_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_9_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_9_5_EN_A">EN</portMap>
                <portMap portMapName="v0_9_5_WEN_A">WE</portMap>
                <portMap portMapName="v0_9_5_Din_A">DIN</portMap>
                <portMap portMapName="v0_9_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_9_5_Clk_A">CLK</portMap>
                <portMap portMapName="v0_9_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_9_5_Addr_A</port>
                <port>v0_9_5_Clk_A</port>
                <port>v0_9_5_Din_A</port>
                <port>v0_9_5_Dout_A</port>
                <port>v0_9_5_EN_A</port>
                <port>v0_9_5_Rst_A</port>
                <port>v0_9_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_9_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_9_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_9_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_9_5_EN_B">EN</portMap>
                <portMap portMapName="v0_9_5_WEN_B">WE</portMap>
                <portMap portMapName="v0_9_5_Din_B">DIN</portMap>
                <portMap portMapName="v0_9_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_9_5_Clk_B">CLK</portMap>
                <portMap portMapName="v0_9_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_9_5_Addr_B</port>
                <port>v0_9_5_Clk_B</port>
                <port>v0_9_5_Din_B</port>
                <port>v0_9_5_Dout_B</port>
                <port>v0_9_5_EN_B</port>
                <port>v0_9_5_Rst_B</port>
                <port>v0_9_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_9_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_9_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_9_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_9_6_EN_A">EN</portMap>
                <portMap portMapName="v0_9_6_WEN_A">WE</portMap>
                <portMap portMapName="v0_9_6_Din_A">DIN</portMap>
                <portMap portMapName="v0_9_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_9_6_Clk_A">CLK</portMap>
                <portMap portMapName="v0_9_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_9_6_Addr_A</port>
                <port>v0_9_6_Clk_A</port>
                <port>v0_9_6_Din_A</port>
                <port>v0_9_6_Dout_A</port>
                <port>v0_9_6_EN_A</port>
                <port>v0_9_6_Rst_A</port>
                <port>v0_9_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_9_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_9_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_9_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_9_6_EN_B">EN</portMap>
                <portMap portMapName="v0_9_6_WEN_B">WE</portMap>
                <portMap portMapName="v0_9_6_Din_B">DIN</portMap>
                <portMap portMapName="v0_9_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_9_6_Clk_B">CLK</portMap>
                <portMap portMapName="v0_9_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_9_6_Addr_B</port>
                <port>v0_9_6_Clk_B</port>
                <port>v0_9_6_Din_B</port>
                <port>v0_9_6_Dout_B</port>
                <port>v0_9_6_EN_B</port>
                <port>v0_9_6_Rst_B</port>
                <port>v0_9_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_9_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_9_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_9_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_9_7_EN_A">EN</portMap>
                <portMap portMapName="v0_9_7_WEN_A">WE</portMap>
                <portMap portMapName="v0_9_7_Din_A">DIN</portMap>
                <portMap portMapName="v0_9_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_9_7_Clk_A">CLK</portMap>
                <portMap portMapName="v0_9_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_9_7_Addr_A</port>
                <port>v0_9_7_Clk_A</port>
                <port>v0_9_7_Din_A</port>
                <port>v0_9_7_Dout_A</port>
                <port>v0_9_7_EN_A</port>
                <port>v0_9_7_Rst_A</port>
                <port>v0_9_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_9_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_9_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_9_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_9_7_EN_B">EN</portMap>
                <portMap portMapName="v0_9_7_WEN_B">WE</portMap>
                <portMap portMapName="v0_9_7_Din_B">DIN</portMap>
                <portMap portMapName="v0_9_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_9_7_Clk_B">CLK</portMap>
                <portMap portMapName="v0_9_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_9_7_Addr_B</port>
                <port>v0_9_7_Clk_B</port>
                <port>v0_9_7_Din_B</port>
                <port>v0_9_7_Dout_B</port>
                <port>v0_9_7_EN_B</port>
                <port>v0_9_7_Rst_B</port>
                <port>v0_9_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_9_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_9_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_9_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_9_8_EN_A">EN</portMap>
                <portMap portMapName="v0_9_8_WEN_A">WE</portMap>
                <portMap portMapName="v0_9_8_Din_A">DIN</portMap>
                <portMap portMapName="v0_9_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_9_8_Clk_A">CLK</portMap>
                <portMap portMapName="v0_9_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_9_8_Addr_A</port>
                <port>v0_9_8_Clk_A</port>
                <port>v0_9_8_Din_A</port>
                <port>v0_9_8_Dout_A</port>
                <port>v0_9_8_EN_A</port>
                <port>v0_9_8_Rst_A</port>
                <port>v0_9_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_9_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_9_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_9_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_9_8_EN_B">EN</portMap>
                <portMap portMapName="v0_9_8_WEN_B">WE</portMap>
                <portMap portMapName="v0_9_8_Din_B">DIN</portMap>
                <portMap portMapName="v0_9_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_9_8_Clk_B">CLK</portMap>
                <portMap portMapName="v0_9_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_9_8_Addr_B</port>
                <port>v0_9_8_Clk_B</port>
                <port>v0_9_8_Din_B</port>
                <port>v0_9_8_Dout_B</port>
                <port>v0_9_8_EN_B</port>
                <port>v0_9_8_Rst_B</port>
                <port>v0_9_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_9_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_9_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_9_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_9_9_EN_A">EN</portMap>
                <portMap portMapName="v0_9_9_WEN_A">WE</portMap>
                <portMap portMapName="v0_9_9_Din_A">DIN</portMap>
                <portMap portMapName="v0_9_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_9_9_Clk_A">CLK</portMap>
                <portMap portMapName="v0_9_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_9_9_Addr_A</port>
                <port>v0_9_9_Clk_A</port>
                <port>v0_9_9_Din_A</port>
                <port>v0_9_9_Dout_A</port>
                <port>v0_9_9_EN_A</port>
                <port>v0_9_9_Rst_A</port>
                <port>v0_9_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_9_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_9_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_9_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_9_9_EN_B">EN</portMap>
                <portMap portMapName="v0_9_9_WEN_B">WE</portMap>
                <portMap portMapName="v0_9_9_Din_B">DIN</portMap>
                <portMap portMapName="v0_9_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_9_9_Clk_B">CLK</portMap>
                <portMap portMapName="v0_9_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_9_9_Addr_B</port>
                <port>v0_9_9_Clk_B</port>
                <port>v0_9_9_Din_B</port>
                <port>v0_9_9_Dout_B</port>
                <port>v0_9_9_EN_B</port>
                <port>v0_9_9_Rst_B</port>
                <port>v0_9_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_10_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_10_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_10_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_10_0_EN_A">EN</portMap>
                <portMap portMapName="v0_10_0_WEN_A">WE</portMap>
                <portMap portMapName="v0_10_0_Din_A">DIN</portMap>
                <portMap portMapName="v0_10_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_10_0_Clk_A">CLK</portMap>
                <portMap portMapName="v0_10_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_10_0_Addr_A</port>
                <port>v0_10_0_Clk_A</port>
                <port>v0_10_0_Din_A</port>
                <port>v0_10_0_Dout_A</port>
                <port>v0_10_0_EN_A</port>
                <port>v0_10_0_Rst_A</port>
                <port>v0_10_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_10_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_10_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_10_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_10_0_EN_B">EN</portMap>
                <portMap portMapName="v0_10_0_WEN_B">WE</portMap>
                <portMap portMapName="v0_10_0_Din_B">DIN</portMap>
                <portMap portMapName="v0_10_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_10_0_Clk_B">CLK</portMap>
                <portMap portMapName="v0_10_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_10_0_Addr_B</port>
                <port>v0_10_0_Clk_B</port>
                <port>v0_10_0_Din_B</port>
                <port>v0_10_0_Dout_B</port>
                <port>v0_10_0_EN_B</port>
                <port>v0_10_0_Rst_B</port>
                <port>v0_10_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_10_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_10_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_10_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_10_1_EN_A">EN</portMap>
                <portMap portMapName="v0_10_1_WEN_A">WE</portMap>
                <portMap portMapName="v0_10_1_Din_A">DIN</portMap>
                <portMap portMapName="v0_10_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_10_1_Clk_A">CLK</portMap>
                <portMap portMapName="v0_10_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_10_1_Addr_A</port>
                <port>v0_10_1_Clk_A</port>
                <port>v0_10_1_Din_A</port>
                <port>v0_10_1_Dout_A</port>
                <port>v0_10_1_EN_A</port>
                <port>v0_10_1_Rst_A</port>
                <port>v0_10_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_10_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_10_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_10_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_10_1_EN_B">EN</portMap>
                <portMap portMapName="v0_10_1_WEN_B">WE</portMap>
                <portMap portMapName="v0_10_1_Din_B">DIN</portMap>
                <portMap portMapName="v0_10_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_10_1_Clk_B">CLK</portMap>
                <portMap portMapName="v0_10_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_10_1_Addr_B</port>
                <port>v0_10_1_Clk_B</port>
                <port>v0_10_1_Din_B</port>
                <port>v0_10_1_Dout_B</port>
                <port>v0_10_1_EN_B</port>
                <port>v0_10_1_Rst_B</port>
                <port>v0_10_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_10_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_10_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_10_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_10_2_EN_A">EN</portMap>
                <portMap portMapName="v0_10_2_WEN_A">WE</portMap>
                <portMap portMapName="v0_10_2_Din_A">DIN</portMap>
                <portMap portMapName="v0_10_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_10_2_Clk_A">CLK</portMap>
                <portMap portMapName="v0_10_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_10_2_Addr_A</port>
                <port>v0_10_2_Clk_A</port>
                <port>v0_10_2_Din_A</port>
                <port>v0_10_2_Dout_A</port>
                <port>v0_10_2_EN_A</port>
                <port>v0_10_2_Rst_A</port>
                <port>v0_10_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_10_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_10_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_10_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_10_2_EN_B">EN</portMap>
                <portMap portMapName="v0_10_2_WEN_B">WE</portMap>
                <portMap portMapName="v0_10_2_Din_B">DIN</portMap>
                <portMap portMapName="v0_10_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_10_2_Clk_B">CLK</portMap>
                <portMap portMapName="v0_10_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_10_2_Addr_B</port>
                <port>v0_10_2_Clk_B</port>
                <port>v0_10_2_Din_B</port>
                <port>v0_10_2_Dout_B</port>
                <port>v0_10_2_EN_B</port>
                <port>v0_10_2_Rst_B</port>
                <port>v0_10_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_10_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_10_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_10_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_10_3_EN_A">EN</portMap>
                <portMap portMapName="v0_10_3_WEN_A">WE</portMap>
                <portMap portMapName="v0_10_3_Din_A">DIN</portMap>
                <portMap portMapName="v0_10_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_10_3_Clk_A">CLK</portMap>
                <portMap portMapName="v0_10_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_10_3_Addr_A</port>
                <port>v0_10_3_Clk_A</port>
                <port>v0_10_3_Din_A</port>
                <port>v0_10_3_Dout_A</port>
                <port>v0_10_3_EN_A</port>
                <port>v0_10_3_Rst_A</port>
                <port>v0_10_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_10_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_10_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_10_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_10_3_EN_B">EN</portMap>
                <portMap portMapName="v0_10_3_WEN_B">WE</portMap>
                <portMap portMapName="v0_10_3_Din_B">DIN</portMap>
                <portMap portMapName="v0_10_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_10_3_Clk_B">CLK</portMap>
                <portMap portMapName="v0_10_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_10_3_Addr_B</port>
                <port>v0_10_3_Clk_B</port>
                <port>v0_10_3_Din_B</port>
                <port>v0_10_3_Dout_B</port>
                <port>v0_10_3_EN_B</port>
                <port>v0_10_3_Rst_B</port>
                <port>v0_10_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_10_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_10_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_10_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_10_4_EN_A">EN</portMap>
                <portMap portMapName="v0_10_4_WEN_A">WE</portMap>
                <portMap portMapName="v0_10_4_Din_A">DIN</portMap>
                <portMap portMapName="v0_10_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_10_4_Clk_A">CLK</portMap>
                <portMap portMapName="v0_10_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_10_4_Addr_A</port>
                <port>v0_10_4_Clk_A</port>
                <port>v0_10_4_Din_A</port>
                <port>v0_10_4_Dout_A</port>
                <port>v0_10_4_EN_A</port>
                <port>v0_10_4_Rst_A</port>
                <port>v0_10_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_10_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_10_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_10_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_10_4_EN_B">EN</portMap>
                <portMap portMapName="v0_10_4_WEN_B">WE</portMap>
                <portMap portMapName="v0_10_4_Din_B">DIN</portMap>
                <portMap portMapName="v0_10_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_10_4_Clk_B">CLK</portMap>
                <portMap portMapName="v0_10_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_10_4_Addr_B</port>
                <port>v0_10_4_Clk_B</port>
                <port>v0_10_4_Din_B</port>
                <port>v0_10_4_Dout_B</port>
                <port>v0_10_4_EN_B</port>
                <port>v0_10_4_Rst_B</port>
                <port>v0_10_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_10_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_10_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_10_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_10_5_EN_A">EN</portMap>
                <portMap portMapName="v0_10_5_WEN_A">WE</portMap>
                <portMap portMapName="v0_10_5_Din_A">DIN</portMap>
                <portMap portMapName="v0_10_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_10_5_Clk_A">CLK</portMap>
                <portMap portMapName="v0_10_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_10_5_Addr_A</port>
                <port>v0_10_5_Clk_A</port>
                <port>v0_10_5_Din_A</port>
                <port>v0_10_5_Dout_A</port>
                <port>v0_10_5_EN_A</port>
                <port>v0_10_5_Rst_A</port>
                <port>v0_10_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_10_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_10_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_10_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_10_5_EN_B">EN</portMap>
                <portMap portMapName="v0_10_5_WEN_B">WE</portMap>
                <portMap portMapName="v0_10_5_Din_B">DIN</portMap>
                <portMap portMapName="v0_10_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_10_5_Clk_B">CLK</portMap>
                <portMap portMapName="v0_10_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_10_5_Addr_B</port>
                <port>v0_10_5_Clk_B</port>
                <port>v0_10_5_Din_B</port>
                <port>v0_10_5_Dout_B</port>
                <port>v0_10_5_EN_B</port>
                <port>v0_10_5_Rst_B</port>
                <port>v0_10_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_10_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_10_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_10_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_10_6_EN_A">EN</portMap>
                <portMap portMapName="v0_10_6_WEN_A">WE</portMap>
                <portMap portMapName="v0_10_6_Din_A">DIN</portMap>
                <portMap portMapName="v0_10_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_10_6_Clk_A">CLK</portMap>
                <portMap portMapName="v0_10_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_10_6_Addr_A</port>
                <port>v0_10_6_Clk_A</port>
                <port>v0_10_6_Din_A</port>
                <port>v0_10_6_Dout_A</port>
                <port>v0_10_6_EN_A</port>
                <port>v0_10_6_Rst_A</port>
                <port>v0_10_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_10_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_10_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_10_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_10_6_EN_B">EN</portMap>
                <portMap portMapName="v0_10_6_WEN_B">WE</portMap>
                <portMap portMapName="v0_10_6_Din_B">DIN</portMap>
                <portMap portMapName="v0_10_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_10_6_Clk_B">CLK</portMap>
                <portMap portMapName="v0_10_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_10_6_Addr_B</port>
                <port>v0_10_6_Clk_B</port>
                <port>v0_10_6_Din_B</port>
                <port>v0_10_6_Dout_B</port>
                <port>v0_10_6_EN_B</port>
                <port>v0_10_6_Rst_B</port>
                <port>v0_10_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_10_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_10_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_10_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_10_7_EN_A">EN</portMap>
                <portMap portMapName="v0_10_7_WEN_A">WE</portMap>
                <portMap portMapName="v0_10_7_Din_A">DIN</portMap>
                <portMap portMapName="v0_10_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_10_7_Clk_A">CLK</portMap>
                <portMap portMapName="v0_10_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_10_7_Addr_A</port>
                <port>v0_10_7_Clk_A</port>
                <port>v0_10_7_Din_A</port>
                <port>v0_10_7_Dout_A</port>
                <port>v0_10_7_EN_A</port>
                <port>v0_10_7_Rst_A</port>
                <port>v0_10_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_10_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_10_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_10_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_10_7_EN_B">EN</portMap>
                <portMap portMapName="v0_10_7_WEN_B">WE</portMap>
                <portMap portMapName="v0_10_7_Din_B">DIN</portMap>
                <portMap portMapName="v0_10_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_10_7_Clk_B">CLK</portMap>
                <portMap portMapName="v0_10_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_10_7_Addr_B</port>
                <port>v0_10_7_Clk_B</port>
                <port>v0_10_7_Din_B</port>
                <port>v0_10_7_Dout_B</port>
                <port>v0_10_7_EN_B</port>
                <port>v0_10_7_Rst_B</port>
                <port>v0_10_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_10_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_10_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_10_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_10_8_EN_A">EN</portMap>
                <portMap portMapName="v0_10_8_WEN_A">WE</portMap>
                <portMap portMapName="v0_10_8_Din_A">DIN</portMap>
                <portMap portMapName="v0_10_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_10_8_Clk_A">CLK</portMap>
                <portMap portMapName="v0_10_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_10_8_Addr_A</port>
                <port>v0_10_8_Clk_A</port>
                <port>v0_10_8_Din_A</port>
                <port>v0_10_8_Dout_A</port>
                <port>v0_10_8_EN_A</port>
                <port>v0_10_8_Rst_A</port>
                <port>v0_10_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_10_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_10_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_10_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_10_8_EN_B">EN</portMap>
                <portMap portMapName="v0_10_8_WEN_B">WE</portMap>
                <portMap portMapName="v0_10_8_Din_B">DIN</portMap>
                <portMap portMapName="v0_10_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_10_8_Clk_B">CLK</portMap>
                <portMap portMapName="v0_10_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_10_8_Addr_B</port>
                <port>v0_10_8_Clk_B</port>
                <port>v0_10_8_Din_B</port>
                <port>v0_10_8_Dout_B</port>
                <port>v0_10_8_EN_B</port>
                <port>v0_10_8_Rst_B</port>
                <port>v0_10_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_10_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_10_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_10_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_10_9_EN_A">EN</portMap>
                <portMap portMapName="v0_10_9_WEN_A">WE</portMap>
                <portMap portMapName="v0_10_9_Din_A">DIN</portMap>
                <portMap portMapName="v0_10_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_10_9_Clk_A">CLK</portMap>
                <portMap portMapName="v0_10_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_10_9_Addr_A</port>
                <port>v0_10_9_Clk_A</port>
                <port>v0_10_9_Din_A</port>
                <port>v0_10_9_Dout_A</port>
                <port>v0_10_9_EN_A</port>
                <port>v0_10_9_Rst_A</port>
                <port>v0_10_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_10_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_10_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_10_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_10_9_EN_B">EN</portMap>
                <portMap portMapName="v0_10_9_WEN_B">WE</portMap>
                <portMap portMapName="v0_10_9_Din_B">DIN</portMap>
                <portMap portMapName="v0_10_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_10_9_Clk_B">CLK</portMap>
                <portMap portMapName="v0_10_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_10_9_Addr_B</port>
                <port>v0_10_9_Clk_B</port>
                <port>v0_10_9_Din_B</port>
                <port>v0_10_9_Dout_B</port>
                <port>v0_10_9_EN_B</port>
                <port>v0_10_9_Rst_B</port>
                <port>v0_10_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_11_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_11_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_11_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_11_0_EN_A">EN</portMap>
                <portMap portMapName="v0_11_0_WEN_A">WE</portMap>
                <portMap portMapName="v0_11_0_Din_A">DIN</portMap>
                <portMap portMapName="v0_11_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_11_0_Clk_A">CLK</portMap>
                <portMap portMapName="v0_11_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_11_0_Addr_A</port>
                <port>v0_11_0_Clk_A</port>
                <port>v0_11_0_Din_A</port>
                <port>v0_11_0_Dout_A</port>
                <port>v0_11_0_EN_A</port>
                <port>v0_11_0_Rst_A</port>
                <port>v0_11_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_11_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_11_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_11_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_11_0_EN_B">EN</portMap>
                <portMap portMapName="v0_11_0_WEN_B">WE</portMap>
                <portMap portMapName="v0_11_0_Din_B">DIN</portMap>
                <portMap portMapName="v0_11_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_11_0_Clk_B">CLK</portMap>
                <portMap portMapName="v0_11_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_11_0_Addr_B</port>
                <port>v0_11_0_Clk_B</port>
                <port>v0_11_0_Din_B</port>
                <port>v0_11_0_Dout_B</port>
                <port>v0_11_0_EN_B</port>
                <port>v0_11_0_Rst_B</port>
                <port>v0_11_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_11_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_11_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_11_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_11_1_EN_A">EN</portMap>
                <portMap portMapName="v0_11_1_WEN_A">WE</portMap>
                <portMap portMapName="v0_11_1_Din_A">DIN</portMap>
                <portMap portMapName="v0_11_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_11_1_Clk_A">CLK</portMap>
                <portMap portMapName="v0_11_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_11_1_Addr_A</port>
                <port>v0_11_1_Clk_A</port>
                <port>v0_11_1_Din_A</port>
                <port>v0_11_1_Dout_A</port>
                <port>v0_11_1_EN_A</port>
                <port>v0_11_1_Rst_A</port>
                <port>v0_11_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_11_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_11_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_11_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_11_1_EN_B">EN</portMap>
                <portMap portMapName="v0_11_1_WEN_B">WE</portMap>
                <portMap portMapName="v0_11_1_Din_B">DIN</portMap>
                <portMap portMapName="v0_11_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_11_1_Clk_B">CLK</portMap>
                <portMap portMapName="v0_11_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_11_1_Addr_B</port>
                <port>v0_11_1_Clk_B</port>
                <port>v0_11_1_Din_B</port>
                <port>v0_11_1_Dout_B</port>
                <port>v0_11_1_EN_B</port>
                <port>v0_11_1_Rst_B</port>
                <port>v0_11_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_11_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_11_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_11_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_11_2_EN_A">EN</portMap>
                <portMap portMapName="v0_11_2_WEN_A">WE</portMap>
                <portMap portMapName="v0_11_2_Din_A">DIN</portMap>
                <portMap portMapName="v0_11_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_11_2_Clk_A">CLK</portMap>
                <portMap portMapName="v0_11_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_11_2_Addr_A</port>
                <port>v0_11_2_Clk_A</port>
                <port>v0_11_2_Din_A</port>
                <port>v0_11_2_Dout_A</port>
                <port>v0_11_2_EN_A</port>
                <port>v0_11_2_Rst_A</port>
                <port>v0_11_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_11_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_11_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_11_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_11_2_EN_B">EN</portMap>
                <portMap portMapName="v0_11_2_WEN_B">WE</portMap>
                <portMap portMapName="v0_11_2_Din_B">DIN</portMap>
                <portMap portMapName="v0_11_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_11_2_Clk_B">CLK</portMap>
                <portMap portMapName="v0_11_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_11_2_Addr_B</port>
                <port>v0_11_2_Clk_B</port>
                <port>v0_11_2_Din_B</port>
                <port>v0_11_2_Dout_B</port>
                <port>v0_11_2_EN_B</port>
                <port>v0_11_2_Rst_B</port>
                <port>v0_11_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_11_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_11_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_11_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_11_3_EN_A">EN</portMap>
                <portMap portMapName="v0_11_3_WEN_A">WE</portMap>
                <portMap portMapName="v0_11_3_Din_A">DIN</portMap>
                <portMap portMapName="v0_11_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_11_3_Clk_A">CLK</portMap>
                <portMap portMapName="v0_11_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_11_3_Addr_A</port>
                <port>v0_11_3_Clk_A</port>
                <port>v0_11_3_Din_A</port>
                <port>v0_11_3_Dout_A</port>
                <port>v0_11_3_EN_A</port>
                <port>v0_11_3_Rst_A</port>
                <port>v0_11_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_11_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_11_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_11_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_11_3_EN_B">EN</portMap>
                <portMap portMapName="v0_11_3_WEN_B">WE</portMap>
                <portMap portMapName="v0_11_3_Din_B">DIN</portMap>
                <portMap portMapName="v0_11_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_11_3_Clk_B">CLK</portMap>
                <portMap portMapName="v0_11_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_11_3_Addr_B</port>
                <port>v0_11_3_Clk_B</port>
                <port>v0_11_3_Din_B</port>
                <port>v0_11_3_Dout_B</port>
                <port>v0_11_3_EN_B</port>
                <port>v0_11_3_Rst_B</port>
                <port>v0_11_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_11_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_11_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_11_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_11_4_EN_A">EN</portMap>
                <portMap portMapName="v0_11_4_WEN_A">WE</portMap>
                <portMap portMapName="v0_11_4_Din_A">DIN</portMap>
                <portMap portMapName="v0_11_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_11_4_Clk_A">CLK</portMap>
                <portMap portMapName="v0_11_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_11_4_Addr_A</port>
                <port>v0_11_4_Clk_A</port>
                <port>v0_11_4_Din_A</port>
                <port>v0_11_4_Dout_A</port>
                <port>v0_11_4_EN_A</port>
                <port>v0_11_4_Rst_A</port>
                <port>v0_11_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_11_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_11_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_11_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_11_4_EN_B">EN</portMap>
                <portMap portMapName="v0_11_4_WEN_B">WE</portMap>
                <portMap portMapName="v0_11_4_Din_B">DIN</portMap>
                <portMap portMapName="v0_11_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_11_4_Clk_B">CLK</portMap>
                <portMap portMapName="v0_11_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_11_4_Addr_B</port>
                <port>v0_11_4_Clk_B</port>
                <port>v0_11_4_Din_B</port>
                <port>v0_11_4_Dout_B</port>
                <port>v0_11_4_EN_B</port>
                <port>v0_11_4_Rst_B</port>
                <port>v0_11_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_11_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_11_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_11_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_11_5_EN_A">EN</portMap>
                <portMap portMapName="v0_11_5_WEN_A">WE</portMap>
                <portMap portMapName="v0_11_5_Din_A">DIN</portMap>
                <portMap portMapName="v0_11_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_11_5_Clk_A">CLK</portMap>
                <portMap portMapName="v0_11_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_11_5_Addr_A</port>
                <port>v0_11_5_Clk_A</port>
                <port>v0_11_5_Din_A</port>
                <port>v0_11_5_Dout_A</port>
                <port>v0_11_5_EN_A</port>
                <port>v0_11_5_Rst_A</port>
                <port>v0_11_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_11_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_11_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_11_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_11_5_EN_B">EN</portMap>
                <portMap portMapName="v0_11_5_WEN_B">WE</portMap>
                <portMap portMapName="v0_11_5_Din_B">DIN</portMap>
                <portMap portMapName="v0_11_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_11_5_Clk_B">CLK</portMap>
                <portMap portMapName="v0_11_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_11_5_Addr_B</port>
                <port>v0_11_5_Clk_B</port>
                <port>v0_11_5_Din_B</port>
                <port>v0_11_5_Dout_B</port>
                <port>v0_11_5_EN_B</port>
                <port>v0_11_5_Rst_B</port>
                <port>v0_11_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_11_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_11_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_11_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_11_6_EN_A">EN</portMap>
                <portMap portMapName="v0_11_6_WEN_A">WE</portMap>
                <portMap portMapName="v0_11_6_Din_A">DIN</portMap>
                <portMap portMapName="v0_11_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_11_6_Clk_A">CLK</portMap>
                <portMap portMapName="v0_11_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_11_6_Addr_A</port>
                <port>v0_11_6_Clk_A</port>
                <port>v0_11_6_Din_A</port>
                <port>v0_11_6_Dout_A</port>
                <port>v0_11_6_EN_A</port>
                <port>v0_11_6_Rst_A</port>
                <port>v0_11_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_11_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_11_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_11_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_11_6_EN_B">EN</portMap>
                <portMap portMapName="v0_11_6_WEN_B">WE</portMap>
                <portMap portMapName="v0_11_6_Din_B">DIN</portMap>
                <portMap portMapName="v0_11_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_11_6_Clk_B">CLK</portMap>
                <portMap portMapName="v0_11_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_11_6_Addr_B</port>
                <port>v0_11_6_Clk_B</port>
                <port>v0_11_6_Din_B</port>
                <port>v0_11_6_Dout_B</port>
                <port>v0_11_6_EN_B</port>
                <port>v0_11_6_Rst_B</port>
                <port>v0_11_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_11_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_11_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_11_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_11_7_EN_A">EN</portMap>
                <portMap portMapName="v0_11_7_WEN_A">WE</portMap>
                <portMap portMapName="v0_11_7_Din_A">DIN</portMap>
                <portMap portMapName="v0_11_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_11_7_Clk_A">CLK</portMap>
                <portMap portMapName="v0_11_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_11_7_Addr_A</port>
                <port>v0_11_7_Clk_A</port>
                <port>v0_11_7_Din_A</port>
                <port>v0_11_7_Dout_A</port>
                <port>v0_11_7_EN_A</port>
                <port>v0_11_7_Rst_A</port>
                <port>v0_11_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_11_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_11_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_11_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_11_7_EN_B">EN</portMap>
                <portMap portMapName="v0_11_7_WEN_B">WE</portMap>
                <portMap portMapName="v0_11_7_Din_B">DIN</portMap>
                <portMap portMapName="v0_11_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_11_7_Clk_B">CLK</portMap>
                <portMap portMapName="v0_11_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_11_7_Addr_B</port>
                <port>v0_11_7_Clk_B</port>
                <port>v0_11_7_Din_B</port>
                <port>v0_11_7_Dout_B</port>
                <port>v0_11_7_EN_B</port>
                <port>v0_11_7_Rst_B</port>
                <port>v0_11_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_11_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_11_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_11_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_11_8_EN_A">EN</portMap>
                <portMap portMapName="v0_11_8_WEN_A">WE</portMap>
                <portMap portMapName="v0_11_8_Din_A">DIN</portMap>
                <portMap portMapName="v0_11_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_11_8_Clk_A">CLK</portMap>
                <portMap portMapName="v0_11_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_11_8_Addr_A</port>
                <port>v0_11_8_Clk_A</port>
                <port>v0_11_8_Din_A</port>
                <port>v0_11_8_Dout_A</port>
                <port>v0_11_8_EN_A</port>
                <port>v0_11_8_Rst_A</port>
                <port>v0_11_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_11_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_11_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_11_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_11_8_EN_B">EN</portMap>
                <portMap portMapName="v0_11_8_WEN_B">WE</portMap>
                <portMap portMapName="v0_11_8_Din_B">DIN</portMap>
                <portMap portMapName="v0_11_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_11_8_Clk_B">CLK</portMap>
                <portMap portMapName="v0_11_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_11_8_Addr_B</port>
                <port>v0_11_8_Clk_B</port>
                <port>v0_11_8_Din_B</port>
                <port>v0_11_8_Dout_B</port>
                <port>v0_11_8_EN_B</port>
                <port>v0_11_8_Rst_B</port>
                <port>v0_11_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_11_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_11_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_11_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_11_9_EN_A">EN</portMap>
                <portMap portMapName="v0_11_9_WEN_A">WE</portMap>
                <portMap portMapName="v0_11_9_Din_A">DIN</portMap>
                <portMap portMapName="v0_11_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_11_9_Clk_A">CLK</portMap>
                <portMap portMapName="v0_11_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_11_9_Addr_A</port>
                <port>v0_11_9_Clk_A</port>
                <port>v0_11_9_Din_A</port>
                <port>v0_11_9_Dout_A</port>
                <port>v0_11_9_EN_A</port>
                <port>v0_11_9_Rst_A</port>
                <port>v0_11_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_11_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_11_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_11_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_11_9_EN_B">EN</portMap>
                <portMap portMapName="v0_11_9_WEN_B">WE</portMap>
                <portMap portMapName="v0_11_9_Din_B">DIN</portMap>
                <portMap portMapName="v0_11_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_11_9_Clk_B">CLK</portMap>
                <portMap portMapName="v0_11_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_11_9_Addr_B</port>
                <port>v0_11_9_Clk_B</port>
                <port>v0_11_9_Din_B</port>
                <port>v0_11_9_Dout_B</port>
                <port>v0_11_9_EN_B</port>
                <port>v0_11_9_Rst_B</port>
                <port>v0_11_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_12_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_12_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_12_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_12_0_EN_A">EN</portMap>
                <portMap portMapName="v0_12_0_WEN_A">WE</portMap>
                <portMap portMapName="v0_12_0_Din_A">DIN</portMap>
                <portMap portMapName="v0_12_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_12_0_Clk_A">CLK</portMap>
                <portMap portMapName="v0_12_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_12_0_Addr_A</port>
                <port>v0_12_0_Clk_A</port>
                <port>v0_12_0_Din_A</port>
                <port>v0_12_0_Dout_A</port>
                <port>v0_12_0_EN_A</port>
                <port>v0_12_0_Rst_A</port>
                <port>v0_12_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_12_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_12_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_12_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_12_0_EN_B">EN</portMap>
                <portMap portMapName="v0_12_0_WEN_B">WE</portMap>
                <portMap portMapName="v0_12_0_Din_B">DIN</portMap>
                <portMap portMapName="v0_12_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_12_0_Clk_B">CLK</portMap>
                <portMap portMapName="v0_12_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_12_0_Addr_B</port>
                <port>v0_12_0_Clk_B</port>
                <port>v0_12_0_Din_B</port>
                <port>v0_12_0_Dout_B</port>
                <port>v0_12_0_EN_B</port>
                <port>v0_12_0_Rst_B</port>
                <port>v0_12_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_12_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_12_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_12_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_12_1_EN_A">EN</portMap>
                <portMap portMapName="v0_12_1_WEN_A">WE</portMap>
                <portMap portMapName="v0_12_1_Din_A">DIN</portMap>
                <portMap portMapName="v0_12_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_12_1_Clk_A">CLK</portMap>
                <portMap portMapName="v0_12_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_12_1_Addr_A</port>
                <port>v0_12_1_Clk_A</port>
                <port>v0_12_1_Din_A</port>
                <port>v0_12_1_Dout_A</port>
                <port>v0_12_1_EN_A</port>
                <port>v0_12_1_Rst_A</port>
                <port>v0_12_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_12_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_12_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_12_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_12_1_EN_B">EN</portMap>
                <portMap portMapName="v0_12_1_WEN_B">WE</portMap>
                <portMap portMapName="v0_12_1_Din_B">DIN</portMap>
                <portMap portMapName="v0_12_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_12_1_Clk_B">CLK</portMap>
                <portMap portMapName="v0_12_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_12_1_Addr_B</port>
                <port>v0_12_1_Clk_B</port>
                <port>v0_12_1_Din_B</port>
                <port>v0_12_1_Dout_B</port>
                <port>v0_12_1_EN_B</port>
                <port>v0_12_1_Rst_B</port>
                <port>v0_12_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_12_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_12_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_12_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_12_2_EN_A">EN</portMap>
                <portMap portMapName="v0_12_2_WEN_A">WE</portMap>
                <portMap portMapName="v0_12_2_Din_A">DIN</portMap>
                <portMap portMapName="v0_12_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_12_2_Clk_A">CLK</portMap>
                <portMap portMapName="v0_12_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_12_2_Addr_A</port>
                <port>v0_12_2_Clk_A</port>
                <port>v0_12_2_Din_A</port>
                <port>v0_12_2_Dout_A</port>
                <port>v0_12_2_EN_A</port>
                <port>v0_12_2_Rst_A</port>
                <port>v0_12_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_12_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_12_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_12_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_12_2_EN_B">EN</portMap>
                <portMap portMapName="v0_12_2_WEN_B">WE</portMap>
                <portMap portMapName="v0_12_2_Din_B">DIN</portMap>
                <portMap portMapName="v0_12_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_12_2_Clk_B">CLK</portMap>
                <portMap portMapName="v0_12_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_12_2_Addr_B</port>
                <port>v0_12_2_Clk_B</port>
                <port>v0_12_2_Din_B</port>
                <port>v0_12_2_Dout_B</port>
                <port>v0_12_2_EN_B</port>
                <port>v0_12_2_Rst_B</port>
                <port>v0_12_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_12_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_12_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_12_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_12_3_EN_A">EN</portMap>
                <portMap portMapName="v0_12_3_WEN_A">WE</portMap>
                <portMap portMapName="v0_12_3_Din_A">DIN</portMap>
                <portMap portMapName="v0_12_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_12_3_Clk_A">CLK</portMap>
                <portMap portMapName="v0_12_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_12_3_Addr_A</port>
                <port>v0_12_3_Clk_A</port>
                <port>v0_12_3_Din_A</port>
                <port>v0_12_3_Dout_A</port>
                <port>v0_12_3_EN_A</port>
                <port>v0_12_3_Rst_A</port>
                <port>v0_12_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_12_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_12_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_12_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_12_3_EN_B">EN</portMap>
                <portMap portMapName="v0_12_3_WEN_B">WE</portMap>
                <portMap portMapName="v0_12_3_Din_B">DIN</portMap>
                <portMap portMapName="v0_12_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_12_3_Clk_B">CLK</portMap>
                <portMap portMapName="v0_12_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_12_3_Addr_B</port>
                <port>v0_12_3_Clk_B</port>
                <port>v0_12_3_Din_B</port>
                <port>v0_12_3_Dout_B</port>
                <port>v0_12_3_EN_B</port>
                <port>v0_12_3_Rst_B</port>
                <port>v0_12_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_12_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_12_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_12_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_12_4_EN_A">EN</portMap>
                <portMap portMapName="v0_12_4_WEN_A">WE</portMap>
                <portMap portMapName="v0_12_4_Din_A">DIN</portMap>
                <portMap portMapName="v0_12_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_12_4_Clk_A">CLK</portMap>
                <portMap portMapName="v0_12_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_12_4_Addr_A</port>
                <port>v0_12_4_Clk_A</port>
                <port>v0_12_4_Din_A</port>
                <port>v0_12_4_Dout_A</port>
                <port>v0_12_4_EN_A</port>
                <port>v0_12_4_Rst_A</port>
                <port>v0_12_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_12_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_12_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_12_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_12_4_EN_B">EN</portMap>
                <portMap portMapName="v0_12_4_WEN_B">WE</portMap>
                <portMap portMapName="v0_12_4_Din_B">DIN</portMap>
                <portMap portMapName="v0_12_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_12_4_Clk_B">CLK</portMap>
                <portMap portMapName="v0_12_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_12_4_Addr_B</port>
                <port>v0_12_4_Clk_B</port>
                <port>v0_12_4_Din_B</port>
                <port>v0_12_4_Dout_B</port>
                <port>v0_12_4_EN_B</port>
                <port>v0_12_4_Rst_B</port>
                <port>v0_12_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_12_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_12_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_12_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_12_5_EN_A">EN</portMap>
                <portMap portMapName="v0_12_5_WEN_A">WE</portMap>
                <portMap portMapName="v0_12_5_Din_A">DIN</portMap>
                <portMap portMapName="v0_12_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_12_5_Clk_A">CLK</portMap>
                <portMap portMapName="v0_12_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_12_5_Addr_A</port>
                <port>v0_12_5_Clk_A</port>
                <port>v0_12_5_Din_A</port>
                <port>v0_12_5_Dout_A</port>
                <port>v0_12_5_EN_A</port>
                <port>v0_12_5_Rst_A</port>
                <port>v0_12_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_12_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_12_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_12_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_12_5_EN_B">EN</portMap>
                <portMap portMapName="v0_12_5_WEN_B">WE</portMap>
                <portMap portMapName="v0_12_5_Din_B">DIN</portMap>
                <portMap portMapName="v0_12_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_12_5_Clk_B">CLK</portMap>
                <portMap portMapName="v0_12_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_12_5_Addr_B</port>
                <port>v0_12_5_Clk_B</port>
                <port>v0_12_5_Din_B</port>
                <port>v0_12_5_Dout_B</port>
                <port>v0_12_5_EN_B</port>
                <port>v0_12_5_Rst_B</port>
                <port>v0_12_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_12_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_12_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_12_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_12_6_EN_A">EN</portMap>
                <portMap portMapName="v0_12_6_WEN_A">WE</portMap>
                <portMap portMapName="v0_12_6_Din_A">DIN</portMap>
                <portMap portMapName="v0_12_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_12_6_Clk_A">CLK</portMap>
                <portMap portMapName="v0_12_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_12_6_Addr_A</port>
                <port>v0_12_6_Clk_A</port>
                <port>v0_12_6_Din_A</port>
                <port>v0_12_6_Dout_A</port>
                <port>v0_12_6_EN_A</port>
                <port>v0_12_6_Rst_A</port>
                <port>v0_12_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_12_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_12_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_12_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_12_6_EN_B">EN</portMap>
                <portMap portMapName="v0_12_6_WEN_B">WE</portMap>
                <portMap portMapName="v0_12_6_Din_B">DIN</portMap>
                <portMap portMapName="v0_12_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_12_6_Clk_B">CLK</portMap>
                <portMap portMapName="v0_12_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_12_6_Addr_B</port>
                <port>v0_12_6_Clk_B</port>
                <port>v0_12_6_Din_B</port>
                <port>v0_12_6_Dout_B</port>
                <port>v0_12_6_EN_B</port>
                <port>v0_12_6_Rst_B</port>
                <port>v0_12_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_12_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_12_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_12_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_12_7_EN_A">EN</portMap>
                <portMap portMapName="v0_12_7_WEN_A">WE</portMap>
                <portMap portMapName="v0_12_7_Din_A">DIN</portMap>
                <portMap portMapName="v0_12_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_12_7_Clk_A">CLK</portMap>
                <portMap portMapName="v0_12_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_12_7_Addr_A</port>
                <port>v0_12_7_Clk_A</port>
                <port>v0_12_7_Din_A</port>
                <port>v0_12_7_Dout_A</port>
                <port>v0_12_7_EN_A</port>
                <port>v0_12_7_Rst_A</port>
                <port>v0_12_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_12_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_12_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_12_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_12_7_EN_B">EN</portMap>
                <portMap portMapName="v0_12_7_WEN_B">WE</portMap>
                <portMap portMapName="v0_12_7_Din_B">DIN</portMap>
                <portMap portMapName="v0_12_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_12_7_Clk_B">CLK</portMap>
                <portMap portMapName="v0_12_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_12_7_Addr_B</port>
                <port>v0_12_7_Clk_B</port>
                <port>v0_12_7_Din_B</port>
                <port>v0_12_7_Dout_B</port>
                <port>v0_12_7_EN_B</port>
                <port>v0_12_7_Rst_B</port>
                <port>v0_12_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_12_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_12_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_12_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_12_8_EN_A">EN</portMap>
                <portMap portMapName="v0_12_8_WEN_A">WE</portMap>
                <portMap portMapName="v0_12_8_Din_A">DIN</portMap>
                <portMap portMapName="v0_12_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_12_8_Clk_A">CLK</portMap>
                <portMap portMapName="v0_12_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_12_8_Addr_A</port>
                <port>v0_12_8_Clk_A</port>
                <port>v0_12_8_Din_A</port>
                <port>v0_12_8_Dout_A</port>
                <port>v0_12_8_EN_A</port>
                <port>v0_12_8_Rst_A</port>
                <port>v0_12_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_12_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_12_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_12_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_12_8_EN_B">EN</portMap>
                <portMap portMapName="v0_12_8_WEN_B">WE</portMap>
                <portMap portMapName="v0_12_8_Din_B">DIN</portMap>
                <portMap portMapName="v0_12_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_12_8_Clk_B">CLK</portMap>
                <portMap portMapName="v0_12_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_12_8_Addr_B</port>
                <port>v0_12_8_Clk_B</port>
                <port>v0_12_8_Din_B</port>
                <port>v0_12_8_Dout_B</port>
                <port>v0_12_8_EN_B</port>
                <port>v0_12_8_Rst_B</port>
                <port>v0_12_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_12_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_12_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_12_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_12_9_EN_A">EN</portMap>
                <portMap portMapName="v0_12_9_WEN_A">WE</portMap>
                <portMap portMapName="v0_12_9_Din_A">DIN</portMap>
                <portMap portMapName="v0_12_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_12_9_Clk_A">CLK</portMap>
                <portMap portMapName="v0_12_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_12_9_Addr_A</port>
                <port>v0_12_9_Clk_A</port>
                <port>v0_12_9_Din_A</port>
                <port>v0_12_9_Dout_A</port>
                <port>v0_12_9_EN_A</port>
                <port>v0_12_9_Rst_A</port>
                <port>v0_12_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_12_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_12_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_12_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_12_9_EN_B">EN</portMap>
                <portMap portMapName="v0_12_9_WEN_B">WE</portMap>
                <portMap portMapName="v0_12_9_Din_B">DIN</portMap>
                <portMap portMapName="v0_12_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_12_9_Clk_B">CLK</portMap>
                <portMap portMapName="v0_12_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_12_9_Addr_B</port>
                <port>v0_12_9_Clk_B</port>
                <port>v0_12_9_Din_B</port>
                <port>v0_12_9_Dout_B</port>
                <port>v0_12_9_EN_B</port>
                <port>v0_12_9_Rst_B</port>
                <port>v0_12_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_13_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_13_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_13_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_13_0_EN_A">EN</portMap>
                <portMap portMapName="v0_13_0_WEN_A">WE</portMap>
                <portMap portMapName="v0_13_0_Din_A">DIN</portMap>
                <portMap portMapName="v0_13_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_13_0_Clk_A">CLK</portMap>
                <portMap portMapName="v0_13_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_13_0_Addr_A</port>
                <port>v0_13_0_Clk_A</port>
                <port>v0_13_0_Din_A</port>
                <port>v0_13_0_Dout_A</port>
                <port>v0_13_0_EN_A</port>
                <port>v0_13_0_Rst_A</port>
                <port>v0_13_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_13_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_13_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_13_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_13_0_EN_B">EN</portMap>
                <portMap portMapName="v0_13_0_WEN_B">WE</portMap>
                <portMap portMapName="v0_13_0_Din_B">DIN</portMap>
                <portMap portMapName="v0_13_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_13_0_Clk_B">CLK</portMap>
                <portMap portMapName="v0_13_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_13_0_Addr_B</port>
                <port>v0_13_0_Clk_B</port>
                <port>v0_13_0_Din_B</port>
                <port>v0_13_0_Dout_B</port>
                <port>v0_13_0_EN_B</port>
                <port>v0_13_0_Rst_B</port>
                <port>v0_13_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_13_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_13_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_13_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_13_1_EN_A">EN</portMap>
                <portMap portMapName="v0_13_1_WEN_A">WE</portMap>
                <portMap portMapName="v0_13_1_Din_A">DIN</portMap>
                <portMap portMapName="v0_13_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_13_1_Clk_A">CLK</portMap>
                <portMap portMapName="v0_13_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_13_1_Addr_A</port>
                <port>v0_13_1_Clk_A</port>
                <port>v0_13_1_Din_A</port>
                <port>v0_13_1_Dout_A</port>
                <port>v0_13_1_EN_A</port>
                <port>v0_13_1_Rst_A</port>
                <port>v0_13_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_13_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_13_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_13_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_13_1_EN_B">EN</portMap>
                <portMap portMapName="v0_13_1_WEN_B">WE</portMap>
                <portMap portMapName="v0_13_1_Din_B">DIN</portMap>
                <portMap portMapName="v0_13_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_13_1_Clk_B">CLK</portMap>
                <portMap portMapName="v0_13_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_13_1_Addr_B</port>
                <port>v0_13_1_Clk_B</port>
                <port>v0_13_1_Din_B</port>
                <port>v0_13_1_Dout_B</port>
                <port>v0_13_1_EN_B</port>
                <port>v0_13_1_Rst_B</port>
                <port>v0_13_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_13_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_13_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_13_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_13_2_EN_A">EN</portMap>
                <portMap portMapName="v0_13_2_WEN_A">WE</portMap>
                <portMap portMapName="v0_13_2_Din_A">DIN</portMap>
                <portMap portMapName="v0_13_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_13_2_Clk_A">CLK</portMap>
                <portMap portMapName="v0_13_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_13_2_Addr_A</port>
                <port>v0_13_2_Clk_A</port>
                <port>v0_13_2_Din_A</port>
                <port>v0_13_2_Dout_A</port>
                <port>v0_13_2_EN_A</port>
                <port>v0_13_2_Rst_A</port>
                <port>v0_13_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_13_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_13_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_13_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_13_2_EN_B">EN</portMap>
                <portMap portMapName="v0_13_2_WEN_B">WE</portMap>
                <portMap portMapName="v0_13_2_Din_B">DIN</portMap>
                <portMap portMapName="v0_13_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_13_2_Clk_B">CLK</portMap>
                <portMap portMapName="v0_13_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_13_2_Addr_B</port>
                <port>v0_13_2_Clk_B</port>
                <port>v0_13_2_Din_B</port>
                <port>v0_13_2_Dout_B</port>
                <port>v0_13_2_EN_B</port>
                <port>v0_13_2_Rst_B</port>
                <port>v0_13_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_13_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_13_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_13_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_13_3_EN_A">EN</portMap>
                <portMap portMapName="v0_13_3_WEN_A">WE</portMap>
                <portMap portMapName="v0_13_3_Din_A">DIN</portMap>
                <portMap portMapName="v0_13_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_13_3_Clk_A">CLK</portMap>
                <portMap portMapName="v0_13_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_13_3_Addr_A</port>
                <port>v0_13_3_Clk_A</port>
                <port>v0_13_3_Din_A</port>
                <port>v0_13_3_Dout_A</port>
                <port>v0_13_3_EN_A</port>
                <port>v0_13_3_Rst_A</port>
                <port>v0_13_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_13_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_13_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_13_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_13_3_EN_B">EN</portMap>
                <portMap portMapName="v0_13_3_WEN_B">WE</portMap>
                <portMap portMapName="v0_13_3_Din_B">DIN</portMap>
                <portMap portMapName="v0_13_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_13_3_Clk_B">CLK</portMap>
                <portMap portMapName="v0_13_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_13_3_Addr_B</port>
                <port>v0_13_3_Clk_B</port>
                <port>v0_13_3_Din_B</port>
                <port>v0_13_3_Dout_B</port>
                <port>v0_13_3_EN_B</port>
                <port>v0_13_3_Rst_B</port>
                <port>v0_13_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_13_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_13_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_13_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_13_4_EN_A">EN</portMap>
                <portMap portMapName="v0_13_4_WEN_A">WE</portMap>
                <portMap portMapName="v0_13_4_Din_A">DIN</portMap>
                <portMap portMapName="v0_13_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_13_4_Clk_A">CLK</portMap>
                <portMap portMapName="v0_13_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_13_4_Addr_A</port>
                <port>v0_13_4_Clk_A</port>
                <port>v0_13_4_Din_A</port>
                <port>v0_13_4_Dout_A</port>
                <port>v0_13_4_EN_A</port>
                <port>v0_13_4_Rst_A</port>
                <port>v0_13_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_13_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_13_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_13_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_13_4_EN_B">EN</portMap>
                <portMap portMapName="v0_13_4_WEN_B">WE</portMap>
                <portMap portMapName="v0_13_4_Din_B">DIN</portMap>
                <portMap portMapName="v0_13_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_13_4_Clk_B">CLK</portMap>
                <portMap portMapName="v0_13_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_13_4_Addr_B</port>
                <port>v0_13_4_Clk_B</port>
                <port>v0_13_4_Din_B</port>
                <port>v0_13_4_Dout_B</port>
                <port>v0_13_4_EN_B</port>
                <port>v0_13_4_Rst_B</port>
                <port>v0_13_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_13_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_13_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_13_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_13_5_EN_A">EN</portMap>
                <portMap portMapName="v0_13_5_WEN_A">WE</portMap>
                <portMap portMapName="v0_13_5_Din_A">DIN</portMap>
                <portMap portMapName="v0_13_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_13_5_Clk_A">CLK</portMap>
                <portMap portMapName="v0_13_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_13_5_Addr_A</port>
                <port>v0_13_5_Clk_A</port>
                <port>v0_13_5_Din_A</port>
                <port>v0_13_5_Dout_A</port>
                <port>v0_13_5_EN_A</port>
                <port>v0_13_5_Rst_A</port>
                <port>v0_13_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_13_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_13_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_13_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_13_5_EN_B">EN</portMap>
                <portMap portMapName="v0_13_5_WEN_B">WE</portMap>
                <portMap portMapName="v0_13_5_Din_B">DIN</portMap>
                <portMap portMapName="v0_13_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_13_5_Clk_B">CLK</portMap>
                <portMap portMapName="v0_13_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_13_5_Addr_B</port>
                <port>v0_13_5_Clk_B</port>
                <port>v0_13_5_Din_B</port>
                <port>v0_13_5_Dout_B</port>
                <port>v0_13_5_EN_B</port>
                <port>v0_13_5_Rst_B</port>
                <port>v0_13_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_13_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_13_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_13_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_13_6_EN_A">EN</portMap>
                <portMap portMapName="v0_13_6_WEN_A">WE</portMap>
                <portMap portMapName="v0_13_6_Din_A">DIN</portMap>
                <portMap portMapName="v0_13_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_13_6_Clk_A">CLK</portMap>
                <portMap portMapName="v0_13_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_13_6_Addr_A</port>
                <port>v0_13_6_Clk_A</port>
                <port>v0_13_6_Din_A</port>
                <port>v0_13_6_Dout_A</port>
                <port>v0_13_6_EN_A</port>
                <port>v0_13_6_Rst_A</port>
                <port>v0_13_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_13_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_13_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_13_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_13_6_EN_B">EN</portMap>
                <portMap portMapName="v0_13_6_WEN_B">WE</portMap>
                <portMap portMapName="v0_13_6_Din_B">DIN</portMap>
                <portMap portMapName="v0_13_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_13_6_Clk_B">CLK</portMap>
                <portMap portMapName="v0_13_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_13_6_Addr_B</port>
                <port>v0_13_6_Clk_B</port>
                <port>v0_13_6_Din_B</port>
                <port>v0_13_6_Dout_B</port>
                <port>v0_13_6_EN_B</port>
                <port>v0_13_6_Rst_B</port>
                <port>v0_13_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_13_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_13_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_13_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_13_7_EN_A">EN</portMap>
                <portMap portMapName="v0_13_7_WEN_A">WE</portMap>
                <portMap portMapName="v0_13_7_Din_A">DIN</portMap>
                <portMap portMapName="v0_13_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_13_7_Clk_A">CLK</portMap>
                <portMap portMapName="v0_13_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_13_7_Addr_A</port>
                <port>v0_13_7_Clk_A</port>
                <port>v0_13_7_Din_A</port>
                <port>v0_13_7_Dout_A</port>
                <port>v0_13_7_EN_A</port>
                <port>v0_13_7_Rst_A</port>
                <port>v0_13_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_13_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_13_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_13_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_13_7_EN_B">EN</portMap>
                <portMap portMapName="v0_13_7_WEN_B">WE</portMap>
                <portMap portMapName="v0_13_7_Din_B">DIN</portMap>
                <portMap portMapName="v0_13_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_13_7_Clk_B">CLK</portMap>
                <portMap portMapName="v0_13_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_13_7_Addr_B</port>
                <port>v0_13_7_Clk_B</port>
                <port>v0_13_7_Din_B</port>
                <port>v0_13_7_Dout_B</port>
                <port>v0_13_7_EN_B</port>
                <port>v0_13_7_Rst_B</port>
                <port>v0_13_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_13_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_13_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_13_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_13_8_EN_A">EN</portMap>
                <portMap portMapName="v0_13_8_WEN_A">WE</portMap>
                <portMap portMapName="v0_13_8_Din_A">DIN</portMap>
                <portMap portMapName="v0_13_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_13_8_Clk_A">CLK</portMap>
                <portMap portMapName="v0_13_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_13_8_Addr_A</port>
                <port>v0_13_8_Clk_A</port>
                <port>v0_13_8_Din_A</port>
                <port>v0_13_8_Dout_A</port>
                <port>v0_13_8_EN_A</port>
                <port>v0_13_8_Rst_A</port>
                <port>v0_13_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_13_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_13_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_13_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_13_8_EN_B">EN</portMap>
                <portMap portMapName="v0_13_8_WEN_B">WE</portMap>
                <portMap portMapName="v0_13_8_Din_B">DIN</portMap>
                <portMap portMapName="v0_13_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_13_8_Clk_B">CLK</portMap>
                <portMap portMapName="v0_13_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_13_8_Addr_B</port>
                <port>v0_13_8_Clk_B</port>
                <port>v0_13_8_Din_B</port>
                <port>v0_13_8_Dout_B</port>
                <port>v0_13_8_EN_B</port>
                <port>v0_13_8_Rst_B</port>
                <port>v0_13_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_13_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_13_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_13_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_13_9_EN_A">EN</portMap>
                <portMap portMapName="v0_13_9_WEN_A">WE</portMap>
                <portMap portMapName="v0_13_9_Din_A">DIN</portMap>
                <portMap portMapName="v0_13_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_13_9_Clk_A">CLK</portMap>
                <portMap portMapName="v0_13_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_13_9_Addr_A</port>
                <port>v0_13_9_Clk_A</port>
                <port>v0_13_9_Din_A</port>
                <port>v0_13_9_Dout_A</port>
                <port>v0_13_9_EN_A</port>
                <port>v0_13_9_Rst_A</port>
                <port>v0_13_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_13_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_13_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_13_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_13_9_EN_B">EN</portMap>
                <portMap portMapName="v0_13_9_WEN_B">WE</portMap>
                <portMap portMapName="v0_13_9_Din_B">DIN</portMap>
                <portMap portMapName="v0_13_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_13_9_Clk_B">CLK</portMap>
                <portMap portMapName="v0_13_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_13_9_Addr_B</port>
                <port>v0_13_9_Clk_B</port>
                <port>v0_13_9_Din_B</port>
                <port>v0_13_9_Dout_B</port>
                <port>v0_13_9_EN_B</port>
                <port>v0_13_9_Rst_B</port>
                <port>v0_13_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_14_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_14_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_14_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_14_0_EN_A">EN</portMap>
                <portMap portMapName="v0_14_0_WEN_A">WE</portMap>
                <portMap portMapName="v0_14_0_Din_A">DIN</portMap>
                <portMap portMapName="v0_14_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_14_0_Clk_A">CLK</portMap>
                <portMap portMapName="v0_14_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_14_0_Addr_A</port>
                <port>v0_14_0_Clk_A</port>
                <port>v0_14_0_Din_A</port>
                <port>v0_14_0_Dout_A</port>
                <port>v0_14_0_EN_A</port>
                <port>v0_14_0_Rst_A</port>
                <port>v0_14_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_14_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_14_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_14_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_14_0_EN_B">EN</portMap>
                <portMap portMapName="v0_14_0_WEN_B">WE</portMap>
                <portMap portMapName="v0_14_0_Din_B">DIN</portMap>
                <portMap portMapName="v0_14_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_14_0_Clk_B">CLK</portMap>
                <portMap portMapName="v0_14_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_14_0_Addr_B</port>
                <port>v0_14_0_Clk_B</port>
                <port>v0_14_0_Din_B</port>
                <port>v0_14_0_Dout_B</port>
                <port>v0_14_0_EN_B</port>
                <port>v0_14_0_Rst_B</port>
                <port>v0_14_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_14_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_14_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_14_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_14_1_EN_A">EN</portMap>
                <portMap portMapName="v0_14_1_WEN_A">WE</portMap>
                <portMap portMapName="v0_14_1_Din_A">DIN</portMap>
                <portMap portMapName="v0_14_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_14_1_Clk_A">CLK</portMap>
                <portMap portMapName="v0_14_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_14_1_Addr_A</port>
                <port>v0_14_1_Clk_A</port>
                <port>v0_14_1_Din_A</port>
                <port>v0_14_1_Dout_A</port>
                <port>v0_14_1_EN_A</port>
                <port>v0_14_1_Rst_A</port>
                <port>v0_14_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_14_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_14_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_14_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_14_1_EN_B">EN</portMap>
                <portMap portMapName="v0_14_1_WEN_B">WE</portMap>
                <portMap portMapName="v0_14_1_Din_B">DIN</portMap>
                <portMap portMapName="v0_14_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_14_1_Clk_B">CLK</portMap>
                <portMap portMapName="v0_14_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_14_1_Addr_B</port>
                <port>v0_14_1_Clk_B</port>
                <port>v0_14_1_Din_B</port>
                <port>v0_14_1_Dout_B</port>
                <port>v0_14_1_EN_B</port>
                <port>v0_14_1_Rst_B</port>
                <port>v0_14_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_14_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_14_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_14_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_14_2_EN_A">EN</portMap>
                <portMap portMapName="v0_14_2_WEN_A">WE</portMap>
                <portMap portMapName="v0_14_2_Din_A">DIN</portMap>
                <portMap portMapName="v0_14_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_14_2_Clk_A">CLK</portMap>
                <portMap portMapName="v0_14_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_14_2_Addr_A</port>
                <port>v0_14_2_Clk_A</port>
                <port>v0_14_2_Din_A</port>
                <port>v0_14_2_Dout_A</port>
                <port>v0_14_2_EN_A</port>
                <port>v0_14_2_Rst_A</port>
                <port>v0_14_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_14_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_14_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_14_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_14_2_EN_B">EN</portMap>
                <portMap portMapName="v0_14_2_WEN_B">WE</portMap>
                <portMap portMapName="v0_14_2_Din_B">DIN</portMap>
                <portMap portMapName="v0_14_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_14_2_Clk_B">CLK</portMap>
                <portMap portMapName="v0_14_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_14_2_Addr_B</port>
                <port>v0_14_2_Clk_B</port>
                <port>v0_14_2_Din_B</port>
                <port>v0_14_2_Dout_B</port>
                <port>v0_14_2_EN_B</port>
                <port>v0_14_2_Rst_B</port>
                <port>v0_14_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_14_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_14_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_14_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_14_3_EN_A">EN</portMap>
                <portMap portMapName="v0_14_3_WEN_A">WE</portMap>
                <portMap portMapName="v0_14_3_Din_A">DIN</portMap>
                <portMap portMapName="v0_14_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_14_3_Clk_A">CLK</portMap>
                <portMap portMapName="v0_14_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_14_3_Addr_A</port>
                <port>v0_14_3_Clk_A</port>
                <port>v0_14_3_Din_A</port>
                <port>v0_14_3_Dout_A</port>
                <port>v0_14_3_EN_A</port>
                <port>v0_14_3_Rst_A</port>
                <port>v0_14_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_14_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_14_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_14_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_14_3_EN_B">EN</portMap>
                <portMap portMapName="v0_14_3_WEN_B">WE</portMap>
                <portMap portMapName="v0_14_3_Din_B">DIN</portMap>
                <portMap portMapName="v0_14_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_14_3_Clk_B">CLK</portMap>
                <portMap portMapName="v0_14_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_14_3_Addr_B</port>
                <port>v0_14_3_Clk_B</port>
                <port>v0_14_3_Din_B</port>
                <port>v0_14_3_Dout_B</port>
                <port>v0_14_3_EN_B</port>
                <port>v0_14_3_Rst_B</port>
                <port>v0_14_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_14_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_14_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_14_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_14_4_EN_A">EN</portMap>
                <portMap portMapName="v0_14_4_WEN_A">WE</portMap>
                <portMap portMapName="v0_14_4_Din_A">DIN</portMap>
                <portMap portMapName="v0_14_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_14_4_Clk_A">CLK</portMap>
                <portMap portMapName="v0_14_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_14_4_Addr_A</port>
                <port>v0_14_4_Clk_A</port>
                <port>v0_14_4_Din_A</port>
                <port>v0_14_4_Dout_A</port>
                <port>v0_14_4_EN_A</port>
                <port>v0_14_4_Rst_A</port>
                <port>v0_14_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_14_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_14_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_14_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_14_4_EN_B">EN</portMap>
                <portMap portMapName="v0_14_4_WEN_B">WE</portMap>
                <portMap portMapName="v0_14_4_Din_B">DIN</portMap>
                <portMap portMapName="v0_14_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_14_4_Clk_B">CLK</portMap>
                <portMap portMapName="v0_14_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_14_4_Addr_B</port>
                <port>v0_14_4_Clk_B</port>
                <port>v0_14_4_Din_B</port>
                <port>v0_14_4_Dout_B</port>
                <port>v0_14_4_EN_B</port>
                <port>v0_14_4_Rst_B</port>
                <port>v0_14_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_14_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_14_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_14_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_14_5_EN_A">EN</portMap>
                <portMap portMapName="v0_14_5_WEN_A">WE</portMap>
                <portMap portMapName="v0_14_5_Din_A">DIN</portMap>
                <portMap portMapName="v0_14_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_14_5_Clk_A">CLK</portMap>
                <portMap portMapName="v0_14_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_14_5_Addr_A</port>
                <port>v0_14_5_Clk_A</port>
                <port>v0_14_5_Din_A</port>
                <port>v0_14_5_Dout_A</port>
                <port>v0_14_5_EN_A</port>
                <port>v0_14_5_Rst_A</port>
                <port>v0_14_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_14_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_14_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_14_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_14_5_EN_B">EN</portMap>
                <portMap portMapName="v0_14_5_WEN_B">WE</portMap>
                <portMap portMapName="v0_14_5_Din_B">DIN</portMap>
                <portMap portMapName="v0_14_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_14_5_Clk_B">CLK</portMap>
                <portMap portMapName="v0_14_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_14_5_Addr_B</port>
                <port>v0_14_5_Clk_B</port>
                <port>v0_14_5_Din_B</port>
                <port>v0_14_5_Dout_B</port>
                <port>v0_14_5_EN_B</port>
                <port>v0_14_5_Rst_B</port>
                <port>v0_14_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_14_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_14_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_14_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_14_6_EN_A">EN</portMap>
                <portMap portMapName="v0_14_6_WEN_A">WE</portMap>
                <portMap portMapName="v0_14_6_Din_A">DIN</portMap>
                <portMap portMapName="v0_14_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_14_6_Clk_A">CLK</portMap>
                <portMap portMapName="v0_14_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_14_6_Addr_A</port>
                <port>v0_14_6_Clk_A</port>
                <port>v0_14_6_Din_A</port>
                <port>v0_14_6_Dout_A</port>
                <port>v0_14_6_EN_A</port>
                <port>v0_14_6_Rst_A</port>
                <port>v0_14_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_14_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_14_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_14_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_14_6_EN_B">EN</portMap>
                <portMap portMapName="v0_14_6_WEN_B">WE</portMap>
                <portMap portMapName="v0_14_6_Din_B">DIN</portMap>
                <portMap portMapName="v0_14_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_14_6_Clk_B">CLK</portMap>
                <portMap portMapName="v0_14_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_14_6_Addr_B</port>
                <port>v0_14_6_Clk_B</port>
                <port>v0_14_6_Din_B</port>
                <port>v0_14_6_Dout_B</port>
                <port>v0_14_6_EN_B</port>
                <port>v0_14_6_Rst_B</port>
                <port>v0_14_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_14_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_14_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_14_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_14_7_EN_A">EN</portMap>
                <portMap portMapName="v0_14_7_WEN_A">WE</portMap>
                <portMap portMapName="v0_14_7_Din_A">DIN</portMap>
                <portMap portMapName="v0_14_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_14_7_Clk_A">CLK</portMap>
                <portMap portMapName="v0_14_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_14_7_Addr_A</port>
                <port>v0_14_7_Clk_A</port>
                <port>v0_14_7_Din_A</port>
                <port>v0_14_7_Dout_A</port>
                <port>v0_14_7_EN_A</port>
                <port>v0_14_7_Rst_A</port>
                <port>v0_14_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_14_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_14_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_14_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_14_7_EN_B">EN</portMap>
                <portMap portMapName="v0_14_7_WEN_B">WE</portMap>
                <portMap portMapName="v0_14_7_Din_B">DIN</portMap>
                <portMap portMapName="v0_14_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_14_7_Clk_B">CLK</portMap>
                <portMap portMapName="v0_14_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_14_7_Addr_B</port>
                <port>v0_14_7_Clk_B</port>
                <port>v0_14_7_Din_B</port>
                <port>v0_14_7_Dout_B</port>
                <port>v0_14_7_EN_B</port>
                <port>v0_14_7_Rst_B</port>
                <port>v0_14_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_14_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_14_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_14_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_14_8_EN_A">EN</portMap>
                <portMap portMapName="v0_14_8_WEN_A">WE</portMap>
                <portMap portMapName="v0_14_8_Din_A">DIN</portMap>
                <portMap portMapName="v0_14_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_14_8_Clk_A">CLK</portMap>
                <portMap portMapName="v0_14_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_14_8_Addr_A</port>
                <port>v0_14_8_Clk_A</port>
                <port>v0_14_8_Din_A</port>
                <port>v0_14_8_Dout_A</port>
                <port>v0_14_8_EN_A</port>
                <port>v0_14_8_Rst_A</port>
                <port>v0_14_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_14_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_14_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_14_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_14_8_EN_B">EN</portMap>
                <portMap portMapName="v0_14_8_WEN_B">WE</portMap>
                <portMap portMapName="v0_14_8_Din_B">DIN</portMap>
                <portMap portMapName="v0_14_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_14_8_Clk_B">CLK</portMap>
                <portMap portMapName="v0_14_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_14_8_Addr_B</port>
                <port>v0_14_8_Clk_B</port>
                <port>v0_14_8_Din_B</port>
                <port>v0_14_8_Dout_B</port>
                <port>v0_14_8_EN_B</port>
                <port>v0_14_8_Rst_B</port>
                <port>v0_14_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_14_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_14_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_14_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v0_14_9_EN_A">EN</portMap>
                <portMap portMapName="v0_14_9_WEN_A">WE</portMap>
                <portMap portMapName="v0_14_9_Din_A">DIN</portMap>
                <portMap portMapName="v0_14_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v0_14_9_Clk_A">CLK</portMap>
                <portMap portMapName="v0_14_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_14_9_Addr_A</port>
                <port>v0_14_9_Clk_A</port>
                <port>v0_14_9_Din_A</port>
                <port>v0_14_9_Dout_A</port>
                <port>v0_14_9_EN_A</port>
                <port>v0_14_9_Rst_A</port>
                <port>v0_14_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v0_14_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v0_14_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v0_14_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v0_14_9_EN_B">EN</portMap>
                <portMap portMapName="v0_14_9_WEN_B">WE</portMap>
                <portMap portMapName="v0_14_9_Din_B">DIN</portMap>
                <portMap portMapName="v0_14_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v0_14_9_Clk_B">CLK</portMap>
                <portMap portMapName="v0_14_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v0_14_9_Addr_B</port>
                <port>v0_14_9_Clk_B</port>
                <port>v0_14_9_Din_B</port>
                <port>v0_14_9_Dout_B</port>
                <port>v0_14_9_EN_B</port>
                <port>v0_14_9_Rst_B</port>
                <port>v0_14_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v0"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_0_EN_A">EN</portMap>
                <portMap portMapName="v1_0_WEN_A">WE</portMap>
                <portMap portMapName="v1_0_Din_A">DIN</portMap>
                <portMap portMapName="v1_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_0_Clk_A">CLK</portMap>
                <portMap portMapName="v1_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_0_Addr_A</port>
                <port>v1_0_Clk_A</port>
                <port>v1_0_Din_A</port>
                <port>v1_0_Dout_A</port>
                <port>v1_0_EN_A</port>
                <port>v1_0_Rst_A</port>
                <port>v1_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v1_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v1_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v1_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v1_1_EN_A">EN</portMap>
                <portMap portMapName="v1_1_WEN_A">WE</portMap>
                <portMap portMapName="v1_1_Din_A">DIN</portMap>
                <portMap portMapName="v1_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v1_1_Clk_A">CLK</portMap>
                <portMap portMapName="v1_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v1_1_Addr_A</port>
                <port>v1_1_Clk_A</port>
                <port>v1_1_Din_A</port>
                <port>v1_1_Dout_A</port>
                <port>v1_1_EN_A</port>
                <port>v1_1_Rst_A</port>
                <port>v1_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v1"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_0_EN_A">EN</portMap>
                <portMap portMapName="v2_0_WEN_A">WE</portMap>
                <portMap portMapName="v2_0_Din_A">DIN</portMap>
                <portMap portMapName="v2_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_0_Clk_A">CLK</portMap>
                <portMap portMapName="v2_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_0_Addr_A</port>
                <port>v2_0_Clk_A</port>
                <port>v2_0_Din_A</port>
                <port>v2_0_Dout_A</port>
                <port>v2_0_EN_A</port>
                <port>v2_0_Rst_A</port>
                <port>v2_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v2_0_EN_B">EN</portMap>
                <portMap portMapName="v2_0_WEN_B">WE</portMap>
                <portMap portMapName="v2_0_Din_B">DIN</portMap>
                <portMap portMapName="v2_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v2_0_Clk_B">CLK</portMap>
                <portMap portMapName="v2_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_0_Addr_B</port>
                <port>v2_0_Clk_B</port>
                <port>v2_0_Din_B</port>
                <port>v2_0_Dout_B</port>
                <port>v2_0_EN_B</port>
                <port>v2_0_Rst_B</port>
                <port>v2_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_1_EN_A">EN</portMap>
                <portMap portMapName="v2_1_WEN_A">WE</portMap>
                <portMap portMapName="v2_1_Din_A">DIN</portMap>
                <portMap portMapName="v2_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_1_Clk_A">CLK</portMap>
                <portMap portMapName="v2_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_1_Addr_A</port>
                <port>v2_1_Clk_A</port>
                <port>v2_1_Din_A</port>
                <port>v2_1_Dout_A</port>
                <port>v2_1_EN_A</port>
                <port>v2_1_Rst_A</port>
                <port>v2_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v2_1_EN_B">EN</portMap>
                <portMap portMapName="v2_1_WEN_B">WE</portMap>
                <portMap portMapName="v2_1_Din_B">DIN</portMap>
                <portMap portMapName="v2_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v2_1_Clk_B">CLK</portMap>
                <portMap portMapName="v2_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_1_Addr_B</port>
                <port>v2_1_Clk_B</port>
                <port>v2_1_Din_B</port>
                <port>v2_1_Dout_B</port>
                <port>v2_1_EN_B</port>
                <port>v2_1_Rst_B</port>
                <port>v2_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_2_EN_A">EN</portMap>
                <portMap portMapName="v2_2_WEN_A">WE</portMap>
                <portMap portMapName="v2_2_Din_A">DIN</portMap>
                <portMap portMapName="v2_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_2_Clk_A">CLK</portMap>
                <portMap portMapName="v2_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_2_Addr_A</port>
                <port>v2_2_Clk_A</port>
                <port>v2_2_Din_A</port>
                <port>v2_2_Dout_A</port>
                <port>v2_2_EN_A</port>
                <port>v2_2_Rst_A</port>
                <port>v2_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v2_2_EN_B">EN</portMap>
                <portMap portMapName="v2_2_WEN_B">WE</portMap>
                <portMap portMapName="v2_2_Din_B">DIN</portMap>
                <portMap portMapName="v2_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v2_2_Clk_B">CLK</portMap>
                <portMap portMapName="v2_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_2_Addr_B</port>
                <port>v2_2_Clk_B</port>
                <port>v2_2_Din_B</port>
                <port>v2_2_Dout_B</port>
                <port>v2_2_EN_B</port>
                <port>v2_2_Rst_B</port>
                <port>v2_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_3_EN_A">EN</portMap>
                <portMap portMapName="v2_3_WEN_A">WE</portMap>
                <portMap portMapName="v2_3_Din_A">DIN</portMap>
                <portMap portMapName="v2_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_3_Clk_A">CLK</portMap>
                <portMap portMapName="v2_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_3_Addr_A</port>
                <port>v2_3_Clk_A</port>
                <port>v2_3_Din_A</port>
                <port>v2_3_Dout_A</port>
                <port>v2_3_EN_A</port>
                <port>v2_3_Rst_A</port>
                <port>v2_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v2_3_EN_B">EN</portMap>
                <portMap portMapName="v2_3_WEN_B">WE</portMap>
                <portMap portMapName="v2_3_Din_B">DIN</portMap>
                <portMap portMapName="v2_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v2_3_Clk_B">CLK</portMap>
                <portMap portMapName="v2_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_3_Addr_B</port>
                <port>v2_3_Clk_B</port>
                <port>v2_3_Din_B</port>
                <port>v2_3_Dout_B</port>
                <port>v2_3_EN_B</port>
                <port>v2_3_Rst_B</port>
                <port>v2_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_4_EN_A">EN</portMap>
                <portMap portMapName="v2_4_WEN_A">WE</portMap>
                <portMap portMapName="v2_4_Din_A">DIN</portMap>
                <portMap portMapName="v2_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_4_Clk_A">CLK</portMap>
                <portMap portMapName="v2_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_4_Addr_A</port>
                <port>v2_4_Clk_A</port>
                <port>v2_4_Din_A</port>
                <port>v2_4_Dout_A</port>
                <port>v2_4_EN_A</port>
                <port>v2_4_Rst_A</port>
                <port>v2_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v2_4_EN_B">EN</portMap>
                <portMap portMapName="v2_4_WEN_B">WE</portMap>
                <portMap portMapName="v2_4_Din_B">DIN</portMap>
                <portMap portMapName="v2_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v2_4_Clk_B">CLK</portMap>
                <portMap portMapName="v2_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_4_Addr_B</port>
                <port>v2_4_Clk_B</port>
                <port>v2_4_Din_B</port>
                <port>v2_4_Dout_B</port>
                <port>v2_4_EN_B</port>
                <port>v2_4_Rst_B</port>
                <port>v2_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_5_EN_A">EN</portMap>
                <portMap portMapName="v2_5_WEN_A">WE</portMap>
                <portMap portMapName="v2_5_Din_A">DIN</portMap>
                <portMap portMapName="v2_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_5_Clk_A">CLK</portMap>
                <portMap portMapName="v2_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_5_Addr_A</port>
                <port>v2_5_Clk_A</port>
                <port>v2_5_Din_A</port>
                <port>v2_5_Dout_A</port>
                <port>v2_5_EN_A</port>
                <port>v2_5_Rst_A</port>
                <port>v2_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v2_5_EN_B">EN</portMap>
                <portMap portMapName="v2_5_WEN_B">WE</portMap>
                <portMap portMapName="v2_5_Din_B">DIN</portMap>
                <portMap portMapName="v2_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v2_5_Clk_B">CLK</portMap>
                <portMap portMapName="v2_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_5_Addr_B</port>
                <port>v2_5_Clk_B</port>
                <port>v2_5_Din_B</port>
                <port>v2_5_Dout_B</port>
                <port>v2_5_EN_B</port>
                <port>v2_5_Rst_B</port>
                <port>v2_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_6_EN_A">EN</portMap>
                <portMap portMapName="v2_6_WEN_A">WE</portMap>
                <portMap portMapName="v2_6_Din_A">DIN</portMap>
                <portMap portMapName="v2_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_6_Clk_A">CLK</portMap>
                <portMap portMapName="v2_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_6_Addr_A</port>
                <port>v2_6_Clk_A</port>
                <port>v2_6_Din_A</port>
                <port>v2_6_Dout_A</port>
                <port>v2_6_EN_A</port>
                <port>v2_6_Rst_A</port>
                <port>v2_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v2_6_EN_B">EN</portMap>
                <portMap portMapName="v2_6_WEN_B">WE</portMap>
                <portMap portMapName="v2_6_Din_B">DIN</portMap>
                <portMap portMapName="v2_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v2_6_Clk_B">CLK</portMap>
                <portMap portMapName="v2_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_6_Addr_B</port>
                <port>v2_6_Clk_B</port>
                <port>v2_6_Din_B</port>
                <port>v2_6_Dout_B</port>
                <port>v2_6_EN_B</port>
                <port>v2_6_Rst_B</port>
                <port>v2_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_7_EN_A">EN</portMap>
                <portMap portMapName="v2_7_WEN_A">WE</portMap>
                <portMap portMapName="v2_7_Din_A">DIN</portMap>
                <portMap portMapName="v2_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_7_Clk_A">CLK</portMap>
                <portMap portMapName="v2_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_7_Addr_A</port>
                <port>v2_7_Clk_A</port>
                <port>v2_7_Din_A</port>
                <port>v2_7_Dout_A</port>
                <port>v2_7_EN_A</port>
                <port>v2_7_Rst_A</port>
                <port>v2_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v2_7_EN_B">EN</portMap>
                <portMap portMapName="v2_7_WEN_B">WE</portMap>
                <portMap portMapName="v2_7_Din_B">DIN</portMap>
                <portMap portMapName="v2_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v2_7_Clk_B">CLK</portMap>
                <portMap portMapName="v2_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_7_Addr_B</port>
                <port>v2_7_Clk_B</port>
                <port>v2_7_Din_B</port>
                <port>v2_7_Dout_B</port>
                <port>v2_7_EN_B</port>
                <port>v2_7_Rst_B</port>
                <port>v2_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_8_EN_A">EN</portMap>
                <portMap portMapName="v2_8_WEN_A">WE</portMap>
                <portMap portMapName="v2_8_Din_A">DIN</portMap>
                <portMap portMapName="v2_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_8_Clk_A">CLK</portMap>
                <portMap portMapName="v2_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_8_Addr_A</port>
                <port>v2_8_Clk_A</port>
                <port>v2_8_Din_A</port>
                <port>v2_8_Dout_A</port>
                <port>v2_8_EN_A</port>
                <port>v2_8_Rst_A</port>
                <port>v2_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v2_8_EN_B">EN</portMap>
                <portMap portMapName="v2_8_WEN_B">WE</portMap>
                <portMap portMapName="v2_8_Din_B">DIN</portMap>
                <portMap portMapName="v2_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v2_8_Clk_B">CLK</portMap>
                <portMap portMapName="v2_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_8_Addr_B</port>
                <port>v2_8_Clk_B</port>
                <port>v2_8_Din_B</port>
                <port>v2_8_Dout_B</port>
                <port>v2_8_EN_B</port>
                <port>v2_8_Rst_B</port>
                <port>v2_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v2_9_EN_A">EN</portMap>
                <portMap portMapName="v2_9_WEN_A">WE</portMap>
                <portMap portMapName="v2_9_Din_A">DIN</portMap>
                <portMap portMapName="v2_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v2_9_Clk_A">CLK</portMap>
                <portMap portMapName="v2_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_9_Addr_A</port>
                <port>v2_9_Clk_A</port>
                <port>v2_9_Din_A</port>
                <port>v2_9_Dout_A</port>
                <port>v2_9_EN_A</port>
                <port>v2_9_Rst_A</port>
                <port>v2_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v2_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v2_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v2_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v2_9_EN_B">EN</portMap>
                <portMap portMapName="v2_9_WEN_B">WE</portMap>
                <portMap portMapName="v2_9_Din_B">DIN</portMap>
                <portMap portMapName="v2_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v2_9_Clk_B">CLK</portMap>
                <portMap portMapName="v2_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v2_9_Addr_B</port>
                <port>v2_9_Clk_B</port>
                <port>v2_9_Din_B</port>
                <port>v2_9_Dout_B</port>
                <port>v2_9_EN_B</port>
                <port>v2_9_Rst_B</port>
                <port>v2_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v2"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_0_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_0_EN_A">EN</portMap>
                <portMap portMapName="v3_0_WEN_A">WE</portMap>
                <portMap portMapName="v3_0_Din_A">DIN</portMap>
                <portMap portMapName="v3_0_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_0_Clk_A">CLK</portMap>
                <portMap portMapName="v3_0_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_0_Addr_A</port>
                <port>v3_0_Clk_A</port>
                <port>v3_0_Din_A</port>
                <port>v3_0_Dout_A</port>
                <port>v3_0_EN_A</port>
                <port>v3_0_Rst_A</port>
                <port>v3_0_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_0_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_0_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_0_Addr_B">ADDR</portMap>
                <portMap portMapName="v3_0_EN_B">EN</portMap>
                <portMap portMapName="v3_0_WEN_B">WE</portMap>
                <portMap portMapName="v3_0_Din_B">DIN</portMap>
                <portMap portMapName="v3_0_Dout_B">DOUT</portMap>
                <portMap portMapName="v3_0_Clk_B">CLK</portMap>
                <portMap portMapName="v3_0_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_0_Addr_B</port>
                <port>v3_0_Clk_B</port>
                <port>v3_0_Din_B</port>
                <port>v3_0_Dout_B</port>
                <port>v3_0_EN_B</port>
                <port>v3_0_Rst_B</port>
                <port>v3_0_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_1_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_1_EN_A">EN</portMap>
                <portMap portMapName="v3_1_WEN_A">WE</portMap>
                <portMap portMapName="v3_1_Din_A">DIN</portMap>
                <portMap portMapName="v3_1_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_1_Clk_A">CLK</portMap>
                <portMap portMapName="v3_1_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_1_Addr_A</port>
                <port>v3_1_Clk_A</port>
                <port>v3_1_Din_A</port>
                <port>v3_1_Dout_A</port>
                <port>v3_1_EN_A</port>
                <port>v3_1_Rst_A</port>
                <port>v3_1_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_1_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_1_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_1_Addr_B">ADDR</portMap>
                <portMap portMapName="v3_1_EN_B">EN</portMap>
                <portMap portMapName="v3_1_WEN_B">WE</portMap>
                <portMap portMapName="v3_1_Din_B">DIN</portMap>
                <portMap portMapName="v3_1_Dout_B">DOUT</portMap>
                <portMap portMapName="v3_1_Clk_B">CLK</portMap>
                <portMap portMapName="v3_1_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_1_Addr_B</port>
                <port>v3_1_Clk_B</port>
                <port>v3_1_Din_B</port>
                <port>v3_1_Dout_B</port>
                <port>v3_1_EN_B</port>
                <port>v3_1_Rst_B</port>
                <port>v3_1_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_2_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_2_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_2_EN_A">EN</portMap>
                <portMap portMapName="v3_2_WEN_A">WE</portMap>
                <portMap portMapName="v3_2_Din_A">DIN</portMap>
                <portMap portMapName="v3_2_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_2_Clk_A">CLK</portMap>
                <portMap portMapName="v3_2_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_2_Addr_A</port>
                <port>v3_2_Clk_A</port>
                <port>v3_2_Din_A</port>
                <port>v3_2_Dout_A</port>
                <port>v3_2_EN_A</port>
                <port>v3_2_Rst_A</port>
                <port>v3_2_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_2_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_2_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_2_Addr_B">ADDR</portMap>
                <portMap portMapName="v3_2_EN_B">EN</portMap>
                <portMap portMapName="v3_2_WEN_B">WE</portMap>
                <portMap portMapName="v3_2_Din_B">DIN</portMap>
                <portMap portMapName="v3_2_Dout_B">DOUT</portMap>
                <portMap portMapName="v3_2_Clk_B">CLK</portMap>
                <portMap portMapName="v3_2_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_2_Addr_B</port>
                <port>v3_2_Clk_B</port>
                <port>v3_2_Din_B</port>
                <port>v3_2_Dout_B</port>
                <port>v3_2_EN_B</port>
                <port>v3_2_Rst_B</port>
                <port>v3_2_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_3_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_3_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_3_EN_A">EN</portMap>
                <portMap portMapName="v3_3_WEN_A">WE</portMap>
                <portMap portMapName="v3_3_Din_A">DIN</portMap>
                <portMap portMapName="v3_3_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_3_Clk_A">CLK</portMap>
                <portMap portMapName="v3_3_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_3_Addr_A</port>
                <port>v3_3_Clk_A</port>
                <port>v3_3_Din_A</port>
                <port>v3_3_Dout_A</port>
                <port>v3_3_EN_A</port>
                <port>v3_3_Rst_A</port>
                <port>v3_3_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_3_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_3_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_3_Addr_B">ADDR</portMap>
                <portMap portMapName="v3_3_EN_B">EN</portMap>
                <portMap portMapName="v3_3_WEN_B">WE</portMap>
                <portMap portMapName="v3_3_Din_B">DIN</portMap>
                <portMap portMapName="v3_3_Dout_B">DOUT</portMap>
                <portMap portMapName="v3_3_Clk_B">CLK</portMap>
                <portMap portMapName="v3_3_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_3_Addr_B</port>
                <port>v3_3_Clk_B</port>
                <port>v3_3_Din_B</port>
                <port>v3_3_Dout_B</port>
                <port>v3_3_EN_B</port>
                <port>v3_3_Rst_B</port>
                <port>v3_3_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_4_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_4_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_4_EN_A">EN</portMap>
                <portMap portMapName="v3_4_WEN_A">WE</portMap>
                <portMap portMapName="v3_4_Din_A">DIN</portMap>
                <portMap portMapName="v3_4_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_4_Clk_A">CLK</portMap>
                <portMap portMapName="v3_4_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_4_Addr_A</port>
                <port>v3_4_Clk_A</port>
                <port>v3_4_Din_A</port>
                <port>v3_4_Dout_A</port>
                <port>v3_4_EN_A</port>
                <port>v3_4_Rst_A</port>
                <port>v3_4_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_4_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_4_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_4_Addr_B">ADDR</portMap>
                <portMap portMapName="v3_4_EN_B">EN</portMap>
                <portMap portMapName="v3_4_WEN_B">WE</portMap>
                <portMap portMapName="v3_4_Din_B">DIN</portMap>
                <portMap portMapName="v3_4_Dout_B">DOUT</portMap>
                <portMap portMapName="v3_4_Clk_B">CLK</portMap>
                <portMap portMapName="v3_4_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_4_Addr_B</port>
                <port>v3_4_Clk_B</port>
                <port>v3_4_Din_B</port>
                <port>v3_4_Dout_B</port>
                <port>v3_4_EN_B</port>
                <port>v3_4_Rst_B</port>
                <port>v3_4_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_5_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_5_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_5_EN_A">EN</portMap>
                <portMap portMapName="v3_5_WEN_A">WE</portMap>
                <portMap portMapName="v3_5_Din_A">DIN</portMap>
                <portMap portMapName="v3_5_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_5_Clk_A">CLK</portMap>
                <portMap portMapName="v3_5_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_5_Addr_A</port>
                <port>v3_5_Clk_A</port>
                <port>v3_5_Din_A</port>
                <port>v3_5_Dout_A</port>
                <port>v3_5_EN_A</port>
                <port>v3_5_Rst_A</port>
                <port>v3_5_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_5_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_5_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_5_Addr_B">ADDR</portMap>
                <portMap portMapName="v3_5_EN_B">EN</portMap>
                <portMap portMapName="v3_5_WEN_B">WE</portMap>
                <portMap portMapName="v3_5_Din_B">DIN</portMap>
                <portMap portMapName="v3_5_Dout_B">DOUT</portMap>
                <portMap portMapName="v3_5_Clk_B">CLK</portMap>
                <portMap portMapName="v3_5_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_5_Addr_B</port>
                <port>v3_5_Clk_B</port>
                <port>v3_5_Din_B</port>
                <port>v3_5_Dout_B</port>
                <port>v3_5_EN_B</port>
                <port>v3_5_Rst_B</port>
                <port>v3_5_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_6_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_6_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_6_EN_A">EN</portMap>
                <portMap portMapName="v3_6_WEN_A">WE</portMap>
                <portMap portMapName="v3_6_Din_A">DIN</portMap>
                <portMap portMapName="v3_6_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_6_Clk_A">CLK</portMap>
                <portMap portMapName="v3_6_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_6_Addr_A</port>
                <port>v3_6_Clk_A</port>
                <port>v3_6_Din_A</port>
                <port>v3_6_Dout_A</port>
                <port>v3_6_EN_A</port>
                <port>v3_6_Rst_A</port>
                <port>v3_6_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_6_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_6_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_6_Addr_B">ADDR</portMap>
                <portMap portMapName="v3_6_EN_B">EN</portMap>
                <portMap portMapName="v3_6_WEN_B">WE</portMap>
                <portMap portMapName="v3_6_Din_B">DIN</portMap>
                <portMap portMapName="v3_6_Dout_B">DOUT</portMap>
                <portMap portMapName="v3_6_Clk_B">CLK</portMap>
                <portMap portMapName="v3_6_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_6_Addr_B</port>
                <port>v3_6_Clk_B</port>
                <port>v3_6_Din_B</port>
                <port>v3_6_Dout_B</port>
                <port>v3_6_EN_B</port>
                <port>v3_6_Rst_B</port>
                <port>v3_6_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_7_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_7_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_7_EN_A">EN</portMap>
                <portMap portMapName="v3_7_WEN_A">WE</portMap>
                <portMap portMapName="v3_7_Din_A">DIN</portMap>
                <portMap portMapName="v3_7_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_7_Clk_A">CLK</portMap>
                <portMap portMapName="v3_7_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_7_Addr_A</port>
                <port>v3_7_Clk_A</port>
                <port>v3_7_Din_A</port>
                <port>v3_7_Dout_A</port>
                <port>v3_7_EN_A</port>
                <port>v3_7_Rst_A</port>
                <port>v3_7_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_7_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_7_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_7_Addr_B">ADDR</portMap>
                <portMap portMapName="v3_7_EN_B">EN</portMap>
                <portMap portMapName="v3_7_WEN_B">WE</portMap>
                <portMap portMapName="v3_7_Din_B">DIN</portMap>
                <portMap portMapName="v3_7_Dout_B">DOUT</portMap>
                <portMap portMapName="v3_7_Clk_B">CLK</portMap>
                <portMap portMapName="v3_7_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_7_Addr_B</port>
                <port>v3_7_Clk_B</port>
                <port>v3_7_Din_B</port>
                <port>v3_7_Dout_B</port>
                <port>v3_7_EN_B</port>
                <port>v3_7_Rst_B</port>
                <port>v3_7_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_8_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_8_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_8_EN_A">EN</portMap>
                <portMap portMapName="v3_8_WEN_A">WE</portMap>
                <portMap portMapName="v3_8_Din_A">DIN</portMap>
                <portMap portMapName="v3_8_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_8_Clk_A">CLK</portMap>
                <portMap portMapName="v3_8_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_8_Addr_A</port>
                <port>v3_8_Clk_A</port>
                <port>v3_8_Din_A</port>
                <port>v3_8_Dout_A</port>
                <port>v3_8_EN_A</port>
                <port>v3_8_Rst_A</port>
                <port>v3_8_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_8_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_8_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_8_Addr_B">ADDR</portMap>
                <portMap portMapName="v3_8_EN_B">EN</portMap>
                <portMap portMapName="v3_8_WEN_B">WE</portMap>
                <portMap portMapName="v3_8_Din_B">DIN</portMap>
                <portMap portMapName="v3_8_Dout_B">DOUT</portMap>
                <portMap portMapName="v3_8_Clk_B">CLK</portMap>
                <portMap portMapName="v3_8_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_8_Addr_B</port>
                <port>v3_8_Clk_B</port>
                <port>v3_8_Din_B</port>
                <port>v3_8_Dout_B</port>
                <port>v3_8_EN_B</port>
                <port>v3_8_Rst_B</port>
                <port>v3_8_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_9_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_9_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_9_EN_A">EN</portMap>
                <portMap portMapName="v3_9_WEN_A">WE</portMap>
                <portMap portMapName="v3_9_Din_A">DIN</portMap>
                <portMap portMapName="v3_9_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_9_Clk_A">CLK</portMap>
                <portMap portMapName="v3_9_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_9_Addr_A</port>
                <port>v3_9_Clk_A</port>
                <port>v3_9_Din_A</port>
                <port>v3_9_Dout_A</port>
                <port>v3_9_EN_A</port>
                <port>v3_9_Rst_A</port>
                <port>v3_9_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_9_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_9_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_9_Addr_B">ADDR</portMap>
                <portMap portMapName="v3_9_EN_B">EN</portMap>
                <portMap portMapName="v3_9_WEN_B">WE</portMap>
                <portMap portMapName="v3_9_Din_B">DIN</portMap>
                <portMap portMapName="v3_9_Dout_B">DOUT</portMap>
                <portMap portMapName="v3_9_Clk_B">CLK</portMap>
                <portMap portMapName="v3_9_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_9_Addr_B</port>
                <port>v3_9_Clk_B</port>
                <port>v3_9_Din_B</port>
                <port>v3_9_Dout_B</port>
                <port>v3_9_EN_B</port>
                <port>v3_9_Rst_B</port>
                <port>v3_9_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_10_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_10_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_10_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_10_EN_A">EN</portMap>
                <portMap portMapName="v3_10_WEN_A">WE</portMap>
                <portMap portMapName="v3_10_Din_A">DIN</portMap>
                <portMap portMapName="v3_10_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_10_Clk_A">CLK</portMap>
                <portMap portMapName="v3_10_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_10_Addr_A</port>
                <port>v3_10_Clk_A</port>
                <port>v3_10_Din_A</port>
                <port>v3_10_Dout_A</port>
                <port>v3_10_EN_A</port>
                <port>v3_10_Rst_A</port>
                <port>v3_10_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_10_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_10_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_10_Addr_B">ADDR</portMap>
                <portMap portMapName="v3_10_EN_B">EN</portMap>
                <portMap portMapName="v3_10_WEN_B">WE</portMap>
                <portMap portMapName="v3_10_Din_B">DIN</portMap>
                <portMap portMapName="v3_10_Dout_B">DOUT</portMap>
                <portMap portMapName="v3_10_Clk_B">CLK</portMap>
                <portMap portMapName="v3_10_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_10_Addr_B</port>
                <port>v3_10_Clk_B</port>
                <port>v3_10_Din_B</port>
                <port>v3_10_Dout_B</port>
                <port>v3_10_EN_B</port>
                <port>v3_10_Rst_B</port>
                <port>v3_10_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_11_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_11_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_11_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_11_EN_A">EN</portMap>
                <portMap portMapName="v3_11_WEN_A">WE</portMap>
                <portMap portMapName="v3_11_Din_A">DIN</portMap>
                <portMap portMapName="v3_11_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_11_Clk_A">CLK</portMap>
                <portMap portMapName="v3_11_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_11_Addr_A</port>
                <port>v3_11_Clk_A</port>
                <port>v3_11_Din_A</port>
                <port>v3_11_Dout_A</port>
                <port>v3_11_EN_A</port>
                <port>v3_11_Rst_A</port>
                <port>v3_11_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_11_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_11_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_11_Addr_B">ADDR</portMap>
                <portMap portMapName="v3_11_EN_B">EN</portMap>
                <portMap portMapName="v3_11_WEN_B">WE</portMap>
                <portMap portMapName="v3_11_Din_B">DIN</portMap>
                <portMap portMapName="v3_11_Dout_B">DOUT</portMap>
                <portMap portMapName="v3_11_Clk_B">CLK</portMap>
                <portMap portMapName="v3_11_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_11_Addr_B</port>
                <port>v3_11_Clk_B</port>
                <port>v3_11_Din_B</port>
                <port>v3_11_Dout_B</port>
                <port>v3_11_EN_B</port>
                <port>v3_11_Rst_B</port>
                <port>v3_11_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_12_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_12_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_12_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_12_EN_A">EN</portMap>
                <portMap portMapName="v3_12_WEN_A">WE</portMap>
                <portMap portMapName="v3_12_Din_A">DIN</portMap>
                <portMap portMapName="v3_12_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_12_Clk_A">CLK</portMap>
                <portMap portMapName="v3_12_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_12_Addr_A</port>
                <port>v3_12_Clk_A</port>
                <port>v3_12_Din_A</port>
                <port>v3_12_Dout_A</port>
                <port>v3_12_EN_A</port>
                <port>v3_12_Rst_A</port>
                <port>v3_12_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_12_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_12_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_12_Addr_B">ADDR</portMap>
                <portMap portMapName="v3_12_EN_B">EN</portMap>
                <portMap portMapName="v3_12_WEN_B">WE</portMap>
                <portMap portMapName="v3_12_Din_B">DIN</portMap>
                <portMap portMapName="v3_12_Dout_B">DOUT</portMap>
                <portMap portMapName="v3_12_Clk_B">CLK</portMap>
                <portMap portMapName="v3_12_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_12_Addr_B</port>
                <port>v3_12_Clk_B</port>
                <port>v3_12_Din_B</port>
                <port>v3_12_Dout_B</port>
                <port>v3_12_EN_B</port>
                <port>v3_12_Rst_B</port>
                <port>v3_12_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_13_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_13_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_13_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_13_EN_A">EN</portMap>
                <portMap portMapName="v3_13_WEN_A">WE</portMap>
                <portMap portMapName="v3_13_Din_A">DIN</portMap>
                <portMap portMapName="v3_13_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_13_Clk_A">CLK</portMap>
                <portMap portMapName="v3_13_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_13_Addr_A</port>
                <port>v3_13_Clk_A</port>
                <port>v3_13_Din_A</port>
                <port>v3_13_Dout_A</port>
                <port>v3_13_EN_A</port>
                <port>v3_13_Rst_A</port>
                <port>v3_13_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_13_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_13_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_13_Addr_B">ADDR</portMap>
                <portMap portMapName="v3_13_EN_B">EN</portMap>
                <portMap portMapName="v3_13_WEN_B">WE</portMap>
                <portMap portMapName="v3_13_Din_B">DIN</portMap>
                <portMap portMapName="v3_13_Dout_B">DOUT</portMap>
                <portMap portMapName="v3_13_Clk_B">CLK</portMap>
                <portMap portMapName="v3_13_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_13_Addr_B</port>
                <port>v3_13_Clk_B</port>
                <port>v3_13_Din_B</port>
                <port>v3_13_Dout_B</port>
                <port>v3_13_EN_B</port>
                <port>v3_13_Rst_B</port>
                <port>v3_13_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_14_PORTA" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_14_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_14_Addr_A">ADDR</portMap>
                <portMap portMapName="v3_14_EN_A">EN</portMap>
                <portMap portMapName="v3_14_WEN_A">WE</portMap>
                <portMap portMapName="v3_14_Din_A">DIN</portMap>
                <portMap portMapName="v3_14_Dout_A">DOUT</portMap>
                <portMap portMapName="v3_14_Clk_A">CLK</portMap>
                <portMap portMapName="v3_14_Rst_A">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_14_Addr_A</port>
                <port>v3_14_Clk_A</port>
                <port>v3_14_Din_A</port>
                <port>v3_14_Dout_A</port>
                <port>v3_14_EN_A</port>
                <port>v3_14_Rst_A</port>
                <port>v3_14_WEN_A</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="v3_14_PORTB" type="bram" busTypeName="bram" mode="master" dataWidth="32" addrWidth="32" portPrefix="v3_14_">
            <busParams>
                <busParam busParamName="MASTER_TYPE">BRAM_CTRL</busParam>
                <busParam busParamName="MEM_WIDTH">32</busParam>
                <busParam busParamName="MEM_SIZE">4</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="v3_14_Addr_B">ADDR</portMap>
                <portMap portMapName="v3_14_EN_B">EN</portMap>
                <portMap portMapName="v3_14_WEN_B">WE</portMap>
                <portMap portMapName="v3_14_Din_B">DIN</portMap>
                <portMap portMapName="v3_14_Dout_B">DOUT</portMap>
                <portMap portMapName="v3_14_Clk_B">CLK</portMap>
                <portMap portMapName="v3_14_Rst_B">RST</portMap>
            </portMaps>
            <ports>
                <port>v3_14_Addr_B</port>
                <port>v3_14_Clk_B</port>
                <port>v3_14_Din_B</port>
                <port>v3_14_Dout_B</port>
                <port>v3_14_EN_B</port>
                <port>v3_14_Rst_B</port>
                <port>v3_14_WEN_B</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="bram" register_option="0" argName="v3"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="s_axi_ctrl">32, 4</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_ctrl">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_ctrl">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_ctrl">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_ctrl">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                </table>
            </item>
            <item name="BRAM">
                <table>
                    <keys size="3">Interface, Data Width, Address Width</keys>
                    <column name="v0_0_0_PORTA">32, 32</column>
                    <column name="v0_0_0_PORTB">32, 32</column>
                    <column name="v0_0_1_PORTA">32, 32</column>
                    <column name="v0_0_1_PORTB">32, 32</column>
                    <column name="v0_0_2_PORTA">32, 32</column>
                    <column name="v0_0_2_PORTB">32, 32</column>
                    <column name="v0_0_3_PORTA">32, 32</column>
                    <column name="v0_0_3_PORTB">32, 32</column>
                    <column name="v0_0_4_PORTA">32, 32</column>
                    <column name="v0_0_4_PORTB">32, 32</column>
                    <column name="v0_0_5_PORTA">32, 32</column>
                    <column name="v0_0_5_PORTB">32, 32</column>
                    <column name="v0_0_6_PORTA">32, 32</column>
                    <column name="v0_0_6_PORTB">32, 32</column>
                    <column name="v0_0_7_PORTA">32, 32</column>
                    <column name="v0_0_7_PORTB">32, 32</column>
                    <column name="v0_0_8_PORTA">32, 32</column>
                    <column name="v0_0_8_PORTB">32, 32</column>
                    <column name="v0_0_9_PORTA">32, 32</column>
                    <column name="v0_0_9_PORTB">32, 32</column>
                    <column name="v0_10_0_PORTA">32, 32</column>
                    <column name="v0_10_0_PORTB">32, 32</column>
                    <column name="v0_10_1_PORTA">32, 32</column>
                    <column name="v0_10_1_PORTB">32, 32</column>
                    <column name="v0_10_2_PORTA">32, 32</column>
                    <column name="v0_10_2_PORTB">32, 32</column>
                    <column name="v0_10_3_PORTA">32, 32</column>
                    <column name="v0_10_3_PORTB">32, 32</column>
                    <column name="v0_10_4_PORTA">32, 32</column>
                    <column name="v0_10_4_PORTB">32, 32</column>
                    <column name="v0_10_5_PORTA">32, 32</column>
                    <column name="v0_10_5_PORTB">32, 32</column>
                    <column name="v0_10_6_PORTA">32, 32</column>
                    <column name="v0_10_6_PORTB">32, 32</column>
                    <column name="v0_10_7_PORTA">32, 32</column>
                    <column name="v0_10_7_PORTB">32, 32</column>
                    <column name="v0_10_8_PORTA">32, 32</column>
                    <column name="v0_10_8_PORTB">32, 32</column>
                    <column name="v0_10_9_PORTA">32, 32</column>
                    <column name="v0_10_9_PORTB">32, 32</column>
                    <column name="v0_11_0_PORTA">32, 32</column>
                    <column name="v0_11_0_PORTB">32, 32</column>
                    <column name="v0_11_1_PORTA">32, 32</column>
                    <column name="v0_11_1_PORTB">32, 32</column>
                    <column name="v0_11_2_PORTA">32, 32</column>
                    <column name="v0_11_2_PORTB">32, 32</column>
                    <column name="v0_11_3_PORTA">32, 32</column>
                    <column name="v0_11_3_PORTB">32, 32</column>
                    <column name="v0_11_4_PORTA">32, 32</column>
                    <column name="v0_11_4_PORTB">32, 32</column>
                    <column name="v0_11_5_PORTA">32, 32</column>
                    <column name="v0_11_5_PORTB">32, 32</column>
                    <column name="v0_11_6_PORTA">32, 32</column>
                    <column name="v0_11_6_PORTB">32, 32</column>
                    <column name="v0_11_7_PORTA">32, 32</column>
                    <column name="v0_11_7_PORTB">32, 32</column>
                    <column name="v0_11_8_PORTA">32, 32</column>
                    <column name="v0_11_8_PORTB">32, 32</column>
                    <column name="v0_11_9_PORTA">32, 32</column>
                    <column name="v0_11_9_PORTB">32, 32</column>
                    <column name="v0_12_0_PORTA">32, 32</column>
                    <column name="v0_12_0_PORTB">32, 32</column>
                    <column name="v0_12_1_PORTA">32, 32</column>
                    <column name="v0_12_1_PORTB">32, 32</column>
                    <column name="v0_12_2_PORTA">32, 32</column>
                    <column name="v0_12_2_PORTB">32, 32</column>
                    <column name="v0_12_3_PORTA">32, 32</column>
                    <column name="v0_12_3_PORTB">32, 32</column>
                    <column name="v0_12_4_PORTA">32, 32</column>
                    <column name="v0_12_4_PORTB">32, 32</column>
                    <column name="v0_12_5_PORTA">32, 32</column>
                    <column name="v0_12_5_PORTB">32, 32</column>
                    <column name="v0_12_6_PORTA">32, 32</column>
                    <column name="v0_12_6_PORTB">32, 32</column>
                    <column name="v0_12_7_PORTA">32, 32</column>
                    <column name="v0_12_7_PORTB">32, 32</column>
                    <column name="v0_12_8_PORTA">32, 32</column>
                    <column name="v0_12_8_PORTB">32, 32</column>
                    <column name="v0_12_9_PORTA">32, 32</column>
                    <column name="v0_12_9_PORTB">32, 32</column>
                    <column name="v0_13_0_PORTA">32, 32</column>
                    <column name="v0_13_0_PORTB">32, 32</column>
                    <column name="v0_13_1_PORTA">32, 32</column>
                    <column name="v0_13_1_PORTB">32, 32</column>
                    <column name="v0_13_2_PORTA">32, 32</column>
                    <column name="v0_13_2_PORTB">32, 32</column>
                    <column name="v0_13_3_PORTA">32, 32</column>
                    <column name="v0_13_3_PORTB">32, 32</column>
                    <column name="v0_13_4_PORTA">32, 32</column>
                    <column name="v0_13_4_PORTB">32, 32</column>
                    <column name="v0_13_5_PORTA">32, 32</column>
                    <column name="v0_13_5_PORTB">32, 32</column>
                    <column name="v0_13_6_PORTA">32, 32</column>
                    <column name="v0_13_6_PORTB">32, 32</column>
                    <column name="v0_13_7_PORTA">32, 32</column>
                    <column name="v0_13_7_PORTB">32, 32</column>
                    <column name="v0_13_8_PORTA">32, 32</column>
                    <column name="v0_13_8_PORTB">32, 32</column>
                    <column name="v0_13_9_PORTA">32, 32</column>
                    <column name="v0_13_9_PORTB">32, 32</column>
                    <column name="v0_14_0_PORTA">32, 32</column>
                    <column name="v0_14_0_PORTB">32, 32</column>
                    <column name="v0_14_1_PORTA">32, 32</column>
                    <column name="v0_14_1_PORTB">32, 32</column>
                    <column name="v0_14_2_PORTA">32, 32</column>
                    <column name="v0_14_2_PORTB">32, 32</column>
                    <column name="v0_14_3_PORTA">32, 32</column>
                    <column name="v0_14_3_PORTB">32, 32</column>
                    <column name="v0_14_4_PORTA">32, 32</column>
                    <column name="v0_14_4_PORTB">32, 32</column>
                    <column name="v0_14_5_PORTA">32, 32</column>
                    <column name="v0_14_5_PORTB">32, 32</column>
                    <column name="v0_14_6_PORTA">32, 32</column>
                    <column name="v0_14_6_PORTB">32, 32</column>
                    <column name="v0_14_7_PORTA">32, 32</column>
                    <column name="v0_14_7_PORTB">32, 32</column>
                    <column name="v0_14_8_PORTA">32, 32</column>
                    <column name="v0_14_8_PORTB">32, 32</column>
                    <column name="v0_14_9_PORTA">32, 32</column>
                    <column name="v0_14_9_PORTB">32, 32</column>
                    <column name="v0_1_0_PORTA">32, 32</column>
                    <column name="v0_1_0_PORTB">32, 32</column>
                    <column name="v0_1_1_PORTA">32, 32</column>
                    <column name="v0_1_1_PORTB">32, 32</column>
                    <column name="v0_1_2_PORTA">32, 32</column>
                    <column name="v0_1_2_PORTB">32, 32</column>
                    <column name="v0_1_3_PORTA">32, 32</column>
                    <column name="v0_1_3_PORTB">32, 32</column>
                    <column name="v0_1_4_PORTA">32, 32</column>
                    <column name="v0_1_4_PORTB">32, 32</column>
                    <column name="v0_1_5_PORTA">32, 32</column>
                    <column name="v0_1_5_PORTB">32, 32</column>
                    <column name="v0_1_6_PORTA">32, 32</column>
                    <column name="v0_1_6_PORTB">32, 32</column>
                    <column name="v0_1_7_PORTA">32, 32</column>
                    <column name="v0_1_7_PORTB">32, 32</column>
                    <column name="v0_1_8_PORTA">32, 32</column>
                    <column name="v0_1_8_PORTB">32, 32</column>
                    <column name="v0_1_9_PORTA">32, 32</column>
                    <column name="v0_1_9_PORTB">32, 32</column>
                    <column name="v0_2_0_PORTA">32, 32</column>
                    <column name="v0_2_0_PORTB">32, 32</column>
                    <column name="v0_2_1_PORTA">32, 32</column>
                    <column name="v0_2_1_PORTB">32, 32</column>
                    <column name="v0_2_2_PORTA">32, 32</column>
                    <column name="v0_2_2_PORTB">32, 32</column>
                    <column name="v0_2_3_PORTA">32, 32</column>
                    <column name="v0_2_3_PORTB">32, 32</column>
                    <column name="v0_2_4_PORTA">32, 32</column>
                    <column name="v0_2_4_PORTB">32, 32</column>
                    <column name="v0_2_5_PORTA">32, 32</column>
                    <column name="v0_2_5_PORTB">32, 32</column>
                    <column name="v0_2_6_PORTA">32, 32</column>
                    <column name="v0_2_6_PORTB">32, 32</column>
                    <column name="v0_2_7_PORTA">32, 32</column>
                    <column name="v0_2_7_PORTB">32, 32</column>
                    <column name="v0_2_8_PORTA">32, 32</column>
                    <column name="v0_2_8_PORTB">32, 32</column>
                    <column name="v0_2_9_PORTA">32, 32</column>
                    <column name="v0_2_9_PORTB">32, 32</column>
                    <column name="v0_3_0_PORTA">32, 32</column>
                    <column name="v0_3_0_PORTB">32, 32</column>
                    <column name="v0_3_1_PORTA">32, 32</column>
                    <column name="v0_3_1_PORTB">32, 32</column>
                    <column name="v0_3_2_PORTA">32, 32</column>
                    <column name="v0_3_2_PORTB">32, 32</column>
                    <column name="v0_3_3_PORTA">32, 32</column>
                    <column name="v0_3_3_PORTB">32, 32</column>
                    <column name="v0_3_4_PORTA">32, 32</column>
                    <column name="v0_3_4_PORTB">32, 32</column>
                    <column name="v0_3_5_PORTA">32, 32</column>
                    <column name="v0_3_5_PORTB">32, 32</column>
                    <column name="v0_3_6_PORTA">32, 32</column>
                    <column name="v0_3_6_PORTB">32, 32</column>
                    <column name="v0_3_7_PORTA">32, 32</column>
                    <column name="v0_3_7_PORTB">32, 32</column>
                    <column name="v0_3_8_PORTA">32, 32</column>
                    <column name="v0_3_8_PORTB">32, 32</column>
                    <column name="v0_3_9_PORTA">32, 32</column>
                    <column name="v0_3_9_PORTB">32, 32</column>
                    <column name="v0_4_0_PORTA">32, 32</column>
                    <column name="v0_4_0_PORTB">32, 32</column>
                    <column name="v0_4_1_PORTA">32, 32</column>
                    <column name="v0_4_1_PORTB">32, 32</column>
                    <column name="v0_4_2_PORTA">32, 32</column>
                    <column name="v0_4_2_PORTB">32, 32</column>
                    <column name="v0_4_3_PORTA">32, 32</column>
                    <column name="v0_4_3_PORTB">32, 32</column>
                    <column name="v0_4_4_PORTA">32, 32</column>
                    <column name="v0_4_4_PORTB">32, 32</column>
                    <column name="v0_4_5_PORTA">32, 32</column>
                    <column name="v0_4_5_PORTB">32, 32</column>
                    <column name="v0_4_6_PORTA">32, 32</column>
                    <column name="v0_4_6_PORTB">32, 32</column>
                    <column name="v0_4_7_PORTA">32, 32</column>
                    <column name="v0_4_7_PORTB">32, 32</column>
                    <column name="v0_4_8_PORTA">32, 32</column>
                    <column name="v0_4_8_PORTB">32, 32</column>
                    <column name="v0_4_9_PORTA">32, 32</column>
                    <column name="v0_4_9_PORTB">32, 32</column>
                    <column name="v0_5_0_PORTA">32, 32</column>
                    <column name="v0_5_0_PORTB">32, 32</column>
                    <column name="v0_5_1_PORTA">32, 32</column>
                    <column name="v0_5_1_PORTB">32, 32</column>
                    <column name="v0_5_2_PORTA">32, 32</column>
                    <column name="v0_5_2_PORTB">32, 32</column>
                    <column name="v0_5_3_PORTA">32, 32</column>
                    <column name="v0_5_3_PORTB">32, 32</column>
                    <column name="v0_5_4_PORTA">32, 32</column>
                    <column name="v0_5_4_PORTB">32, 32</column>
                    <column name="v0_5_5_PORTA">32, 32</column>
                    <column name="v0_5_5_PORTB">32, 32</column>
                    <column name="v0_5_6_PORTA">32, 32</column>
                    <column name="v0_5_6_PORTB">32, 32</column>
                    <column name="v0_5_7_PORTA">32, 32</column>
                    <column name="v0_5_7_PORTB">32, 32</column>
                    <column name="v0_5_8_PORTA">32, 32</column>
                    <column name="v0_5_8_PORTB">32, 32</column>
                    <column name="v0_5_9_PORTA">32, 32</column>
                    <column name="v0_5_9_PORTB">32, 32</column>
                    <column name="v0_6_0_PORTA">32, 32</column>
                    <column name="v0_6_0_PORTB">32, 32</column>
                    <column name="v0_6_1_PORTA">32, 32</column>
                    <column name="v0_6_1_PORTB">32, 32</column>
                    <column name="v0_6_2_PORTA">32, 32</column>
                    <column name="v0_6_2_PORTB">32, 32</column>
                    <column name="v0_6_3_PORTA">32, 32</column>
                    <column name="v0_6_3_PORTB">32, 32</column>
                    <column name="v0_6_4_PORTA">32, 32</column>
                    <column name="v0_6_4_PORTB">32, 32</column>
                    <column name="v0_6_5_PORTA">32, 32</column>
                    <column name="v0_6_5_PORTB">32, 32</column>
                    <column name="v0_6_6_PORTA">32, 32</column>
                    <column name="v0_6_6_PORTB">32, 32</column>
                    <column name="v0_6_7_PORTA">32, 32</column>
                    <column name="v0_6_7_PORTB">32, 32</column>
                    <column name="v0_6_8_PORTA">32, 32</column>
                    <column name="v0_6_8_PORTB">32, 32</column>
                    <column name="v0_6_9_PORTA">32, 32</column>
                    <column name="v0_6_9_PORTB">32, 32</column>
                    <column name="v0_7_0_PORTA">32, 32</column>
                    <column name="v0_7_0_PORTB">32, 32</column>
                    <column name="v0_7_1_PORTA">32, 32</column>
                    <column name="v0_7_1_PORTB">32, 32</column>
                    <column name="v0_7_2_PORTA">32, 32</column>
                    <column name="v0_7_2_PORTB">32, 32</column>
                    <column name="v0_7_3_PORTA">32, 32</column>
                    <column name="v0_7_3_PORTB">32, 32</column>
                    <column name="v0_7_4_PORTA">32, 32</column>
                    <column name="v0_7_4_PORTB">32, 32</column>
                    <column name="v0_7_5_PORTA">32, 32</column>
                    <column name="v0_7_5_PORTB">32, 32</column>
                    <column name="v0_7_6_PORTA">32, 32</column>
                    <column name="v0_7_6_PORTB">32, 32</column>
                    <column name="v0_7_7_PORTA">32, 32</column>
                    <column name="v0_7_7_PORTB">32, 32</column>
                    <column name="v0_7_8_PORTA">32, 32</column>
                    <column name="v0_7_8_PORTB">32, 32</column>
                    <column name="v0_7_9_PORTA">32, 32</column>
                    <column name="v0_7_9_PORTB">32, 32</column>
                    <column name="v0_8_0_PORTA">32, 32</column>
                    <column name="v0_8_0_PORTB">32, 32</column>
                    <column name="v0_8_1_PORTA">32, 32</column>
                    <column name="v0_8_1_PORTB">32, 32</column>
                    <column name="v0_8_2_PORTA">32, 32</column>
                    <column name="v0_8_2_PORTB">32, 32</column>
                    <column name="v0_8_3_PORTA">32, 32</column>
                    <column name="v0_8_3_PORTB">32, 32</column>
                    <column name="v0_8_4_PORTA">32, 32</column>
                    <column name="v0_8_4_PORTB">32, 32</column>
                    <column name="v0_8_5_PORTA">32, 32</column>
                    <column name="v0_8_5_PORTB">32, 32</column>
                    <column name="v0_8_6_PORTA">32, 32</column>
                    <column name="v0_8_6_PORTB">32, 32</column>
                    <column name="v0_8_7_PORTA">32, 32</column>
                    <column name="v0_8_7_PORTB">32, 32</column>
                    <column name="v0_8_8_PORTA">32, 32</column>
                    <column name="v0_8_8_PORTB">32, 32</column>
                    <column name="v0_8_9_PORTA">32, 32</column>
                    <column name="v0_8_9_PORTB">32, 32</column>
                    <column name="v0_9_0_PORTA">32, 32</column>
                    <column name="v0_9_0_PORTB">32, 32</column>
                    <column name="v0_9_1_PORTA">32, 32</column>
                    <column name="v0_9_1_PORTB">32, 32</column>
                    <column name="v0_9_2_PORTA">32, 32</column>
                    <column name="v0_9_2_PORTB">32, 32</column>
                    <column name="v0_9_3_PORTA">32, 32</column>
                    <column name="v0_9_3_PORTB">32, 32</column>
                    <column name="v0_9_4_PORTA">32, 32</column>
                    <column name="v0_9_4_PORTB">32, 32</column>
                    <column name="v0_9_5_PORTA">32, 32</column>
                    <column name="v0_9_5_PORTB">32, 32</column>
                    <column name="v0_9_6_PORTA">32, 32</column>
                    <column name="v0_9_6_PORTB">32, 32</column>
                    <column name="v0_9_7_PORTA">32, 32</column>
                    <column name="v0_9_7_PORTB">32, 32</column>
                    <column name="v0_9_8_PORTA">32, 32</column>
                    <column name="v0_9_8_PORTB">32, 32</column>
                    <column name="v0_9_9_PORTA">32, 32</column>
                    <column name="v0_9_9_PORTB">32, 32</column>
                    <column name="v1_0_PORTA">32, 32</column>
                    <column name="v1_1_PORTA">32, 32</column>
                    <column name="v2_0_PORTA">32, 32</column>
                    <column name="v2_0_PORTB">32, 32</column>
                    <column name="v2_1_PORTA">32, 32</column>
                    <column name="v2_1_PORTB">32, 32</column>
                    <column name="v2_2_PORTA">32, 32</column>
                    <column name="v2_2_PORTB">32, 32</column>
                    <column name="v2_3_PORTA">32, 32</column>
                    <column name="v2_3_PORTB">32, 32</column>
                    <column name="v2_4_PORTA">32, 32</column>
                    <column name="v2_4_PORTB">32, 32</column>
                    <column name="v2_5_PORTA">32, 32</column>
                    <column name="v2_5_PORTB">32, 32</column>
                    <column name="v2_6_PORTA">32, 32</column>
                    <column name="v2_6_PORTB">32, 32</column>
                    <column name="v2_7_PORTA">32, 32</column>
                    <column name="v2_7_PORTB">32, 32</column>
                    <column name="v2_8_PORTA">32, 32</column>
                    <column name="v2_8_PORTB">32, 32</column>
                    <column name="v2_9_PORTA">32, 32</column>
                    <column name="v2_9_PORTB">32, 32</column>
                    <column name="v3_0_PORTA">32, 32</column>
                    <column name="v3_0_PORTB">32, 32</column>
                    <column name="v3_10_PORTA">32, 32</column>
                    <column name="v3_10_PORTB">32, 32</column>
                    <column name="v3_11_PORTA">32, 32</column>
                    <column name="v3_11_PORTB">32, 32</column>
                    <column name="v3_12_PORTA">32, 32</column>
                    <column name="v3_12_PORTB">32, 32</column>
                    <column name="v3_13_PORTA">32, 32</column>
                    <column name="v3_13_PORTB">32, 32</column>
                    <column name="v3_14_PORTA">32, 32</column>
                    <column name="v3_14_PORTB">32, 32</column>
                    <column name="v3_1_PORTA">32, 32</column>
                    <column name="v3_1_PORTB">32, 32</column>
                    <column name="v3_2_PORTA">32, 32</column>
                    <column name="v3_2_PORTB">32, 32</column>
                    <column name="v3_3_PORTA">32, 32</column>
                    <column name="v3_3_PORTB">32, 32</column>
                    <column name="v3_4_PORTA">32, 32</column>
                    <column name="v3_4_PORTB">32, 32</column>
                    <column name="v3_5_PORTA">32, 32</column>
                    <column name="v3_5_PORTB">32, 32</column>
                    <column name="v3_6_PORTA">32, 32</column>
                    <column name="v3_6_PORTB">32, 32</column>
                    <column name="v3_7_PORTA">32, 32</column>
                    <column name="v3_7_PORTB">32, 32</column>
                    <column name="v3_8_PORTA">32, 32</column>
                    <column name="v3_8_PORTB">32, 32</column>
                    <column name="v3_9_PORTA">32, 32</column>
                    <column name="v3_9_PORTB">32, 32</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="v0">in, float*</column>
                    <column name="v1">in, float*</column>
                    <column name="v2">inout, float*</column>
                    <column name="v3">inout, float*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="3">Argument, HW Interface, HW Type</keys>
                    <column name="v0">v0_0_0_PORTA, interface</column>
                    <column name="v0">v0_0_0_PORTB, interface</column>
                    <column name="v0">v0_0_1_PORTA, interface</column>
                    <column name="v0">v0_0_1_PORTB, interface</column>
                    <column name="v0">v0_0_2_PORTA, interface</column>
                    <column name="v0">v0_0_2_PORTB, interface</column>
                    <column name="v0">v0_0_3_PORTA, interface</column>
                    <column name="v0">v0_0_3_PORTB, interface</column>
                    <column name="v0">v0_0_4_PORTA, interface</column>
                    <column name="v0">v0_0_4_PORTB, interface</column>
                    <column name="v0">v0_0_5_PORTA, interface</column>
                    <column name="v0">v0_0_5_PORTB, interface</column>
                    <column name="v0">v0_0_6_PORTA, interface</column>
                    <column name="v0">v0_0_6_PORTB, interface</column>
                    <column name="v0">v0_0_7_PORTA, interface</column>
                    <column name="v0">v0_0_7_PORTB, interface</column>
                    <column name="v0">v0_0_8_PORTA, interface</column>
                    <column name="v0">v0_0_8_PORTB, interface</column>
                    <column name="v0">v0_0_9_PORTA, interface</column>
                    <column name="v0">v0_0_9_PORTB, interface</column>
                    <column name="v0">v0_1_0_PORTA, interface</column>
                    <column name="v0">v0_1_0_PORTB, interface</column>
                    <column name="v0">v0_1_1_PORTA, interface</column>
                    <column name="v0">v0_1_1_PORTB, interface</column>
                    <column name="v0">v0_1_2_PORTA, interface</column>
                    <column name="v0">v0_1_2_PORTB, interface</column>
                    <column name="v0">v0_1_3_PORTA, interface</column>
                    <column name="v0">v0_1_3_PORTB, interface</column>
                    <column name="v0">v0_1_4_PORTA, interface</column>
                    <column name="v0">v0_1_4_PORTB, interface</column>
                    <column name="v0">v0_1_5_PORTA, interface</column>
                    <column name="v0">v0_1_5_PORTB, interface</column>
                    <column name="v0">v0_1_6_PORTA, interface</column>
                    <column name="v0">v0_1_6_PORTB, interface</column>
                    <column name="v0">v0_1_7_PORTA, interface</column>
                    <column name="v0">v0_1_7_PORTB, interface</column>
                    <column name="v0">v0_1_8_PORTA, interface</column>
                    <column name="v0">v0_1_8_PORTB, interface</column>
                    <column name="v0">v0_1_9_PORTA, interface</column>
                    <column name="v0">v0_1_9_PORTB, interface</column>
                    <column name="v0">v0_2_0_PORTA, interface</column>
                    <column name="v0">v0_2_0_PORTB, interface</column>
                    <column name="v0">v0_2_1_PORTA, interface</column>
                    <column name="v0">v0_2_1_PORTB, interface</column>
                    <column name="v0">v0_2_2_PORTA, interface</column>
                    <column name="v0">v0_2_2_PORTB, interface</column>
                    <column name="v0">v0_2_3_PORTA, interface</column>
                    <column name="v0">v0_2_3_PORTB, interface</column>
                    <column name="v0">v0_2_4_PORTA, interface</column>
                    <column name="v0">v0_2_4_PORTB, interface</column>
                    <column name="v0">v0_2_5_PORTA, interface</column>
                    <column name="v0">v0_2_5_PORTB, interface</column>
                    <column name="v0">v0_2_6_PORTA, interface</column>
                    <column name="v0">v0_2_6_PORTB, interface</column>
                    <column name="v0">v0_2_7_PORTA, interface</column>
                    <column name="v0">v0_2_7_PORTB, interface</column>
                    <column name="v0">v0_2_8_PORTA, interface</column>
                    <column name="v0">v0_2_8_PORTB, interface</column>
                    <column name="v0">v0_2_9_PORTA, interface</column>
                    <column name="v0">v0_2_9_PORTB, interface</column>
                    <column name="v0">v0_3_0_PORTA, interface</column>
                    <column name="v0">v0_3_0_PORTB, interface</column>
                    <column name="v0">v0_3_1_PORTA, interface</column>
                    <column name="v0">v0_3_1_PORTB, interface</column>
                    <column name="v0">v0_3_2_PORTA, interface</column>
                    <column name="v0">v0_3_2_PORTB, interface</column>
                    <column name="v0">v0_3_3_PORTA, interface</column>
                    <column name="v0">v0_3_3_PORTB, interface</column>
                    <column name="v0">v0_3_4_PORTA, interface</column>
                    <column name="v0">v0_3_4_PORTB, interface</column>
                    <column name="v0">v0_3_5_PORTA, interface</column>
                    <column name="v0">v0_3_5_PORTB, interface</column>
                    <column name="v0">v0_3_6_PORTA, interface</column>
                    <column name="v0">v0_3_6_PORTB, interface</column>
                    <column name="v0">v0_3_7_PORTA, interface</column>
                    <column name="v0">v0_3_7_PORTB, interface</column>
                    <column name="v0">v0_3_8_PORTA, interface</column>
                    <column name="v0">v0_3_8_PORTB, interface</column>
                    <column name="v0">v0_3_9_PORTA, interface</column>
                    <column name="v0">v0_3_9_PORTB, interface</column>
                    <column name="v0">v0_4_0_PORTA, interface</column>
                    <column name="v0">v0_4_0_PORTB, interface</column>
                    <column name="v0">v0_4_1_PORTA, interface</column>
                    <column name="v0">v0_4_1_PORTB, interface</column>
                    <column name="v0">v0_4_2_PORTA, interface</column>
                    <column name="v0">v0_4_2_PORTB, interface</column>
                    <column name="v0">v0_4_3_PORTA, interface</column>
                    <column name="v0">v0_4_3_PORTB, interface</column>
                    <column name="v0">v0_4_4_PORTA, interface</column>
                    <column name="v0">v0_4_4_PORTB, interface</column>
                    <column name="v0">v0_4_5_PORTA, interface</column>
                    <column name="v0">v0_4_5_PORTB, interface</column>
                    <column name="v0">v0_4_6_PORTA, interface</column>
                    <column name="v0">v0_4_6_PORTB, interface</column>
                    <column name="v0">v0_4_7_PORTA, interface</column>
                    <column name="v0">v0_4_7_PORTB, interface</column>
                    <column name="v0">v0_4_8_PORTA, interface</column>
                    <column name="v0">v0_4_8_PORTB, interface</column>
                    <column name="v0">v0_4_9_PORTA, interface</column>
                    <column name="v0">v0_4_9_PORTB, interface</column>
                    <column name="v0">v0_5_0_PORTA, interface</column>
                    <column name="v0">v0_5_0_PORTB, interface</column>
                    <column name="v0">v0_5_1_PORTA, interface</column>
                    <column name="v0">v0_5_1_PORTB, interface</column>
                    <column name="v0">v0_5_2_PORTA, interface</column>
                    <column name="v0">v0_5_2_PORTB, interface</column>
                    <column name="v0">v0_5_3_PORTA, interface</column>
                    <column name="v0">v0_5_3_PORTB, interface</column>
                    <column name="v0">v0_5_4_PORTA, interface</column>
                    <column name="v0">v0_5_4_PORTB, interface</column>
                    <column name="v0">v0_5_5_PORTA, interface</column>
                    <column name="v0">v0_5_5_PORTB, interface</column>
                    <column name="v0">v0_5_6_PORTA, interface</column>
                    <column name="v0">v0_5_6_PORTB, interface</column>
                    <column name="v0">v0_5_7_PORTA, interface</column>
                    <column name="v0">v0_5_7_PORTB, interface</column>
                    <column name="v0">v0_5_8_PORTA, interface</column>
                    <column name="v0">v0_5_8_PORTB, interface</column>
                    <column name="v0">v0_5_9_PORTA, interface</column>
                    <column name="v0">v0_5_9_PORTB, interface</column>
                    <column name="v0">v0_6_0_PORTA, interface</column>
                    <column name="v0">v0_6_0_PORTB, interface</column>
                    <column name="v0">v0_6_1_PORTA, interface</column>
                    <column name="v0">v0_6_1_PORTB, interface</column>
                    <column name="v0">v0_6_2_PORTA, interface</column>
                    <column name="v0">v0_6_2_PORTB, interface</column>
                    <column name="v0">v0_6_3_PORTA, interface</column>
                    <column name="v0">v0_6_3_PORTB, interface</column>
                    <column name="v0">v0_6_4_PORTA, interface</column>
                    <column name="v0">v0_6_4_PORTB, interface</column>
                    <column name="v0">v0_6_5_PORTA, interface</column>
                    <column name="v0">v0_6_5_PORTB, interface</column>
                    <column name="v0">v0_6_6_PORTA, interface</column>
                    <column name="v0">v0_6_6_PORTB, interface</column>
                    <column name="v0">v0_6_7_PORTA, interface</column>
                    <column name="v0">v0_6_7_PORTB, interface</column>
                    <column name="v0">v0_6_8_PORTA, interface</column>
                    <column name="v0">v0_6_8_PORTB, interface</column>
                    <column name="v0">v0_6_9_PORTA, interface</column>
                    <column name="v0">v0_6_9_PORTB, interface</column>
                    <column name="v0">v0_7_0_PORTA, interface</column>
                    <column name="v0">v0_7_0_PORTB, interface</column>
                    <column name="v0">v0_7_1_PORTA, interface</column>
                    <column name="v0">v0_7_1_PORTB, interface</column>
                    <column name="v0">v0_7_2_PORTA, interface</column>
                    <column name="v0">v0_7_2_PORTB, interface</column>
                    <column name="v0">v0_7_3_PORTA, interface</column>
                    <column name="v0">v0_7_3_PORTB, interface</column>
                    <column name="v0">v0_7_4_PORTA, interface</column>
                    <column name="v0">v0_7_4_PORTB, interface</column>
                    <column name="v0">v0_7_5_PORTA, interface</column>
                    <column name="v0">v0_7_5_PORTB, interface</column>
                    <column name="v0">v0_7_6_PORTA, interface</column>
                    <column name="v0">v0_7_6_PORTB, interface</column>
                    <column name="v0">v0_7_7_PORTA, interface</column>
                    <column name="v0">v0_7_7_PORTB, interface</column>
                    <column name="v0">v0_7_8_PORTA, interface</column>
                    <column name="v0">v0_7_8_PORTB, interface</column>
                    <column name="v0">v0_7_9_PORTA, interface</column>
                    <column name="v0">v0_7_9_PORTB, interface</column>
                    <column name="v0">v0_8_0_PORTA, interface</column>
                    <column name="v0">v0_8_0_PORTB, interface</column>
                    <column name="v0">v0_8_1_PORTA, interface</column>
                    <column name="v0">v0_8_1_PORTB, interface</column>
                    <column name="v0">v0_8_2_PORTA, interface</column>
                    <column name="v0">v0_8_2_PORTB, interface</column>
                    <column name="v0">v0_8_3_PORTA, interface</column>
                    <column name="v0">v0_8_3_PORTB, interface</column>
                    <column name="v0">v0_8_4_PORTA, interface</column>
                    <column name="v0">v0_8_4_PORTB, interface</column>
                    <column name="v0">v0_8_5_PORTA, interface</column>
                    <column name="v0">v0_8_5_PORTB, interface</column>
                    <column name="v0">v0_8_6_PORTA, interface</column>
                    <column name="v0">v0_8_6_PORTB, interface</column>
                    <column name="v0">v0_8_7_PORTA, interface</column>
                    <column name="v0">v0_8_7_PORTB, interface</column>
                    <column name="v0">v0_8_8_PORTA, interface</column>
                    <column name="v0">v0_8_8_PORTB, interface</column>
                    <column name="v0">v0_8_9_PORTA, interface</column>
                    <column name="v0">v0_8_9_PORTB, interface</column>
                    <column name="v0">v0_9_0_PORTA, interface</column>
                    <column name="v0">v0_9_0_PORTB, interface</column>
                    <column name="v0">v0_9_1_PORTA, interface</column>
                    <column name="v0">v0_9_1_PORTB, interface</column>
                    <column name="v0">v0_9_2_PORTA, interface</column>
                    <column name="v0">v0_9_2_PORTB, interface</column>
                    <column name="v0">v0_9_3_PORTA, interface</column>
                    <column name="v0">v0_9_3_PORTB, interface</column>
                    <column name="v0">v0_9_4_PORTA, interface</column>
                    <column name="v0">v0_9_4_PORTB, interface</column>
                    <column name="v0">v0_9_5_PORTA, interface</column>
                    <column name="v0">v0_9_5_PORTB, interface</column>
                    <column name="v0">v0_9_6_PORTA, interface</column>
                    <column name="v0">v0_9_6_PORTB, interface</column>
                    <column name="v0">v0_9_7_PORTA, interface</column>
                    <column name="v0">v0_9_7_PORTB, interface</column>
                    <column name="v0">v0_9_8_PORTA, interface</column>
                    <column name="v0">v0_9_8_PORTB, interface</column>
                    <column name="v0">v0_9_9_PORTA, interface</column>
                    <column name="v0">v0_9_9_PORTB, interface</column>
                    <column name="v0">v0_10_0_PORTA, interface</column>
                    <column name="v0">v0_10_0_PORTB, interface</column>
                    <column name="v0">v0_10_1_PORTA, interface</column>
                    <column name="v0">v0_10_1_PORTB, interface</column>
                    <column name="v0">v0_10_2_PORTA, interface</column>
                    <column name="v0">v0_10_2_PORTB, interface</column>
                    <column name="v0">v0_10_3_PORTA, interface</column>
                    <column name="v0">v0_10_3_PORTB, interface</column>
                    <column name="v0">v0_10_4_PORTA, interface</column>
                    <column name="v0">v0_10_4_PORTB, interface</column>
                    <column name="v0">v0_10_5_PORTA, interface</column>
                    <column name="v0">v0_10_5_PORTB, interface</column>
                    <column name="v0">v0_10_6_PORTA, interface</column>
                    <column name="v0">v0_10_6_PORTB, interface</column>
                    <column name="v0">v0_10_7_PORTA, interface</column>
                    <column name="v0">v0_10_7_PORTB, interface</column>
                    <column name="v0">v0_10_8_PORTA, interface</column>
                    <column name="v0">v0_10_8_PORTB, interface</column>
                    <column name="v0">v0_10_9_PORTA, interface</column>
                    <column name="v0">v0_10_9_PORTB, interface</column>
                    <column name="v0">v0_11_0_PORTA, interface</column>
                    <column name="v0">v0_11_0_PORTB, interface</column>
                    <column name="v0">v0_11_1_PORTA, interface</column>
                    <column name="v0">v0_11_1_PORTB, interface</column>
                    <column name="v0">v0_11_2_PORTA, interface</column>
                    <column name="v0">v0_11_2_PORTB, interface</column>
                    <column name="v0">v0_11_3_PORTA, interface</column>
                    <column name="v0">v0_11_3_PORTB, interface</column>
                    <column name="v0">v0_11_4_PORTA, interface</column>
                    <column name="v0">v0_11_4_PORTB, interface</column>
                    <column name="v0">v0_11_5_PORTA, interface</column>
                    <column name="v0">v0_11_5_PORTB, interface</column>
                    <column name="v0">v0_11_6_PORTA, interface</column>
                    <column name="v0">v0_11_6_PORTB, interface</column>
                    <column name="v0">v0_11_7_PORTA, interface</column>
                    <column name="v0">v0_11_7_PORTB, interface</column>
                    <column name="v0">v0_11_8_PORTA, interface</column>
                    <column name="v0">v0_11_8_PORTB, interface</column>
                    <column name="v0">v0_11_9_PORTA, interface</column>
                    <column name="v0">v0_11_9_PORTB, interface</column>
                    <column name="v0">v0_12_0_PORTA, interface</column>
                    <column name="v0">v0_12_0_PORTB, interface</column>
                    <column name="v0">v0_12_1_PORTA, interface</column>
                    <column name="v0">v0_12_1_PORTB, interface</column>
                    <column name="v0">v0_12_2_PORTA, interface</column>
                    <column name="v0">v0_12_2_PORTB, interface</column>
                    <column name="v0">v0_12_3_PORTA, interface</column>
                    <column name="v0">v0_12_3_PORTB, interface</column>
                    <column name="v0">v0_12_4_PORTA, interface</column>
                    <column name="v0">v0_12_4_PORTB, interface</column>
                    <column name="v0">v0_12_5_PORTA, interface</column>
                    <column name="v0">v0_12_5_PORTB, interface</column>
                    <column name="v0">v0_12_6_PORTA, interface</column>
                    <column name="v0">v0_12_6_PORTB, interface</column>
                    <column name="v0">v0_12_7_PORTA, interface</column>
                    <column name="v0">v0_12_7_PORTB, interface</column>
                    <column name="v0">v0_12_8_PORTA, interface</column>
                    <column name="v0">v0_12_8_PORTB, interface</column>
                    <column name="v0">v0_12_9_PORTA, interface</column>
                    <column name="v0">v0_12_9_PORTB, interface</column>
                    <column name="v0">v0_13_0_PORTA, interface</column>
                    <column name="v0">v0_13_0_PORTB, interface</column>
                    <column name="v0">v0_13_1_PORTA, interface</column>
                    <column name="v0">v0_13_1_PORTB, interface</column>
                    <column name="v0">v0_13_2_PORTA, interface</column>
                    <column name="v0">v0_13_2_PORTB, interface</column>
                    <column name="v0">v0_13_3_PORTA, interface</column>
                    <column name="v0">v0_13_3_PORTB, interface</column>
                    <column name="v0">v0_13_4_PORTA, interface</column>
                    <column name="v0">v0_13_4_PORTB, interface</column>
                    <column name="v0">v0_13_5_PORTA, interface</column>
                    <column name="v0">v0_13_5_PORTB, interface</column>
                    <column name="v0">v0_13_6_PORTA, interface</column>
                    <column name="v0">v0_13_6_PORTB, interface</column>
                    <column name="v0">v0_13_7_PORTA, interface</column>
                    <column name="v0">v0_13_7_PORTB, interface</column>
                    <column name="v0">v0_13_8_PORTA, interface</column>
                    <column name="v0">v0_13_8_PORTB, interface</column>
                    <column name="v0">v0_13_9_PORTA, interface</column>
                    <column name="v0">v0_13_9_PORTB, interface</column>
                    <column name="v0">v0_14_0_PORTA, interface</column>
                    <column name="v0">v0_14_0_PORTB, interface</column>
                    <column name="v0">v0_14_1_PORTA, interface</column>
                    <column name="v0">v0_14_1_PORTB, interface</column>
                    <column name="v0">v0_14_2_PORTA, interface</column>
                    <column name="v0">v0_14_2_PORTB, interface</column>
                    <column name="v0">v0_14_3_PORTA, interface</column>
                    <column name="v0">v0_14_3_PORTB, interface</column>
                    <column name="v0">v0_14_4_PORTA, interface</column>
                    <column name="v0">v0_14_4_PORTB, interface</column>
                    <column name="v0">v0_14_5_PORTA, interface</column>
                    <column name="v0">v0_14_5_PORTB, interface</column>
                    <column name="v0">v0_14_6_PORTA, interface</column>
                    <column name="v0">v0_14_6_PORTB, interface</column>
                    <column name="v0">v0_14_7_PORTA, interface</column>
                    <column name="v0">v0_14_7_PORTB, interface</column>
                    <column name="v0">v0_14_8_PORTA, interface</column>
                    <column name="v0">v0_14_8_PORTB, interface</column>
                    <column name="v0">v0_14_9_PORTA, interface</column>
                    <column name="v0">v0_14_9_PORTB, interface</column>
                    <column name="v1">v1_0_PORTA, interface</column>
                    <column name="v1">v1_1_PORTA, interface</column>
                    <column name="v2">v2_0_PORTA, interface</column>
                    <column name="v2">v2_0_PORTB, interface</column>
                    <column name="v2">v2_1_PORTA, interface</column>
                    <column name="v2">v2_1_PORTB, interface</column>
                    <column name="v2">v2_2_PORTA, interface</column>
                    <column name="v2">v2_2_PORTB, interface</column>
                    <column name="v2">v2_3_PORTA, interface</column>
                    <column name="v2">v2_3_PORTB, interface</column>
                    <column name="v2">v2_4_PORTA, interface</column>
                    <column name="v2">v2_4_PORTB, interface</column>
                    <column name="v2">v2_5_PORTA, interface</column>
                    <column name="v2">v2_5_PORTB, interface</column>
                    <column name="v2">v2_6_PORTA, interface</column>
                    <column name="v2">v2_6_PORTB, interface</column>
                    <column name="v2">v2_7_PORTA, interface</column>
                    <column name="v2">v2_7_PORTB, interface</column>
                    <column name="v2">v2_8_PORTA, interface</column>
                    <column name="v2">v2_8_PORTB, interface</column>
                    <column name="v2">v2_9_PORTA, interface</column>
                    <column name="v2">v2_9_PORTB, interface</column>
                    <column name="v3">v3_0_PORTA, interface</column>
                    <column name="v3">v3_0_PORTB, interface</column>
                    <column name="v3">v3_1_PORTA, interface</column>
                    <column name="v3">v3_1_PORTB, interface</column>
                    <column name="v3">v3_2_PORTA, interface</column>
                    <column name="v3">v3_2_PORTB, interface</column>
                    <column name="v3">v3_3_PORTA, interface</column>
                    <column name="v3">v3_3_PORTB, interface</column>
                    <column name="v3">v3_4_PORTA, interface</column>
                    <column name="v3">v3_4_PORTB, interface</column>
                    <column name="v3">v3_5_PORTA, interface</column>
                    <column name="v3">v3_5_PORTB, interface</column>
                    <column name="v3">v3_6_PORTA, interface</column>
                    <column name="v3">v3_6_PORTB, interface</column>
                    <column name="v3">v3_7_PORTA, interface</column>
                    <column name="v3">v3_7_PORTB, interface</column>
                    <column name="v3">v3_8_PORTA, interface</column>
                    <column name="v3">v3_8_PORTB, interface</column>
                    <column name="v3">v3_9_PORTA, interface</column>
                    <column name="v3">v3_9_PORTB, interface</column>
                    <column name="v3">v3_10_PORTA, interface</column>
                    <column name="v3">v3_10_PORTB, interface</column>
                    <column name="v3">v3_11_PORTA, interface</column>
                    <column name="v3">v3_11_PORTB, interface</column>
                    <column name="v3">v3_12_PORTA, interface</column>
                    <column name="v3">v3_12_PORTB, interface</column>
                    <column name="v3">v3_13_PORTA, interface</column>
                    <column name="v3">v3_13_PORTB, interface</column>
                    <column name="v3">v3_14_PORTA, interface</column>
                    <column name="v3">v3_14_PORTB, interface</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2023.2%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="atax.cpp:30" status="valid" parentFunction="test_atax" variable="return" isDirective="0" options="s_axilite port=return bundle=ctrl"/>
        <Pragma type="interface" location="atax.cpp:31" status="valid" parentFunction="test_atax" variable="v0" isDirective="0" options="bram port=v0"/>
        <Pragma type="array_partition" location="atax.cpp:32" status="valid" parentFunction="test_atax" variable="v0" isDirective="0" options="variable=v0 cyclic factor=15 dim=1"/>
        <Pragma type="array_partition" location="atax.cpp:33" status="valid" parentFunction="test_atax" variable="v0" isDirective="0" options="variable=v0 cyclic factor=10 dim=2"/>
        <Pragma type="interface" location="atax.cpp:35" status="valid" parentFunction="test_atax" variable="v1" isDirective="0" options="bram port=v1"/>
        <Pragma type="array_partition" location="atax.cpp:36" status="valid" parentFunction="test_atax" variable="v1" isDirective="0" options="variable=v1 cyclic factor=2 dim=1"/>
        <Pragma type="interface" location="atax.cpp:38" status="valid" parentFunction="test_atax" variable="v2" isDirective="0" options="bram port=v2"/>
        <Pragma type="array_partition" location="atax.cpp:39" status="valid" parentFunction="test_atax" variable="v2" isDirective="0" options="variable=v2 cyclic factor=10 dim=1"/>
        <Pragma type="interface" location="atax.cpp:41" status="valid" parentFunction="test_atax" variable="v3" isDirective="0" options="bram port=v3"/>
        <Pragma type="array_partition" location="atax.cpp:42" status="valid" parentFunction="test_atax" variable="v3" isDirective="0" options="variable=v3 cyclic factor=15 dim=1"/>
        <Pragma type="pipeline" location="atax.cpp:46" status="valid" parentFunction="test_atax" variable="" isDirective="0" options="II=1"/>
        <Pragma type="pipeline" location="atax.cpp:173" status="valid" parentFunction="test_atax" variable="" isDirective="0" options="II=1"/>
    </PragmaReport>
</profile>

