#! /usr/bin/vvp
:ivl_version "11.0 (stable)" "(v11_0)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/lib/ivl/system.vpi";
:vpi_module "/usr/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/lib/ivl/va_math.vpi";
S_0x55d75761bcd0 .scope module, "spi_interface_tb" "spi_interface_tb" 2 2;
 .timescale -9 -12;
v0x55d7576813f0_0 .var "i_clk", 0 0;
v0x55d7576814b0_0 .var "i_data", 7 0;
v0x55d757681570_0 .var "i_data_ready", 0 0;
v0x55d757681610_0 .net "o_done", 0 0, L_0x55d757681e40;  1 drivers
v0x55d7576816b0_0 .net "o_mosi", 0 0, L_0x55d7576486c0;  1 drivers
v0x55d7576817a0_0 .net "o_s_clk", 0 0, L_0x55d757681cb0;  1 drivers
L_0x7f4525662018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d757681870_0 .net "o_ss", 0 0, L_0x7f4525662018;  1 drivers
S_0x55d75761be60 .scope module, "si01" "spi_interface" 2 11, 3 1 0, S_0x55d75761bcd0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "i_data";
    .port_info 1 /INPUT 1 "i_data_ready";
    .port_info 2 /INPUT 1 "i_clk";
    .port_info 3 /OUTPUT 1 "o_mosi";
    .port_info 4 /OUTPUT 1 "o_s_clk";
    .port_info 5 /OUTPUT 1 "o_ss";
    .port_info 6 /OUTPUT 1 "o_done";
P_0x55d75761cf30 .param/l "DONE" 0 3 14, C4<10>;
P_0x55d75761cf70 .param/l "IDLE" 0 3 12, C4<00>;
P_0x55d75761cfb0 .param/l "SEND_DATA" 0 3 13, C4<01>;
L_0x55d7576486c0 .functor BUFZ 1, v0x55d757681130_0, C4<0>, C4<0>, C4<0>;
L_0x55d757681e40 .functor BUFZ 1, v0x55d757680fb0_0, C4<0>, C4<0>, C4<0>;
v0x55d757680340_0 .net *"_ivl_2", 1 0, L_0x55d757681990;  1 drivers
L_0x7f4525662060 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x55d757680420_0 .net *"_ivl_5", 0 0, L_0x7f4525662060;  1 drivers
L_0x7f45256620a8 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55d757680500_0 .net/2u *"_ivl_6", 1 0, L_0x7f45256620a8;  1 drivers
v0x55d7576805c0_0 .net *"_ivl_8", 1 0, L_0x55d757681b10;  1 drivers
v0x55d7576806a0_0 .var/i "count", 31 0;
v0x55d757680780_0 .net "i_clk", 0 0, v0x55d7576813f0_0;  1 drivers
v0x55d757680820_0 .net "i_data", 7 0, v0x55d7576814b0_0;  1 drivers
v0x55d7576808e0_0 .net "i_data_ready", 0 0, v0x55d757681570_0;  1 drivers
v0x55d7576809a0_0 .net "o_done", 0 0, L_0x55d757681e40;  alias, 1 drivers
v0x55d757680af0_0 .net "o_mosi", 0 0, L_0x55d7576486c0;  alias, 1 drivers
v0x55d757680bb0_0 .net "o_s_clk", 0 0, L_0x55d757681cb0;  alias, 1 drivers
v0x55d757680c70_0 .net "o_ss", 0 0, L_0x7f4525662018;  alias, 1 drivers
v0x55d757680d30_0 .var "r_clk_run", 0 0;
v0x55d757680df0_0 .var "r_curr_state", 1 0;
v0x55d757680ed0_0 .var "r_data", 7 0;
v0x55d757680fb0_0 .var "r_done", 0 0;
v0x55d757681070_0 .var "r_freq", 31 0;
v0x55d757681130_0 .var "r_mosi", 0 0;
v0x55d7576811d0_0 .var "r_s_clk", 0 0;
v0x55d757681290_0 .net "w_switch", 0 0, L_0x55d757692500;  1 drivers
E_0x55d757657e30 .event negedge, v0x55d7576811d0_0;
E_0x55d757658080 .event posedge, v0x55d757680200_0;
L_0x55d757681990 .concat [ 1 1 0 0], v0x55d7576811d0_0, L_0x7f4525662060;
L_0x55d757681b10 .functor MUXZ 2, L_0x7f45256620a8, L_0x55d757681990, v0x55d757680d30_0, C4<>;
L_0x55d757681cb0 .part L_0x55d757681b10, 0, 1;
S_0x55d75765a380 .scope module, "cd01" "clk_divider" 3 39, 4 1 0, S_0x55d75761be60;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "i_clk";
    .port_info 1 /INPUT 32 "i_freq";
    .port_info 2 /OUTPUT 1 "o_clk";
P_0x55d75765a560 .param/l "CLK_FREQ" 0 4 1, +C4<00000000101101110001101100000000>;
L_0x7f45256620f0 .functor BUFT 1, C4<00000000101101110001101100000000>, C4<0>, C4<0>, C4<0>;
v0x55d75765bc60_0 .net/2u *"_ivl_0", 31 0, L_0x7f45256620f0;  1 drivers
L_0x7f4525662180 .functor BUFT 1, C4<01>, C4<0>, C4<0>, C4<0>;
v0x55d7576493c0_0 .net/2s *"_ivl_10", 1 0, L_0x7f4525662180;  1 drivers
L_0x7f45256621c8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x55d75767fa30_0 .net/2s *"_ivl_12", 1 0, L_0x7f45256621c8;  1 drivers
v0x55d75767faf0_0 .net *"_ivl_14", 1 0, L_0x55d757692340;  1 drivers
L_0x7f4525662138 .functor BUFT 1, C4<00000000000000000000000000000001>, C4<0>, C4<0>, C4<0>;
v0x55d75767fbd0_0 .net/2u *"_ivl_4", 31 0, L_0x7f4525662138;  1 drivers
v0x55d75767fd00_0 .net *"_ivl_6", 31 0, L_0x55d7576920a0;  1 drivers
v0x55d75767fde0_0 .net *"_ivl_8", 0 0, L_0x55d757692250;  1 drivers
v0x55d75767fea0_0 .var "count", 31 0;
v0x55d75767ff80_0 .net "divider", 31 0, L_0x55d757691f10;  1 drivers
v0x55d757680060_0 .net "i_clk", 0 0, v0x55d7576813f0_0;  alias, 1 drivers
v0x55d757680120_0 .net "i_freq", 31 0, v0x55d757681070_0;  1 drivers
v0x55d757680200_0 .net "o_clk", 0 0, L_0x55d757692500;  alias, 1 drivers
E_0x55d75763ee80 .event posedge, v0x55d757680060_0;
L_0x55d757691f10 .arith/div 32, L_0x7f45256620f0, v0x55d757681070_0;
L_0x55d7576920a0 .arith/sub 32, L_0x55d757691f10, L_0x7f4525662138;
L_0x55d757692250 .cmp/eq 32, v0x55d75767fea0_0, L_0x55d7576920a0;
L_0x55d757692340 .functor MUXZ 2, L_0x7f45256621c8, L_0x7f4525662180, L_0x55d757692250, C4<>;
L_0x55d757692500 .part L_0x55d757692340, 0, 1;
    .scope S_0x55d75765a380;
T_0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x55d75767fea0_0, 0, 32;
    %end;
    .thread T_0;
    .scope S_0x55d75765a380;
T_1 ;
    %wait E_0x55d75763ee80;
    %load/vec4 v0x55d75767fea0_0;
    %load/vec4 v0x55d75767ff80_0;
    %cmp/u;
    %flag_get/vec4 5;
    %load/vec4 v0x55d757680120_0;
    %pushi/vec4 0, 0, 32;
    %cmp/ne;
    %flag_get/vec4 4;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0x55d75767fea0_0;
    %addi 1, 0, 32;
    %assign/vec4 v0x55d75767fea0_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v0x55d75767fea0_0, 0;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0x55d75761be60;
T_2 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d757680ed0_0, 0, 8;
    %pushi/vec4 6000000, 0, 32;
    %store/vec4 v0x55d757681070_0, 0, 32;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d7576811d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d757681130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d757680fb0_0, 0, 1;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d757680df0_0, 0, 2;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d757680d30_0, 0, 1;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55d7576806a0_0, 0, 32;
    %end;
    .thread T_2;
    .scope S_0x55d75761be60;
T_3 ;
    %wait E_0x55d75763ee80;
    %load/vec4 v0x55d7576808e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %load/vec4 v0x55d757680820_0;
    %store/vec4 v0x55d757680ed0_0, 0, 8;
    %jmp T_3.1;
T_3.0 ;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d757680df0_0, 0, 2;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0x55d757680ed0_0, 0, 8;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_0x55d75761be60;
T_4 ;
    %wait E_0x55d757658080;
    %load/vec4 v0x55d7576811d0_0;
    %inv;
    %store/vec4 v0x55d7576811d0_0, 0, 1;
    %jmp T_4;
    .thread T_4;
    .scope S_0x55d75761be60;
T_5 ;
    %wait E_0x55d757657e30;
    %load/vec4 v0x55d757680df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.2, 6;
    %jmp T_5.3;
T_5.0 ;
    %load/vec4 v0x55d7576808e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.4, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d757680df0_0, 0, 2;
    %jmp T_5.5;
T_5.4 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55d7576806a0_0, 0, 32;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d757680df0_0, 0, 2;
T_5.5 ;
    %jmp T_5.3;
T_5.1 ;
    %load/vec4 v0x55d7576808e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.6, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d757680df0_0, 0, 2;
    %jmp T_5.7;
T_5.6 ;
    %load/vec4 v0x55d7576806a0_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz  T_5.8, 5;
    %pushi/vec4 1, 0, 2;
    %store/vec4 v0x55d757680df0_0, 0, 2;
    %jmp T_5.9;
T_5.8 ;
    %pushi/vec4 7, 0, 32;
    %store/vec4 v0x55d7576806a0_0, 0, 32;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d757680df0_0, 0, 2;
T_5.9 ;
T_5.7 ;
    %jmp T_5.3;
T_5.2 ;
    %load/vec4 v0x55d7576808e0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.10, 8;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v0x55d757680df0_0, 0, 2;
    %jmp T_5.11;
T_5.10 ;
    %pushi/vec4 2, 0, 2;
    %store/vec4 v0x55d757680df0_0, 0, 2;
T_5.11 ;
    %jmp T_5.3;
T_5.3 ;
    %pop/vec4 1;
    %load/vec4 v0x55d757680df0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_5.12, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_5.13, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_5.14, 6;
    %jmp T_5.15;
T_5.12 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d757681130_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d757680fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d757680d30_0, 0, 1;
    %jmp T_5.15;
T_5.13 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d757680d30_0, 0, 1;
    %load/vec4 v0x55d757680ed0_0;
    %load/vec4 v0x55d7576806a0_0;
    %part/s 1;
    %store/vec4 v0x55d757681130_0, 0, 1;
    %load/vec4 v0x55d7576806a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x55d7576806a0_0, 0, 32;
    %jmp T_5.15;
T_5.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d757680fb0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d757680d30_0, 0, 1;
    %jmp T_5.15;
T_5.15 ;
    %pop/vec4 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x55d75761bcd0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d7576813f0_0, 0, 1;
T_6.0 ;
    %load/vec4 v0x55d7576813f0_0;
    %inv;
    %store/vec4 v0x55d7576813f0_0, 0, 1;
    %delay 50000, 0;
    %jmp T_6.0;
    %end;
    .thread T_6;
    .scope S_0x55d75761bcd0;
T_7 ;
    %pushi/vec4 241, 0, 8;
    %store/vec4 v0x55d7576814b0_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d757681570_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d757681570_0, 0, 1;
    %delay 100000000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x55d757681570_0, 0, 1;
    %delay 500000, 0;
    %pushi/vec4 14, 0, 8;
    %store/vec4 v0x55d7576814b0_0, 0, 8;
    %delay 10000, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x55d757681570_0, 0, 1;
    %end;
    .thread T_7;
    .scope S_0x55d75761bcd0;
T_8 ;
    %vpi_call 2 41 "$dumpfile", "results/simx.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x55d75761bcd0 {0 0 0};
    %end;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "testbench/spi_interface_tb.v";
    "./source/spi_interface.v";
    "./submodules/clock_divider/source/clock_divider.v";
