// Seed: 56621818
module module_0 #(
    parameter id_14 = 32'd39
) (
    output supply1 id_0,
    input tri1 id_1,
    output tri1 id_2
);
  wire [-1 : ~  1] id_4;
  wire id_5, id_6, id_7, id_8;
  assign id_2 = id_6 !== 1'b0;
  reg id_9, id_10, id_11;
  logic id_12;
  assign module_1.id_4 = 0;
  assign id_4 = id_10;
  always id_11 <= id_10 | id_5;
  wire id_13[-1 : -1 'b0];
  wire _id_14, id_15, id_16, id_17, id_18;
  assign id_8  = id_18;
  assign id_13 = id_13;
  wire [id_14 : ""] id_19;
endmodule
module module_1 (
    input  tri0  id_0,
    output wor   id_1,
    input  uwire id_2,
    input  wor   id_3,
    input  uwire id_4,
    input  tri1  id_5
);
  logic id_7;
  ;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_1
  );
endmodule : SymbolIdentifier
