#include <gb.h>
#include <mem.h>


static uint8_t BOOT_ROM[0x100] = 
{
	0x31, 0xFE, 0xFF, 0xAF, 0x21, 0xFF, 0x9F, 0x32, 0xCB, 0x7C, 0x20, 0xFB, 0x21, 0x26, 0xFF, 0x0E,
	0x11, 0x3E, 0x80, 0x32, 0xE2, 0x0C, 0x3E, 0xF3, 0xE2, 0x32, 0x3E, 0x77, 0x77, 0x3E, 0xFC, 0xE0,
	0x47, 0x11, 0x04, 0x01, 0x21, 0x10, 0x80, 0x1A, 0xCD, 0x95, 0x00, 0xCD, 0x96, 0x00, 0x13, 0x7B,
	0xFE, 0x34, 0x20, 0xF3, 0x11, 0xD8, 0x00, 0x06, 0x08, 0x1A, 0x13, 0x22, 0x23, 0x05, 0x20, 0xF9,
	0x3E, 0x19, 0xEA, 0x10, 0x99, 0x21, 0x2F, 0x99, 0x0E, 0x0C, 0x3D, 0x28, 0x08, 0x32, 0x0D, 0x20,
	0xF9, 0x2E, 0x0F, 0x18, 0xF3, 0x67, 0x3E, 0x64, 0x57, 0xE0, 0x42, 0x3E, 0x91, 0xE0, 0x40, 0x04,
	0x1E, 0x02, 0x0E, 0x0C, 0xF0, 0x44, 0xFE, 0x90, 0x20, 0xFA, 0x0D, 0x20, 0xF7, 0x1D, 0x20, 0xF2,
	0x0E, 0x13, 0x24, 0x7C, 0x1E, 0x83, 0xFE, 0x62, 0x28, 0x06, 0x1E, 0xC1, 0xFE, 0x64, 0x20, 0x06,
	0x7B, 0xE2, 0x0C, 0x3E, 0x87, 0xF2, 0xF0, 0x42, 0x90, 0xE0, 0x42, 0x15, 0x20, 0xD2, 0x05, 0x20,
	0x4F, 0x16, 0x20, 0x18, 0xCB, 0x4F, 0x06, 0x04, 0xC5, 0xCB, 0x11, 0x17, 0xC1, 0xCB, 0x11, 0x17,
	0x05, 0x20, 0xF5, 0x22, 0x23, 0x22, 0x23, 0xC9, 0xCE, 0xED, 0x66, 0x66, 0xCC, 0x0D, 0x00, 0x0B,
	0x03, 0x73, 0x00, 0x83, 0x00, 0x0C, 0x00, 0x0D, 0x00, 0x08, 0x11, 0x1F, 0x88, 0x89, 0x00, 0x0E,
	0xDC, 0xCC, 0x6E, 0xE6, 0xDD, 0xDD, 0xD9, 0x99, 0xBB, 0xBB, 0x67, 0x63, 0x6E, 0x0E, 0xEC, 0xCC,
	0xDD, 0xDC, 0x99, 0x9F, 0xBB, 0xB9, 0x33, 0x3E, 0x3c, 0x42, 0xB9, 0xA5, 0xB9, 0xA5, 0x42, 0x4C,
	0x21, 0x04, 0x01, 0x11, 0xA8, 0x00, 0x1A, 0x13, 0xBE, 0x20, 0xFE, 0x23, 0x7D, 0xFE, 0x34, 0x20,
	0xF5, 0x06, 0x19, 0x78, 0x86, 0x23, 0x05, 0x20, 0xFB, 0x86, 0x20, 0xFE, 0x3E, 0x01, 0xE0, 0x50 
};








mem_t mem;


void mem_init()
{
    memset((void *) &mem, 0, sizeof(mem_t));

    mem.activeRomBank = 1;
    mem.activeRAMBank = 1;
    memcpy(mem.bootRom, BOOT_ROM, sizeof(BOOT_ROM));

    // Powerup seuqence as in Pandocs
    mem_write( 0xFF05 ,0x00 ); 
    mem_write( 0xFF06 ,0x00 ); 
    mem_write( 0xFF07 ,0x00 ); 
    mem_write( 0xFF10 ,0x80 ); 
    mem_write( 0xFF11 ,0xBF ); 
    mem_write( 0xFF12 ,0xF3 ); 
    mem_write( 0xFF14 ,0xBF ); 
    mem_write( 0xFF16 ,0x3F ); 
    mem_write( 0xFF17 ,0x00 ); 
    mem_write( 0xFF19 ,0xBF ); 
    mem_write( 0xFF1A ,0x7F ); 
    mem_write( 0xFF1B ,0xFF ); 
    mem_write( 0xFF1C ,0x9F ); 
    mem_write( 0xFF1E ,0xBF ); 
    mem_write( 0xFF20 ,0xFF ); 
    mem_write( 0xFF21 ,0x00 ); 
    mem_write( 0xFF22 ,0x00 ); 
    mem_write( 0xFF23 ,0xBF ); 
    mem_write( 0xFF24 ,0x77 ); 
    mem_write( 0xFF25 ,0xF3 ); 
    mem_write( 0xFF26 ,0xF1 );
    mem_write( 0xFF40 ,0x91 ); 
    mem_write( 0xFF42 ,0x00 ); 
    mem_write( 0xFF43 ,0x00 ); 
    mem_write( 0xFF45 ,0x00 ); 
    mem_write( 0xFF47 ,0xFC ); 
    mem_write( 0xFF48 ,0xFF ); 
    mem_write( 0xFF49 ,0xFF ); 
    mem_write( 0xFF4A ,0x00 ); 
    mem_write( 0xFF4B ,0x00 ); 
    mem_write( 0xFFFF ,0x00 ); 



}

uint8_t mem_loadRom(char* path)
{
    uint32_t filelen; 
    FILE *romFile = fopen( path , "r");

    if (romFile == NULL)
    {
        printf("\nNo imput file found!\n\n");
        return 1;
    }

    fseek(romFile, 0, SEEK_END);
    filelen = ftell(romFile);
    rewind(romFile);  

    mem.loadedRom = malloc(filelen); 
    fread(mem.loadedRom, filelen, 1, romFile);
    fclose(romFile);

    mem.cartType = mem.loadedRom[0x147];
    mem.cartRomSize = 1 << mem.loadedRom[0x148];
    mem.cartRamSize = mem.loadedRom[0x149];



    return 0;

}

void mem_close()
{
    free(mem.loadedRom);
}

uint8_t mem_read(uint16_t adr)
{
    switch (adr)
    {
        case 0x0000 ... 0x3FFF: // standard rom
            return mem.loadedRom[adr];
            break;
        case 0x4000 ... 0x7FFF:  // banked rom
            return mem.loadedRom[adr + (0x4000 * mem.activeRomBank)];
            break;
        case 0x8000 ... 0x9FFF:  // vram
        return mem.vRam [adr - 0x8000];
            break;
        case 0xA000 ... 0xBFFF:  // banked vram
            break;
        case 0xC000 ... 0xCFFF:  // wram
            return mem.vRam[ adr & 0x0FFF];
            break;
        case 0xD000 ... 0xDFFF:  // schwitchable wRam
            break;
        case 0xE000 ... 0xFDFF:  // prohibited
            break;
        case 0xFE00 ... 0xFE9F:  // oam table
            return mem.oam[adr & 0xFF];
            break;
        case 0xFEA0 ... 0xFEFF:  // unusable
            break;
        case 0xFF00 ... 0xFF7F:  //io
            return mem.io[adr & 0xFF];
            break;
        case 0xFF80 ... 0xFFFE:  // high Ram
            return mem.hRam[adr & 0xFF];
            break;
        case 0xFFFF:             //irq
            return mem.irq;
            break;
        default:
            break;
    }

    return 0;
}


uint8_t mem_write(uint16_t adr, uint8_t val)
{
    switch (adr)
    {
        case 0x0000 ... 0x1999:  // eRam Enable 0x0A = Enable
        
            break;
        case 0x2000 ... 0x3FFF:  // Rom bank switching 
            //5bit 0x01 - 0x1F - highe rbits discarded
            // if val is higher then max number of banks- max bankis selected
            // if more than 16 banks reg 0x4000-7FFF supplies 2 moire upper bits
            // rombank = secBank << 5 + rombanks
            // cannot be 0 -> 1
            // if RomBank & 0xF = 0-> rombank+1
            mem.activeRomBank &= ~(0x1F);
            mem.activeRomBank |= val & 0x1F; 
            break;
        case 0x4000 ... 0x7FFF:  // Rom bank switching
            
            mem.activeRomBank &= ~(0x60);
            mem.activeRomBank |= (val << 5) & 0x60; 
            break;
        case 0x8000 ... 0x9FFF:  // VRAM
            mem.vRam[ adr - 0x8000] = val;
            break;
        case 0xA000 ... 0xBFFF:  // External RAM switching!

            break;
        case 0xC000 ... 0xCFFF:
            break;
        case 0xD000 ... 0xDFFF:
            break;
        case 0xE000 ... 0xFDFF:  // mirror ram
            break;
        case 0xFE00 ... 0xFE9F: // Sprite oam
            mem.oam[ adr & 0xFF] = val;
            break;
        case 0xFEA0 ... 0xFEFF:  // Not Usable   
            break;
        case 0xFF00 ... 0xFF7F:  // IO Registers
            mem.io[ adr & 0xFF ] = val;
            break;
        case 0xFF80 ... 0xFFFE:  // HIGH Ram
            mem.hRam[ adr & 0xFF ] = val;
            break;
        case 0xFFFF:            // IRQ Register
            mem.irq = val;
            break;
        default:
            break;
    }

    return 0;
}













