<?xml version="1.0" encoding="UTF-8" standalone="no" ?>
<generated_project xmlns="http://www.xilinx.com/XMLSchema" xmlns:xil_pn="http://www.xilinx.com/XMLSchema">

  <!--                                                          -->

  <!--             For tool use only. Do not edit.              -->

  <!--                                                          -->

  <!-- ProjectNavigator created generated project file.         -->

  <!-- For use in tracking generated file and other information -->

  <!-- allowing preservation of process status.                 -->

  <!--                                                          -->

  <!-- Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved. -->

  <version xmlns="http://www.xilinx.com/XMLSchema">11.1</version>

  <sourceproject xmlns="http://www.xilinx.com/XMLSchema" xil_pn:fileType="FILE_XISE" xil_pn:name="ee201l_number_lock_sch.xise"/>

  <files xmlns="http://www.xilinx.com/XMLSchema">
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="_ngo"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/bitgen.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/map.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/par.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/trce.xmsgs"/>
    <file xil_pn:fileType="FILE_XMSGS" xil_pn:name="_xmsgs/xst.xmsgs"/>
    <file xil_pn:fileType="FILE_VERILOG" xil_pn:name="ee201l_number_lock.vf">
      <branch xil_pn:name="Implementation"/>
      <branch xil_pn:name="BehavioralSim"/>
    </file>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_CMD" xil_pn:name="ee201l_number_lock_ee201l_number_lock_sch_tb.fdo"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ee201l_number_lock_top.bgn" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BIT" xil_pn:name="ee201l_number_lock_top.bit" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGDBUILD_LOG" xil_pn:name="ee201l_number_lock_top.bld"/>
    <file xil_pn:fileType="FILE_CMD_LOG" xil_pn:name="ee201l_number_lock_top.cmd_log"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_DRC" xil_pn:name="ee201l_number_lock_top.drc" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_LSO" xil_pn:name="ee201l_number_lock_top.lso"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ee201l_number_lock_top.ncd" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGC" xil_pn:name="ee201l_number_lock_top.ngc"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGD" xil_pn:name="ee201l_number_lock_top.ngd"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGR" xil_pn:name="ee201l_number_lock_top.ngr"/>
    <file xil_pn:fileType="FILE_PAD_MISC" xil_pn:name="ee201l_number_lock_top.pad"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAR_REPORT" xil_pn:name="ee201l_number_lock_top.par" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PCF" xil_pn:name="ee201l_number_lock_top.pcf" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_PROJECT" xil_pn:name="ee201l_number_lock_top.prj"/>
    <file xil_pn:fileType="FILE_TRCE_MISC" xil_pn:name="ee201l_number_lock_top.ptwx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_STX" xil_pn:name="ee201l_number_lock_top.stx"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST_REPORT" xil_pn:name="ee201l_number_lock_top.syr"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_TXT_REPORT" xil_pn:name="ee201l_number_lock_top.twr" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_TIMING_XML_REPORT" xil_pn:name="ee201l_number_lock_top.twx" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_UNROUTES" xil_pn:name="ee201l_number_lock_top.unroutes" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_BITGEN_REPORT" xil_pn:name="ee201l_number_lock_top.ut" xil_pn:subbranch="FPGAConfiguration"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="ee201l_number_lock_top.vf"/>
    <file xil_pn:fileType="FILE_XPI" xil_pn:name="ee201l_number_lock_top.xpi"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_XST" xil_pn:name="ee201l_number_lock_top.xst"/>
    <file xil_pn:fileType="FILE_NCD" xil_pn:name="ee201l_number_lock_top_guide.ncd" xil_pn:origination="imported"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ee201l_number_lock_top_map.map" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_MAP_REPORT" xil_pn:name="ee201l_number_lock_top_map.mrp" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NCD" xil_pn:name="ee201l_number_lock_top_map.ncd" xil_pn:subbranch="Map"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_NGM" xil_pn:name="ee201l_number_lock_top_map.ngm" xil_pn:subbranch="Map"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ee201l_number_lock_top_map.xrpt"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ee201l_number_lock_top_ngdbuild.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_EXCEL_REPORT" xil_pn:name="ee201l_number_lock_top_pad.csv" xil_pn:subbranch="Par"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_PAD_TXT_REPORT" xil_pn:name="ee201l_number_lock_top_pad.txt" xil_pn:subbranch="Par"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ee201l_number_lock_top_par.xrpt"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="ee201l_number_lock_top_summary.xml"/>
    <file xil_pn:fileType="FILE_WEBTALK" xil_pn:name="ee201l_number_lock_top_usage.xml"/>
    <file xil_pn:fileType="FILE_XRPT" xil_pn:name="ee201l_number_lock_top_xst.xrpt"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="hex_to_ssd.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="mux4bit_4x1.vf"/>
    <file xil_pn:branch="Implementation" xil_pn:fileType="FILE_VERILOG" xil_pn:name="onehot_to_hex_16bit.vf"/>
    <file xil_pn:fileType="FILE_HTML" xil_pn:name="usage_statistics_webtalk.html"/>
    <file xil_pn:branch="BehavioralSim" xil_pn:fileType="FILE_MODELSIM_LOG" xil_pn:name="vsim.wlf"/>
    <file xil_pn:fileType="FILE_LOG" xil_pn:name="webtalk.log"/>
    <file xil_pn:fileType="FILE_FITTER_REPORT" xil_pn:name="webtalk_pn.xml"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="work"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xlnx_auto_0_xdb"/>
    <file xil_pn:fileType="FILE_DIRECTORY" xil_pn:name="xst"/>
  </files>

  <transforms xmlns="http://www.xilinx.com/XMLSchema">
    <transform xil_pn:end_ts="1391798045" xil_pn:name="TRAN_copyInitialToAbstractSimulation" xil_pn:start_ts="1391798045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391798045" xil_pn:in_ck="2168739651299700840" xil_pn:name="TRAN_copyAbstractToPostAbstractSimulation" xil_pn:start_ts="1391798045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clock_divider.v"/>
      <outfile xil_pn:name="ee201l_number_lock_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1391798045" xil_pn:name="TRAN_xawsToSimhdl" xil_pn:prop_ck="4915881068326379507" xil_pn:start_ts="1391798045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391798046" xil_pn:in_ck="-431367758890005423" xil_pn:name="TRAN_schematicsToHdlSim" xil_pn:prop_ck="-1331050877949656527" xil_pn:start_ts="1391798045">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ee201l_number_lock.vf"/>
    </transform>
    <transform xil_pn:end_ts="1391798046" xil_pn:name="TRAN_regenerateCoresSim" xil_pn:prop_ck="5973698604344071375" xil_pn:start_ts="1391798046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391798046" xil_pn:in_ck="7605402825607080907" xil_pn:name="TRAN_copyPostAbstractToPreSimulation" xil_pn:start_ts="1391798046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="clock_divider.v"/>
      <outfile xil_pn:name="ee201l_number_lock.vf"/>
      <outfile xil_pn:name="ee201l_number_lock_tb.v"/>
    </transform>
    <transform xil_pn:end_ts="1391798047" xil_pn:in_ck="7605402825607080907" xil_pn:name="TRAN_MSimulateBehavioralModel" xil_pn:prop_ck="-3966018059385689222" xil_pn:start_ts="1391798046">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="ee201l_number_lock_ee201l_number_lock_sch_tb.fdo"/>
      <outfile xil_pn:name="vsim.wlf"/>
      <outfile xil_pn:name="work"/>
    </transform>
    <transform xil_pn:end_ts="1391209371" xil_pn:in_ck="-431367758890005423" xil_pn:name="TRAN_schematicsToHdl" xil_pn:prop_ck="-416625283274805063" xil_pn:start_ts="1391209369">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="ee201l_number_lock.vf"/>
      <outfile xil_pn:name="ee201l_number_lock_top.vf"/>
      <outfile xil_pn:name="hex_to_ssd.vf"/>
      <outfile xil_pn:name="mux4bit_4x1.vf"/>
      <outfile xil_pn:name="onehot_to_hex_16bit.vf"/>
    </transform>
    <transform xil_pn:end_ts="1391209371" xil_pn:name="TRAN_regenerateCores" xil_pn:prop_ck="5973698604344071375" xil_pn:start_ts="1391209371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391209371" xil_pn:name="TRAN_SubProjectAbstractToPreProxy" xil_pn:start_ts="1391209371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391209371" xil_pn:name="TRAN_xawsTohdl" xil_pn:prop_ck="-3638344271869950021" xil_pn:start_ts="1391209371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391209371" xil_pn:name="TRAN_SubProjectPreToStructuralProxy" xil_pn:prop_ck="1106364426758808884" xil_pn:start_ts="1391209371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391209371" xil_pn:name="TRAN_platgen" xil_pn:prop_ck="-3976412183848813735" xil_pn:start_ts="1391209371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391209377" xil_pn:in_ck="5482688135244787837" xil_pn:name="TRANEXT_xstsynthesize_spartan6" xil_pn:prop_ck="-7414191756908581929" xil_pn:start_ts="1391209371">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="WarningsGenerated"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/xst.xmsgs"/>
      <outfile xil_pn:name="ee201l_number_lock_top.lso"/>
      <outfile xil_pn:name="ee201l_number_lock_top.ngc"/>
      <outfile xil_pn:name="ee201l_number_lock_top.ngr"/>
      <outfile xil_pn:name="ee201l_number_lock_top.prj"/>
      <outfile xil_pn:name="ee201l_number_lock_top.stx"/>
      <outfile xil_pn:name="ee201l_number_lock_top.syr"/>
      <outfile xil_pn:name="ee201l_number_lock_top.xst"/>
      <outfile xil_pn:name="ee201l_number_lock_top_xst.xrpt"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
      <outfile xil_pn:name="xst"/>
    </transform>
    <transform xil_pn:end_ts="1391209391" xil_pn:in_ck="4682861348584538839" xil_pn:name="TRAN_compileBCD2" xil_pn:prop_ck="8795825158389191181" xil_pn:start_ts="1391209391">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
    </transform>
    <transform xil_pn:end_ts="1391209395" xil_pn:in_ck="8920951362333037480" xil_pn:name="TRANEXT_ngdbuild_FPGA" xil_pn:prop_ck="-6988095031345708816" xil_pn:start_ts="1391209391">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_ngo"/>
      <outfile xil_pn:name="_xmsgs/ngdbuild.xmsgs"/>
      <outfile xil_pn:name="ee201l_number_lock_top.bld"/>
      <outfile xil_pn:name="ee201l_number_lock_top.ngd"/>
      <outfile xil_pn:name="ee201l_number_lock_top_ngdbuild.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1391209401" xil_pn:in_ck="2700515022016015081" xil_pn:name="TRANEXT_map_spartan6" xil_pn:prop_ck="1463976855095865663" xil_pn:start_ts="1391209395">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <status xil_pn:value="OutOfDateForOutputs"/>
      <status xil_pn:value="OutputChanged"/>
      <outfile xil_pn:name="_xmsgs/map.xmsgs"/>
      <outfile xil_pn:name="ee201l_number_lock_top.pcf"/>
      <outfile xil_pn:name="ee201l_number_lock_top_map.map"/>
      <outfile xil_pn:name="ee201l_number_lock_top_map.mrp"/>
      <outfile xil_pn:name="ee201l_number_lock_top_map.ncd"/>
      <outfile xil_pn:name="ee201l_number_lock_top_map.ngm"/>
      <outfile xil_pn:name="ee201l_number_lock_top_map.xrpt"/>
      <outfile xil_pn:name="ee201l_number_lock_top_summary.xml"/>
      <outfile xil_pn:name="ee201l_number_lock_top_usage.xml"/>
    </transform>
    <transform xil_pn:end_ts="1391209412" xil_pn:in_ck="1173698612530424514" xil_pn:name="TRANEXT_par_spartan6" xil_pn:prop_ck="-2723277317048801686" xil_pn:start_ts="1391209401">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/par.xmsgs"/>
      <outfile xil_pn:name="ee201l_number_lock_top.ncd"/>
      <outfile xil_pn:name="ee201l_number_lock_top.pad"/>
      <outfile xil_pn:name="ee201l_number_lock_top.par"/>
      <outfile xil_pn:name="ee201l_number_lock_top.ptwx"/>
      <outfile xil_pn:name="ee201l_number_lock_top.unroutes"/>
      <outfile xil_pn:name="ee201l_number_lock_top.xpi"/>
      <outfile xil_pn:name="ee201l_number_lock_top_pad.csv"/>
      <outfile xil_pn:name="ee201l_number_lock_top_pad.txt"/>
      <outfile xil_pn:name="ee201l_number_lock_top_par.xrpt"/>
    </transform>
    <transform xil_pn:end_ts="1391209498" xil_pn:in_ck="4682861348584531214" xil_pn:name="TRANEXT_bitFile_spartan6" xil_pn:prop_ck="335873702051717080" xil_pn:start_ts="1391209488">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/bitgen.xmsgs"/>
      <outfile xil_pn:name="ee201l_number_lock_top.bgn"/>
      <outfile xil_pn:name="ee201l_number_lock_top.bit"/>
      <outfile xil_pn:name="ee201l_number_lock_top.drc"/>
      <outfile xil_pn:name="ee201l_number_lock_top.ut"/>
      <outfile xil_pn:name="usage_statistics_webtalk.html"/>
      <outfile xil_pn:name="webtalk.log"/>
      <outfile xil_pn:name="webtalk_pn.xml"/>
    </transform>
    <transform xil_pn:end_ts="1391209412" xil_pn:in_ck="-6305371373066850971" xil_pn:name="TRAN_postRouteTrce" xil_pn:prop_ck="445577401284416185" xil_pn:start_ts="1391209408">
      <status xil_pn:value="SuccessfullyRun"/>
      <status xil_pn:value="ReadyToRun"/>
      <outfile xil_pn:name="_xmsgs/trce.xmsgs"/>
      <outfile xil_pn:name="ee201l_number_lock_top.twr"/>
      <outfile xil_pn:name="ee201l_number_lock_top.twx"/>
    </transform>
  </transforms>

</generated_project>
