#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_00000294c52415a0 .scope module, "testbench" "testbench" 2 1;
 .timescale 0 0;
v00000294c5326470_0 .net "DataAdr", 31 0, v00000294c5269070_0;  1 drivers
v00000294c5326290_0 .net "MemWrite", 0 0, L_00000294c51fe320;  1 drivers
v00000294c5326830_0 .net "WriteData", 31 0, L_00000294c5380040;  1 drivers
v00000294c5325ed0_0 .var "clk", 0 0;
v00000294c53257f0_0 .var "reset", 0 0;
E_00000294c523bff0 .event negedge, v00000294c522e440_0;
S_00000294c51fd000 .scope module, "dut" "top" 2 7, 3 5 0, S_00000294c52415a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "WriteData";
    .port_info 3 /OUTPUT 32 "DataAdr";
    .port_info 4 /OUTPUT 1 "MemWrite";
v00000294c5326650_0 .net "DataAdr", 31 0, v00000294c5269070_0;  alias, 1 drivers
v00000294c53260b0_0 .net "Instr", 31 0, L_00000294c53814d0;  1 drivers
v00000294c5325d90_0 .net "MemWrite", 0 0, L_00000294c51fe320;  alias, 1 drivers
v00000294c53266f0_0 .net "PC", 31 0, v00000294c526bbc0_0;  1 drivers
v00000294c5326150_0 .net "ReadData", 31 0, L_00000294c5381310;  1 drivers
v00000294c53263d0_0 .net "WriteData", 31 0, L_00000294c5380040;  alias, 1 drivers
v00000294c5325e30_0 .net "clk", 0 0, v00000294c5325ed0_0;  1 drivers
v00000294c5325750_0 .net "reset", 0 0, v00000294c53257f0_0;  1 drivers
S_00000294c51fd190 .scope module, "arm" "arm" 3 20, 4 4 0, S_00000294c51fd000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /OUTPUT 32 "PC";
    .port_info 3 /INPUT 32 "Instr";
    .port_info 4 /OUTPUT 1 "MemWrite";
    .port_info 5 /OUTPUT 32 "ALUResult";
    .port_info 6 /OUTPUT 32 "WriteData";
    .port_info 7 /INPUT 32 "ReadData";
v00000294c53226d0_0 .net "ALUControl", 2 0, v00000294c52680a0_0;  1 drivers
v00000294c5322e50_0 .net "ALUFlags", 3 0, L_00000294c5380360;  1 drivers
v00000294c5322db0_0 .net "ALUResult", 31 0, v00000294c5269070_0;  alias, 1 drivers
v00000294c5322590_0 .net "ALUSrc", 0 0, L_00000294c5325f70;  1 drivers
v00000294c53210f0_0 .net "ImmSrc", 1 0, L_00000294c5326510;  1 drivers
v00000294c5321230_0 .net "Instr", 31 0, L_00000294c53814d0;  alias, 1 drivers
v00000294c5321d70_0 .net "MemWrite", 0 0, L_00000294c51fe320;  alias, 1 drivers
v00000294c5321e10_0 .net "MemtoReg", 0 0, L_00000294c5326c90;  1 drivers
v00000294c53214b0_0 .net "PC", 31 0, v00000294c526bbc0_0;  alias, 1 drivers
v00000294c5322130_0 .net "PCSrc", 0 0, L_00000294c51fd590;  1 drivers
v00000294c53212d0_0 .net "ReadData", 31 0, L_00000294c5381310;  alias, 1 drivers
v00000294c53223b0_0 .net "RegSrc", 1 0, L_00000294c53259d0;  1 drivers
v00000294c53221d0_0 .net "RegWrite", 0 0, L_00000294c522b350;  1 drivers
v00000294c5321550_0 .net "WriteData", 31 0, L_00000294c5380040;  alias, 1 drivers
v00000294c53217d0_0 .net "clk", 0 0, v00000294c5325ed0_0;  alias, 1 drivers
v00000294c5321730_0 .net "reset", 0 0, v00000294c53257f0_0;  alias, 1 drivers
L_00000294c5325390 .part L_00000294c53814d0, 12, 20;
S_00000294c51fd320 .scope module, "c" "controller" 4 30, 5 4 0, S_00000294c51fd190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 20 "Instr";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /OUTPUT 2 "RegSrc";
    .port_info 5 /OUTPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 2 "ImmSrc";
    .port_info 7 /OUTPUT 1 "ALUSrc";
    .port_info 8 /OUTPUT 3 "ALUControl";
    .port_info 9 /OUTPUT 1 "MemWrite";
    .port_info 10 /OUTPUT 1 "MemtoReg";
    .port_info 11 /OUTPUT 1 "PCSrc";
v00000294c5268500_0 .net "ALUControl", 2 0, v00000294c52680a0_0;  alias, 1 drivers
v00000294c5268960_0 .net "ALUFlags", 3 0, L_00000294c5380360;  alias, 1 drivers
v00000294c5267420_0 .net "ALUSrc", 0 0, L_00000294c5325f70;  alias, 1 drivers
v00000294c5267ba0_0 .net "FlagW", 1 0, v00000294c5267ce0_0;  1 drivers
v00000294c5268c80_0 .net "ImmSrc", 1 0, L_00000294c5326510;  alias, 1 drivers
v00000294c5267060_0 .net "Instr", 31 12, L_00000294c5325390;  1 drivers
v00000294c52672e0_0 .net "MemW", 0 0, L_00000294c5325890;  1 drivers
v00000294c5267ec0_0 .net "MemWrite", 0 0, L_00000294c51fe320;  alias, 1 drivers
v00000294c5267f60_0 .net "MemtoReg", 0 0, L_00000294c5326c90;  alias, 1 drivers
v00000294c52685a0_0 .net "PCS", 0 0, L_00000294c522bc80;  1 drivers
v00000294c5268a00_0 .net "PCSrc", 0 0, L_00000294c51fd590;  alias, 1 drivers
v00000294c5268aa0_0 .net "RegSrc", 1 0, L_00000294c53259d0;  alias, 1 drivers
v00000294c5268d20_0 .net "RegW", 0 0, L_00000294c5326790;  1 drivers
v00000294c5268dc0_0 .net "RegWrite", 0 0, L_00000294c522b350;  alias, 1 drivers
v00000294c5268e60_0 .net "clk", 0 0, v00000294c5325ed0_0;  alias, 1 drivers
v00000294c52671a0_0 .net "reset", 0 0, v00000294c53257f0_0;  alias, 1 drivers
L_00000294c5326970 .part L_00000294c5325390, 14, 2;
L_00000294c5326b50 .part L_00000294c5325390, 8, 6;
L_00000294c5326bf0 .part L_00000294c5325390, 0, 4;
L_00000294c53252f0 .part L_00000294c5325390, 16, 4;
S_00000294c51d3800 .scope module, "cl" "condlogic" 5 48, 6 4 0, S_00000294c51fd320;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 4 "Cond";
    .port_info 3 /INPUT 4 "ALUFlags";
    .port_info 4 /INPUT 2 "FlagW";
    .port_info 5 /INPUT 1 "PCS";
    .port_info 6 /INPUT 1 "RegW";
    .port_info 7 /INPUT 1 "MemW";
    .port_info 8 /OUTPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 1 "RegWrite";
    .port_info 10 /OUTPUT 1 "MemWrite";
L_00000294c522ada0 .functor AND 2, v00000294c5267ce0_0, L_00000294c53251b0, C4<11>, C4<11>;
L_00000294c522b350 .functor AND 1, L_00000294c5326790, v00000294c522e940_0, C4<1>, C4<1>;
L_00000294c51fe320 .functor AND 1, L_00000294c5325890, v00000294c522e940_0, C4<1>, C4<1>;
L_00000294c51fd590 .functor AND 1, L_00000294c522bc80, v00000294c522e940_0, C4<1>, C4<1>;
v00000294c5219c40_0 .net "ALUFlags", 3 0, L_00000294c5380360;  alias, 1 drivers
v00000294c5219e20_0 .net "Cond", 3 0, L_00000294c53252f0;  1 drivers
v00000294c5267e20_0 .net "CondEx", 0 0, v00000294c522e940_0;  1 drivers
v00000294c5267a60_0 .net "FlagW", 1 0, v00000294c5267ce0_0;  alias, 1 drivers
v00000294c52677e0_0 .net "FlagWrite", 1 0, L_00000294c522ada0;  1 drivers
v00000294c5268320_0 .net "Flags", 3 0, L_00000294c5325b10;  1 drivers
v00000294c52676a0_0 .net "MemW", 0 0, L_00000294c5325890;  alias, 1 drivers
v00000294c5268b40_0 .net "MemWrite", 0 0, L_00000294c51fe320;  alias, 1 drivers
v00000294c52679c0_0 .net "PCS", 0 0, L_00000294c522bc80;  alias, 1 drivers
v00000294c5268000_0 .net "PCSrc", 0 0, L_00000294c51fd590;  alias, 1 drivers
v00000294c52686e0_0 .net "RegW", 0 0, L_00000294c5326790;  alias, 1 drivers
v00000294c5267380_0 .net "RegWrite", 0 0, L_00000294c522b350;  alias, 1 drivers
v00000294c5267b00_0 .net *"_ivl_13", 1 0, L_00000294c53251b0;  1 drivers
v00000294c5268820_0 .net "clk", 0 0, v00000294c5325ed0_0;  alias, 1 drivers
v00000294c5267100_0 .net "reset", 0 0, v00000294c53257f0_0;  alias, 1 drivers
L_00000294c5326dd0 .part L_00000294c522ada0, 1, 1;
L_00000294c5325a70 .part L_00000294c5380360, 2, 2;
L_00000294c5326010 .part L_00000294c522ada0, 0, 1;
L_00000294c5326f10 .part L_00000294c5380360, 0, 2;
L_00000294c5325b10 .concat8 [ 2 2 0 0], v00000294c522d040_0, v00000294c51e44e0_0;
L_00000294c53251b0 .concat [ 1 1 0 0], v00000294c522e940_0, v00000294c522e940_0;
S_00000294c51d3a50 .scope module, "cc" "condcheck" 6 45, 7 1 0, S_00000294c51d3800;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "Cond";
    .port_info 1 /INPUT 4 "Flags";
    .port_info 2 /OUTPUT 1 "CondEx";
L_00000294c522b120 .functor BUFZ 4, L_00000294c5325b10, C4<0000>, C4<0000>, C4<0000>;
L_00000294c522b190 .functor XNOR 1, L_00000294c53261f0, L_00000294c5325110, C4<0>, C4<0>;
v00000294c522e120_0 .net "Cond", 3 0, L_00000294c53252f0;  alias, 1 drivers
v00000294c522e940_0 .var "CondEx", 0 0;
v00000294c522d0e0_0 .net "Flags", 3 0, L_00000294c5325b10;  alias, 1 drivers
v00000294c522e1c0_0 .net *"_ivl_6", 3 0, L_00000294c522b120;  1 drivers
v00000294c522ea80_0 .net "carry", 0 0, L_00000294c5325c50;  1 drivers
v00000294c522eb20_0 .net "ge", 0 0, L_00000294c522b190;  1 drivers
v00000294c522d540_0 .net "neg", 0 0, L_00000294c53261f0;  1 drivers
v00000294c522e260_0 .net "overflow", 0 0, L_00000294c5325110;  1 drivers
v00000294c522e3a0_0 .net "zero", 0 0, L_00000294c5326fb0;  1 drivers
E_00000294c523c330/0 .event anyedge, v00000294c522e120_0, v00000294c522e3a0_0, v00000294c522ea80_0, v00000294c522d540_0;
E_00000294c523c330/1 .event anyedge, v00000294c522e260_0, v00000294c522eb20_0;
E_00000294c523c330 .event/or E_00000294c523c330/0, E_00000294c523c330/1;
L_00000294c53261f0 .part L_00000294c522b120, 3, 1;
L_00000294c5326fb0 .part L_00000294c522b120, 2, 1;
L_00000294c5325c50 .part L_00000294c522b120, 1, 1;
L_00000294c5325110 .part L_00000294c522b120, 0, 1;
S_00000294c51cfc50 .scope module, "flagreg0" "flopenr" 6 38, 8 1 0, S_00000294c51d3800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_00000294c523c130 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v00000294c522e440_0 .net "clk", 0 0, v00000294c5325ed0_0;  alias, 1 drivers
v00000294c522d4a0_0 .net "d", 1 0, L_00000294c5326f10;  1 drivers
v00000294c522d360_0 .net "en", 0 0, L_00000294c5326010;  1 drivers
v00000294c522d040_0 .var "q", 1 0;
v00000294c522e4e0_0 .net "reset", 0 0, v00000294c53257f0_0;  alias, 1 drivers
E_00000294c523be70 .event posedge, v00000294c522e4e0_0, v00000294c522e440_0;
S_00000294c51cfde0 .scope module, "flagreg1" "flopenr" 6 31, 8 1 0, S_00000294c51d3800;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 1 "en";
    .port_info 3 /INPUT 2 "d";
    .port_info 4 /OUTPUT 2 "q";
P_00000294c523c1b0 .param/l "WIDTH" 0 8 8, +C4<00000000000000000000000000000010>;
v00000294c522d180_0 .net "clk", 0 0, v00000294c5325ed0_0;  alias, 1 drivers
v00000294c522d7c0_0 .net "d", 1 0, L_00000294c5325a70;  1 drivers
v00000294c522e620_0 .net "en", 0 0, L_00000294c5326dd0;  1 drivers
v00000294c51e44e0_0 .var "q", 1 0;
v00000294c51e4440_0 .net "reset", 0 0, v00000294c53257f0_0;  alias, 1 drivers
S_00000294c51cff70 .scope module, "dec" "decode" 5 34, 9 1 0, S_00000294c51fd320;
 .timescale 0 0;
    .port_info 0 /INPUT 2 "Op";
    .port_info 1 /INPUT 6 "Funct";
    .port_info 2 /INPUT 4 "Rd";
    .port_info 3 /OUTPUT 2 "FlagW";
    .port_info 4 /OUTPUT 1 "PCS";
    .port_info 5 /OUTPUT 1 "RegW";
    .port_info 6 /OUTPUT 1 "MemW";
    .port_info 7 /OUTPUT 1 "MemtoReg";
    .port_info 8 /OUTPUT 1 "ALUSrc";
    .port_info 9 /OUTPUT 2 "ImmSrc";
    .port_info 10 /OUTPUT 2 "RegSrc";
    .port_info 11 /OUTPUT 3 "ALUControl";
    .port_info 12 /OUTPUT 1 "ByteSrc";
L_00000294c522bba0 .functor AND 1, L_00000294c5325930, L_00000294c5326790, C4<1>, C4<1>;
L_00000294c522bc80 .functor OR 1, L_00000294c522bba0, L_00000294c53268d0, C4<0>, C4<0>;
v00000294c52680a0_0 .var "ALUControl", 2 0;
v00000294c5267c40_0 .net "ALUOp", 0 0, L_00000294c5326d30;  1 drivers
v00000294c5267240_0 .net "ALUSrc", 0 0, L_00000294c5325f70;  alias, 1 drivers
v00000294c5267600_0 .net "Branch", 0 0, L_00000294c53268d0;  1 drivers
v00000294c5268140_0 .net "ByteSrc", 0 0, L_00000294c5325250;  1 drivers
v00000294c5267ce0_0 .var "FlagW", 1 0;
v00000294c5268640_0 .net "Funct", 5 0, L_00000294c5326b50;  1 drivers
v00000294c5268be0_0 .net "ImmSrc", 1 0, L_00000294c5326510;  alias, 1 drivers
v00000294c5268280_0 .net "MemW", 0 0, L_00000294c5325890;  alias, 1 drivers
v00000294c5267740_0 .net "MemtoReg", 0 0, L_00000294c5326c90;  alias, 1 drivers
v00000294c5267880_0 .net "Op", 1 0, L_00000294c5326970;  1 drivers
v00000294c5267920_0 .net "PCS", 0 0, L_00000294c522bc80;  alias, 1 drivers
v00000294c52683c0_0 .net "Rd", 3 0, L_00000294c5326bf0;  1 drivers
v00000294c52681e0_0 .net "RegSrc", 1 0, L_00000294c53259d0;  alias, 1 drivers
v00000294c52674c0_0 .net "RegW", 0 0, L_00000294c5326790;  alias, 1 drivers
v00000294c5267d80_0 .net *"_ivl_11", 10 0, v00000294c5267560_0;  1 drivers
L_00000294c53270d8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v00000294c5268780_0 .net/2u *"_ivl_12", 3 0, L_00000294c53270d8;  1 drivers
v00000294c52688c0_0 .net *"_ivl_14", 0 0, L_00000294c5325930;  1 drivers
v00000294c5268460_0 .net *"_ivl_16", 0 0, L_00000294c522bba0;  1 drivers
v00000294c5267560_0 .var "controls", 10 0;
E_00000294c523c1f0 .event anyedge, v00000294c5267c40_0, v00000294c5268640_0, v00000294c52680a0_0;
E_00000294c523bcb0 .event anyedge, v00000294c5267880_0, v00000294c5268640_0;
L_00000294c53259d0 .part v00000294c5267560_0, 9, 2;
L_00000294c5326510 .part v00000294c5267560_0, 7, 2;
L_00000294c5325f70 .part v00000294c5267560_0, 6, 1;
L_00000294c5326c90 .part v00000294c5267560_0, 5, 1;
L_00000294c5326790 .part v00000294c5267560_0, 4, 1;
L_00000294c5325890 .part v00000294c5267560_0, 3, 1;
L_00000294c53268d0 .part v00000294c5267560_0, 2, 1;
L_00000294c5326d30 .part v00000294c5267560_0, 1, 1;
L_00000294c5325250 .part v00000294c5267560_0, 0, 1;
L_00000294c5325930 .cmp/eq 4, L_00000294c5326bf0, L_00000294c53270d8;
S_00000294c51bbdf0 .scope module, "dp" "datapath" 4 44, 10 9 0, S_00000294c51fd190;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 2 "RegSrc";
    .port_info 3 /INPUT 1 "RegWrite";
    .port_info 4 /INPUT 2 "ImmSrc";
    .port_info 5 /INPUT 1 "ALUSrc";
    .port_info 6 /INPUT 3 "ALUControl";
    .port_info 7 /INPUT 1 "MemtoReg";
    .port_info 8 /INPUT 1 "PCSrc";
    .port_info 9 /OUTPUT 4 "ALUFlags";
    .port_info 10 /OUTPUT 32 "PC";
    .port_info 11 /INPUT 32 "Instr";
    .port_info 12 /OUTPUT 32 "ALUResult";
    .port_info 13 /OUTPUT 32 "WriteData";
    .port_info 14 /INPUT 32 "ReadData";
    .port_info 15 /INPUT 1 "ByteSrc";
v00000294c5321c30_0 .net "ALUControl", 2 0, v00000294c52680a0_0;  alias, 1 drivers
v00000294c5322ef0_0 .net "ALUFlags", 3 0, L_00000294c5380360;  alias, 1 drivers
v00000294c53219b0_0 .net "ALUResult", 31 0, v00000294c5269070_0;  alias, 1 drivers
v00000294c5321b90_0 .net "ALUSrc", 0 0, L_00000294c5325f70;  alias, 1 drivers
v00000294c5322450_0 .net "ByteResult", 31 0, v00000294c526a010_0;  1 drivers
o00000294c52f2428 .functor BUFZ 1, C4<z>; HiZ drive
v00000294c5322b30_0 .net "ByteSrc", 0 0, o00000294c52f2428;  0 drivers
v00000294c5321690_0 .net "ExtImm", 31 0, v00000294c526ab50_0;  1 drivers
v00000294c5322f90_0 .net "FinalResult", 31 0, L_00000294c5380860;  1 drivers
v00000294c5321eb0_0 .net "ImmSrc", 1 0, L_00000294c5326510;  alias, 1 drivers
v00000294c5321a50_0 .net "Instr", 31 0, L_00000294c53814d0;  alias, 1 drivers
v00000294c5322770_0 .net "MemtoReg", 0 0, L_00000294c5326c90;  alias, 1 drivers
v00000294c5321cd0_0 .net "PC", 31 0, v00000294c526bbc0_0;  alias, 1 drivers
v00000294c5321190_0 .net "PCNext", 31 0, L_00000294c5325430;  1 drivers
v00000294c53228b0_0 .net "PCPlus4", 31 0, L_00000294c53254d0;  1 drivers
v00000294c53224f0_0 .net "PCPlus8", 31 0, L_00000294c5325570;  1 drivers
v00000294c5321ff0_0 .net "PCSrc", 0 0, L_00000294c51fd590;  alias, 1 drivers
v00000294c5322810_0 .net "RA1", 3 0, L_00000294c5325610;  1 drivers
v00000294c5321410_0 .net "RA2", 3 0, L_00000294c537f1e0;  1 drivers
v00000294c5322d10_0 .net "ReadData", 31 0, L_00000294c5381310;  alias, 1 drivers
v00000294c53215f0_0 .net "RegSrc", 1 0, L_00000294c53259d0;  alias, 1 drivers
v00000294c5322c70_0 .net "RegWrite", 0 0, L_00000294c522b350;  alias, 1 drivers
v00000294c5322310_0 .net "Result", 31 0, L_00000294c537fbe0;  1 drivers
v00000294c5321af0_0 .net "SrcA", 31 0, L_00000294c537f320;  1 drivers
v00000294c5322270_0 .net "SrcB", 31 0, L_00000294c537f500;  1 drivers
v00000294c5322bd0_0 .net "WriteData", 31 0, L_00000294c5380040;  alias, 1 drivers
L_00000294c5327510 .functor BUFT 1, C4<000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000294c5321370_0 .net *"_ivl_27", 23 0, L_00000294c5327510;  1 drivers
v00000294c5322630_0 .net "clk", 0 0, v00000294c5325ed0_0;  alias, 1 drivers
v00000294c53229f0_0 .net "reset", 0 0, v00000294c53257f0_0;  alias, 1 drivers
L_00000294c53256b0 .part L_00000294c53814d0, 16, 4;
L_00000294c537faa0 .part L_00000294c53259d0, 0, 1;
L_00000294c537f280 .part L_00000294c53814d0, 0, 4;
L_00000294c53807c0 .part L_00000294c53814d0, 12, 4;
L_00000294c537f460 .part L_00000294c53259d0, 1, 1;
L_00000294c5380f40 .part L_00000294c53814d0, 12, 4;
L_00000294c5380c20 .part L_00000294c53814d0, 0, 24;
L_00000294c53809a0 .part L_00000294c537fbe0, 0, 8;
L_00000294c5380400 .part v00000294c526a010_0, 0, 8;
L_00000294c5380860 .concat [ 8 24 0 0], L_00000294c5380720, L_00000294c5327510;
S_00000294c51d8210 .scope module, "alu" "alu" 10 116, 11 1 0, S_00000294c51bbdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /INPUT 3 "ALUControl";
    .port_info 3 /OUTPUT 32 "Result";
    .port_info 4 /OUTPUT 4 "ALUFlags";
L_00000294c51c4f60 .functor NOT 33, L_00000294c537f5a0, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>, C4<000000000000000000000000000000000>;
L_00000294c5327480 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000294c5381700 .functor XNOR 1, L_00000294c537ffa0, L_00000294c5327480, C4<0>, C4<0>;
L_00000294c5381380 .functor AND 1, L_00000294c5381700, L_00000294c53800e0, C4<1>, C4<1>;
L_00000294c53274c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_00000294c53813f0 .functor XNOR 1, L_00000294c537f640, L_00000294c53274c8, C4<0>, C4<0>;
L_00000294c5381460 .functor XOR 1, L_00000294c537f6e0, L_00000294c537f780, C4<0>, C4<0>;
L_00000294c53817e0 .functor AND 1, L_00000294c53813f0, L_00000294c5381460, C4<1>, C4<1>;
L_00000294c53815b0 .functor XOR 1, L_00000294c537f820, L_00000294c537f8c0, C4<0>, C4<0>;
L_00000294c5381cb0 .functor XOR 1, L_00000294c53815b0, L_00000294c537fa00, C4<0>, C4<0>;
L_00000294c5381a10 .functor AND 1, L_00000294c53817e0, L_00000294c5381cb0, C4<1>, C4<1>;
v00000294c5268f00_0 .net "ALUControl", 2 0, v00000294c52680a0_0;  alias, 1 drivers
v00000294c5269d90_0 .net "ALUFlags", 3 0, L_00000294c5380360;  alias, 1 drivers
v00000294c5269070_0 .var "Result", 31 0;
v00000294c5269c50_0 .net *"_ivl_0", 32 0, L_00000294c537f960;  1 drivers
v00000294c526a290_0 .net *"_ivl_10", 32 0, L_00000294c51c4f60;  1 drivers
v00000294c526a1f0_0 .net *"_ivl_12", 32 0, L_00000294c5380220;  1 drivers
L_00000294c53273a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000294c526ac90_0 .net *"_ivl_15", 0 0, L_00000294c53273a8;  1 drivers
v00000294c526a510_0 .net *"_ivl_16", 32 0, L_00000294c537fe60;  1 drivers
v00000294c526ad30_0 .net *"_ivl_18", 32 0, L_00000294c5380cc0;  1 drivers
v00000294c52694d0_0 .net *"_ivl_21", 0 0, L_00000294c5380e00;  1 drivers
v00000294c52691b0_0 .net *"_ivl_22", 32 0, L_00000294c53802c0;  1 drivers
L_00000294c53273f0 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000294c52692f0_0 .net *"_ivl_25", 31 0, L_00000294c53273f0;  1 drivers
L_00000294c5327318 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000294c5269f70_0 .net *"_ivl_3", 0 0, L_00000294c5327318;  1 drivers
L_00000294c5327438 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v00000294c526a6f0_0 .net/2u *"_ivl_30", 31 0, L_00000294c5327438;  1 drivers
v00000294c5269750_0 .net *"_ivl_35", 0 0, L_00000294c537ffa0;  1 drivers
v00000294c5269110_0 .net/2u *"_ivl_36", 0 0, L_00000294c5327480;  1 drivers
v00000294c526a8d0_0 .net *"_ivl_38", 0 0, L_00000294c5381700;  1 drivers
v00000294c526a470_0 .net *"_ivl_41", 0 0, L_00000294c53800e0;  1 drivers
v00000294c5269e30_0 .net *"_ivl_45", 0 0, L_00000294c537f640;  1 drivers
v00000294c5269ed0_0 .net/2u *"_ivl_46", 0 0, L_00000294c53274c8;  1 drivers
v00000294c52696b0_0 .net *"_ivl_48", 0 0, L_00000294c53813f0;  1 drivers
v00000294c5269390_0 .net *"_ivl_5", 0 0, L_00000294c5380180;  1 drivers
v00000294c526a5b0_0 .net *"_ivl_51", 0 0, L_00000294c537f6e0;  1 drivers
v00000294c5269890_0 .net *"_ivl_53", 0 0, L_00000294c537f780;  1 drivers
v00000294c526a650_0 .net *"_ivl_54", 0 0, L_00000294c5381460;  1 drivers
v00000294c526a830_0 .net *"_ivl_56", 0 0, L_00000294c53817e0;  1 drivers
v00000294c526a970_0 .net *"_ivl_59", 0 0, L_00000294c537f820;  1 drivers
v00000294c52699d0_0 .net *"_ivl_6", 32 0, L_00000294c537f5a0;  1 drivers
v00000294c5269570_0 .net *"_ivl_61", 0 0, L_00000294c537f8c0;  1 drivers
v00000294c5269430_0 .net *"_ivl_62", 0 0, L_00000294c53815b0;  1 drivers
v00000294c526ae70_0 .net *"_ivl_65", 0 0, L_00000294c537fa00;  1 drivers
v00000294c5269250_0 .net *"_ivl_66", 0 0, L_00000294c5381cb0;  1 drivers
L_00000294c5327360 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v00000294c5269a70_0 .net *"_ivl_9", 0 0, L_00000294c5327360;  1 drivers
v00000294c526af10_0 .net "a", 31 0, L_00000294c537f320;  alias, 1 drivers
v00000294c5269610_0 .net "b", 31 0, L_00000294c537f500;  alias, 1 drivers
v00000294c52697f0_0 .net "carry", 0 0, L_00000294c5381380;  1 drivers
v00000294c5269b10_0 .net "neg", 0 0, L_00000294c537fdc0;  1 drivers
v00000294c526add0_0 .net "overflow", 0 0, L_00000294c5381a10;  1 drivers
v00000294c526aa10_0 .net "sum", 32 0, L_00000294c537fd20;  1 drivers
v00000294c5269930_0 .net "zero", 0 0, L_00000294c537ff00;  1 drivers
E_00000294c523c070 .event anyedge, v00000294c52680a0_0, v00000294c526aa10_0, v00000294c526af10_0, v00000294c5269610_0;
L_00000294c537f960 .concat [ 32 1 0 0], L_00000294c537f320, L_00000294c5327318;
L_00000294c5380180 .part v00000294c52680a0_0, 0, 1;
L_00000294c537f5a0 .concat [ 32 1 0 0], L_00000294c537f500, L_00000294c5327360;
L_00000294c5380220 .concat [ 32 1 0 0], L_00000294c537f500, L_00000294c53273a8;
L_00000294c537fe60 .functor MUXZ 33, L_00000294c5380220, L_00000294c51c4f60, L_00000294c5380180, C4<>;
L_00000294c5380cc0 .arith/sum 33, L_00000294c537f960, L_00000294c537fe60;
L_00000294c5380e00 .part v00000294c52680a0_0, 0, 1;
L_00000294c53802c0 .concat [ 1 32 0 0], L_00000294c5380e00, L_00000294c53273f0;
L_00000294c537fd20 .arith/sum 33, L_00000294c5380cc0, L_00000294c53802c0;
L_00000294c537fdc0 .part v00000294c5269070_0, 31, 1;
L_00000294c537ff00 .cmp/eq 32, v00000294c5269070_0, L_00000294c5327438;
L_00000294c537ffa0 .part v00000294c52680a0_0, 1, 1;
L_00000294c53800e0 .part L_00000294c537fd20, 32, 1;
L_00000294c537f640 .part v00000294c52680a0_0, 1, 1;
L_00000294c537f6e0 .part L_00000294c537fd20, 31, 1;
L_00000294c537f780 .part L_00000294c537f320, 31, 1;
L_00000294c537f820 .part v00000294c52680a0_0, 0, 1;
L_00000294c537f8c0 .part L_00000294c537f320, 31, 1;
L_00000294c537fa00 .part L_00000294c537f500, 31, 1;
L_00000294c5380360 .concat [ 1 1 1 1], L_00000294c5381a10, L_00000294c5381380, L_00000294c537ff00, L_00000294c537fdc0;
S_00000294c51e6000 .scope module, "bproc" "byteproc" 10 123, 12 1 0, S_00000294c51bbdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "Result";
    .port_info 1 /INPUT 32 "BytePosition";
    .port_info 2 /OUTPUT 32 "ByteResult";
v00000294c5269bb0_0 .net "BytePosition", 31 0, v00000294c526ab50_0;  alias, 1 drivers
v00000294c526a010_0 .var "ByteResult", 31 0;
v00000294c526aab0_0 .net "Result", 31 0, L_00000294c537fbe0;  alias, 1 drivers
E_00000294c523b9f0 .event anyedge, v00000294c5269bb0_0, v00000294c526aab0_0;
S_00000294c51e6190 .scope module, "ext" "extend" 10 105, 13 1 0, S_00000294c51bbdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 24 "Instr";
    .port_info 1 /INPUT 2 "ImmSrc";
    .port_info 2 /OUTPUT 32 "ExtImm";
v00000294c526ab50_0 .var "ExtImm", 31 0;
v00000294c5269cf0_0 .net "ImmSrc", 1 0, L_00000294c5326510;  alias, 1 drivers
v00000294c526a0b0_0 .net "Instr", 23 0, L_00000294c5380c20;  1 drivers
E_00000294c523c0b0 .event anyedge, v00000294c5268be0_0, v00000294c526a0b0_0;
S_00000294c51e6320 .scope module, "pcadd1" "adder" 10 66, 14 1 0, S_00000294c51bbdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000294c523b3b0 .param/l "WIDTH" 0 14 6, +C4<00000000000000000000000000100000>;
v00000294c526a150_0 .net "a", 31 0, v00000294c526bbc0_0;  alias, 1 drivers
L_00000294c5327120 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000294c526a330_0 .net "b", 31 0, L_00000294c5327120;  1 drivers
v00000294c526abf0_0 .net "y", 31 0, L_00000294c53254d0;  alias, 1 drivers
L_00000294c53254d0 .arith/sum 32, v00000294c526bbc0_0, L_00000294c5327120;
S_00000294c51c9dd0 .scope module, "pcadd2" "adder" 10 71, 14 1 0, S_00000294c51bbdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 32 "y";
P_00000294c523b9b0 .param/l "WIDTH" 0 14 6, +C4<00000000000000000000000000100000>;
v00000294c526a3d0_0 .net "a", 31 0, L_00000294c53254d0;  alias, 1 drivers
L_00000294c5327168 .functor BUFT 1, C4<00000000000000000000000000000100>, C4<0>, C4<0>, C4<0>;
v00000294c526a790_0 .net "b", 31 0, L_00000294c5327168;  1 drivers
v00000294c526b8a0_0 .net "y", 31 0, L_00000294c5325570;  alias, 1 drivers
L_00000294c5325570 .arith/sum 32, L_00000294c53254d0, L_00000294c5327168;
S_00000294c51c9f60 .scope module, "pcmux" "mux2" 10 54, 15 1 0, S_00000294c51bbdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000294c523b4b0 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000100000>;
v00000294c526bb20_0 .net "d0", 31 0, L_00000294c53254d0;  alias, 1 drivers
v00000294c526b580_0 .net "d1", 31 0, L_00000294c5380860;  alias, 1 drivers
v00000294c526c2a0_0 .net "s", 0 0, L_00000294c51fd590;  alias, 1 drivers
v00000294c526be40_0 .net "y", 31 0, L_00000294c5325430;  alias, 1 drivers
L_00000294c5325430 .functor MUXZ 32, L_00000294c53254d0, L_00000294c5380860, L_00000294c51fd590, C4<>;
S_00000294c5320ef0 .scope module, "pcreg" "flopr" 10 60, 16 1 0, S_00000294c51bbdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "reset";
    .port_info 2 /INPUT 32 "d";
    .port_info 3 /OUTPUT 32 "q";
P_00000294c523c230 .param/l "WIDTH" 0 16 7, +C4<00000000000000000000000000100000>;
v00000294c526bee0_0 .net "clk", 0 0, v00000294c5325ed0_0;  alias, 1 drivers
v00000294c526b940_0 .net "d", 31 0, L_00000294c5325430;  alias, 1 drivers
v00000294c526bbc0_0 .var "q", 31 0;
v00000294c526cd40_0 .net "reset", 0 0, v00000294c53257f0_0;  alias, 1 drivers
S_00000294c5320720 .scope module, "ra1mux" "mux2" 10 76, 15 1 0, S_00000294c51bbdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_00000294c523ba30 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000000100>;
v00000294c526c840_0 .net "d0", 3 0, L_00000294c53256b0;  1 drivers
L_00000294c53271b0 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v00000294c526c020_0 .net "d1", 3 0, L_00000294c53271b0;  1 drivers
v00000294c526bf80_0 .net "s", 0 0, L_00000294c537faa0;  1 drivers
v00000294c526b9e0_0 .net "y", 3 0, L_00000294c5325610;  alias, 1 drivers
L_00000294c5325610 .functor MUXZ 4, L_00000294c53256b0, L_00000294c53271b0, L_00000294c537faa0, C4<>;
S_00000294c53200e0 .scope module, "ra2mux" "mux2" 10 82, 15 1 0, S_00000294c51bbdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "d0";
    .port_info 1 /INPUT 4 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 4 "y";
P_00000294c523c270 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000000100>;
v00000294c526b760_0 .net "d0", 3 0, L_00000294c537f280;  1 drivers
v00000294c526ce80_0 .net "d1", 3 0, L_00000294c53807c0;  1 drivers
v00000294c526ba80_0 .net "s", 0 0, L_00000294c537f460;  1 drivers
v00000294c526b620_0 .net "y", 3 0, L_00000294c537f1e0;  alias, 1 drivers
L_00000294c537f1e0 .functor MUXZ 4, L_00000294c537f280, L_00000294c53807c0, L_00000294c537f460, C4<>;
S_00000294c5320590 .scope module, "resmux" "mux2" 10 99, 15 1 0, S_00000294c51bbdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000294c523bd30 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000100000>;
v00000294c526c7a0_0 .net "d0", 31 0, v00000294c5269070_0;  alias, 1 drivers
v00000294c526cca0_0 .net "d1", 31 0, L_00000294c5381310;  alias, 1 drivers
v00000294c526bd00_0 .net "s", 0 0, L_00000294c5326c90;  alias, 1 drivers
v00000294c526bc60_0 .net "y", 31 0, L_00000294c537fbe0;  alias, 1 drivers
L_00000294c537fbe0 .functor MUXZ 32, v00000294c5269070_0, L_00000294c5381310, L_00000294c5326c90, C4<>;
S_00000294c53208b0 .scope module, "resultsrc" "mux2" 10 128, 15 1 0, S_00000294c51bbdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "d0";
    .port_info 1 /INPUT 8 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 8 "y";
P_00000294c523b3f0 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000001000>;
v00000294c526c8e0_0 .net "d0", 7 0, L_00000294c53809a0;  1 drivers
v00000294c526cc00_0 .net "d1", 7 0, L_00000294c5380400;  1 drivers
v00000294c526b4e0_0 .net "s", 0 0, o00000294c52f2428;  alias, 0 drivers
v00000294c526c660_0 .net "y", 7 0, L_00000294c5380720;  1 drivers
L_00000294c5380720 .functor MUXZ 8, L_00000294c53809a0, L_00000294c5380400, o00000294c52f2428, C4<>;
S_00000294c5320bd0 .scope module, "rf" "regfile" 10 88, 17 1 0, S_00000294c51bbdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we3";
    .port_info 2 /INPUT 4 "ra1";
    .port_info 3 /INPUT 4 "ra2";
    .port_info 4 /INPUT 4 "wa3";
    .port_info 5 /INPUT 32 "wd3";
    .port_info 6 /INPUT 32 "r15";
    .port_info 7 /OUTPUT 32 "rd1";
    .port_info 8 /OUTPUT 32 "rd2";
L_00000294c53271f8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v00000294c526cde0_0 .net/2u *"_ivl_0", 3 0, L_00000294c53271f8;  1 drivers
L_00000294c5327288 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v00000294c526c480_0 .net/2u *"_ivl_12", 3 0, L_00000294c5327288;  1 drivers
v00000294c526b120_0 .net *"_ivl_14", 0 0, L_00000294c537fc80;  1 drivers
v00000294c526cf20_0 .net *"_ivl_16", 31 0, L_00000294c537fb40;  1 drivers
v00000294c526b080_0 .net *"_ivl_18", 5 0, L_00000294c537f3c0;  1 drivers
v00000294c526c980_0 .net *"_ivl_2", 0 0, L_00000294c537f140;  1 drivers
L_00000294c53272d0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000294c526cac0_0 .net *"_ivl_21", 1 0, L_00000294c53272d0;  1 drivers
v00000294c526b1c0_0 .net *"_ivl_4", 31 0, L_00000294c5380540;  1 drivers
v00000294c526b260_0 .net *"_ivl_6", 5 0, L_00000294c5380680;  1 drivers
L_00000294c5327240 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v00000294c526ca20_0 .net *"_ivl_9", 1 0, L_00000294c5327240;  1 drivers
v00000294c526bda0_0 .net "clk", 0 0, v00000294c5325ed0_0;  alias, 1 drivers
v00000294c526c0c0_0 .net "r15", 31 0, L_00000294c5325570;  alias, 1 drivers
v00000294c526c160_0 .net "ra1", 3 0, L_00000294c5325610;  alias, 1 drivers
v00000294c526cb60_0 .net "ra2", 3 0, L_00000294c537f1e0;  alias, 1 drivers
v00000294c526c200_0 .net "rd1", 31 0, L_00000294c537f320;  alias, 1 drivers
v00000294c526c340_0 .net "rd2", 31 0, L_00000294c5380040;  alias, 1 drivers
v00000294c526c3e0 .array "rf", 0 14, 31 0;
v00000294c526c520_0 .net "wa3", 3 0, L_00000294c5380f40;  1 drivers
v00000294c526b6c0_0 .net "wd3", 31 0, L_00000294c5380860;  alias, 1 drivers
v00000294c526c5c0_0 .net "we3", 0 0, L_00000294c522b350;  alias, 1 drivers
E_00000294c523bbb0 .event posedge, v00000294c522e440_0;
L_00000294c537f140 .cmp/eq 4, L_00000294c5325610, L_00000294c53271f8;
L_00000294c5380540 .array/port v00000294c526c3e0, L_00000294c5380680;
L_00000294c5380680 .concat [ 4 2 0 0], L_00000294c5325610, L_00000294c5327240;
L_00000294c537f320 .functor MUXZ 32, L_00000294c5380540, L_00000294c5325570, L_00000294c537f140, C4<>;
L_00000294c537fc80 .cmp/eq 4, L_00000294c537f1e0, L_00000294c5327288;
L_00000294c537fb40 .array/port v00000294c526c3e0, L_00000294c537f3c0;
L_00000294c537f3c0 .concat [ 4 2 0 0], L_00000294c537f1e0, L_00000294c53272d0;
L_00000294c5380040 .functor MUXZ 32, L_00000294c537fb40, L_00000294c5325570, L_00000294c537fc80, C4<>;
S_00000294c5320a40 .scope module, "srcbmux" "mux2" 10 110, 15 1 0, S_00000294c51bbdf0;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "d0";
    .port_info 1 /INPUT 32 "d1";
    .port_info 2 /INPUT 1 "s";
    .port_info 3 /OUTPUT 32 "y";
P_00000294c523bf70 .param/l "WIDTH" 0 15 7, +C4<00000000000000000000000000100000>;
v00000294c526b300_0 .net "d0", 31 0, L_00000294c5380040;  alias, 1 drivers
v00000294c526b3a0_0 .net "d1", 31 0, v00000294c526ab50_0;  alias, 1 drivers
v00000294c526b440_0 .net "s", 0 0, L_00000294c5325f70;  alias, 1 drivers
v00000294c526b800_0 .net "y", 31 0, L_00000294c537f500;  alias, 1 drivers
L_00000294c537f500 .functor MUXZ 32, L_00000294c5380040, v00000294c526ab50_0, L_00000294c5325f70, C4<>;
S_00000294c5320d60 .scope module, "dmem" "dmem" 3 34, 18 1 0, S_00000294c51fd000;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "we";
    .port_info 2 /INPUT 32 "a";
    .port_info 3 /INPUT 32 "wd";
    .port_info 4 /OUTPUT 32 "rd";
L_00000294c5381310 .functor BUFZ 32, L_00000294c5380900, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000294c5322950 .array "RAM", 0 63, 31 0;
v00000294c5322a90_0 .net *"_ivl_0", 31 0, L_00000294c5380900;  1 drivers
v00000294c5321870_0 .net *"_ivl_3", 29 0, L_00000294c5380a40;  1 drivers
v00000294c5321910_0 .net "a", 31 0, v00000294c5269070_0;  alias, 1 drivers
v00000294c5321f50_0 .net "clk", 0 0, v00000294c5325ed0_0;  alias, 1 drivers
v00000294c5322090_0 .net "rd", 31 0, L_00000294c5381310;  alias, 1 drivers
v00000294c5326330_0 .net "wd", 31 0, L_00000294c5380040;  alias, 1 drivers
v00000294c5326a10_0 .net "we", 0 0, L_00000294c51fe320;  alias, 1 drivers
L_00000294c5380900 .array/port v00000294c5322950, L_00000294c5380a40;
L_00000294c5380a40 .part v00000294c5269070_0, 2, 30;
S_00000294c5320270 .scope module, "imem" "imem" 3 30, 19 1 0, S_00000294c51fd000;
 .timescale 0 0;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /OUTPUT 32 "rd";
L_00000294c53814d0 .functor BUFZ 32, L_00000294c53804a0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
v00000294c5326ab0 .array "RAM", 0 63, 31 0;
v00000294c5326e70_0 .net *"_ivl_0", 31 0, L_00000294c53804a0;  1 drivers
v00000294c53265b0_0 .net *"_ivl_3", 29 0, L_00000294c53805e0;  1 drivers
v00000294c5325bb0_0 .net "a", 31 0, v00000294c526bbc0_0;  alias, 1 drivers
v00000294c5325cf0_0 .net "rd", 31 0, L_00000294c53814d0;  alias, 1 drivers
L_00000294c53804a0 .array/port v00000294c5326ab0, L_00000294c53805e0;
L_00000294c53805e0 .part v00000294c526bbc0_0, 2, 30;
    .scope S_00000294c51cff70;
T_0 ;
    %wait E_00000294c523bcb0;
    %load/vec4 v00000294c5267880_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/x;
    %jmp/1 T_0.0, 4;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/x;
    %jmp/1 T_0.1, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/x;
    %jmp/1 T_0.2, 4;
    %pushi/vec4 2047, 2047, 11;
    %store/vec4 v00000294c5267560_0, 0, 11;
    %jmp T_0.4;
T_0.0 ;
    %load/vec4 v00000294c5268640_0;
    %parti/s 1, 5, 4;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.5, 8;
    %pushi/vec4 82, 0, 11;
    %store/vec4 v00000294c5267560_0, 0, 11;
    %jmp T_0.6;
T_0.5 ;
    %pushi/vec4 18, 0, 11;
    %store/vec4 v00000294c5267560_0, 0, 11;
T_0.6 ;
    %jmp T_0.4;
T_0.1 ;
    %load/vec4 v00000294c5268640_0;
    %parti/s 1, 0, 2;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.7, 8;
    %load/vec4 v00000294c5268640_0;
    %parti/s 1, 2, 3;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.9, 8;
    %pushi/vec4 241, 0, 11;
    %store/vec4 v00000294c5267560_0, 0, 11;
    %jmp T_0.10;
T_0.9 ;
    %pushi/vec4 240, 0, 11;
    %store/vec4 v00000294c5267560_0, 0, 11;
T_0.10 ;
    %jmp T_0.8;
T_0.7 ;
    %pushi/vec4 1256, 0, 11;
    %store/vec4 v00000294c5267560_0, 0, 11;
T_0.8 ;
    %jmp T_0.4;
T_0.2 ;
    %pushi/vec4 836, 0, 11;
    %store/vec4 v00000294c5267560_0, 0, 11;
    %jmp T_0.4;
T_0.4 ;
    %pop/vec4 1;
    %jmp T_0;
    .thread T_0, $push;
    .scope S_00000294c51cff70;
T_1 ;
    %wait E_00000294c523c1f0;
    %load/vec4 v00000294c5267c40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v00000294c5268640_0;
    %parti/s 4, 1, 2;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_1.5, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_1.6, 6;
    %pushi/vec4 7, 7, 3;
    %store/vec4 v00000294c52680a0_0, 0, 3;
    %jmp T_1.8;
T_1.2 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000294c52680a0_0, 0, 3;
    %jmp T_1.8;
T_1.3 ;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v00000294c52680a0_0, 0, 3;
    %jmp T_1.8;
T_1.4 ;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v00000294c52680a0_0, 0, 3;
    %jmp T_1.8;
T_1.5 ;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v00000294c52680a0_0, 0, 3;
    %jmp T_1.8;
T_1.6 ;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v00000294c52680a0_0, 0, 3;
    %jmp T_1.8;
T_1.8 ;
    %pop/vec4 1;
    %load/vec4 v00000294c5268640_0;
    %parti/s 1, 0, 2;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000294c5267ce0_0, 4, 1;
    %load/vec4 v00000294c5268640_0;
    %parti/s 1, 0, 2;
    %load/vec4 v00000294c52680a0_0;
    %pushi/vec4 0, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %load/vec4 v00000294c52680a0_0;
    %pushi/vec4 1, 0, 3;
    %cmp/e;
    %flag_get/vec4 4;
    %or;
    %and;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v00000294c5267ce0_0, 4, 1;
    %jmp T_1.1;
T_1.0 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v00000294c52680a0_0, 0, 3;
    %pushi/vec4 0, 0, 2;
    %store/vec4 v00000294c5267ce0_0, 0, 2;
T_1.1 ;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_00000294c51cfde0;
T_2 ;
    %wait E_00000294c523be70;
    %load/vec4 v00000294c51e4440_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000294c51e44e0_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v00000294c522e620_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000294c522d7c0_0;
    %assign/vec4 v00000294c51e44e0_0, 0;
T_2.2 ;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000294c51cfc50;
T_3 ;
    %wait E_00000294c523be70;
    %load/vec4 v00000294c522e4e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000294c522d040_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v00000294c522d360_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v00000294c522d4a0_0;
    %assign/vec4 v00000294c522d040_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000294c51d3a50;
T_4 ;
    %wait E_00000294c523c330;
    %load/vec4 v00000294c522e120_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 4;
    %cmp/u;
    %jmp/1 T_4.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 4;
    %cmp/u;
    %jmp/1 T_4.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 4;
    %cmp/u;
    %jmp/1 T_4.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 4;
    %cmp/u;
    %jmp/1 T_4.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 4;
    %cmp/u;
    %jmp/1 T_4.4, 6;
    %dup/vec4;
    %pushi/vec4 5, 0, 4;
    %cmp/u;
    %jmp/1 T_4.5, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 4;
    %cmp/u;
    %jmp/1 T_4.6, 6;
    %dup/vec4;
    %pushi/vec4 7, 0, 4;
    %cmp/u;
    %jmp/1 T_4.7, 6;
    %dup/vec4;
    %pushi/vec4 8, 0, 4;
    %cmp/u;
    %jmp/1 T_4.8, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 4;
    %cmp/u;
    %jmp/1 T_4.9, 6;
    %dup/vec4;
    %pushi/vec4 10, 0, 4;
    %cmp/u;
    %jmp/1 T_4.10, 6;
    %dup/vec4;
    %pushi/vec4 11, 0, 4;
    %cmp/u;
    %jmp/1 T_4.11, 6;
    %dup/vec4;
    %pushi/vec4 12, 0, 4;
    %cmp/u;
    %jmp/1 T_4.12, 6;
    %dup/vec4;
    %pushi/vec4 13, 0, 4;
    %cmp/u;
    %jmp/1 T_4.13, 6;
    %dup/vec4;
    %pushi/vec4 14, 0, 4;
    %cmp/u;
    %jmp/1 T_4.14, 6;
    %pushi/vec4 1, 1, 1;
    %store/vec4 v00000294c522e940_0, 0, 1;
    %jmp T_4.16;
T_4.0 ;
    %load/vec4 v00000294c522e3a0_0;
    %store/vec4 v00000294c522e940_0, 0, 1;
    %jmp T_4.16;
T_4.1 ;
    %load/vec4 v00000294c522e3a0_0;
    %inv;
    %store/vec4 v00000294c522e940_0, 0, 1;
    %jmp T_4.16;
T_4.2 ;
    %load/vec4 v00000294c522ea80_0;
    %store/vec4 v00000294c522e940_0, 0, 1;
    %jmp T_4.16;
T_4.3 ;
    %load/vec4 v00000294c522ea80_0;
    %inv;
    %store/vec4 v00000294c522e940_0, 0, 1;
    %jmp T_4.16;
T_4.4 ;
    %load/vec4 v00000294c522d540_0;
    %store/vec4 v00000294c522e940_0, 0, 1;
    %jmp T_4.16;
T_4.5 ;
    %load/vec4 v00000294c522d540_0;
    %inv;
    %store/vec4 v00000294c522e940_0, 0, 1;
    %jmp T_4.16;
T_4.6 ;
    %load/vec4 v00000294c522e260_0;
    %store/vec4 v00000294c522e940_0, 0, 1;
    %jmp T_4.16;
T_4.7 ;
    %load/vec4 v00000294c522e260_0;
    %inv;
    %store/vec4 v00000294c522e940_0, 0, 1;
    %jmp T_4.16;
T_4.8 ;
    %load/vec4 v00000294c522ea80_0;
    %load/vec4 v00000294c522e3a0_0;
    %inv;
    %and;
    %store/vec4 v00000294c522e940_0, 0, 1;
    %jmp T_4.16;
T_4.9 ;
    %load/vec4 v00000294c522ea80_0;
    %load/vec4 v00000294c522e3a0_0;
    %inv;
    %and;
    %inv;
    %store/vec4 v00000294c522e940_0, 0, 1;
    %jmp T_4.16;
T_4.10 ;
    %load/vec4 v00000294c522eb20_0;
    %store/vec4 v00000294c522e940_0, 0, 1;
    %jmp T_4.16;
T_4.11 ;
    %load/vec4 v00000294c522eb20_0;
    %inv;
    %store/vec4 v00000294c522e940_0, 0, 1;
    %jmp T_4.16;
T_4.12 ;
    %load/vec4 v00000294c522e3a0_0;
    %inv;
    %load/vec4 v00000294c522eb20_0;
    %and;
    %store/vec4 v00000294c522e940_0, 0, 1;
    %jmp T_4.16;
T_4.13 ;
    %load/vec4 v00000294c522e3a0_0;
    %inv;
    %load/vec4 v00000294c522eb20_0;
    %and;
    %inv;
    %store/vec4 v00000294c522e940_0, 0, 1;
    %jmp T_4.16;
T_4.14 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000294c522e940_0, 0, 1;
    %jmp T_4.16;
T_4.16 ;
    %pop/vec4 1;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_00000294c5320ef0;
T_5 ;
    %wait E_00000294c523be70;
    %load/vec4 v00000294c526cd40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 32;
    %assign/vec4 v00000294c526bbc0_0, 0;
    %jmp T_5.1;
T_5.0 ;
    %load/vec4 v00000294c526b940_0;
    %assign/vec4 v00000294c526bbc0_0, 0;
T_5.1 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000294c5320bd0;
T_6 ;
    %wait E_00000294c523bbb0;
    %load/vec4 v00000294c526c5c0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %load/vec4 v00000294c526b6c0_0;
    %load/vec4 v00000294c526c520_0;
    %pad/u 6;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000294c526c3e0, 0, 4;
T_6.0 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000294c51e6190;
T_7 ;
    %wait E_00000294c523c0b0;
    %load/vec4 v00000294c5269cf0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000294c526ab50_0, 0, 32;
    %jmp T_7.4;
T_7.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000294c526a0b0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000294c526ab50_0, 0, 32;
    %jmp T_7.4;
T_7.1 ;
    %pushi/vec4 0, 0, 20;
    %load/vec4 v00000294c526a0b0_0;
    %parti/s 12, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000294c526ab50_0, 0, 32;
    %jmp T_7.4;
T_7.2 ;
    %load/vec4 v00000294c526a0b0_0;
    %parti/s 1, 23, 6;
    %replicate 6;
    %load/vec4 v00000294c526a0b0_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 2;
    %store/vec4 v00000294c526ab50_0, 0, 32;
    %jmp T_7.4;
T_7.4 ;
    %pop/vec4 1;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_00000294c51d8210;
T_8 ;
    %wait E_00000294c523c070;
    %load/vec4 v00000294c5268f00_0;
    %dup/vec4;
    %pushi/vec4 0, 1, 3;
    %cmp/x;
    %jmp/1 T_8.0, 4;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/x;
    %jmp/1 T_8.1, 4;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/x;
    %jmp/1 T_8.2, 4;
    %dup/vec4;
    %pushi/vec4 6, 0, 3;
    %cmp/x;
    %jmp/1 T_8.3, 4;
    %jmp T_8.4;
T_8.0 ;
    %load/vec4 v00000294c526aa10_0;
    %pad/u 32;
    %store/vec4 v00000294c5269070_0, 0, 32;
    %jmp T_8.4;
T_8.1 ;
    %load/vec4 v00000294c526af10_0;
    %load/vec4 v00000294c5269610_0;
    %and;
    %store/vec4 v00000294c5269070_0, 0, 32;
    %jmp T_8.4;
T_8.2 ;
    %load/vec4 v00000294c526af10_0;
    %load/vec4 v00000294c5269610_0;
    %or;
    %store/vec4 v00000294c5269070_0, 0, 32;
    %jmp T_8.4;
T_8.3 ;
    %load/vec4 v00000294c526af10_0;
    %load/vec4 v00000294c5269610_0;
    %xor;
    %store/vec4 v00000294c5269070_0, 0, 32;
    %jmp T_8.4;
T_8.4 ;
    %pop/vec4 1;
    %jmp T_8;
    .thread T_8, $push;
    .scope S_00000294c51e6000;
T_9 ;
    %wait E_00000294c523b9f0;
    %load/vec4 v00000294c5269bb0_0;
    %parti/s 2, 0, 2;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_9.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_9.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_9.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_9.3, 6;
    %pushi/vec4 4294967295, 4294967295, 32;
    %store/vec4 v00000294c526a010_0, 0, 32;
    %jmp T_9.5;
T_9.0 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000294c526aab0_0;
    %parti/s 8, 0, 2;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000294c526a010_0, 0, 32;
    %jmp T_9.5;
T_9.1 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000294c526aab0_0;
    %parti/s 8, 8, 5;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000294c526a010_0, 0, 32;
    %jmp T_9.5;
T_9.2 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000294c526aab0_0;
    %parti/s 8, 16, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000294c526a010_0, 0, 32;
    %jmp T_9.5;
T_9.3 ;
    %pushi/vec4 0, 0, 24;
    %load/vec4 v00000294c526aab0_0;
    %parti/s 8, 24, 6;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v00000294c526a010_0, 0, 32;
    %jmp T_9.5;
T_9.5 ;
    %pop/vec4 1;
    %jmp T_9;
    .thread T_9, $push;
    .scope S_00000294c5320270;
T_10 ;
    %vpi_call 19 8 "$readmemh", "memfile2.asm", v00000294c5326ab0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_00000294c5320d60;
T_11 ;
    %wait E_00000294c523bbb0;
    %load/vec4 v00000294c5326a10_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v00000294c5326330_0;
    %load/vec4 v00000294c5321910_0;
    %parti/s 30, 2, 3;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000294c5322950, 0, 4;
T_11.0 ;
    %jmp T_11;
    .thread T_11;
    .scope S_00000294c52415a0;
T_12 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000294c53257f0_0, 0;
    %delay 22, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000294c53257f0_0, 0;
    %end;
    .thread T_12;
    .scope S_00000294c52415a0;
T_13 ;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v00000294c5325ed0_0, 0;
    %delay 5, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v00000294c5325ed0_0, 0;
    %delay 5, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_00000294c52415a0;
T_14 ;
    %wait E_00000294c523bff0;
    %load/vec4 v00000294c5326290_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.0, 8;
    %load/vec4 v00000294c5326470_0;
    %pushi/vec4 110, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %load/vec4 v00000294c5326830_0;
    %pushi/vec4 254, 0, 32;
    %cmp/e;
    %flag_get/vec4 6;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_14.2, 8;
    %vpi_call 2 31 "$display", "Simulation succeeded" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 33 "$finish" {0 0 0};
    %jmp T_14.3;
T_14.2 ;
    %load/vec4 v00000294c5326470_0;
    %cmpi/ne 104, 0, 32;
    %jmp/0xz  T_14.4, 6;
    %vpi_call 2 36 "$display", "Simulation failed" {0 0 0};
    %delay 20, 0;
    %vpi_call 2 38 "$finish" {0 0 0};
T_14.4 ;
T_14.3 ;
T_14.0 ;
    %jmp T_14;
    .thread T_14;
    .scope S_00000294c52415a0;
T_15 ;
    %vpi_call 2 41 "$dumpfile", "top.vcd" {0 0 0};
    %vpi_call 2 42 "$dumpvars" {0 0 0};
    %end;
    .thread T_15;
# The file index is used to find the file name in the following table.
:file_names 20;
    "N/A";
    "<interactive>";
    "testbench.v";
    "top.v";
    "./arm.v";
    "./controller.v";
    "./condlogic.v";
    "./condcheck.v";
    "./flopenr.v";
    "./decode.v";
    "./datapath.v";
    "./alu.v";
    "./byteproc.v";
    "./extend.v";
    "./adder.v";
    "./mux2.v";
    "./flopr.v";
    "./regfile.v";
    "./dmem.v";
    "./imem.v";
