ModuleName DecimalToBinary
LanguageType Veirlog
GridInterval 8
MillimetersIn100RealScaledUnit 25
ZoomOutScale 104
NumberOfHorzPapaers 8
NumberOfVertPapaers 4
Parameters
End
Wires
Wire Name: w1
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 176 ,Y1: 352 ,X2: 184 ,Y2: 352
Edge X1: 184 ,Y1: 352 ,X2: 184 ,Y2: 424
Edge X1: 184 ,Y1: 424 ,X2: 440 ,Y2: 424
End
Branches
End
Wire Name: w5
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 216 ,Y1: 320 ,X2: 440 ,Y2: 320
Edge X1: 216 ,Y1: 224 ,X2: 216 ,Y2: 320
Edge X1: 176 ,Y1: 224 ,X2: 216 ,Y2: 224
End
Branches
End
Wire Name: w7
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 176 ,Y1: 160 ,X2: 232 ,Y2: 160
Edge X1: 232 ,Y1: 160 ,X2: 232 ,Y2: 232
Edge X1: 232 ,Y1: 232 ,X2: 440 ,Y2: 232
End
Branches
End
Wire Name: w9
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 224 ,Y1: 264 ,X2: 440 ,Y2: 264
Edge X1: 224 ,Y1: 264 ,X2: 224 ,Y2: 288
Edge X1: 200 ,Y1: 288 ,X2: 224 ,Y2: 288
Edge X1: 176 ,Y1: 288 ,X2: 200 ,Y2: 288
Edge X1: 200 ,Y1: 288 ,X2: 200 ,Y2: 352
Edge X1: 200 ,Y1: 352 ,X2: 440 ,Y2: 352
End
Branches
End
Wire Name: w11
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 240 ,Y1: 72 ,X2: 440 ,Y2: 72
Edge X1: 240 ,Y1: 72 ,X2: 240 ,Y2: 128
Edge X1: 176 ,Y1: 128 ,X2: 240 ,Y2: 128
End
Branches
End
Wire Name: w8
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 256 ,Y1: 88 ,X2: 440 ,Y2: 88
Edge X1: 256 ,Y1: 88 ,X2: 256 ,Y2: 192
Edge X1: 224 ,Y1: 192 ,X2: 256 ,Y2: 192
Edge X1: 176 ,Y1: 192 ,X2: 224 ,Y2: 192
Edge X1: 224 ,Y1: 192 ,X2: 224 ,Y2: 248
Edge X1: 224 ,Y1: 248 ,X2: 440 ,Y2: 248
End
Branches
End
Wire Name: w12
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 272 ,Y1: 104 ,X2: 440 ,Y2: 104
Edge X1: 272 ,Y1: 104 ,X2: 272 ,Y2: 256
Edge X1: 208 ,Y1: 256 ,X2: 272 ,Y2: 256
Edge X1: 176 ,Y1: 256 ,X2: 208 ,Y2: 256
Edge X1: 208 ,Y1: 256 ,X2: 208 ,Y2: 336
Edge X1: 208 ,Y1: 336 ,X2: 440 ,Y2: 336
End
Branches
End
Wire Name: w10
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 288 ,Y1: 120 ,X2: 440 ,Y2: 120
Edge X1: 288 ,Y1: 120 ,X2: 288 ,Y2: 368
Edge X1: 232 ,Y1: 368 ,X2: 288 ,Y2: 368
Edge X1: 288 ,Y1: 368 ,X2: 440 ,Y2: 368
Edge X1: 232 ,Y1: 280 ,X2: 232 ,Y2: 368
Edge X1: 192 ,Y1: 368 ,X2: 232 ,Y2: 368
Edge X1: 232 ,Y1: 280 ,X2: 440 ,Y2: 280
Edge X1: 192 ,Y1: 320 ,X2: 192 ,Y2: 368
Edge X1: 176 ,Y1: 320 ,X2: 192 ,Y2: 320
End
Branches
End
Wire Name: w15
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 504 ,Y1: 256 ,X2: 720 ,Y2: 256
End
Branches
End
Wire Name: w16
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 504 ,Y1: 344 ,X2: 720 ,Y2: 344
End
Branches
End
Wire Name: w17
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 504 ,Y1: 432 ,X2: 720 ,Y2: 432
End
Branches
End
Wire Name: w14
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 504 ,Y1: 128 ,X2: 720 ,Y2: 128
End
Branches
End
Wire Name: w19
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 416 ,Y1: 184 ,X2: 440 ,Y2: 184
Edge X1: 416 ,Y1: 152 ,X2: 416 ,Y2: 184
Edge X1: 384 ,Y1: 152 ,X2: 416 ,Y2: 152
Edge X1: 416 ,Y1: 152 ,X2: 424 ,Y2: 152
Edge X1: 424 ,Y1: 152 ,X2: 424 ,Y2: 168
Edge X1: 424 ,Y1: 152 ,X2: 440 ,Y2: 152
Edge X1: 424 ,Y1: 168 ,X2: 440 ,Y2: 168
End
Branches
End
Wire Name: w18
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 176 ,Y1: 96 ,X2: 224 ,Y2: 96
End
Branches
End
Wire Name: w13
LV: 0
RV: 0
Width: 1
Edges
Edge X1: 304 ,Y1: 136 ,X2: 440 ,Y2: 136
Edge X1: 304 ,Y1: 136 ,X2: 304 ,Y2: 440
Edge X1: 176 ,Y1: 440 ,X2: 304 ,Y2: 440
Edge X1: 304 ,Y1: 440 ,X2: 440 ,Y2: 440
Edge X1: 176 ,Y1: 384 ,X2: 176 ,Y2: 440
End
Branches
End
End
Ports
Port Left: 176 Top: 96 ,Orientation: 0
Portname: d0 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 176 Top: 128 ,Orientation: 0
Portname: d1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 176 Top: 160 ,Orientation: 0
Portname: d2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 176 Top: 192 ,Orientation: 0
Portname: d3 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 176 Top: 224 ,Orientation: 0
Portname: d4 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 176 Top: 256 ,Orientation: 0
Portname: d5 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 176 Top: 288 ,Orientation: 0
Portname: d6 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 176 Top: 320 ,Orientation: 0
Portname: d7 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 176 Top: 352 ,Orientation: 0
Portname: d8 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 176 Top: 384 ,Orientation: 0
Portname: d9 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 0 ,LV:
0
,Width:
1
,RV:
0
Port Left: 720 Top: 432 ,Orientation: 0
Portname: b3 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 720 Top: 344 ,Orientation: 0
Portname: b2 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 720 Top: 256 ,Orientation: 0
Portname: b1 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
Port Left: 720 Top: 128 ,Orientation: 0
Portname: b0 ,PortType: singlebit ,LanguageType: Veriilog ,PortDirection: 2 ,LV:
0
,Width:
1
,RV:
0
End
Symbols
Symbol Left: 440 Top: 416
Name: s0
LibraryName: PNULib
IpName: PNU_OR2
SymbolParameters
End
Symbol Left: 440 Top: 232
Name: s1
LibraryName: PNULib
IpName: PNU_OR4
SymbolParameters
End
Symbol Left: 440 Top: 320
Name: s2
LibraryName: PNULib
IpName: PNU_OR4
SymbolParameters
End
Symbol Left: 440 Top: 72
Name: s3
LibraryName: PNULib
IpName: PNU_OR8
SymbolParameters
End
Symbol Left: 376 Top: 152
Name: s5
LibraryName: PNULib
IpName: PNU_ZERO
SymbolParameters
End
End
Texts
End
Links
End
