[INF:CM0023] Creating log file ${SURELOG_DIR}/build/regression/ClockingDrive/slpp_all/surelog.log.

AST_DEBUG_BEGIN
LIB:  work
FILE: ${SURELOG_DIR}/tests/ClockingDrive/dut.sv
n<> u<0> t<_INVALID_> f<0> l<0:0>
n<> u<1> t<Null_rule> p<347> s<346> l<3:1> el<1:3>
n<module> u<2> t<Module_keyword> p<4> s<3> l<3:1> el<3:7>
n<main> u<3> t<StringConst> p<4> l<3:8> el<3:12>
n<> u<4> t<Module_ansi_header> p<344> c<2> s<24> l<3:1> el<3:13>
n<cb> u<5> t<StringConst> p<20> s<12> l<6:18> el<6:20>
n<> u<6> t<Edge_Posedge> p<11> s<10> l<6:23> el<6:30>
n<clk> u<7> t<StringConst> p<8> l<6:31> el<6:34>
n<> u<8> t<Primary_literal> p<9> c<7> l<6:31> el<6:34>
n<> u<9> t<Primary> p<10> c<8> l<6:31> el<6:34>
n<> u<10> t<Expression> p<11> c<9> l<6:31> el<6:34>
n<> u<11> t<Event_expression> p<12> c<6> l<6:23> el<6:34>
n<> u<12> t<Clocking_event> p<20> c<11> s<17> l<6:21> el<6:35>
n<> u<13> t<ClockingDir_Output> p<17> s<16> l<7:1> el<7:7>
n<v> u<14> t<StringConst> p<15> l<7:8> el<7:9>
n<> u<15> t<Clocking_decl_assign> p<16> c<14> l<7:8> el<7:9>
n<> u<16> t<List_of_clocking_decl_assign> p<17> c<15> l<7:8> el<7:9>
n<> u<17> t<Clocking_item> p<20> c<13> s<19> l<7:1> el<7:10>
n<> u<18> t<DEFAULT> p<20> s<5> l<6:1> el<6:8>
n<> u<19> t<ENDCLOCKING> p<20> l<8:1> el<8:12>
n<> u<20> t<Clocking_declaration> p<21> c<18> l<6:1> el<8:12>
n<> u<21> t<Module_or_generate_item_declaration> p<22> c<20> l<6:1> el<8:12>
n<> u<22> t<Module_common_item> p<23> c<21> l<6:1> el<8:12>
n<> u<23> t<Module_or_generate_item> p<24> c<22> l<6:1> el<8:12>
n<> u<24> t<Non_port_module_item> p<344> c<23> s<54> l<6:1> el<8:12>
n<#3> u<25> t<IntConst> p<26> l<10:1> el<10:3>
n<> u<26> t<Delay_control> p<27> c<25> l<10:1> el<10:3>
n<> u<27> t<Procedural_timing_control> p<42> c<26> s<41> l<10:1> el<10:3>
n<cb> u<28> t<StringConst> p<29> l<10:4> el<10:6>
n<> u<29> t<Ps_or_hierarchical_identifier> p<33> c<28> s<32> l<10:4> el<10:6>
n<v> u<30> t<StringConst> p<32> s<31> l<10:7> el<10:8>
n<> u<31> t<Bit_select> p<32> l<10:9> el<10:9>
n<> u<32> t<Select> p<33> c<30> l<10:6> el<10:8>
n<> u<33> t<Variable_lvalue> p<38> c<29> s<37> l<10:4> el<10:8>
n<expr1> u<34> t<StringConst> p<35> l<10:12> el<10:17>
n<> u<35> t<Primary_literal> p<36> c<34> l<10:12> el<10:17>
n<> u<36> t<Primary> p<37> c<35> l<10:12> el<10:17>
n<> u<37> t<Expression> p<38> c<36> l<10:12> el<10:17>
n<> u<38> t<Nonblocking_assignment> p<39> c<33> l<10:4> el<10:17>
n<> u<39> t<Statement_item> p<40> c<38> l<10:4> el<10:18>
n<> u<40> t<Statement> p<41> c<39> l<10:4> el<10:18>
n<> u<41> t<Statement_or_null> p<42> c<40> l<10:4> el<10:18>
n<> u<42> t<Procedural_timing_control_statement> p<43> c<27> l<10:1> el<10:18>
n<> u<43> t<Statement_item> p<44> c<42> l<10:1> el<10:18>
n<> u<44> t<Statement> p<45> c<43> l<10:1> el<10:18>
n<> u<45> t<Statement_or_null> p<47> c<44> s<46> l<10:1> el<10:18>
n<> u<46> t<END> p<47> l<11:1> el<11:4>
n<> u<47> t<Seq_block> p<48> c<45> l<9:9> el<11:4>
n<> u<48> t<Statement_item> p<49> c<47> l<9:9> el<11:4>
n<> u<49> t<Statement> p<50> c<48> l<9:9> el<11:4>
n<> u<50> t<Statement_or_null> p<51> c<49> l<9:9> el<11:4>
n<> u<51> t<Initial_construct> p<52> c<50> l<9:1> el<11:4>
n<> u<52> t<Module_common_item> p<53> c<51> l<9:1> el<11:4>
n<> u<53> t<Module_or_generate_item> p<54> c<52> l<9:1> el<11:4>
n<> u<54> t<Non_port_module_item> p<344> c<53> s<342> l<9:1> el<11:4>
n<cb> u<55> t<StringConst> p<56> l<13:5> el<13:7>
n<> u<56> t<Ps_or_hierarchical_identifier> p<60> c<55> s<59> l<13:5> el<13:7>
n<a> u<57> t<StringConst> p<59> s<58> l<13:8> el<13:9>
n<> u<58> t<Bit_select> p<59> l<13:10> el<13:10>
n<> u<59> t<Select> p<60> c<57> l<13:7> el<13:9>
n<> u<60> t<Variable_lvalue> p<65> c<56> s<64> l<13:5> el<13:9>
n<c> u<61> t<StringConst> p<62> l<13:13> el<13:14>
n<> u<62> t<Primary_literal> p<63> c<61> l<13:13> el<13:14>
n<> u<63> t<Primary> p<64> c<62> l<13:13> el<13:14>
n<> u<64> t<Expression> p<65> c<63> l<13:13> el<13:14>
n<> u<65> t<Nonblocking_assignment> p<66> c<60> l<13:5> el<13:14>
n<> u<66> t<Statement_item> p<67> c<65> l<13:5> el<13:15>
n<> u<67> t<Statement> p<68> c<66> l<13:5> el<13:15>
n<> u<68> t<Statement_or_null> p<335> c<67> s<85> l<13:5> el<13:15>
n<cb> u<69> t<StringConst> p<70> l<14:5> el<14:7>
n<> u<70> t<Ps_or_hierarchical_identifier> p<74> c<69> s<73> l<14:5> el<14:7>
n<b> u<71> t<StringConst> p<73> s<72> l<14:8> el<14:9>
n<> u<72> t<Bit_select> p<73> l<14:10> el<14:10>
n<> u<73> t<Select> p<74> c<71> l<14:7> el<14:9>
n<> u<74> t<Variable_lvalue> p<82> c<70> s<81> l<14:5> el<14:9>
n<cb> u<75> t<StringConst> p<79> s<76> l<14:13> el<14:15>
n<a> u<76> t<StringConst> p<79> s<78> l<14:16> el<14:17>
n<> u<77> t<Bit_select> p<78> l<14:17> el<14:17>
n<> u<78> t<Select> p<79> c<77> l<14:17> el<14:17>
n<> u<79> t<Complex_func_call> p<80> c<75> l<14:13> el<14:17>
n<> u<80> t<Primary> p<81> c<79> l<14:13> el<14:17>
n<> u<81> t<Expression> p<82> c<80> l<14:13> el<14:17>
n<> u<82> t<Nonblocking_assignment> p<83> c<74> l<14:5> el<14:17>
n<> u<83> t<Statement_item> p<84> c<82> l<14:5> el<14:18>
n<> u<84> t<Statement> p<85> c<83> l<14:5> el<14:18>
n<> u<85> t<Statement_or_null> p<335> c<84> s<109> l<14:5> el<14:18>
n<bus> u<86> t<StringConst> p<87> l<17:5> el<17:8>
n<> u<87> t<Ps_or_hierarchical_identifier> p<101> c<86> s<100> l<17:5> el<17:8>
n<data> u<88> t<StringConst> p<100> s<89> l<17:9> el<17:13>
n<> u<89> t<Bit_select> p<100> s<99> l<17:13> el<17:13>
n<3> u<90> t<IntConst> p<91> l<17:14> el<17:15>
n<> u<91> t<Primary_literal> p<92> c<90> l<17:14> el<17:15>
n<> u<92> t<Constant_primary> p<93> c<91> l<17:14> el<17:15>
n<> u<93> t<Constant_expression> p<98> c<92> s<97> l<17:14> el<17:15>
n<0> u<94> t<IntConst> p<95> l<17:16> el<17:17>
n<> u<95> t<Primary_literal> p<96> c<94> l<17:16> el<17:17>
n<> u<96> t<Constant_primary> p<97> c<95> l<17:16> el<17:17>
n<> u<97> t<Constant_expression> p<98> c<96> l<17:16> el<17:17>
n<> u<98> t<Constant_range> p<99> c<93> l<17:14> el<17:17>
n<> u<99> t<Part_select_range> p<100> c<98> l<17:14> el<17:17>
n<> u<100> t<Select> p<101> c<88> l<17:8> el<17:18>
n<> u<101> t<Variable_lvalue> p<106> c<87> s<105> l<17:5> el<17:18>
n<4'h5> u<102> t<IntConst> p<103> l<17:22> el<17:26>
n<> u<103> t<Primary_literal> p<104> c<102> l<17:22> el<17:26>
n<> u<104> t<Primary> p<105> c<103> l<17:22> el<17:26>
n<> u<105> t<Expression> p<106> c<104> l<17:22> el<17:26>
n<> u<106> t<Nonblocking_assignment> p<107> c<101> l<17:5> el<17:26>
n<> u<107> t<Statement_item> p<108> c<106> l<17:5> el<17:27>
n<> u<108> t<Statement> p<109> c<107> l<17:5> el<17:27>
n<> u<109> t<Statement_or_null> p<335> c<108> s<130> l<17:5> el<17:27>
n<##1> u<110> t<Pound_Pound_delay> p<111> l<18:5> el<18:8>
n<> u<111> t<Delay_control> p<112> c<110> l<18:5> el<18:8>
n<> u<112> t<Procedural_timing_control> p<127> c<111> s<126> l<18:5> el<18:8>
n<bus> u<113> t<StringConst> p<114> l<18:9> el<18:12>
n<> u<114> t<Ps_or_hierarchical_identifier> p<118> c<113> s<117> l<18:9> el<18:12>
n<data> u<115> t<StringConst> p<117> s<116> l<18:13> el<18:17>
n<> u<116> t<Bit_select> p<117> l<18:18> el<18:18>
n<> u<117> t<Select> p<118> c<115> l<18:12> el<18:17>
n<> u<118> t<Variable_lvalue> p<123> c<114> s<122> l<18:9> el<18:17>
n<8'hz> u<119> t<IntConst> p<120> l<18:21> el<18:25>
n<> u<120> t<Primary_literal> p<121> c<119> l<18:21> el<18:25>
n<> u<121> t<Primary> p<122> c<120> l<18:21> el<18:25>
n<> u<122> t<Expression> p<123> c<121> l<18:21> el<18:25>
n<> u<123> t<Nonblocking_assignment> p<124> c<118> l<18:9> el<18:25>
n<> u<124> t<Statement_item> p<125> c<123> l<18:9> el<18:26>
n<> u<125> t<Statement> p<126> c<124> l<18:9> el<18:26>
n<> u<126> t<Statement_or_null> p<127> c<125> l<18:9> el<18:26>
n<> u<127> t<Procedural_timing_control_statement> p<128> c<112> l<18:5> el<18:26>
n<> u<128> t<Statement_item> p<129> c<127> l<18:5> el<18:26>
n<> u<129> t<Statement> p<130> c<128> l<18:5> el<18:26>
n<> u<130> t<Statement_or_null> p<335> c<129> s<138> l<18:5> el<18:26>
n<##2> u<131> t<Pound_Pound_delay> p<132> l<19:5> el<19:8>
n<> u<132> t<Delay_control> p<133> c<131> l<19:5> el<19:8>
n<> u<133> t<Procedural_timing_control> p<135> c<132> s<134> l<19:5> el<19:8>
n<> u<134> t<Statement_or_null> p<135> l<19:8> el<19:9>
n<> u<135> t<Procedural_timing_control_statement> p<136> c<133> l<19:5> el<19:9>
n<> u<136> t<Statement_item> p<137> c<135> l<19:5> el<19:9>
n<> u<137> t<Statement> p<138> c<136> l<19:5> el<19:9>
n<> u<138> t<Statement_or_null> p<335> c<137> s<152> l<19:5> el<19:9>
n<bus> u<139> t<StringConst> p<140> l<19:10> el<19:13>
n<> u<140> t<Ps_or_hierarchical_identifier> p<144> c<139> s<143> l<19:10> el<19:13>
n<data> u<141> t<StringConst> p<143> s<142> l<19:14> el<19:18>
n<> u<142> t<Bit_select> p<143> l<19:19> el<19:19>
n<> u<143> t<Select> p<144> c<141> l<19:13> el<19:18>
n<> u<144> t<Variable_lvalue> p<149> c<140> s<148> l<19:10> el<19:18>
n<2> u<145> t<IntConst> p<146> l<19:22> el<19:23>
n<> u<146> t<Primary_literal> p<147> c<145> l<19:22> el<19:23>
n<> u<147> t<Primary> p<148> c<146> l<19:22> el<19:23>
n<> u<148> t<Expression> p<149> c<147> l<19:22> el<19:23>
n<> u<149> t<Nonblocking_assignment> p<150> c<144> l<19:10> el<19:23>
n<> u<150> t<Statement_item> p<151> c<149> l<19:10> el<19:24>
n<> u<151> t<Statement> p<152> c<150> l<19:10> el<19:24>
n<> u<152> t<Statement_or_null> p<335> c<151> s<169> l<19:10> el<19:24>
n<bus> u<153> t<StringConst> p<154> l<20:5> el<20:8>
n<> u<154> t<Ps_or_hierarchical_identifier> p<158> c<153> s<157> l<20:5> el<20:8>
n<data> u<155> t<StringConst> p<157> s<156> l<20:9> el<20:13>
n<> u<156> t<Bit_select> p<157> l<20:14> el<20:14>
n<> u<157> t<Select> p<158> c<155> l<20:8> el<20:13>
n<> u<158> t<Variable_lvalue> p<166> c<154> s<161> l<20:5> el<20:13>
n<##2> u<159> t<Pound_Pound_delay> p<160> l<20:17> el<20:20>
n<> u<160> t<Delay_control> p<161> c<159> l<20:17> el<20:20>
n<> u<161> t<Delay_or_event_control> p<166> c<160> s<165> l<20:17> el<20:20>
n<r> u<162> t<StringConst> p<163> l<20:21> el<20:22>
n<> u<163> t<Primary_literal> p<164> c<162> l<20:21> el<20:22>
n<> u<164> t<Primary> p<165> c<163> l<20:21> el<20:22>
n<> u<165> t<Expression> p<166> c<164> l<20:21> el<20:22>
n<> u<166> t<Nonblocking_assignment> p<167> c<158> l<20:5> el<20:22>
n<> u<167> t<Statement_item> p<168> c<166> l<20:5> el<20:23>
n<> u<168> t<Statement> p<169> c<167> l<20:5> el<20:23>
n<> u<169> t<Statement_or_null> p<335> c<168> s<186> l<20:5> el<20:23>
n<bus> u<170> t<StringConst> p<171> l<22:5> el<22:8>
n<> u<171> t<Ps_or_hierarchical_identifier> p<175> c<170> s<174> l<22:5> el<22:8>
n<data> u<172> t<StringConst> p<174> s<173> l<22:9> el<22:13>
n<> u<173> t<Bit_select> p<174> l<22:14> el<22:14>
n<> u<174> t<Select> p<175> c<172> l<22:8> el<22:13>
n<> u<175> t<Variable_lvalue> p<183> c<171> s<178> l<22:5> el<22:13>
n<#4> u<176> t<IntConst> p<177> l<22:17> el<22:19>
n<> u<177> t<Delay_control> p<178> c<176> l<22:17> el<22:19>
n<> u<178> t<Delay_or_event_control> p<183> c<177> s<182> l<22:17> el<22:19>
n<r> u<179> t<StringConst> p<180> l<22:20> el<22:21>
n<> u<180> t<Primary_literal> p<181> c<179> l<22:20> el<22:21>
n<> u<181> t<Primary> p<182> c<180> l<22:20> el<22:21>
n<> u<182> t<Expression> p<183> c<181> l<22:20> el<22:21>
n<> u<183> t<Nonblocking_assignment> p<184> c<175> l<22:5> el<22:21>
n<> u<184> t<Statement_item> p<185> c<183> l<22:5> el<22:22>
n<> u<185> t<Statement> p<186> c<184> l<22:5> el<22:22>
n<> u<186> t<Statement_or_null> p<335> c<185> s<194> l<22:5> el<22:22>
n<##1> u<187> t<Pound_Pound_delay> p<188> l<24:5> el<24:8>
n<> u<188> t<Delay_control> p<189> c<187> l<24:5> el<24:8>
n<> u<189> t<Procedural_timing_control> p<191> c<188> s<190> l<24:5> el<24:8>
n<> u<190> t<Statement_or_null> p<191> l<24:8> el<24:9>
n<> u<191> t<Procedural_timing_control_statement> p<192> c<189> l<24:5> el<24:9>
n<> u<192> t<Statement_item> p<193> c<191> l<24:5> el<24:9>
n<> u<193> t<Statement> p<194> c<192> l<24:5> el<24:9>
n<> u<194> t<Statement_or_null> p<335> c<193> s<208> l<24:5> el<24:9>
n<cb> u<195> t<StringConst> p<196> l<25:5> el<25:7>
n<> u<196> t<Ps_or_hierarchical_identifier> p<200> c<195> s<199> l<25:5> el<25:7>
n<v> u<197> t<StringConst> p<199> s<198> l<25:8> el<25:9>
n<> u<198> t<Bit_select> p<199> l<25:10> el<25:10>
n<> u<199> t<Select> p<200> c<197> l<25:7> el<25:9>
n<> u<200> t<Variable_lvalue> p<205> c<196> s<204> l<25:5> el<25:9>
n<expr1> u<201> t<StringConst> p<202> l<25:13> el<25:18>
n<> u<202> t<Primary_literal> p<203> c<201> l<25:13> el<25:18>
n<> u<203> t<Primary> p<204> c<202> l<25:13> el<25:18>
n<> u<204> t<Expression> p<205> c<203> l<25:13> el<25:18>
n<> u<205> t<Nonblocking_assignment> p<206> c<200> l<25:5> el<25:18>
n<> u<206> t<Statement_item> p<207> c<205> l<25:5> el<25:19>
n<> u<207> t<Statement> p<208> c<206> l<25:5> el<25:19>
n<> u<208> t<Statement_or_null> p<335> c<207> s<225> l<25:5> el<25:19>
n<cb> u<209> t<StringConst> p<210> l<26:5> el<26:7>
n<> u<210> t<Ps_or_hierarchical_identifier> p<214> c<209> s<213> l<26:5> el<26:7>
n<v> u<211> t<StringConst> p<213> s<212> l<26:8> el<26:9>
n<> u<212> t<Bit_select> p<213> l<26:10> el<26:10>
n<> u<213> t<Select> p<214> c<211> l<26:7> el<26:9>
n<> u<214> t<Variable_lvalue> p<222> c<210> s<217> l<26:5> el<26:9>
n<##2> u<215> t<Pound_Pound_delay> p<216> l<26:13> el<26:16>
n<> u<216> t<Delay_control> p<217> c<215> l<26:13> el<26:16>
n<> u<217> t<Delay_or_event_control> p<222> c<216> s<221> l<26:13> el<26:16>
n<expr2> u<218> t<StringConst> p<219> l<26:17> el<26:22>
n<> u<219> t<Primary_literal> p<220> c<218> l<26:17> el<26:22>
n<> u<220> t<Primary> p<221> c<219> l<26:17> el<26:22>
n<> u<221> t<Expression> p<222> c<220> l<26:17> el<26:22>
n<> u<222> t<Nonblocking_assignment> p<223> c<214> l<26:5> el<26:22>
n<> u<223> t<Statement_item> p<224> c<222> l<26:5> el<26:23>
n<> u<224> t<Statement> p<225> c<223> l<26:5> el<26:23>
n<> u<225> t<Statement_or_null> p<335> c<224> s<249> l<26:5> el<26:23>
n<#1> u<226> t<IntConst> p<227> l<27:5> el<27:7>
n<> u<227> t<Delay_control> p<228> c<226> l<27:5> el<27:7>
n<> u<228> t<Procedural_timing_control> p<246> c<227> s<245> l<27:5> el<27:7>
n<cb> u<229> t<StringConst> p<230> l<27:8> el<27:10>
n<> u<230> t<Ps_or_hierarchical_identifier> p<234> c<229> s<233> l<27:8> el<27:10>
n<v> u<231> t<StringConst> p<233> s<232> l<27:11> el<27:12>
n<> u<232> t<Bit_select> p<233> l<27:13> el<27:13>
n<> u<233> t<Select> p<234> c<231> l<27:10> el<27:12>
n<> u<234> t<Variable_lvalue> p<242> c<230> s<237> l<27:8> el<27:12>
n<##2> u<235> t<Pound_Pound_delay> p<236> l<27:16> el<27:19>
n<> u<236> t<Delay_control> p<237> c<235> l<27:16> el<27:19>
n<> u<237> t<Delay_or_event_control> p<242> c<236> s<241> l<27:16> el<27:19>
n<expr3> u<238> t<StringConst> p<239> l<27:20> el<27:25>
n<> u<239> t<Primary_literal> p<240> c<238> l<27:20> el<27:25>
n<> u<240> t<Primary> p<241> c<239> l<27:20> el<27:25>
n<> u<241> t<Expression> p<242> c<240> l<27:20> el<27:25>
n<> u<242> t<Nonblocking_assignment> p<243> c<234> l<27:8> el<27:25>
n<> u<243> t<Statement_item> p<244> c<242> l<27:8> el<27:26>
n<> u<244> t<Statement> p<245> c<243> l<27:8> el<27:26>
n<> u<245> t<Statement_or_null> p<246> c<244> l<27:8> el<27:26>
n<> u<246> t<Procedural_timing_control_statement> p<247> c<228> l<27:5> el<27:26>
n<> u<247> t<Statement_item> p<248> c<246> l<27:5> el<27:26>
n<> u<248> t<Statement> p<249> c<247> l<27:5> el<27:26>
n<> u<249> t<Statement_or_null> p<335> c<248> s<257> l<27:5> el<27:26>
n<## 1> u<250> t<Pound_Pound_delay> p<251> l<28:5> el<28:9>
n<> u<251> t<Delay_control> p<252> c<250> l<28:5> el<28:9>
n<> u<252> t<Procedural_timing_control> p<254> c<251> s<253> l<28:5> el<28:9>
n<> u<253> t<Statement_or_null> p<254> l<28:9> el<28:10>
n<> u<254> t<Procedural_timing_control_statement> p<255> c<252> l<28:5> el<28:10>
n<> u<255> t<Statement_item> p<256> c<254> l<28:5> el<28:10>
n<> u<256> t<Statement> p<257> c<255> l<28:5> el<28:10>
n<> u<257> t<Statement_or_null> p<335> c<256> s<271> l<28:5> el<28:10>
n<cb> u<258> t<StringConst> p<259> l<29:1> el<29:3>
n<> u<259> t<Ps_or_hierarchical_identifier> p<263> c<258> s<262> l<29:1> el<29:3>
n<a> u<260> t<StringConst> p<262> s<261> l<29:4> el<29:5>
n<> u<261> t<Bit_select> p<262> l<29:6> el<29:6>
n<> u<262> t<Select> p<263> c<260> l<29:3> el<29:5>
n<> u<263> t<Variable_lvalue> p<268> c<259> s<267> l<29:1> el<29:5>
n<> u<264> t<Number_1Tickb0> p<265> l<29:9> el<29:13>
n<> u<265> t<Primary_literal> p<266> c<264> l<29:9> el<29:13>
n<> u<266> t<Primary> p<267> c<265> l<29:9> el<29:13>
n<> u<267> t<Expression> p<268> c<266> l<29:9> el<29:13>
n<> u<268> t<Nonblocking_assignment> p<269> c<263> l<29:1> el<29:13>
n<> u<269> t<Statement_item> p<270> c<268> l<29:1> el<29:14>
n<> u<270> t<Statement> p<271> c<269> l<29:1> el<29:14>
n<> u<271> t<Statement_or_null> p<335> c<270> s<283> l<29:1> el<29:14>
n<x> u<272> t<StringConst> p<273> l<30:3> el<30:4>
n<> u<273> t<Primary_literal> p<274> c<272> l<30:3> el<30:4>
n<> u<274> t<Primary> p<275> c<273> l<30:3> el<30:4>
n<> u<275> t<Expression> p<276> c<274> l<30:3> el<30:4>
n<> u<276> t<Event_expression> p<277> c<275> l<30:3> el<30:4>
n<> u<277> t<Event_control> p<278> c<276> l<30:1> el<30:5>
n<> u<278> t<Procedural_timing_control> p<280> c<277> s<279> l<30:1> el<30:5>
n<> u<279> t<Statement_or_null> p<280> l<30:5> el<30:6>
n<> u<280> t<Procedural_timing_control_statement> p<281> c<278> l<30:1> el<30:6>
n<> u<281> t<Statement_item> p<282> c<280> l<30:1> el<30:6>
n<> u<282> t<Statement> p<283> c<281> l<30:1> el<30:6>
n<> u<283> t<Statement_or_null> p<335> c<282> s<297> l<30:1> el<30:6>
n<cb> u<284> t<StringConst> p<285> l<31:1> el<31:3>
n<> u<285> t<Ps_or_hierarchical_identifier> p<289> c<284> s<288> l<31:1> el<31:3>
n<a> u<286> t<StringConst> p<288> s<287> l<31:4> el<31:5>
n<> u<287> t<Bit_select> p<288> l<31:6> el<31:6>
n<> u<288> t<Select> p<289> c<286> l<31:3> el<31:5>
n<> u<289> t<Variable_lvalue> p<294> c<285> s<293> l<31:1> el<31:5>
n<> u<290> t<Number_1Tickb1> p<291> l<31:9> el<31:13>
n<> u<291> t<Primary_literal> p<292> c<290> l<31:9> el<31:13>
n<> u<292> t<Primary> p<293> c<291> l<31:9> el<31:13>
n<> u<293> t<Expression> p<294> c<292> l<31:9> el<31:13>
n<> u<294> t<Nonblocking_assignment> p<295> c<289> l<31:1> el<31:13>
n<> u<295> t<Statement_item> p<296> c<294> l<31:1> el<31:14>
n<> u<296> t<Statement> p<297> c<295> l<31:1> el<31:14>
n<> u<297> t<Statement_or_null> p<335> c<296> s<305> l<31:1> el<31:14>
n<##2> u<298> t<Pound_Pound_delay> p<299> l<32:1> el<32:4>
n<> u<299> t<Delay_control> p<300> c<298> l<32:1> el<32:4>
n<> u<300> t<Procedural_timing_control> p<302> c<299> s<301> l<32:1> el<32:4>
n<> u<301> t<Statement_or_null> p<302> l<32:4> el<32:5>
n<> u<302> t<Procedural_timing_control_statement> p<303> c<300> l<32:1> el<32:5>
n<> u<303> t<Statement_item> p<304> c<302> l<32:1> el<32:5>
n<> u<304> t<Statement> p<305> c<303> l<32:1> el<32:5>
n<> u<305> t<Statement_or_null> p<335> c<304> s<319> l<32:1> el<32:5>
n<pe> u<306> t<StringConst> p<307> l<33:1> el<33:3>
n<> u<307> t<Ps_or_hierarchical_identifier> p<311> c<306> s<310> l<33:1> el<33:3>
n<nibble> u<308> t<StringConst> p<310> s<309> l<33:4> el<33:10>
n<> u<309> t<Bit_select> p<310> l<33:11> el<33:11>
n<> u<310> t<Select> p<311> c<308> l<33:3> el<33:10>
n<> u<311> t<Variable_lvalue> p<316> c<307> s<315> l<33:1> el<33:10>
n<4'b0101> u<312> t<IntConst> p<313> l<33:14> el<33:21>
n<> u<313> t<Primary_literal> p<314> c<312> l<33:14> el<33:21>
n<> u<314> t<Primary> p<315> c<313> l<33:14> el<33:21>
n<> u<315> t<Expression> p<316> c<314> l<33:14> el<33:21>
n<> u<316> t<Nonblocking_assignment> p<317> c<311> l<33:1> el<33:21>
n<> u<317> t<Statement_item> p<318> c<316> l<33:1> el<33:22>
n<> u<318> t<Statement> p<319> c<317> l<33:1> el<33:22>
n<> u<319> t<Statement_or_null> p<335> c<318> s<333> l<33:1> el<33:22>
n<pe> u<320> t<StringConst> p<321> l<34:1> el<34:3>
n<> u<321> t<Ps_or_hierarchical_identifier> p<325> c<320> s<324> l<34:1> el<34:3>
n<nibble> u<322> t<StringConst> p<324> s<323> l<34:4> el<34:10>
n<> u<323> t<Bit_select> p<324> l<34:11> el<34:11>
n<> u<324> t<Select> p<325> c<322> l<34:3> el<34:10>
n<> u<325> t<Variable_lvalue> p<330> c<321> s<329> l<34:1> el<34:10>
n<4'b0011> u<326> t<IntConst> p<327> l<34:14> el<34:21>
n<> u<327> t<Primary_literal> p<328> c<326> l<34:14> el<34:21>
n<> u<328> t<Primary> p<329> c<327> l<34:14> el<34:21>
n<> u<329> t<Expression> p<330> c<328> l<34:14> el<34:21>
n<> u<330> t<Nonblocking_assignment> p<331> c<325> l<34:1> el<34:21>
n<> u<331> t<Statement_item> p<332> c<330> l<34:1> el<34:22>
n<> u<332> t<Statement> p<333> c<331> l<34:1> el<34:22>
n<> u<333> t<Statement_or_null> p<335> c<332> s<334> l<34:1> el<34:22>
n<> u<334> t<END> p<335> l<35:5> el<35:8>
n<> u<335> t<Seq_block> p<336> c<68> l<12:9> el<35:8>
n<> u<336> t<Statement_item> p<337> c<335> l<12:9> el<35:8>
n<> u<337> t<Statement> p<338> c<336> l<12:9> el<35:8>
n<> u<338> t<Statement_or_null> p<339> c<337> l<12:9> el<35:8>
n<> u<339> t<Initial_construct> p<340> c<338> l<12:1> el<35:8>
n<> u<340> t<Module_common_item> p<341> c<339> l<12:1> el<35:8>
n<> u<341> t<Module_or_generate_item> p<342> c<340> l<12:1> el<35:8>
n<> u<342> t<Non_port_module_item> p<344> c<341> s<343> l<12:1> el<35:8>
n<> u<343> t<ENDMODULE> p<344> l<36:1> el<36:10>
n<> u<344> t<Module_declaration> p<345> c<4> l<3:1> el<36:10>
n<> u<345> t<Description> p<346> c<344> l<3:1> el<36:10>
n<> u<346> t<Source_text> p<347> c<345> l<3:1> el<36:10>
n<> u<347> t<Top_level_rule> c<1> l<3:1> el<37:1>
AST_DEBUG_END
[WRN:PA0205] ${SURELOG_DIR}/tests/ClockingDrive/dut.sv:3:1: No timescale set for "main".

[INF:CP0300] Compilation...

[INF:CP0303] ${SURELOG_DIR}/tests/ClockingDrive/dut.sv:3:1: Compile module "work@main".

[INF:EL0526] Design Elaboration...

[NTE:EL0503] ${SURELOG_DIR}/tests/ClockingDrive/dut.sv:3:1: Top level module "work@main".

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[INF:UH0706] Creating UHDM Model...

=== UHDM Object Stats Begin (Non-Elaborated Model) ===
assignment                                            15
begin                                                  2
clocking_block                                         2
clocking_io_decl                                       2
constant                                               7
delay_control                                         11
design                                                 1
event_control                                          3
hier_path                                             16
initial                                                2
logic_net                                              7
module_inst                                            2
operation                                              2
ref_obj                                               42
=== UHDM Object Stats End ===
[INF:UH0707] Elaborating UHDM...

=== UHDM Object Stats Begin (Elaborated Model) ===
assignment                                            30
begin                                                  4
clocking_block                                         3
clocking_io_decl                                       3
constant                                               7
delay_control                                         22
design                                                 1
event_control                                          5
hier_path                                             32
initial                                                4
logic_net                                              7
module_inst                                            2
operation                                              3
ref_obj                                               83
=== UHDM Object Stats End ===
[ERR:UH0725] ${SURELOG_DIR}/tests/ClockingDrive/dut.sv:13:5: Unresolved hierarchical reference "cb.a".

[ERR:UH0725] ${SURELOG_DIR}/tests/ClockingDrive/dut.sv:14:13: Unresolved hierarchical reference "cb.a".

[ERR:UH0725] ${SURELOG_DIR}/tests/ClockingDrive/dut.sv:14:5: Unresolved hierarchical reference "cb.b".

[ERR:UH0725] ${SURELOG_DIR}/tests/ClockingDrive/dut.sv:17:5: Unresolved hierarchical reference "bus.data".

[ERR:UH0725] ${SURELOG_DIR}/tests/ClockingDrive/dut.sv:18:9: Unresolved hierarchical reference "bus.data".

[ERR:UH0725] ${SURELOG_DIR}/tests/ClockingDrive/dut.sv:19:10: Unresolved hierarchical reference "bus.data".

[ERR:UH0725] ${SURELOG_DIR}/tests/ClockingDrive/dut.sv:20:5: Unresolved hierarchical reference "bus.data".

[ERR:UH0725] ${SURELOG_DIR}/tests/ClockingDrive/dut.sv:22:5: Unresolved hierarchical reference "bus.data".

[ERR:UH0725] ${SURELOG_DIR}/tests/ClockingDrive/dut.sv:29:1: Unresolved hierarchical reference "cb.a".

[ERR:UH0725] ${SURELOG_DIR}/tests/ClockingDrive/dut.sv:31:1: Unresolved hierarchical reference "cb.a".

[ERR:UH0725] ${SURELOG_DIR}/tests/ClockingDrive/dut.sv:33:1: Unresolved hierarchical reference "pe.nibble".

[ERR:UH0725] ${SURELOG_DIR}/tests/ClockingDrive/dut.sv:34:1: Unresolved hierarchical reference "pe.nibble".

[INF:UH0708] Writing UHDM DB: ${SURELOG_DIR}/build/regression/ClockingDrive/slpp_all/surelog.uhdm ...

[INF:UH0709] Writing UHDM Html Coverage: ${SURELOG_DIR}/build/regression/ClockingDrive/slpp_all/checker/surelog.chk.html ...

[INF:UH0710] Loading UHDM DB: ${SURELOG_DIR}/build/regression/ClockingDrive/slpp_all/surelog.uhdm ...

[INF:UH0711] Decompiling UHDM...

====== UHDM =======
design: (work@main)
|vpiElaborated:1
|vpiName:work@main
|uhdmallModules:
\_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/ClockingDrive/dut.sv, line:3:1, endln:36:10
  |vpiParent:
  \_design: (work@main)
  |vpiFullName:work@main
  |vpiDefName:work@main
  |vpiNet:
  \_logic_net: (work@main.clk), line:6:31, endln:6:34
    |vpiParent:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/ClockingDrive/dut.sv, line:3:1, endln:36:10
    |vpiName:clk
    |vpiFullName:work@main.clk
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@main.expr1), line:10:12, endln:10:17
    |vpiParent:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/ClockingDrive/dut.sv, line:3:1, endln:36:10
    |vpiName:expr1
    |vpiFullName:work@main.expr1
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@main.c), line:13:13, endln:13:14
    |vpiParent:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/ClockingDrive/dut.sv, line:3:1, endln:36:10
    |vpiName:c
    |vpiFullName:work@main.c
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@main.r), line:20:21, endln:20:22
    |vpiParent:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/ClockingDrive/dut.sv, line:3:1, endln:36:10
    |vpiName:r
    |vpiFullName:work@main.r
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@main.expr2), line:26:17, endln:26:22
    |vpiParent:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/ClockingDrive/dut.sv, line:3:1, endln:36:10
    |vpiName:expr2
    |vpiFullName:work@main.expr2
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@main.expr3), line:27:20, endln:27:25
    |vpiParent:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/ClockingDrive/dut.sv, line:3:1, endln:36:10
    |vpiName:expr3
    |vpiFullName:work@main.expr3
    |vpiNetType:1
  |vpiNet:
  \_logic_net: (work@main.x), line:30:3, endln:30:4
    |vpiParent:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/ClockingDrive/dut.sv, line:3:1, endln:36:10
    |vpiName:x
    |vpiFullName:work@main.x
    |vpiNetType:1
  |vpiDefaultClocking:
  \_clocking_block: (work@main.cb), line:6:1, endln:8:12
    |vpiParent:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/ClockingDrive/dut.sv, line:3:1, endln:36:10
    |vpiName:cb
    |vpiFullName:work@main.cb
    |vpiClockingEvent:
    \_event_control: , line:6:21, endln:6:35
      |vpiParent:
      \_clocking_block: (work@main.cb), line:6:1, endln:8:12
      |vpiCondition:
      \_operation: , line:6:23, endln:6:34
        |vpiParent:
        \_event_control: , line:6:21, endln:6:35
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@main.cb.clk), line:6:31, endln:6:34
          |vpiParent:
          \_operation: , line:6:23, endln:6:34
          |vpiName:clk
          |vpiFullName:work@main.cb.clk
          |vpiActual:
          \_logic_net: (work@main.clk), line:6:31, endln:6:34
    |vpiClockingIODecl:
    \_clocking_io_decl: (v), line:7:8, endln:7:9
      |vpiParent:
      \_clocking_block: (work@main.cb), line:6:1, endln:8:12
      |vpiDirection:2
      |vpiName:v
  |vpiProcess:
  \_initial: , line:9:1, endln:11:4
    |vpiParent:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/ClockingDrive/dut.sv, line:3:1, endln:36:10
    |vpiStmt:
    \_begin: (work@main), line:9:9, endln:11:4
      |vpiParent:
      \_initial: , line:9:1, endln:11:4
      |vpiFullName:work@main
      |vpiStmt:
      \_delay_control: , line:10:1, endln:10:3
        |vpiParent:
        \_begin: (work@main), line:9:9, endln:11:4
        |#3
        |vpiStmt:
        \_assignment: , line:10:4, endln:10:17
          |vpiParent:
          \_delay_control: , line:10:1, endln:10:3
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@main.expr1), line:10:12, endln:10:17
            |vpiParent:
            \_assignment: , line:10:4, endln:10:17
            |vpiName:expr1
            |vpiFullName:work@main.expr1
            |vpiActual:
            \_logic_net: (work@main.expr1), line:10:12, endln:10:17
          |vpiLhs:
          \_hier_path: (cb.v), line:10:4, endln:10:8
            |vpiParent:
            \_assignment: , line:10:4, endln:10:17
            |vpiName:cb.v
            |vpiActual:
            \_ref_obj: (cb), line:10:7, endln:10:8
              |vpiParent:
              \_hier_path: (cb.v), line:10:4, endln:10:8
              |vpiName:cb
            |vpiActual:
            \_ref_obj: (v), line:10:7, endln:10:8
              |vpiParent:
              \_hier_path: (cb.v), line:10:4, endln:10:8
              |vpiName:v
  |vpiProcess:
  \_initial: , line:12:1, endln:35:8
    |vpiParent:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/ClockingDrive/dut.sv, line:3:1, endln:36:10
    |vpiStmt:
    \_begin: (work@main), line:12:9, endln:35:8
      |vpiParent:
      \_initial: , line:12:1, endln:35:8
      |vpiFullName:work@main
      |vpiStmt:
      \_assignment: , line:13:5, endln:13:14
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_ref_obj: (work@main.c), line:13:13, endln:13:14
          |vpiParent:
          \_assignment: , line:13:5, endln:13:14
          |vpiName:c
          |vpiFullName:work@main.c
          |vpiActual:
          \_logic_net: (work@main.c), line:13:13, endln:13:14
        |vpiLhs:
        \_hier_path: (cb.a), line:13:5, endln:13:9
          |vpiParent:
          \_assignment: , line:13:5, endln:13:14
          |vpiName:cb.a
          |vpiActual:
          \_ref_obj: (cb), line:13:8, endln:13:9
            |vpiParent:
            \_hier_path: (cb.a), line:13:5, endln:13:9
            |vpiName:cb
          |vpiActual:
          \_ref_obj: (a), line:13:8, endln:13:9
            |vpiParent:
            \_hier_path: (cb.a), line:13:5, endln:13:9
            |vpiName:a
      |vpiStmt:
      \_assignment: , line:14:5, endln:14:17
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_hier_path: (cb.a), line:14:13, endln:14:17
          |vpiParent:
          \_assignment: , line:14:5, endln:14:17
          |vpiName:cb.a
          |vpiActual:
          \_ref_obj: (cb), line:14:13, endln:14:15
            |vpiParent:
            \_hier_path: (cb.a), line:14:13, endln:14:17
            |vpiName:cb
          |vpiActual:
          \_ref_obj: (work@main.a), line:14:16, endln:14:17
            |vpiParent:
            \_hier_path: (cb.a), line:14:13, endln:14:17
            |vpiName:a
            |vpiFullName:work@main.a
        |vpiLhs:
        \_hier_path: (cb.b), line:14:5, endln:14:9
          |vpiParent:
          \_assignment: , line:14:5, endln:14:17
          |vpiName:cb.b
          |vpiActual:
          \_ref_obj: (cb), line:14:8, endln:14:9
            |vpiParent:
            \_hier_path: (cb.b), line:14:5, endln:14:9
            |vpiName:cb
          |vpiActual:
          \_ref_obj: (b), line:14:8, endln:14:9
            |vpiParent:
            \_hier_path: (cb.b), line:14:5, endln:14:9
            |vpiName:b
      |vpiStmt:
      \_assignment: , line:17:5, endln:17:26
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_constant: , line:17:22, endln:17:26
          |vpiDecompile:4'h5
          |vpiSize:4
          |HEX:5
          |vpiConstType:5
        |vpiLhs:
        \_hier_path: (bus.data), line:17:5, endln:17:18
          |vpiParent:
          \_assignment: , line:17:5, endln:17:26
          |vpiName:bus.data
          |vpiActual:
          \_ref_obj: (bus), line:17:9, endln:17:13
            |vpiParent:
            \_hier_path: (bus.data), line:17:5, endln:17:18
            |vpiName:bus
          |vpiActual:
          \_ref_obj: (data), line:17:9, endln:17:13
            |vpiParent:
            \_hier_path: (bus.data), line:17:5, endln:17:18
            |vpiName:data
      |vpiStmt:
      \_delay_control: , line:18:5, endln:18:8
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |#0
        |vpiStmt:
        \_assignment: , line:18:9, endln:18:25
          |vpiParent:
          \_delay_control: , line:18:5, endln:18:8
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:18:21, endln:18:25
            |vpiDecompile:8'hz
            |vpiSize:8
            |HEX:z
            |vpiConstType:5
          |vpiLhs:
          \_hier_path: (bus.data), line:18:9, endln:18:17
            |vpiParent:
            \_assignment: , line:18:9, endln:18:25
            |vpiName:bus.data
            |vpiActual:
            \_ref_obj: (bus), line:18:13, endln:18:17
              |vpiParent:
              \_hier_path: (bus.data), line:18:9, endln:18:17
              |vpiName:bus
            |vpiActual:
            \_ref_obj: (data), line:18:13, endln:18:17
              |vpiParent:
              \_hier_path: (bus.data), line:18:9, endln:18:17
              |vpiName:data
      |vpiStmt:
      \_delay_control: , line:19:5, endln:19:8
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |#0
      |vpiStmt:
      \_assignment: , line:19:10, endln:19:23
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_constant: , line:19:22, endln:19:23
          |vpiDecompile:2
          |vpiSize:64
          |UINT:2
          |vpiConstType:9
        |vpiLhs:
        \_hier_path: (bus.data), line:19:10, endln:19:18
          |vpiParent:
          \_assignment: , line:19:10, endln:19:23
          |vpiName:bus.data
          |vpiActual:
          \_ref_obj: (bus), line:19:14, endln:19:18
            |vpiParent:
            \_hier_path: (bus.data), line:19:10, endln:19:18
            |vpiName:bus
          |vpiActual:
          \_ref_obj: (data), line:19:14, endln:19:18
            |vpiParent:
            \_hier_path: (bus.data), line:19:10, endln:19:18
            |vpiName:data
      |vpiStmt:
      \_assignment: , line:20:5, endln:20:22
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_ref_obj: (work@main.r), line:20:21, endln:20:22
          |vpiParent:
          \_assignment: , line:20:5, endln:20:22
          |vpiName:r
          |vpiFullName:work@main.r
          |vpiActual:
          \_logic_net: (work@main.r), line:20:21, endln:20:22
        |vpiLhs:
        \_hier_path: (bus.data), line:20:5, endln:20:13
          |vpiParent:
          \_assignment: , line:20:5, endln:20:22
          |vpiName:bus.data
          |vpiActual:
          \_ref_obj: (bus), line:20:9, endln:20:13
            |vpiParent:
            \_hier_path: (bus.data), line:20:5, endln:20:13
            |vpiName:bus
          |vpiActual:
          \_ref_obj: (data), line:20:9, endln:20:13
            |vpiParent:
            \_hier_path: (bus.data), line:20:5, endln:20:13
            |vpiName:data
        |vpiDelayControl:
        \_delay_control: , line:20:17, endln:20:20
          |vpiParent:
          \_assignment: , line:20:5, endln:20:22
          |#0
      |vpiStmt:
      \_assignment: , line:22:5, endln:22:21
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_ref_obj: (work@main.r), line:22:20, endln:22:21
          |vpiParent:
          \_assignment: , line:22:5, endln:22:21
          |vpiName:r
          |vpiFullName:work@main.r
          |vpiActual:
          \_logic_net: (work@main.r), line:20:21, endln:20:22
        |vpiLhs:
        \_hier_path: (bus.data), line:22:5, endln:22:13
          |vpiParent:
          \_assignment: , line:22:5, endln:22:21
          |vpiName:bus.data
          |vpiActual:
          \_ref_obj: (bus), line:22:9, endln:22:13
            |vpiParent:
            \_hier_path: (bus.data), line:22:5, endln:22:13
            |vpiName:bus
          |vpiActual:
          \_ref_obj: (data), line:22:9, endln:22:13
            |vpiParent:
            \_hier_path: (bus.data), line:22:5, endln:22:13
            |vpiName:data
        |vpiDelayControl:
        \_delay_control: , line:22:17, endln:22:19
          |vpiParent:
          \_assignment: , line:22:5, endln:22:21
          |#4
      |vpiStmt:
      \_delay_control: , line:24:5, endln:24:8
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |#0
      |vpiStmt:
      \_assignment: , line:25:5, endln:25:18
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_ref_obj: (work@main.expr1), line:25:13, endln:25:18
          |vpiParent:
          \_assignment: , line:25:5, endln:25:18
          |vpiName:expr1
          |vpiFullName:work@main.expr1
          |vpiActual:
          \_logic_net: (work@main.expr1), line:10:12, endln:10:17
        |vpiLhs:
        \_hier_path: (cb.v), line:25:5, endln:25:9
          |vpiParent:
          \_assignment: , line:25:5, endln:25:18
          |vpiName:cb.v
          |vpiActual:
          \_ref_obj: (cb), line:25:8, endln:25:9
            |vpiParent:
            \_hier_path: (cb.v), line:25:5, endln:25:9
            |vpiName:cb
          |vpiActual:
          \_ref_obj: (v), line:25:8, endln:25:9
            |vpiParent:
            \_hier_path: (cb.v), line:25:5, endln:25:9
            |vpiName:v
      |vpiStmt:
      \_assignment: , line:26:5, endln:26:22
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_ref_obj: (work@main.expr2), line:26:17, endln:26:22
          |vpiParent:
          \_assignment: , line:26:5, endln:26:22
          |vpiName:expr2
          |vpiFullName:work@main.expr2
          |vpiActual:
          \_logic_net: (work@main.expr2), line:26:17, endln:26:22
        |vpiLhs:
        \_hier_path: (cb.v), line:26:5, endln:26:9
          |vpiParent:
          \_assignment: , line:26:5, endln:26:22
          |vpiName:cb.v
          |vpiActual:
          \_ref_obj: (cb), line:26:8, endln:26:9
            |vpiParent:
            \_hier_path: (cb.v), line:26:5, endln:26:9
            |vpiName:cb
          |vpiActual:
          \_ref_obj: (v), line:26:8, endln:26:9
            |vpiParent:
            \_hier_path: (cb.v), line:26:5, endln:26:9
            |vpiName:v
        |vpiDelayControl:
        \_delay_control: , line:26:13, endln:26:16
          |vpiParent:
          \_assignment: , line:26:5, endln:26:22
          |#0
      |vpiStmt:
      \_delay_control: , line:27:5, endln:27:7
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |#1
        |vpiStmt:
        \_assignment: , line:27:8, endln:27:25
          |vpiParent:
          \_delay_control: , line:27:5, endln:27:7
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@main.expr3), line:27:20, endln:27:25
            |vpiParent:
            \_assignment: , line:27:8, endln:27:25
            |vpiName:expr3
            |vpiFullName:work@main.expr3
            |vpiActual:
            \_logic_net: (work@main.expr3), line:27:20, endln:27:25
          |vpiLhs:
          \_hier_path: (cb.v), line:27:8, endln:27:12
            |vpiParent:
            \_assignment: , line:27:8, endln:27:25
            |vpiName:cb.v
            |vpiActual:
            \_ref_obj: (cb), line:27:11, endln:27:12
              |vpiParent:
              \_hier_path: (cb.v), line:27:8, endln:27:12
              |vpiName:cb
            |vpiActual:
            \_ref_obj: (v), line:27:11, endln:27:12
              |vpiParent:
              \_hier_path: (cb.v), line:27:8, endln:27:12
              |vpiName:v
          |vpiDelayControl:
          \_delay_control: , line:27:16, endln:27:19
            |vpiParent:
            \_assignment: , line:27:8, endln:27:25
            |#0
      |vpiStmt:
      \_delay_control: , line:28:5, endln:28:9
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |#0
      |vpiStmt:
      \_assignment: , line:29:1, endln:29:13
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_constant: , line:29:9, endln:29:13
          |vpiDecompile:1'b0
          |vpiSize:1
          |BIN:0
          |vpiConstType:3
        |vpiLhs:
        \_hier_path: (cb.a), line:29:1, endln:29:5
          |vpiParent:
          \_assignment: , line:29:1, endln:29:13
          |vpiName:cb.a
          |vpiActual:
          \_ref_obj: (cb), line:29:4, endln:29:5
            |vpiParent:
            \_hier_path: (cb.a), line:29:1, endln:29:5
            |vpiName:cb
          |vpiActual:
          \_ref_obj: (a), line:29:4, endln:29:5
            |vpiParent:
            \_hier_path: (cb.a), line:29:1, endln:29:5
            |vpiName:a
      |vpiStmt:
      \_event_control: , line:30:1, endln:30:5
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiCondition:
        \_ref_obj: (work@main.x), line:30:3, endln:30:4
          |vpiParent:
          \_event_control: , line:30:1, endln:30:5
          |vpiName:x
          |vpiFullName:work@main.x
          |vpiActual:
          \_logic_net: (work@main.x), line:30:3, endln:30:4
      |vpiStmt:
      \_assignment: , line:31:1, endln:31:13
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_constant: , line:31:9, endln:31:13
          |vpiDecompile:1'b1
          |vpiSize:1
          |BIN:1
          |vpiConstType:3
        |vpiLhs:
        \_hier_path: (cb.a), line:31:1, endln:31:5
          |vpiParent:
          \_assignment: , line:31:1, endln:31:13
          |vpiName:cb.a
          |vpiActual:
          \_ref_obj: (cb), line:31:4, endln:31:5
            |vpiParent:
            \_hier_path: (cb.a), line:31:1, endln:31:5
            |vpiName:cb
          |vpiActual:
          \_ref_obj: (a), line:31:4, endln:31:5
            |vpiParent:
            \_hier_path: (cb.a), line:31:1, endln:31:5
            |vpiName:a
      |vpiStmt:
      \_delay_control: , line:32:1, endln:32:4
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |#0
      |vpiStmt:
      \_assignment: , line:33:1, endln:33:21
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_constant: , line:33:14, endln:33:21
          |vpiDecompile:4'b0101
          |vpiSize:4
          |BIN:0101
          |vpiConstType:3
        |vpiLhs:
        \_hier_path: (pe.nibble), line:33:1, endln:33:10
          |vpiParent:
          \_assignment: , line:33:1, endln:33:21
          |vpiName:pe.nibble
          |vpiActual:
          \_ref_obj: (pe), line:33:4, endln:33:10
            |vpiParent:
            \_hier_path: (pe.nibble), line:33:1, endln:33:10
            |vpiName:pe
          |vpiActual:
          \_ref_obj: (nibble), line:33:4, endln:33:10
            |vpiParent:
            \_hier_path: (pe.nibble), line:33:1, endln:33:10
            |vpiName:nibble
      |vpiStmt:
      \_assignment: , line:34:1, endln:34:21
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_constant: , line:34:14, endln:34:21
          |vpiDecompile:4'b0011
          |vpiSize:4
          |BIN:0011
          |vpiConstType:3
        |vpiLhs:
        \_hier_path: (pe.nibble), line:34:1, endln:34:10
          |vpiParent:
          \_assignment: , line:34:1, endln:34:21
          |vpiName:pe.nibble
          |vpiActual:
          \_ref_obj: (pe), line:34:4, endln:34:10
            |vpiParent:
            \_hier_path: (pe.nibble), line:34:1, endln:34:10
            |vpiName:pe
          |vpiActual:
          \_ref_obj: (nibble), line:34:4, endln:34:10
            |vpiParent:
            \_hier_path: (pe.nibble), line:34:1, endln:34:10
            |vpiName:nibble
|uhdmtopModules:
\_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/ClockingDrive/dut.sv, line:3:1, endln:36:10
  |vpiName:work@main
  |vpiDefName:work@main
  |vpiTop:1
  |vpiTopModule:1
  |vpiDefaultClocking:
  \_clocking_block: (work@main.cb), line:6:1, endln:8:12
    |vpiParent:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/ClockingDrive/dut.sv, line:3:1, endln:36:10
    |vpiName:cb
    |vpiFullName:work@main.cb
    |vpiClockingEvent:
    \_event_control: , line:6:21, endln:6:35
      |vpiParent:
      \_clocking_block: (work@main.cb), line:6:1, endln:8:12
      |vpiCondition:
      \_operation: , line:6:23, endln:6:34
        |vpiParent:
        \_event_control: , line:6:21, endln:6:35
        |vpiOpType:39
        |vpiOperand:
        \_ref_obj: (work@main.cb.clk), line:6:31, endln:6:34
          |vpiParent:
          \_operation: , line:6:23, endln:6:34
          |vpiName:clk
          |vpiFullName:work@main.cb.clk
          |vpiActual:
          \_logic_net: (work@main.clk), line:6:31, endln:6:34
    |vpiInstance:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/ClockingDrive/dut.sv, line:3:1, endln:36:10
    |vpiClockingIODecl:
    \_clocking_io_decl: (v), line:7:8, endln:7:9
      |vpiParent:
      \_clocking_block: (work@main.cb), line:6:1, endln:8:12
      |vpiDirection:2
      |vpiName:v
  |vpiProcess:
  \_initial: , line:9:1, endln:11:4
    |vpiParent:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/ClockingDrive/dut.sv, line:3:1, endln:36:10
    |vpiStmt:
    \_begin: (work@main), line:9:9, endln:11:4
      |vpiParent:
      \_initial: , line:9:1, endln:11:4
      |vpiFullName:work@main
      |vpiStmt:
      \_delay_control: , line:10:1, endln:10:3
        |vpiParent:
        \_begin: (work@main), line:9:9, endln:11:4
        |#3
        |vpiStmt:
        \_assignment: , line:10:4, endln:10:17
          |vpiParent:
          \_delay_control: , line:10:1, endln:10:3
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@main.expr1), line:10:12, endln:10:17
            |vpiParent:
            \_assignment: , line:10:4, endln:10:17
            |vpiName:expr1
            |vpiFullName:work@main.expr1
            |vpiActual:
            \_logic_net: (work@main.expr1), line:10:12, endln:10:17
          |vpiLhs:
          \_hier_path: (cb.v), line:10:4, endln:10:8
            |vpiParent:
            \_assignment: , line:10:4, endln:10:17
            |vpiName:cb.v
            |vpiActual:
            \_ref_obj: (cb), line:10:7, endln:10:8
              |vpiParent:
              \_hier_path: (cb.v), line:10:4, endln:10:8
              |vpiName:cb
              |vpiActual:
              \_clocking_block: (work@main.cb), line:6:1, endln:8:12
            |vpiActual:
            \_ref_obj: (v), line:10:7, endln:10:8
              |vpiParent:
              \_hier_path: (cb.v), line:10:4, endln:10:8
              |vpiName:v
              |vpiActual:
              \_clocking_io_decl: (v), line:7:8, endln:7:9
  |vpiProcess:
  \_initial: , line:12:1, endln:35:8
    |vpiParent:
    \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/ClockingDrive/dut.sv, line:3:1, endln:36:10
    |vpiStmt:
    \_begin: (work@main), line:12:9, endln:35:8
      |vpiParent:
      \_initial: , line:12:1, endln:35:8
      |vpiFullName:work@main
      |vpiStmt:
      \_assignment: , line:13:5, endln:13:14
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_ref_obj: (work@main.c), line:13:13, endln:13:14
          |vpiParent:
          \_assignment: , line:13:5, endln:13:14
          |vpiName:c
          |vpiFullName:work@main.c
          |vpiActual:
          \_logic_net: (work@main.c), line:13:13, endln:13:14
        |vpiLhs:
        \_hier_path: (cb.a), line:13:5, endln:13:9
          |vpiParent:
          \_assignment: , line:13:5, endln:13:14
          |vpiName:cb.a
          |vpiActual:
          \_ref_obj: (cb), line:13:8, endln:13:9
            |vpiParent:
            \_hier_path: (cb.a), line:13:5, endln:13:9
            |vpiName:cb
            |vpiActual:
            \_clocking_block: (work@main.cb), line:6:1, endln:8:12
          |vpiActual:
          \_ref_obj: (a), line:13:8, endln:13:9
            |vpiParent:
            \_hier_path: (cb.a), line:13:5, endln:13:9
            |vpiName:a
      |vpiStmt:
      \_assignment: , line:14:5, endln:14:17
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_hier_path: (cb.a), line:14:13, endln:14:17
          |vpiParent:
          \_assignment: , line:14:5, endln:14:17
          |vpiName:cb.a
          |vpiActual:
          \_ref_obj: (cb), line:14:13, endln:14:15
            |vpiParent:
            \_hier_path: (cb.a), line:14:13, endln:14:17
            |vpiName:cb
            |vpiActual:
            \_clocking_block: (work@main.cb), line:6:1, endln:8:12
          |vpiActual:
          \_ref_obj: (work@main.a), line:14:16, endln:14:17
            |vpiParent:
            \_hier_path: (cb.a), line:14:13, endln:14:17
            |vpiName:a
            |vpiFullName:work@main.a
        |vpiLhs:
        \_hier_path: (cb.b), line:14:5, endln:14:9
          |vpiParent:
          \_assignment: , line:14:5, endln:14:17
          |vpiName:cb.b
          |vpiActual:
          \_ref_obj: (cb), line:14:8, endln:14:9
            |vpiParent:
            \_hier_path: (cb.b), line:14:5, endln:14:9
            |vpiName:cb
            |vpiActual:
            \_clocking_block: (work@main.cb), line:6:1, endln:8:12
          |vpiActual:
          \_ref_obj: (b), line:14:8, endln:14:9
            |vpiParent:
            \_hier_path: (cb.b), line:14:5, endln:14:9
            |vpiName:b
      |vpiStmt:
      \_assignment: , line:17:5, endln:17:26
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_constant: , line:17:22, endln:17:26
        |vpiLhs:
        \_hier_path: (bus.data), line:17:5, endln:17:18
          |vpiParent:
          \_assignment: , line:17:5, endln:17:26
          |vpiName:bus.data
          |vpiActual:
          \_ref_obj: (bus), line:17:9, endln:17:13
            |vpiParent:
            \_hier_path: (bus.data), line:17:5, endln:17:18
            |vpiName:bus
          |vpiActual:
          \_ref_obj: (data), line:17:9, endln:17:13
            |vpiParent:
            \_hier_path: (bus.data), line:17:5, endln:17:18
            |vpiName:data
      |vpiStmt:
      \_delay_control: , line:18:5, endln:18:8
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |#0
        |vpiStmt:
        \_assignment: , line:18:9, endln:18:25
          |vpiParent:
          \_delay_control: , line:18:5, endln:18:8
          |vpiOpType:82
          |vpiRhs:
          \_constant: , line:18:21, endln:18:25
          |vpiLhs:
          \_hier_path: (bus.data), line:18:9, endln:18:17
            |vpiParent:
            \_assignment: , line:18:9, endln:18:25
            |vpiName:bus.data
            |vpiActual:
            \_ref_obj: (bus), line:18:13, endln:18:17
              |vpiParent:
              \_hier_path: (bus.data), line:18:9, endln:18:17
              |vpiName:bus
            |vpiActual:
            \_ref_obj: (data), line:18:13, endln:18:17
              |vpiParent:
              \_hier_path: (bus.data), line:18:9, endln:18:17
              |vpiName:data
      |vpiStmt:
      \_delay_control: , line:19:5, endln:19:8
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |#0
      |vpiStmt:
      \_assignment: , line:19:10, endln:19:23
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_constant: , line:19:22, endln:19:23
        |vpiLhs:
        \_hier_path: (bus.data), line:19:10, endln:19:18
          |vpiParent:
          \_assignment: , line:19:10, endln:19:23
          |vpiName:bus.data
          |vpiActual:
          \_ref_obj: (bus), line:19:14, endln:19:18
            |vpiParent:
            \_hier_path: (bus.data), line:19:10, endln:19:18
            |vpiName:bus
          |vpiActual:
          \_ref_obj: (data), line:19:14, endln:19:18
            |vpiParent:
            \_hier_path: (bus.data), line:19:10, endln:19:18
            |vpiName:data
      |vpiStmt:
      \_assignment: , line:20:5, endln:20:22
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_ref_obj: (work@main.r), line:20:21, endln:20:22
          |vpiParent:
          \_assignment: , line:20:5, endln:20:22
          |vpiName:r
          |vpiFullName:work@main.r
          |vpiActual:
          \_logic_net: (work@main.r), line:20:21, endln:20:22
        |vpiLhs:
        \_hier_path: (bus.data), line:20:5, endln:20:13
          |vpiParent:
          \_assignment: , line:20:5, endln:20:22
          |vpiName:bus.data
          |vpiActual:
          \_ref_obj: (bus), line:20:9, endln:20:13
            |vpiParent:
            \_hier_path: (bus.data), line:20:5, endln:20:13
            |vpiName:bus
          |vpiActual:
          \_ref_obj: (data), line:20:9, endln:20:13
            |vpiParent:
            \_hier_path: (bus.data), line:20:5, endln:20:13
            |vpiName:data
        |vpiDelayControl:
        \_delay_control: , line:20:17, endln:20:20
          |vpiParent:
          \_assignment: , line:20:5, endln:20:22
          |#0
      |vpiStmt:
      \_assignment: , line:22:5, endln:22:21
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_ref_obj: (work@main.r), line:22:20, endln:22:21
          |vpiParent:
          \_assignment: , line:22:5, endln:22:21
          |vpiName:r
          |vpiFullName:work@main.r
          |vpiActual:
          \_logic_net: (work@main.r), line:20:21, endln:20:22
        |vpiLhs:
        \_hier_path: (bus.data), line:22:5, endln:22:13
          |vpiParent:
          \_assignment: , line:22:5, endln:22:21
          |vpiName:bus.data
          |vpiActual:
          \_ref_obj: (bus), line:22:9, endln:22:13
            |vpiParent:
            \_hier_path: (bus.data), line:22:5, endln:22:13
            |vpiName:bus
          |vpiActual:
          \_ref_obj: (data), line:22:9, endln:22:13
            |vpiParent:
            \_hier_path: (bus.data), line:22:5, endln:22:13
            |vpiName:data
        |vpiDelayControl:
        \_delay_control: , line:22:17, endln:22:19
          |vpiParent:
          \_assignment: , line:22:5, endln:22:21
          |#4
      |vpiStmt:
      \_delay_control: , line:24:5, endln:24:8
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |#0
      |vpiStmt:
      \_assignment: , line:25:5, endln:25:18
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_ref_obj: (work@main.expr1), line:25:13, endln:25:18
          |vpiParent:
          \_assignment: , line:25:5, endln:25:18
          |vpiName:expr1
          |vpiFullName:work@main.expr1
          |vpiActual:
          \_logic_net: (work@main.expr1), line:10:12, endln:10:17
        |vpiLhs:
        \_hier_path: (cb.v), line:25:5, endln:25:9
          |vpiParent:
          \_assignment: , line:25:5, endln:25:18
          |vpiName:cb.v
          |vpiActual:
          \_ref_obj: (cb), line:25:8, endln:25:9
            |vpiParent:
            \_hier_path: (cb.v), line:25:5, endln:25:9
            |vpiName:cb
            |vpiActual:
            \_clocking_block: (work@main.cb), line:6:1, endln:8:12
          |vpiActual:
          \_ref_obj: (v), line:25:8, endln:25:9
            |vpiParent:
            \_hier_path: (cb.v), line:25:5, endln:25:9
            |vpiName:v
            |vpiActual:
            \_clocking_io_decl: (v), line:7:8, endln:7:9
      |vpiStmt:
      \_assignment: , line:26:5, endln:26:22
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_ref_obj: (work@main.expr2), line:26:17, endln:26:22
          |vpiParent:
          \_assignment: , line:26:5, endln:26:22
          |vpiName:expr2
          |vpiFullName:work@main.expr2
          |vpiActual:
          \_logic_net: (work@main.expr2), line:26:17, endln:26:22
        |vpiLhs:
        \_hier_path: (cb.v), line:26:5, endln:26:9
          |vpiParent:
          \_assignment: , line:26:5, endln:26:22
          |vpiName:cb.v
          |vpiActual:
          \_ref_obj: (cb), line:26:8, endln:26:9
            |vpiParent:
            \_hier_path: (cb.v), line:26:5, endln:26:9
            |vpiName:cb
            |vpiActual:
            \_clocking_block: (work@main.cb), line:6:1, endln:8:12
          |vpiActual:
          \_ref_obj: (v), line:26:8, endln:26:9
            |vpiParent:
            \_hier_path: (cb.v), line:26:5, endln:26:9
            |vpiName:v
            |vpiActual:
            \_clocking_io_decl: (v), line:7:8, endln:7:9
        |vpiDelayControl:
        \_delay_control: , line:26:13, endln:26:16
          |vpiParent:
          \_assignment: , line:26:5, endln:26:22
          |#0
      |vpiStmt:
      \_delay_control: , line:27:5, endln:27:7
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |#1
        |vpiStmt:
        \_assignment: , line:27:8, endln:27:25
          |vpiParent:
          \_delay_control: , line:27:5, endln:27:7
          |vpiOpType:82
          |vpiRhs:
          \_ref_obj: (work@main.expr3), line:27:20, endln:27:25
            |vpiParent:
            \_assignment: , line:27:8, endln:27:25
            |vpiName:expr3
            |vpiFullName:work@main.expr3
            |vpiActual:
            \_logic_net: (work@main.expr3), line:27:20, endln:27:25
          |vpiLhs:
          \_hier_path: (cb.v), line:27:8, endln:27:12
            |vpiParent:
            \_assignment: , line:27:8, endln:27:25
            |vpiName:cb.v
            |vpiActual:
            \_ref_obj: (cb), line:27:11, endln:27:12
              |vpiParent:
              \_hier_path: (cb.v), line:27:8, endln:27:12
              |vpiName:cb
              |vpiActual:
              \_clocking_block: (work@main.cb), line:6:1, endln:8:12
            |vpiActual:
            \_ref_obj: (v), line:27:11, endln:27:12
              |vpiParent:
              \_hier_path: (cb.v), line:27:8, endln:27:12
              |vpiName:v
              |vpiActual:
              \_clocking_io_decl: (v), line:7:8, endln:7:9
          |vpiDelayControl:
          \_delay_control: , line:27:16, endln:27:19
            |vpiParent:
            \_assignment: , line:27:8, endln:27:25
            |#0
      |vpiStmt:
      \_delay_control: , line:28:5, endln:28:9
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |#0
      |vpiStmt:
      \_assignment: , line:29:1, endln:29:13
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_constant: , line:29:9, endln:29:13
        |vpiLhs:
        \_hier_path: (cb.a), line:29:1, endln:29:5
          |vpiParent:
          \_assignment: , line:29:1, endln:29:13
          |vpiName:cb.a
          |vpiActual:
          \_ref_obj: (cb), line:29:4, endln:29:5
            |vpiParent:
            \_hier_path: (cb.a), line:29:1, endln:29:5
            |vpiName:cb
            |vpiActual:
            \_clocking_block: (work@main.cb), line:6:1, endln:8:12
          |vpiActual:
          \_ref_obj: (a), line:29:4, endln:29:5
            |vpiParent:
            \_hier_path: (cb.a), line:29:1, endln:29:5
            |vpiName:a
      |vpiStmt:
      \_event_control: , line:30:1, endln:30:5
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiCondition:
        \_ref_obj: (work@main.x), line:30:3, endln:30:4
          |vpiParent:
          \_event_control: , line:30:1, endln:30:5
          |vpiName:x
          |vpiFullName:work@main.x
          |vpiActual:
          \_logic_net: (work@main.x), line:30:3, endln:30:4
      |vpiStmt:
      \_assignment: , line:31:1, endln:31:13
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_constant: , line:31:9, endln:31:13
        |vpiLhs:
        \_hier_path: (cb.a), line:31:1, endln:31:5
          |vpiParent:
          \_assignment: , line:31:1, endln:31:13
          |vpiName:cb.a
          |vpiActual:
          \_ref_obj: (cb), line:31:4, endln:31:5
            |vpiParent:
            \_hier_path: (cb.a), line:31:1, endln:31:5
            |vpiName:cb
            |vpiActual:
            \_clocking_block: (work@main.cb), line:6:1, endln:8:12
          |vpiActual:
          \_ref_obj: (a), line:31:4, endln:31:5
            |vpiParent:
            \_hier_path: (cb.a), line:31:1, endln:31:5
            |vpiName:a
      |vpiStmt:
      \_delay_control: , line:32:1, endln:32:4
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |#0
      |vpiStmt:
      \_assignment: , line:33:1, endln:33:21
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_constant: , line:33:14, endln:33:21
        |vpiLhs:
        \_hier_path: (pe.nibble), line:33:1, endln:33:10
          |vpiParent:
          \_assignment: , line:33:1, endln:33:21
          |vpiName:pe.nibble
          |vpiActual:
          \_ref_obj: (pe), line:33:4, endln:33:10
            |vpiParent:
            \_hier_path: (pe.nibble), line:33:1, endln:33:10
            |vpiName:pe
          |vpiActual:
          \_ref_obj: (nibble), line:33:4, endln:33:10
            |vpiParent:
            \_hier_path: (pe.nibble), line:33:1, endln:33:10
            |vpiName:nibble
      |vpiStmt:
      \_assignment: , line:34:1, endln:34:21
        |vpiParent:
        \_begin: (work@main), line:12:9, endln:35:8
        |vpiOpType:82
        |vpiRhs:
        \_constant: , line:34:14, endln:34:21
        |vpiLhs:
        \_hier_path: (pe.nibble), line:34:1, endln:34:10
          |vpiParent:
          \_assignment: , line:34:1, endln:34:21
          |vpiName:pe.nibble
          |vpiActual:
          \_ref_obj: (pe), line:34:4, endln:34:10
            |vpiParent:
            \_hier_path: (pe.nibble), line:34:1, endln:34:10
            |vpiName:pe
          |vpiActual:
          \_ref_obj: (nibble), line:34:4, endln:34:10
            |vpiParent:
            \_hier_path: (pe.nibble), line:34:1, endln:34:10
            |vpiName:nibble
\_weaklyReferenced:
\_clocking_block: (work@main.cb), line:6:1, endln:8:12
  |vpiParent:
  \_module_inst: work@main (work@main), file:${SURELOG_DIR}/tests/ClockingDrive/dut.sv, line:3:1, endln:36:10
  |vpiName:cb
  |vpiFullName:work@main.cb
  |vpiClockingEvent:
  \_event_control: , line:6:21, endln:6:35
    |vpiParent:
    \_clocking_block: (work@main.cb), line:6:1, endln:8:12
    |vpiCondition:
    \_operation: , line:6:23, endln:6:34
      |vpiParent:
      \_event_control: , line:6:21, endln:6:35
      |vpiOpType:39
      |vpiOperand:
      \_ref_obj: (work@main.cb.clk), line:6:31, endln:6:34
        |vpiParent:
        \_operation: , line:6:23, endln:6:34
        |vpiName:clk
        |vpiFullName:work@main.cb.clk
        |vpiActual:
        \_logic_net: (work@main.clk), line:6:31, endln:6:34
  |vpiClockingIODecl:
  \_clocking_io_decl: (v), line:7:8, endln:7:9
    |vpiParent:
    \_clocking_block: (work@main.cb), line:6:1, endln:8:12
    |vpiDirection:2
    |vpiName:v
===================
[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 12
[WARNING] : 1
[   NOTE] : 5


[roundtrip]: ${SURELOG_DIR}/tests/ClockingDrive/dut.sv | ${SURELOG_DIR}/build/regression/ClockingDrive/roundtrip/dut_000.sv | 15 | 36 |