// Seed: 1436453982
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  bit id_3 = id_3;
  always id_3 = -1;
  assign module_1.id_1 = 0;
  logic ["" : -1 'b0] id_4;
  assign id_4 = id_2;
endmodule
module module_1 (
    input tri id_0,
    input tri1 id_1,
    input tri id_2,
    input supply1 id_3,
    output tri id_4,
    output uwire id_5
    , id_12,
    input uwire id_6,
    input wor id_7,
    input wire id_8
    , id_13,
    output tri1 id_9,
    output uwire id_10
);
  wire id_14;
  module_0 modCall_1 (
      id_13,
      id_13
  );
endmodule
