Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Sat Apr  9 15:04:30 2022
| Host         : DESKTOP-0M9JO91 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file exp_1_control_sets_placed.rpt
| Design       : exp_1
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    25 |
|    Minimum number of control sets                        |    25 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |   171 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    25 |
| >= 0 to < 4        |     6 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |    16 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     3 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              42 |           20 |
| No           | No                    | Yes                    |             164 |           50 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             135 |           63 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+--------------------------------+----------------------------------------+------------------------------+------------------+----------------+
|          Clock Signal          |              Enable Signal             |       Set/Reset Signal       | Slice Load Count | Bel Load Count |
+--------------------------------+----------------------------------------+------------------------------+------------------+----------------+
|  Ufsm/LBtn/push_sig_long_reg_0 |                                        |                              |                1 |              1 |
|  Ufsm/LBtn/push_sig_reg_0      |                                        |                              |                1 |              1 |
|  Ufsm/RBtn/push_sig_reg_0      |                                        |                              |                1 |              1 |
|  clk_IBUF_BUFG                 |                                        |                              |                1 |              1 |
|  Uclkgen/CLK                   |                                        | Ufsm/LBtn/U0/rst_n           |                1 |              2 |
|  Ufsm/SwitchBtn/push_sig_reg_0 |                                        |                              |                1 |              2 |
|  clk_1hz_BUFG                  |                                        | Ufsm/LBtn/U0/rst_n           |                6 |              9 |
|  clk_1hz_BUFG                  | Ufsm/LBtn/U0/push_debounced_reg_9[0]   | Ufsm/LBtn/U0/rst_n           |                5 |              9 |
|  clk_1hz_BUFG                  | Ufsm/RBtn/U0/push_debounced_reg_8[0]   | Ufsm/LBtn/U0/rst_n           |                4 |              9 |
|  clk_1hz_BUFG                  | Ufsm/SwitchBtn/push_debounced_reg_5[0] | Ufsm/LBtn/U0/rst_n           |                5 |              9 |
|  clk_1hz_BUFG                  | Ufsm/SwitchBtn/push_debounced_reg_9[0] | Ufsm/LBtn/U0/rst_n           |                5 |              9 |
|  clk_1hz_BUFG                  | Ufsm/SwitchBtn/push_debounced_reg_6[0] | Ufsm/LBtn/U0/rst_n           |                4 |              9 |
|  clk_1hz_BUFG                  | Ufsm/SwitchBtn/push_debounced_reg_8[0] | Ufsm/LBtn/U0/rst_n           |                6 |              9 |
|  clk_1hz_BUFG                  | Ufsm/SwitchBtn/push_debounced_reg_7[0] | Ufsm/LBtn/U0/rst_n           |                4 |              9 |
|  clk_1hz_BUFG                  | Ufsm/SwitchBtn/push_debounced_reg_0[0] | Ufsm/LBtn/U0/rst_n           |                4 |              9 |
|  clk_1hz_BUFG                  | Ufsm/led_OBUF[0]                       | Ufsm/stopwatch_restart_reg_0 |                3 |              9 |
|  clk_1hz_BUFG                  | UStopwatch/USec/E[0]                   | Ufsm/stopwatch_restart_reg_0 |                4 |              9 |
|  clk_1hz_BUFG                  | Utd/UDay/E[0]                          | Ufsm/LBtn/U0/rst_n           |                4 |              9 |
|  clk_1hz_BUFG                  | Utd/UHour/q[4]_i_2__3_0[0]             | Ufsm/LBtn/U0/rst_n           |                4 |              9 |
|  clk_1hz_BUFG                  | Utd/UMin/E[0]                          | Ufsm/LBtn/U0/rst_n           |                4 |              9 |
|  clk_1hz_BUFG                  | Utd/UMonth/E[0]                        | Ufsm/LBtn/U0/rst_n           |                3 |              9 |
|  clk_1hz_BUFG                  | Utd/USec/q[5]_i_3__1_0[0]              | Ufsm/LBtn/U0/rst_n           |                4 |              9 |
|  load_to_disp_alarm_BUFG       |                                        |                              |                9 |             18 |
| ~Ufsm/stopwatch_lap            |                                        |                              |                6 |             18 |
|  clk_IBUF_BUFG                 |                                        | Ufsm/LBtn/U0/rst_n           |               43 |            153 |
+--------------------------------+----------------------------------------+------------------------------+------------------+----------------+


