// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2018.2
// Copyright (C) 1986-2018 Xilinx, Inc. All Rights Reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

(* CORE_GENERATION_INFO="pid,hls_ip_2018_2,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7z020clg400-1,HLS_INPUT_CLOCK=10.000000,HLS_INPUT_ARCH=pipeline,HLS_SYN_CLOCK=8.750000,HLS_SYN_LAT=27,HLS_SYN_TPT=8,HLS_SYN_MEM=12,HLS_SYN_DSP=74,HLS_SYN_FF=4222,HLS_SYN_LUT=5561,HLS_VERSION=2018_2}" *)

module pid (
        ap_clk,
        ap_rst_n,
        m_axi_OUT_r_AWVALID,
        m_axi_OUT_r_AWREADY,
        m_axi_OUT_r_AWADDR,
        m_axi_OUT_r_AWID,
        m_axi_OUT_r_AWLEN,
        m_axi_OUT_r_AWSIZE,
        m_axi_OUT_r_AWBURST,
        m_axi_OUT_r_AWLOCK,
        m_axi_OUT_r_AWCACHE,
        m_axi_OUT_r_AWPROT,
        m_axi_OUT_r_AWQOS,
        m_axi_OUT_r_AWREGION,
        m_axi_OUT_r_AWUSER,
        m_axi_OUT_r_WVALID,
        m_axi_OUT_r_WREADY,
        m_axi_OUT_r_WDATA,
        m_axi_OUT_r_WSTRB,
        m_axi_OUT_r_WLAST,
        m_axi_OUT_r_WID,
        m_axi_OUT_r_WUSER,
        m_axi_OUT_r_ARVALID,
        m_axi_OUT_r_ARREADY,
        m_axi_OUT_r_ARADDR,
        m_axi_OUT_r_ARID,
        m_axi_OUT_r_ARLEN,
        m_axi_OUT_r_ARSIZE,
        m_axi_OUT_r_ARBURST,
        m_axi_OUT_r_ARLOCK,
        m_axi_OUT_r_ARCACHE,
        m_axi_OUT_r_ARPROT,
        m_axi_OUT_r_ARQOS,
        m_axi_OUT_r_ARREGION,
        m_axi_OUT_r_ARUSER,
        m_axi_OUT_r_RVALID,
        m_axi_OUT_r_RREADY,
        m_axi_OUT_r_RDATA,
        m_axi_OUT_r_RLAST,
        m_axi_OUT_r_RID,
        m_axi_OUT_r_RUSER,
        m_axi_OUT_r_RRESP,
        m_axi_OUT_r_BVALID,
        m_axi_OUT_r_BREADY,
        m_axi_OUT_r_BRESP,
        m_axi_OUT_r_BID,
        m_axi_OUT_r_BUSER,
        s_axi_CTRL_AWVALID,
        s_axi_CTRL_AWREADY,
        s_axi_CTRL_AWADDR,
        s_axi_CTRL_WVALID,
        s_axi_CTRL_WREADY,
        s_axi_CTRL_WDATA,
        s_axi_CTRL_WSTRB,
        s_axi_CTRL_ARVALID,
        s_axi_CTRL_ARREADY,
        s_axi_CTRL_ARADDR,
        s_axi_CTRL_RVALID,
        s_axi_CTRL_RREADY,
        s_axi_CTRL_RDATA,
        s_axi_CTRL_RRESP,
        s_axi_CTRL_BVALID,
        s_axi_CTRL_BREADY,
        s_axi_CTRL_BRESP,
        interrupt
);

parameter    ap_ST_iter0_fsm_state1 = 8'd1;
parameter    ap_ST_iter0_fsm_state2 = 8'd2;
parameter    ap_ST_iter0_fsm_state3 = 8'd4;
parameter    ap_ST_iter0_fsm_state4 = 8'd8;
parameter    ap_ST_iter0_fsm_state5 = 8'd16;
parameter    ap_ST_iter0_fsm_state6 = 8'd32;
parameter    ap_ST_iter0_fsm_state7 = 8'd64;
parameter    ap_ST_iter0_fsm_state8 = 8'd128;
parameter    ap_ST_iter1_fsm_state9 = 9'd2;
parameter    ap_ST_iter1_fsm_state10 = 9'd4;
parameter    ap_ST_iter1_fsm_state11 = 9'd8;
parameter    ap_ST_iter1_fsm_state12 = 9'd16;
parameter    ap_ST_iter1_fsm_state13 = 9'd32;
parameter    ap_ST_iter1_fsm_state14 = 9'd64;
parameter    ap_ST_iter1_fsm_state15 = 9'd128;
parameter    ap_ST_iter1_fsm_state16 = 9'd256;
parameter    ap_ST_iter2_fsm_state17 = 9'd2;
parameter    ap_ST_iter2_fsm_state18 = 9'd4;
parameter    ap_ST_iter2_fsm_state19 = 9'd8;
parameter    ap_ST_iter2_fsm_state20 = 9'd16;
parameter    ap_ST_iter2_fsm_state21 = 9'd32;
parameter    ap_ST_iter2_fsm_state22 = 9'd64;
parameter    ap_ST_iter2_fsm_state23 = 9'd128;
parameter    ap_ST_iter2_fsm_state24 = 9'd256;
parameter    ap_ST_iter3_fsm_state25 = 5'd2;
parameter    ap_ST_iter3_fsm_state26 = 5'd4;
parameter    ap_ST_iter3_fsm_state27 = 5'd8;
parameter    ap_ST_iter3_fsm_state28 = 5'd16;
parameter    ap_ST_iter1_fsm_state0 = 9'd1;
parameter    ap_ST_iter2_fsm_state0 = 9'd1;
parameter    ap_ST_iter3_fsm_state0 = 5'd1;
parameter    C_S_AXI_CTRL_DATA_WIDTH = 32;
parameter    C_S_AXI_CTRL_ADDR_WIDTH = 7;
parameter    C_S_AXI_DATA_WIDTH = 32;
parameter    C_M_AXI_OUT_R_ID_WIDTH = 1;
parameter    C_M_AXI_OUT_R_ADDR_WIDTH = 32;
parameter    C_M_AXI_OUT_R_DATA_WIDTH = 32;
parameter    C_M_AXI_OUT_R_AWUSER_WIDTH = 1;
parameter    C_M_AXI_OUT_R_ARUSER_WIDTH = 1;
parameter    C_M_AXI_OUT_R_WUSER_WIDTH = 1;
parameter    C_M_AXI_OUT_R_RUSER_WIDTH = 1;
parameter    C_M_AXI_OUT_R_BUSER_WIDTH = 1;
parameter    C_M_AXI_OUT_R_TARGET_ADDR = 0;
parameter    C_M_AXI_OUT_R_USER_VALUE = 0;
parameter    C_M_AXI_OUT_R_PROT_VALUE = 0;
parameter    C_M_AXI_OUT_R_CACHE_VALUE = 3;
parameter    C_M_AXI_DATA_WIDTH = 32;

parameter C_S_AXI_CTRL_WSTRB_WIDTH = (32 / 8);
parameter C_S_AXI_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_OUT_R_WSTRB_WIDTH = (32 / 8);
parameter C_M_AXI_WSTRB_WIDTH = (32 / 8);

input   ap_clk;
input   ap_rst_n;
output   m_axi_OUT_r_AWVALID;
input   m_axi_OUT_r_AWREADY;
output  [C_M_AXI_OUT_R_ADDR_WIDTH - 1:0] m_axi_OUT_r_AWADDR;
output  [C_M_AXI_OUT_R_ID_WIDTH - 1:0] m_axi_OUT_r_AWID;
output  [7:0] m_axi_OUT_r_AWLEN;
output  [2:0] m_axi_OUT_r_AWSIZE;
output  [1:0] m_axi_OUT_r_AWBURST;
output  [1:0] m_axi_OUT_r_AWLOCK;
output  [3:0] m_axi_OUT_r_AWCACHE;
output  [2:0] m_axi_OUT_r_AWPROT;
output  [3:0] m_axi_OUT_r_AWQOS;
output  [3:0] m_axi_OUT_r_AWREGION;
output  [C_M_AXI_OUT_R_AWUSER_WIDTH - 1:0] m_axi_OUT_r_AWUSER;
output   m_axi_OUT_r_WVALID;
input   m_axi_OUT_r_WREADY;
output  [C_M_AXI_OUT_R_DATA_WIDTH - 1:0] m_axi_OUT_r_WDATA;
output  [C_M_AXI_OUT_R_WSTRB_WIDTH - 1:0] m_axi_OUT_r_WSTRB;
output   m_axi_OUT_r_WLAST;
output  [C_M_AXI_OUT_R_ID_WIDTH - 1:0] m_axi_OUT_r_WID;
output  [C_M_AXI_OUT_R_WUSER_WIDTH - 1:0] m_axi_OUT_r_WUSER;
output   m_axi_OUT_r_ARVALID;
input   m_axi_OUT_r_ARREADY;
output  [C_M_AXI_OUT_R_ADDR_WIDTH - 1:0] m_axi_OUT_r_ARADDR;
output  [C_M_AXI_OUT_R_ID_WIDTH - 1:0] m_axi_OUT_r_ARID;
output  [7:0] m_axi_OUT_r_ARLEN;
output  [2:0] m_axi_OUT_r_ARSIZE;
output  [1:0] m_axi_OUT_r_ARBURST;
output  [1:0] m_axi_OUT_r_ARLOCK;
output  [3:0] m_axi_OUT_r_ARCACHE;
output  [2:0] m_axi_OUT_r_ARPROT;
output  [3:0] m_axi_OUT_r_ARQOS;
output  [3:0] m_axi_OUT_r_ARREGION;
output  [C_M_AXI_OUT_R_ARUSER_WIDTH - 1:0] m_axi_OUT_r_ARUSER;
input   m_axi_OUT_r_RVALID;
output   m_axi_OUT_r_RREADY;
input  [C_M_AXI_OUT_R_DATA_WIDTH - 1:0] m_axi_OUT_r_RDATA;
input   m_axi_OUT_r_RLAST;
input  [C_M_AXI_OUT_R_ID_WIDTH - 1:0] m_axi_OUT_r_RID;
input  [C_M_AXI_OUT_R_RUSER_WIDTH - 1:0] m_axi_OUT_r_RUSER;
input  [1:0] m_axi_OUT_r_RRESP;
input   m_axi_OUT_r_BVALID;
output   m_axi_OUT_r_BREADY;
input  [1:0] m_axi_OUT_r_BRESP;
input  [C_M_AXI_OUT_R_ID_WIDTH - 1:0] m_axi_OUT_r_BID;
input  [C_M_AXI_OUT_R_BUSER_WIDTH - 1:0] m_axi_OUT_r_BUSER;
input   s_axi_CTRL_AWVALID;
output   s_axi_CTRL_AWREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_CTRL_AWADDR;
input   s_axi_CTRL_WVALID;
output   s_axi_CTRL_WREADY;
input  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_CTRL_WDATA;
input  [C_S_AXI_CTRL_WSTRB_WIDTH - 1:0] s_axi_CTRL_WSTRB;
input   s_axi_CTRL_ARVALID;
output   s_axi_CTRL_ARREADY;
input  [C_S_AXI_CTRL_ADDR_WIDTH - 1:0] s_axi_CTRL_ARADDR;
output   s_axi_CTRL_RVALID;
input   s_axi_CTRL_RREADY;
output  [C_S_AXI_CTRL_DATA_WIDTH - 1:0] s_axi_CTRL_RDATA;
output  [1:0] s_axi_CTRL_RRESP;
output   s_axi_CTRL_BVALID;
input   s_axi_CTRL_BREADY;
output  [1:0] s_axi_CTRL_BRESP;
output   interrupt;

 reg    ap_rst_n_inv;
wire    ap_start;
reg    ap_done;
reg    ap_idle;
reg   [7:0] ap_CS_iter0_fsm;
wire    ap_CS_iter0_fsm_state1;
reg   [8:0] ap_CS_iter1_fsm;
wire    ap_CS_iter1_fsm_state0;
reg   [8:0] ap_CS_iter2_fsm;
wire    ap_CS_iter2_fsm_state0;
reg   [4:0] ap_CS_iter3_fsm;
wire    ap_CS_iter3_fsm_state0;
reg    ap_ready;
wire    ap_CS_iter0_fsm_state8;
wire    ap_block_state8_pp0_stage7_iter0;
wire    ap_block_state9_pp0_stage0_iter1;
wire    ap_CS_iter1_fsm_state9;
wire    ap_block_state10_pp0_stage1_iter1;
wire    ap_CS_iter1_fsm_state10;
wire    ap_block_state11_pp0_stage2_iter1;
wire    ap_CS_iter1_fsm_state11;
wire    ap_block_state12_pp0_stage3_iter1;
wire    ap_CS_iter1_fsm_state12;
wire    ap_block_state13_pp0_stage4_iter1;
wire    ap_CS_iter1_fsm_state13;
wire    ap_block_state14_pp0_stage5_iter1;
wire    ap_CS_iter1_fsm_state14;
reg    OUT_r_AWVALID;
wire    OUT_r_AWREADY;
reg    OUT_r_WVALID;
wire    OUT_r_WREADY;
reg   [15:0] OUT_r_WDATA;
wire    OUT_r_ARREADY;
wire    OUT_r_RVALID;
wire   [15:0] OUT_r_RDATA;
wire    OUT_r_RLAST;
wire   [0:0] OUT_r_RID;
wire   [0:0] OUT_r_RUSER;
wire   [1:0] OUT_r_RRESP;
wire    OUT_r_BVALID;
reg    OUT_r_BREADY;
wire   [1:0] OUT_r_BRESP;
wire   [0:0] OUT_r_BID;
wire   [0:0] OUT_r_BUSER;
wire    ap_block_state15_pp0_stage6_iter1;
reg    ap_sig_ioackin_OUT_r_AWREADY;
wire    ap_CS_iter1_fsm_state15;
wire    ap_block_state16_pp0_stage7_iter1;
reg    ap_sig_ioackin_OUT_r_WREADY;
wire    ap_CS_iter1_fsm_state16;
wire    ap_block_state17_pp0_stage0_iter2;
wire    ap_CS_iter2_fsm_state17;
wire    ap_block_state18_pp0_stage1_iter2;
wire    ap_CS_iter2_fsm_state18;
wire    ap_block_state19_pp0_stage2_iter2;
wire    ap_CS_iter2_fsm_state19;
wire    ap_block_state20_pp0_stage3_iter2;
wire    ap_CS_iter2_fsm_state20;
wire    ap_block_state21_pp0_stage4_iter2;
wire    ap_CS_iter2_fsm_state21;
wire    ap_block_state22_pp0_stage5_iter2;
wire    ap_CS_iter2_fsm_state22;
wire    ap_block_state23_pp0_stage6_iter2;
wire    ap_CS_iter2_fsm_state23;
wire    ap_block_state24_pp0_stage7_iter2;
wire    ap_CS_iter2_fsm_state24;
wire    ap_block_state25_pp0_stage0_iter3;
wire    ap_block_state26_pp0_stage1_iter3;
wire    ap_block_state27_pp0_stage2_iter3;
reg    ap_block_state28_pp0_stage3_iter3;
wire    ap_CS_iter3_fsm_state28;
reg   [2:0] cmdIn_V_address0;
reg    cmdIn_V_ce0;
wire   [15:0] cmdIn_V_q0;
reg   [2:0] measured_V_address0;
reg    measured_V_ce0;
wire   [15:0] measured_V_q0;
reg   [2:0] kp_V_address0;
reg    kp_V_ce0;
wire   [31:0] kp_V_q0;
reg   [1:0] kd_V_address0;
reg    kd_V_ce0;
wire   [31:0] kd_V_q0;
reg   [1:0] ki_V_address0;
reg    ki_V_ce0;
wire   [31:0] ki_V_q0;
reg   [31:0] integral_pos_V_0;
reg   [15:0] last_error_pos_V_0;
reg   [31:0] integral_pos_V_1;
reg   [15:0] last_error_pos_V_1;
reg   [31:0] integral_rate_V_0;
reg   [15:0] last_error_rate_V_0;
reg   [31:0] integral_rate_V_1;
reg   [15:0] last_error_rate_V_1;
reg    OUT_r_blk_n_AW;
reg    OUT_r_blk_n_W;
reg    OUT_r_blk_n_B;
reg   [31:0] reg_536;
wire    ap_CS_iter0_fsm_state3;
wire    ap_block_state3_pp0_stage2_iter0;
reg   [0:0] tmp_6_reg_2582;
reg   [31:0] reg_536_pp0_iter0_reg;
wire    ap_CS_iter0_fsm_state4;
wire    ap_block_state4_pp0_stage3_iter0;
wire    ap_CS_iter0_fsm_state5;
wire    ap_block_state5_pp0_stage4_iter0;
wire    ap_CS_iter0_fsm_state6;
wire    ap_block_state6_pp0_stage5_iter0;
reg   [31:0] reg_540;
reg   [31:0] reg_540_pp0_iter0_reg;
reg   [31:0] reg_544;
reg   [31:0] reg_544_pp0_iter0_reg;
reg    ap_block_state1_pp0_stage0_iter0;
wire    ap_CS_iter0_fsm_state2;
wire    ap_block_state2_pp0_stage1_iter0;
wire   [0:0] tmp_6_fu_598_p2;
reg   [15:0] p_Val2_29_reg_2589;
reg   [31:0] kp_V_load_3_reg_2594;
reg   [31:0] kp_V_load_3_reg_2594_pp0_iter0_reg;
reg   [31:0] ki_V_load_2_reg_2599;
reg   [31:0] ki_V_load_2_reg_2599_pp0_iter0_reg;
reg   [31:0] kd_V_load_2_reg_2604;
reg   [31:0] kd_V_load_2_reg_2604_pp0_iter0_reg;
reg  signed [15:0] p_Val2_1_reg_2609;
wire  signed [16:0] p_Val2_3_fu_636_p2;
reg  signed [16:0] p_Val2_3_reg_2619;
wire   [17:0] tmp_3_fu_654_p2;
reg   [17:0] tmp_3_reg_2625;
reg  signed [15:0] p_Val2_11_reg_2650;
wire  signed [31:0] tmp_1_fu_709_p3;
reg  signed [31:0] tmp_1_reg_2660;
wire   [48:0] p_Val2_6_fu_730_p2;
reg   [48:0] p_Val2_6_reg_2665;
wire   [49:0] p_Val2_8_fu_743_p2;
reg   [49:0] p_Val2_8_reg_2670;
wire  signed [16:0] p_Val2_13_fu_757_p2;
reg  signed [16:0] p_Val2_13_reg_2675;
wire   [17:0] tmp_26_fu_775_p2;
reg   [17:0] tmp_26_reg_2681;
reg   [31:0] ki_V_load_1_reg_2686;
reg  signed [15:0] p_Val2_21_reg_2716;
wire   [63:0] p_Val2_7_fu_798_p2;
reg   [63:0] p_Val2_7_reg_2721;
wire  signed [31:0] tmp_25_fu_843_p3;
reg  signed [31:0] tmp_25_reg_2726;
wire   [48:0] p_Val2_17_fu_864_p2;
reg   [48:0] p_Val2_17_reg_2731;
wire   [49:0] p_Val2_18_fu_877_p2;
reg   [49:0] p_Val2_18_reg_2736;
wire   [16:0] r_V_fu_891_p2;
reg   [16:0] r_V_reg_2741;
reg   [15:0] p_Val2_49_reg_2756;
reg   [15:0] p_Val2_49_reg_2756_pp0_iter0_reg;
wire   [64:0] p_Val2_9_fu_907_p2;
reg   [64:0] p_Val2_9_reg_2761;
wire   [63:0] p_Val2_16_fu_919_p2;
reg   [63:0] p_Val2_16_reg_2766;
reg   [15:0] phitmp_reg_2771;
reg   [15:0] p_Val2_38_reg_2776;
wire   [65:0] p_Val2_20_fu_1013_p2;
reg   [65:0] p_Val2_20_reg_2791;
wire    ap_CS_iter0_fsm_state7;
wire    ap_block_state7_pp0_stage6_iter0;
reg   [31:0] tmp_31_reg_2796;
wire   [15:0] phitmp5_fu_1053_p3;
reg   [15:0] phitmp5_reg_2802;
reg   [15:0] p_Val2_47_reg_2807;
reg   [31:0] kp_V_load_5_reg_2812;
reg   [31:0] kp_V_load_5_reg_2812_pp0_iter0_reg;
wire  signed [16:0] p_Val2_30_fu_1128_p2;
reg  signed [16:0] p_Val2_30_reg_2817;
wire   [15:0] tmp_61_fu_1134_p1;
reg   [15:0] tmp_61_reg_2824;
wire  signed [16:0] p_Val2_39_fu_1145_p2;
reg  signed [16:0] p_Val2_39_reg_2829;
wire   [15:0] tmp_80_fu_1151_p1;
reg   [15:0] tmp_80_reg_2836;
wire   [16:0] r_V_1_fu_1162_p2;
reg   [16:0] r_V_1_reg_2841;
wire  signed [31:0] tmp_50_fu_1210_p3;
reg  signed [31:0] tmp_50_reg_2846;
wire   [17:0] tmp_51_fu_1232_p2;
reg   [17:0] tmp_51_reg_2851;
wire   [48:0] p_Val2_33_fu_1244_p2;
reg   [48:0] p_Val2_33_reg_2856;
wire  signed [31:0] tmp_69_fu_1297_p3;
reg  signed [31:0] tmp_69_reg_2861;
wire   [17:0] tmp_70_fu_1319_p2;
reg   [17:0] tmp_70_reg_2866;
wire   [48:0] p_Val2_42_fu_1332_p2;
reg   [48:0] p_Val2_42_reg_2871;
reg   [16:0] tmp_83_reg_2876;
wire   [63:0] p_Val2_34_fu_1371_p2;
reg   [63:0] p_Val2_34_reg_2881;
wire   [49:0] p_Val2_36_fu_1383_p2;
reg   [49:0] p_Val2_36_reg_2886;
wire   [63:0] p_Val2_43_fu_1396_p2;
reg   [63:0] p_Val2_43_reg_2891;
wire   [64:0] p_Val2_35_fu_1412_p2;
reg   [64:0] p_Val2_35_reg_2896;
wire   [64:0] p_Val2_44_fu_1428_p2;
reg   [64:0] p_Val2_44_reg_2901;
wire   [49:0] p_Val2_45_fu_1441_p2;
reg   [49:0] p_Val2_45_reg_2906;
wire   [18:0] tmp_84_fu_1603_p3;
reg   [18:0] tmp_84_reg_2911;
wire   [18:0] tmp_85_fu_1619_p3;
reg   [18:0] tmp_85_reg_2916;
wire  signed [31:0] p_shl_fu_1655_p3;
reg  signed [31:0] p_shl_reg_2921;
wire  signed [33:0] p_shl_cast1_fu_1662_p1;
reg  signed [33:0] p_shl_cast1_reg_2926;
wire  signed [33:0] tmp_89_cast_fu_1666_p1;
reg  signed [33:0] tmp_89_cast_reg_2934;
wire   [33:0] r_V_2_fu_1670_p2;
reg   [33:0] r_V_2_reg_2939;
wire  signed [33:0] sum_cast_fu_1682_p1;
reg  signed [33:0] sum_cast_reg_2944;
wire   [33:0] r_V_2_1_fu_1686_p2;
reg   [33:0] r_V_2_1_reg_2950;
wire   [33:0] addconv2_fu_1692_p2;
reg   [33:0] addconv2_reg_2955;
wire   [32:0] addconv3_fu_1698_p2;
reg   [32:0] addconv3_reg_2960;
wire  signed [48:0] p_Val2_52_fu_1720_p2;
reg  signed [48:0] p_Val2_52_reg_2965;
wire   [46:0] tmp_87_fu_1726_p1;
reg   [46:0] tmp_87_reg_2970;
wire  signed [48:0] p_Val2_79_1_fu_1733_p2;
reg  signed [48:0] p_Val2_79_1_reg_2975;
wire   [46:0] tmp_93_fu_1739_p1;
reg   [46:0] tmp_93_reg_2980;
wire   [48:0] p_Val2_79_2_fu_1746_p2;
reg   [48:0] p_Val2_79_2_reg_2985;
wire   [46:0] tmp_96_fu_1752_p1;
reg   [46:0] tmp_96_reg_2990;
wire   [33:0] r_V_2_3_fu_1759_p2;
reg   [33:0] r_V_2_3_reg_2995;
wire   [33:0] r_V_2_4_fu_1764_p2;
reg   [33:0] r_V_2_4_reg_3000;
wire   [33:0] r_V_2_5_fu_1768_p2;
reg   [33:0] r_V_2_5_reg_3005;
wire   [33:0] addconv4_fu_1773_p2;
reg   [33:0] addconv4_reg_3010;
wire   [33:0] r_V_2_7_fu_1777_p2;
reg   [33:0] r_V_2_7_reg_3015;
wire  signed [50:0] tmp_92_cast_cast1_fu_1792_p1;
reg  signed [50:0] tmp_92_cast_cast1_reg_3020;
reg  signed [50:0] tmp_92_cast_cast1_reg_3020_pp0_iter1_reg;
wire  signed [52:0] tmp_92_cast_cast2_fu_1796_p1;
reg  signed [52:0] tmp_92_cast_cast2_reg_3027;
wire  signed [51:0] tmp_92_cast_cast_fu_1800_p1;
reg  signed [51:0] tmp_92_cast_cast_reg_3032;
wire  signed [46:0] tmp_88_fu_1808_p1;
reg  signed [46:0] tmp_88_reg_3037;
reg  signed [46:0] tmp_88_reg_3037_pp0_iter1_reg;
wire   [15:0] p_Val2_54_fu_1883_p3;
reg   [15:0] p_Val2_54_reg_3046;
wire   [15:0] p_Val2_81_1_fu_1969_p3;
reg   [15:0] p_Val2_81_1_reg_3051;
reg   [15:0] p_Val2_81_1_reg_3051_pp0_iter1_reg;
wire   [15:0] p_Val2_81_2_fu_2051_p3;
reg   [15:0] p_Val2_81_2_reg_3056;
reg   [15:0] p_Val2_81_2_reg_3056_pp0_iter1_reg;
wire  signed [48:0] p_Val2_79_3_fu_2062_p2;
reg  signed [48:0] p_Val2_79_3_reg_3061;
wire   [46:0] tmp_99_fu_2068_p1;
reg   [46:0] tmp_99_reg_3066;
wire   [48:0] p_Val2_79_4_fu_2075_p2;
reg   [48:0] p_Val2_79_4_reg_3071;
wire   [46:0] tmp_102_fu_2081_p1;
reg   [46:0] tmp_102_reg_3076;
wire  signed [48:0] p_Val2_79_5_fu_2088_p2;
reg  signed [48:0] p_Val2_79_5_reg_3081;
wire   [46:0] tmp_106_fu_2094_p1;
reg   [46:0] tmp_106_reg_3086;
wire   [15:0] p_Val2_81_3_fu_2174_p3;
reg   [15:0] p_Val2_81_3_reg_3091;
wire   [15:0] p_Val2_81_4_fu_2254_p3;
reg   [15:0] p_Val2_81_4_reg_3096;
wire   [15:0] p_Val2_81_5_fu_2338_p3;
reg   [15:0] p_Val2_81_5_reg_3101;
wire   [48:0] p_Val2_79_6_fu_2349_p2;
reg   [48:0] p_Val2_79_6_reg_3106;
wire   [46:0] tmp_110_fu_2355_p1;
reg   [46:0] tmp_110_reg_3111;
wire   [48:0] p_Val2_79_7_fu_2362_p2;
reg   [48:0] p_Val2_79_7_reg_3116;
wire   [46:0] tmp_112_fu_2368_p1;
reg   [46:0] tmp_112_reg_3121;
wire   [15:0] p_Val2_81_6_fu_2444_p3;
reg   [15:0] p_Val2_81_6_reg_3126;
wire   [15:0] p_Val2_81_7_fu_2524_p3;
reg   [15:0] p_Val2_81_7_reg_3131;
reg   [15:0] ap_phi_mux_p_Val2_s_20_phi_fu_507_p4;
reg   [15:0] ap_phi_mux_p_Val2_24_phi_fu_518_p4;
wire   [15:0] phitmp6_fu_1094_p3;
reg   [15:0] ap_phi_mux_p_Val2_25_phi_fu_529_p4;
reg    ap_reg_ioackin_OUT_r_AWREADY;
reg    ap_reg_ioackin_OUT_r_WREADY;
wire   [15:0] tmp_38_fu_660_p1;
wire   [15:0] tmp_41_fu_781_p1;
wire   [12:0] tmp_34_fu_566_p1;
wire   [2:0] ret_V_fu_548_p4;
wire   [0:0] tmp_4_fu_570_p2;
wire   [2:0] ret_V_1_fu_576_p2;
wire   [0:0] tmp_17_fu_558_p3;
wire   [2:0] p_s_fu_582_p3;
wire   [2:0] p_1_fu_590_p3;
wire  signed [15:0] tmp_7_fu_628_p0;
wire  signed [16:0] tmp_7_fu_628_p1;
wire  signed [16:0] tmp_8_fu_632_p1;
wire  signed [15:0] tmp_2_cast_fu_650_p0;
wire  signed [17:0] tmp_cast_fu_642_p1;
wire  signed [17:0] tmp_2_cast_fu_650_p1;
wire  signed [31:0] tmp_fu_674_p1;
wire   [31:0] tmp_5_fu_677_p2;
wire   [0:0] tmp_9_fu_683_p2;
wire   [0:0] tmp_s_fu_689_p2;
wire   [0:0] tmp_2_fu_703_p2;
wire   [31:0] p_tmp_5_cast_fu_695_p3;
wire  signed [16:0] p_Val2_6_fu_730_p0;
wire  signed [31:0] p_Val2_6_fu_730_p1;
wire  signed [17:0] p_Val2_8_fu_743_p0;
wire  signed [31:0] p_Val2_8_fu_743_p1;
wire  signed [15:0] tmp_18_fu_749_p0;
wire  signed [16:0] tmp_18_fu_749_p1;
wire  signed [16:0] tmp_19_fu_753_p1;
wire  signed [15:0] tmp_27_cast_fu_771_p0;
wire  signed [17:0] tmp_22_cast_fu_763_p1;
wire  signed [17:0] tmp_27_cast_fu_771_p1;
wire  signed [31:0] p_Val2_7_fu_798_p0;
wire  signed [31:0] p_Val2_7_fu_798_p1;
wire  signed [31:0] tmp_20_fu_808_p1;
wire   [31:0] tmp_21_fu_811_p2;
wire   [0:0] tmp_22_fu_817_p2;
wire   [0:0] tmp_23_fu_823_p2;
wire   [0:0] tmp_24_fu_837_p2;
wire   [31:0] p_tmp_1_cast_fu_829_p3;
wire  signed [16:0] p_Val2_17_fu_864_p0;
wire  signed [31:0] p_Val2_17_fu_864_p1;
wire  signed [17:0] p_Val2_18_fu_877_p0;
wire  signed [31:0] p_Val2_18_fu_877_p1;
wire  signed [15:0] tmp_35_fu_883_p0;
wire  signed [16:0] tmp_35_fu_883_p1;
wire  signed [16:0] tmp_36_fu_887_p1;
wire  signed [63:0] p_Val2_6_cast_fu_897_p1;
wire   [64:0] tmp_10_fu_900_p1;
wire   [64:0] tmp_11_fu_904_p1;
wire  signed [31:0] p_Val2_16_fu_919_p0;
wire  signed [31:0] p_Val2_16_fu_919_p1;
wire  signed [16:0] p_Val2_23_fu_932_p0;
wire  signed [31:0] p_Val2_23_fu_932_p1;
wire   [48:0] p_Val2_23_fu_932_p2;
wire  signed [63:0] p_Val2_8_cast_fu_948_p1;
wire   [65:0] tmp_13_fu_954_p1;
wire   [65:0] tmp_12_fu_951_p1;
wire   [65:0] p_Val2_10_fu_958_p2;
wire   [31:0] tmp_14_fu_964_p4;
wire  signed [63:0] p_Val2_17_cast_fu_986_p1;
wire   [64:0] tmp_27_fu_989_p1;
wire   [64:0] tmp_28_fu_993_p1;
wire   [64:0] p_Val2_19_fu_996_p2;
wire  signed [63:0] p_Val2_18_cast_fu_1002_p1;
wire   [65:0] tmp_30_fu_1009_p1;
wire   [65:0] tmp_29_fu_1005_p1;
wire   [0:0] tmp_15_fu_974_p2;
wire   [0:0] tmp_16_fu_980_p2;
wire   [0:0] tmp_39_fu_1047_p2;
wire   [15:0] tmp_38_cast_fu_1039_p3;
wire   [15:0] tmp_37_fu_1029_p4;
wire   [0:0] tmp_32_fu_1061_p2;
wire   [0:0] tmp_33_fu_1066_p2;
wire   [0:0] tmp_42_fu_1088_p2;
wire   [15:0] tmp_41_cast_fu_1080_p3;
wire   [15:0] tmp_40_fu_1071_p4;
wire   [15:0] p_Val2_28_fu_1115_p3;
wire  signed [16:0] tmp_43_fu_1121_p1;
wire  signed [16:0] tmp_44_fu_1125_p1;
wire   [15:0] p_Val2_27_fu_1109_p3;
wire  signed [16:0] tmp_62_fu_1138_p1;
wire  signed [16:0] tmp_63_fu_1142_p1;
wire   [15:0] p_Val2_26_fu_1103_p3;
wire  signed [16:0] tmp_81_fu_1155_p1;
wire  signed [16:0] tmp_82_fu_1159_p1;
wire  signed [31:0] tmp_45_fu_1172_p1;
wire   [31:0] tmp_46_fu_1178_p2;
wire   [0:0] tmp_47_fu_1184_p2;
wire   [0:0] tmp_48_fu_1190_p2;
wire   [0:0] tmp_49_fu_1204_p2;
wire   [31:0] p_tmp_3_cast_fu_1196_p3;
wire  signed [15:0] tmp_51_cast_fu_1228_p0;
wire  signed [17:0] tmp_46_cast_fu_1175_p1;
wire  signed [17:0] tmp_51_cast_fu_1228_p1;
wire  signed [16:0] p_Val2_33_fu_1244_p0;
wire  signed [31:0] p_Val2_33_fu_1244_p1;
wire  signed [31:0] tmp_64_fu_1259_p1;
wire   [31:0] tmp_65_fu_1265_p2;
wire   [0:0] tmp_66_fu_1271_p2;
wire   [0:0] tmp_67_fu_1277_p2;
wire   [0:0] tmp_68_fu_1291_p2;
wire   [31:0] p_tmp_4_cast_fu_1283_p3;
wire  signed [15:0] tmp_71_cast_fu_1315_p0;
wire  signed [17:0] tmp_66_cast_fu_1262_p1;
wire  signed [17:0] tmp_71_cast_fu_1315_p1;
wire  signed [16:0] p_Val2_42_fu_1332_p0;
wire  signed [31:0] p_Val2_42_fu_1332_p1;
wire  signed [16:0] p_Val2_48_fu_1349_p0;
wire  signed [31:0] p_Val2_48_fu_1349_p1;
wire   [48:0] p_Val2_48_fu_1349_p2;
wire  signed [31:0] p_Val2_34_fu_1371_p0;
wire  signed [31:0] p_Val2_34_fu_1371_p1;
wire  signed [17:0] p_Val2_36_fu_1383_p0;
wire  signed [31:0] p_Val2_36_fu_1383_p1;
wire  signed [31:0] p_Val2_43_fu_1396_p0;
wire  signed [31:0] p_Val2_43_fu_1396_p1;
wire  signed [63:0] p_Val2_33_cast_fu_1402_p1;
wire   [64:0] tmp_52_fu_1405_p1;
wire   [64:0] tmp_53_fu_1409_p1;
wire  signed [63:0] p_Val2_42_cast_fu_1418_p1;
wire   [64:0] tmp_71_fu_1421_p1;
wire   [64:0] tmp_72_fu_1425_p1;
wire  signed [17:0] p_Val2_45_fu_1441_p0;
wire  signed [31:0] p_Val2_45_fu_1441_p1;
wire  signed [63:0] p_Val2_36_cast_fu_1447_p1;
wire   [65:0] tmp_55_fu_1453_p1;
wire   [65:0] tmp_54_fu_1450_p1;
wire   [65:0] p_Val2_37_fu_1457_p2;
wire   [31:0] tmp_56_fu_1463_p4;
wire   [16:0] tmp_59_fu_1485_p4;
wire   [0:0] tmp_57_fu_1473_p2;
wire   [0:0] tmp_58_fu_1479_p2;
wire   [0:0] sel_tmp_fu_1503_p2;
wire   [0:0] sel_tmp2_fu_1509_p2;
wire  signed [63:0] p_Val2_45_cast_fu_1521_p1;
wire   [65:0] tmp_74_fu_1527_p1;
wire   [65:0] tmp_73_fu_1524_p1;
wire   [65:0] p_Val2_46_fu_1531_p2;
wire   [31:0] tmp_75_fu_1537_p4;
wire   [16:0] tmp_78_fu_1559_p4;
wire   [0:0] tmp_76_fu_1547_p2;
wire   [0:0] tmp_77_fu_1553_p2;
wire   [0:0] sel_tmp6_fu_1577_p2;
wire   [0:0] sel_tmp7_fu_1583_p2;
wire   [0:0] tmp_60_fu_1515_p2;
wire   [18:0] tmp_84_cast_fu_1595_p3;
wire   [18:0] phitmp1_fu_1495_p3;
wire   [0:0] tmp_79_fu_1589_p2;
wire   [18:0] tmp_86_cast_fu_1611_p3;
wire   [18:0] phitmp2_fu_1569_p3;
wire   [31:0] p_shl1_fu_1627_p3;
wire   [31:0] p_Val2_50_fu_1638_p3;
wire  signed [32:0] p_Val2_50_cast_fu_1645_p1;
wire  signed [32:0] p_shl1_cast_fu_1634_p1;
wire   [32:0] addconv_fu_1649_p2;
wire   [32:0] sum_fu_1676_p2;
wire  signed [32:0] p_shl_cast_fu_1704_p1;
wire   [32:0] p_Val2_51_fu_1707_p2;
wire  signed [33:0] p_Val2_52_fu_1720_p1;
wire  signed [33:0] p_Val2_79_1_fu_1733_p1;
wire  signed [33:0] p_Val2_79_2_fu_1746_p1;
wire  signed [33:0] tmp_101_3_cast_fu_1756_p1;
wire  signed [33:0] tmp_90_cast_fu_1713_p1;
wire  signed [45:0] tmp_86_fu_1785_p3;
wire  signed [49:0] p_Val2_52_cast_fu_1782_p1;
wire   [51:0] tmp_89_cast9_fu_1804_p1;
wire   [46:0] p_Val2_54_cast_fu_1818_p2;
wire   [18:0] tmp_89_fu_1823_p4;
wire   [51:0] p_Val2_53_fu_1812_p2;
wire   [0:0] tmp_90_fu_1833_p3;
wire   [0:0] tmp_91_fu_1841_p2;
wire   [0:0] sel_tmp1_fu_1857_p2;
wire   [0:0] sel_tmp4_fu_1863_p2;
wire   [0:0] tmp_92_fu_1877_p2;
wire   [15:0] sel_tmp5_cast_fu_1869_p3;
wire   [15:0] phitmp4_fu_1847_p4;
wire  signed [50:0] p_Val2_79_1_cast_fu_1891_p1;
wire   [52:0] tmp_10541_1_cast_fu_1894_p1;
wire   [46:0] p_Val2_80_1_cast_fu_1904_p2;
wire   [18:0] tmp_107_1_fu_1909_p4;
wire   [52:0] p_Val2_80_1_fu_1898_p2;
wire   [0:0] tmp_94_fu_1919_p3;
wire   [0:0] tmp_109_1_fu_1927_p2;
wire   [0:0] sel_tmp9_fu_1943_p2;
wire   [0:0] sel_tmp3_fu_1949_p2;
wire   [0:0] tmp_95_fu_1963_p2;
wire   [15:0] sel_tmp8_cast_fu_1955_p3;
wire   [15:0] phitmp44_1_fu_1933_p4;
wire   [50:0] tmp_10541_2_cast_fu_1977_p1;
wire   [46:0] p_Val2_80_2_cast_fu_1986_p2;
wire   [18:0] tmp_107_2_fu_1991_p4;
wire   [50:0] p_Val2_80_2_fu_1980_p2;
wire   [0:0] tmp_97_fu_2001_p3;
wire   [0:0] tmp_109_2_fu_2009_p2;
wire   [0:0] sel_tmp5_fu_2025_p2;
wire   [0:0] sel_tmp8_fu_2031_p2;
wire   [0:0] tmp_98_fu_2045_p2;
wire   [15:0] sel_tmp12_cast_fu_2037_p3;
wire   [15:0] phitmp44_2_fu_2015_p4;
wire  signed [33:0] p_Val2_79_3_fu_2062_p1;
wire  signed [33:0] p_Val2_79_4_fu_2075_p1;
wire  signed [33:0] p_Val2_79_5_fu_2088_p1;
wire  signed [49:0] p_Val2_79_3_cast_fu_2098_p1;
wire   [51:0] tmp_10541_3_cast_fu_2101_p1;
wire   [46:0] p_Val2_80_3_cast_fu_2110_p2;
wire   [18:0] tmp_107_3_fu_2114_p4;
wire   [51:0] p_Val2_80_3_fu_2105_p2;
wire   [0:0] tmp_100_fu_2124_p3;
wire   [0:0] tmp_109_3_fu_2132_p2;
wire   [0:0] sel_tmp10_fu_2148_p2;
wire   [0:0] sel_tmp11_fu_2154_p2;
wire   [0:0] tmp_101_fu_2168_p2;
wire   [15:0] sel_tmp15_cast_fu_2160_p3;
wire   [15:0] phitmp44_3_fu_2138_p4;
wire   [50:0] tmp_10541_4_cast_fu_2182_p1;
wire   [46:0] p_Val2_80_4_cast_fu_2190_p2;
wire   [18:0] tmp_107_4_fu_2194_p4;
wire   [50:0] p_Val2_80_4_fu_2185_p2;
wire   [0:0] tmp_104_fu_2204_p3;
wire   [0:0] tmp_109_4_fu_2212_p2;
wire   [0:0] sel_tmp12_fu_2228_p2;
wire   [0:0] sel_tmp13_fu_2234_p2;
wire   [0:0] tmp_103_fu_2248_p2;
wire   [15:0] sel_tmp18_cast_fu_2240_p3;
wire   [15:0] phitmp44_4_fu_2218_p4;
wire  signed [50:0] p_Val2_79_5_cast_fu_2262_p1;
wire   [52:0] tmp_10541_5_cast_fu_2265_p1;
wire   [46:0] p_Val2_80_5_cast_fu_2274_p2;
wire   [18:0] tmp_107_5_fu_2278_p4;
wire   [52:0] p_Val2_80_5_fu_2269_p2;
wire   [0:0] tmp_108_fu_2288_p3;
wire   [0:0] tmp_109_5_fu_2296_p2;
wire   [0:0] sel_tmp14_fu_2312_p2;
wire   [0:0] sel_tmp15_fu_2318_p2;
wire   [0:0] tmp_105_fu_2332_p2;
wire   [15:0] sel_tmp21_cast_fu_2324_p3;
wire   [15:0] phitmp44_5_fu_2302_p4;
wire  signed [33:0] p_Val2_79_6_fu_2349_p1;
wire  signed [33:0] p_Val2_79_7_fu_2362_p1;
wire   [50:0] tmp_10541_6_cast_fu_2372_p1;
wire   [46:0] p_Val2_80_6_cast_fu_2380_p2;
wire   [18:0] tmp_107_6_fu_2384_p4;
wire   [50:0] p_Val2_80_6_fu_2375_p2;
wire   [0:0] tmp_111_fu_2394_p3;
wire   [0:0] tmp_109_6_fu_2402_p2;
wire   [0:0] sel_tmp16_fu_2418_p2;
wire   [0:0] sel_tmp17_fu_2424_p2;
wire   [0:0] tmp_107_fu_2438_p2;
wire   [15:0] sel_tmp24_cast_fu_2430_p3;
wire   [15:0] phitmp44_6_fu_2408_p4;
wire   [50:0] tmp_10541_7_cast_fu_2452_p1;
wire   [46:0] p_Val2_80_7_cast_fu_2460_p2;
wire   [18:0] tmp_107_7_fu_2464_p4;
wire   [50:0] p_Val2_80_7_fu_2455_p2;
wire   [0:0] tmp_113_fu_2474_p3;
wire   [0:0] tmp_109_7_fu_2482_p2;
wire   [0:0] sel_tmp18_fu_2498_p2;
wire   [0:0] sel_tmp19_fu_2504_p2;
wire   [0:0] tmp_109_fu_2518_p2;
wire   [15:0] sel_tmp27_cast_fu_2510_p3;
wire   [15:0] phitmp44_7_fu_2488_p4;
reg   [7:0] ap_NS_iter0_fsm;
reg   [8:0] ap_NS_iter1_fsm;
reg   [8:0] ap_NS_iter2_fsm;
reg   [4:0] ap_NS_iter3_fsm;
reg    ap_condition_2175;
reg    ap_condition_2178;
reg    ap_condition_701;
reg    ap_condition_262;

// power-on initialization
initial begin
#0 ap_CS_iter0_fsm = 8'd1;
#0 ap_CS_iter1_fsm = 9'd1;
#0 ap_CS_iter2_fsm = 9'd1;
#0 ap_CS_iter3_fsm = 5'd1;
#0 integral_pos_V_0 = 32'd0;
#0 last_error_pos_V_0 = 16'd0;
#0 integral_pos_V_1 = 32'd0;
#0 last_error_pos_V_1 = 16'd0;
#0 integral_rate_V_0 = 32'd0;
#0 last_error_rate_V_0 = 16'd0;
#0 integral_rate_V_1 = 32'd0;
#0 last_error_rate_V_1 = 16'd0;
#0 ap_reg_ioackin_OUT_r_AWREADY = 1'b0;
#0 ap_reg_ioackin_OUT_r_WREADY = 1'b0;
end

pid_CTRL_s_axi #(
    .C_S_AXI_ADDR_WIDTH( C_S_AXI_CTRL_ADDR_WIDTH ),
    .C_S_AXI_DATA_WIDTH( C_S_AXI_CTRL_DATA_WIDTH ))
pid_CTRL_s_axi_U(
    .AWVALID(s_axi_CTRL_AWVALID),
    .AWREADY(s_axi_CTRL_AWREADY),
    .AWADDR(s_axi_CTRL_AWADDR),
    .WVALID(s_axi_CTRL_WVALID),
    .WREADY(s_axi_CTRL_WREADY),
    .WDATA(s_axi_CTRL_WDATA),
    .WSTRB(s_axi_CTRL_WSTRB),
    .ARVALID(s_axi_CTRL_ARVALID),
    .ARREADY(s_axi_CTRL_ARREADY),
    .ARADDR(s_axi_CTRL_ARADDR),
    .RVALID(s_axi_CTRL_RVALID),
    .RREADY(s_axi_CTRL_RREADY),
    .RDATA(s_axi_CTRL_RDATA),
    .RRESP(s_axi_CTRL_RRESP),
    .BVALID(s_axi_CTRL_BVALID),
    .BREADY(s_axi_CTRL_BREADY),
    .BRESP(s_axi_CTRL_BRESP),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .ap_start(ap_start),
    .interrupt(interrupt),
    .ap_ready(ap_ready),
    .ap_done(ap_done),
    .ap_idle(ap_idle),
    .cmdIn_V_address0(cmdIn_V_address0),
    .cmdIn_V_ce0(cmdIn_V_ce0),
    .cmdIn_V_q0(cmdIn_V_q0),
    .measured_V_address0(measured_V_address0),
    .measured_V_ce0(measured_V_ce0),
    .measured_V_q0(measured_V_q0),
    .kp_V_address0(kp_V_address0),
    .kp_V_ce0(kp_V_ce0),
    .kp_V_q0(kp_V_q0),
    .kd_V_address0(kd_V_address0),
    .kd_V_ce0(kd_V_ce0),
    .kd_V_q0(kd_V_q0),
    .ki_V_address0(ki_V_address0),
    .ki_V_ce0(ki_V_ce0),
    .ki_V_q0(ki_V_q0)
);

pid_OUT_r_m_axi #(
    .CONSERVATIVE( 0 ),
    .USER_DW( 16 ),
    .USER_AW( 32 ),
    .USER_MAXREQS( 5 ),
    .NUM_READ_OUTSTANDING( 16 ),
    .NUM_WRITE_OUTSTANDING( 16 ),
    .MAX_READ_BURST_LENGTH( 16 ),
    .MAX_WRITE_BURST_LENGTH( 16 ),
    .C_M_AXI_ID_WIDTH( C_M_AXI_OUT_R_ID_WIDTH ),
    .C_M_AXI_ADDR_WIDTH( C_M_AXI_OUT_R_ADDR_WIDTH ),
    .C_M_AXI_DATA_WIDTH( C_M_AXI_OUT_R_DATA_WIDTH ),
    .C_M_AXI_AWUSER_WIDTH( C_M_AXI_OUT_R_AWUSER_WIDTH ),
    .C_M_AXI_ARUSER_WIDTH( C_M_AXI_OUT_R_ARUSER_WIDTH ),
    .C_M_AXI_WUSER_WIDTH( C_M_AXI_OUT_R_WUSER_WIDTH ),
    .C_M_AXI_RUSER_WIDTH( C_M_AXI_OUT_R_RUSER_WIDTH ),
    .C_M_AXI_BUSER_WIDTH( C_M_AXI_OUT_R_BUSER_WIDTH ),
    .C_TARGET_ADDR( C_M_AXI_OUT_R_TARGET_ADDR ),
    .C_USER_VALUE( C_M_AXI_OUT_R_USER_VALUE ),
    .C_PROT_VALUE( C_M_AXI_OUT_R_PROT_VALUE ),
    .C_CACHE_VALUE( C_M_AXI_OUT_R_CACHE_VALUE ))
pid_OUT_r_m_axi_U(
    .AWVALID(m_axi_OUT_r_AWVALID),
    .AWREADY(m_axi_OUT_r_AWREADY),
    .AWADDR(m_axi_OUT_r_AWADDR),
    .AWID(m_axi_OUT_r_AWID),
    .AWLEN(m_axi_OUT_r_AWLEN),
    .AWSIZE(m_axi_OUT_r_AWSIZE),
    .AWBURST(m_axi_OUT_r_AWBURST),
    .AWLOCK(m_axi_OUT_r_AWLOCK),
    .AWCACHE(m_axi_OUT_r_AWCACHE),
    .AWPROT(m_axi_OUT_r_AWPROT),
    .AWQOS(m_axi_OUT_r_AWQOS),
    .AWREGION(m_axi_OUT_r_AWREGION),
    .AWUSER(m_axi_OUT_r_AWUSER),
    .WVALID(m_axi_OUT_r_WVALID),
    .WREADY(m_axi_OUT_r_WREADY),
    .WDATA(m_axi_OUT_r_WDATA),
    .WSTRB(m_axi_OUT_r_WSTRB),
    .WLAST(m_axi_OUT_r_WLAST),
    .WID(m_axi_OUT_r_WID),
    .WUSER(m_axi_OUT_r_WUSER),
    .ARVALID(m_axi_OUT_r_ARVALID),
    .ARREADY(m_axi_OUT_r_ARREADY),
    .ARADDR(m_axi_OUT_r_ARADDR),
    .ARID(m_axi_OUT_r_ARID),
    .ARLEN(m_axi_OUT_r_ARLEN),
    .ARSIZE(m_axi_OUT_r_ARSIZE),
    .ARBURST(m_axi_OUT_r_ARBURST),
    .ARLOCK(m_axi_OUT_r_ARLOCK),
    .ARCACHE(m_axi_OUT_r_ARCACHE),
    .ARPROT(m_axi_OUT_r_ARPROT),
    .ARQOS(m_axi_OUT_r_ARQOS),
    .ARREGION(m_axi_OUT_r_ARREGION),
    .ARUSER(m_axi_OUT_r_ARUSER),
    .RVALID(m_axi_OUT_r_RVALID),
    .RREADY(m_axi_OUT_r_RREADY),
    .RDATA(m_axi_OUT_r_RDATA),
    .RLAST(m_axi_OUT_r_RLAST),
    .RID(m_axi_OUT_r_RID),
    .RUSER(m_axi_OUT_r_RUSER),
    .RRESP(m_axi_OUT_r_RRESP),
    .BVALID(m_axi_OUT_r_BVALID),
    .BREADY(m_axi_OUT_r_BREADY),
    .BRESP(m_axi_OUT_r_BRESP),
    .BID(m_axi_OUT_r_BID),
    .BUSER(m_axi_OUT_r_BUSER),
    .ACLK(ap_clk),
    .ARESET(ap_rst_n_inv),
    .ACLK_EN(1'b1),
    .I_ARVALID(1'b0),
    .I_ARREADY(OUT_r_ARREADY),
    .I_ARADDR(32'd0),
    .I_ARID(1'd0),
    .I_ARLEN(32'd0),
    .I_ARSIZE(3'd0),
    .I_ARLOCK(2'd0),
    .I_ARCACHE(4'd0),
    .I_ARQOS(4'd0),
    .I_ARPROT(3'd0),
    .I_ARUSER(1'd0),
    .I_ARBURST(2'd0),
    .I_ARREGION(4'd0),
    .I_RVALID(OUT_r_RVALID),
    .I_RREADY(1'b0),
    .I_RDATA(OUT_r_RDATA),
    .I_RID(OUT_r_RID),
    .I_RUSER(OUT_r_RUSER),
    .I_RRESP(OUT_r_RRESP),
    .I_RLAST(OUT_r_RLAST),
    .I_AWVALID(OUT_r_AWVALID),
    .I_AWREADY(OUT_r_AWREADY),
    .I_AWADDR(32'd0),
    .I_AWID(1'd0),
    .I_AWLEN(32'd8),
    .I_AWSIZE(3'd0),
    .I_AWLOCK(2'd0),
    .I_AWCACHE(4'd0),
    .I_AWQOS(4'd0),
    .I_AWPROT(3'd0),
    .I_AWUSER(1'd0),
    .I_AWBURST(2'd0),
    .I_AWREGION(4'd0),
    .I_WVALID(OUT_r_WVALID),
    .I_WREADY(OUT_r_WREADY),
    .I_WDATA(OUT_r_WDATA),
    .I_WID(1'd0),
    .I_WUSER(1'd0),
    .I_WLAST(1'b0),
    .I_WSTRB(2'd3),
    .I_BVALID(OUT_r_BVALID),
    .I_BREADY(OUT_r_BREADY),
    .I_BRESP(OUT_r_BRESP),
    .I_BID(OUT_r_BID),
    .I_BUSER(OUT_r_BUSER)
);

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter0_fsm <= ap_ST_iter0_fsm_state1;
    end else begin
        ap_CS_iter0_fsm <= ap_NS_iter0_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter1_fsm <= ap_ST_iter1_fsm_state0;
    end else begin
        ap_CS_iter1_fsm <= ap_NS_iter1_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter2_fsm <= ap_ST_iter2_fsm_state0;
    end else begin
        ap_CS_iter2_fsm <= ap_NS_iter2_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_CS_iter3_fsm <= ap_ST_iter3_fsm_state0;
    end else begin
        ap_CS_iter3_fsm <= ap_NS_iter3_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_OUT_r_AWREADY <= 1'b0;
    end else begin
        if ((1'b1 == ap_CS_iter1_fsm_state15)) begin
            if ((1'b1 == ap_condition_701)) begin
                ap_reg_ioackin_OUT_r_AWREADY <= 1'b0;
            end else if ((1'b1 == ap_condition_2178)) begin
                ap_reg_ioackin_OUT_r_AWREADY <= 1'b1;
            end
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst_n_inv == 1'b1) begin
        ap_reg_ioackin_OUT_r_WREADY <= 1'b0;
    end else begin
        if (((~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28))) & (1'b1 == ap_CS_iter2_fsm_state23)) | (~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28))) & (1'b1 == ap_CS_iter2_fsm_state22)) | (~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28))) & (1'b1 == ap_CS_iter2_fsm_state21)) | (~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28))) & (1'b1 == ap_CS_iter2_fsm_state20)) | (~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28))) & (1'b1 == ap_CS_iter2_fsm_state19)) | (~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28))) & (1'b1 == ap_CS_iter2_fsm_state18)) | (~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28))) & (1'b1 == ap_CS_iter2_fsm_state17)) | (~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17))) & (1'b1 == ap_CS_iter1_fsm_state16)))) begin
            ap_reg_ioackin_OUT_r_WREADY <= 1'b0;
        end else if (((~((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) & (1'b1 == ap_CS_iter2_fsm_state23) & (1'b1 == OUT_r_WREADY)) | (~((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) & (1'b1 == ap_CS_iter2_fsm_state22) & (1'b1 == OUT_r_WREADY)) | (~((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) & (1'b1 == ap_CS_iter2_fsm_state21) & (1'b1 == OUT_r_WREADY)) | (~((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) & (1'b1 == ap_CS_iter2_fsm_state20) & (1'b1 == OUT_r_WREADY)) | (~((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) & (1'b1 == ap_CS_iter2_fsm_state19) & (1'b1 == OUT_r_WREADY)) | (~((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) & (1'b1 == ap_CS_iter2_fsm_state18) & (1'b1 == OUT_r_WREADY)) | (~((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) & (1'b1 == ap_CS_iter2_fsm_state17) & (1'b1 == OUT_r_WREADY)) | (~((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) & (1'b1 == ap_CS_iter1_fsm_state16) & (1'b1 == OUT_r_WREADY)))) begin
            ap_reg_ioackin_OUT_r_WREADY <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_262)) begin
        if (((1'b1 == ap_CS_iter0_fsm_state4) & (tmp_6_reg_2582 == 1'd1))) begin
            integral_pos_V_0 <= tmp_1_fu_709_p3;
        end else if (((tmp_6_fu_598_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state2))) begin
            integral_pos_V_0 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_262)) begin
        if (((1'b1 == ap_CS_iter0_fsm_state5) & (tmp_6_reg_2582 == 1'd1))) begin
            integral_pos_V_1 <= tmp_25_fu_843_p3;
        end else if (((tmp_6_fu_598_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state2))) begin
            integral_pos_V_1 <= 32'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_262)) begin
        if (((1'b1 == ap_CS_iter0_fsm_state3) & (tmp_6_reg_2582 == 1'd1))) begin
            last_error_pos_V_0 <= tmp_38_fu_660_p1;
        end else if (((tmp_6_fu_598_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state2))) begin
            last_error_pos_V_0 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((1'b1 == ap_condition_262)) begin
        if (((1'b1 == ap_CS_iter0_fsm_state4) & (tmp_6_reg_2582 == 1'd1))) begin
            last_error_pos_V_1 <= tmp_41_fu_781_p1;
        end else if (((tmp_6_fu_598_p2 == 1'd0) & (1'b1 == ap_CS_iter0_fsm_state2))) begin
            last_error_pos_V_1 <= 16'd0;
        end
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17))) & (1'b1 == ap_CS_iter1_fsm_state13))) begin
        addconv2_reg_2955[33 : 15] <= addconv2_fu_1692_p2[33 : 15];
        addconv3_reg_2960[32 : 15] <= addconv3_fu_1698_p2[32 : 15];
        p_shl_cast1_reg_2926[33 : 15] <= p_shl_cast1_fu_1662_p1[33 : 15];
        p_shl_reg_2921[31 : 15] <= p_shl_fu_1655_p3[31 : 15];
        r_V_2_1_reg_2950[33 : 15] <= r_V_2_1_fu_1686_p2[33 : 15];
        r_V_2_reg_2939[33 : 15] <= r_V_2_fu_1670_p2[33 : 15];
        sum_cast_reg_2944[33 : 15] <= sum_cast_fu_1682_p1[33 : 15];
        tmp_89_cast_reg_2934[33 : 15] <= tmp_89_cast_fu_1666_p1[33 : 15];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17))) & (1'b1 == ap_CS_iter1_fsm_state14))) begin
        addconv4_reg_3010[33 : 15] <= addconv4_fu_1773_p2[33 : 15];
        p_Val2_52_reg_2965[48 : 15] <= p_Val2_52_fu_1720_p2[48 : 15];
        p_Val2_79_1_reg_2975[48 : 15] <= p_Val2_79_1_fu_1733_p2[48 : 15];
        p_Val2_79_2_reg_2985[48 : 15] <= p_Val2_79_2_fu_1746_p2[48 : 15];
        r_V_2_3_reg_2995[33 : 15] <= r_V_2_3_fu_1759_p2[33 : 15];
        r_V_2_4_reg_3000[33 : 15] <= r_V_2_4_fu_1764_p2[33 : 15];
        r_V_2_5_reg_3005[33 : 15] <= r_V_2_5_fu_1768_p2[33 : 15];
        r_V_2_7_reg_3015[33 : 15] <= r_V_2_7_fu_1777_p2[33 : 15];
        tmp_87_reg_2970[46 : 15] <= tmp_87_fu_1726_p1[46 : 15];
        tmp_93_reg_2980[46 : 15] <= tmp_93_fu_1739_p1[46 : 15];
        tmp_96_reg_2990[46 : 15] <= tmp_96_fu_1752_p1[46 : 15];
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17))) & (1'b1 == ap_CS_iter1_fsm_state9))) begin
        integral_rate_V_0 <= tmp_50_fu_1210_p3;
        integral_rate_V_1 <= tmp_69_fu_1297_p3;
        last_error_rate_V_0 <= tmp_61_reg_2824;
        last_error_rate_V_1 <= tmp_80_reg_2836;
        p_Val2_33_reg_2856 <= p_Val2_33_fu_1244_p2;
        p_Val2_42_reg_2871 <= p_Val2_42_fu_1332_p2;
        tmp_50_reg_2846 <= tmp_50_fu_1210_p3;
        tmp_51_reg_2851 <= tmp_51_fu_1232_p2;
        tmp_69_reg_2861 <= tmp_69_fu_1297_p3;
        tmp_70_reg_2866 <= tmp_70_fu_1319_p2;
        tmp_83_reg_2876 <= {{p_Val2_48_fu_1349_p2[29:13]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state2))) begin
        kd_V_load_2_reg_2604 <= kd_V_q0;
        ki_V_load_2_reg_2599 <= ki_V_q0;
        kp_V_load_3_reg_2594 <= kp_V_q0;
        p_Val2_29_reg_2589 <= measured_V_q0;
        tmp_6_reg_2582 <= tmp_6_fu_598_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state8))) begin
        kd_V_load_2_reg_2604_pp0_iter0_reg <= kd_V_load_2_reg_2604;
        ki_V_load_2_reg_2599_pp0_iter0_reg <= ki_V_load_2_reg_2599;
        kp_V_load_3_reg_2594_pp0_iter0_reg <= kp_V_load_3_reg_2594;
        kp_V_load_5_reg_2812_pp0_iter0_reg <= kp_V_load_5_reg_2812;
        p_Val2_30_reg_2817 <= p_Val2_30_fu_1128_p2;
        p_Val2_39_reg_2829 <= p_Val2_39_fu_1145_p2;
        p_Val2_49_reg_2756_pp0_iter0_reg <= p_Val2_49_reg_2756;
        r_V_1_reg_2841 <= r_V_1_fu_1162_p2;
        reg_536_pp0_iter0_reg <= reg_536;
        reg_540_pp0_iter0_reg <= reg_540;
        reg_544_pp0_iter0_reg <= reg_544;
        tmp_61_reg_2824 <= tmp_61_fu_1134_p1;
        tmp_80_reg_2836 <= tmp_80_fu_1151_p1;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state4) & (tmp_6_reg_2582 == 1'd1))) begin
        ki_V_load_1_reg_2686 <= ki_V_q0;
        p_Val2_13_reg_2675 <= p_Val2_13_fu_757_p2;
        p_Val2_6_reg_2665 <= p_Val2_6_fu_730_p2;
        p_Val2_8_reg_2670 <= p_Val2_8_fu_743_p2;
        tmp_1_reg_2660 <= tmp_1_fu_709_p3;
        tmp_26_reg_2681 <= tmp_26_fu_775_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state7))) begin
        kp_V_load_5_reg_2812 <= kp_V_q0;
        p_Val2_47_reg_2807 <= measured_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state4))) begin
        p_Val2_11_reg_2650 <= cmdIn_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state6) & (tmp_6_reg_2582 == 1'd1))) begin
        p_Val2_16_reg_2766 <= p_Val2_16_fu_919_p2;
        p_Val2_9_reg_2761 <= p_Val2_9_fu_907_p2;
        phitmp_reg_2771 <= {{p_Val2_23_fu_932_p2[28:13]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state5) & (tmp_6_reg_2582 == 1'd1))) begin
        p_Val2_17_reg_2731 <= p_Val2_17_fu_864_p2;
        p_Val2_18_reg_2736 <= p_Val2_18_fu_877_p2;
        p_Val2_7_reg_2721 <= p_Val2_7_fu_798_p2;
        r_V_reg_2741 <= r_V_fu_891_p2;
        tmp_25_reg_2726 <= tmp_25_fu_843_p3;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state3))) begin
        p_Val2_1_reg_2609 <= cmdIn_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state7) & (tmp_6_reg_2582 == 1'd1))) begin
        p_Val2_20_reg_2791 <= p_Val2_20_fu_1013_p2;
        phitmp5_reg_2802 <= phitmp5_fu_1053_p3;
        tmp_31_reg_2796 <= {{p_Val2_20_fu_1013_p2[44:13]}};
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state5))) begin
        p_Val2_21_reg_2716 <= cmdIn_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17))) & (1'b1 == ap_CS_iter1_fsm_state10))) begin
        p_Val2_34_reg_2881 <= p_Val2_34_fu_1371_p2;
        p_Val2_36_reg_2886 <= p_Val2_36_fu_1383_p2;
        p_Val2_43_reg_2891 <= p_Val2_43_fu_1396_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17))) & (1'b1 == ap_CS_iter1_fsm_state11))) begin
        p_Val2_35_reg_2896 <= p_Val2_35_fu_1412_p2;
        p_Val2_44_reg_2901 <= p_Val2_44_fu_1428_p2;
        p_Val2_45_reg_2906 <= p_Val2_45_fu_1441_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state6))) begin
        p_Val2_38_reg_2776 <= measured_V_q0;
        p_Val2_49_reg_2756 <= cmdIn_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state3) & (tmp_6_reg_2582 == 1'd1))) begin
        p_Val2_3_reg_2619 <= p_Val2_3_fu_636_p2;
        tmp_3_reg_2625 <= tmp_3_fu_654_p2;
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17))) & (1'b1 == ap_CS_iter1_fsm_state15))) begin
        p_Val2_54_reg_3046 <= p_Val2_54_fu_1883_p3;
        p_Val2_79_3_reg_3061[48 : 15] <= p_Val2_79_3_fu_2062_p2[48 : 15];
        p_Val2_79_4_reg_3071[48 : 15] <= p_Val2_79_4_fu_2075_p2[48 : 15];
        p_Val2_79_5_reg_3081[48 : 15] <= p_Val2_79_5_fu_2088_p2[48 : 15];
        p_Val2_81_1_reg_3051 <= p_Val2_81_1_fu_1969_p3;
        p_Val2_81_2_reg_3056 <= p_Val2_81_2_fu_2051_p3;
        tmp_102_reg_3076[46 : 15] <= tmp_102_fu_2081_p1[46 : 15];
        tmp_106_reg_3086[46 : 15] <= tmp_106_fu_2094_p1[46 : 15];
        tmp_88_reg_3037[46 : 30] <= tmp_88_fu_1808_p1[46 : 30];
        tmp_92_cast_cast1_reg_3020[50 : 30] <= tmp_92_cast_cast1_fu_1792_p1[50 : 30];
        tmp_92_cast_cast2_reg_3027[52 : 30] <= tmp_92_cast_cast2_fu_1796_p1[52 : 30];
        tmp_92_cast_cast_reg_3032[51 : 30] <= tmp_92_cast_cast_fu_1800_p1[51 : 30];
        tmp_99_reg_3066[46 : 15] <= tmp_99_fu_2068_p1[46 : 15];
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17))) & (1'b1 == ap_CS_iter1_fsm_state16))) begin
        p_Val2_79_6_reg_3106[48 : 15] <= p_Val2_79_6_fu_2349_p2[48 : 15];
        p_Val2_79_7_reg_3116[48 : 15] <= p_Val2_79_7_fu_2362_p2[48 : 15];
        p_Val2_81_1_reg_3051_pp0_iter1_reg <= p_Val2_81_1_reg_3051;
        p_Val2_81_2_reg_3056_pp0_iter1_reg <= p_Val2_81_2_reg_3056;
        p_Val2_81_3_reg_3091 <= p_Val2_81_3_fu_2174_p3;
        p_Val2_81_4_reg_3096 <= p_Val2_81_4_fu_2254_p3;
        p_Val2_81_5_reg_3101 <= p_Val2_81_5_fu_2338_p3;
        tmp_110_reg_3111[46 : 15] <= tmp_110_fu_2355_p1[46 : 15];
        tmp_112_reg_3121[46 : 15] <= tmp_112_fu_2368_p1[46 : 15];
        tmp_88_reg_3037_pp0_iter1_reg[46 : 30] <= tmp_88_reg_3037[46 : 30];
        tmp_92_cast_cast1_reg_3020_pp0_iter1_reg[50 : 30] <= tmp_92_cast_cast1_reg_3020[50 : 30];
    end
end

always @ (posedge ap_clk) begin
    if ((~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28))) & (1'b1 == ap_CS_iter2_fsm_state17))) begin
        p_Val2_81_6_reg_3126 <= p_Val2_81_6_fu_2444_p3;
        p_Val2_81_7_reg_3131 <= p_Val2_81_7_fu_2524_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state6)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state5) & (tmp_6_reg_2582 == 1'd1)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state4) & (tmp_6_reg_2582 == 1'd1)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state3) & (tmp_6_reg_2582 == 1'd1)))) begin
        reg_536 <= kp_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state5)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state3) & (tmp_6_reg_2582 == 1'd1)))) begin
        reg_540 <= ki_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state5)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state4) & (tmp_6_reg_2582 == 1'd1)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state3) & (tmp_6_reg_2582 == 1'd1)))) begin
        reg_544 <= kd_V_q0;
    end
end

always @ (posedge ap_clk) begin
    if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17))) & (1'b1 == ap_CS_iter1_fsm_state12))) begin
        tmp_84_reg_2911[18 : 2] <= tmp_84_fu_1603_p3[18 : 2];
        tmp_85_reg_2916[18 : 2] <= tmp_85_fu_1619_p3[18 : 2];
    end
end

always @ (*) begin
    if ((~((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) & (ap_reg_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) begin
        OUT_r_AWVALID = 1'b1;
    end else begin
        OUT_r_AWVALID = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state28) & (1'b1 == OUT_r_BVALID))) begin
        OUT_r_BREADY = 1'b1;
    end else begin
        OUT_r_BREADY = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_condition_2175)) begin
        if ((1'b1 == ap_CS_iter2_fsm_state23)) begin
            OUT_r_WDATA = p_Val2_81_7_reg_3131;
        end else if ((1'b1 == ap_CS_iter2_fsm_state22)) begin
            OUT_r_WDATA = p_Val2_81_6_reg_3126;
        end else if ((1'b1 == ap_CS_iter2_fsm_state21)) begin
            OUT_r_WDATA = p_Val2_81_5_reg_3101;
        end else if ((1'b1 == ap_CS_iter2_fsm_state20)) begin
            OUT_r_WDATA = p_Val2_81_4_reg_3096;
        end else if ((1'b1 == ap_CS_iter2_fsm_state19)) begin
            OUT_r_WDATA = p_Val2_81_3_reg_3091;
        end else if ((1'b1 == ap_CS_iter2_fsm_state18)) begin
            OUT_r_WDATA = p_Val2_81_2_reg_3056_pp0_iter1_reg;
        end else if ((1'b1 == ap_CS_iter2_fsm_state17)) begin
            OUT_r_WDATA = p_Val2_81_1_reg_3051_pp0_iter1_reg;
        end else if ((1'b1 == ap_CS_iter1_fsm_state16)) begin
            OUT_r_WDATA = p_Val2_54_reg_3046;
        end else begin
            OUT_r_WDATA = 'bx;
        end
    end else begin
        OUT_r_WDATA = 'bx;
    end
end

always @ (*) begin
    if (((~((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) & (ap_reg_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | (~((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) & (ap_reg_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | (~((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) & (ap_reg_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | (~((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) & (ap_reg_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | (~((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) & (ap_reg_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | (~((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) & (ap_reg_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | (~((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) & (ap_reg_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | (~((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) & (ap_reg_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)))) begin
        OUT_r_WVALID = 1'b1;
    end else begin
        OUT_r_WVALID = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter1_fsm_state15)) begin
        OUT_r_blk_n_AW = m_axi_OUT_r_AWREADY;
    end else begin
        OUT_r_blk_n_AW = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter3_fsm_state28)) begin
        OUT_r_blk_n_B = m_axi_OUT_r_BVALID;
    end else begin
        OUT_r_blk_n_B = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter2_fsm_state23) | (1'b1 == ap_CS_iter2_fsm_state22) | (1'b1 == ap_CS_iter2_fsm_state21) | (1'b1 == ap_CS_iter2_fsm_state20) | (1'b1 == ap_CS_iter2_fsm_state19) | (1'b1 == ap_CS_iter2_fsm_state18) | (1'b1 == ap_CS_iter2_fsm_state17) | (1'b1 == ap_CS_iter1_fsm_state16))) begin
        OUT_r_blk_n_W = m_axi_OUT_r_WREADY;
    end else begin
        OUT_r_blk_n_W = 1'b1;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter3_fsm_state28) & (1'b1 == OUT_r_BVALID))) begin
        ap_done = 1'b1;
    end else begin
        ap_done = 1'b0;
    end
end

always @ (*) begin
    if (((ap_start == 1'b0) & (1'b1 == ap_CS_iter3_fsm_state0) & (1'b1 == ap_CS_iter2_fsm_state0) & (1'b1 == ap_CS_iter1_fsm_state0) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state8) & (tmp_6_reg_2582 == 1'd1))) begin
        ap_phi_mux_p_Val2_24_phi_fu_518_p4 = phitmp6_fu_1094_p3;
    end else begin
        ap_phi_mux_p_Val2_24_phi_fu_518_p4 = 16'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state8) & (tmp_6_reg_2582 == 1'd1))) begin
        ap_phi_mux_p_Val2_25_phi_fu_529_p4 = phitmp5_reg_2802;
    end else begin
        ap_phi_mux_p_Val2_25_phi_fu_529_p4 = 16'd0;
    end
end

always @ (*) begin
    if (((1'b1 == ap_CS_iter0_fsm_state8) & (tmp_6_reg_2582 == 1'd1))) begin
        ap_phi_mux_p_Val2_s_20_phi_fu_507_p4 = phitmp_reg_2771;
    end else begin
        ap_phi_mux_p_Val2_s_20_phi_fu_507_p4 = 16'd0;
    end
end

always @ (*) begin
    if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state8))) begin
        ap_ready = 1'b1;
    end else begin
        ap_ready = 1'b0;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_OUT_r_AWREADY == 1'b0)) begin
        ap_sig_ioackin_OUT_r_AWREADY = OUT_r_AWREADY;
    end else begin
        ap_sig_ioackin_OUT_r_AWREADY = 1'b1;
    end
end

always @ (*) begin
    if ((ap_reg_ioackin_OUT_r_WREADY == 1'b0)) begin
        ap_sig_ioackin_OUT_r_WREADY = OUT_r_WREADY;
    end else begin
        ap_sig_ioackin_OUT_r_WREADY = 1'b1;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter0_fsm_state5)) begin
        cmdIn_V_address0 = 64'd0;
    end else if ((1'b1 == ap_CS_iter0_fsm_state4)) begin
        cmdIn_V_address0 = 64'd3;
    end else if ((1'b1 == ap_CS_iter0_fsm_state3)) begin
        cmdIn_V_address0 = 64'd2;
    end else if ((1'b1 == ap_CS_iter0_fsm_state2)) begin
        cmdIn_V_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_start == 1'b1))) begin
        cmdIn_V_address0 = 64'd5;
    end else begin
        cmdIn_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state2)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state5)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state4)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state3)))) begin
        cmdIn_V_ce0 = 1'b1;
    end else begin
        cmdIn_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter0_fsm_state4)) begin
        kd_V_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_iter0_fsm_state3) & (tmp_6_reg_2582 == 1'd1))) begin
        kd_V_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_iter0_fsm_state2) & (tmp_6_fu_598_p2 == 1'd1))) begin
        kd_V_address0 = 64'd0;
    end else if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_start == 1'b1))) begin
        kd_V_address0 = 64'd2;
    end else begin
        kd_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state2) & (tmp_6_fu_598_p2 == 1'd1)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state4)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state3) & (tmp_6_reg_2582 == 1'd1)))) begin
        kd_V_ce0 = 1'b1;
    end else begin
        kd_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter0_fsm_state4)) begin
        ki_V_address0 = 64'd3;
    end else if (((1'b1 == ap_CS_iter0_fsm_state3) & (tmp_6_reg_2582 == 1'd1))) begin
        ki_V_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_iter0_fsm_state2) & (tmp_6_fu_598_p2 == 1'd1))) begin
        ki_V_address0 = 64'd0;
    end else if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_start == 1'b1))) begin
        ki_V_address0 = 64'd2;
    end else begin
        ki_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state2) & (tmp_6_fu_598_p2 == 1'd1)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state4)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state3) & (tmp_6_reg_2582 == 1'd1)))) begin
        ki_V_ce0 = 1'b1;
    end else begin
        ki_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter0_fsm_state6)) begin
        kp_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_iter0_fsm_state5)) begin
        kp_V_address0 = 64'd4;
    end else if (((1'b1 == ap_CS_iter0_fsm_state4) & (tmp_6_reg_2582 == 1'd1))) begin
        kp_V_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_iter0_fsm_state3) & (tmp_6_reg_2582 == 1'd1))) begin
        kp_V_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_iter0_fsm_state2) & (tmp_6_fu_598_p2 == 1'd1))) begin
        kp_V_address0 = 64'd0;
    end else if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_start == 1'b1))) begin
        kp_V_address0 = 64'd3;
    end else begin
        kp_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state2) & (tmp_6_fu_598_p2 == 1'd1)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state6)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state5)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state4) & (tmp_6_reg_2582 == 1'd1)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state3) & (tmp_6_reg_2582 == 1'd1)))) begin
        kp_V_ce0 = 1'b1;
    end else begin
        kp_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_iter0_fsm_state6)) begin
        measured_V_address0 = 64'd5;
    end else if ((1'b1 == ap_CS_iter0_fsm_state5)) begin
        measured_V_address0 = 64'd4;
    end else if (((1'b1 == ap_CS_iter0_fsm_state4) & (tmp_6_reg_2582 == 1'd1))) begin
        measured_V_address0 = 64'd2;
    end else if (((1'b1 == ap_CS_iter0_fsm_state3) & (tmp_6_reg_2582 == 1'd1))) begin
        measured_V_address0 = 64'd1;
    end else if (((1'b1 == ap_CS_iter0_fsm_state2) & (tmp_6_fu_598_p2 == 1'd1))) begin
        measured_V_address0 = 64'd0;
    end else if (((1'b1 == ap_CS_iter0_fsm_state1) & (ap_start == 1'b1))) begin
        measured_V_address0 = 64'd3;
    end else begin
        measured_V_address0 = 'bx;
    end
end

always @ (*) begin
    if (((~((ap_start == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state1)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state2) & (tmp_6_fu_598_p2 == 1'd1)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state6)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state5)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state4) & (tmp_6_reg_2582 == 1'd1)) | (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state3) & (tmp_6_reg_2582 == 1'd1)))) begin
        measured_V_ce0 = 1'b1;
    end else begin
        measured_V_ce0 = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_iter0_fsm)
        ap_ST_iter0_fsm_state1 : begin
            if ((~((ap_start == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state1))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state2;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
            end
        end
        ap_ST_iter0_fsm_state2 : begin
            if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state2))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state3;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state2;
            end
        end
        ap_ST_iter0_fsm_state3 : begin
            if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state3))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state4;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state3;
            end
        end
        ap_ST_iter0_fsm_state4 : begin
            if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state4))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state5;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state4;
            end
        end
        ap_ST_iter0_fsm_state5 : begin
            if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state5))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state6;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state5;
            end
        end
        ap_ST_iter0_fsm_state6 : begin
            if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state6))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state7;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state6;
            end
        end
        ap_ST_iter0_fsm_state7 : begin
            if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state7))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state8;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state7;
            end
        end
        ap_ST_iter0_fsm_state8 : begin
            if (~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15)))) begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state1;
            end else begin
                ap_NS_iter0_fsm = ap_ST_iter0_fsm_state8;
            end
        end
        default : begin
            ap_NS_iter0_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter1_fsm)
        ap_ST_iter1_fsm_state9 : begin
            if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17))) & (1'b1 == ap_CS_iter1_fsm_state9))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state10;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state9;
            end
        end
        ap_ST_iter1_fsm_state10 : begin
            if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17))) & (1'b1 == ap_CS_iter1_fsm_state10))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state11;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state10;
            end
        end
        ap_ST_iter1_fsm_state11 : begin
            if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17))) & (1'b1 == ap_CS_iter1_fsm_state11))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state12;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state11;
            end
        end
        ap_ST_iter1_fsm_state12 : begin
            if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17))) & (1'b1 == ap_CS_iter1_fsm_state12))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state13;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state12;
            end
        end
        ap_ST_iter1_fsm_state13 : begin
            if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17))) & (1'b1 == ap_CS_iter1_fsm_state13))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state14;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state13;
            end
        end
        ap_ST_iter1_fsm_state14 : begin
            if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17))) & (1'b1 == ap_CS_iter1_fsm_state14))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state15;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state14;
            end
        end
        ap_ST_iter1_fsm_state15 : begin
            if ((~((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17))) & (1'b1 == ap_CS_iter1_fsm_state15))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state16;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state15;
            end
        end
        ap_ST_iter1_fsm_state16 : begin
            if ((~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17))) & (1'b1 == ap_CS_iter0_fsm_state8))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state9;
            end else if ((~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17))) & (1'b0 == ap_CS_iter0_fsm_state8))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state16;
            end
        end
        ap_ST_iter1_fsm_state0 : begin
            if ((~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15))) & (1'b1 == ap_CS_iter0_fsm_state8))) begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state9;
            end else begin
                ap_NS_iter1_fsm = ap_ST_iter1_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter1_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter2_fsm)
        ap_ST_iter2_fsm_state17 : begin
            if ((~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28))) & (1'b1 == ap_CS_iter2_fsm_state17))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state18;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state17;
            end
        end
        ap_ST_iter2_fsm_state18 : begin
            if ((~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28))) & (1'b1 == ap_CS_iter2_fsm_state18))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state19;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state18;
            end
        end
        ap_ST_iter2_fsm_state19 : begin
            if ((~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28))) & (1'b1 == ap_CS_iter2_fsm_state19))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state20;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state19;
            end
        end
        ap_ST_iter2_fsm_state20 : begin
            if ((~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28))) & (1'b1 == ap_CS_iter2_fsm_state20))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state21;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state20;
            end
        end
        ap_ST_iter2_fsm_state21 : begin
            if ((~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28))) & (1'b1 == ap_CS_iter2_fsm_state21))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state22;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state21;
            end
        end
        ap_ST_iter2_fsm_state22 : begin
            if ((~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28))) & (1'b1 == ap_CS_iter2_fsm_state22))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state23;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state22;
            end
        end
        ap_ST_iter2_fsm_state23 : begin
            if ((~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28))) & (1'b1 == ap_CS_iter2_fsm_state23))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state24;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state23;
            end
        end
        ap_ST_iter2_fsm_state24 : begin
            if ((~((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) & (1'b1 == ap_CS_iter1_fsm_state16) & (ap_sig_ioackin_OUT_r_WREADY == 1'b1))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state17;
            end else if ((~((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) & ((1'b0 == ap_CS_iter1_fsm_state16) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16))))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state24;
            end
        end
        ap_ST_iter2_fsm_state0 : begin
            if ((~((ap_sig_ioackin_OUT_r_WREADY == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17))) & (1'b1 == ap_CS_iter1_fsm_state16))) begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state17;
            end else begin
                ap_NS_iter2_fsm = ap_ST_iter2_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter2_fsm = 'bx;
        end
    endcase
end

always @ (*) begin
    case (ap_CS_iter3_fsm)
        ap_ST_iter3_fsm_state25 : begin
            ap_NS_iter3_fsm = ap_ST_iter3_fsm_state26;
        end
        ap_ST_iter3_fsm_state26 : begin
            ap_NS_iter3_fsm = ap_ST_iter3_fsm_state27;
        end
        ap_ST_iter3_fsm_state27 : begin
            ap_NS_iter3_fsm = ap_ST_iter3_fsm_state28;
        end
        ap_ST_iter3_fsm_state28 : begin
            if (((1'b1 == ap_CS_iter2_fsm_state24) & (1'b1 == OUT_r_BVALID))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state25;
            end else if (((1'b0 == ap_CS_iter2_fsm_state24) & (1'b1 == OUT_r_BVALID))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state28;
            end
        end
        ap_ST_iter3_fsm_state0 : begin
            if ((~((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) & (1'b1 == ap_CS_iter2_fsm_state24))) begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state25;
            end else begin
                ap_NS_iter3_fsm = ap_ST_iter3_fsm_state0;
            end
        end
        default : begin
            ap_NS_iter3_fsm = 'bx;
        end
    endcase
end

assign addconv2_fu_1692_p2 = ($signed(p_shl_cast1_fu_1662_p1) + $signed(sum_cast_fu_1682_p1));

assign addconv3_fu_1698_p2 = ($signed(p_shl1_cast_fu_1634_p1) - $signed(p_Val2_50_cast_fu_1645_p1));

assign addconv4_fu_1773_p2 = ($signed(sum_cast_reg_2944) - $signed(p_shl_cast1_reg_2926));

assign addconv_fu_1649_p2 = ($signed(p_Val2_50_cast_fu_1645_p1) - $signed(p_shl1_cast_fu_1634_p1));

assign ap_CS_iter0_fsm_state1 = ap_CS_iter0_fsm[32'd0];

assign ap_CS_iter0_fsm_state2 = ap_CS_iter0_fsm[32'd1];

assign ap_CS_iter0_fsm_state3 = ap_CS_iter0_fsm[32'd2];

assign ap_CS_iter0_fsm_state4 = ap_CS_iter0_fsm[32'd3];

assign ap_CS_iter0_fsm_state5 = ap_CS_iter0_fsm[32'd4];

assign ap_CS_iter0_fsm_state6 = ap_CS_iter0_fsm[32'd5];

assign ap_CS_iter0_fsm_state7 = ap_CS_iter0_fsm[32'd6];

assign ap_CS_iter0_fsm_state8 = ap_CS_iter0_fsm[32'd7];

assign ap_CS_iter1_fsm_state0 = ap_CS_iter1_fsm[32'd0];

assign ap_CS_iter1_fsm_state10 = ap_CS_iter1_fsm[32'd2];

assign ap_CS_iter1_fsm_state11 = ap_CS_iter1_fsm[32'd3];

assign ap_CS_iter1_fsm_state12 = ap_CS_iter1_fsm[32'd4];

assign ap_CS_iter1_fsm_state13 = ap_CS_iter1_fsm[32'd5];

assign ap_CS_iter1_fsm_state14 = ap_CS_iter1_fsm[32'd6];

assign ap_CS_iter1_fsm_state15 = ap_CS_iter1_fsm[32'd7];

assign ap_CS_iter1_fsm_state16 = ap_CS_iter1_fsm[32'd8];

assign ap_CS_iter1_fsm_state9 = ap_CS_iter1_fsm[32'd1];

assign ap_CS_iter2_fsm_state0 = ap_CS_iter2_fsm[32'd0];

assign ap_CS_iter2_fsm_state17 = ap_CS_iter2_fsm[32'd1];

assign ap_CS_iter2_fsm_state18 = ap_CS_iter2_fsm[32'd2];

assign ap_CS_iter2_fsm_state19 = ap_CS_iter2_fsm[32'd3];

assign ap_CS_iter2_fsm_state20 = ap_CS_iter2_fsm[32'd4];

assign ap_CS_iter2_fsm_state21 = ap_CS_iter2_fsm[32'd5];

assign ap_CS_iter2_fsm_state22 = ap_CS_iter2_fsm[32'd6];

assign ap_CS_iter2_fsm_state23 = ap_CS_iter2_fsm[32'd7];

assign ap_CS_iter2_fsm_state24 = ap_CS_iter2_fsm[32'd8];

assign ap_CS_iter3_fsm_state0 = ap_CS_iter3_fsm[32'd0];

assign ap_CS_iter3_fsm_state28 = ap_CS_iter3_fsm[32'd4];

assign ap_block_state10_pp0_stage1_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state11_pp0_stage2_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state12_pp0_stage3_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state13_pp0_stage4_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state14_pp0_stage5_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state15_pp0_stage6_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state16_pp0_stage7_iter1 = ~(1'b1 == 1'b1);

assign ap_block_state17_pp0_stage0_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state18_pp0_stage1_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state19_pp0_stage2_iter2 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state1_pp0_stage0_iter0 = (ap_start == 1'b0);
end

assign ap_block_state20_pp0_stage3_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state21_pp0_stage4_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state22_pp0_stage5_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state23_pp0_stage6_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state24_pp0_stage7_iter2 = ~(1'b1 == 1'b1);

assign ap_block_state25_pp0_stage0_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state26_pp0_stage1_iter3 = ~(1'b1 == 1'b1);

assign ap_block_state27_pp0_stage2_iter3 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_block_state28_pp0_stage3_iter3 = (1'b0 == OUT_r_BVALID);
end

assign ap_block_state2_pp0_stage1_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state3_pp0_stage2_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state4_pp0_stage3_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state5_pp0_stage4_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state6_pp0_stage5_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state7_pp0_stage6_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state8_pp0_stage7_iter0 = ~(1'b1 == 1'b1);

assign ap_block_state9_pp0_stage0_iter1 = ~(1'b1 == 1'b1);

always @ (*) begin
    ap_condition_2175 = (~((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) & (ap_reg_ioackin_OUT_r_WREADY == 1'b0));
end

always @ (*) begin
    ap_condition_2178 = (~((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) & (1'b1 == OUT_r_AWREADY));
end

always @ (*) begin
    ap_condition_262 = ~(((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state16)) | ((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) & (1'b1 == ap_CS_iter1_fsm_state15)));
end

always @ (*) begin
    ap_condition_701 = ~((ap_sig_ioackin_OUT_r_AWREADY == 1'b0) | ((1'b0 == OUT_r_BVALID) & (1'b1 == ap_CS_iter3_fsm_state28)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state23)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state22)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state21)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state20)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state19)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state18)) | ((ap_sig_ioackin_OUT_r_WREADY == 1'b0) & (1'b1 == ap_CS_iter2_fsm_state17)));
end

always @ (*) begin
    ap_rst_n_inv = ~ap_rst_n;
end

assign p_1_fu_590_p3 = ((tmp_17_fu_558_p3[0:0] === 1'b1) ? p_s_fu_582_p3 : ret_V_fu_548_p4);

assign p_Val2_10_fu_958_p2 = (tmp_13_fu_954_p1 + tmp_12_fu_951_p1);

assign p_Val2_13_fu_757_p2 = ($signed(tmp_18_fu_749_p1) - $signed(tmp_19_fu_753_p1));

assign p_Val2_16_fu_919_p0 = tmp_25_reg_2726;

assign p_Val2_16_fu_919_p1 = ki_V_load_1_reg_2686;

assign p_Val2_16_fu_919_p2 = ($signed(p_Val2_16_fu_919_p0) * $signed(p_Val2_16_fu_919_p1));

assign p_Val2_17_cast_fu_986_p1 = $signed(p_Val2_17_reg_2731);

assign p_Val2_17_fu_864_p0 = p_Val2_13_reg_2675;

assign p_Val2_17_fu_864_p1 = reg_536;

assign p_Val2_17_fu_864_p2 = ($signed(p_Val2_17_fu_864_p0) * $signed(p_Val2_17_fu_864_p1));

assign p_Val2_18_cast_fu_1002_p1 = $signed(p_Val2_18_reg_2736);

assign p_Val2_18_fu_877_p0 = tmp_26_reg_2681;

assign p_Val2_18_fu_877_p1 = reg_544;

assign p_Val2_18_fu_877_p2 = ($signed(p_Val2_18_fu_877_p0) * $signed(p_Val2_18_fu_877_p1));

assign p_Val2_19_fu_996_p2 = (tmp_27_fu_989_p1 + tmp_28_fu_993_p1);

assign p_Val2_20_fu_1013_p2 = (tmp_30_fu_1009_p1 + tmp_29_fu_1005_p1);

assign p_Val2_23_fu_932_p0 = r_V_reg_2741;

assign p_Val2_23_fu_932_p1 = reg_536;

assign p_Val2_23_fu_932_p2 = ($signed(p_Val2_23_fu_932_p0) * $signed(p_Val2_23_fu_932_p1));

assign p_Val2_26_fu_1103_p3 = ((tmp_6_reg_2582[0:0] === 1'b1) ? ap_phi_mux_p_Val2_s_20_phi_fu_507_p4 : p_Val2_21_reg_2716);

assign p_Val2_27_fu_1109_p3 = ((tmp_6_reg_2582[0:0] === 1'b1) ? ap_phi_mux_p_Val2_24_phi_fu_518_p4 : p_Val2_11_reg_2650);

assign p_Val2_28_fu_1115_p3 = ((tmp_6_reg_2582[0:0] === 1'b1) ? ap_phi_mux_p_Val2_25_phi_fu_529_p4 : p_Val2_1_reg_2609);

assign p_Val2_30_fu_1128_p2 = ($signed(tmp_43_fu_1121_p1) - $signed(tmp_44_fu_1125_p1));

assign p_Val2_33_cast_fu_1402_p1 = $signed(p_Val2_33_reg_2856);

assign p_Val2_33_fu_1244_p0 = p_Val2_30_reg_2817;

assign p_Val2_33_fu_1244_p1 = kp_V_load_3_reg_2594_pp0_iter0_reg;

assign p_Val2_33_fu_1244_p2 = ($signed(p_Val2_33_fu_1244_p0) * $signed(p_Val2_33_fu_1244_p1));

assign p_Val2_34_fu_1371_p0 = tmp_50_reg_2846;

assign p_Val2_34_fu_1371_p1 = ki_V_load_2_reg_2599_pp0_iter0_reg;

assign p_Val2_34_fu_1371_p2 = ($signed(p_Val2_34_fu_1371_p0) * $signed(p_Val2_34_fu_1371_p1));

assign p_Val2_35_fu_1412_p2 = (tmp_52_fu_1405_p1 + tmp_53_fu_1409_p1);

assign p_Val2_36_cast_fu_1447_p1 = $signed(p_Val2_36_reg_2886);

assign p_Val2_36_fu_1383_p0 = tmp_51_reg_2851;

assign p_Val2_36_fu_1383_p1 = kd_V_load_2_reg_2604_pp0_iter0_reg;

assign p_Val2_36_fu_1383_p2 = ($signed(p_Val2_36_fu_1383_p0) * $signed(p_Val2_36_fu_1383_p1));

assign p_Val2_37_fu_1457_p2 = (tmp_55_fu_1453_p1 + tmp_54_fu_1450_p1);

assign p_Val2_39_fu_1145_p2 = ($signed(tmp_62_fu_1138_p1) - $signed(tmp_63_fu_1142_p1));

assign p_Val2_3_fu_636_p2 = ($signed(tmp_7_fu_628_p1) - $signed(tmp_8_fu_632_p1));

assign p_Val2_42_cast_fu_1418_p1 = $signed(p_Val2_42_reg_2871);

assign p_Val2_42_fu_1332_p0 = p_Val2_39_reg_2829;

assign p_Val2_42_fu_1332_p1 = reg_536_pp0_iter0_reg;

assign p_Val2_42_fu_1332_p2 = ($signed(p_Val2_42_fu_1332_p0) * $signed(p_Val2_42_fu_1332_p1));

assign p_Val2_43_fu_1396_p0 = tmp_69_reg_2861;

assign p_Val2_43_fu_1396_p1 = reg_540_pp0_iter0_reg;

assign p_Val2_43_fu_1396_p2 = ($signed(p_Val2_43_fu_1396_p0) * $signed(p_Val2_43_fu_1396_p1));

assign p_Val2_44_fu_1428_p2 = (tmp_71_fu_1421_p1 + tmp_72_fu_1425_p1);

assign p_Val2_45_cast_fu_1521_p1 = $signed(p_Val2_45_reg_2906);

assign p_Val2_45_fu_1441_p0 = tmp_70_reg_2866;

assign p_Val2_45_fu_1441_p1 = reg_544_pp0_iter0_reg;

assign p_Val2_45_fu_1441_p2 = ($signed(p_Val2_45_fu_1441_p0) * $signed(p_Val2_45_fu_1441_p1));

assign p_Val2_46_fu_1531_p2 = (tmp_74_fu_1527_p1 + tmp_73_fu_1524_p1);

assign p_Val2_48_fu_1349_p0 = r_V_1_reg_2841;

assign p_Val2_48_fu_1349_p1 = kp_V_load_5_reg_2812_pp0_iter0_reg;

assign p_Val2_48_fu_1349_p2 = ($signed(p_Val2_48_fu_1349_p0) * $signed(p_Val2_48_fu_1349_p1));

assign p_Val2_50_cast_fu_1645_p1 = $signed(p_Val2_50_fu_1638_p3);

assign p_Val2_50_fu_1638_p3 = {{tmp_85_reg_2916}, {13'd0}};

assign p_Val2_51_fu_1707_p2 = ($signed(33'd0) - $signed(p_shl_cast_fu_1704_p1));

assign p_Val2_52_cast_fu_1782_p1 = p_Val2_52_reg_2965;

assign p_Val2_52_fu_1720_p1 = r_V_2_reg_2939;

assign p_Val2_52_fu_1720_p2 = ($signed({{1'b0}, {49'd10813}}) * $signed(p_Val2_52_fu_1720_p1));

assign p_Val2_53_fu_1812_p2 = ($signed(tmp_89_cast9_fu_1804_p1) + $signed(tmp_92_cast_cast_fu_1800_p1));

assign p_Val2_54_cast_fu_1818_p2 = ($signed(tmp_88_fu_1808_p1) + $signed(tmp_87_reg_2970));

assign p_Val2_54_fu_1883_p3 = ((tmp_92_fu_1877_p2[0:0] === 1'b1) ? sel_tmp5_cast_fu_1869_p3 : phitmp4_fu_1847_p4);

assign p_Val2_6_cast_fu_897_p1 = $signed(p_Val2_6_reg_2665);

assign p_Val2_6_fu_730_p0 = p_Val2_3_reg_2619;

assign p_Val2_6_fu_730_p1 = reg_536;

assign p_Val2_6_fu_730_p2 = ($signed(p_Val2_6_fu_730_p0) * $signed(p_Val2_6_fu_730_p1));

assign p_Val2_79_1_cast_fu_1891_p1 = p_Val2_79_1_reg_2975;

assign p_Val2_79_1_fu_1733_p1 = r_V_2_1_reg_2950;

assign p_Val2_79_1_fu_1733_p2 = ($signed({{1'b0}, {49'd10813}}) * $signed(p_Val2_79_1_fu_1733_p1));

assign p_Val2_79_2_fu_1746_p1 = addconv2_reg_2955;

assign p_Val2_79_2_fu_1746_p2 = ($signed({{1'b0}, {49'd10813}}) * $signed(p_Val2_79_2_fu_1746_p1));

assign p_Val2_79_3_cast_fu_2098_p1 = p_Val2_79_3_reg_3061;

assign p_Val2_79_3_fu_2062_p1 = r_V_2_3_reg_2995;

assign p_Val2_79_3_fu_2062_p2 = ($signed({{1'b0}, {49'd10813}}) * $signed(p_Val2_79_3_fu_2062_p1));

assign p_Val2_79_4_fu_2075_p1 = r_V_2_4_reg_3000;

assign p_Val2_79_4_fu_2075_p2 = ($signed({{1'b0}, {49'd10813}}) * $signed(p_Val2_79_4_fu_2075_p1));

assign p_Val2_79_5_cast_fu_2262_p1 = p_Val2_79_5_reg_3081;

assign p_Val2_79_5_fu_2088_p1 = r_V_2_5_reg_3005;

assign p_Val2_79_5_fu_2088_p2 = ($signed({{1'b0}, {49'd10813}}) * $signed(p_Val2_79_5_fu_2088_p1));

assign p_Val2_79_6_fu_2349_p1 = addconv4_reg_3010;

assign p_Val2_79_6_fu_2349_p2 = ($signed({{1'b0}, {49'd10813}}) * $signed(p_Val2_79_6_fu_2349_p1));

assign p_Val2_79_7_fu_2362_p1 = r_V_2_7_reg_3015;

assign p_Val2_79_7_fu_2362_p2 = ($signed({{1'b0}, {49'd10813}}) * $signed(p_Val2_79_7_fu_2362_p1));

assign p_Val2_7_fu_798_p0 = tmp_1_reg_2660;

assign p_Val2_7_fu_798_p1 = reg_540;

assign p_Val2_7_fu_798_p2 = ($signed(p_Val2_7_fu_798_p0) * $signed(p_Val2_7_fu_798_p1));

assign p_Val2_80_1_cast_fu_1904_p2 = ($signed(tmp_88_fu_1808_p1) + $signed(tmp_93_reg_2980));

assign p_Val2_80_1_fu_1898_p2 = ($signed(tmp_10541_1_cast_fu_1894_p1) + $signed(tmp_92_cast_cast2_fu_1796_p1));

assign p_Val2_80_2_cast_fu_1986_p2 = ($signed(tmp_88_fu_1808_p1) + $signed(tmp_96_reg_2990));

assign p_Val2_80_2_fu_1980_p2 = ($signed(tmp_10541_2_cast_fu_1977_p1) + $signed(tmp_92_cast_cast1_fu_1792_p1));

assign p_Val2_80_3_cast_fu_2110_p2 = ($signed(tmp_88_reg_3037) + $signed(tmp_99_reg_3066));

assign p_Val2_80_3_fu_2105_p2 = ($signed(tmp_10541_3_cast_fu_2101_p1) + $signed(tmp_92_cast_cast_reg_3032));

assign p_Val2_80_4_cast_fu_2190_p2 = ($signed(tmp_88_reg_3037) + $signed(tmp_102_reg_3076));

assign p_Val2_80_4_fu_2185_p2 = ($signed(tmp_10541_4_cast_fu_2182_p1) + $signed(tmp_92_cast_cast1_reg_3020));

assign p_Val2_80_5_cast_fu_2274_p2 = ($signed(tmp_88_reg_3037) + $signed(tmp_106_reg_3086));

assign p_Val2_80_5_fu_2269_p2 = ($signed(tmp_10541_5_cast_fu_2265_p1) + $signed(tmp_92_cast_cast2_reg_3027));

assign p_Val2_80_6_cast_fu_2380_p2 = ($signed(tmp_88_reg_3037_pp0_iter1_reg) + $signed(tmp_110_reg_3111));

assign p_Val2_80_6_fu_2375_p2 = ($signed(tmp_10541_6_cast_fu_2372_p1) + $signed(tmp_92_cast_cast1_reg_3020_pp0_iter1_reg));

assign p_Val2_80_7_cast_fu_2460_p2 = ($signed(tmp_88_reg_3037_pp0_iter1_reg) + $signed(tmp_112_reg_3121));

assign p_Val2_80_7_fu_2455_p2 = ($signed(tmp_10541_7_cast_fu_2452_p1) + $signed(tmp_92_cast_cast1_reg_3020_pp0_iter1_reg));

assign p_Val2_81_1_fu_1969_p3 = ((tmp_95_fu_1963_p2[0:0] === 1'b1) ? sel_tmp8_cast_fu_1955_p3 : phitmp44_1_fu_1933_p4);

assign p_Val2_81_2_fu_2051_p3 = ((tmp_98_fu_2045_p2[0:0] === 1'b1) ? sel_tmp12_cast_fu_2037_p3 : phitmp44_2_fu_2015_p4);

assign p_Val2_81_3_fu_2174_p3 = ((tmp_101_fu_2168_p2[0:0] === 1'b1) ? sel_tmp15_cast_fu_2160_p3 : phitmp44_3_fu_2138_p4);

assign p_Val2_81_4_fu_2254_p3 = ((tmp_103_fu_2248_p2[0:0] === 1'b1) ? sel_tmp18_cast_fu_2240_p3 : phitmp44_4_fu_2218_p4);

assign p_Val2_81_5_fu_2338_p3 = ((tmp_105_fu_2332_p2[0:0] === 1'b1) ? sel_tmp21_cast_fu_2324_p3 : phitmp44_5_fu_2302_p4);

assign p_Val2_81_6_fu_2444_p3 = ((tmp_107_fu_2438_p2[0:0] === 1'b1) ? sel_tmp24_cast_fu_2430_p3 : phitmp44_6_fu_2408_p4);

assign p_Val2_81_7_fu_2524_p3 = ((tmp_109_fu_2518_p2[0:0] === 1'b1) ? sel_tmp27_cast_fu_2510_p3 : phitmp44_7_fu_2488_p4);

assign p_Val2_8_cast_fu_948_p1 = $signed(p_Val2_8_reg_2670);

assign p_Val2_8_fu_743_p0 = tmp_3_reg_2625;

assign p_Val2_8_fu_743_p1 = reg_544;

assign p_Val2_8_fu_743_p2 = ($signed(p_Val2_8_fu_743_p0) * $signed(p_Val2_8_fu_743_p1));

assign p_Val2_9_fu_907_p2 = (tmp_10_fu_900_p1 + tmp_11_fu_904_p1);

assign p_s_fu_582_p3 = ((tmp_4_fu_570_p2[0:0] === 1'b1) ? ret_V_fu_548_p4 : ret_V_1_fu_576_p2);

assign p_shl1_cast_fu_1634_p1 = $signed(p_shl1_fu_1627_p3);

assign p_shl1_fu_1627_p3 = {{tmp_84_reg_2911}, {13'd0}};

assign p_shl_cast1_fu_1662_p1 = p_shl_fu_1655_p3;

assign p_shl_cast_fu_1704_p1 = p_shl_reg_2921;

assign p_shl_fu_1655_p3 = {{tmp_83_reg_2876}, {15'd0}};

assign p_tmp_1_cast_fu_829_p3 = ((tmp_22_fu_817_p2[0:0] === 1'b1) ? 32'd4294148096 : 32'd819200);

assign p_tmp_3_cast_fu_1196_p3 = ((tmp_47_fu_1184_p2[0:0] === 1'b1) ? 32'd4294148096 : 32'd819200);

assign p_tmp_4_cast_fu_1283_p3 = ((tmp_66_fu_1271_p2[0:0] === 1'b1) ? 32'd4294148096 : 32'd819200);

assign p_tmp_5_cast_fu_695_p3 = ((tmp_9_fu_683_p2[0:0] === 1'b1) ? 32'd4294148096 : 32'd819200);

assign phitmp1_fu_1495_p3 = {{tmp_59_fu_1485_p4}, {2'd0}};

assign phitmp2_fu_1569_p3 = {{tmp_78_fu_1559_p4}, {2'd0}};

assign phitmp44_1_fu_1933_p4 = {{p_Val2_80_1_fu_1898_p2[45:30]}};

assign phitmp44_2_fu_2015_p4 = {{p_Val2_80_2_fu_1980_p2[45:30]}};

assign phitmp44_3_fu_2138_p4 = {{p_Val2_80_3_fu_2105_p2[45:30]}};

assign phitmp44_4_fu_2218_p4 = {{p_Val2_80_4_fu_2185_p2[45:30]}};

assign phitmp44_5_fu_2302_p4 = {{p_Val2_80_5_fu_2269_p2[45:30]}};

assign phitmp44_6_fu_2408_p4 = {{p_Val2_80_6_fu_2375_p2[45:30]}};

assign phitmp44_7_fu_2488_p4 = {{p_Val2_80_7_fu_2455_p2[45:30]}};

assign phitmp4_fu_1847_p4 = {{p_Val2_53_fu_1812_p2[45:30]}};

assign phitmp5_fu_1053_p3 = ((tmp_39_fu_1047_p2[0:0] === 1'b1) ? tmp_38_cast_fu_1039_p3 : tmp_37_fu_1029_p4);

assign phitmp6_fu_1094_p3 = ((tmp_42_fu_1088_p2[0:0] === 1'b1) ? tmp_41_cast_fu_1080_p3 : tmp_40_fu_1071_p4);

assign r_V_1_fu_1162_p2 = ($signed(tmp_81_fu_1155_p1) - $signed(tmp_82_fu_1159_p1));

assign r_V_2_1_fu_1686_p2 = ($signed(p_shl_cast1_fu_1662_p1) - $signed(sum_cast_fu_1682_p1));

assign r_V_2_3_fu_1759_p2 = ($signed(tmp_101_3_cast_fu_1756_p1) - $signed(p_shl_cast1_reg_2926));

assign r_V_2_4_fu_1764_p2 = ($signed(p_shl_cast1_reg_2926) + $signed(tmp_89_cast_reg_2934));

assign r_V_2_5_fu_1768_p2 = ($signed(tmp_90_cast_fu_1713_p1) - $signed(sum_cast_reg_2944));

assign r_V_2_7_fu_1777_p2 = ($signed(p_shl_cast1_reg_2926) + $signed(tmp_101_3_cast_fu_1756_p1));

assign r_V_2_fu_1670_p2 = ($signed(tmp_89_cast_fu_1666_p1) - $signed(p_shl_cast1_fu_1662_p1));

assign r_V_fu_891_p2 = ($signed(tmp_35_fu_883_p1) - $signed(tmp_36_fu_887_p1));

assign ret_V_1_fu_576_p2 = (3'd1 + ret_V_fu_548_p4);

assign ret_V_fu_548_p4 = {{cmdIn_V_q0[15:13]}};

assign sel_tmp10_fu_2148_p2 = (tmp_100_fu_2124_p3 ^ 1'd1);

assign sel_tmp11_fu_2154_p2 = (tmp_109_3_fu_2132_p2 & sel_tmp10_fu_2148_p2);

assign sel_tmp12_cast_fu_2037_p3 = ((sel_tmp8_fu_2031_p2[0:0] === 1'b1) ? 16'd8183 : 16'd0);

assign sel_tmp12_fu_2228_p2 = (tmp_104_fu_2204_p3 ^ 1'd1);

assign sel_tmp13_fu_2234_p2 = (tmp_109_4_fu_2212_p2 & sel_tmp12_fu_2228_p2);

assign sel_tmp14_fu_2312_p2 = (tmp_108_fu_2288_p3 ^ 1'd1);

assign sel_tmp15_cast_fu_2160_p3 = ((sel_tmp11_fu_2154_p2[0:0] === 1'b1) ? 16'd8183 : 16'd0);

assign sel_tmp15_fu_2318_p2 = (tmp_109_5_fu_2296_p2 & sel_tmp14_fu_2312_p2);

assign sel_tmp16_fu_2418_p2 = (tmp_111_fu_2394_p3 ^ 1'd1);

assign sel_tmp17_fu_2424_p2 = (tmp_109_6_fu_2402_p2 & sel_tmp16_fu_2418_p2);

assign sel_tmp18_cast_fu_2240_p3 = ((sel_tmp13_fu_2234_p2[0:0] === 1'b1) ? 16'd8183 : 16'd0);

assign sel_tmp18_fu_2498_p2 = (tmp_113_fu_2474_p3 ^ 1'd1);

assign sel_tmp19_fu_2504_p2 = (tmp_109_7_fu_2482_p2 & sel_tmp18_fu_2498_p2);

assign sel_tmp1_fu_1857_p2 = (tmp_90_fu_1833_p3 ^ 1'd1);

assign sel_tmp21_cast_fu_2324_p3 = ((sel_tmp15_fu_2318_p2[0:0] === 1'b1) ? 16'd8183 : 16'd0);

assign sel_tmp24_cast_fu_2430_p3 = ((sel_tmp17_fu_2424_p2[0:0] === 1'b1) ? 16'd8183 : 16'd0);

assign sel_tmp27_cast_fu_2510_p3 = ((sel_tmp19_fu_2504_p2[0:0] === 1'b1) ? 16'd8183 : 16'd0);

assign sel_tmp2_fu_1509_p2 = (tmp_58_fu_1479_p2 & sel_tmp_fu_1503_p2);

assign sel_tmp3_fu_1949_p2 = (tmp_109_1_fu_1927_p2 & sel_tmp9_fu_1943_p2);

assign sel_tmp4_fu_1863_p2 = (tmp_91_fu_1841_p2 & sel_tmp1_fu_1857_p2);

assign sel_tmp5_cast_fu_1869_p3 = ((sel_tmp4_fu_1863_p2[0:0] === 1'b1) ? 16'd8183 : 16'd0);

assign sel_tmp5_fu_2025_p2 = (tmp_97_fu_2001_p3 ^ 1'd1);

assign sel_tmp6_fu_1577_p2 = (tmp_76_fu_1547_p2 ^ 1'd1);

assign sel_tmp7_fu_1583_p2 = (tmp_77_fu_1553_p2 & sel_tmp6_fu_1577_p2);

assign sel_tmp8_cast_fu_1955_p3 = ((sel_tmp3_fu_1949_p2[0:0] === 1'b1) ? 16'd8183 : 16'd0);

assign sel_tmp8_fu_2031_p2 = (tmp_109_2_fu_2009_p2 & sel_tmp5_fu_2025_p2);

assign sel_tmp9_fu_1943_p2 = (tmp_94_fu_1919_p3 ^ 1'd1);

assign sel_tmp_fu_1503_p2 = (tmp_57_fu_1473_p2 ^ 1'd1);

assign sum_cast_fu_1682_p1 = $signed(sum_fu_1676_p2);

assign sum_fu_1676_p2 = ($signed(p_shl1_cast_fu_1634_p1) + $signed(p_Val2_50_cast_fu_1645_p1));

assign tmp_100_fu_2124_p3 = p_Val2_80_3_cast_fu_2110_p2[32'd46];

assign tmp_101_3_cast_fu_1756_p1 = $signed(addconv3_reg_2960);

assign tmp_101_fu_2168_p2 = (tmp_100_fu_2124_p3 | sel_tmp11_fu_2154_p2);

assign tmp_102_fu_2081_p1 = p_Val2_79_4_fu_2075_p2[46:0];

assign tmp_103_fu_2248_p2 = (tmp_104_fu_2204_p3 | sel_tmp13_fu_2234_p2);

assign tmp_104_fu_2204_p3 = p_Val2_80_4_cast_fu_2190_p2[32'd46];

assign tmp_10541_1_cast_fu_1894_p1 = $unsigned(p_Val2_79_1_cast_fu_1891_p1);

assign tmp_10541_2_cast_fu_1977_p1 = p_Val2_79_2_reg_2985;

assign tmp_10541_3_cast_fu_2101_p1 = $unsigned(p_Val2_79_3_cast_fu_2098_p1);

assign tmp_10541_4_cast_fu_2182_p1 = p_Val2_79_4_reg_3071;

assign tmp_10541_5_cast_fu_2265_p1 = $unsigned(p_Val2_79_5_cast_fu_2262_p1);

assign tmp_10541_6_cast_fu_2372_p1 = p_Val2_79_6_reg_3106;

assign tmp_10541_7_cast_fu_2452_p1 = p_Val2_79_7_reg_3116;

assign tmp_105_fu_2332_p2 = (tmp_108_fu_2288_p3 | sel_tmp15_fu_2318_p2);

assign tmp_106_fu_2094_p1 = p_Val2_79_5_fu_2088_p2[46:0];

assign tmp_107_1_fu_1909_p4 = {{p_Val2_80_1_cast_fu_1904_p2[46:28]}};

assign tmp_107_2_fu_1991_p4 = {{p_Val2_80_2_cast_fu_1986_p2[46:28]}};

assign tmp_107_3_fu_2114_p4 = {{p_Val2_80_3_cast_fu_2110_p2[46:28]}};

assign tmp_107_4_fu_2194_p4 = {{p_Val2_80_4_cast_fu_2190_p2[46:28]}};

assign tmp_107_5_fu_2278_p4 = {{p_Val2_80_5_cast_fu_2274_p2[46:28]}};

assign tmp_107_6_fu_2384_p4 = {{p_Val2_80_6_cast_fu_2380_p2[46:28]}};

assign tmp_107_7_fu_2464_p4 = {{p_Val2_80_7_cast_fu_2460_p2[46:28]}};

assign tmp_107_fu_2438_p2 = (tmp_111_fu_2394_p3 | sel_tmp17_fu_2424_p2);

assign tmp_108_fu_2288_p3 = p_Val2_80_5_cast_fu_2274_p2[32'd46];

assign tmp_109_1_fu_1927_p2 = (($signed(tmp_107_1_fu_1909_p4) > $signed(19'd32735)) ? 1'b1 : 1'b0);

assign tmp_109_2_fu_2009_p2 = (($signed(tmp_107_2_fu_1991_p4) > $signed(19'd32735)) ? 1'b1 : 1'b0);

assign tmp_109_3_fu_2132_p2 = (($signed(tmp_107_3_fu_2114_p4) > $signed(19'd32735)) ? 1'b1 : 1'b0);

assign tmp_109_4_fu_2212_p2 = (($signed(tmp_107_4_fu_2194_p4) > $signed(19'd32735)) ? 1'b1 : 1'b0);

assign tmp_109_5_fu_2296_p2 = (($signed(tmp_107_5_fu_2278_p4) > $signed(19'd32735)) ? 1'b1 : 1'b0);

assign tmp_109_6_fu_2402_p2 = (($signed(tmp_107_6_fu_2384_p4) > $signed(19'd32735)) ? 1'b1 : 1'b0);

assign tmp_109_7_fu_2482_p2 = (($signed(tmp_107_7_fu_2464_p4) > $signed(19'd32735)) ? 1'b1 : 1'b0);

assign tmp_109_fu_2518_p2 = (tmp_113_fu_2474_p3 | sel_tmp19_fu_2504_p2);

assign tmp_10_fu_900_p1 = $unsigned(p_Val2_6_cast_fu_897_p1);

assign tmp_110_fu_2355_p1 = p_Val2_79_6_fu_2349_p2[46:0];

assign tmp_111_fu_2394_p3 = p_Val2_80_6_cast_fu_2380_p2[32'd46];

assign tmp_112_fu_2368_p1 = p_Val2_79_7_fu_2362_p2[46:0];

assign tmp_113_fu_2474_p3 = p_Val2_80_7_cast_fu_2460_p2[32'd46];

assign tmp_11_fu_904_p1 = p_Val2_7_reg_2721;

assign tmp_12_fu_951_p1 = p_Val2_9_reg_2761;

assign tmp_13_fu_954_p1 = $unsigned(p_Val2_8_cast_fu_948_p1);

assign tmp_14_fu_964_p4 = {{p_Val2_10_fu_958_p2[44:13]}};

assign tmp_15_fu_974_p2 = (($signed(tmp_14_fu_964_p4) < $signed(32'd4294959104)) ? 1'b1 : 1'b0);

assign tmp_16_fu_980_p2 = (($signed(tmp_14_fu_964_p4) > $signed(32'd8183)) ? 1'b1 : 1'b0);

assign tmp_17_fu_558_p3 = cmdIn_V_q0[32'd15];

assign tmp_18_fu_749_p0 = cmdIn_V_q0;

assign tmp_18_fu_749_p1 = tmp_18_fu_749_p0;

assign tmp_19_fu_753_p1 = $signed(measured_V_q0);

assign tmp_1_fu_709_p3 = ((tmp_2_fu_703_p2[0:0] === 1'b1) ? p_tmp_5_cast_fu_695_p3 : tmp_5_fu_677_p2);

assign tmp_20_fu_808_p1 = p_Val2_13_reg_2675;

assign tmp_21_fu_811_p2 = ($signed(tmp_20_fu_808_p1) + $signed(integral_pos_V_1));

assign tmp_22_cast_fu_763_p1 = p_Val2_13_fu_757_p2;

assign tmp_22_fu_817_p2 = (($signed(tmp_21_fu_811_p2) < $signed(32'd4294148096)) ? 1'b1 : 1'b0);

assign tmp_23_fu_823_p2 = (($signed(tmp_21_fu_811_p2) > $signed(32'd819200)) ? 1'b1 : 1'b0);

assign tmp_24_fu_837_p2 = (tmp_23_fu_823_p2 | tmp_22_fu_817_p2);

assign tmp_25_fu_843_p3 = ((tmp_24_fu_837_p2[0:0] === 1'b1) ? p_tmp_1_cast_fu_829_p3 : tmp_21_fu_811_p2);

assign tmp_26_fu_775_p2 = ($signed(tmp_22_cast_fu_763_p1) - $signed(tmp_27_cast_fu_771_p1));

assign tmp_27_cast_fu_771_p0 = last_error_pos_V_1;

assign tmp_27_cast_fu_771_p1 = tmp_27_cast_fu_771_p0;

assign tmp_27_fu_989_p1 = $unsigned(p_Val2_17_cast_fu_986_p1);

assign tmp_28_fu_993_p1 = p_Val2_16_reg_2766;

assign tmp_29_fu_1005_p1 = p_Val2_19_fu_996_p2;

assign tmp_2_cast_fu_650_p0 = last_error_pos_V_0;

assign tmp_2_cast_fu_650_p1 = tmp_2_cast_fu_650_p0;

assign tmp_2_fu_703_p2 = (tmp_s_fu_689_p2 | tmp_9_fu_683_p2);

assign tmp_30_fu_1009_p1 = $unsigned(p_Val2_18_cast_fu_1002_p1);

assign tmp_32_fu_1061_p2 = (($signed(tmp_31_reg_2796) < $signed(32'd4294959104)) ? 1'b1 : 1'b0);

assign tmp_33_fu_1066_p2 = (($signed(tmp_31_reg_2796) > $signed(32'd8183)) ? 1'b1 : 1'b0);

assign tmp_34_fu_566_p1 = cmdIn_V_q0[12:0];

assign tmp_35_fu_883_p0 = cmdIn_V_q0;

assign tmp_35_fu_883_p1 = tmp_35_fu_883_p0;

assign tmp_36_fu_887_p1 = $signed(measured_V_q0);

assign tmp_37_fu_1029_p4 = {{p_Val2_10_fu_958_p2[28:13]}};

assign tmp_38_cast_fu_1039_p3 = ((tmp_15_fu_974_p2[0:0] === 1'b1) ? 16'd57344 : 16'd8183);

assign tmp_38_fu_660_p1 = p_Val2_3_fu_636_p2[15:0];

assign tmp_39_fu_1047_p2 = (tmp_16_fu_980_p2 | tmp_15_fu_974_p2);

assign tmp_3_fu_654_p2 = ($signed(tmp_cast_fu_642_p1) - $signed(tmp_2_cast_fu_650_p1));

assign tmp_40_fu_1071_p4 = {{p_Val2_20_reg_2791[28:13]}};

assign tmp_41_cast_fu_1080_p3 = ((tmp_32_fu_1061_p2[0:0] === 1'b1) ? 16'd57344 : 16'd8183);

assign tmp_41_fu_781_p1 = p_Val2_13_fu_757_p2[15:0];

assign tmp_42_fu_1088_p2 = (tmp_33_fu_1066_p2 | tmp_32_fu_1061_p2);

assign tmp_43_fu_1121_p1 = $signed(p_Val2_28_fu_1115_p3);

assign tmp_44_fu_1125_p1 = $signed(p_Val2_29_reg_2589);

assign tmp_45_fu_1172_p1 = p_Val2_30_reg_2817;

assign tmp_46_cast_fu_1175_p1 = p_Val2_30_reg_2817;

assign tmp_46_fu_1178_p2 = ($signed(tmp_45_fu_1172_p1) + $signed(integral_rate_V_0));

assign tmp_47_fu_1184_p2 = (($signed(tmp_46_fu_1178_p2) < $signed(32'd4294148096)) ? 1'b1 : 1'b0);

assign tmp_48_fu_1190_p2 = (($signed(tmp_46_fu_1178_p2) > $signed(32'd819200)) ? 1'b1 : 1'b0);

assign tmp_49_fu_1204_p2 = (tmp_48_fu_1190_p2 | tmp_47_fu_1184_p2);

assign tmp_4_fu_570_p2 = ((tmp_34_fu_566_p1 == 13'd0) ? 1'b1 : 1'b0);

assign tmp_50_fu_1210_p3 = ((tmp_49_fu_1204_p2[0:0] === 1'b1) ? p_tmp_3_cast_fu_1196_p3 : tmp_46_fu_1178_p2);

assign tmp_51_cast_fu_1228_p0 = last_error_rate_V_0;

assign tmp_51_cast_fu_1228_p1 = tmp_51_cast_fu_1228_p0;

assign tmp_51_fu_1232_p2 = ($signed(tmp_46_cast_fu_1175_p1) - $signed(tmp_51_cast_fu_1228_p1));

assign tmp_52_fu_1405_p1 = $unsigned(p_Val2_33_cast_fu_1402_p1);

assign tmp_53_fu_1409_p1 = p_Val2_34_reg_2881;

assign tmp_54_fu_1450_p1 = p_Val2_35_reg_2896;

assign tmp_55_fu_1453_p1 = $unsigned(p_Val2_36_cast_fu_1447_p1);

assign tmp_56_fu_1463_p4 = {{p_Val2_37_fu_1457_p2[44:13]}};

assign tmp_57_fu_1473_p2 = (($signed(tmp_56_fu_1463_p4) < $signed(32'd4294959104)) ? 1'b1 : 1'b0);

assign tmp_58_fu_1479_p2 = (($signed(tmp_56_fu_1463_p4) > $signed(32'd8183)) ? 1'b1 : 1'b0);

assign tmp_59_fu_1485_p4 = {{p_Val2_37_fu_1457_p2[29:13]}};

assign tmp_5_fu_677_p2 = ($signed(tmp_fu_674_p1) + $signed(integral_pos_V_0));

assign tmp_60_fu_1515_p2 = (tmp_57_fu_1473_p2 | sel_tmp2_fu_1509_p2);

assign tmp_61_fu_1134_p1 = p_Val2_30_fu_1128_p2[15:0];

assign tmp_62_fu_1138_p1 = $signed(p_Val2_27_fu_1109_p3);

assign tmp_63_fu_1142_p1 = $signed(p_Val2_38_reg_2776);

assign tmp_64_fu_1259_p1 = p_Val2_39_reg_2829;

assign tmp_65_fu_1265_p2 = ($signed(tmp_64_fu_1259_p1) + $signed(integral_rate_V_1));

assign tmp_66_cast_fu_1262_p1 = p_Val2_39_reg_2829;

assign tmp_66_fu_1271_p2 = (($signed(tmp_65_fu_1265_p2) < $signed(32'd4294148096)) ? 1'b1 : 1'b0);

assign tmp_67_fu_1277_p2 = (($signed(tmp_65_fu_1265_p2) > $signed(32'd819200)) ? 1'b1 : 1'b0);

assign tmp_68_fu_1291_p2 = (tmp_67_fu_1277_p2 | tmp_66_fu_1271_p2);

assign tmp_69_fu_1297_p3 = ((tmp_68_fu_1291_p2[0:0] === 1'b1) ? p_tmp_4_cast_fu_1283_p3 : tmp_65_fu_1265_p2);

assign tmp_6_fu_598_p2 = ((p_1_fu_590_p3 != 3'd0) ? 1'b1 : 1'b0);

assign tmp_70_fu_1319_p2 = ($signed(tmp_66_cast_fu_1262_p1) - $signed(tmp_71_cast_fu_1315_p1));

assign tmp_71_cast_fu_1315_p0 = last_error_rate_V_1;

assign tmp_71_cast_fu_1315_p1 = tmp_71_cast_fu_1315_p0;

assign tmp_71_fu_1421_p1 = $unsigned(p_Val2_42_cast_fu_1418_p1);

assign tmp_72_fu_1425_p1 = p_Val2_43_reg_2891;

assign tmp_73_fu_1524_p1 = p_Val2_44_reg_2901;

assign tmp_74_fu_1527_p1 = $unsigned(p_Val2_45_cast_fu_1521_p1);

assign tmp_75_fu_1537_p4 = {{p_Val2_46_fu_1531_p2[44:13]}};

assign tmp_76_fu_1547_p2 = (($signed(tmp_75_fu_1537_p4) < $signed(32'd4294959104)) ? 1'b1 : 1'b0);

assign tmp_77_fu_1553_p2 = (($signed(tmp_75_fu_1537_p4) > $signed(32'd8183)) ? 1'b1 : 1'b0);

assign tmp_78_fu_1559_p4 = {{p_Val2_46_fu_1531_p2[29:13]}};

assign tmp_79_fu_1589_p2 = (tmp_76_fu_1547_p2 | sel_tmp7_fu_1583_p2);

assign tmp_7_fu_628_p0 = cmdIn_V_q0;

assign tmp_7_fu_628_p1 = tmp_7_fu_628_p0;

assign tmp_80_fu_1151_p1 = p_Val2_39_fu_1145_p2[15:0];

assign tmp_81_fu_1155_p1 = $signed(p_Val2_26_fu_1103_p3);

assign tmp_82_fu_1159_p1 = $signed(p_Val2_47_reg_2807);

assign tmp_84_cast_fu_1595_p3 = ((tmp_57_fu_1473_p2[0:0] === 1'b1) ? 19'd491520 : 19'd32732);

assign tmp_84_fu_1603_p3 = ((tmp_60_fu_1515_p2[0:0] === 1'b1) ? tmp_84_cast_fu_1595_p3 : phitmp1_fu_1495_p3);

assign tmp_85_fu_1619_p3 = ((tmp_79_fu_1589_p2[0:0] === 1'b1) ? tmp_86_cast_fu_1611_p3 : phitmp2_fu_1569_p3);

assign tmp_86_cast_fu_1611_p3 = ((tmp_76_fu_1547_p2[0:0] === 1'b1) ? 19'd491520 : 19'd32732);

assign tmp_86_fu_1785_p3 = {{p_Val2_49_reg_2756_pp0_iter0_reg}, {30'd0}};

assign tmp_87_fu_1726_p1 = p_Val2_52_fu_1720_p2[46:0];

assign tmp_88_fu_1808_p1 = tmp_86_fu_1785_p3;

assign tmp_89_cast9_fu_1804_p1 = $unsigned(p_Val2_52_cast_fu_1782_p1);

assign tmp_89_cast_fu_1666_p1 = $signed(addconv_fu_1649_p2);

assign tmp_89_fu_1823_p4 = {{p_Val2_54_cast_fu_1818_p2[46:28]}};

assign tmp_8_fu_632_p1 = $signed(measured_V_q0);

assign tmp_90_cast_fu_1713_p1 = $signed(p_Val2_51_fu_1707_p2);

assign tmp_90_fu_1833_p3 = p_Val2_54_cast_fu_1818_p2[32'd46];

assign tmp_91_fu_1841_p2 = (($signed(tmp_89_fu_1823_p4) > $signed(19'd32735)) ? 1'b1 : 1'b0);

assign tmp_92_cast_cast1_fu_1792_p1 = tmp_86_fu_1785_p3;

assign tmp_92_cast_cast2_fu_1796_p1 = tmp_86_fu_1785_p3;

assign tmp_92_cast_cast_fu_1800_p1 = tmp_86_fu_1785_p3;

assign tmp_92_fu_1877_p2 = (tmp_90_fu_1833_p3 | sel_tmp4_fu_1863_p2);

assign tmp_93_fu_1739_p1 = p_Val2_79_1_fu_1733_p2[46:0];

assign tmp_94_fu_1919_p3 = p_Val2_80_1_cast_fu_1904_p2[32'd46];

assign tmp_95_fu_1963_p2 = (tmp_94_fu_1919_p3 | sel_tmp3_fu_1949_p2);

assign tmp_96_fu_1752_p1 = p_Val2_79_2_fu_1746_p2[46:0];

assign tmp_97_fu_2001_p3 = p_Val2_80_2_cast_fu_1986_p2[32'd46];

assign tmp_98_fu_2045_p2 = (tmp_97_fu_2001_p3 | sel_tmp8_fu_2031_p2);

assign tmp_99_fu_2068_p1 = p_Val2_79_3_fu_2062_p2[46:0];

assign tmp_9_fu_683_p2 = (($signed(tmp_5_fu_677_p2) < $signed(32'd4294148096)) ? 1'b1 : 1'b0);

assign tmp_cast_fu_642_p1 = p_Val2_3_fu_636_p2;

assign tmp_fu_674_p1 = p_Val2_3_reg_2619;

assign tmp_s_fu_689_p2 = (($signed(tmp_5_fu_677_p2) > $signed(32'd819200)) ? 1'b1 : 1'b0);

always @ (posedge ap_clk) begin
    tmp_84_reg_2911[1:0] <= 2'b00;
    tmp_85_reg_2916[1:0] <= 2'b00;
    p_shl_reg_2921[14:0] <= 15'b000000000000000;
    p_shl_cast1_reg_2926[14:0] <= 15'b000000000000000;
    tmp_89_cast_reg_2934[14:0] <= 15'b000000000000000;
    r_V_2_reg_2939[14:0] <= 15'b000000000000000;
    sum_cast_reg_2944[14:0] <= 15'b000000000000000;
    r_V_2_1_reg_2950[14:0] <= 15'b000000000000000;
    addconv2_reg_2955[14:0] <= 15'b000000000000000;
    addconv3_reg_2960[14:0] <= 15'b000000000000000;
    p_Val2_52_reg_2965[14:0] <= 15'b000000000000000;
    tmp_87_reg_2970[14:0] <= 15'b000000000000000;
    p_Val2_79_1_reg_2975[14:0] <= 15'b000000000000000;
    tmp_93_reg_2980[14:0] <= 15'b000000000000000;
    p_Val2_79_2_reg_2985[14:0] <= 15'b000000000000000;
    tmp_96_reg_2990[14:0] <= 15'b000000000000000;
    r_V_2_3_reg_2995[14:0] <= 15'b000000000000000;
    r_V_2_4_reg_3000[14:0] <= 15'b000000000000000;
    r_V_2_5_reg_3005[14:0] <= 15'b000000000000000;
    addconv4_reg_3010[14:0] <= 15'b000000000000000;
    r_V_2_7_reg_3015[14:0] <= 15'b000000000000000;
    tmp_92_cast_cast1_reg_3020[29:0] <= 30'b000000000000000000000000000000;
    tmp_92_cast_cast1_reg_3020_pp0_iter1_reg[29:0] <= 30'b000000000000000000000000000000;
    tmp_92_cast_cast2_reg_3027[29:0] <= 30'b000000000000000000000000000000;
    tmp_92_cast_cast_reg_3032[29:0] <= 30'b000000000000000000000000000000;
    tmp_88_reg_3037[29:0] <= 30'b000000000000000000000000000000;
    tmp_88_reg_3037_pp0_iter1_reg[29:0] <= 30'b000000000000000000000000000000;
    p_Val2_79_3_reg_3061[14:0] <= 15'b000000000000000;
    tmp_99_reg_3066[14:0] <= 15'b000000000000000;
    p_Val2_79_4_reg_3071[14:0] <= 15'b000000000000000;
    tmp_102_reg_3076[14:0] <= 15'b000000000000000;
    p_Val2_79_5_reg_3081[14:0] <= 15'b000000000000000;
    tmp_106_reg_3086[14:0] <= 15'b000000000000000;
    p_Val2_79_6_reg_3106[14:0] <= 15'b000000000000000;
    tmp_110_reg_3111[14:0] <= 15'b000000000000000;
    p_Val2_79_7_reg_3116[14:0] <= 15'b000000000000000;
    tmp_112_reg_3121[14:0] <= 15'b000000000000000;
end

endmodule //pid
