From 0dd2df8c7bfb656958d11a442a7aea306e2c9c54 Mon Sep 17 00:00:00 2001
From: Mason Chang <mason-cw.chang@mediatek.com>
Date: Mon, 20 Jan 2025 14:29:59 +0800
Subject: [PATCH] net: ethernet: mtk_eth_soc: add register definitions for rss
 and lro

---
 drivers/net/ethernet/mediatek/mtk_eth_soc.c | 16 +++++++++++++++-
 drivers/net/ethernet/mediatek/mtk_eth_soc.h | 10 +++++++++-
 2 files changed, 24 insertions(+), 2 deletions(-)

--- a/drivers/net/ethernet/mediatek/mtk_eth_soc.c
+++ b/drivers/net/ethernet/mediatek/mtk_eth_soc.c
@@ -127,6 +127,13 @@ static const struct mtk_reg_map mt7986_r
 		.irq_mask	= 0x4228,
 		.adma_rx_dbg0	= 0x4238,
 		.int_grp	= 0x4250,
+		.int_grp3	= 0x422c,
+		.lro_ctrl_dw0	= 0x4180,
+		.lro_alt_score_delta = 0x424c,
+		.lro_rx1_dly_int = 0x4270,
+		.lro_ring_dip_dw0 = 0x4304,
+		.lro_ring_ctrl_dw1 = 0x4328,
+		.rss_glo_cfg	= 0x2800,
 	},
 	.qdma = {
 		.qtx_cfg	= 0x4400,
@@ -173,11 +180,18 @@ static const struct mtk_reg_map mt7988_r
 		.pcrx_ptr	= 0x6908,
 		.glo_cfg	= 0x6a04,
 		.rst_idx	= 0x6a08,
-		.delay_irq	= 0x6a0c,
+		.rx_cfg		= 0x6a10,
+		.delay_irq	= 0x6ac0,
 		.irq_status	= 0x6a20,
 		.irq_mask	= 0x6a28,
 		.adma_rx_dbg0	= 0x6a38,
 		.int_grp	= 0x6a50,
+		.int_grp3	= 0x6a58,
+		.lro_ctrl_dw0	= 0x6c08,
+		.lro_alt_score_delta = 0x6c1c,
+		.lro_ring_dip_dw0 = 0x6c54,
+		.lro_ring_ctrl_dw1 = 0x6c78,
+		.rss_glo_cfg	= 0x7000,
 	},
 	.qdma = {
 		.qtx_cfg	= 0x4400,
--- a/drivers/net/ethernet/mediatek/mtk_eth_soc.h
+++ b/drivers/net/ethernet/mediatek/mtk_eth_soc.h
@@ -1173,11 +1173,19 @@ struct mtk_reg_map {
 		u32	pcrx_ptr;	/* rx cpu pointer */
 		u32	glo_cfg;	/* global configuration */
 		u32	rst_idx;	/* reset index */
+		u32	rx_cfg;		/* rx dma configuration */
 		u32	delay_irq;	/* delay interrupt */
 		u32	irq_status;	/* interrupt status */
 		u32	irq_mask;	/* interrupt mask */
 		u32	adma_rx_dbg0;
-		u32	int_grp;
+		u32	int_grp;	/* interrupt group1 */
+		u32	int_grp3;	/* interrupt group3 */
+		u32	lro_ctrl_dw0;	/* lro ctrl dword0 */
+		u32	lro_alt_score_delta;	/* lro auto-learn score delta */
+		u32	lro_rx1_dly_int;	/* lro rx ring1 delay interrupt */
+		u32	lro_ring_dip_dw0;	/* lro ring dip dword0 */
+		u32	lro_ring_ctrl_dw1;	/* lro ring ctrl dword1 */
+		u32	rss_glo_cfg;	/* rss global configuration */
 	} pdma;
 	struct {
 		u32	qtx_cfg;	/* tx queue configuration */
