<center>
    <h1 align="center">Register & 16bit Adder</h1>
    <h4 align="center">A Verilog exercise for Register and 16bit Adder design</strong> </h4>
    <p align="center">
        <strong>Last updated:</strong> 21 Aug 2024<br>
        <strong>Last tested version:</strong> 0821
    </p> 
</center>

# About the project
I referred to the Verilog tutorial from YouTuber Merak's channel.

[Register and 16bit Adder](https://youtu.be/1J323HOya8w)