{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1675212801690 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1675212801690 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jan 31 21:53:21 2023 " "Processing started: Tue Jan 31 21:53:21 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1675212801690 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1675212801690 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Tarefa4 -c Tarefa4 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Tarefa4 -c Tarefa4" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1675212801690 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1675212802080 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "mux mux.v " "Entity \"mux\" obtained from \"mux.v\" instead of from Quartus II megafunction library" {  } { { "mux.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/mux.v" 1 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus II megafunction library" 0 0 "Quartus II" 0 -1 1675212802112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux.v 1 1 " "Found 1 design units, including 1 entities, in source file mux.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux " "Found entity 1: mux" {  } { { "mux.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/mux.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675212802112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675212802112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "somador.v 1 1 " "Found 1 design units, including 1 entities, in source file somador.v" { { "Info" "ISGN_ENTITY_NAME" "1 somador " "Found entity 1: somador" {  } { { "somador.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/somador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675212802112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675212802112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display.v 1 1 " "Found 1 design units, including 1 entities, in source file display.v" { { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "display.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/display.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675212802112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675212802112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675212802127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675212802127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bc.v 1 1 " "Found 1 design units, including 1 entities, in source file bc.v" { { "Info" "ISGN_ENTITY_NAME" "1 bc " "Found entity 1: bc" {  } { { "bc.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/bc.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675212802127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675212802127 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bo.v 1 1 " "Found 1 design units, including 1 entities, in source file bo.v" { { "Info" "ISGN_ENTITY_NAME" "1 bo " "Found entity 1: bo" {  } { { "bo.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/bo.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675212802127 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675212802127 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1675212802268 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "LEDR main.v(4) " "Output port \"LEDR\" at main.v(4) has no driver" {  } { { "main.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 4 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Quartus II" 0 -1 1675212802268 "|main"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bc bc:comandBlock " "Elaborating entity \"bc\" for hierarchy \"bc:comandBlock\"" {  } { { "main.v" "comandBlock" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 10 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802268 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bo bo:operatorBlock " "Elaborating entity \"bo\" for hierarchy \"bo:operatorBlock\"" {  } { { "main.v" "operatorBlock" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux bo:operatorBlock\|mux:M0 " "Elaborating entity \"mux\" for hierarchy \"bo:operatorBlock\|mux:M0\"" {  } { { "bo.v" "M0" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/bo.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "somador bo:operatorBlock\|somador:sum " "Elaborating entity \"somador\" for hierarchy \"bo:operatorBlock\|somador:sum\"" {  } { { "bo.v" "sum" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/bo.v" 33 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802283 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display bo:operatorBlock\|display:dis " "Elaborating entity \"display\" for hierarchy \"bo:operatorBlock\|display:dis\"" {  } { { "bo.v" "dis" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/bo.v" 35 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802283 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 display.v(8) " "Verilog HDL assignment warning at display.v(8): truncated value with size 32 to match size of target (16)" {  } { { "display.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/display.v" 8 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675212802283 "|teste|display:dis"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 display.v(9) " "Verilog HDL assignment warning at display.v(9): truncated value with size 32 to match size of target (16)" {  } { { "display.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/display.v" 9 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675212802283 "|teste|display:dis"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 display.v(10) " "Verilog HDL assignment warning at display.v(10): truncated value with size 16 to match size of target (4)" {  } { { "display.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/display.v" 10 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675212802283 "|teste|display:dis"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 display.v(12) " "Verilog HDL assignment warning at display.v(12): truncated value with size 32 to match size of target (16)" {  } { { "display.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/display.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675212802283 "|teste|display:dis"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 display.v(13) " "Verilog HDL assignment warning at display.v(13): truncated value with size 32 to match size of target (16)" {  } { { "display.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/display.v" 13 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675212802283 "|teste|display:dis"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 display.v(14) " "Verilog HDL assignment warning at display.v(14): truncated value with size 16 to match size of target (4)" {  } { { "display.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/display.v" 14 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675212802283 "|teste|display:dis"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 display.v(16) " "Verilog HDL assignment warning at display.v(16): truncated value with size 32 to match size of target (16)" {  } { { "display.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/display.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675212802283 "|teste|display:dis"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 16 display.v(17) " "Verilog HDL assignment warning at display.v(17): truncated value with size 32 to match size of target (16)" {  } { { "display.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/display.v" 17 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675212802283 "|teste|display:dis"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 display.v(18) " "Verilog HDL assignment warning at display.v(18): truncated value with size 16 to match size of target (4)" {  } { { "display.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/display.v" 18 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675212802283 "|teste|display:dis"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 4 display.v(20) " "Verilog HDL assignment warning at display.v(20): truncated value with size 16 to match size of target (4)" {  } { { "display.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/display.v" 20 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1675212802283 "|teste|display:dis"}
{ "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_TOP" "" "Net is missing source, defaulting to GND" { { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bo:operatorBlock\|regX\[15\] " "Net \"bo:operatorBlock\|regX\[15\]\" is missing source, defaulting to GND" {  } { { "bo.v" "regX\[15\]" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/bo.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1675212802315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bo:operatorBlock\|regX\[14\] " "Net \"bo:operatorBlock\|regX\[14\]\" is missing source, defaulting to GND" {  } { { "bo.v" "regX\[14\]" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/bo.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1675212802315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bo:operatorBlock\|regX\[13\] " "Net \"bo:operatorBlock\|regX\[13\]\" is missing source, defaulting to GND" {  } { { "bo.v" "regX\[13\]" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/bo.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1675212802315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bo:operatorBlock\|regX\[12\] " "Net \"bo:operatorBlock\|regX\[12\]\" is missing source, defaulting to GND" {  } { { "bo.v" "regX\[12\]" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/bo.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1675212802315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bo:operatorBlock\|regX\[11\] " "Net \"bo:operatorBlock\|regX\[11\]\" is missing source, defaulting to GND" {  } { { "bo.v" "regX\[11\]" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/bo.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1675212802315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bo:operatorBlock\|regX\[10\] " "Net \"bo:operatorBlock\|regX\[10\]\" is missing source, defaulting to GND" {  } { { "bo.v" "regX\[10\]" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/bo.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1675212802315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bo:operatorBlock\|regX\[9\] " "Net \"bo:operatorBlock\|regX\[9\]\" is missing source, defaulting to GND" {  } { { "bo.v" "regX\[9\]" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/bo.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1675212802315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bo:operatorBlock\|regX\[8\] " "Net \"bo:operatorBlock\|regX\[8\]\" is missing source, defaulting to GND" {  } { { "bo.v" "regX\[8\]" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/bo.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1675212802315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bo:operatorBlock\|regX\[7\] " "Net \"bo:operatorBlock\|regX\[7\]\" is missing source, defaulting to GND" {  } { { "bo.v" "regX\[7\]" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/bo.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1675212802315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bo:operatorBlock\|regX\[6\] " "Net \"bo:operatorBlock\|regX\[6\]\" is missing source, defaulting to GND" {  } { { "bo.v" "regX\[6\]" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/bo.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1675212802315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bo:operatorBlock\|regX\[5\] " "Net \"bo:operatorBlock\|regX\[5\]\" is missing source, defaulting to GND" {  } { { "bo.v" "regX\[5\]" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/bo.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1675212802315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bo:operatorBlock\|regX\[4\] " "Net \"bo:operatorBlock\|regX\[4\]\" is missing source, defaulting to GND" {  } { { "bo.v" "regX\[4\]" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/bo.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1675212802315 ""} { "Warning" "WSGN_TRI_BUS_MISSING_SOURCE_SUB" "bo:operatorBlock\|regX\[3\] " "Net \"bo:operatorBlock\|regX\[3\]\" is missing source, defaulting to GND" {  } { { "bo.v" "regX\[3\]" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/bo.v" 15 -1 0 } }  } 0 12110 "Net \"%1!s!\" is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1675212802315 ""}  } {  } 0 12011 "Net is missing source, defaulting to GND" 0 0 "Quartus II" 0 -1 1675212802315 ""}
{ "Info" "ILPMS_INFERENCING_SUMMARY" "4 " "Inferred 4 megafunctions from design logic" { { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bo:operatorBlock\|display:dis\|Div0 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bo:operatorBlock\|display:dis\|Div0\"" {  } { { "display.v" "Div0" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/display.v" 8 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675212802440 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bo:operatorBlock\|display:dis\|Div1 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bo:operatorBlock\|display:dis\|Div1\"" {  } { { "display.v" "Div1" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/display.v" 12 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675212802440 ""} { "Info" "ILPMS_LPM_DIVIDE_INFERRED" "bo:operatorBlock\|display:dis\|Div2 lpm_divide " "Inferred divider/modulo megafunction (\"lpm_divide\") from the following logic: \"bo:operatorBlock\|display:dis\|Div2\"" {  } { { "display.v" "Div2" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/display.v" 16 -1 0 } }  } 0 278004 "Inferred divider/modulo megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675212802440 ""} { "Info" "ILPMS_LPM_MULT_INFERRED" "bo:operatorBlock\|somador:sum\|Mult0 lpm_mult " "Inferred multiplier megafunction (\"lpm_mult\") from the following logic: \"bo:operatorBlock\|somador:sum\|Mult0\"" {  } { { "somador.v" "Mult0" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/somador.v" 10 -1 0 } }  } 0 278003 "Inferred multiplier megafunction (\"%2!s!\") from the following logic: \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675212802440 ""}  } {  } 0 278001 "Inferred %1!llu! megafunctions from design logic" 0 0 "Quartus II" 0 -1 1675212802440 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bo:operatorBlock\|display:dis\|lpm_divide:Div0 " "Elaborated megafunction instantiation \"bo:operatorBlock\|display:dis\|lpm_divide:Div0\"" {  } { { "display.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/display.v" 8 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675212802486 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bo:operatorBlock\|display:dis\|lpm_divide:Div0 " "Instantiated megafunction \"bo:operatorBlock\|display:dis\|lpm_divide:Div0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 10 " "Parameter \"LPM_WIDTHN\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802486 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802486 ""}  } { { "display.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/display.v" 8 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675212802486 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_aem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_aem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_aem " "Found entity 1: lpm_divide_aem" {  } { { "db/lpm_divide_aem.tdf" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/db/lpm_divide_aem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675212802533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675212802533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_klh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_klh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_klh " "Found entity 1: sign_div_unsign_klh" {  } { { "db/sign_div_unsign_klh.tdf" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/db/sign_div_unsign_klh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675212802549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675212802549 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_a2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_a2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_a2f " "Found entity 1: alt_u_div_a2f" {  } { { "db/alt_u_div_a2f.tdf" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/db/alt_u_div_a2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675212802565 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675212802565 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_lkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_lkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_lkc " "Found entity 1: add_sub_lkc" {  } { { "db/add_sub_lkc.tdf" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/db/add_sub_lkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675212802627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675212802627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/add_sub_mkc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/add_sub_mkc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 add_sub_mkc " "Found entity 1: add_sub_mkc" {  } { { "db/add_sub_mkc.tdf" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/db/add_sub_mkc.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675212802674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675212802674 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bo:operatorBlock\|display:dis\|lpm_divide:Div1 " "Elaborated megafunction instantiation \"bo:operatorBlock\|display:dis\|lpm_divide:Div1\"" {  } { { "display.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/display.v" 12 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675212802690 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bo:operatorBlock\|display:dis\|lpm_divide:Div1 " "Instantiated megafunction \"bo:operatorBlock\|display:dis\|lpm_divide:Div1\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802690 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802690 ""}  } { { "display.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/display.v" 12 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675212802690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/lpm_divide_gem.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/lpm_divide_gem.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 lpm_divide_gem " "Found entity 1: lpm_divide_gem" {  } { { "db/lpm_divide_gem.tdf" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/db/lpm_divide_gem.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675212802736 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675212802736 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sign_div_unsign_qlh.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sign_div_unsign_qlh.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sign_div_unsign_qlh " "Found entity 1: sign_div_unsign_qlh" {  } { { "db/sign_div_unsign_qlh.tdf" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/db/sign_div_unsign_qlh.tdf" 24 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675212802752 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675212802752 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/alt_u_div_m2f.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/alt_u_div_m2f.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 alt_u_div_m2f " "Found entity 1: alt_u_div_m2f" {  } { { "db/alt_u_div_m2f.tdf" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/db/alt_u_div_m2f.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675212802768 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675212802768 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bo:operatorBlock\|display:dis\|lpm_divide:Div2 " "Elaborated megafunction instantiation \"bo:operatorBlock\|display:dis\|lpm_divide:Div2\"" {  } { { "display.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/display.v" 16 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675212802783 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bo:operatorBlock\|display:dis\|lpm_divide:Div2 " "Instantiated megafunction \"bo:operatorBlock\|display:dis\|lpm_divide:Div2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHN 16 " "Parameter \"LPM_WIDTHN\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHD 4 " "Parameter \"LPM_WIDTHD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NREPRESENTATION UNSIGNED " "Parameter \"LPM_NREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802783 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_DREPRESENTATION UNSIGNED " "Parameter \"LPM_DREPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802783 ""}  } { { "display.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/display.v" 16 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675212802783 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "bo:operatorBlock\|somador:sum\|lpm_mult:Mult0 " "Elaborated megafunction instantiation \"bo:operatorBlock\|somador:sum\|lpm_mult:Mult0\"" {  } { { "somador.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/somador.v" 10 -1 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675212802815 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "bo:operatorBlock\|somador:sum\|lpm_mult:Mult0 " "Instantiated megafunction \"bo:operatorBlock\|somador:sum\|lpm_mult:Mult0\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHA 16 " "Parameter \"LPM_WIDTHA\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHB 16 " "Parameter \"LPM_WIDTHB\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHP 32 " "Parameter \"LPM_WIDTHP\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHR 32 " "Parameter \"LPM_WIDTHR\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_REPRESENTATION UNSIGNED " "Parameter \"LPM_REPRESENTATION\" = \"UNSIGNED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_A_IS_CONSTANT NO " "Parameter \"INPUT_A_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "INPUT_B_IS_CONSTANT NO " "Parameter \"INPUT_B_IS_CONSTANT\" = \"NO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802815 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "MAXIMIZE_SPEED 6 " "Parameter \"MAXIMIZE_SPEED\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1675212802815 ""}  } { { "somador.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/somador.v" 10 -1 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1675212802815 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mult_l8t.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mult_l8t.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mult_l8t " "Found entity 1: mult_l8t" {  } { { "db/mult_l8t.tdf" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/db/mult_l8t.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1675212802861 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1675212802861 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Quartus II" 0 -1 1675212803064 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[0\] GND " "Pin \"LEDR\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675212803127 "|main|LEDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[1\] GND " "Pin \"LEDR\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675212803127 "|main|LEDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[2\] GND " "Pin \"LEDR\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675212803127 "|main|LEDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[3\] GND " "Pin \"LEDR\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675212803127 "|main|LEDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[4\] GND " "Pin \"LEDR\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675212803127 "|main|LEDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[5\] GND " "Pin \"LEDR\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675212803127 "|main|LEDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[6\] GND " "Pin \"LEDR\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675212803127 "|main|LEDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[7\] GND " "Pin \"LEDR\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675212803127 "|main|LEDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[8\] GND " "Pin \"LEDR\[8\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675212803127 "|main|LEDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "LEDR\[9\] GND " "Pin \"LEDR\[9\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 4 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675212803127 "|main|LEDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[1\] GND " "Pin \"HEX3\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675212803127 "|main|HEX3[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[2\] GND " "Pin \"HEX3\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675212803127 "|main|HEX3[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "HEX3\[6\] VCC " "Pin \"HEX3\[6\]\" is stuck at VCC" {  } { { "main.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 5 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1675212803127 "|main|HEX3[6]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1675212803127 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1675212803221 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1675212803393 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675212803393 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "9 " "Design contains 9 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[1\] " "No output dependent on input pin \"KEY\[1\]\"" {  } { { "main.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675212803439 "|main|KEY[1]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY\[3\] " "No output dependent on input pin \"KEY\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 2 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675212803439 "|main|KEY[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[3\] " "No output dependent on input pin \"SW\[3\]\"" {  } { { "main.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675212803439 "|main|SW[3]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[4\] " "No output dependent on input pin \"SW\[4\]\"" {  } { { "main.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675212803439 "|main|SW[4]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[5\] " "No output dependent on input pin \"SW\[5\]\"" {  } { { "main.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675212803439 "|main|SW[5]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[6\] " "No output dependent on input pin \"SW\[6\]\"" {  } { { "main.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675212803439 "|main|SW[6]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[7\] " "No output dependent on input pin \"SW\[7\]\"" {  } { { "main.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675212803439 "|main|SW[7]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[8\] " "No output dependent on input pin \"SW\[8\]\"" {  } { { "main.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675212803439 "|main|SW[8]"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "SW\[9\] " "No output dependent on input pin \"SW\[9\]\"" {  } { { "main.v" "" { Text "C:/Users/aluno/Downloads/Tarefa4 - 2121101016 e 2121101043 (1)/Tarefa 4/main.v" 3 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1675212803439 "|main|SW[9]"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1675212803439 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "337 " "Implemented 337 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "14 " "Implemented 14 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1675212803439 ""} { "Info" "ICUT_CUT_TM_OPINS" "38 " "Implemented 38 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1675212803439 ""} { "Info" "ICUT_CUT_TM_LCELLS" "283 " "Implemented 283 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1675212803439 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "2 " "Implemented 2 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Quartus II" 0 -1 1675212803439 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1675212803439 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 52 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 52 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4617 " "Peak virtual memory: 4617 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1675212803471 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jan 31 21:53:23 2023 " "Processing ended: Tue Jan 31 21:53:23 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1675212803471 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1675212803471 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1675212803471 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1675212803471 ""}
