# //  Questa Sim-64
# //  Version 2024.2 linux_x86_64 May 20 2024
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
add wave -position insertpoint vsim:/tb/MyMips/*
add wave -position insertpoint vsim:/tb/MyMips/alu_1/*
find drivers -source -time {5 ns} -chasex vsim:/tb/MyMips/alu_1/o_Overflow
# Multiple active drivers exist at time 5 ns for signal vsim:/tb/MyMips/alu_1/o_Overflow:
#    PROCESS: line__33  SIGNAL: /tb/MyMips/alu_1/s_addResult[31]  FILE: proj/src/ALU/alu.vhd:50
#    PROCESS: line__33  SIGNAL: /tb/MyMips/alu_1/s_addResult[32]  FILE: proj/src/ALU/alu.vhd:50
# 
# ================================================================================
# *PARTIAL* causality trace results for signal "vsim:/tb/MyMips/alu_1/o_Overflow":
# 
# Time | Type | Scope            | Signal     | Source File
# ---- | ---- | ---------------- | ---------- | --------------------------------------------------------------------------------
# 5 ns | Mux  | /tb/MyMips/alu_1 | dbgTemp8_2 | proj/src/ALU/alu.vhd:50
# /home/jayson04/cpre381-proj1/cpre381-toolflow/output/addiseq.s_2/proj/src/ALU/alu.vhd not found.
# ** Error: (vish-7) Failed to open info file "/home/jayson04/cpre381-proj1/cpre381-toolflow/containers/sim_container_0/work/_info" in read mode.
# No such file or directory. (errno = ENOENT)
