Analysis & Synthesis report for TubesSisdig
Mon Jan 13 10:38:17 2025
Quartus Prime Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Analysis & Synthesis RAM Summary
  9. Logic Cells Representing Combinational Loops
 10. Registers Removed During Synthesis
 11. General Register Statistics
 12. Inverted Register Statistics
 13. Registers Added for RAM Pass-Through Logic
 14. Registers Packed Into Inferred Megafunctions
 15. Multiplexer Restructuring Statistics (Restructuring Performed)
 16. Source assignments for img_proc:imgprocessing_module|altsyncram:temp_img_rtl_0|altsyncram_3ci1:auto_generated
 17. Source assignments for uart:uart_module|uart_rx:u_RX|altsyncram:r_MEM_rtl_0|altsyncram_3ci1:auto_generated
 18. Parameter Settings for User Entity Instance: Top-level Entity: |main
 19. Parameter Settings for User Entity Instance: controller:controller_module
 20. Parameter Settings for User Entity Instance: img_proc:imgprocessing_module|matrix_multiplier:multiplier
 21. Parameter Settings for User Entity Instance: uart:uart_module
 22. Parameter Settings for Inferred Entity Instance: img_proc:imgprocessing_module|altsyncram:temp_img_rtl_0
 23. Parameter Settings for Inferred Entity Instance: uart:uart_module|uart_rx:u_RX|altsyncram:r_MEM_rtl_0
 24. altsyncram Parameter Settings by Entity Instance
 25. Port Connectivity Checks: "uart:uart_module|uart_rx:u_RX"
 26. Port Connectivity Checks: "img_proc:imgprocessing_module|matrix_multiplier:multiplier"
 27. Port Connectivity Checks: "img_proc:imgprocessing_module"
 28. Port Connectivity Checks: "buzzer:buzzer_module"
 29. Port Connectivity Checks: "clockmodifier:clockmodifier_module"
 30. Port Connectivity Checks: "ir_decoder:ir_decoder_module"
 31. Port Connectivity Checks: "controller:controller_module"
 32. Post-Synthesis Netlist Statistics for Top Partition
 33. Elapsed Time Per Partition
 34. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2024  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                        ;
+------------------------------------+------------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Mon Jan 13 10:38:17 2025          ;
; Quartus Prime Version              ; 23.1std.1 Build 993 05/14/2024 SC Lite Edition ;
; Revision Name                      ; TubesSisdig                                    ;
; Top-level Entity Name              ; main                                           ;
; Family                             ; Cyclone IV E                                   ;
; Total logic elements               ; 596                                            ;
;     Total combinational functions  ; 484                                            ;
;     Dedicated logic registers      ; 384                                            ;
; Total registers                    ; 384                                            ;
; Total pins                         ; 50                                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 3,072                                          ;
; Embedded Multiplier 9-bit elements ; 0                                              ;
; Total PLLs                         ; 0                                              ;
+------------------------------------+------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; EP4CE6E22C8        ;                    ;
; Top-level entity name                                            ; main               ; TubesSisdig        ;
; Family name                                                      ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 20          ;
; Maximum allowed            ; 14          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 14          ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-14        ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                 ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                             ; Library ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+
; matrix_multiplier.vhd            ; yes             ; User VHDL File               ; E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/matrix_multiplier.vhd          ;         ;
; sevseg.vhd                       ; yes             ; User VHDL File               ; E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/sevseg.vhd                     ;         ;
; uart_tx.vhd                      ; yes             ; User VHDL File               ; E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/uart_tx.vhd                    ;         ;
; uart_rx.vhd                      ; yes             ; User VHDL File               ; E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/uart_rx.vhd                    ;         ;
; uart.vhd                         ; yes             ; User VHDL File               ; E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/uart.vhd                       ;         ;
; imgprocessing.vhd                ; yes             ; User VHDL File               ; E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/imgprocessing.vhd              ;         ;
; controller.vhd                   ; yes             ; User VHDL File               ; E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/controller.vhd                 ;         ;
; IR.vhd                           ; yes             ; User VHDL File               ; E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/IR.vhd                         ;         ;
; clockmodifier.vhd                ; yes             ; User VHDL File               ; E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/clockmodifier.vhd              ;         ;
; main.vhd                         ; yes             ; User VHDL File               ; E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd                       ;         ;
; buzzer.vhd                       ; yes             ; User VHDL File               ; E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/buzzer.vhd                     ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                 ; e:/software/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                 ; e:/software/intelfpga_lite/23.1std/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                 ; e:/software/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                 ; e:/software/intelfpga_lite/23.1std/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal231.inc                   ; yes             ; Megafunction                 ; e:/software/intelfpga_lite/23.1std/quartus/libraries/megafunctions/aglobal231.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                 ; e:/software/intelfpga_lite/23.1std/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                 ; e:/software/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                 ; e:/software/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                 ; e:/software/intelfpga_lite/23.1std/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_3ci1.tdf           ; yes             ; Auto-Generated Megafunction  ; E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/db/altsyncram_3ci1.tdf         ;         ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary               ;
+---------------------------------------------+-------------+
; Resource                                    ; Usage       ;
+---------------------------------------------+-------------+
; Estimated Total logic elements              ; 596         ;
;                                             ;             ;
; Total combinational functions               ; 484         ;
; Logic element usage by number of LUT inputs ;             ;
;     -- 4 input functions                    ; 173         ;
;     -- 3 input functions                    ; 80          ;
;     -- <=2 input functions                  ; 231         ;
;                                             ;             ;
; Logic elements by mode                      ;             ;
;     -- normal mode                          ; 327         ;
;     -- arithmetic mode                      ; 157         ;
;                                             ;             ;
; Total registers                             ; 384         ;
;     -- Dedicated logic registers            ; 384         ;
;     -- I/O registers                        ; 0           ;
;                                             ;             ;
; I/O pins                                    ; 50          ;
; Total memory bits                           ; 3072        ;
;                                             ;             ;
; Embedded Multiplier 9-bit elements          ; 0           ;
;                                             ;             ;
; Maximum fan-out node                        ; i_clk~input ;
; Maximum fan-out                             ; 363         ;
; Total fan-out                               ; 3235        ;
; Average fan-out                             ; 3.18        ;
+---------------------------------------------+-------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                       ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------+-------------------+--------------+
; Compilation Hierarchy Node                   ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                          ; Entity Name       ; Library Name ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------+-------------------+--------------+
; |main                                        ; 484 (1)             ; 384 (0)                   ; 3072        ; 0            ; 0       ; 0         ; 50   ; 0            ; |main                                                                                        ; main              ; work         ;
;    |buzzer:buzzer_module|                    ; 43 (43)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|buzzer:buzzer_module                                                                   ; buzzer            ; work         ;
;    |clockmodifier:clockmodifier_module|      ; 49 (49)             ; 33 (33)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|clockmodifier:clockmodifier_module                                                     ; clockmodifier     ; work         ;
;    |controller:controller_module|            ; 20 (20)             ; 8 (8)                     ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|controller:controller_module                                                           ; controller        ; work         ;
;    |img_proc:imgprocessing_module|           ; 67 (46)             ; 93 (69)                   ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|img_proc:imgprocessing_module                                                          ; img_proc          ; work         ;
;       |altsyncram:temp_img_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|img_proc:imgprocessing_module|altsyncram:temp_img_rtl_0                                ; altsyncram        ; work         ;
;          |altsyncram_3ci1:auto_generated|    ; 0 (0)               ; 0 (0)                     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|img_proc:imgprocessing_module|altsyncram:temp_img_rtl_0|altsyncram_3ci1:auto_generated ; altsyncram_3ci1   ; work         ;
;       |matrix_multiplier:multiplier|         ; 21 (21)             ; 24 (24)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|img_proc:imgprocessing_module|matrix_multiplier:multiplier                             ; matrix_multiplier ; work         ;
;    |ir_decoder:ir_decoder_module|            ; 83 (83)             ; 43 (43)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|ir_decoder:ir_decoder_module                                                           ; ir_decoder        ; work         ;
;    |sevensegment:sevs_module|                ; 52 (52)             ; 36 (36)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|sevensegment:sevs_module                                                               ; sevensegment      ; work         ;
;    |uart:uart_module|                        ; 169 (56)            ; 138 (17)                  ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|uart:uart_module                                                                       ; uart              ; work         ;
;       |uart_rx:u_RX|                         ; 81 (81)             ; 96 (96)                   ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|uart:uart_module|uart_rx:u_RX                                                          ; uart_rx           ; work         ;
;          |altsyncram:r_MEM_rtl_0|            ; 0 (0)               ; 0 (0)                     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|uart:uart_module|uart_rx:u_RX|altsyncram:r_MEM_rtl_0                                   ; altsyncram        ; work         ;
;             |altsyncram_3ci1:auto_generated| ; 0 (0)               ; 0 (0)                     ; 1536        ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|uart:uart_module|uart_rx:u_RX|altsyncram:r_MEM_rtl_0|altsyncram_3ci1:auto_generated    ; altsyncram_3ci1   ; work         ;
;       |uart_tx:u_TX|                         ; 32 (32)             ; 25 (25)                   ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |main|uart:uart_module|uart_tx:u_TX                                                          ; uart_tx           ; work         ;
+----------------------------------------------+---------------------+---------------------------+-------------+--------------+---------+-----------+------+--------------+----------------------------------------------------------------------------------------------+-------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                      ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; Name                                                                                              ; Type ; Mode             ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size ; MIF  ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+
; img_proc:imgprocessing_module|altsyncram:temp_img_rtl_0|altsyncram_3ci1:auto_generated|ALTSYNCRAM ; AUTO ; Simple Dual Port ; 64           ; 24           ; 64           ; 24           ; 1536 ; None ;
; uart:uart_module|uart_rx:u_RX|altsyncram:r_MEM_rtl_0|altsyncram_3ci1:auto_generated|ALTSYNCRAM    ; AUTO ; Simple Dual Port ; 64           ; 24           ; 64           ; 24           ; 1536 ; None ;
+---------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+------+------+


+------------------------------------------------------------+
; Logic Cells Representing Combinational Loops               ;
+--------------------------------------------------------+---+
; Logic Cell Name                                        ;   ;
+--------------------------------------------------------+---+
; ir_decoder:ir_decoder_module|Selector0~0               ;   ;
; ir_decoder:ir_decoder_module|Selector0~1               ;   ;
; ir_decoder:ir_decoder_module|Selector0~2               ;   ;
; ir_decoder:ir_decoder_module|Selector0~3               ;   ;
; Number of logic cells representing combinational loops ; 4 ;
+--------------------------------------------------------+---+
Note: All cells listed above may not be present at the end of synthesis due to various synthesis optimizations.


+---------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                ;
+------------------------------------------------+--------------------------------------------------+
; Register name                                  ; Reason for Removal                               ;
+------------------------------------------------+--------------------------------------------------+
; uart:uart_module|uart_tx:u_TX|o_pixel_transmit ; Stuck at GND due to stuck port data_in           ;
; uart:uart_module|uart_tx:u_TX|r_DATA_BUFFER[9] ; Stuck at VCC due to stuck port data_in           ;
; sevensegment:sevs_module|curr_val[1..31]       ; Merged with sevensegment:sevs_module|curr_val[0] ;
; sevensegment:sevs_module|curr_val[0]           ; Stuck at GND due to stuck port data_in           ;
; Total Number of Removed Registers = 34         ;                                                  ;
+------------------------------------------------+--------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 384   ;
; Number of registers using Synchronous Clear  ; 74    ;
; Number of registers using Synchronous Load   ; 7     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 196   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------+
; Inverted Register Statistics                             ;
+------------------------------------------------+---------+
; Inverted Register                              ; Fan out ;
+------------------------------------------------+---------+
; sevensegment:sevs_module|dig[0]                ; 1       ;
; sevensegment:sevs_module|dig[1]                ; 1       ;
; sevensegment:sevs_module|dig[2]                ; 1       ;
; sevensegment:sevs_module|dig[3]                ; 1       ;
; uart:uart_module|uart_tx:u_TX|o_TX_LINE        ; 1       ;
; sevensegment:sevs_module|counter[0]            ; 4       ;
; uart:uart_module|uart_rx:u_RX|mem_addr[1]      ; 4       ;
; uart:uart_module|uart_rx:u_RX|mem_addr[2]      ; 4       ;
; uart:uart_module|uart_rx:u_RX|mem_addr[3]      ; 4       ;
; uart:uart_module|uart_rx:u_RX|mem_addr[4]      ; 4       ;
; uart:uart_module|uart_rx:u_RX|mem_addr[6]      ; 2       ;
; uart:uart_module|uart_rx:u_RX|mem_addr[5]      ; 4       ;
; uart:uart_module|uart_rx:u_RX|isFirstRun       ; 1       ;
; uart:uart_module|uart_rx:u_RX|mem_addr[0]      ; 5       ;
; uart:uart_module|uart_tx:u_TX|r_DATA_BUFFER[6] ; 1       ;
; uart:uart_module|uart_tx:u_TX|r_DATA_BUFFER[5] ; 1       ;
; uart:uart_module|uart_tx:u_TX|r_DATA_BUFFER[4] ; 1       ;
; uart:uart_module|uart_tx:u_TX|r_DATA_BUFFER[7] ; 1       ;
; uart:uart_module|uart_tx:u_TX|r_DATA_BUFFER[2] ; 1       ;
; uart:uart_module|uart_tx:u_TX|r_DATA_BUFFER[1] ; 1       ;
; uart:uart_module|uart_tx:u_TX|r_DATA_BUFFER[0] ; 1       ;
; uart:uart_module|uart_tx:u_TX|r_DATA_BUFFER[3] ; 1       ;
; uart:uart_module|uart_tx:u_TX|r_DATA_BUFFER[8] ; 1       ;
; uart:uart_module|s_tx_data[5]                  ; 1       ;
; uart:uart_module|s_tx_data[4]                  ; 1       ;
; uart:uart_module|s_tx_data[3]                  ; 1       ;
; uart:uart_module|s_tx_data[6]                  ; 1       ;
; uart:uart_module|s_tx_data[1]                  ; 1       ;
; uart:uart_module|s_tx_data[0]                  ; 1       ;
; uart:uart_module|s_tx_data[2]                  ; 1       ;
; uart:uart_module|s_tx_data[7]                  ; 1       ;
; ir_decoder:ir_decoder_module|NB[1]             ; 8       ;
; ir_decoder:ir_decoder_module|NB[2]             ; 9       ;
; ir_decoder:ir_decoder_module|NB[3]             ; 3       ;
; ir_decoder:ir_decoder_module|NB[4]             ; 3       ;
; ir_decoder:ir_decoder_module|NB[0]             ; 8       ;
; Total number of inverted registers = 36        ;         ;
+------------------------------------------------+---------+


+--------------------------------------------------------------------------------------------------------+
; Registers Added for RAM Pass-Through Logic                                                             ;
+---------------------------------------------------------+----------------------------------------------+
; Register Name                                           ; RAM Name                                     ;
+---------------------------------------------------------+----------------------------------------------+
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[0]  ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[1]  ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[2]  ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[3]  ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[4]  ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[5]  ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[6]  ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[7]  ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[8]  ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[9]  ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[10] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[11] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[12] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[13] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[14] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[15] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[16] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[17] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[18] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[19] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[20] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[21] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[22] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[23] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[24] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[25] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[26] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[27] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[28] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[29] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[30] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[31] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[32] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[33] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[34] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[35] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; img_proc:imgprocessing_module|temp_img_rtl_0_bypass[36] ; img_proc:imgprocessing_module|temp_img_rtl_0 ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[0]     ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[1]     ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[2]     ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[3]     ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[4]     ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[5]     ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[6]     ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[7]     ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[8]     ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[9]     ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[10]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[11]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[12]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[13]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[14]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[15]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[16]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[17]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[18]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[19]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[20]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[21]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[22]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[23]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[24]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[25]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[26]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[27]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[28]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[29]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[30]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[31]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[32]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[33]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[34]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[35]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0_bypass[36]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ;
+---------------------------------------------------------+----------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Registers Packed Into Inferred Megafunctions                                                               ;
+------------------------------------------------------+----------------------------------------------+------+
; Register Name                                        ; Megafunction                                 ; Type ;
+------------------------------------------------------+----------------------------------------------+------+
; img_proc:imgprocessing_module|temp_img[0..63][0..23] ; img_proc:imgprocessing_module|temp_img_rtl_0 ; RAM  ;
; uart:uart_module|uart_rx:u_RX|r_MEM[0..63][0..23]    ; uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0    ; RAM  ;
+------------------------------------------------------+----------------------------------------------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                    ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                          ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; Yes        ; |main|buzzer:buzzer_module|counter[17]              ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; Yes        ; |main|uart:uart_module|uart_rx:u_RX|r_INDEX[1]      ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; Yes        ; |main|uart:uart_module|pixval_count[1]              ;
; 4:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; Yes        ; |main|uart:uart_module|uart_rx:u_RX|r_PRESCALER[0]  ;
; 7:1                ; 18 bits   ; 72 LEs        ; 18 LEs               ; 54 LEs                 ; Yes        ; |main|ir_decoder:ir_decoder_module|cycleCounter[17] ;
; 129:1              ; 6 bits    ; 516 LEs       ; 6 LEs                ; 510 LEs                ; Yes        ; |main|controller:controller_module|k[4]             ;
; 4:1                ; 5 bits    ; 10 LEs        ; 10 LEs               ; 0 LEs                  ; Yes        ; |main|ir_decoder:ir_decoder_module|NB[1]            ;
; 5:1                ; 4 bits    ; 12 LEs        ; 8 LEs                ; 4 LEs                  ; Yes        ; |main|sevensegment:sevs_module|dig[1]               ;
; 7:1                ; 8 bits    ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; Yes        ; |main|uart:uart_module|s_tx_data[1]                 ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |main|img_proc:imgprocessing_module|pixelcounter    ;
; 3:1                ; 6 bits    ; 12 LEs        ; 12 LEs               ; 0 LEs                  ; No         ; |main|uart:uart_module|s_mem_addr                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+-----------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------+
; Source assignments for img_proc:imgprocessing_module|altsyncram:temp_img_rtl_0|altsyncram_3ci1:auto_generated ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Source assignments for uart:uart_module|uart_rx:u_RX|altsyncram:r_MEM_rtl_0|altsyncram_3ci1:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------+
; Assignment                      ; Value              ; From ; To                                           ;
+---------------------------------+--------------------+------+----------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                            ;
+---------------------------------+--------------------+------+----------------------------------------------+


+----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: Top-level Entity: |main ;
+----------------+----------+------------------------------------------+
; Parameter Name ; Value    ; Type                                     ;
+----------------+----------+------------------------------------------+
; CLKFREQ        ; 50000000 ; Signed Integer                           ;
+----------------+----------+------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: controller:controller_module ;
+----------------+-------+--------------------------------------------------+
; Parameter Name ; Value ; Type                                             ;
+----------------+-------+--------------------------------------------------+
; maxsize        ; 1000  ; Signed Integer                                   ;
+----------------+-------+--------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: img_proc:imgprocessing_module|matrix_multiplier:multiplier ;
+----------------+-------+--------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                           ;
+----------------+-------+--------------------------------------------------------------------------------+
; size_a_row     ; 3     ; Signed Integer                                                                 ;
; size_a_col     ; 3     ; Signed Integer                                                                 ;
; size_b_row     ; 3     ; Signed Integer                                                                 ;
; size_b_col     ; 1     ; Signed Integer                                                                 ;
+----------------+-------+--------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------+
; Parameter Settings for User Entity Instance: uart:uart_module ;
+----------------+-------+--------------------------------------+
; Parameter Name ; Value ; Type                                 ;
+----------------+-------+--------------------------------------+
; PictureMaxSize ; 11    ; Unsigned Binary                      ;
+----------------+-------+--------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: img_proc:imgprocessing_module|altsyncram:temp_img_rtl_0 ;
+------------------------------------+----------------------+----------------------------------------------+
; Parameter Name                     ; Value                ; Type                                         ;
+------------------------------------+----------------------+----------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                      ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                      ;
; WIDTH_A                            ; 24                   ; Untyped                                      ;
; WIDTHAD_A                          ; 6                    ; Untyped                                      ;
; NUMWORDS_A                         ; 64                   ; Untyped                                      ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                      ;
; WIDTH_B                            ; 24                   ; Untyped                                      ;
; WIDTHAD_B                          ; 6                    ; Untyped                                      ;
; NUMWORDS_B                         ; 64                   ; Untyped                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                      ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                      ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                      ;
; CBXI_PARAMETER                     ; altsyncram_3ci1      ; Untyped                                      ;
+------------------------------------+----------------------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: uart:uart_module|uart_rx:u_RX|altsyncram:r_MEM_rtl_0 ;
+------------------------------------+----------------------+-------------------------------------------+
; Parameter Name                     ; Value                ; Type                                      ;
+------------------------------------+----------------------+-------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                   ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                              ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                              ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                            ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                   ;
; OPERATION_MODE                     ; DUAL_PORT            ; Untyped                                   ;
; WIDTH_A                            ; 24                   ; Untyped                                   ;
; WIDTHAD_A                          ; 6                    ; Untyped                                   ;
; NUMWORDS_A                         ; 64                   ; Untyped                                   ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                   ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                   ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                   ;
; WIDTH_B                            ; 24                   ; Untyped                                   ;
; WIDTHAD_B                          ; 6                    ; Untyped                                   ;
; NUMWORDS_B                         ; 64                   ; Untyped                                   ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                   ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                   ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                   ;
; ADDRESS_REG_B                      ; CLOCK0               ; Untyped                                   ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                   ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                   ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                   ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                   ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                   ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                   ;
; WIDTH_BYTEENA_A                    ; 1                    ; Untyped                                   ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                   ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                   ;
; BYTE_SIZE                          ; 8                    ; Untyped                                   ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA             ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                   ;
; INIT_FILE                          ; UNUSED               ; Untyped                                   ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                   ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_A               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_A              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                   ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                   ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                   ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                   ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                   ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                   ;
; CBXI_PARAMETER                     ; altsyncram_3ci1      ; Untyped                                   ;
+------------------------------------+----------------------+-------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                    ;
+-------------------------------------------+---------------------------------------------------------+
; Name                                      ; Value                                                   ;
+-------------------------------------------+---------------------------------------------------------+
; Number of entity instances                ; 2                                                       ;
; Entity Instance                           ; img_proc:imgprocessing_module|altsyncram:temp_img_rtl_0 ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 24                                                      ;
;     -- NUMWORDS_A                         ; 64                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 24                                                      ;
;     -- NUMWORDS_B                         ; 64                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                ;
; Entity Instance                           ; uart:uart_module|uart_rx:u_RX|altsyncram:r_MEM_rtl_0    ;
;     -- OPERATION_MODE                     ; DUAL_PORT                                               ;
;     -- WIDTH_A                            ; 24                                                      ;
;     -- NUMWORDS_A                         ; 64                                                      ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                            ;
;     -- WIDTH_B                            ; 24                                                      ;
;     -- NUMWORDS_B                         ; 64                                                      ;
;     -- ADDRESS_REG_B                      ; CLOCK0                                                  ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                            ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                    ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; OLD_DATA                                                ;
+-------------------------------------------+---------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "uart:uart_module|uart_rx:u_RX"                                                                 ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; i_start         ; Input  ; Info     ; Stuck at VCC                                                                        ;
; o_sig_crrp_data ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------+
; Port Connectivity Checks: "img_proc:imgprocessing_module|matrix_multiplier:multiplier" ;
+--------------------+-------+----------+------------------------------------------------+
; Port               ; Type  ; Severity ; Details                                        ;
+--------------------+-------+----------+------------------------------------------------+
; data_a[0][1..2]    ; Input ; Info     ; Stuck at GND                                   ;
; data_a[1][0]       ; Input ; Info     ; Stuck at GND                                   ;
; data_a[1][2]       ; Input ; Info     ; Stuck at GND                                   ;
; data_a[2][0..1]    ; Input ; Info     ; Stuck at GND                                   ;
; data_b[0][0][7..2] ; Input ; Info     ; Stuck at GND                                   ;
; data_b[0][0][1]    ; Input ; Info     ; Stuck at VCC                                   ;
; data_b[0][0][0]    ; Input ; Info     ; Stuck at GND                                   ;
; data_b[1][0][7..2] ; Input ; Info     ; Stuck at GND                                   ;
; data_b[1][0][1]    ; Input ; Info     ; Stuck at VCC                                   ;
; data_b[1][0][0]    ; Input ; Info     ; Stuck at GND                                   ;
; data_b[2][0][7..2] ; Input ; Info     ; Stuck at GND                                   ;
; data_b[2][0][1]    ; Input ; Info     ; Stuck at VCC                                   ;
; data_b[2][0][0]    ; Input ; Info     ; Stuck at GND                                   ;
+--------------------+-------+----------+------------------------------------------------+


+-----------------------------------------------------------+
; Port Connectivity Checks: "img_proc:imgprocessing_module" ;
+----------+-------+----------+-----------------------------+
; Port     ; Type  ; Severity ; Details                     ;
+----------+-------+----------+-----------------------------+
; k[5..4]  ; Input ; Info     ; Stuck at VCC                ;
; k[31..6] ; Input ; Info     ; Stuck at GND                ;
; k[3..2]  ; Input ; Info     ; Stuck at GND                ;
; k[1]     ; Input ; Info     ; Stuck at VCC                ;
; k[0]     ; Input ; Info     ; Stuck at GND                ;
+----------+-------+----------+-----------------------------+


+-----------------------------------------------------+
; Port Connectivity Checks: "buzzer:buzzer_module"    ;
+-------------------+-------+----------+--------------+
; Port              ; Type  ; Severity ; Details      ;
+-------------------+-------+----------+--------------+
; duration[31..1]   ; Input ; Info     ; Stuck at GND ;
; duration[0]       ; Input ; Info     ; Stuck at VCC ;
; note_freq[5..4]   ; Input ; Info     ; Stuck at VCC ;
; note_freq[31..11] ; Input ; Info     ; Stuck at GND ;
; note_freq[9..8]   ; Input ; Info     ; Stuck at GND ;
; note_freq[3..0]   ; Input ; Info     ; Stuck at GND ;
; note_freq[10]     ; Input ; Info     ; Stuck at VCC ;
; note_freq[7]      ; Input ; Info     ; Stuck at VCC ;
; note_freq[6]      ; Input ; Info     ; Stuck at GND ;
+-------------------+-------+----------+--------------+


+----------------------------------------------------------------+
; Port Connectivity Checks: "clockmodifier:clockmodifier_module" ;
+---------------------+-------+----------+-----------------------+
; Port                ; Type  ; Severity ; Details               ;
+---------------------+-------+----------+-----------------------+
; clkin_freq[23..19]  ; Input ; Info     ; Stuck at VCC          ;
; clkin_freq[15..12]  ; Input ; Info     ; Stuck at VCC          ;
; clkin_freq[31..26]  ; Input ; Info     ; Stuck at GND          ;
; clkin_freq[11..8]   ; Input ; Info     ; Stuck at GND          ;
; clkin_freq[6..0]    ; Input ; Info     ; Stuck at GND          ;
; clkin_freq[25]      ; Input ; Info     ; Stuck at VCC          ;
; clkin_freq[24]      ; Input ; Info     ; Stuck at GND          ;
; clkin_freq[18]      ; Input ; Info     ; Stuck at GND          ;
; clkin_freq[17]      ; Input ; Info     ; Stuck at VCC          ;
; clkin_freq[16]      ; Input ; Info     ; Stuck at GND          ;
; clkin_freq[7]       ; Input ; Info     ; Stuck at VCC          ;
; clkout_freq[5..4]   ; Input ; Info     ; Stuck at VCC          ;
; clkout_freq[31..11] ; Input ; Info     ; Stuck at GND          ;
; clkout_freq[9..8]   ; Input ; Info     ; Stuck at GND          ;
; clkout_freq[3..0]   ; Input ; Info     ; Stuck at GND          ;
; clkout_freq[10]     ; Input ; Info     ; Stuck at VCC          ;
; clkout_freq[7]      ; Input ; Info     ; Stuck at VCC          ;
; clkout_freq[6]      ; Input ; Info     ; Stuck at GND          ;
+---------------------+-------+----------+-----------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "ir_decoder:ir_decoder_module"                                                                  ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; o_irframe[9..8] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; o_irframe[0]    ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "controller:controller_module"                                                                  ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; Port            ; Type   ; Severity ; Details                                                                             ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+
; ir_data[7]      ; Input  ; Info     ; Stuck at GND                                                                        ;
; source_selector ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-----------------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 50                          ;
; cycloneiii_ff         ; 384                         ;
;     ENA               ; 122                         ;
;     ENA SCLR          ; 68                          ;
;     ENA SLD           ; 6                           ;
;     SCLR              ; 6                           ;
;     SLD               ; 1                           ;
;     plain             ; 181                         ;
; cycloneiii_lcell_comb ; 491                         ;
;     arith             ; 157                         ;
;         2 data inputs ; 155                         ;
;         3 data inputs ; 2                           ;
;     normal            ; 334                         ;
;         0 data inputs ; 3                           ;
;         1 data inputs ; 38                          ;
;         2 data inputs ; 42                          ;
;         3 data inputs ; 78                          ;
;         4 data inputs ; 173                         ;
; cycloneiii_ram_block  ; 48                          ;
;                       ;                             ;
; Max LUT depth         ; 5.00                        ;
; Average LUT depth     ; 2.65                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 23.1std.1 Build 993 05/14/2024 SC Lite Edition
    Info: Processing started: Mon Jan 13 10:38:10 2025
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off TubesSisdig -c TubesSisdig
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 14 of the 14 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file matrix_multiplier.vhd
    Info (12022): Found design unit 1: matrix_multiplier-behavior File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/matrix_multiplier.vhd Line: 20
    Info (12023): Found entity 1: matrix_multiplier File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/matrix_multiplier.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file uartctrl.vhd
    Info (12022): Found design unit 1: uart_controller-Behavioral File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/uartctrl.vhd Line: 17
    Info (12023): Found entity 1: uart_controller File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/uartctrl.vhd Line: 5
Info (12021): Found 3 design units, including 1 entities, in source file matrixexpander.vhd
    Info (12022): Found design unit 1: k_pkg File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/matrixexpander.vhd Line: 4
    Info (12022): Found design unit 2: matrixexpander-rtl File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/matrixexpander.vhd Line: 29
    Info (12023): Found entity 1: matrixexpander File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/matrixexpander.vhd Line: 14
Info (12021): Found 2 design units, including 1 entities, in source file sevseg.vhd
    Info (12022): Found design unit 1: sevensegment-sevsegmentrtl File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/sevseg.vhd Line: 22
    Info (12023): Found entity 1: sevensegment File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/sevseg.vhd Line: 12
Info (12021): Found 2 design units, including 1 entities, in source file vgasync.vhd
    Info (12022): Found design unit 1: vga_sync-vgasyncprogram File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/vgasync.vhd Line: 16
    Info (12023): Found entity 1: vga_sync File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/vgasync.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file uart_tx.vhd
    Info (12022): Found design unit 1: uart_tx-behavior File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/uart_tx.vhd Line: 18
    Info (12023): Found entity 1: uart_tx File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/uart_tx.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file uart_rx.vhd
    Info (12022): Found design unit 1: uart_rx-behavior File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/uart_rx.vhd Line: 21
    Info (12023): Found entity 1: uart_rx File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/uart_rx.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file uart.vhd
    Info (12022): Found design unit 1: uart-behavior File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/uart.vhd Line: 27
    Info (12023): Found entity 1: uart File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/uart.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file sevenseg_decoder.vhd
    Info (12022): Found design unit 1: sevenseg_decoder-behavior File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/sevenseg_decoder.vhd Line: 11
    Info (12023): Found entity 1: sevenseg_decoder File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/sevenseg_decoder.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file imgprocessing.vhd
    Info (12022): Found design unit 1: img_proc-rtl File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/imgprocessing.vhd Line: 17
    Info (12023): Found entity 1: img_proc File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/imgprocessing.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file controller.vhd
    Info (12022): Found design unit 1: controller-fsm File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/controller.vhd Line: 31
    Info (12023): Found entity 1: controller File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/controller.vhd Line: 13
Info (12021): Found 2 design units, including 1 entities, in source file pll25/synthesis/pll25.vhd
    Info (12022): Found design unit 1: PLL25-rtl File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/PLL25/synthesis/PLL25.vhd Line: 17
    Info (12023): Found entity 1: PLL25 File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/PLL25/synthesis/PLL25.vhd Line: 9
Info (12021): Found 4 design units, including 4 entities, in source file pll25/synthesis/submodules/pll25_altpll_0.v
    Info (12023): Found entity 1: PLL25_altpll_0_dffpipe_l2c File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/PLL25/synthesis/submodules/PLL25_altpll_0.v Line: 38
    Info (12023): Found entity 2: PLL25_altpll_0_stdsync_sv6 File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/PLL25/synthesis/submodules/PLL25_altpll_0.v Line: 99
    Info (12023): Found entity 3: PLL25_altpll_0_altpll_tc42 File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/PLL25/synthesis/submodules/PLL25_altpll_0.v Line: 131
    Info (12023): Found entity 4: PLL25_altpll_0 File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/PLL25/synthesis/submodules/PLL25_altpll_0.v Line: 214
Info (12021): Found 2 design units, including 1 entities, in source file ir.vhd
    Info (12022): Found design unit 1: ir_decoder-behavior File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/IR.vhd Line: 13
    Info (12023): Found entity 1: ir_decoder File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/IR.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file clockmodifier.vhd
    Info (12022): Found design unit 1: clockmodifier-behavior File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/clockmodifier.vhd Line: 12
    Info (12023): Found entity 1: clockmodifier File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/clockmodifier.vhd Line: 4
Info (12021): Found 3 design units, including 1 entities, in source file main.vhd
    Info (12022): Found design unit 1: all_pkg File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 4
    Info (12022): Found design unit 2: main-rtl File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 46
    Info (12023): Found entity 1: main File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 21
Info (12021): Found 2 design units, including 1 entities, in source file buzzer.vhd
    Info (12022): Found design unit 1: buzzer-behavior File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/buzzer.vhd Line: 36
    Info (12023): Found entity 1: buzzer File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/buzzer.vhd Line: 26
Info (12021): Found 2 design units, including 1 entities, in source file ram.vhd
    Info (12022): Found design unit 1: ram-SYN File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/ram.vhd Line: 56
    Info (12023): Found entity 1: ram File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/ram.vhd Line: 43
Info (12127): Elaborating entity "main" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at main.vhd(34): used explicit default value for signal "o_led3" because signal was never assigned a value File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at main.vhd(34): used explicit default value for signal "o_led4" because signal was never assigned a value File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 34
Warning (10541): VHDL Signal Declaration warning at main.vhd(39): used implicit default value for signal "o_vga_hs" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 39
Warning (10541): VHDL Signal Declaration warning at main.vhd(39): used implicit default value for signal "o_vga_vs" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 39
Warning (10540): VHDL Signal Declaration warning at main.vhd(166): used explicit default value for signal "note_freq" because signal was never assigned a value File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 166
Warning (10541): VHDL Signal Declaration warning at main.vhd(169): used implicit default value for signal "R" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 169
Warning (10541): VHDL Signal Declaration warning at main.vhd(169): used implicit default value for signal "G" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 169
Warning (10541): VHDL Signal Declaration warning at main.vhd(169): used implicit default value for signal "B" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 169
Warning (10541): VHDL Signal Declaration warning at main.vhd(173): used implicit default value for signal "uart_received" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 173
Warning (10036): Verilog HDL or VHDL warning at main.vhd(179): object "source_sel" assigned a value but never read File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 179
Warning (10540): VHDL Signal Declaration warning at main.vhd(183): used explicit default value for signal "k" because signal was never assigned a value File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 183
Info (12128): Elaborating entity "controller" for hierarchy "controller:controller_module" File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 194
Warning (10541): VHDL Signal Declaration warning at controller.vhd(25): used implicit default value for signal "source_selector" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/controller.vhd Line: 25
Info (12128): Elaborating entity "ir_decoder" for hierarchy "ir_decoder:ir_decoder_module" File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 197
Warning (10492): VHDL Process Statement warning at IR.vhd(148): signal "changestate" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/IR.vhd Line: 148
Info (12128): Elaborating entity "clockmodifier" for hierarchy "clockmodifier:clockmodifier_module" File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 198
Warning (10492): VHDL Process Statement warning at clockmodifier.vhd(25): signal "clk_out_intem" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/clockmodifier.vhd Line: 25
Info (12128): Elaborating entity "sevensegment" for hierarchy "sevensegment:sevs_module" File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 199
Warning (10492): VHDL Process Statement warning at sevseg.vhd(64): signal "curr_val" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/sevseg.vhd Line: 64
Info (12128): Elaborating entity "buzzer" for hierarchy "buzzer:buzzer_module" File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 200
Warning (10492): VHDL Process Statement warning at buzzer.vhd(57): signal "state" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/buzzer.vhd Line: 57
Info (12128): Elaborating entity "img_proc" for hierarchy "img_proc:imgprocessing_module" File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 203
Warning (10540): VHDL Signal Declaration warning at imgprocessing.vhd(37): used explicit default value for signal "B_matrix" because signal was never assigned a value File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/imgprocessing.vhd Line: 37
Warning (10873): Using initial value X (don't care) for net "curr_pixel[0][1..2]" at imgprocessing.vhd(33) File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/imgprocessing.vhd Line: 33
Warning (10873): Using initial value X (don't care) for net "curr_pixel[1][0]" at imgprocessing.vhd(33) File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/imgprocessing.vhd Line: 33
Warning (10873): Using initial value X (don't care) for net "curr_pixel[1][2]" at imgprocessing.vhd(33) File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/imgprocessing.vhd Line: 33
Warning (10873): Using initial value X (don't care) for net "curr_pixel[2][0..1]" at imgprocessing.vhd(33) File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/imgprocessing.vhd Line: 33
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "curr_pixel" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "processed_pixel" into its bus
Info (12128): Elaborating entity "matrix_multiplier" for hierarchy "img_proc:imgprocessing_module|matrix_multiplier:multiplier" File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/imgprocessing.vhd Line: 42
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_A" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_B" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "result" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_A" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "data_B" into its bus
Info (10008): Verilog HDL or VHDL information: EDA Netlist Writer cannot regroup multidimensional array "result" into its bus
Info (12128): Elaborating entity "uart" for hierarchy "uart:uart_module" File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 205
Warning (10541): VHDL Signal Declaration warning at uart.vhd(23): used implicit default value for signal "sevseg_data" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/uart.vhd Line: 23
Warning (10540): VHDL Signal Declaration warning at uart.vhd(30): used explicit default value for signal "s_RX_START" because signal was never assigned a value File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/uart.vhd Line: 30
Info (12128): Elaborating entity "uart_rx" for hierarchy "uart:uart_module|uart_rx:u_RX" File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/uart.vhd Line: 77
Info (12128): Elaborating entity "uart_tx" for hierarchy "uart:uart_module|uart_tx:u_TX" File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/uart.vhd Line: 90
Warning (10540): VHDL Signal Declaration warning at uart_tx.vhd(26): used explicit default value for signal "pixel_transmit" because signal was never assigned a value File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/uart_tx.vhd Line: 26
Warning (276020): Inferred RAM node "img_proc:imgprocessing_module|temp_img_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Warning (276020): Inferred RAM node "uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0" from synchronous design logic.  Pass-through logic has been added to match the read-during-write behavior of the original design.
Info (19000): Inferred 2 megafunctions from design logic
    Info (276029): Inferred altsyncram megafunction from the following design logic: "img_proc:imgprocessing_module|temp_img_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
    Info (276029): Inferred altsyncram megafunction from the following design logic: "uart:uart_module|uart_rx:u_RX|r_MEM_rtl_0" 
        Info (286033): Parameter OPERATION_MODE set to DUAL_PORT
        Info (286033): Parameter WIDTH_A set to 24
        Info (286033): Parameter WIDTHAD_A set to 6
        Info (286033): Parameter NUMWORDS_A set to 64
        Info (286033): Parameter WIDTH_B set to 24
        Info (286033): Parameter WIDTHAD_B set to 6
        Info (286033): Parameter NUMWORDS_B set to 64
        Info (286033): Parameter ADDRESS_ACLR_A set to NONE
        Info (286033): Parameter OUTDATA_REG_B set to UNREGISTERED
        Info (286033): Parameter ADDRESS_ACLR_B set to NONE
        Info (286033): Parameter OUTDATA_ACLR_B set to NONE
        Info (286033): Parameter ADDRESS_REG_B set to CLOCK0
        Info (286033): Parameter INDATA_ACLR_A set to NONE
        Info (286033): Parameter WRCONTROL_ACLR_A set to NONE
        Info (286033): Parameter READ_DURING_WRITE_MODE_MIXED_PORTS set to OLD_DATA
Info (12130): Elaborated megafunction instantiation "img_proc:imgprocessing_module|altsyncram:temp_img_rtl_0"
Info (12133): Instantiated megafunction "img_proc:imgprocessing_module|altsyncram:temp_img_rtl_0" with the following parameter:
    Info (12134): Parameter "OPERATION_MODE" = "DUAL_PORT"
    Info (12134): Parameter "WIDTH_A" = "24"
    Info (12134): Parameter "WIDTHAD_A" = "6"
    Info (12134): Parameter "NUMWORDS_A" = "64"
    Info (12134): Parameter "WIDTH_B" = "24"
    Info (12134): Parameter "WIDTHAD_B" = "6"
    Info (12134): Parameter "NUMWORDS_B" = "64"
    Info (12134): Parameter "ADDRESS_ACLR_A" = "NONE"
    Info (12134): Parameter "OUTDATA_REG_B" = "UNREGISTERED"
    Info (12134): Parameter "ADDRESS_ACLR_B" = "NONE"
    Info (12134): Parameter "OUTDATA_ACLR_B" = "NONE"
    Info (12134): Parameter "ADDRESS_REG_B" = "CLOCK0"
    Info (12134): Parameter "INDATA_ACLR_A" = "NONE"
    Info (12134): Parameter "WRCONTROL_ACLR_A" = "NONE"
    Info (12134): Parameter "READ_DURING_WRITE_MODE_MIXED_PORTS" = "OLD_DATA"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_3ci1.tdf
    Info (12023): Found entity 1: altsyncram_3ci1 File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/db/altsyncram_3ci1.tdf Line: 28
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "sevseg[0]" is stuck at VCC File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 32
    Warning (13410): Pin "sevseg[1]" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 32
    Warning (13410): Pin "sevseg[2]" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 32
    Warning (13410): Pin "sevseg[3]" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 32
    Warning (13410): Pin "sevseg[4]" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 32
    Warning (13410): Pin "sevseg[5]" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 32
    Warning (13410): Pin "sevseg[6]" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 32
    Warning (13410): Pin "o_led3" is stuck at VCC File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 34
    Warning (13410): Pin "o_led4" is stuck at VCC File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 34
    Warning (13410): Pin "o_r0" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 36
    Warning (13410): Pin "o_r1" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 36
    Warning (13410): Pin "o_r2" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 36
    Warning (13410): Pin "o_r3" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 36
    Warning (13410): Pin "o_r4" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 36
    Warning (13410): Pin "o_r5" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 36
    Warning (13410): Pin "o_r6" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 36
    Warning (13410): Pin "o_r7" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 36
    Warning (13410): Pin "o_g0" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 37
    Warning (13410): Pin "o_g1" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 37
    Warning (13410): Pin "o_g2" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 37
    Warning (13410): Pin "o_g3" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 37
    Warning (13410): Pin "o_g4" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 37
    Warning (13410): Pin "o_g5" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 37
    Warning (13410): Pin "o_g6" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 37
    Warning (13410): Pin "o_g7" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 37
    Warning (13410): Pin "o_b0" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 38
    Warning (13410): Pin "o_b1" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 38
    Warning (13410): Pin "o_b2" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 38
    Warning (13410): Pin "o_b3" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 38
    Warning (13410): Pin "o_b4" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 38
    Warning (13410): Pin "o_b5" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 38
    Warning (13410): Pin "o_b6" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 38
    Warning (13410): Pin "o_b7" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 38
    Warning (13410): Pin "o_vga_hs" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 39
    Warning (13410): Pin "o_vga_vs" is stuck at GND File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 39
Info (286030): Timing-Driven Synthesis is running
Warning (20013): Ignored 19 assignments for entity "PLL25" -- entity does not exist in design
Warning (20013): Ignored 74 assignments for entity "PLL25_altpll_0" -- entity does not exist in design
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 4 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "i_btn1" File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 26
    Warning (15610): No output dependent on input pin "i_btn2" File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 26
    Warning (15610): No output dependent on input pin "i_btn3" File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 26
    Warning (15610): No output dependent on input pin "i_btn4" File: E:/Studies/ITB/Matkul/Sems 3/Sisdig/Tubes/FPGA-Side/Codes/main.vhd Line: 26
Info (21057): Implemented 709 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 7 input pins
    Info (21059): Implemented 43 output pins
    Info (21061): Implemented 611 logic cells
    Info (21064): Implemented 48 RAM segments
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 70 warnings
    Info: Peak virtual memory: 4882 megabytes
    Info: Processing ended: Mon Jan 13 10:38:17 2025
    Info: Elapsed time: 00:00:07
    Info: Total CPU time (on all processors): 00:00:08


