
 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Xenia Wolf <claire@yosyshq.com>         |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED "AS IS" AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys-Verific 0.0.92
 Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)


-- Executing script file `yosys.ys' --
echo on

yosys> plugin -i synth-rs

yosys> read -verific

yosys> read -incdir .

yosys> verific -vlog-incdir .

1. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.

yosys> verilog_defaults -add -I.

yosys> read -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv prim_fifo_sync.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_socket_1n.sv

yosys> verific -sv prim_alert_pkg.sv prim_cipher_pkg.sv prim_count_pkg.sv prim_esc_pkg.sv prim_mubi_pkg.sv prim_pkg.sv prim_ram_1p_pkg.sv prim_ram_2p_pkg.sv prim_secded_pkg.sv prim_subreg_pkg.sv prim_util_pkg.sv pwrmgr_reg_pkg.sv pwrmgr_pkg.sv jtag_pkg.sv lc_ctrl_pkg.sv entropy_src_pkg.sv edn_reg_pkg.sv edn_pkg.sv top_pkg.sv tlul_pkg.sv prim_fifo_sync.sv tlul_err_resp.sv tlul_fifo_sync.sv tlul_socket_1n.sv

2. Executing VERIFIC (loading SystemVerilog and VHDL designs using Verific).
Built with Verific May22_SW_Release, released at Wed Jun  1 05:39:28 2022.
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_alert_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:19: parameter 'ALERT_TX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_alert_pkg.sv:22: parameter 'ALERT_RX_DEFAULT' declared inside package 'prim_alert_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_cipher_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:23: parameter 'PRINCE_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:28: parameter 'PRINCE_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:33: parameter 'PRINCE_SHIFT_ROWS64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:38: parameter 'PRINCE_SHIFT_ROWS64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:44: parameter 'PRINCE_ROUND_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:58: parameter 'PRINCE_ALPHA_CONST' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:61: parameter 'PRINCE_SHIFT_ROWS_CONST0' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:62: parameter 'PRINCE_SHIFT_ROWS_CONST1' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:63: parameter 'PRINCE_SHIFT_ROWS_CONST2' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:64: parameter 'PRINCE_SHIFT_ROWS_CONST3' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:141: parameter 'PRESENT_SBOX4' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:146: parameter 'PRESENT_SBOX4_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:153: parameter 'PRESENT_PERM32' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:162: parameter 'PRESENT_PERM32_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:172: parameter 'PRESENT_PERM64' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_cipher_pkg.sv:189: parameter 'PRESENT_PERM64_INV' declared inside package 'prim_cipher_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_count_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_esc_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:17: parameter 'ESC_TX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_esc_pkg.sv:20: parameter 'ESC_RX_DEFAULT' declared inside package 'prim_esc_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_mubi_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:19: parameter 'MuBi4Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:148: parameter 'MuBi8Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:277: parameter 'MuBi12Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_mubi_pkg.sv:406: parameter 'MuBi16Width' declared inside package 'prim_mubi_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_1p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_1p_pkg.sv:18: parameter 'RAM_1P_CFG_DEFAULT' declared inside package 'prim_ram_1p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_ram_2p_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_ram_2p_pkg.sv:20: parameter 'RAM_2P_CFG_DEFAULT' declared inside package 'prim_ram_2p_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_secded_pkg.sv'
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:81: parameter 'Secded2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:82: parameter 'Secded2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:90: parameter 'Secded2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:91: parameter 'Secded2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:99: parameter 'Secded3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:100: parameter 'Secded3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:108: parameter 'Secded6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:109: parameter 'Secded6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:117: parameter 'Secded7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:118: parameter 'Secded7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:126: parameter 'SecdedHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:127: parameter 'SecdedHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:135: parameter 'SecdedHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:136: parameter 'SecdedHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:144: parameter 'SecdedHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:145: parameter 'SecdedHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:153: parameter 'SecdedHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:154: parameter 'SecdedHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:162: parameter 'SecdedInv2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:163: parameter 'SecdedInv2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:171: parameter 'SecdedInv2822ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:172: parameter 'SecdedInv2822ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:180: parameter 'SecdedInv3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:181: parameter 'SecdedInv3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:189: parameter 'SecdedInv6457ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:190: parameter 'SecdedInv6457ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:198: parameter 'SecdedInv7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:199: parameter 'SecdedInv7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:207: parameter 'SecdedInvHamming2216ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:208: parameter 'SecdedInvHamming2216ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:216: parameter 'SecdedInvHamming3932ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:217: parameter 'SecdedInvHamming3932ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:225: parameter 'SecdedInvHamming7264ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:226: parameter 'SecdedInvHamming7264ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:234: parameter 'SecdedInvHamming7668ZeroEcc' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] prim_secded_pkg.sv:235: parameter 'SecdedInvHamming7668ZeroWord' declared inside package 'prim_secded_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_subreg_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_util_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:10: parameter 'NumWkups' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:11: parameter 'NumRstReqs' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:162: parameter 'PWRMGR_INTR_STATE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:163: parameter 'PWRMGR_INTR_ENABLE_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:164: parameter 'PWRMGR_INTR_TEST_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:165: parameter 'PWRMGR_CTRL_CFG_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:166: parameter 'PWRMGR_CONTROL_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:167: parameter 'PWRMGR_CFG_CDC_SYNC_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:168: parameter 'PWRMGR_WAKEUP_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:169: parameter 'PWRMGR_WAKEUP_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:170: parameter 'PWRMGR_WAKE_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:171: parameter 'PWRMGR_RESET_EN_REGWEN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:172: parameter 'PWRMGR_RESET_EN_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:173: parameter 'PWRMGR_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:174: parameter 'PWRMGR_ESCALATE_RESET_STATUS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:175: parameter 'PWRMGR_WAKE_INFO_CAPTURE_DIS_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:176: parameter 'PWRMGR_WAKE_INFO_OFFSET' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_reg_pkg.sv:199: parameter 'PWRMGR_PERMIT' declared inside package 'pwrmgr_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'pwrmgr_pkg.sv'
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:11: parameter 'ALWAYS_ON_DOMAIN' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:14: parameter 'PowerDomains' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:44: parameter 'PWR_AST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:52: parameter 'PWR_AST_RSP_SYNC_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:83: parameter 'PWR_RST_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:110: parameter 'PWR_OTP_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:127: parameter 'PWR_LC_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:143: parameter 'PWR_FLASH_REQ_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:147: parameter 'PWR_FLASH_RSP_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:158: parameter 'PWR_CPU_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:163: parameter 'WAKEUPS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] pwrmgr_pkg.sv:164: parameter 'RSTREQS_DEFAULT' declared inside package 'pwrmgr_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'jtag_pkg.sv'
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:15: parameter 'JTAG_REQ_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] jtag_pkg.sv:22: parameter 'JTAG_RSP_DEFAULT' declared inside package 'jtag_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'lc_ctrl_pkg.sv'
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:13: parameter 'A0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:14: parameter 'A1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:15: parameter 'A2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:16: parameter 'A3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:17: parameter 'A4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:18: parameter 'A5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:19: parameter 'A6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:20: parameter 'A7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:21: parameter 'A8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:22: parameter 'A9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:23: parameter 'A10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:24: parameter 'A11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:26: parameter 'B0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:27: parameter 'B1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:28: parameter 'B2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:29: parameter 'B3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:30: parameter 'B4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:31: parameter 'B5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:32: parameter 'B6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:33: parameter 'B7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:34: parameter 'B8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:35: parameter 'B9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:36: parameter 'B10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:37: parameter 'B11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:40: parameter 'C0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:41: parameter 'C1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:42: parameter 'C2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:43: parameter 'C3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:44: parameter 'C4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:45: parameter 'C5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:46: parameter 'C6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:47: parameter 'C7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:48: parameter 'C8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:49: parameter 'C9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:50: parameter 'C10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:51: parameter 'C11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:52: parameter 'C12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:53: parameter 'C13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:54: parameter 'C14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:55: parameter 'C15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:57: parameter 'D0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:58: parameter 'D1' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:59: parameter 'D2' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:60: parameter 'D3' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:61: parameter 'D4' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:62: parameter 'D5' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:63: parameter 'D6' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:64: parameter 'D7' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:65: parameter 'D8' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:66: parameter 'D9' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:67: parameter 'D10' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:68: parameter 'D11' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:69: parameter 'D12' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:70: parameter 'D13' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:71: parameter 'D14' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:72: parameter 'D15' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:75: parameter 'E0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:76: parameter 'F0' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:82: parameter 'LcValueWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:83: parameter 'LcTokenWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:84: parameter 'NumLcStateValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:85: parameter 'LcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:86: parameter 'NumLcCountValues' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:87: parameter 'LcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:88: parameter 'NumLcStates' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:89: parameter 'DecLcStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:90: parameter 'DecLcCountWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:91: parameter 'LcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:92: parameter 'DecLcIdStateWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:172: parameter 'NumTokens' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:173: parameter 'TokenIdxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:191: parameter 'TxWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:199: parameter 'LC_TX_DEFAULT' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:201: parameter 'RmaSeedWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:204: parameter 'LcKeymgrDivWidth' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] lc_ctrl_pkg.sv:263: parameter 'TransTokenIdxMatrix' declared inside package 'lc_ctrl_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'entropy_src_pkg.sv'
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:13: parameter 'RNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:14: parameter 'CSRNG_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:15: parameter 'FIPS_BUS_WIDTH' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:28: parameter 'ENTROPY_SRC_HW_IF_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:29: parameter 'ENTROPY_SRC_HW_IF_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:42: parameter 'ENTROPY_SRC_RNG_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:43: parameter 'ENTROPY_SRC_RNG_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:62: parameter 'ENTROPY_SRC_XHT_REQ_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] entropy_src_pkg.sv:63: parameter 'ENTROPY_SRC_XHT_RSP_DEFAULT' declared inside package 'entropy_src_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_reg_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:10: parameter 'NumAlerts' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:13: parameter 'BlockAw' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:224: parameter 'EDN_INTR_STATE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:225: parameter 'EDN_INTR_ENABLE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:226: parameter 'EDN_INTR_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:227: parameter 'EDN_ALERT_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:228: parameter 'EDN_REGWEN_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:229: parameter 'EDN_CTRL_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:230: parameter 'EDN_SUM_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:231: parameter 'EDN_BOOT_INS_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:232: parameter 'EDN_BOOT_GEN_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:233: parameter 'EDN_SW_CMD_REQ_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:234: parameter 'EDN_SW_CMD_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:235: parameter 'EDN_RESEED_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:236: parameter 'EDN_GENERATE_CMD_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:237: parameter 'EDN_MAX_NUM_REQS_BETWEEN_RESEEDS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:238: parameter 'EDN_RECOV_ALERT_STS_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:239: parameter 'EDN_ERR_CODE_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:240: parameter 'EDN_ERR_CODE_TEST_OFFSET' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:243: parameter 'EDN_INTR_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:244: parameter 'EDN_INTR_TEST_EDN_CMD_REQ_DONE_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:245: parameter 'EDN_INTR_TEST_EDN_FATAL_ERR_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:246: parameter 'EDN_ALERT_TEST_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:247: parameter 'EDN_ALERT_TEST_RECOV_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:248: parameter 'EDN_ALERT_TEST_FATAL_ALERT_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:249: parameter 'EDN_SW_CMD_REQ_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:250: parameter 'EDN_RESEED_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:251: parameter 'EDN_GENERATE_CMD_RESVAL' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_reg_pkg.sv:275: parameter 'EDN_PERMIT' declared inside package 'edn_reg_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'edn_pkg.sv'
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:12: parameter 'ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:13: parameter 'FIPS_ENDPOINT_BUS_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:26: parameter 'EDN_REQ_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:27: parameter 'EDN_RSP_DEFAULT' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] edn_pkg.sv:30: parameter 'EDN_MODE_WIDTH' declared inside package 'edn_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'top_pkg.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_pkg.sv'
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:14: parameter 'ArbiterImpl' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:27: parameter 'H2DCmdMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:28: parameter 'H2DCmdIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:29: parameter 'H2DCmdFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:30: parameter 'D2HRspMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:31: parameter 'D2HRspIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:32: parameter 'D2HRspFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:33: parameter 'DataMaxWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:34: parameter 'DataIntgWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:35: parameter 'DataFullWidth' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:44: parameter 'TL_A_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-WARNING [VERI-2418] tlul_pkg.sv:84: parameter 'TL_D_USER_DEFAULT' declared inside package 'tlul_pkg' shall be treated as localparam
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'prim_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_err_resp.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_fifo_sync.sv'
VERIFIC-COMMENT [VERI-1482] Analyzing Verilog file 'tlul_socket_1n.sv'

yosys> synth_rs -top tlul_socket_1n -tech genesis -goal area -de -no_dsp -no_bram -verilog synthesized.v

3. Executing synth_rs pass: v0.4.79

yosys> read_verilog -lib -specify -nomem2reg +/rapidsilicon/common/cells_sim.v +/rapidsilicon/genesis/cells_sim.v +/rapidsilicon/genesis/dsp_sim.v

3.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/common/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\inv'.
Generating RTLIL representation for module `\buff'.
Generating RTLIL representation for module `\logic_0'.
Generating RTLIL representation for module `\logic_1'.
Generating RTLIL representation for module `\gclkbuff'.
Successfully finished Verilog frontend.

3.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/cells_sim.v' to AST representation.
Generating RTLIL representation for module `\dffsre'.
Generating RTLIL representation for module `\dffnsre'.
Generating RTLIL representation for module `\latchsre'.
Generating RTLIL representation for module `\latchnsre'.
Generating RTLIL representation for module `\io_scff'.
Generating RTLIL representation for module `\scff'.
Generating RTLIL representation for module `\sh_dff'.
Generating RTLIL representation for module `\adder_carry'.
Generating RTLIL representation for module `\sdffr'.
Generating RTLIL representation for module `\sdffs'.
Generating RTLIL representation for module `\TDP_BRAM18'.
Generating RTLIL representation for module `\TDP36K'.
Generating RTLIL representation for module `\BRAM2x18_TDP'.
Generating RTLIL representation for module `\BRAM2x18_SDP'.
Generating RTLIL representation for module `\_$_mem_v2_asymmetric'.
Successfully finished Verilog frontend.

3.3. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/dsp_sim.v' to AST representation.
Generating RTLIL representation for module `\RS_DSP1'.
Generating RTLIL representation for module `\RS_DSP2'.
Generating RTLIL representation for module `\RS_DSP2_MULT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP2_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_ports'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_ports'.
Generating RTLIL representation for module `\RS_DSP3'.
Generating RTLIL representation for module `\RS_DSP3_MULT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULT_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTADD_REGIN_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGOUT'.
Generating RTLIL representation for module `\RS_DSP3_MULTACC_REGIN_REGOUT'.
Generating RTLIL representation for module `\dsp_t1_20x18x64_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_10x9x32_cfg_params'.
Generating RTLIL representation for module `\dsp_t1_sim_cfg_params'.
Successfully finished Verilog frontend.

yosys> hierarchy -check -top tlul_socket_1n

3.4. Executing HIERARCHY pass (managing design hierarchy).
VERIFIC-WARNING [VERI-1927] tlul_fifo_sync.sv:57: port 'depth' remains unconnected for this instance
VERIFIC-WARNING [VERI-1927] tlul_fifo_sync.sv:89: port 'depth' remains unconnected for this instance
VERIFIC-INFO [VERI-1018] tlul_socket_1n.sv:43: compiling module 'tlul_socket_1n'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b011)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101110,Depth=32'b010)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01000001,Depth=32'b010)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] tlul_fifo_sync.sv:9: compiling module 'tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010)'
VERIFIC-INFO [VERI-1018] prim_fifo_sync.sv:6: compiling module 'prim_fifo_sync(Width=32'b01101100,Depth=32'b010)'
VERIFIC-INFO [VERI-2571] prim_fifo_sync.sv:112: extracting RAM for identifier 'storage'
VERIFIC-INFO [VERI-1018] tlul_err_resp.sv:9: compiling module 'tlul_err_resp'
Importing module tlul_socket_1n.
Importing module tlul_err_resp.
Importing module tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010).
Importing module prim_fifo_sync(Width=32'b01000001,Depth=32'b010).
Importing module prim_fifo_sync(Width=32'b01101100,Depth=32'b010).
Importing module tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b011).
Importing module prim_fifo_sync(Width=32'b01101110,Depth=32'b010).

3.4.1. Analyzing design hierarchy..
Top module:  \tlul_socket_1n
Used module:     \tlul_err_resp
Used module:     \tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010)
Used module:         \prim_fifo_sync(Width=32'b01000001,Depth=32'b010)
Used module:         \prim_fifo_sync(Width=32'b01101100,Depth=32'b010)
Used module:     \tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b011)
Used module:         \prim_fifo_sync(Width=32'b01101110,Depth=32'b010)

3.4.2. Analyzing design hierarchy..
Top module:  \tlul_socket_1n
Used module:     \tlul_err_resp
Used module:     \tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010)
Used module:         \prim_fifo_sync(Width=32'b01000001,Depth=32'b010)
Used module:         \prim_fifo_sync(Width=32'b01101100,Depth=32'b010)
Used module:     \tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b011)
Used module:         \prim_fifo_sync(Width=32'b01101110,Depth=32'b010)
Removed 0 unused modules.

yosys> proc

3.5. Executing PROC pass (convert processes to netlists).

yosys> proc_clean

3.5.1. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> proc_rmdead

3.5.2. Executing PROC_RMDEAD pass (remove dead branches from decision trees).
Removed a total of 0 dead cases.

yosys> proc_prune

3.5.3. Executing PROC_PRUNE pass (remove redundant assignments in processes).
Removed 0 redundant assignments.
Promoted 0 assignments to connections.

yosys> proc_init

3.5.4. Executing PROC_INIT pass (extract init attributes).

yosys> proc_arst

3.5.5. Executing PROC_ARST pass (detect async resets in processes).

yosys> proc_rom

3.5.6. Executing PROC_ROM pass (convert switches to ROMs).
Converted 0 switches.

yosys> proc_mux

3.5.7. Executing PROC_MUX pass (convert decision trees to multiplexers).

yosys> proc_dlatch

3.5.8. Executing PROC_DLATCH pass (convert process syncs to latches).

yosys> proc_dff

3.5.9. Executing PROC_DFF pass (convert process syncs to FFs).

yosys> proc_memwr

3.5.10. Executing PROC_MEMWR pass (convert process memory writes to cells).

yosys> proc_clean

3.5.11. Executing PROC_CLEAN pass (remove empty switches from decision trees).
Cleaned up 0 empty switches.

yosys> opt_expr -keepdc

3.5.12. Executing OPT_EXPR pass (perform const folding).
Optimizing module prim_fifo_sync(Width=32'b01101110,Depth=32'b010).
<suppressed ~3 debug messages>
Optimizing module tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b011).
Optimizing module prim_fifo_sync(Width=32'b01101100,Depth=32'b010).
<suppressed ~3 debug messages>
Optimizing module prim_fifo_sync(Width=32'b01000001,Depth=32'b010).
<suppressed ~3 debug messages>
Optimizing module tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010).
Optimizing module tlul_err_resp.
<suppressed ~11 debug messages>
Optimizing module tlul_socket_1n.
<suppressed ~7 debug messages>

yosys> bmuxmap

3.6. Executing BMUXMAP pass.

yosys> demuxmap

3.7. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> flatten

3.8. Executing FLATTEN pass (flatten design).
Deleting now unused module prim_fifo_sync(Width=32'b01000001,Depth=32'b010).
Deleting now unused module prim_fifo_sync(Width=32'b01101100,Depth=32'b010).
Deleting now unused module prim_fifo_sync(Width=32'b01101110,Depth=32'b010).
Deleting now unused module tlul_err_resp.
Deleting now unused module tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010).
Deleting now unused module tlul_fifo_sync(ReqDepth=32'b010,RspDepth=32'b010,SpareReqW=32'b011).
<suppressed ~10 debug messages>

yosys> bmuxmap

3.9. Executing BMUXMAP pass.

yosys> demuxmap

3.10. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> tribuf -logic -formal

3.11. Executing TRIBUF pass.

yosys> deminout

3.12. Executing DEMINOUT pass (demote inout ports to input or output).

yosys> opt_expr

3.13. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~20 debug messages>

yosys> opt_clean

3.14. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 73 unused cells and 4093 unused wires.
<suppressed ~352 debug messages>

yosys> check

3.15. Executing CHECK pass (checking for obvious problems).
Checking module tlul_socket_1n...
Found and reported 0 problems.

yosys> opt_expr

3.16. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~1 debug messages>

yosys> opt_merge -nomux

3.17. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
<suppressed ~6 debug messages>
Removed a total of 2 cells.

yosys> opt_muxtree

3.18. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce

3.19. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.20. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_share

3.21. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.22. Executing OPT_DFF pass (perform DFF optimizations).
Changing const-value async load to async reset on $verific$num_req_outstanding_reg$tlul_socket_1n.sv:123$429 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $verific$dev_select_outstanding_reg$tlul_socket_1n.sv:123$430 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_err_resp.err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$2172 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_err_resp.err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$2174 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_err_resp.err_resp.$verific$err_rsp_pending_reg$tlul_err_resp.sv:56$2194 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_err_resp.err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$2171 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_err_resp.err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$2173 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\fifo_h.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\fifo_h.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\fifo_h.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$3183 ($aldff) from module tlul_socket_1n.
Changing const-value async load to async reset on $flatten\fifo_h.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$3189 ($aldff) from module tlul_socket_1n.

yosys> opt_clean

3.23. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.24. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
MAX OPT ITERATION = 1

yosys> fsm -encoding binary

3.25. Executing FSM pass (extract and optimize FSM).

yosys> fsm_detect

3.25.1. Executing FSM_DETECT pass (finding FSMs in design).

yosys> fsm_extract

3.25.2. Executing FSM_EXTRACT pass (extracting FSM from design).

yosys> fsm_opt

3.25.3. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> opt_clean

3.25.4. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> fsm_opt

3.25.5. Executing FSM_OPT pass (simple optimizations of FSMs).

yosys> fsm_recode -encoding binary

3.25.6. Executing FSM_RECODE pass (re-assigning FSM state encoding).

yosys> fsm_info

3.25.7. Executing FSM_INFO pass (dumping all available information on FSM cells).

yosys> fsm_map

3.25.8. Executing FSM_MAP pass (mapping FSMs to basic logic).

yosys> opt_expr

3.26. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_merge -nomux

3.27. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.28. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~40 debug messages>

yosys> opt_reduce

3.29. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.30. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_share

3.31. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.32. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $verific$num_req_outstanding_reg$tlul_socket_1n.sv:123$429 ($adff) from module tlul_socket_1n (D = $verific$n209$42, Q = \num_req_outstanding).
Adding EN signal on $verific$dev_select_outstanding_reg$tlul_socket_1n.sv:123$430 ($adff) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [2:0], Q = \dev_select_outstanding).
Adding EN signal on $flatten\gen_err_resp.err_resp.$verific$err_source_reg$tlul_err_resp.sv:35$2172 ($adff) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [101:94], Q = \gen_err_resp.err_resp.err_source).
Adding EN signal on $flatten\gen_err_resp.err_resp.$verific$err_size_reg$tlul_err_resp.sv:35$2174 ($adff) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [103:102], Q = \gen_err_resp.err_resp.err_size).
Adding EN signal on $flatten\gen_err_resp.err_resp.$verific$err_req_pending_reg$tlul_err_resp.sv:35$2171 ($adff) from module tlul_socket_1n (D = $flatten\gen_err_resp.err_resp.$verific$n45$2134, Q = \gen_err_resp.err_resp.err_req_pending).
Adding EN signal on $flatten\gen_err_resp.err_resp.$verific$err_opcode_reg$tlul_err_resp.sv:35$2173 ($adff) from module tlul_socket_1n (D = \fifo_h.reqfifo.rdata [109:107], Q = \gen_err_resp.err_resp.err_opcode).
Adding EN signal on $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$n58$2589, Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$n91$2595, Q = \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$n58$2679, Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$n91$2685, Q = \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$n58$2589, Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$n91$2595, Q = \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$n58$2679, Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$n91$2685, Q = \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$n58$2589, Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$n91$2595, Q = \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$n58$2679, Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$n91$2685, Q = \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$n58$2589, Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$n91$2595, Q = \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2721 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$n58$2679, Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2727 ($adff) from module tlul_socket_1n (D = $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$n91$2685, Q = \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\fifo_h.\rspfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$2631 ($adff) from module tlul_socket_1n (D = $flatten\fifo_h.\rspfifo.$verific$n58$2589, Q = \fifo_h.rspfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\fifo_h.\rspfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$2637 ($adff) from module tlul_socket_1n (D = $flatten\fifo_h.\rspfifo.$verific$n91$2595, Q = \fifo_h.rspfifo.gen_normal_fifo.fifo_rptr).
Adding EN signal on $flatten\fifo_h.\reqfifo.$verific$gen_normal_fifo.fifo_wptr_reg$prim_fifo_sync.sv:89$3183 ($adff) from module tlul_socket_1n (D = $flatten\fifo_h.\reqfifo.$verific$n58$3141, Q = \fifo_h.reqfifo.gen_normal_fifo.fifo_wptr).
Adding EN signal on $flatten\fifo_h.\reqfifo.$verific$gen_normal_fifo.fifo_rptr_reg$prim_fifo_sync.sv:103$3189 ($adff) from module tlul_socket_1n (D = $flatten\fifo_h.\reqfifo.$verific$n91$3147, Q = \fifo_h.reqfifo.gen_normal_fifo.fifo_rptr).

yosys> opt_clean

3.33. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 26 unused cells and 26 unused wires.
<suppressed ~27 debug messages>

yosys> opt_expr

3.34. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_muxtree

3.35. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

yosys> opt_reduce

3.36. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.37. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_share

3.38. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.39. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.40. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.41. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
MAX OPT ITERATION = 2

yosys> wreduce -keepdc

3.42. Executing WREDUCE pass (reducing word size of cells).
Removed top 8 bits (of 9) from port B of cell tlul_socket_1n.$verific$sub_14$tlul_socket_1n.sv:122$424 ($sub).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$verific$equal_38$tlul_socket_1n.sv:138$448 ($eq).
Removed top 1 bits (of 3) from port B of cell tlul_socket_1n.$verific$equal_51$tlul_socket_1n.sv:138$460 ($eq).
Removed top 1 bits (of 3) from port B of cell tlul_socket_1n.$verific$equal_64$tlul_socket_1n.sv:138$472 ($eq).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$verific$equal_98$tlul_socket_1n.sv:169$498 ($eq).
Removed top 1 bits (of 3) from port B of cell tlul_socket_1n.$verific$equal_101$tlul_socket_1n.sv:169$501 ($eq).
Removed top 1 bits (of 3) from port B of cell tlul_socket_1n.$verific$equal_104$tlul_socket_1n.sv:169$504 ($eq).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[3].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:74$2563 ($eq).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[2].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:74$2563 ($eq).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[1].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:74$2563 ($eq).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$flatten\gen_dfifo[0].fifo_d.$verific$equal_3$tlul_fifo_sync.sv:74$2563 ($eq).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\fifo_h.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$3185 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\fifo_h.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$3178 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\fifo_h.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
Removed top 1 bits (of 2) from port B of cell tlul_socket_1n.$flatten\fifo_h.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
Removed top 2 bits (of 3) from port B of cell tlul_socket_1n.$flatten\fifo_h.$verific$equal_3$tlul_fifo_sync.sv:74$3115 ($eq).
Removed top 2 bits (of 3) from wire tlul_socket_1n.tl_u_i[4][d_opcode].

yosys> peepopt

3.43. Executing PEEPOPT pass (run peephole optimizers).

yosys> opt_clean

3.44. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> bmuxmap

3.45. Executing BMUXMAP pass.

yosys> demuxmap

3.46. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> alumacc

3.47. Executing ALUMACC pass (create $alu and $macc cells).
Extracting $alu and $macc cells in module tlul_socket_1n:
  creating $macc model for $flatten\fifo_h.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$3178 ($add).
  creating $macc model for $flatten\fifo_h.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$3185 ($add).
  creating $macc model for $flatten\fifo_h.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
  creating $macc model for $flatten\fifo_h.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
  creating $macc model for $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
  creating $macc model for $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
  creating $macc model for $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
  creating $macc model for $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
  creating $macc model for $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
  creating $macc model for $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
  creating $macc model for $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
  creating $macc model for $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
  creating $macc model for $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
  creating $macc model for $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
  creating $macc model for $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
  creating $macc model for $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
  creating $macc model for $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716 ($add).
  creating $macc model for $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723 ($add).
  creating $macc model for $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626 ($add).
  creating $macc model for $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633 ($add).
  creating $macc model for $verific$sub_14$tlul_socket_1n.sv:122$424 ($sub).
  creating $alu model for $macc $verific$sub_14$tlul_socket_1n.sv:122$424.
  creating $alu model for $macc $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633.
  creating $alu model for $macc $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626.
  creating $alu model for $macc $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723.
  creating $alu model for $macc $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716.
  creating $alu model for $macc $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633.
  creating $alu model for $macc $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626.
  creating $alu model for $macc $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723.
  creating $alu model for $macc $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716.
  creating $alu model for $macc $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633.
  creating $alu model for $macc $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626.
  creating $alu model for $macc $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723.
  creating $alu model for $macc $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716.
  creating $alu model for $macc $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633.
  creating $alu model for $macc $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626.
  creating $alu model for $macc $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723.
  creating $alu model for $macc $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716.
  creating $alu model for $macc $flatten\fifo_h.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633.
  creating $alu model for $macc $flatten\fifo_h.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626.
  creating $alu model for $macc $flatten\fifo_h.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$3185.
  creating $alu model for $macc $flatten\fifo_h.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$3178.
  creating $alu model for $verific$LessThan_122$tlul_socket_1n.sv:213$1937 ($le): new $alu
  creating $alu cell for $verific$LessThan_122$tlul_socket_1n.sv:213$1937: $auto$alumacc.cc:485:replace_alu$3241
  creating $alu cell for $flatten\fifo_h.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$3178: $auto$alumacc.cc:485:replace_alu$3254
  creating $alu cell for $flatten\fifo_h.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$3185: $auto$alumacc.cc:485:replace_alu$3257
  creating $alu cell for $flatten\fifo_h.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626: $auto$alumacc.cc:485:replace_alu$3260
  creating $alu cell for $flatten\fifo_h.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633: $auto$alumacc.cc:485:replace_alu$3263
  creating $alu cell for $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716: $auto$alumacc.cc:485:replace_alu$3266
  creating $alu cell for $flatten\gen_dfifo[0].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723: $auto$alumacc.cc:485:replace_alu$3269
  creating $alu cell for $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626: $auto$alumacc.cc:485:replace_alu$3272
  creating $alu cell for $flatten\gen_dfifo[0].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633: $auto$alumacc.cc:485:replace_alu$3275
  creating $alu cell for $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716: $auto$alumacc.cc:485:replace_alu$3278
  creating $alu cell for $flatten\gen_dfifo[1].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723: $auto$alumacc.cc:485:replace_alu$3281
  creating $alu cell for $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626: $auto$alumacc.cc:485:replace_alu$3284
  creating $alu cell for $flatten\gen_dfifo[1].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633: $auto$alumacc.cc:485:replace_alu$3287
  creating $alu cell for $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716: $auto$alumacc.cc:485:replace_alu$3290
  creating $alu cell for $flatten\gen_dfifo[2].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723: $auto$alumacc.cc:485:replace_alu$3293
  creating $alu cell for $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626: $auto$alumacc.cc:485:replace_alu$3296
  creating $alu cell for $flatten\gen_dfifo[2].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633: $auto$alumacc.cc:485:replace_alu$3299
  creating $alu cell for $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_31$prim_fifo_sync.sv:87$2716: $auto$alumacc.cc:485:replace_alu$3302
  creating $alu cell for $flatten\gen_dfifo[3].fifo_d.\reqfifo.$verific$add_45$prim_fifo_sync.sv:101$2723: $auto$alumacc.cc:485:replace_alu$3305
  creating $alu cell for $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_31$prim_fifo_sync.sv:87$2626: $auto$alumacc.cc:485:replace_alu$3308
  creating $alu cell for $flatten\gen_dfifo[3].fifo_d.\rspfifo.$verific$add_45$prim_fifo_sync.sv:101$2633: $auto$alumacc.cc:485:replace_alu$3311
  creating $alu cell for $verific$sub_14$tlul_socket_1n.sv:122$424: $auto$alumacc.cc:485:replace_alu$3314
  created 22 $alu and 0 $macc cells.

yosys> opt_expr

3.48. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_merge -nomux

3.49. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.50. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  Evaluating internal representation of mux trees.
  Analyzing evaluation results.
Removed 0 multiplexer ports.
<suppressed ~35 debug messages>

yosys> opt_reduce

3.51. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.52. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_share

3.53. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.54. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.55. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 1 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.56. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
MAX OPT ITERATION = 1

yosys> stat

3.57. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:                978
   Number of wire bits:           8196
   Number of public wires:         808
   Number of public wire bits:    7721
   Number of memories:              10
   Number of memory bits:         1734
   Number of processes:              0
   Number of cells:                280
     $adff                           1
     $adffe                         26
     $alu                           22
     $and                           56
     $eq                            32
     $logic_not                      2
     $memrd_v2                      10
     $memwr_v2                      10
     $mux                           57
     $ne                             2
     $not                           56
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1


yosys> memory -nomap

3.58. Executing MEMORY pass.

yosys> opt_mem

3.58.1. Executing OPT_MEM pass (optimize memories).
tlul_socket_1n.fifo_h.rspfifo.gen_normal_fifo.storage: removing const-0 lane 0
tlul_socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage: removing const-0 lane 0
tlul_socket_1n.gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage: removing const-0 lane 0
tlul_socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage: removing const-0 lane 0
tlul_socket_1n.gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage: removing const-0 lane 0
tlul_socket_1n.gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage: removing const-0 lane 0
tlul_socket_1n.gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage: removing const-0 lane 0
tlul_socket_1n.gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage: removing const-0 lane 0
tlul_socket_1n.gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage: removing const-0 lane 0
Performed a total of 9 transformations.

yosys> opt_mem_priority

3.58.2. Executing OPT_MEM_PRIORITY pass (removing unnecessary memory write priority relations).
Performed a total of 0 transformations.

yosys> opt_mem_feedback

3.58.3. Executing OPT_MEM_FEEDBACK pass (finding memory read-to-write feedback paths).
  Analyzing tlul_socket_1n.fifo_h.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.fifo_h.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage write port 0.
  Analyzing tlul_socket_1n.gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage write port 0.

yosys> memory_bmux2rom

3.58.4. Executing MEMORY_BMUX2ROM pass (converting muxes to ROMs).

yosys> memory_dff

3.58.5. Executing MEMORY_DFF pass (merging $dff cells to $memrd).
Checking read port `\fifo_h.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\fifo_h.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port `\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': no output FF found.
Checking read port address `\fifo_h.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\fifo_h.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.
Checking read port address `\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage'[0] in module `\tlul_socket_1n': address FF has async set and/or reset, not supported.

yosys> opt_clean

3.58.6. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> memory_share

3.58.7. Executing MEMORY_SHARE pass (consolidating $memrd/$memwr cells).

yosys> opt_mem_widen

3.58.8. Executing OPT_MEM_WIDEN pass (optimize memories where all ports are wide).
Performed a total of 0 transformations.

yosys> opt_clean

3.58.9. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> memory_collect

3.58.10. Executing MEMORY_COLLECT pass (generating $mem cells).

yosys> stat

3.59. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:                978
   Number of wire bits:           8196
   Number of public wires:         808
   Number of public wire bits:    7721
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                270
     $adff                           1
     $adffe                         26
     $alu                           22
     $and                           56
     $eq                            32
     $logic_not                      2
     $mem_v2                        10
     $mux                           57
     $ne                             2
     $not                           56
     $or                             2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      1


yosys> muxpack

3.60. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting tlul_socket_1n.$verific$i81$tlul_socket_1n.sv:158$486 ... tlul_socket_1n.$verific$i90$tlul_socket_1n.sv:158$492 to a pmux with 4 cases.
Converting tlul_socket_1n.$verific$mux_97$tlul_socket_1n.sv:169$497 ... tlul_socket_1n.$verific$mux_106$tlul_socket_1n.sv:169$506 to a pmux with 4 cases.
Converted 8 (p)mux cells into 2 pmux cells.
<suppressed ~56 debug messages>

yosys> opt_clean

3.61. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 6 unused wires.
<suppressed ~1 debug messages>

yosys> pmuxtree

3.62. Executing PMUXTREE pass.

yosys> muxpack

3.63. Executing MUXPACK pass ($mux cell cascades to $pmux).
Converting tlul_socket_1n.$auto$pmuxtree.cc:65:recursive_mux_generator$3357 ... tlul_socket_1n.$auto$pmuxtree.cc:65:recursive_mux_generator$3359 to a pmux with 2 cases.
Converting tlul_socket_1n.$auto$pmuxtree.cc:65:recursive_mux_generator$3343 ... tlul_socket_1n.$auto$pmuxtree.cc:65:recursive_mux_generator$3345 to a pmux with 2 cases.
Converted 4 (p)mux cells into 2 pmux cells.
<suppressed ~56 debug messages>

yosys> memory_map

3.64. Executing MEMORY_MAP pass (converting memories to logic and flip-flops).
Mapping memory \fifo_h.reqfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 110.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \fifo_h.rspfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 64.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 107.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 64.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 107.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 64.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 107.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 64.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 107.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.
Mapping memory \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.storage in module \tlul_socket_1n:
  created 2 $dff cells and 0 static cells of width 64.
  read interface: 0 $dff and 1 $mux cells.
  write interface: 2 write mux blocks.

yosys> stat

3.65. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:               1106
   Number of wire bits:          15173
   Number of public wires:         828
   Number of public wire bits:    9437
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                354
     $adff                           1
     $adffe                         26
     $alu                           22
     $and                           76
     $dff                           20
     $eq                            52
     $logic_not                      2
     $mux                           83
     $ne                             2
     $not                           58
     $or                             4
     $pmux                           2
     $reduce_and                     2
     $reduce_bool                    1
     $reduce_or                      3


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/arith_map.v

3.66. Executing TECHMAP pass (map to technology primitives).

3.66.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.66.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/arith_map.v' to AST representation.
Generating RTLIL representation for module `\_80_rs_alu'.
Successfully finished Verilog frontend.

3.66.3. Continuing TECHMAP pass.
Using extmapper simplemap for cells of type $not.
Using extmapper simplemap for cells of type $mux.
Using extmapper simplemap for cells of type $reduce_or.
Using extmapper simplemap for cells of type $eq.
Using extmapper simplemap for cells of type $adffe.
Using extmapper simplemap for cells of type $reduce_bool.
Using extmapper simplemap for cells of type $ne.
Using extmapper simplemap for cells of type $and.
Using extmapper simplemap for cells of type $logic_not.
Using template $paramod$c5c783b17ab1d780abfad8cfe6563a0a7b47a3b0\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $or.
Using template $paramod$175e67c02b86e96b1288b9dc100122520d7240d8\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $adff.
Using template $paramod$6f67705c43e5e94c02b6ebb52209ce5aa5ade4c1\_90_alu for cells of type $alu.
Using template $paramod$e00d7decf912c444ede09e4fab78590edb66181b\_90_pmux for cells of type $pmux.
Using extmapper simplemap for cells of type $dff.
Using extmapper simplemap for cells of type $reduce_and.
Using template $paramod$78e969f2586efcf3a5b0b0440bcca0db83d5cca2\_90_alu for cells of type $alu.
Using extmapper simplemap for cells of type $xor.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000010 for cells of type $lcu.
Using extmapper simplemap for cells of type $pos.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000000011 for cells of type $lcu.
Using template $paramod\_90_lcu\WIDTH=32'00000000000000000000000000001001 for cells of type $lcu.
No more expansions possible.
<suppressed ~1464 debug messages>

yosys> stat

3.67. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:               2112
   Number of wire bits:          41389
   Number of public wires:         828
   Number of public wire bits:    9437
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               7459
     $_AND_                        325
     $_DFFE_PN0P_                   65
     $_DFFE_PN1P_                    1
     $_DFF_PN0_                      1
     $_DFF_P_                     1716
     $_MUX_                       4765
     $_NOT_                        164
     $_OR_                         195
     $_XOR_                        227


yosys> opt_expr

3.68. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~608 debug messages>

yosys> opt_merge -nomux

3.69. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
<suppressed ~246 debug messages>
Removed a total of 82 cells.

yosys> opt_muxtree

3.70. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.71. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.72. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_share

3.73. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.74. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.75. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 46 unused cells and 1076 unused wires.
<suppressed ~57 debug messages>

yosys> opt_expr

3.76. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_muxtree

3.77. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.78. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.79. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_share

3.80. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.81. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.82. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.83. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
MAX OPT ITERATION = 2

yosys> opt_expr -full

3.84. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~88 debug messages>

yosys> techmap -map +/techmap.v

3.85. Executing TECHMAP pass (map to technology primitives).

3.85.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.85.2. Continuing TECHMAP pass.
No more expansions possible.
<suppressed ~71 debug messages>

yosys> opt_expr

3.86. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_merge -nomux

3.87. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.88. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.89. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.90. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_dff -nosdff -nodffe -sat

3.91. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.92. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 2 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.93. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
MAX OPT ITERATION = 1

yosys> abc -dff

3.94. Executing ABC pass (technology mapping using ABC).

3.94.1. Summary of detected clock domains:
  19 cells in clk=\clk_i, en=\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=\fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  121 cells in clk=\clk_i, en=\gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  121 cells in clk=\clk_i, en=\gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  121 cells in clk=\clk_i, en=\gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  18 cells in clk=\clk_i, en=\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  37 cells in clk=\clk_i, en=\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  121 cells in clk=\clk_i, en=\gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$auto$opt_dff.cc:194:make_patterns_logic$3216, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=\gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  62 cells in clk=\clk_i, en=$auto$opt_dff.cc:219:make_patterns_logic$3210, arst=!\rst_ni, srst={ }
  190 cells in clk=\clk_i, en=$auto$simplemap.cc:251:simplemap_eqne$6173 [0], arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=\fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  78 cells in clk=\clk_i, en=\fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  48 cells in clk=\clk_i, en=\fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  5905 cells in clk=\clk_i, en={ }, arst={ }, srst={ }

3.94.2. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 19 gates and 28 wires to a netlist network with 8 inputs and 10 outputs.

3.94.2.1. Executing ABC.

3.94.3. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 15 gates and 20 wires to a netlist network with 4 inputs and 7 outputs.

3.94.3.1. Executing ABC.

3.94.4. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 18 gates and 33 wires to a netlist network with 14 inputs and 7 outputs.

3.94.4.1. Executing ABC.

3.94.5. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 121 gates and 233 wires to a netlist network with 111 inputs and 113 outputs.

3.94.5.1. Executing ABC.

3.94.6. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 19 gates and 28 wires to a netlist network with 8 inputs and 9 outputs.

3.94.6.1. Executing ABC.

3.94.7. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 15 gates and 20 wires to a netlist network with 4 inputs and 7 outputs.

3.94.7.1. Executing ABC.

3.94.8. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 15 wires to a netlist network with 3 inputs and 6 outputs.

3.94.8.1. Executing ABC.

3.94.9. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 121 gates and 233 wires to a netlist network with 111 inputs and 113 outputs.

3.94.9.1. Executing ABC.

3.94.10. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 19 gates and 28 wires to a netlist network with 8 inputs and 9 outputs.

3.94.10.1. Executing ABC.

3.94.11. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 15 gates and 20 wires to a netlist network with 4 inputs and 7 outputs.

3.94.11.1. Executing ABC.

3.94.12. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 15 wires to a netlist network with 3 inputs and 6 outputs.

3.94.12.1. Executing ABC.

3.94.13. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 121 gates and 233 wires to a netlist network with 111 inputs and 113 outputs.

3.94.13.1. Executing ABC.

3.94.14. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 18 gates and 27 wires to a netlist network with 8 inputs and 8 outputs.

3.94.14.1. Executing ABC.

3.94.15. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 37 gates and 85 wires to a netlist network with 47 inputs and 29 outputs.

3.94.15.1. Executing ABC.

3.94.16. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 15 wires to a netlist network with 3 inputs and 6 outputs.

3.94.16.1. Executing ABC.

3.94.17. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 121 gates and 233 wires to a netlist network with 111 inputs and 113 outputs.

3.94.17.1. Executing ABC.

3.94.18. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:194:make_patterns_logic$3216, asynchronously reset by !\rst_ni
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 3 outputs.

3.94.18.1. Executing ABC.

3.94.19. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 3 outputs.

3.94.19.1. Executing ABC.

3.94.20. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 15 wires to a netlist network with 3 inputs and 6 outputs.

3.94.20.1. Executing ABC.

3.94.21. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$opt_dff.cc:219:make_patterns_logic$3210, asynchronously reset by !\rst_ni
Extracted 62 gates and 64 wires to a netlist network with 2 inputs and 2 outputs.

3.94.21.1. Executing ABC.

3.94.22. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $auto$simplemap.cc:251:simplemap_eqne$6173 [0], asynchronously reset by !\rst_ni
Extracted 190 gates and 331 wires to a netlist network with 140 inputs and 85 outputs.

3.94.22.1. Executing ABC.

3.94.23. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 13 gates and 18 wires to a netlist network with 4 inputs and 6 outputs.

3.94.23.1. Executing ABC.

3.94.24. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 78 gates and 147 wires to a netlist network with 68 inputs and 70 outputs.

3.94.24.1. Executing ABC.

3.94.25. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by \fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 48 gates and 70 wires to a netlist network with 21 inputs and 15 outputs.

3.94.25.1. Executing ABC.

3.94.26. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 5905 gates and 6371 wires to a netlist network with 464 inputs and 561 outputs.

3.94.26.1. Executing ABC.

yosys> abc -dff

3.95. Executing ABC pass (technology mapping using ABC).

3.95.1. Summary of detected clock domains:
  73 cells in clk=\clk_i, en=$abc$12361$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en=$abc$11874$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en=$abc$12040$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$12053$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en=$abc$12201$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  156 cells in clk=\clk_i, en=$abc$12896$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$12808$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$12539$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$11856$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$12184$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$12023$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$11904$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$12214$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  139 cells in clk=\clk_i, en=$abc$12820$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  56 cells in clk=\clk_i, en=$abc$12579$auto$simplemap.cc:251:simplemap_eqne$6173[0], arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$abc$12551$auto$opt_dff.cc:219:make_patterns_logic$3210, arst=!\rst_ni, srst={ }
  225 cells in clk=\clk_i, en=$abc$12408$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$12396$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  223 cells in clk=\clk_i, en=$abc$12226$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$12345$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$12527$auto$opt_dff.cc:194:make_patterns_logic$3216, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$11887$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$12065$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  5829 cells in clk=\clk_i, en={ }, arst={ }, srst={ }

3.95.2. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12361$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 73 gates and 205 wires to a netlist network with 132 inputs and 70 outputs.

3.95.2.1. Executing ABC.

3.95.3. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$11874$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 69 outputs.

3.95.3.1. Executing ABC.

3.95.4. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12040$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 69 outputs.

3.95.4.1. Executing ABC.

3.95.5. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12053$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.95.5.1. Executing ABC.

3.95.6. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 4 gates and 6 wires to a netlist network with 2 inputs and 2 outputs.

3.95.6.1. Executing ABC.

3.95.7. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12201$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 69 outputs.

3.95.7.1. Executing ABC.

3.95.8. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12896$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 156 gates and 393 wires to a netlist network with 237 inputs and 121 outputs.

3.95.8.1. Executing ABC.

3.95.9. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12808$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.95.9.1. Executing ABC.

3.95.10. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12539$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.95.10.1. Executing ABC.

3.95.11. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$11856$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 8 outputs.

3.95.11.1. Executing ABC.

3.95.12. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12184$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 15 gates and 23 wires to a netlist network with 8 inputs and 8 outputs.

3.95.12.1. Executing ABC.

3.95.13. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12023$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 14 gates and 21 wires to a netlist network with 7 inputs and 8 outputs.

3.95.13.1. Executing ABC.

3.95.14. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$11904$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 224 gates and 549 wires to a netlist network with 325 inputs and 220 outputs.

3.95.14.1. Executing ABC.

3.95.15. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12214$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.95.15.1. Executing ABC.

3.95.16. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12820$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 139 gates and 335 wires to a netlist network with 196 inputs and 133 outputs.

3.95.16.1. Executing ABC.

3.95.17. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12579$auto$simplemap.cc:251:simplemap_eqne$6173[0], asynchronously reset by !\rst_ni
Extracted 56 gates and 89 wires to a netlist network with 33 inputs and 28 outputs.

3.95.17.1. Executing ABC.

3.95.18. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12551$auto$opt_dff.cc:219:make_patterns_logic$3210, asynchronously reset by !\rst_ni
Extracted 27 gates and 29 wires to a netlist network with 2 inputs and 2 outputs.

3.95.18.1. Executing ABC.

3.95.19. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12408$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 225 gates and 550 wires to a netlist network with 325 inputs and 219 outputs.

3.95.19.1. Executing ABC.

3.95.20. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12396$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.95.20.1. Executing ABC.

3.95.21. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12226$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 223 gates and 548 wires to a netlist network with 325 inputs and 220 outputs.

3.95.21.1. Executing ABC.

3.95.22. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12345$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 16 gates and 23 wires to a netlist network with 7 inputs and 9 outputs.

3.95.22.1. Executing ABC.

3.95.23. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12527$auto$opt_dff.cc:194:make_patterns_logic$3216, asynchronously reset by !\rst_ni
Extracted 4 gates and 7 wires to a netlist network with 3 inputs and 3 outputs.

3.95.23.1. Executing ABC.

3.95.24. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$11887$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 10 outputs.

3.95.24.1. Executing ABC.

3.95.25. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$12065$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 224 gates and 549 wires to a netlist network with 325 inputs and 219 outputs.

3.95.25.1. Executing ABC.

3.95.26. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 5829 gates and 7118 wires to a netlist network with 1289 inputs and 2211 outputs.

3.95.26.1. Executing ABC.

yosys> abc -dff

3.96. Executing ABC pass (technology mapping using ABC).

3.96.1. Summary of detected clock domains:
  225 cells in clk=\clk_i, en=$abc$21007$abc$12065$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en=$abc$19481$abc$12361$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  73 cells in clk=\clk_i, en=$abc$19557$abc$11874$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en=$abc$19633$abc$12040$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$19709$abc$12053$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en=$abc$19727$abc$12201$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$19957$abc$12808$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$19969$abc$12539$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$19981$abc$11856$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  16 cells in clk=\clk_i, en=$abc$19997$abc$12184$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$20013$abc$12023$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  223 cells in clk=\clk_i, en=$abc$20029$abc$11904$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$20255$abc$12214$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  138 cells in clk=\clk_i, en=$abc$20267$abc$12820$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  54 cells in clk=\clk_i, en=$abc$20408$abc$12579$auto$simplemap.cc:251:simplemap_eqne$6173[0], arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$20493$abc$12408$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$20720$abc$12396$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  223 cells in clk=\clk_i, en=$abc$20732$abc$12226$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$20958$abc$12345$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en=$abc$20975$abc$12527$auto$opt_dff.cc:194:make_patterns_logic$3216, arst=!\rst_ni, srst={ }
  149 cells in clk=\clk_i, en=$abc$19803$abc$12896$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$abc$20465$abc$12551$auto$opt_dff.cc:219:make_patterns_logic$3210, arst=!\rst_ni, srst={ }
  19 cells in clk=\clk_i, en=$abc$20981$abc$11887$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  5463 cells in clk=\clk_i, en={ }, arst={ }, srst={ }

3.96.2. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$21007$abc$12065$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 225 gates and 550 wires to a netlist network with 325 inputs and 219 outputs.

3.96.2.1. Executing ABC.

3.96.3. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$19481$abc$12361$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 69 outputs.

3.96.3.1. Executing ABC.

3.96.4. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$19557$abc$11874$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 73 gates and 205 wires to a netlist network with 132 inputs and 70 outputs.

3.96.4.1. Executing ABC.

3.96.5. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$19633$abc$12040$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 69 outputs.

3.96.5.1. Executing ABC.

3.96.6. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$19709$abc$12053$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 15 wires to a netlist network with 4 inputs and 6 outputs.

3.96.6.1. Executing ABC.

3.96.7. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 2 outputs.

3.96.7.1. Executing ABC.

3.96.8. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$19727$abc$12201$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 69 outputs.

3.96.8.1. Executing ABC.

3.96.9. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$19957$abc$12808$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 14 wires to a netlist network with 3 inputs and 6 outputs.

3.96.9.1. Executing ABC.

3.96.10. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$19969$abc$12539$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 13 wires to a netlist network with 3 inputs and 6 outputs.

3.96.10.1. Executing ABC.

3.96.11. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$19981$abc$11856$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 15 gates and 23 wires to a netlist network with 8 inputs and 8 outputs.

3.96.11.1. Executing ABC.

3.96.12. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$19997$abc$12184$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 16 gates and 24 wires to a netlist network with 8 inputs and 9 outputs.

3.96.12.1. Executing ABC.

3.96.13. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$20013$abc$12023$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 13 gates and 20 wires to a netlist network with 7 inputs and 8 outputs.

3.96.13.1. Executing ABC.

3.96.14. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$20029$abc$11904$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 223 gates and 548 wires to a netlist network with 325 inputs and 220 outputs.

3.96.14.1. Executing ABC.

3.96.15. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$20255$abc$12214$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 13 wires to a netlist network with 3 inputs and 6 outputs.

3.96.15.1. Executing ABC.

3.96.16. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$20267$abc$12820$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 138 gates and 334 wires to a netlist network with 196 inputs and 134 outputs.

3.96.16.1. Executing ABC.

3.96.17. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$20408$abc$12579$auto$simplemap.cc:251:simplemap_eqne$6173[0], asynchronously reset by !\rst_ni
Extracted 54 gates and 87 wires to a netlist network with 33 inputs and 27 outputs.

3.96.17.1. Executing ABC.

3.96.18. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$20493$abc$12408$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 224 gates and 549 wires to a netlist network with 325 inputs and 220 outputs.

3.96.18.1. Executing ABC.

3.96.19. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$20720$abc$12396$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 13 wires to a netlist network with 3 inputs and 6 outputs.

3.96.19.1. Executing ABC.

3.96.20. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$20732$abc$12226$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 223 gates and 548 wires to a netlist network with 325 inputs and 220 outputs.

3.96.20.1. Executing ABC.

3.96.21. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$20958$abc$12345$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 15 gates and 23 wires to a netlist network with 8 inputs and 8 outputs.

3.96.21.1. Executing ABC.

3.96.22. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$20975$abc$12527$auto$opt_dff.cc:194:make_patterns_logic$3216, asynchronously reset by !\rst_ni
Extracted 5 gates and 9 wires to a netlist network with 4 inputs and 4 outputs.

3.96.22.1. Executing ABC.

3.96.23. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$19803$abc$12896$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 149 gates and 385 wires to a netlist network with 236 inputs and 120 outputs.

3.96.23.1. Executing ABC.

3.96.24. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$20465$abc$12551$auto$opt_dff.cc:219:make_patterns_logic$3210, asynchronously reset by !\rst_ni
Extracted 27 gates and 29 wires to a netlist network with 2 inputs and 2 outputs.

3.96.24.1. Executing ABC.

3.96.25. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$20981$abc$11887$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 19 gates and 32 wires to a netlist network with 13 inputs and 7 outputs.

3.96.25.1. Executing ABC.

3.96.26. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 5463 gates and 6750 wires to a netlist network with 1287 inputs and 2213 outputs.

3.96.26.1. Executing ABC.

yosys> abc -dff

3.97. Executing ABC pass (technology mapping using ABC).

3.97.1. Summary of detected clock domains:
  19 cells in clk=\clk_i, en=$abc$30128$abc$20981$abc$11887$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  225 cells in clk=\clk_i, en=$abc$28406$abc$21007$abc$12065$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  73 cells in clk=\clk_i, en=$abc$28633$abc$19481$abc$12361$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  73 cells in clk=\clk_i, en=$abc$28708$abc$19557$abc$11874$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en=$abc$28783$abc$19633$abc$12040$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$28858$abc$19709$abc$12053$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  5 cells in clk=\clk_i, en={ }, arst=!\rst_ni, srst={ }
  74 cells in clk=\clk_i, en=$abc$28876$abc$19727$abc$12201$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  11 cells in clk=\clk_i, en=$abc$28951$abc$19957$abc$12808$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  10 cells in clk=\clk_i, en=$abc$28963$abc$19969$abc$12539$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$28975$abc$19981$abc$11856$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  14 cells in clk=\clk_i, en=$abc$28991$abc$19997$abc$12184$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  15 cells in clk=\clk_i, en=$abc$29008$abc$20013$abc$12023$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$29024$abc$20029$abc$11904$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$29250$abc$20255$abc$12214$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  137 cells in clk=\clk_i, en=$abc$29262$abc$20267$abc$12820$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  225 cells in clk=\clk_i, en=$abc$29456$abc$20493$abc$12408$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  9 cells in clk=\clk_i, en=$abc$29682$abc$20720$abc$12396$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  224 cells in clk=\clk_i, en=$abc$29694$abc$20732$abc$12226$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  13 cells in clk=\clk_i, en=$abc$29920$abc$20958$abc$12345$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, arst=!\rst_ni, srst={ }
  4 cells in clk=\clk_i, en=$abc$29936$abc$20975$abc$12527$auto$opt_dff.cc:194:make_patterns_logic$3216, arst=!\rst_ni, srst={ }
  154 cells in clk=\clk_i, en=$abc$29943$abc$19803$abc$12896$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, arst=!\rst_ni, srst={ }
  61 cells in clk=\clk_i, en=$abc$29402$abc$20408$abc$12579$auto$simplemap.cc:251:simplemap_eqne$6173[0], arst=!\rst_ni, srst={ }
  27 cells in clk=\clk_i, en=$abc$30100$abc$20465$abc$12551$auto$opt_dff.cc:219:make_patterns_logic$3210, arst=!\rst_ni, srst={ }
  5446 cells in clk=\clk_i, en={ }, arst={ }, srst={ }

3.97.2. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30128$abc$20981$abc$11887$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 19 gates and 34 wires to a netlist network with 15 inputs and 9 outputs.

3.97.2.1. Executing ABC.

3.97.3. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28406$abc$21007$abc$12065$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 225 gates and 550 wires to a netlist network with 325 inputs and 219 outputs.

3.97.3.1. Executing ABC.

3.97.4. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28633$abc$19481$abc$12361$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 73 gates and 205 wires to a netlist network with 132 inputs and 70 outputs.

3.97.4.1. Executing ABC.

3.97.5. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28708$abc$19557$abc$11874$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 73 gates and 205 wires to a netlist network with 132 inputs and 70 outputs.

3.97.5.1. Executing ABC.

3.97.6. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28783$abc$19633$abc$12040$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 69 outputs.

3.97.6.1. Executing ABC.

3.97.7. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28858$abc$19709$abc$12053$gen_dfifo[0].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.97.7.1. Executing ABC.

3.97.8. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, asynchronously reset by !\rst_ni
Extracted 5 gates and 7 wires to a netlist network with 2 inputs and 2 outputs.

3.97.8.1. Executing ABC.

3.97.9. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28876$abc$19727$abc$12201$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 74 gates and 206 wires to a netlist network with 132 inputs and 69 outputs.

3.97.9.1. Executing ABC.

3.97.10. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28951$abc$19957$abc$12808$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 11 gates and 15 wires to a netlist network with 4 inputs and 6 outputs.

3.97.10.1. Executing ABC.

3.97.11. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28963$abc$19969$abc$12539$gen_dfifo[3].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 10 gates and 14 wires to a netlist network with 4 inputs and 6 outputs.

3.97.11.1. Executing ABC.

3.97.12. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28975$abc$19981$abc$11856$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 14 gates and 22 wires to a netlist network with 8 inputs and 8 outputs.

3.97.12.1. Executing ABC.

3.97.13. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$28991$abc$19997$abc$12184$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 14 gates and 21 wires to a netlist network with 7 inputs and 8 outputs.

3.97.13.1. Executing ABC.

3.97.14. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29008$abc$20013$abc$12023$gen_dfifo[1].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 15 gates and 22 wires to a netlist network with 7 inputs and 9 outputs.

3.97.14.1. Executing ABC.

3.97.15. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29024$abc$20029$abc$11904$gen_dfifo[0].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 224 gates and 549 wires to a netlist network with 325 inputs and 220 outputs.

3.97.15.1. Executing ABC.

3.97.16. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29250$abc$20255$abc$12214$gen_dfifo[1].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.97.16.1. Executing ABC.

3.97.17. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29262$abc$20267$abc$12820$fifo_h.rspfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 137 gates and 333 wires to a netlist network with 196 inputs and 134 outputs.

3.97.17.1. Executing ABC.

3.97.18. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29456$abc$20493$abc$12408$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 225 gates and 550 wires to a netlist network with 325 inputs and 219 outputs.

3.97.18.1. Executing ABC.

3.97.19. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29682$abc$20720$abc$12396$gen_dfifo[2].fifo_d.rspfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 9 gates and 12 wires to a netlist network with 3 inputs and 6 outputs.

3.97.19.1. Executing ABC.

3.97.20. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29694$abc$20732$abc$12226$gen_dfifo[2].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 224 gates and 549 wires to a netlist network with 325 inputs and 219 outputs.

3.97.20.1. Executing ABC.

3.97.21. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29920$abc$20958$abc$12345$gen_dfifo[3].fifo_d.reqfifo.gen_normal_fifo.fifo_incr_wptr, asynchronously reset by !\rst_ni
Extracted 13 gates and 20 wires to a netlist network with 7 inputs and 8 outputs.

3.97.21.1. Executing ABC.

3.97.22. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29936$abc$20975$abc$12527$auto$opt_dff.cc:194:make_patterns_logic$3216, asynchronously reset by !\rst_ni
Extracted 4 gates and 8 wires to a netlist network with 4 inputs and 4 outputs.

3.97.22.1. Executing ABC.

3.97.23. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29943$abc$19803$abc$12896$fifo_h.reqfifo.gen_normal_fifo.fifo_incr_rptr, asynchronously reset by !\rst_ni
Extracted 154 gates and 389 wires to a netlist network with 235 inputs and 120 outputs.

3.97.23.1. Executing ABC.

3.97.24. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$29402$abc$20408$abc$12579$auto$simplemap.cc:251:simplemap_eqne$6173[0], asynchronously reset by !\rst_ni
Extracted 61 gates and 106 wires to a netlist network with 45 inputs and 35 outputs.

3.97.24.1. Executing ABC.

3.97.25. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i, enabled by $abc$30100$abc$20465$abc$12551$auto$opt_dff.cc:219:make_patterns_logic$3210, asynchronously reset by !\rst_ni
Extracted 27 gates and 29 wires to a netlist network with 2 inputs and 2 outputs.

3.97.25.1. Executing ABC.

3.97.26. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Found matching posedge clock domain: \clk_i
Extracted 5446 gates and 6725 wires to a netlist network with 1279 inputs and 2203 outputs.

3.97.26.1. Executing ABC.

yosys> opt_ffinv

3.98. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> opt_expr

3.99. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~10 debug messages>

yosys> opt_merge -nomux

3.100. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
<suppressed ~81 debug messages>
Removed a total of 27 cells.

yosys> opt_muxtree

3.101. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.102. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.103. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_share

3.104. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.105. Executing OPT_DFF pass (perform DFF optimizations).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39100 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.data_intg[4], Q = $abc$39073$lo0026).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39099 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.data_intg[3], Q = $abc$39073$lo0025).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39098 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.data_intg[2], Q = $abc$39073$lo0024).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39097 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.data_intg[1], Q = $abc$39073$lo0023).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39096 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.data_intg[0], Q = $abc$39073$lo0022).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39095 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_error, Q = $abc$39073$lo0021).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39094 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_opcode[2], Q = $abc$39073$lo0020).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39093 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_opcode[1], Q = $abc$39073$lo0019).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39092 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_opcode[0], Q = $abc$39073$lo0018).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39091 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_param[2], Q = $abc$39073$lo0017).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39090 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_param[1], Q = $abc$39073$lo0016).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39089 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_param[0], Q = $abc$39073$lo0015).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39088 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_size[1], Q = $abc$39073$lo0014).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39087 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_size[0], Q = $abc$39073$lo0013).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39086 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_source[7], Q = $abc$39073$lo0012).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39085 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_source[6], Q = $abc$39073$lo0011).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39084 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_source[5], Q = $abc$39073$lo0010).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39083 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_source[4], Q = $abc$39073$lo0009).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39082 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_source[3], Q = $abc$39073$lo0008).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39081 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_source[2], Q = $abc$39073$lo0007).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39080 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_source[1], Q = $abc$39073$lo0006).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39079 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_source[0], Q = $abc$39073$lo0005).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39078 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_sink, Q = $abc$39073$lo0004).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39077 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9563_, Q = $abc$39073$lo0003).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39076 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9585_, Q = $abc$39073$lo0002).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39075 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9612_, Q = $abc$39073$lo0001).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39074 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9639_, Q = $abc$39073$lo0000).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40789 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9673_, Q = $abc$39073$lo1715).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40788 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9700_, Q = $abc$39073$lo1714).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40787 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9727_, Q = $abc$39073$lo1713).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40786 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9759_, Q = $abc$39073$lo1712).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40785 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9774_, Q = $abc$39073$lo1711).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40784 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9796_, Q = $abc$39073$lo1710).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40783 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9840_, Q = $abc$39073$lo1709).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40782 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9867_, Q = $abc$39073$lo1708).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40781 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9894_, Q = $abc$39073$lo1707).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40780 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9916_, Q = $abc$39073$lo1706).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40779 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9931_, Q = $abc$39073$lo1705).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40778 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9975_, Q = $abc$39073$lo1704).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40777 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10002_, Q = $abc$39073$lo1703).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40776 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10017_, Q = $abc$39073$lo1702).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40775 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10044_, Q = $abc$39073$lo1701).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40774 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10071_, Q = $abc$39073$lo1700).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40773 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10105_, Q = $abc$39073$lo1699).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40772 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10132_, Q = $abc$39073$lo1698).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40771 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10159_, Q = $abc$39073$lo1697).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40770 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10191_, Q = $abc$39073$lo1696).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40769 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10206_, Q = $abc$39073$lo1695).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40768 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10228_, Q = $abc$39073$lo1694).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40767 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10272_, Q = $abc$39073$lo1693).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40766 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10299_, Q = $abc$39073$lo1692).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40765 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10326_, Q = $abc$39073$lo1691).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40764 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10348_, Q = $abc$39073$lo1690).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40763 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10363_, Q = $abc$39073$lo1689).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40762 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10407_, Q = $abc$39073$lo1688).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40761 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.rsp_intg[6], Q = $abc$39073$lo1687).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40760 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.rsp_intg[5], Q = $abc$39073$lo1686).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40759 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.rsp_intg[4], Q = $abc$39073$lo1685).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40758 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.rsp_intg[3], Q = $abc$39073$lo1684).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40757 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.rsp_intg[2], Q = $abc$39073$lo1683).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40756 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.rsp_intg[1], Q = $abc$39073$lo1682).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40755 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.rsp_intg[0], Q = $abc$39073$lo1681).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40754 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.data_intg[6], Q = $abc$39073$lo1680).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40753 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.data_intg[5], Q = $abc$39073$lo1679).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40752 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.data_intg[4], Q = $abc$39073$lo1678).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40751 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.data_intg[3], Q = $abc$39073$lo1677).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40750 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.data_intg[2], Q = $abc$39073$lo1676).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40749 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.data_intg[1], Q = $abc$39073$lo1675).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40748 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.data_intg[0], Q = $abc$39073$lo1674).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40747 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_error, Q = $abc$39073$lo1673).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40746 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$abc$30145$abc$21233$abc$12579$fifo_h.reqfifo.rdata[109], Q = $abc$39073$lo1672).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40745 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$abc$30145$abc$21233$abc$12579$fifo_h.reqfifo.rdata[108], Q = $abc$39073$lo1671).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40744 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$abc$30145$abc$21233$abc$12579$fifo_h.reqfifo.rdata[107], Q = $abc$39073$lo1670).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40743 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8704_, Q = $abc$39073$lo1669).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40742 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8710_, Q = $abc$39073$lo1668).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40741 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8716_, Q = $abc$39073$lo1667).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40740 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8721_, Q = $abc$39073$lo1666).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40739 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8726_, Q = $abc$39073$lo1665).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40738 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8731_, Q = $abc$39073$lo1664).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40737 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8736_, Q = $abc$39073$lo1663).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40736 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8741_, Q = $abc$39073$lo1662).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40735 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8746_, Q = $abc$39073$lo1661).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40734 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8751_, Q = $abc$39073$lo1660).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40733 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8756_, Q = $abc$39073$lo1659).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40732 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8761_, Q = $abc$39073$lo1658).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40731 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8766_, Q = $abc$39073$lo1657).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40730 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8772_, Q = $abc$39073$lo1656).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40729 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8778_, Q = $abc$39073$lo1655).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40728 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8784_, Q = $abc$39073$lo1654).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40727 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8790_, Q = $abc$39073$lo1653).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40726 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8796_, Q = $abc$39073$lo1652).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40725 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8802_, Q = $abc$39073$lo1651).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40724 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8808_, Q = $abc$39073$lo1650).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40723 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8814_, Q = $abc$39073$lo1649).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40722 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8820_, Q = $abc$39073$lo1648).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40721 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8826_, Q = $abc$39073$lo1647).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40720 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8832_, Q = $abc$39073$lo1646).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40719 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8838_, Q = $abc$39073$lo1645).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40718 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8844_, Q = $abc$39073$lo1644).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40717 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8850_, Q = $abc$39073$lo1643).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40716 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8856_, Q = $abc$39073$lo1642).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40715 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8862_, Q = $abc$39073$lo1641).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40714 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8868_, Q = $abc$39073$lo1640).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40713 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8874_, Q = $abc$39073$lo1639).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40712 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8880_, Q = $abc$39073$lo1638).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40711 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8886_, Q = $abc$39073$lo1637).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40710 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8892_, Q = $abc$39073$lo1636).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40709 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8898_, Q = $abc$39073$lo1635).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40708 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8904_, Q = $abc$39073$lo1634).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40707 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8910_, Q = $abc$39073$lo1633).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40706 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8916_, Q = $abc$39073$lo1632).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40705 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8922_, Q = $abc$39073$lo1631).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40704 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8928_, Q = $abc$39073$lo1630).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40703 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8934_, Q = $abc$39073$lo1629).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40702 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8940_, Q = $abc$39073$lo1628).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40701 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8946_, Q = $abc$39073$lo1627).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40700 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8952_, Q = $abc$39073$lo1626).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40699 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8958_, Q = $abc$39073$lo1625).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40698 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8964_, Q = $abc$39073$lo1624).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40697 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8970_, Q = $abc$39073$lo1623).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40696 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8976_, Q = $abc$39073$lo1622).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40695 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8982_, Q = $abc$39073$lo1621).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40694 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8988_, Q = $abc$39073$lo1620).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40693 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8994_, Q = $abc$39073$lo1619).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40692 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9000_, Q = $abc$39073$lo1618).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40691 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9006_, Q = $abc$39073$lo1617).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40690 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9012_, Q = $abc$39073$lo1616).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40689 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9018_, Q = $abc$39073$lo1615).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40688 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9024_, Q = $abc$39073$lo1614).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40687 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9030_, Q = $abc$39073$lo1613).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40686 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9036_, Q = $abc$39073$lo1612).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40685 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9042_, Q = $abc$39073$lo1611).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40684 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9048_, Q = $abc$39073$lo1610).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40683 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9054_, Q = $abc$39073$lo1609).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40682 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9060_, Q = $abc$39073$lo1608).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40681 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9066_, Q = $abc$39073$lo1607).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40680 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9072_, Q = $abc$39073$lo1606).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40679 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9078_, Q = $abc$39073$lo1605).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40678 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9084_, Q = $abc$39073$lo1604).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40677 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9090_, Q = $abc$39073$lo1603).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40676 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9096_, Q = $abc$39073$lo1602).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40675 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9102_, Q = $abc$39073$lo1601).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40674 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9108_, Q = $abc$39073$lo1600).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40673 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9114_, Q = $abc$39073$lo1599).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40672 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9120_, Q = $abc$39073$lo1598).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40671 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9126_, Q = $abc$39073$lo1597).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40670 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9132_, Q = $abc$39073$lo1596).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40669 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9138_, Q = $abc$39073$lo1595).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40668 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9144_, Q = $abc$39073$lo1594).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40667 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9150_, Q = $abc$39073$lo1593).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40666 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9156_, Q = $abc$39073$lo1592).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40665 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9162_, Q = $abc$39073$lo1591).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40664 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9168_, Q = $abc$39073$lo1590).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40663 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9174_, Q = $abc$39073$lo1589).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40662 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9180_, Q = $abc$39073$lo1588).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40661 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9186_, Q = $abc$39073$lo1587).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40660 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9192_, Q = $abc$39073$lo1586).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40659 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9198_, Q = $abc$39073$lo1585).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40658 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9204_, Q = $abc$39073$lo1584).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40657 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9210_, Q = $abc$39073$lo1583).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40656 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9216_, Q = $abc$39073$lo1582).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40655 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9222_, Q = $abc$39073$lo1581).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40654 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9228_, Q = $abc$39073$lo1580).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40653 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9234_, Q = $abc$39073$lo1579).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40652 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9240_, Q = $abc$39073$lo1578).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40651 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9246_, Q = $abc$39073$lo1577).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40650 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9252_, Q = $abc$39073$lo1576).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40649 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9258_, Q = $abc$39073$lo1575).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40648 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9264_, Q = $abc$39073$lo1574).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40647 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9270_, Q = $abc$39073$lo1573).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40646 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9276_, Q = $abc$39073$lo1572).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40645 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9282_, Q = $abc$39073$lo1571).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40644 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9288_, Q = $abc$39073$lo1570).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40643 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9294_, Q = $abc$39073$lo1569).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40642 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9300_, Q = $abc$39073$lo1568).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40641 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9306_, Q = $abc$39073$lo1567).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40640 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9312_, Q = $abc$39073$lo1566).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40639 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$abc$30145$abc$21233$abc$12579$fifo_h.reqfifo.rdata[109], Q = $abc$39073$lo1565).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40638 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$abc$30145$abc$21233$abc$12579$fifo_h.reqfifo.rdata[108], Q = $abc$39073$lo1564).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40637 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$abc$30145$abc$21233$abc$12579$fifo_h.reqfifo.rdata[107], Q = $abc$39073$lo1563).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40636 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8704_, Q = $abc$39073$lo1562).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40635 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8710_, Q = $abc$39073$lo1561).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40634 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8716_, Q = $abc$39073$lo1560).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40633 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8721_, Q = $abc$39073$lo1559).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40632 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8726_, Q = $abc$39073$lo1558).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40631 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8731_, Q = $abc$39073$lo1557).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40630 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8736_, Q = $abc$39073$lo1556).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40629 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8741_, Q = $abc$39073$lo1555).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40628 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8746_, Q = $abc$39073$lo1554).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40627 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8751_, Q = $abc$39073$lo1553).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40626 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8756_, Q = $abc$39073$lo1552).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40625 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8761_, Q = $abc$39073$lo1551).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40624 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8766_, Q = $abc$39073$lo1550).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40623 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8772_, Q = $abc$39073$lo1549).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40622 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8778_, Q = $abc$39073$lo1548).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40621 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8784_, Q = $abc$39073$lo1547).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40620 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8790_, Q = $abc$39073$lo1546).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40619 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8796_, Q = $abc$39073$lo1545).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40618 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8802_, Q = $abc$39073$lo1544).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40617 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8808_, Q = $abc$39073$lo1543).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40616 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8814_, Q = $abc$39073$lo1542).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40615 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8820_, Q = $abc$39073$lo1541).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40614 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8826_, Q = $abc$39073$lo1540).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40613 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8832_, Q = $abc$39073$lo1539).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40612 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8838_, Q = $abc$39073$lo1538).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40611 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8844_, Q = $abc$39073$lo1537).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40610 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8850_, Q = $abc$39073$lo1536).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40609 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8856_, Q = $abc$39073$lo1535).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40608 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8862_, Q = $abc$39073$lo1534).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40607 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8868_, Q = $abc$39073$lo1533).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40606 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8874_, Q = $abc$39073$lo1532).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40605 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8880_, Q = $abc$39073$lo1531).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40604 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8886_, Q = $abc$39073$lo1530).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40603 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8892_, Q = $abc$39073$lo1529).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40602 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8898_, Q = $abc$39073$lo1528).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40601 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8904_, Q = $abc$39073$lo1527).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40600 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8910_, Q = $abc$39073$lo1526).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40599 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8916_, Q = $abc$39073$lo1525).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40598 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8922_, Q = $abc$39073$lo1524).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40597 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8928_, Q = $abc$39073$lo1523).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40596 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8934_, Q = $abc$39073$lo1522).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40595 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8940_, Q = $abc$39073$lo1521).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40594 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8946_, Q = $abc$39073$lo1520).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40593 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8952_, Q = $abc$39073$lo1519).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40592 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8958_, Q = $abc$39073$lo1518).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40591 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8964_, Q = $abc$39073$lo1517).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40590 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8970_, Q = $abc$39073$lo1516).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40589 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8976_, Q = $abc$39073$lo1515).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40588 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8982_, Q = $abc$39073$lo1514).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40587 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8988_, Q = $abc$39073$lo1513).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40586 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8994_, Q = $abc$39073$lo1512).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40585 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9000_, Q = $abc$39073$lo1511).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40584 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9006_, Q = $abc$39073$lo1510).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40583 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9012_, Q = $abc$39073$lo1509).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40582 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9018_, Q = $abc$39073$lo1508).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40581 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9024_, Q = $abc$39073$lo1507).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40580 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9030_, Q = $abc$39073$lo1506).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40579 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9036_, Q = $abc$39073$lo1505).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40578 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9042_, Q = $abc$39073$lo1504).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40577 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9048_, Q = $abc$39073$lo1503).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40576 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9054_, Q = $abc$39073$lo1502).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40575 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9060_, Q = $abc$39073$lo1501).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40574 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9066_, Q = $abc$39073$lo1500).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40573 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9072_, Q = $abc$39073$lo1499).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40572 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9078_, Q = $abc$39073$lo1498).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40571 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9084_, Q = $abc$39073$lo1497).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40570 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9090_, Q = $abc$39073$lo1496).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40569 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9096_, Q = $abc$39073$lo1495).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40568 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9102_, Q = $abc$39073$lo1494).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40567 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9108_, Q = $abc$39073$lo1493).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40566 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9114_, Q = $abc$39073$lo1492).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40565 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9120_, Q = $abc$39073$lo1491).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40564 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9126_, Q = $abc$39073$lo1490).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40563 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9132_, Q = $abc$39073$lo1489).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40562 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9138_, Q = $abc$39073$lo1488).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40561 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9144_, Q = $abc$39073$lo1487).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40560 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9150_, Q = $abc$39073$lo1486).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40559 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9156_, Q = $abc$39073$lo1485).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40558 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9162_, Q = $abc$39073$lo1484).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40557 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9168_, Q = $abc$39073$lo1483).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40556 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9174_, Q = $abc$39073$lo1482).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40555 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9180_, Q = $abc$39073$lo1481).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40554 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9186_, Q = $abc$39073$lo1480).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40553 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9192_, Q = $abc$39073$lo1479).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40552 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9198_, Q = $abc$39073$lo1478).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40551 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9204_, Q = $abc$39073$lo1477).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40550 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9210_, Q = $abc$39073$lo1476).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40549 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9216_, Q = $abc$39073$lo1475).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40548 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9222_, Q = $abc$39073$lo1474).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40547 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9228_, Q = $abc$39073$lo1473).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40546 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9234_, Q = $abc$39073$lo1472).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40545 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9240_, Q = $abc$39073$lo1471).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40544 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9246_, Q = $abc$39073$lo1470).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40543 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9252_, Q = $abc$39073$lo1469).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40542 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9258_, Q = $abc$39073$lo1468).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40541 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9264_, Q = $abc$39073$lo1467).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40540 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9270_, Q = $abc$39073$lo1466).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40539 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9276_, Q = $abc$39073$lo1465).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40538 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9282_, Q = $abc$39073$lo1464).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40537 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9288_, Q = $abc$39073$lo1463).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40536 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9294_, Q = $abc$39073$lo1462).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40535 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9300_, Q = $abc$39073$lo1461).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40534 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9306_, Q = $abc$39073$lo1460).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40533 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9312_, Q = $abc$39073$lo1459).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40532 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_opcode[2], Q = $abc$39073$lo1458).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40531 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_opcode[1], Q = $abc$39073$lo1457).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40530 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_opcode[0], Q = $abc$39073$lo1456).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40529 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_param[2], Q = $abc$39073$lo1455).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40528 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_param[1], Q = $abc$39073$lo1454).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40527 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_param[0], Q = $abc$39073$lo1453).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40526 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_size[1], Q = $abc$39073$lo1452).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40525 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_size[0], Q = $abc$39073$lo1451).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40524 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_source[7], Q = $abc$39073$lo1450).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40523 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_source[6], Q = $abc$39073$lo1449).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40522 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_source[5], Q = $abc$39073$lo1448).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40521 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_source[4], Q = $abc$39073$lo1447).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40520 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_source[3], Q = $abc$39073$lo1446).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40519 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_source[2], Q = $abc$39073$lo1445).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40518 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_source[1], Q = $abc$39073$lo1444).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40517 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_source[0], Q = $abc$39073$lo1443).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40516 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_sink, Q = $abc$39073$lo1442).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40515 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9570_, Q = $abc$39073$lo1441).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40514 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9580_, Q = $abc$39073$lo1440).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40513 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9607_, Q = $abc$39073$lo1439).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40512 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9634_, Q = $abc$39073$lo1438).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40511 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9678_, Q = $abc$39073$lo1437).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40510 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9705_, Q = $abc$39073$lo1436).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40509 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9732_, Q = $abc$39073$lo1435).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40508 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9754_, Q = $abc$39073$lo1434).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40507 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9769_, Q = $abc$39073$lo1433).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40506 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9801_, Q = $abc$39073$lo1432).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40505 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9835_, Q = $abc$39073$lo1431).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40504 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9862_, Q = $abc$39073$lo1430).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40503 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9889_, Q = $abc$39073$lo1429).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40502 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9921_, Q = $abc$39073$lo1428).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40501 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9936_, Q = $abc$39073$lo1427).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40500 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9970_, Q = $abc$39073$lo1426).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40499 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9997_, Q = $abc$39073$lo1425).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40498 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10012_, Q = $abc$39073$lo1424).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40497 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10039_, Q = $abc$39073$lo1423).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40496 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10066_, Q = $abc$39073$lo1422).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40495 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10110_, Q = $abc$39073$lo1421).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40494 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10137_, Q = $abc$39073$lo1420).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40493 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10164_, Q = $abc$39073$lo1419).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40492 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10186_, Q = $abc$39073$lo1418).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40491 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10201_, Q = $abc$39073$lo1417).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40490 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10233_, Q = $abc$39073$lo1416).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40489 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10267_, Q = $abc$39073$lo1415).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40488 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10294_, Q = $abc$39073$lo1414).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40487 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10321_, Q = $abc$39073$lo1413).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40486 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10353_, Q = $abc$39073$lo1412).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40485 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10368_, Q = $abc$39073$lo1411).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40484 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10402_, Q = $abc$39073$lo1410).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40483 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.rsp_intg[6], Q = $abc$39073$lo1409).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40482 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.rsp_intg[5], Q = $abc$39073$lo1408).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40481 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.rsp_intg[4], Q = $abc$39073$lo1407).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40480 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.rsp_intg[3], Q = $abc$39073$lo1406).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40479 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.rsp_intg[2], Q = $abc$39073$lo1405).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40478 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.rsp_intg[1], Q = $abc$39073$lo1404).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40477 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.rsp_intg[0], Q = $abc$39073$lo1403).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40476 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.data_intg[6], Q = $abc$39073$lo1402).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40475 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.data_intg[5], Q = $abc$39073$lo1401).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40474 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.data_intg[4], Q = $abc$39073$lo1400).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40473 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.data_intg[3], Q = $abc$39073$lo1399).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40472 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.data_intg[2], Q = $abc$39073$lo1398).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40471 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.data_intg[1], Q = $abc$39073$lo1397).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40470 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.data_intg[0], Q = $abc$39073$lo1396).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40469 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_error, Q = $abc$39073$lo1395).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40468 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_opcode[2], Q = $abc$39073$lo1394).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40467 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_opcode[1], Q = $abc$39073$lo1393).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40466 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_opcode[0], Q = $abc$39073$lo1392).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40465 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_param[2], Q = $abc$39073$lo1391).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40464 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_param[1], Q = $abc$39073$lo1390).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40463 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_param[0], Q = $abc$39073$lo1389).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40462 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_size[1], Q = $abc$39073$lo1388).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40461 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_size[0], Q = $abc$39073$lo1387).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40460 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_source[7], Q = $abc$39073$lo1386).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40459 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_source[6], Q = $abc$39073$lo1385).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40458 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_source[5], Q = $abc$39073$lo1384).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40457 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_source[4], Q = $abc$39073$lo1383).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40456 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_source[3], Q = $abc$39073$lo1382).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40455 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_source[2], Q = $abc$39073$lo1381).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40454 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_source[1], Q = $abc$39073$lo1380).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40453 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_source[0], Q = $abc$39073$lo1379).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40452 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_sink, Q = $abc$39073$lo1378).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40451 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9570_, Q = $abc$39073$lo1377).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40450 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9580_, Q = $abc$39073$lo1376).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40449 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9607_, Q = $abc$39073$lo1375).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40448 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9634_, Q = $abc$39073$lo1374).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40447 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9678_, Q = $abc$39073$lo1373).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40446 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9705_, Q = $abc$39073$lo1372).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40445 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9732_, Q = $abc$39073$lo1371).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40444 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9754_, Q = $abc$39073$lo1370).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40443 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9769_, Q = $abc$39073$lo1369).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40442 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9801_, Q = $abc$39073$lo1368).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40441 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9835_, Q = $abc$39073$lo1367).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40440 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9862_, Q = $abc$39073$lo1366).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40439 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9889_, Q = $abc$39073$lo1365).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40438 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9921_, Q = $abc$39073$lo1364).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40437 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9936_, Q = $abc$39073$lo1363).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40436 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9970_, Q = $abc$39073$lo1362).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40435 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9997_, Q = $abc$39073$lo1361).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40434 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10012_, Q = $abc$39073$lo1360).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40433 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10039_, Q = $abc$39073$lo1359).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40432 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10066_, Q = $abc$39073$lo1358).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40431 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10110_, Q = $abc$39073$lo1357).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40430 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10137_, Q = $abc$39073$lo1356).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40429 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10164_, Q = $abc$39073$lo1355).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40428 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10186_, Q = $abc$39073$lo1354).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40427 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10201_, Q = $abc$39073$lo1353).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40426 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10233_, Q = $abc$39073$lo1352).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40425 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10267_, Q = $abc$39073$lo1351).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40424 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10294_, Q = $abc$39073$lo1350).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40423 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10321_, Q = $abc$39073$lo1349).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40422 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10353_, Q = $abc$39073$lo1348).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40421 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10368_, Q = $abc$39073$lo1347).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40420 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10402_, Q = $abc$39073$lo1346).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40419 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.rsp_intg[6], Q = $abc$39073$lo1345).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40418 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.rsp_intg[5], Q = $abc$39073$lo1344).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40417 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.rsp_intg[4], Q = $abc$39073$lo1343).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40416 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.rsp_intg[3], Q = $abc$39073$lo1342).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40415 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.rsp_intg[2], Q = $abc$39073$lo1341).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40414 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.rsp_intg[1], Q = $abc$39073$lo1340).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40413 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.rsp_intg[0], Q = $abc$39073$lo1339).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40412 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.data_intg[6], Q = $abc$39073$lo1338).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40411 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.data_intg[5], Q = $abc$39073$lo1337).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40410 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.data_intg[4], Q = $abc$39073$lo1336).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40409 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.data_intg[3], Q = $abc$39073$lo1335).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40408 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.data_intg[2], Q = $abc$39073$lo1334).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40407 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.data_intg[1], Q = $abc$39073$lo1333).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40406 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_user.data_intg[0], Q = $abc$39073$lo1332).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40405 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[2].d_error, Q = $abc$39073$lo1331).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40404 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$abc$30145$abc$21233$abc$12579$fifo_h.reqfifo.rdata[109], Q = $abc$39073$lo1330).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40403 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$abc$30145$abc$21233$abc$12579$fifo_h.reqfifo.rdata[108], Q = $abc$39073$lo1329).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40402 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$abc$30145$abc$21233$abc$12579$fifo_h.reqfifo.rdata[107], Q = $abc$39073$lo1328).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40401 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8704_, Q = $abc$39073$lo1327).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40400 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8710_, Q = $abc$39073$lo1326).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40399 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8716_, Q = $abc$39073$lo1325).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40398 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8721_, Q = $abc$39073$lo1324).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40397 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8726_, Q = $abc$39073$lo1323).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40396 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8731_, Q = $abc$39073$lo1322).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40395 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8736_, Q = $abc$39073$lo1321).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40394 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8741_, Q = $abc$39073$lo1320).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40393 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8746_, Q = $abc$39073$lo1319).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40392 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8751_, Q = $abc$39073$lo1318).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40391 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8756_, Q = $abc$39073$lo1317).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40390 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8761_, Q = $abc$39073$lo1316).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40389 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8766_, Q = $abc$39073$lo1315).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40388 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8772_, Q = $abc$39073$lo1314).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40387 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8778_, Q = $abc$39073$lo1313).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40386 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8784_, Q = $abc$39073$lo1312).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40385 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8790_, Q = $abc$39073$lo1311).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40384 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8796_, Q = $abc$39073$lo1310).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40383 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8802_, Q = $abc$39073$lo1309).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40382 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8808_, Q = $abc$39073$lo1308).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40381 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8814_, Q = $abc$39073$lo1307).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40380 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8820_, Q = $abc$39073$lo1306).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40379 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8826_, Q = $abc$39073$lo1305).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40378 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8832_, Q = $abc$39073$lo1304).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40377 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8838_, Q = $abc$39073$lo1303).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40376 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8844_, Q = $abc$39073$lo1302).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40375 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8850_, Q = $abc$39073$lo1301).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40374 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8856_, Q = $abc$39073$lo1300).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40373 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8862_, Q = $abc$39073$lo1299).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40372 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8868_, Q = $abc$39073$lo1298).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40371 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8874_, Q = $abc$39073$lo1297).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40370 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8880_, Q = $abc$39073$lo1296).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40369 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8886_, Q = $abc$39073$lo1295).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40368 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8892_, Q = $abc$39073$lo1294).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40367 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8898_, Q = $abc$39073$lo1293).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40366 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8904_, Q = $abc$39073$lo1292).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40365 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8910_, Q = $abc$39073$lo1291).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40364 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8916_, Q = $abc$39073$lo1290).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40363 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8922_, Q = $abc$39073$lo1289).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40362 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8928_, Q = $abc$39073$lo1288).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40361 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8934_, Q = $abc$39073$lo1287).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40360 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8940_, Q = $abc$39073$lo1286).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40359 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8946_, Q = $abc$39073$lo1285).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40358 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8952_, Q = $abc$39073$lo1284).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40357 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8958_, Q = $abc$39073$lo1283).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40356 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8964_, Q = $abc$39073$lo1282).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40355 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8970_, Q = $abc$39073$lo1281).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40354 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8976_, Q = $abc$39073$lo1280).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40353 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8982_, Q = $abc$39073$lo1279).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40352 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8988_, Q = $abc$39073$lo1278).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40351 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8994_, Q = $abc$39073$lo1277).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40350 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9000_, Q = $abc$39073$lo1276).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40349 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9006_, Q = $abc$39073$lo1275).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40348 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9012_, Q = $abc$39073$lo1274).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40347 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9018_, Q = $abc$39073$lo1273).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40346 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9024_, Q = $abc$39073$lo1272).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40345 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9030_, Q = $abc$39073$lo1271).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40344 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9036_, Q = $abc$39073$lo1270).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40343 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9042_, Q = $abc$39073$lo1269).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40342 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9048_, Q = $abc$39073$lo1268).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40341 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9054_, Q = $abc$39073$lo1267).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40340 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9060_, Q = $abc$39073$lo1266).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40339 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9066_, Q = $abc$39073$lo1265).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40338 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9072_, Q = $abc$39073$lo1264).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40337 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9078_, Q = $abc$39073$lo1263).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40336 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9084_, Q = $abc$39073$lo1262).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40335 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9090_, Q = $abc$39073$lo1261).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40334 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9096_, Q = $abc$39073$lo1260).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40333 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9102_, Q = $abc$39073$lo1259).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40332 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9108_, Q = $abc$39073$lo1258).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40331 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9114_, Q = $abc$39073$lo1257).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40330 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9120_, Q = $abc$39073$lo1256).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40329 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9126_, Q = $abc$39073$lo1255).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40328 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9132_, Q = $abc$39073$lo1254).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40327 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9138_, Q = $abc$39073$lo1253).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40326 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9144_, Q = $abc$39073$lo1252).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40325 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9150_, Q = $abc$39073$lo1251).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40324 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9156_, Q = $abc$39073$lo1250).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40323 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9162_, Q = $abc$39073$lo1249).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40322 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9168_, Q = $abc$39073$lo1248).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40321 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9174_, Q = $abc$39073$lo1247).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40320 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9180_, Q = $abc$39073$lo1246).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40319 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9186_, Q = $abc$39073$lo1245).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40318 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9192_, Q = $abc$39073$lo1244).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40317 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9198_, Q = $abc$39073$lo1243).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40316 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9204_, Q = $abc$39073$lo1242).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40315 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9210_, Q = $abc$39073$lo1241).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40314 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9216_, Q = $abc$39073$lo1240).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40313 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9222_, Q = $abc$39073$lo1239).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40312 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9228_, Q = $abc$39073$lo1238).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40311 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9234_, Q = $abc$39073$lo1237).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40310 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9240_, Q = $abc$39073$lo1236).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40309 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9246_, Q = $abc$39073$lo1235).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40308 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9252_, Q = $abc$39073$lo1234).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40307 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9258_, Q = $abc$39073$lo1233).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40306 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9264_, Q = $abc$39073$lo1232).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40305 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9270_, Q = $abc$39073$lo1231).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40304 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9276_, Q = $abc$39073$lo1230).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40303 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9282_, Q = $abc$39073$lo1229).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40302 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9288_, Q = $abc$39073$lo1228).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40301 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9294_, Q = $abc$39073$lo1227).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40300 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9300_, Q = $abc$39073$lo1226).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40299 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9306_, Q = $abc$39073$lo1225).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40298 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9312_, Q = $abc$39073$lo1224).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40297 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$abc$30145$abc$21233$abc$12579$fifo_h.reqfifo.rdata[109], Q = $abc$39073$lo1223).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40296 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$abc$30145$abc$21233$abc$12579$fifo_h.reqfifo.rdata[108], Q = $abc$39073$lo1222).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40295 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$abc$30145$abc$21233$abc$12579$fifo_h.reqfifo.rdata[107], Q = $abc$39073$lo1221).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40294 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8704_, Q = $abc$39073$lo1220).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40293 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8710_, Q = $abc$39073$lo1219).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40292 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8716_, Q = $abc$39073$lo1218).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40291 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8721_, Q = $abc$39073$lo1217).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40290 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8726_, Q = $abc$39073$lo1216).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40289 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8731_, Q = $abc$39073$lo1215).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40288 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8736_, Q = $abc$39073$lo1214).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40287 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8741_, Q = $abc$39073$lo1213).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40286 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8746_, Q = $abc$39073$lo1212).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40285 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8751_, Q = $abc$39073$lo1211).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40284 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8756_, Q = $abc$39073$lo1210).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40283 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8761_, Q = $abc$39073$lo1209).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40282 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8766_, Q = $abc$39073$lo1208).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40281 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8772_, Q = $abc$39073$lo1207).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40280 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8778_, Q = $abc$39073$lo1206).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40279 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8784_, Q = $abc$39073$lo1205).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40278 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8790_, Q = $abc$39073$lo1204).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40277 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8796_, Q = $abc$39073$lo1203).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40276 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8802_, Q = $abc$39073$lo1202).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40275 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8808_, Q = $abc$39073$lo1201).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40274 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8814_, Q = $abc$39073$lo1200).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40273 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8820_, Q = $abc$39073$lo1199).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40272 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8826_, Q = $abc$39073$lo1198).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40271 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8832_, Q = $abc$39073$lo1197).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40270 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8838_, Q = $abc$39073$lo1196).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40269 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8844_, Q = $abc$39073$lo1195).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40268 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8850_, Q = $abc$39073$lo1194).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40267 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8856_, Q = $abc$39073$lo1193).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40266 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8862_, Q = $abc$39073$lo1192).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40265 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8868_, Q = $abc$39073$lo1191).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40264 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8874_, Q = $abc$39073$lo1190).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40263 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8880_, Q = $abc$39073$lo1189).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40262 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8886_, Q = $abc$39073$lo1188).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40261 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8892_, Q = $abc$39073$lo1187).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40260 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8898_, Q = $abc$39073$lo1186).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40259 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8904_, Q = $abc$39073$lo1185).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40258 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8910_, Q = $abc$39073$lo1184).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40257 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8916_, Q = $abc$39073$lo1183).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40256 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8922_, Q = $abc$39073$lo1182).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40255 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8928_, Q = $abc$39073$lo1181).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40254 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8934_, Q = $abc$39073$lo1180).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40253 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8940_, Q = $abc$39073$lo1179).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40252 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8946_, Q = $abc$39073$lo1178).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40251 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8952_, Q = $abc$39073$lo1177).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40250 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8958_, Q = $abc$39073$lo1176).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40249 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8964_, Q = $abc$39073$lo1175).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40248 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8970_, Q = $abc$39073$lo1174).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40247 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8976_, Q = $abc$39073$lo1173).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40246 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8982_, Q = $abc$39073$lo1172).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40245 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8988_, Q = $abc$39073$lo1171).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40244 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8994_, Q = $abc$39073$lo1170).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40243 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9000_, Q = $abc$39073$lo1169).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40242 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9006_, Q = $abc$39073$lo1168).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40241 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9012_, Q = $abc$39073$lo1167).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40240 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9018_, Q = $abc$39073$lo1166).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40239 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9024_, Q = $abc$39073$lo1165).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40238 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9030_, Q = $abc$39073$lo1164).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40237 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9036_, Q = $abc$39073$lo1163).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40236 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9042_, Q = $abc$39073$lo1162).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40235 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9048_, Q = $abc$39073$lo1161).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40234 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9054_, Q = $abc$39073$lo1160).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40233 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9060_, Q = $abc$39073$lo1159).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40232 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9066_, Q = $abc$39073$lo1158).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40231 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9072_, Q = $abc$39073$lo1157).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40230 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9078_, Q = $abc$39073$lo1156).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40229 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9084_, Q = $abc$39073$lo1155).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40228 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9090_, Q = $abc$39073$lo1154).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40227 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9096_, Q = $abc$39073$lo1153).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40226 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9102_, Q = $abc$39073$lo1152).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40225 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9108_, Q = $abc$39073$lo1151).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40224 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9114_, Q = $abc$39073$lo1150).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40223 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9120_, Q = $abc$39073$lo1149).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40222 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9126_, Q = $abc$39073$lo1148).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40221 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9132_, Q = $abc$39073$lo1147).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40220 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9138_, Q = $abc$39073$lo1146).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40219 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9144_, Q = $abc$39073$lo1145).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40218 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9150_, Q = $abc$39073$lo1144).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40217 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9156_, Q = $abc$39073$lo1143).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40216 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9162_, Q = $abc$39073$lo1142).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40215 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9168_, Q = $abc$39073$lo1141).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40214 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9174_, Q = $abc$39073$lo1140).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40213 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9180_, Q = $abc$39073$lo1139).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40212 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9186_, Q = $abc$39073$lo1138).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40211 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9192_, Q = $abc$39073$lo1137).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40210 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9198_, Q = $abc$39073$lo1136).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40209 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9204_, Q = $abc$39073$lo1135).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40208 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9210_, Q = $abc$39073$lo1134).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40207 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9216_, Q = $abc$39073$lo1133).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40206 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9222_, Q = $abc$39073$lo1132).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40205 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9228_, Q = $abc$39073$lo1131).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40204 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9234_, Q = $abc$39073$lo1130).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40203 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9240_, Q = $abc$39073$lo1129).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40202 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9246_, Q = $abc$39073$lo1128).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40201 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9252_, Q = $abc$39073$lo1127).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40200 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9258_, Q = $abc$39073$lo1126).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40199 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9264_, Q = $abc$39073$lo1125).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40198 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9270_, Q = $abc$39073$lo1124).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40197 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9276_, Q = $abc$39073$lo1123).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40196 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9282_, Q = $abc$39073$lo1122).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40195 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9288_, Q = $abc$39073$lo1121).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40194 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9294_, Q = $abc$39073$lo1120).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40193 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9300_, Q = $abc$39073$lo1119).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40192 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9306_, Q = $abc$39073$lo1118).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40191 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9312_, Q = $abc$39073$lo1117).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40190 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_opcode[2], Q = $abc$39073$lo1116).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40189 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_opcode[1], Q = $abc$39073$lo1115).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40188 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_opcode[0], Q = $abc$39073$lo1114).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40187 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_param[2], Q = $abc$39073$lo1113).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40186 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_param[1], Q = $abc$39073$lo1112).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40185 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_param[0], Q = $abc$39073$lo1111).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40184 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_size[1], Q = $abc$39073$lo1110).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40183 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_size[0], Q = $abc$39073$lo1109).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40182 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_source[7], Q = $abc$39073$lo1108).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40181 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_source[6], Q = $abc$39073$lo1107).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40180 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_source[5], Q = $abc$39073$lo1106).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40179 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_source[4], Q = $abc$39073$lo1105).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40178 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_source[3], Q = $abc$39073$lo1104).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40177 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_source[2], Q = $abc$39073$lo1103).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40176 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_source[1], Q = $abc$39073$lo1102).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40175 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_source[0], Q = $abc$39073$lo1101).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40174 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_sink, Q = $abc$39073$lo1100).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40173 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9547_, Q = $abc$39073$lo1099).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40172 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9597_, Q = $abc$39073$lo1098).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40171 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9624_, Q = $abc$39073$lo1097).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40170 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9651_, Q = $abc$39073$lo1096).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40169 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9666_, Q = $abc$39073$lo1095).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40168 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9688_, Q = $abc$39073$lo1094).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40167 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9715_, Q = $abc$39073$lo1093).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40166 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9747_, Q = $abc$39073$lo1092).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40165 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9786_, Q = $abc$39073$lo1091).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40164 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9808_, Q = $abc$39073$lo1090).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40163 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9828_, Q = $abc$39073$lo1089).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40162 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9850_, Q = $abc$39073$lo1088).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40161 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9877_, Q = $abc$39073$lo1087).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40160 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9909_, Q = $abc$39073$lo1086).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40159 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9943_, Q = $abc$39073$lo1085).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40158 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9963_, Q = $abc$39073$lo1084).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40157 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9990_, Q = $abc$39073$lo1083).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40156 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10029_, Q = $abc$39073$lo1082).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40155 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10056_, Q = $abc$39073$lo1081).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40154 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10083_, Q = $abc$39073$lo1080).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40153 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10098_, Q = $abc$39073$lo1079).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40152 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10120_, Q = $abc$39073$lo1078).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40151 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10147_, Q = $abc$39073$lo1077).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40150 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10179_, Q = $abc$39073$lo1076).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40149 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10218_, Q = $abc$39073$lo1075).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40148 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10240_, Q = $abc$39073$lo1074).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40147 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10260_, Q = $abc$39073$lo1073).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40146 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10282_, Q = $abc$39073$lo1072).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40145 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10309_, Q = $abc$39073$lo1071).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40144 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10341_, Q = $abc$39073$lo1070).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40143 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10375_, Q = $abc$39073$lo1069).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40142 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10395_, Q = $abc$39073$lo1068).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40141 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.rsp_intg[6], Q = $abc$39073$lo1067).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40140 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.rsp_intg[5], Q = $abc$39073$lo1066).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40139 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.rsp_intg[4], Q = $abc$39073$lo1065).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40138 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.rsp_intg[3], Q = $abc$39073$lo1064).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40137 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.rsp_intg[2], Q = $abc$39073$lo1063).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40136 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.rsp_intg[1], Q = $abc$39073$lo1062).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40135 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.rsp_intg[0], Q = $abc$39073$lo1061).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40134 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.data_intg[6], Q = $abc$39073$lo1060).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40133 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.data_intg[5], Q = $abc$39073$lo1059).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40132 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.data_intg[4], Q = $abc$39073$lo1058).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40131 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.data_intg[3], Q = $abc$39073$lo1057).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40130 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.data_intg[2], Q = $abc$39073$lo1056).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40129 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.data_intg[1], Q = $abc$39073$lo1055).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40128 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.data_intg[0], Q = $abc$39073$lo1054).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40127 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_error, Q = $abc$39073$lo1053).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40126 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_opcode[2], Q = $abc$39073$lo1052).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40125 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_opcode[1], Q = $abc$39073$lo1051).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40124 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_opcode[0], Q = $abc$39073$lo1050).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40123 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_param[2], Q = $abc$39073$lo1049).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40122 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_param[1], Q = $abc$39073$lo1048).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40121 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_param[0], Q = $abc$39073$lo1047).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40120 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_size[1], Q = $abc$39073$lo1046).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40119 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_size[0], Q = $abc$39073$lo1045).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40118 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_source[7], Q = $abc$39073$lo1044).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40117 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_source[6], Q = $abc$39073$lo1043).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40116 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_source[5], Q = $abc$39073$lo1042).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40115 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_source[4], Q = $abc$39073$lo1041).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40114 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_source[3], Q = $abc$39073$lo1040).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40113 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_source[2], Q = $abc$39073$lo1039).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40112 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_source[1], Q = $abc$39073$lo1038).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40111 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_source[0], Q = $abc$39073$lo1037).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40110 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_sink, Q = $abc$39073$lo1036).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40109 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9547_, Q = $abc$39073$lo1035).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40108 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9597_, Q = $abc$39073$lo1034).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40107 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9624_, Q = $abc$39073$lo1033).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40106 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9651_, Q = $abc$39073$lo1032).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40105 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9666_, Q = $abc$39073$lo1031).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40104 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9688_, Q = $abc$39073$lo1030).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40103 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9715_, Q = $abc$39073$lo1029).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40102 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9747_, Q = $abc$39073$lo1028).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40101 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9786_, Q = $abc$39073$lo1027).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40100 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9808_, Q = $abc$39073$lo1026).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40099 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9828_, Q = $abc$39073$lo1025).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40098 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9850_, Q = $abc$39073$lo1024).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40097 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9877_, Q = $abc$39073$lo1023).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40096 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9909_, Q = $abc$39073$lo1022).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40095 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9943_, Q = $abc$39073$lo1021).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40094 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9963_, Q = $abc$39073$lo1020).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40093 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9990_, Q = $abc$39073$lo1019).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40092 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10029_, Q = $abc$39073$lo1018).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40091 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10056_, Q = $abc$39073$lo1017).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40090 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10083_, Q = $abc$39073$lo1016).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40089 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10098_, Q = $abc$39073$lo1015).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40088 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10120_, Q = $abc$39073$lo1014).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40087 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10147_, Q = $abc$39073$lo1013).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40086 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10179_, Q = $abc$39073$lo1012).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40085 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10218_, Q = $abc$39073$lo1011).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40084 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10240_, Q = $abc$39073$lo1010).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40083 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10260_, Q = $abc$39073$lo1009).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40082 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10282_, Q = $abc$39073$lo1008).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40081 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10309_, Q = $abc$39073$lo1007).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40080 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10341_, Q = $abc$39073$lo1006).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40079 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10375_, Q = $abc$39073$lo1005).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40078 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10395_, Q = $abc$39073$lo1004).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40077 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.rsp_intg[6], Q = $abc$39073$lo1003).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40076 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.rsp_intg[5], Q = $abc$39073$lo1002).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40075 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.rsp_intg[4], Q = $abc$39073$lo1001).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40074 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.rsp_intg[3], Q = $abc$39073$lo1000).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40073 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.rsp_intg[2], Q = $abc$39073$lo0999).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40072 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.rsp_intg[1], Q = $abc$39073$lo0998).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40071 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.rsp_intg[0], Q = $abc$39073$lo0997).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40070 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.data_intg[6], Q = $abc$39073$lo0996).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40069 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.data_intg[5], Q = $abc$39073$lo0995).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40068 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.data_intg[4], Q = $abc$39073$lo0994).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40067 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.data_intg[3], Q = $abc$39073$lo0993).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40066 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.data_intg[2], Q = $abc$39073$lo0992).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40065 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.data_intg[1], Q = $abc$39073$lo0991).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40064 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_user.data_intg[0], Q = $abc$39073$lo0990).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40063 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[1].d_error, Q = $abc$39073$lo0989).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40062 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$abc$30145$abc$21233$abc$12579$fifo_h.reqfifo.rdata[109], Q = $abc$39073$lo0988).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40061 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$abc$30145$abc$21233$abc$12579$fifo_h.reqfifo.rdata[108], Q = $abc$39073$lo0987).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40060 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$abc$30145$abc$21233$abc$12579$fifo_h.reqfifo.rdata[107], Q = $abc$39073$lo0986).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40059 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8704_, Q = $abc$39073$lo0985).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40058 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8710_, Q = $abc$39073$lo0984).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40057 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8716_, Q = $abc$39073$lo0983).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40056 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8721_, Q = $abc$39073$lo0982).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40055 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8726_, Q = $abc$39073$lo0981).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40054 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8731_, Q = $abc$39073$lo0980).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40053 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8736_, Q = $abc$39073$lo0979).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40052 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8741_, Q = $abc$39073$lo0978).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40051 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8746_, Q = $abc$39073$lo0977).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40050 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8751_, Q = $abc$39073$lo0976).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40049 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8756_, Q = $abc$39073$lo0975).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40048 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8761_, Q = $abc$39073$lo0974).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40047 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8766_, Q = $abc$39073$lo0973).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40046 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8772_, Q = $abc$39073$lo0972).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40045 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8778_, Q = $abc$39073$lo0971).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40044 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8784_, Q = $abc$39073$lo0970).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40043 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8790_, Q = $abc$39073$lo0969).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40042 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8796_, Q = $abc$39073$lo0968).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40041 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8802_, Q = $abc$39073$lo0967).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40040 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8808_, Q = $abc$39073$lo0966).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40039 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8814_, Q = $abc$39073$lo0965).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40038 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8820_, Q = $abc$39073$lo0964).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40037 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8826_, Q = $abc$39073$lo0963).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40036 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8832_, Q = $abc$39073$lo0962).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40035 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8838_, Q = $abc$39073$lo0961).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40034 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8844_, Q = $abc$39073$lo0960).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40033 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8850_, Q = $abc$39073$lo0959).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40032 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8856_, Q = $abc$39073$lo0958).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40031 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8862_, Q = $abc$39073$lo0957).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40030 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8868_, Q = $abc$39073$lo0956).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40029 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8874_, Q = $abc$39073$lo0955).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40028 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8880_, Q = $abc$39073$lo0954).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40027 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8886_, Q = $abc$39073$lo0953).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40026 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8892_, Q = $abc$39073$lo0952).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40025 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8898_, Q = $abc$39073$lo0951).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40024 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8904_, Q = $abc$39073$lo0950).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40023 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8910_, Q = $abc$39073$lo0949).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40022 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8916_, Q = $abc$39073$lo0948).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40021 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8922_, Q = $abc$39073$lo0947).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40020 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8928_, Q = $abc$39073$lo0946).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40019 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8934_, Q = $abc$39073$lo0945).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40018 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8940_, Q = $abc$39073$lo0944).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40017 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8946_, Q = $abc$39073$lo0943).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40016 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8952_, Q = $abc$39073$lo0942).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40015 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8958_, Q = $abc$39073$lo0941).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40014 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8964_, Q = $abc$39073$lo0940).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40013 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8970_, Q = $abc$39073$lo0939).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40012 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8976_, Q = $abc$39073$lo0938).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40011 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8982_, Q = $abc$39073$lo0937).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40010 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8988_, Q = $abc$39073$lo0936).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40009 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8994_, Q = $abc$39073$lo0935).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40008 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9000_, Q = $abc$39073$lo0934).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40007 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9006_, Q = $abc$39073$lo0933).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40006 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9012_, Q = $abc$39073$lo0932).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40005 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9018_, Q = $abc$39073$lo0931).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40004 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9024_, Q = $abc$39073$lo0930).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40003 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9030_, Q = $abc$39073$lo0929).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40002 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9036_, Q = $abc$39073$lo0928).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40001 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9042_, Q = $abc$39073$lo0927).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$40000 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9048_, Q = $abc$39073$lo0926).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39999 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9054_, Q = $abc$39073$lo0925).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39998 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9060_, Q = $abc$39073$lo0924).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39997 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9066_, Q = $abc$39073$lo0923).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39996 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9072_, Q = $abc$39073$lo0922).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39995 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9078_, Q = $abc$39073$lo0921).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39994 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9084_, Q = $abc$39073$lo0920).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39993 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9090_, Q = $abc$39073$lo0919).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39992 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9096_, Q = $abc$39073$lo0918).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39991 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9102_, Q = $abc$39073$lo0917).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39990 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9108_, Q = $abc$39073$lo0916).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39989 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9114_, Q = $abc$39073$lo0915).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39988 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9120_, Q = $abc$39073$lo0914).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39987 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9126_, Q = $abc$39073$lo0913).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39986 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9132_, Q = $abc$39073$lo0912).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39985 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9138_, Q = $abc$39073$lo0911).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39984 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9144_, Q = $abc$39073$lo0910).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39983 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9150_, Q = $abc$39073$lo0909).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39982 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9156_, Q = $abc$39073$lo0908).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39981 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9162_, Q = $abc$39073$lo0907).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39980 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9168_, Q = $abc$39073$lo0906).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39979 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9174_, Q = $abc$39073$lo0905).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39978 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9180_, Q = $abc$39073$lo0904).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39977 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9186_, Q = $abc$39073$lo0903).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39976 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9192_, Q = $abc$39073$lo0902).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39975 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9198_, Q = $abc$39073$lo0901).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39974 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9204_, Q = $abc$39073$lo0900).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39973 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9210_, Q = $abc$39073$lo0899).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39972 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9216_, Q = $abc$39073$lo0898).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39971 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9222_, Q = $abc$39073$lo0897).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39970 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9228_, Q = $abc$39073$lo0896).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39969 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9234_, Q = $abc$39073$lo0895).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39968 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9240_, Q = $abc$39073$lo0894).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39967 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9246_, Q = $abc$39073$lo0893).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39966 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9252_, Q = $abc$39073$lo0892).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39965 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9258_, Q = $abc$39073$lo0891).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39964 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9264_, Q = $abc$39073$lo0890).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39963 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9270_, Q = $abc$39073$lo0889).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39962 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9276_, Q = $abc$39073$lo0888).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39961 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9282_, Q = $abc$39073$lo0887).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39960 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9288_, Q = $abc$39073$lo0886).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39959 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9294_, Q = $abc$39073$lo0885).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39958 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9300_, Q = $abc$39073$lo0884).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39957 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9306_, Q = $abc$39073$lo0883).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39956 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9312_, Q = $abc$39073$lo0882).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39955 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$abc$30145$abc$21233$abc$12579$fifo_h.reqfifo.rdata[109], Q = $abc$39073$lo0881).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39954 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$abc$30145$abc$21233$abc$12579$fifo_h.reqfifo.rdata[108], Q = $abc$39073$lo0880).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39953 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$abc$30145$abc$21233$abc$12579$fifo_h.reqfifo.rdata[107], Q = $abc$39073$lo0879).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39952 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8704_, Q = $abc$39073$lo0878).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39951 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8710_, Q = $abc$39073$lo0877).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39950 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8716_, Q = $abc$39073$lo0876).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39949 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8721_, Q = $abc$39073$lo0875).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39948 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8726_, Q = $abc$39073$lo0874).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39947 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8731_, Q = $abc$39073$lo0873).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39946 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8736_, Q = $abc$39073$lo0872).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39945 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8741_, Q = $abc$39073$lo0871).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39944 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8746_, Q = $abc$39073$lo0870).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39943 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8751_, Q = $abc$39073$lo0869).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39942 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8756_, Q = $abc$39073$lo0868).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39941 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8761_, Q = $abc$39073$lo0867).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39940 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8766_, Q = $abc$39073$lo0866).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39939 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8772_, Q = $abc$39073$lo0865).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39938 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8778_, Q = $abc$39073$lo0864).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39937 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8784_, Q = $abc$39073$lo0863).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39936 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8790_, Q = $abc$39073$lo0862).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39935 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8796_, Q = $abc$39073$lo0861).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39934 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8802_, Q = $abc$39073$lo0860).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39933 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8808_, Q = $abc$39073$lo0859).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39932 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8814_, Q = $abc$39073$lo0858).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39931 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8820_, Q = $abc$39073$lo0857).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39930 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8826_, Q = $abc$39073$lo0856).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39929 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8832_, Q = $abc$39073$lo0855).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39928 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8838_, Q = $abc$39073$lo0854).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39927 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8844_, Q = $abc$39073$lo0853).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39926 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8850_, Q = $abc$39073$lo0852).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39925 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8856_, Q = $abc$39073$lo0851).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39924 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8862_, Q = $abc$39073$lo0850).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39923 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8868_, Q = $abc$39073$lo0849).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39922 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8874_, Q = $abc$39073$lo0848).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39921 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8880_, Q = $abc$39073$lo0847).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39920 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8886_, Q = $abc$39073$lo0846).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39919 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8892_, Q = $abc$39073$lo0845).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39918 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8898_, Q = $abc$39073$lo0844).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39917 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8904_, Q = $abc$39073$lo0843).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39916 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8910_, Q = $abc$39073$lo0842).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39915 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8916_, Q = $abc$39073$lo0841).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39914 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8922_, Q = $abc$39073$lo0840).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39913 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8928_, Q = $abc$39073$lo0839).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39912 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8934_, Q = $abc$39073$lo0838).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39911 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8940_, Q = $abc$39073$lo0837).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39910 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8946_, Q = $abc$39073$lo0836).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39909 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8952_, Q = $abc$39073$lo0835).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39908 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8958_, Q = $abc$39073$lo0834).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39907 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8964_, Q = $abc$39073$lo0833).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39906 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8970_, Q = $abc$39073$lo0832).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39905 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8976_, Q = $abc$39073$lo0831).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39904 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8982_, Q = $abc$39073$lo0830).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39903 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8988_, Q = $abc$39073$lo0829).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39902 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8994_, Q = $abc$39073$lo0828).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39901 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9000_, Q = $abc$39073$lo0827).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39900 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9006_, Q = $abc$39073$lo0826).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39899 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9012_, Q = $abc$39073$lo0825).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39898 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9018_, Q = $abc$39073$lo0824).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39897 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9024_, Q = $abc$39073$lo0823).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39896 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9030_, Q = $abc$39073$lo0822).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39895 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9036_, Q = $abc$39073$lo0821).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39894 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9042_, Q = $abc$39073$lo0820).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39893 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9048_, Q = $abc$39073$lo0819).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39892 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9054_, Q = $abc$39073$lo0818).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39891 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9060_, Q = $abc$39073$lo0817).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39890 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9066_, Q = $abc$39073$lo0816).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39889 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9072_, Q = $abc$39073$lo0815).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39888 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9078_, Q = $abc$39073$lo0814).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39887 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9084_, Q = $abc$39073$lo0813).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39886 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9090_, Q = $abc$39073$lo0812).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39885 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9096_, Q = $abc$39073$lo0811).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39884 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9102_, Q = $abc$39073$lo0810).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39883 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9108_, Q = $abc$39073$lo0809).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39882 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9114_, Q = $abc$39073$lo0808).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39881 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9120_, Q = $abc$39073$lo0807).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39880 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9126_, Q = $abc$39073$lo0806).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39879 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9132_, Q = $abc$39073$lo0805).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39878 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9138_, Q = $abc$39073$lo0804).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39877 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9144_, Q = $abc$39073$lo0803).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39876 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9150_, Q = $abc$39073$lo0802).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39875 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9156_, Q = $abc$39073$lo0801).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39874 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9162_, Q = $abc$39073$lo0800).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39873 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9168_, Q = $abc$39073$lo0799).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39872 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9174_, Q = $abc$39073$lo0798).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39871 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9180_, Q = $abc$39073$lo0797).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39870 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9186_, Q = $abc$39073$lo0796).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39869 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9192_, Q = $abc$39073$lo0795).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39868 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9198_, Q = $abc$39073$lo0794).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39867 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9204_, Q = $abc$39073$lo0793).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39866 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9210_, Q = $abc$39073$lo0792).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39865 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9216_, Q = $abc$39073$lo0791).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39864 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9222_, Q = $abc$39073$lo0790).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39863 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9228_, Q = $abc$39073$lo0789).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39862 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9234_, Q = $abc$39073$lo0788).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39861 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9240_, Q = $abc$39073$lo0787).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39860 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9246_, Q = $abc$39073$lo0786).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39859 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9252_, Q = $abc$39073$lo0785).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39858 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9258_, Q = $abc$39073$lo0784).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39857 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9264_, Q = $abc$39073$lo0783).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39856 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9270_, Q = $abc$39073$lo0782).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39855 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9276_, Q = $abc$39073$lo0781).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39854 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9282_, Q = $abc$39073$lo0780).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39853 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9288_, Q = $abc$39073$lo0779).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39852 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9294_, Q = $abc$39073$lo0778).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39851 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9300_, Q = $abc$39073$lo0777).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39850 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9306_, Q = $abc$39073$lo0776).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39849 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9312_, Q = $abc$39073$lo0775).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39848 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_opcode[2], Q = $abc$39073$lo0774).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39847 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_opcode[1], Q = $abc$39073$lo0773).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39846 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_opcode[0], Q = $abc$39073$lo0772).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39845 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_param[2], Q = $abc$39073$lo0771).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39844 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_param[1], Q = $abc$39073$lo0770).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39843 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_param[0], Q = $abc$39073$lo0769).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39842 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_size[1], Q = $abc$39073$lo0768).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39841 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_size[0], Q = $abc$39073$lo0767).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39840 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_source[7], Q = $abc$39073$lo0766).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39839 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_source[6], Q = $abc$39073$lo0765).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39838 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_source[5], Q = $abc$39073$lo0764).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39837 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_source[4], Q = $abc$39073$lo0763).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39836 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_source[3], Q = $abc$39073$lo0762).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39835 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_source[2], Q = $abc$39073$lo0761).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39834 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_source[1], Q = $abc$39073$lo0760).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39833 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_source[0], Q = $abc$39073$lo0759).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39832 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_sink, Q = $abc$39073$lo0758).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39831 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9554_, Q = $abc$39073$lo0757).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39830 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9592_, Q = $abc$39073$lo0756).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39829 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9619_, Q = $abc$39073$lo0755).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39828 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9646_, Q = $abc$39073$lo0754).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39827 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9661_, Q = $abc$39073$lo0753).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39826 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9693_, Q = $abc$39073$lo0752).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39825 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9720_, Q = $abc$39073$lo0751).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39824 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9742_, Q = $abc$39073$lo0750).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39823 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9781_, Q = $abc$39073$lo0749).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39822 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9813_, Q = $abc$39073$lo0748).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39821 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9823_, Q = $abc$39073$lo0747).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39820 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9855_, Q = $abc$39073$lo0746).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39819 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9882_, Q = $abc$39073$lo0745).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39818 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9904_, Q = $abc$39073$lo0744).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39817 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9948_, Q = $abc$39073$lo0743).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39816 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9958_, Q = $abc$39073$lo0742).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39815 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9985_, Q = $abc$39073$lo0741).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39814 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10024_, Q = $abc$39073$lo0740).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39813 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10051_, Q = $abc$39073$lo0739).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39812 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10078_, Q = $abc$39073$lo0738).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39811 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10093_, Q = $abc$39073$lo0737).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39810 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10125_, Q = $abc$39073$lo0736).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39809 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10152_, Q = $abc$39073$lo0735).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39808 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10174_, Q = $abc$39073$lo0734).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39807 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10213_, Q = $abc$39073$lo0733).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39806 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10245_, Q = $abc$39073$lo0732).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39805 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10255_, Q = $abc$39073$lo0731).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39804 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10287_, Q = $abc$39073$lo0730).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39803 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10314_, Q = $abc$39073$lo0729).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39802 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10336_, Q = $abc$39073$lo0728).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39801 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10380_, Q = $abc$39073$lo0727).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39800 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10390_, Q = $abc$39073$lo0726).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39799 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.rsp_intg[6], Q = $abc$39073$lo0725).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39798 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.rsp_intg[5], Q = $abc$39073$lo0724).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39797 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.rsp_intg[4], Q = $abc$39073$lo0723).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39796 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.rsp_intg[3], Q = $abc$39073$lo0722).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39795 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.rsp_intg[2], Q = $abc$39073$lo0721).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39794 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.rsp_intg[1], Q = $abc$39073$lo0720).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39793 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.rsp_intg[0], Q = $abc$39073$lo0719).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39792 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.data_intg[6], Q = $abc$39073$lo0718).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39791 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.data_intg[5], Q = $abc$39073$lo0717).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39790 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.data_intg[4], Q = $abc$39073$lo0716).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39789 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.data_intg[3], Q = $abc$39073$lo0715).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39788 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.data_intg[2], Q = $abc$39073$lo0714).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39787 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.data_intg[1], Q = $abc$39073$lo0713).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39786 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.data_intg[0], Q = $abc$39073$lo0712).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39785 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_error, Q = $abc$39073$lo0711).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39784 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_opcode[2], Q = $abc$39073$lo0710).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39783 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_opcode[1], Q = $abc$39073$lo0709).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39782 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_opcode[0], Q = $abc$39073$lo0708).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39781 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_param[2], Q = $abc$39073$lo0707).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39780 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_param[1], Q = $abc$39073$lo0706).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39779 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_param[0], Q = $abc$39073$lo0705).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39778 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_size[1], Q = $abc$39073$lo0704).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39777 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_size[0], Q = $abc$39073$lo0703).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39776 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_source[7], Q = $abc$39073$lo0702).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39775 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_source[6], Q = $abc$39073$lo0701).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39774 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_source[5], Q = $abc$39073$lo0700).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39773 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_source[4], Q = $abc$39073$lo0699).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39772 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_source[3], Q = $abc$39073$lo0698).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39771 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_source[2], Q = $abc$39073$lo0697).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39770 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_source[1], Q = $abc$39073$lo0696).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39769 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_source[0], Q = $abc$39073$lo0695).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39768 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_sink, Q = $abc$39073$lo0694).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39767 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9554_, Q = $abc$39073$lo0693).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39766 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9592_, Q = $abc$39073$lo0692).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39765 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9619_, Q = $abc$39073$lo0691).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39764 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9646_, Q = $abc$39073$lo0690).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39763 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9661_, Q = $abc$39073$lo0689).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39762 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9693_, Q = $abc$39073$lo0688).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39761 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9720_, Q = $abc$39073$lo0687).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39760 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9742_, Q = $abc$39073$lo0686).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39759 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9781_, Q = $abc$39073$lo0685).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39758 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9813_, Q = $abc$39073$lo0684).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39757 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9823_, Q = $abc$39073$lo0683).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39756 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9855_, Q = $abc$39073$lo0682).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39755 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9882_, Q = $abc$39073$lo0681).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39754 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9904_, Q = $abc$39073$lo0680).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39753 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9948_, Q = $abc$39073$lo0679).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39752 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9958_, Q = $abc$39073$lo0678).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39751 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9985_, Q = $abc$39073$lo0677).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39750 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10024_, Q = $abc$39073$lo0676).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39749 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10051_, Q = $abc$39073$lo0675).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39748 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10078_, Q = $abc$39073$lo0674).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39747 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10093_, Q = $abc$39073$lo0673).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39746 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10125_, Q = $abc$39073$lo0672).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39745 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10152_, Q = $abc$39073$lo0671).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39744 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10174_, Q = $abc$39073$lo0670).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39743 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10213_, Q = $abc$39073$lo0669).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39742 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10245_, Q = $abc$39073$lo0668).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39741 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10255_, Q = $abc$39073$lo0667).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39740 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10287_, Q = $abc$39073$lo0666).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39739 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10314_, Q = $abc$39073$lo0665).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39738 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10336_, Q = $abc$39073$lo0664).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39737 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10380_, Q = $abc$39073$lo0663).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39736 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10390_, Q = $abc$39073$lo0662).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39735 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.rsp_intg[6], Q = $abc$39073$lo0661).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39734 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.rsp_intg[5], Q = $abc$39073$lo0660).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39733 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.rsp_intg[4], Q = $abc$39073$lo0659).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39732 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.rsp_intg[3], Q = $abc$39073$lo0658).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39731 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.rsp_intg[2], Q = $abc$39073$lo0657).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39730 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.rsp_intg[1], Q = $abc$39073$lo0656).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39729 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.rsp_intg[0], Q = $abc$39073$lo0655).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39728 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.data_intg[6], Q = $abc$39073$lo0654).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39727 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.data_intg[5], Q = $abc$39073$lo0653).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39726 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.data_intg[4], Q = $abc$39073$lo0652).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39725 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.data_intg[3], Q = $abc$39073$lo0651).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39724 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.data_intg[2], Q = $abc$39073$lo0650).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39723 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.data_intg[1], Q = $abc$39073$lo0649).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39722 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_user.data_intg[0], Q = $abc$39073$lo0648).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39721 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[0].d_error, Q = $abc$39073$lo0647).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39720 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$abc$30145$abc$21233$abc$12579$fifo_h.reqfifo.rdata[109], Q = $abc$39073$lo0646).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39719 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$abc$30145$abc$21233$abc$12579$fifo_h.reqfifo.rdata[108], Q = $abc$39073$lo0645).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39718 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$abc$30145$abc$21233$abc$12579$fifo_h.reqfifo.rdata[107], Q = $abc$39073$lo0644).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39717 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8704_, Q = $abc$39073$lo0643).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39716 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8710_, Q = $abc$39073$lo0642).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39715 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8716_, Q = $abc$39073$lo0641).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39714 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8721_, Q = $abc$39073$lo0640).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39713 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8726_, Q = $abc$39073$lo0639).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39712 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8731_, Q = $abc$39073$lo0638).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39711 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8736_, Q = $abc$39073$lo0637).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39710 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8741_, Q = $abc$39073$lo0636).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39709 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8746_, Q = $abc$39073$lo0635).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39708 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8751_, Q = $abc$39073$lo0634).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39707 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8756_, Q = $abc$39073$lo0633).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39706 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8761_, Q = $abc$39073$lo0632).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39705 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8766_, Q = $abc$39073$lo0631).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39704 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8772_, Q = $abc$39073$lo0630).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39703 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8778_, Q = $abc$39073$lo0629).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39702 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8784_, Q = $abc$39073$lo0628).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39701 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8790_, Q = $abc$39073$lo0627).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39700 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8796_, Q = $abc$39073$lo0626).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39699 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8802_, Q = $abc$39073$lo0625).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39698 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8808_, Q = $abc$39073$lo0624).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39697 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8814_, Q = $abc$39073$lo0623).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39696 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8820_, Q = $abc$39073$lo0622).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39695 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8826_, Q = $abc$39073$lo0621).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39694 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8832_, Q = $abc$39073$lo0620).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39693 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8838_, Q = $abc$39073$lo0619).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39692 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8844_, Q = $abc$39073$lo0618).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39691 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8850_, Q = $abc$39073$lo0617).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39690 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8856_, Q = $abc$39073$lo0616).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39689 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8862_, Q = $abc$39073$lo0615).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39688 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8868_, Q = $abc$39073$lo0614).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39687 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8874_, Q = $abc$39073$lo0613).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39686 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8880_, Q = $abc$39073$lo0612).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39685 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8886_, Q = $abc$39073$lo0611).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39684 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8892_, Q = $abc$39073$lo0610).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39683 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8898_, Q = $abc$39073$lo0609).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39682 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8904_, Q = $abc$39073$lo0608).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39681 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8910_, Q = $abc$39073$lo0607).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39680 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8916_, Q = $abc$39073$lo0606).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39679 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8922_, Q = $abc$39073$lo0605).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39678 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8928_, Q = $abc$39073$lo0604).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39677 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8934_, Q = $abc$39073$lo0603).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39676 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8940_, Q = $abc$39073$lo0602).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39675 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8946_, Q = $abc$39073$lo0601).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39674 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8952_, Q = $abc$39073$lo0600).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39673 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8958_, Q = $abc$39073$lo0599).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39672 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8964_, Q = $abc$39073$lo0598).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39671 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8970_, Q = $abc$39073$lo0597).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39670 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8976_, Q = $abc$39073$lo0596).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39669 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8982_, Q = $abc$39073$lo0595).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39668 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8988_, Q = $abc$39073$lo0594).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39667 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8994_, Q = $abc$39073$lo0593).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39666 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9000_, Q = $abc$39073$lo0592).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39665 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9006_, Q = $abc$39073$lo0591).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39664 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9012_, Q = $abc$39073$lo0590).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39663 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9018_, Q = $abc$39073$lo0589).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39662 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9024_, Q = $abc$39073$lo0588).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39661 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9030_, Q = $abc$39073$lo0587).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39660 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9036_, Q = $abc$39073$lo0586).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39659 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9042_, Q = $abc$39073$lo0585).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39658 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9048_, Q = $abc$39073$lo0584).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39657 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9054_, Q = $abc$39073$lo0583).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39656 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9060_, Q = $abc$39073$lo0582).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39655 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9066_, Q = $abc$39073$lo0581).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39654 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9072_, Q = $abc$39073$lo0580).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39653 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9078_, Q = $abc$39073$lo0579).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39652 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9084_, Q = $abc$39073$lo0578).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39651 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9090_, Q = $abc$39073$lo0577).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39650 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9096_, Q = $abc$39073$lo0576).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39649 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9102_, Q = $abc$39073$lo0575).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39648 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9108_, Q = $abc$39073$lo0574).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39647 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9114_, Q = $abc$39073$lo0573).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39646 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9120_, Q = $abc$39073$lo0572).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39645 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9126_, Q = $abc$39073$lo0571).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39644 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9132_, Q = $abc$39073$lo0570).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39643 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9138_, Q = $abc$39073$lo0569).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39642 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9144_, Q = $abc$39073$lo0568).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39641 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9150_, Q = $abc$39073$lo0567).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39640 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9156_, Q = $abc$39073$lo0566).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39639 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9162_, Q = $abc$39073$lo0565).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39638 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9168_, Q = $abc$39073$lo0564).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39637 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9174_, Q = $abc$39073$lo0563).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39636 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9180_, Q = $abc$39073$lo0562).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39635 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9186_, Q = $abc$39073$lo0561).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39634 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9192_, Q = $abc$39073$lo0560).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39633 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9198_, Q = $abc$39073$lo0559).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39632 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9204_, Q = $abc$39073$lo0558).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39631 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9210_, Q = $abc$39073$lo0557).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39630 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9216_, Q = $abc$39073$lo0556).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39629 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9222_, Q = $abc$39073$lo0555).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39628 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9228_, Q = $abc$39073$lo0554).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39627 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9234_, Q = $abc$39073$lo0553).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39626 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9240_, Q = $abc$39073$lo0552).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39625 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9246_, Q = $abc$39073$lo0551).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39624 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9252_, Q = $abc$39073$lo0550).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39623 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9258_, Q = $abc$39073$lo0549).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39622 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9264_, Q = $abc$39073$lo0548).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39621 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9270_, Q = $abc$39073$lo0547).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39620 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9276_, Q = $abc$39073$lo0546).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39619 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9282_, Q = $abc$39073$lo0545).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39618 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9288_, Q = $abc$39073$lo0544).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39617 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9294_, Q = $abc$39073$lo0543).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39616 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9300_, Q = $abc$39073$lo0542).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39615 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9306_, Q = $abc$39073$lo0541).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39614 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9312_, Q = $abc$39073$lo0540).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39613 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$abc$30145$abc$21233$abc$12579$fifo_h.reqfifo.rdata[109], Q = $abc$39073$lo0539).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39612 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$abc$30145$abc$21233$abc$12579$fifo_h.reqfifo.rdata[108], Q = $abc$39073$lo0538).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39611 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$abc$30145$abc$21233$abc$12579$fifo_h.reqfifo.rdata[107], Q = $abc$39073$lo0537).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39610 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8704_, Q = $abc$39073$lo0536).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39609 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8710_, Q = $abc$39073$lo0535).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39608 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8716_, Q = $abc$39073$lo0534).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39607 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8721_, Q = $abc$39073$lo0533).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39606 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8726_, Q = $abc$39073$lo0532).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39605 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8731_, Q = $abc$39073$lo0531).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39604 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8736_, Q = $abc$39073$lo0530).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39603 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8741_, Q = $abc$39073$lo0529).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39602 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8746_, Q = $abc$39073$lo0528).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39601 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8751_, Q = $abc$39073$lo0527).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39600 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8756_, Q = $abc$39073$lo0526).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39599 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8761_, Q = $abc$39073$lo0525).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39598 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8766_, Q = $abc$39073$lo0524).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39597 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8772_, Q = $abc$39073$lo0523).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39596 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8778_, Q = $abc$39073$lo0522).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39595 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8784_, Q = $abc$39073$lo0521).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39594 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8790_, Q = $abc$39073$lo0520).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39593 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8796_, Q = $abc$39073$lo0519).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39592 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8802_, Q = $abc$39073$lo0518).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39591 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8808_, Q = $abc$39073$lo0517).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39590 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8814_, Q = $abc$39073$lo0516).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39589 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8820_, Q = $abc$39073$lo0515).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39588 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8826_, Q = $abc$39073$lo0514).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39587 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8832_, Q = $abc$39073$lo0513).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39586 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8838_, Q = $abc$39073$lo0512).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39585 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8844_, Q = $abc$39073$lo0511).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39584 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8850_, Q = $abc$39073$lo0510).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39583 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8856_, Q = $abc$39073$lo0509).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39582 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8862_, Q = $abc$39073$lo0508).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39581 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8868_, Q = $abc$39073$lo0507).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39580 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8874_, Q = $abc$39073$lo0506).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39579 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8880_, Q = $abc$39073$lo0505).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39578 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8886_, Q = $abc$39073$lo0504).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39577 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8892_, Q = $abc$39073$lo0503).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39576 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8898_, Q = $abc$39073$lo0502).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39575 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8904_, Q = $abc$39073$lo0501).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39574 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8910_, Q = $abc$39073$lo0500).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39573 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8916_, Q = $abc$39073$lo0499).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39572 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8922_, Q = $abc$39073$lo0498).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39571 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8928_, Q = $abc$39073$lo0497).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39570 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8934_, Q = $abc$39073$lo0496).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39569 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8940_, Q = $abc$39073$lo0495).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39568 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8946_, Q = $abc$39073$lo0494).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39567 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8952_, Q = $abc$39073$lo0493).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39566 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8958_, Q = $abc$39073$lo0492).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39565 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8964_, Q = $abc$39073$lo0491).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39564 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8970_, Q = $abc$39073$lo0490).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39563 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8976_, Q = $abc$39073$lo0489).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39562 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8982_, Q = $abc$39073$lo0488).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39561 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8988_, Q = $abc$39073$lo0487).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39560 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8994_, Q = $abc$39073$lo0486).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39559 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9000_, Q = $abc$39073$lo0485).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39558 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9006_, Q = $abc$39073$lo0484).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39557 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9012_, Q = $abc$39073$lo0483).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39556 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9018_, Q = $abc$39073$lo0482).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39555 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9024_, Q = $abc$39073$lo0481).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39554 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9030_, Q = $abc$39073$lo0480).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39553 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9036_, Q = $abc$39073$lo0479).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39552 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9042_, Q = $abc$39073$lo0478).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39551 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9048_, Q = $abc$39073$lo0477).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39550 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9054_, Q = $abc$39073$lo0476).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39549 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9060_, Q = $abc$39073$lo0475).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39548 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9066_, Q = $abc$39073$lo0474).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39547 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9072_, Q = $abc$39073$lo0473).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39546 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9078_, Q = $abc$39073$lo0472).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39545 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9084_, Q = $abc$39073$lo0471).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39544 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9090_, Q = $abc$39073$lo0470).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39543 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9096_, Q = $abc$39073$lo0469).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39542 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9102_, Q = $abc$39073$lo0468).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39541 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9108_, Q = $abc$39073$lo0467).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39540 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9114_, Q = $abc$39073$lo0466).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39539 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9120_, Q = $abc$39073$lo0465).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39538 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9126_, Q = $abc$39073$lo0464).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39537 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9132_, Q = $abc$39073$lo0463).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39536 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9138_, Q = $abc$39073$lo0462).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39535 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9144_, Q = $abc$39073$lo0461).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39534 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9150_, Q = $abc$39073$lo0460).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39533 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9156_, Q = $abc$39073$lo0459).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39532 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9162_, Q = $abc$39073$lo0458).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39531 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9168_, Q = $abc$39073$lo0457).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39530 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9174_, Q = $abc$39073$lo0456).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39529 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9180_, Q = $abc$39073$lo0455).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39528 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9186_, Q = $abc$39073$lo0454).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39527 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9192_, Q = $abc$39073$lo0453).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39526 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9198_, Q = $abc$39073$lo0452).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39525 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9204_, Q = $abc$39073$lo0451).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39524 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9210_, Q = $abc$39073$lo0450).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39523 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9216_, Q = $abc$39073$lo0449).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39522 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9222_, Q = $abc$39073$lo0448).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39521 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9228_, Q = $abc$39073$lo0447).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39520 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9234_, Q = $abc$39073$lo0446).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39519 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9240_, Q = $abc$39073$lo0445).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39518 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9246_, Q = $abc$39073$lo0444).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39517 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9252_, Q = $abc$39073$lo0443).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39516 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9258_, Q = $abc$39073$lo0442).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39515 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9264_, Q = $abc$39073$lo0441).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39514 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9270_, Q = $abc$39073$lo0440).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39513 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9276_, Q = $abc$39073$lo0439).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39512 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9282_, Q = $abc$39073$lo0438).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39511 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9288_, Q = $abc$39073$lo0437).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39510 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9294_, Q = $abc$39073$lo0436).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39509 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9300_, Q = $abc$39073$lo0435).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39508 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9306_, Q = $abc$39073$lo0434).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39507 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9312_, Q = $abc$39073$lo0433).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39506 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8672_, Q = $abc$39073$lo0432).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39505 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8658_, Q = $abc$39073$lo0431).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39504 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8697_, Q = $abc$39073$lo0430).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39503 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9329_, Q = $abc$39073$lo0429).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39502 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9343_, Q = $abc$39073$lo0428).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39501 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9357_, Q = $abc$39073$lo0427).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39500 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9374_, Q = $abc$39073$lo0426).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39499 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9391_, Q = $abc$39073$lo0425).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39498 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9408_, Q = $abc$39073$lo0424).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39497 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9425_, Q = $abc$39073$lo0423).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39496 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9442_, Q = $abc$39073$lo0422).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39495 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9459_, Q = $abc$39073$lo0421).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39494 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9476_, Q = $abc$39073$lo0420).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39493 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9493_, Q = $abc$39073$lo0419).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39492 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9510_, Q = $abc$39073$lo0418).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39491 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9527_, Q = $abc$39073$lo0417).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39490 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9541_, Q = $abc$39073$lo0416).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39489 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9578_, Q = $abc$39073$lo0415).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39488 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9605_, Q = $abc$39073$lo0414).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39487 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9632_, Q = $abc$39073$lo0413).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39486 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9659_, Q = $abc$39073$lo0412).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39485 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9686_, Q = $abc$39073$lo0411).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39484 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9713_, Q = $abc$39073$lo0410).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39483 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9740_, Q = $abc$39073$lo0409).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39482 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9767_, Q = $abc$39073$lo0408).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39481 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9794_, Q = $abc$39073$lo0407).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39480 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9821_, Q = $abc$39073$lo0406).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39479 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9848_, Q = $abc$39073$lo0405).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39478 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9875_, Q = $abc$39073$lo0404).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39477 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9902_, Q = $abc$39073$lo0403).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39476 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9929_, Q = $abc$39073$lo0402).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39475 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9956_, Q = $abc$39073$lo0401).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39474 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9983_, Q = $abc$39073$lo0400).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39473 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10010_, Q = $abc$39073$lo0399).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39472 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10037_, Q = $abc$39073$lo0398).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39471 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10064_, Q = $abc$39073$lo0397).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39470 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10091_, Q = $abc$39073$lo0396).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39469 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10118_, Q = $abc$39073$lo0395).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39468 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10145_, Q = $abc$39073$lo0394).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39467 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10172_, Q = $abc$39073$lo0393).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39466 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10199_, Q = $abc$39073$lo0392).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39465 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10226_, Q = $abc$39073$lo0391).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39464 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10253_, Q = $abc$39073$lo0390).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39463 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10280_, Q = $abc$39073$lo0389).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39462 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10307_, Q = $abc$39073$lo0388).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39461 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10334_, Q = $abc$39073$lo0387).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39460 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10361_, Q = $abc$39073$lo0386).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39459 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10388_, Q = $abc$39073$lo0385).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39458 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10415_, Q = $abc$39073$lo0384).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39457 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10429_, Q = $abc$39073$lo0383).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39456 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10443_, Q = $abc$39073$lo0382).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39455 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10457_, Q = $abc$39073$lo0381).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39454 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10471_, Q = $abc$39073$lo0380).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39453 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10485_, Q = $abc$39073$lo0379).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39452 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10499_, Q = $abc$39073$lo0378).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39451 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10513_, Q = $abc$39073$lo0377).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39450 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10527_, Q = $abc$39073$lo0376).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39449 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10541_, Q = $abc$39073$lo0375).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39448 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10555_, Q = $abc$39073$lo0374).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39447 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10569_, Q = $abc$39073$lo0373).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39446 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10583_, Q = $abc$39073$lo0372).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39445 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10597_, Q = $abc$39073$lo0371).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39444 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10611_, Q = $abc$39073$lo0370).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39443 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10633_, Q = $abc$39073$lo0369).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39442 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8672_, Q = $abc$39073$lo0368).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39441 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8658_, Q = $abc$39073$lo0367).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39440 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n8697_, Q = $abc$39073$lo0366).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39439 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9329_, Q = $abc$39073$lo0365).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39438 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9343_, Q = $abc$39073$lo0364).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39437 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9357_, Q = $abc$39073$lo0363).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39436 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9374_, Q = $abc$39073$lo0362).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39435 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9391_, Q = $abc$39073$lo0361).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39434 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9408_, Q = $abc$39073$lo0360).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39433 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9425_, Q = $abc$39073$lo0359).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39432 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9442_, Q = $abc$39073$lo0358).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39431 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9459_, Q = $abc$39073$lo0357).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39430 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9476_, Q = $abc$39073$lo0356).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39429 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9493_, Q = $abc$39073$lo0355).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39428 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9510_, Q = $abc$39073$lo0354).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39427 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9527_, Q = $abc$39073$lo0353).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39426 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9541_, Q = $abc$39073$lo0352).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39425 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9578_, Q = $abc$39073$lo0351).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39424 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9605_, Q = $abc$39073$lo0350).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39423 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9632_, Q = $abc$39073$lo0349).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39422 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9659_, Q = $abc$39073$lo0348).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39421 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9686_, Q = $abc$39073$lo0347).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39420 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9713_, Q = $abc$39073$lo0346).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39419 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9740_, Q = $abc$39073$lo0345).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39418 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9767_, Q = $abc$39073$lo0344).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39417 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9794_, Q = $abc$39073$lo0343).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39416 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9821_, Q = $abc$39073$lo0342).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39415 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9848_, Q = $abc$39073$lo0341).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39414 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9875_, Q = $abc$39073$lo0340).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39413 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9902_, Q = $abc$39073$lo0339).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39412 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9929_, Q = $abc$39073$lo0338).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39411 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9956_, Q = $abc$39073$lo0337).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39410 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9983_, Q = $abc$39073$lo0336).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39409 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10010_, Q = $abc$39073$lo0335).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39408 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10037_, Q = $abc$39073$lo0334).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39407 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10064_, Q = $abc$39073$lo0333).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39406 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10091_, Q = $abc$39073$lo0332).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39405 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10118_, Q = $abc$39073$lo0331).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39404 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10145_, Q = $abc$39073$lo0330).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39403 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10172_, Q = $abc$39073$lo0329).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39402 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10199_, Q = $abc$39073$lo0328).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39401 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10226_, Q = $abc$39073$lo0327).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39400 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10253_, Q = $abc$39073$lo0326).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39399 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10280_, Q = $abc$39073$lo0325).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39398 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10307_, Q = $abc$39073$lo0324).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39397 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10334_, Q = $abc$39073$lo0323).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39396 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10361_, Q = $abc$39073$lo0322).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39395 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10388_, Q = $abc$39073$lo0321).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39394 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10415_, Q = $abc$39073$lo0320).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39393 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10429_, Q = $abc$39073$lo0319).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39392 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10443_, Q = $abc$39073$lo0318).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39391 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10457_, Q = $abc$39073$lo0317).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39390 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10471_, Q = $abc$39073$lo0316).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39389 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10485_, Q = $abc$39073$lo0315).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39388 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10499_, Q = $abc$39073$lo0314).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39387 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10513_, Q = $abc$39073$lo0313).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39386 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10527_, Q = $abc$39073$lo0312).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39385 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10541_, Q = $abc$39073$lo0311).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39384 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10555_, Q = $abc$39073$lo0310).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39383 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10569_, Q = $abc$39073$lo0309).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39382 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10583_, Q = $abc$39073$lo0308).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39381 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10597_, Q = $abc$39073$lo0307).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39380 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10611_, Q = $abc$39073$lo0306).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39379 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10633_, Q = $abc$39073$lo0305).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39378 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_opcode[2], Q = $abc$39073$lo0304).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39377 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_opcode[1], Q = $abc$39073$lo0303).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39376 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_opcode[0], Q = $abc$39073$lo0302).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39375 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_param[2], Q = $abc$39073$lo0301).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39374 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_param[1], Q = $abc$39073$lo0300).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39373 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_param[0], Q = $abc$39073$lo0299).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39372 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_size[1], Q = $abc$39073$lo0298).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39371 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_size[0], Q = $abc$39073$lo0297).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39370 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_source[7], Q = $abc$39073$lo0296).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39369 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_source[6], Q = $abc$39073$lo0295).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39368 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_source[5], Q = $abc$39073$lo0294).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39367 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_source[4], Q = $abc$39073$lo0293).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39366 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_source[3], Q = $abc$39073$lo0292).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39365 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_source[2], Q = $abc$39073$lo0291).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39364 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_source[1], Q = $abc$39073$lo0290).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39363 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_source[0], Q = $abc$39073$lo0289).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39362 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[31], Q = $abc$39073$lo0288).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39361 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[30], Q = $abc$39073$lo0287).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39360 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[29], Q = $abc$39073$lo0286).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39359 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[28], Q = $abc$39073$lo0285).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39358 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[27], Q = $abc$39073$lo0284).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39357 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[26], Q = $abc$39073$lo0283).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39356 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[25], Q = $abc$39073$lo0282).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39355 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[24], Q = $abc$39073$lo0281).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39354 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[23], Q = $abc$39073$lo0280).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39353 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[22], Q = $abc$39073$lo0279).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39352 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[21], Q = $abc$39073$lo0278).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39351 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[20], Q = $abc$39073$lo0277).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39350 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[19], Q = $abc$39073$lo0276).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39349 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[18], Q = $abc$39073$lo0275).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39348 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[17], Q = $abc$39073$lo0274).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39347 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[16], Q = $abc$39073$lo0273).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39346 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[15], Q = $abc$39073$lo0272).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39345 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[14], Q = $abc$39073$lo0271).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39344 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[13], Q = $abc$39073$lo0270).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39343 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[12], Q = $abc$39073$lo0269).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39342 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[11], Q = $abc$39073$lo0268).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39341 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[10], Q = $abc$39073$lo0267).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39340 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[9], Q = $abc$39073$lo0266).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39339 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[8], Q = $abc$39073$lo0265).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39338 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[7], Q = $abc$39073$lo0264).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39337 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[6], Q = $abc$39073$lo0263).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39336 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[5], Q = $abc$39073$lo0262).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39335 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[4], Q = $abc$39073$lo0261).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39334 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[3], Q = $abc$39073$lo0260).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39333 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[2], Q = $abc$39073$lo0259).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39332 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[1], Q = $abc$39073$lo0258).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39331 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[0], Q = $abc$39073$lo0257).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39330 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_mask[3], Q = $abc$39073$lo0256).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39329 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_mask[2], Q = $abc$39073$lo0255).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39328 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_mask[1], Q = $abc$39073$lo0254).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39327 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_mask[0], Q = $abc$39073$lo0253).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39326 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[31], Q = $abc$39073$lo0252).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39325 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[30], Q = $abc$39073$lo0251).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39324 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[29], Q = $abc$39073$lo0250).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39323 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[28], Q = $abc$39073$lo0249).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39322 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[27], Q = $abc$39073$lo0248).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39321 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[26], Q = $abc$39073$lo0247).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39320 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[25], Q = $abc$39073$lo0246).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39319 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[24], Q = $abc$39073$lo0245).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39318 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[23], Q = $abc$39073$lo0244).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39317 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[22], Q = $abc$39073$lo0243).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39316 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[21], Q = $abc$39073$lo0242).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39315 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[20], Q = $abc$39073$lo0241).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39314 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[19], Q = $abc$39073$lo0240).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39313 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[18], Q = $abc$39073$lo0239).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39312 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[17], Q = $abc$39073$lo0238).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39311 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[16], Q = $abc$39073$lo0237).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39310 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[15], Q = $abc$39073$lo0236).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39309 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[14], Q = $abc$39073$lo0235).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39308 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[13], Q = $abc$39073$lo0234).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39307 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[12], Q = $abc$39073$lo0233).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39306 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[11], Q = $abc$39073$lo0232).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39305 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[10], Q = $abc$39073$lo0231).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39304 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[9], Q = $abc$39073$lo0230).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39303 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[8], Q = $abc$39073$lo0229).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39302 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[7], Q = $abc$39073$lo0228).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39301 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[6], Q = $abc$39073$lo0227).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39300 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[5], Q = $abc$39073$lo0226).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39299 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[4], Q = $abc$39073$lo0225).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39298 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[3], Q = $abc$39073$lo0224).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39297 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[2], Q = $abc$39073$lo0223).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39296 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[1], Q = $abc$39073$lo0222).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39295 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[0], Q = $abc$39073$lo0221).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39294 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.rsvd[4], Q = $abc$39073$lo0220).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39293 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.rsvd[3], Q = $abc$39073$lo0219).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39292 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.rsvd[2], Q = $abc$39073$lo0218).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39291 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.rsvd[1], Q = $abc$39073$lo0217).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39290 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.rsvd[0], Q = $abc$39073$lo0216).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39289 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.instr_type[3], Q = $abc$39073$lo0215).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39288 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.instr_type[2], Q = $abc$39073$lo0214).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39287 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.instr_type[1], Q = $abc$39073$lo0213).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39286 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.instr_type[0], Q = $abc$39073$lo0212).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39285 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.cmd_intg[6], Q = $abc$39073$lo0211).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39284 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.cmd_intg[5], Q = $abc$39073$lo0210).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39283 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.cmd_intg[4], Q = $abc$39073$lo0209).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39282 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.cmd_intg[3], Q = $abc$39073$lo0208).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39281 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.cmd_intg[2], Q = $abc$39073$lo0207).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39280 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.cmd_intg[1], Q = $abc$39073$lo0206).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39279 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.cmd_intg[0], Q = $abc$39073$lo0205).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39278 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.data_intg[6], Q = $abc$39073$lo0204).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39277 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.data_intg[5], Q = $abc$39073$lo0203).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39276 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.data_intg[4], Q = $abc$39073$lo0202).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39275 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.data_intg[3], Q = $abc$39073$lo0201).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39274 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.data_intg[2], Q = $abc$39073$lo0200).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39273 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.data_intg[1], Q = $abc$39073$lo0199).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39272 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.data_intg[0], Q = $abc$39073$lo0198).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39271 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$dev_select_i[2], Q = $abc$39073$lo0197).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39270 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$dev_select_i[1], Q = $abc$39073$lo0196).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39269 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$dev_select_i[0], Q = $abc$39073$lo0195).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39268 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_opcode[2], Q = $abc$39073$lo0194).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39267 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_opcode[1], Q = $abc$39073$lo0193).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39266 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_opcode[0], Q = $abc$39073$lo0192).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39265 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_param[2], Q = $abc$39073$lo0191).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39264 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_param[1], Q = $abc$39073$lo0190).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39263 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_param[0], Q = $abc$39073$lo0189).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39262 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_size[1], Q = $abc$39073$lo0188).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39261 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_size[0], Q = $abc$39073$lo0187).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39260 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_source[7], Q = $abc$39073$lo0186).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39259 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_source[6], Q = $abc$39073$lo0185).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39258 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_source[5], Q = $abc$39073$lo0184).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39257 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_source[4], Q = $abc$39073$lo0183).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39256 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_source[3], Q = $abc$39073$lo0182).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39255 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_source[2], Q = $abc$39073$lo0181).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39254 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_source[1], Q = $abc$39073$lo0180).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39253 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_source[0], Q = $abc$39073$lo0179).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39252 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[31], Q = $abc$39073$lo0178).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39251 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[30], Q = $abc$39073$lo0177).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39250 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[29], Q = $abc$39073$lo0176).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39249 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[28], Q = $abc$39073$lo0175).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39248 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[27], Q = $abc$39073$lo0174).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39247 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[26], Q = $abc$39073$lo0173).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39246 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[25], Q = $abc$39073$lo0172).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39245 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[24], Q = $abc$39073$lo0171).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39244 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[23], Q = $abc$39073$lo0170).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39243 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[22], Q = $abc$39073$lo0169).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39242 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[21], Q = $abc$39073$lo0168).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39241 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[20], Q = $abc$39073$lo0167).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39240 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[19], Q = $abc$39073$lo0166).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39239 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[18], Q = $abc$39073$lo0165).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39238 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[17], Q = $abc$39073$lo0164).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39237 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[16], Q = $abc$39073$lo0163).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39236 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[15], Q = $abc$39073$lo0162).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39235 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[14], Q = $abc$39073$lo0161).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39234 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[13], Q = $abc$39073$lo0160).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39233 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[12], Q = $abc$39073$lo0159).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39232 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[11], Q = $abc$39073$lo0158).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39231 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[10], Q = $abc$39073$lo0157).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39230 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[9], Q = $abc$39073$lo0156).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39229 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[8], Q = $abc$39073$lo0155).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39228 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[7], Q = $abc$39073$lo0154).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39227 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[6], Q = $abc$39073$lo0153).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39226 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[5], Q = $abc$39073$lo0152).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39225 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[4], Q = $abc$39073$lo0151).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39224 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[3], Q = $abc$39073$lo0150).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39223 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[2], Q = $abc$39073$lo0149).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39222 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[1], Q = $abc$39073$lo0148).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39221 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_address[0], Q = $abc$39073$lo0147).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39220 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_mask[3], Q = $abc$39073$lo0146).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39219 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_mask[2], Q = $abc$39073$lo0145).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39218 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_mask[1], Q = $abc$39073$lo0144).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39217 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_mask[0], Q = $abc$39073$lo0143).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39216 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[31], Q = $abc$39073$lo0142).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39215 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[30], Q = $abc$39073$lo0141).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39214 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[29], Q = $abc$39073$lo0140).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39213 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[28], Q = $abc$39073$lo0139).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39212 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[27], Q = $abc$39073$lo0138).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39211 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[26], Q = $abc$39073$lo0137).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39210 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[25], Q = $abc$39073$lo0136).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39209 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[24], Q = $abc$39073$lo0135).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39208 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[23], Q = $abc$39073$lo0134).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39207 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[22], Q = $abc$39073$lo0133).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39206 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[21], Q = $abc$39073$lo0132).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39205 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[20], Q = $abc$39073$lo0131).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39204 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[19], Q = $abc$39073$lo0130).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39203 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[18], Q = $abc$39073$lo0129).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39202 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[17], Q = $abc$39073$lo0128).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39201 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[16], Q = $abc$39073$lo0127).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39200 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[15], Q = $abc$39073$lo0126).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39199 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[14], Q = $abc$39073$lo0125).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39198 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[13], Q = $abc$39073$lo0124).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39197 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[12], Q = $abc$39073$lo0123).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39196 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[11], Q = $abc$39073$lo0122).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39195 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[10], Q = $abc$39073$lo0121).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39194 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[9], Q = $abc$39073$lo0120).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39193 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[8], Q = $abc$39073$lo0119).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39192 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[7], Q = $abc$39073$lo0118).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39191 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[6], Q = $abc$39073$lo0117).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39190 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[5], Q = $abc$39073$lo0116).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39189 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[4], Q = $abc$39073$lo0115).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39188 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[3], Q = $abc$39073$lo0114).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39187 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[2], Q = $abc$39073$lo0113).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39186 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[1], Q = $abc$39073$lo0112).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39185 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_data[0], Q = $abc$39073$lo0111).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39184 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.rsvd[4], Q = $abc$39073$lo0110).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39183 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.rsvd[3], Q = $abc$39073$lo0109).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39182 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.rsvd[2], Q = $abc$39073$lo0108).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39181 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.rsvd[1], Q = $abc$39073$lo0107).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39180 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.rsvd[0], Q = $abc$39073$lo0106).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39179 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.instr_type[3], Q = $abc$39073$lo0105).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39178 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.instr_type[2], Q = $abc$39073$lo0104).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39177 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.instr_type[1], Q = $abc$39073$lo0103).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39176 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.instr_type[0], Q = $abc$39073$lo0102).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39175 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.cmd_intg[6], Q = $abc$39073$lo0101).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39174 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.cmd_intg[5], Q = $abc$39073$lo0100).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39173 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.cmd_intg[4], Q = $abc$39073$lo0099).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39172 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.cmd_intg[3], Q = $abc$39073$lo0098).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39171 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.cmd_intg[2], Q = $abc$39073$lo0097).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39170 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.cmd_intg[1], Q = $abc$39073$lo0096).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39169 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.cmd_intg[0], Q = $abc$39073$lo0095).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39168 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.data_intg[6], Q = $abc$39073$lo0094).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39167 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.data_intg[5], Q = $abc$39073$lo0093).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39166 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.data_intg[4], Q = $abc$39073$lo0092).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39165 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.data_intg[3], Q = $abc$39073$lo0091).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39164 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.data_intg[2], Q = $abc$39073$lo0090).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39163 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.data_intg[1], Q = $abc$39073$lo0089).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39162 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_h_i.a_user.data_intg[0], Q = $abc$39073$lo0088).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39161 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$dev_select_i[2], Q = $abc$39073$lo0087).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39160 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$dev_select_i[1], Q = $abc$39073$lo0086).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39159 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$dev_select_i[0], Q = $abc$39073$lo0085).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39158 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_opcode[2], Q = $abc$39073$lo0084).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39157 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_opcode[1], Q = $abc$39073$lo0083).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39156 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_opcode[0], Q = $abc$39073$lo0082).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39155 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_param[2], Q = $abc$39073$lo0081).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39154 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_param[1], Q = $abc$39073$lo0080).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39153 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_param[0], Q = $abc$39073$lo0079).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39152 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_size[1], Q = $abc$39073$lo0078).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39151 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_size[0], Q = $abc$39073$lo0077).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39150 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_source[7], Q = $abc$39073$lo0076).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39149 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_source[6], Q = $abc$39073$lo0075).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39148 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_source[5], Q = $abc$39073$lo0074).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39147 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_source[4], Q = $abc$39073$lo0073).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39146 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_source[3], Q = $abc$39073$lo0072).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39145 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_source[2], Q = $abc$39073$lo0071).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39144 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_source[1], Q = $abc$39073$lo0070).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39143 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_source[0], Q = $abc$39073$lo0069).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39142 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_sink, Q = $abc$39073$lo0068).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39141 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9563_, Q = $abc$39073$lo0067).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39140 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9585_, Q = $abc$39073$lo0066).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39139 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9612_, Q = $abc$39073$lo0065).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39138 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9639_, Q = $abc$39073$lo0064).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39137 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9673_, Q = $abc$39073$lo0063).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39136 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9700_, Q = $abc$39073$lo0062).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39135 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9727_, Q = $abc$39073$lo0061).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39134 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9759_, Q = $abc$39073$lo0060).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39133 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9774_, Q = $abc$39073$lo0059).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39132 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9796_, Q = $abc$39073$lo0058).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39131 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9840_, Q = $abc$39073$lo0057).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39130 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9867_, Q = $abc$39073$lo0056).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39129 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9894_, Q = $abc$39073$lo0055).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39128 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9916_, Q = $abc$39073$lo0054).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39127 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9931_, Q = $abc$39073$lo0053).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39126 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n9975_, Q = $abc$39073$lo0052).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39125 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10002_, Q = $abc$39073$lo0051).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39124 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10017_, Q = $abc$39073$lo0050).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39123 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10044_, Q = $abc$39073$lo0049).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39122 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10071_, Q = $abc$39073$lo0048).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39121 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10105_, Q = $abc$39073$lo0047).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39120 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10132_, Q = $abc$39073$lo0046).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39119 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10159_, Q = $abc$39073$lo0045).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39118 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10191_, Q = $abc$39073$lo0044).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39117 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10206_, Q = $abc$39073$lo0043).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39116 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10228_, Q = $abc$39073$lo0042).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39115 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10272_, Q = $abc$39073$lo0041).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39114 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10299_, Q = $abc$39073$lo0040).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39113 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10326_, Q = $abc$39073$lo0039).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39112 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10348_, Q = $abc$39073$lo0038).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39111 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10363_, Q = $abc$39073$lo0037).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39110 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$new_n10407_, Q = $abc$39073$lo0036).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39109 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.rsp_intg[6], Q = $abc$39073$lo0035).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39108 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.rsp_intg[5], Q = $abc$39073$lo0034).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39107 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.rsp_intg[4], Q = $abc$39073$lo0033).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39106 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.rsp_intg[3], Q = $abc$39073$lo0032).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39105 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.rsp_intg[2], Q = $abc$39073$lo0031).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39104 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.rsp_intg[1], Q = $abc$39073$lo0030).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39103 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.rsp_intg[0], Q = $abc$39073$lo0029).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39102 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.data_intg[6], Q = $abc$39073$lo0028).
Adding EN signal on $abc$39073$auto$blifparse.cc:362:parse_blif$39101 ($_DFF_P_) from module tlul_socket_1n (D = $abc$39073$tl_d_i[3].d_user.data_intg[5], Q = $abc$39073$lo0027).

yosys> opt_clean

3.106. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 1716 unused cells and 42629 unused wires.
<suppressed ~1797 debug messages>

yosys> opt_expr

3.107. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_muxtree

3.108. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.109. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.110. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_share

3.111. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -sat

3.112. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.113. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..

yosys> opt_expr

3.114. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
MAX OPT ITERATION = 2

yosys> bmuxmap

3.115. Executing BMUXMAP pass.

yosys> demuxmap

3.116. Executing DEMUXMAP pass.

yosys> clean_zerowidth

yosys> abc -script /tmp/yosys_MZTKty/abc_tmp_1.scr

3.117. Executing ABC pass (technology mapping using ABC).

3.117.1. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Extracted 3634 gates and 5791 wires to a netlist network with 2157 inputs and 902 outputs.

3.117.1.1. Executing ABC.
DE:   #PIs = 2157  #Luts =  1395  Max Lvl =   5  Avg Lvl =   3.60  [   0.22 sec. at Pass 0]{firstMap}
DE:   #PIs = 2157  #Luts =  1240  Max Lvl =   9  Avg Lvl =   5.03  [  11.52 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 2157  #Luts =  1238  Max Lvl =   9  Avg Lvl =   5.07  [   3.33 sec. at Pass 2]{map}
DE:   #PIs = 2157  #Luts =  1236  Max Lvl =   9  Avg Lvl =   5.04  [   7.29 sec. at Pass 3]{postMap}
DE:   #PIs = 2157  #Luts =  1236  Max Lvl =   8  Avg Lvl =   4.49  [   4.83 sec. at Pass 4]{map}
DE:   #PIs = 2157  #Luts =  1236  Max Lvl =   8  Avg Lvl =   4.49  [   5.41 sec. at Pass 5]{postMap}
DE:   #PIs = 2157  #Luts =  1233  Max Lvl =   8  Avg Lvl =   4.49  [   4.17 sec. at Pass 6]{map}
DE:   #PIs = 2157  #Luts =  1232  Max Lvl =   8  Avg Lvl =   4.45  [   3.64 sec. at Pass 7]{postMap}
DE:   #PIs = 2157  #Luts =  1205  Max Lvl =   8  Avg Lvl =   4.53  [   3.55 sec. at Pass 8]{map}
DE:   #PIs = 2157  #Luts =  1202  Max Lvl =   8  Avg Lvl =   4.43  [   3.17 sec. at Pass 9]{postMap}
DE:   #PIs = 2157  #Luts =  1202  Max Lvl =   8  Avg Lvl =   4.43  [   2.91 sec. at Pass 10]{map}
DE:   #PIs = 2157  #Luts =  1202  Max Lvl =   8  Avg Lvl =   4.43  [   4.39 sec. at Pass 11]{postMap}
DE:   #PIs = 2157  #Luts =  1202  Max Lvl =   8  Avg Lvl =   4.43  [   2.98 sec. at Pass 12]{map}
DE:   #PIs = 2157  #Luts =  1202  Max Lvl =   8  Avg Lvl =   4.43  [   0.77 sec. at Pass 13]{finalMap}

yosys> opt_expr

3.118. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_merge -nomux

3.119. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.120. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.121. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.122. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_share

3.123. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.124. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.125. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 5250 unused wires.
<suppressed ~71 debug messages>

yosys> opt_expr

3.126. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
MAX OPT ITERATION = 1

yosys> opt_ffinv

3.127. Executing OPT_FFINV pass (push inverters through FFs).
Discovering LUTs.
Pushed 0 inverters.

yosys> stat

3.128. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:               3073
   Number of wire bits:           9767
   Number of public wires:         668
   Number of public wire bits:    7352
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2983
     $_DFFE_PN0P_                   64
     $_DFFE_PN_                    238
     $_DFFE_PP_                   1478
     $_DFF_PN0_                      1
     $lut                         1202


yosys> shregmap -minlen 8 -maxlen 20

3.129. Executing SHREGMAP pass (map shift registers).
Converted 0 dff cells into 0 shift registers.

yosys> dfflegalize -cell $_DFF_?_ 0 -cell $_DFF_???_ 0 -cell $_DFFE_????_ 0 -cell $_DFFSR_???_ 0 -cell $_DFFSRE_????_ 0 -cell $_DLATCHSR_PPP_ 0

3.130. Executing DFFLEGALIZE pass (convert FFs to types supported by the target).

yosys> stat

3.131. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:               3073
   Number of wire bits:           9767
   Number of public wires:         668
   Number of public wire bits:    7352
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2983
     $_DFFE_PN0P_                   64
     $_DFFE_PP0N_                  238
     $_DFFE_PP0P_                 1478
     $_DFF_PN0_                      1
     $lut                         1202


yosys> techmap -map +/techmap.v -map +/rapidsilicon/genesis/ffs_map.v

3.132. Executing TECHMAP pass (map to technology primitives).

3.132.1. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/techmap.v' to AST representation.
Generating RTLIL representation for module `\_90_simplemap_bool_ops'.
Generating RTLIL representation for module `\_90_simplemap_reduce_ops'.
Generating RTLIL representation for module `\_90_simplemap_logic_ops'.
Generating RTLIL representation for module `\_90_simplemap_compare_ops'.
Generating RTLIL representation for module `\_90_simplemap_various'.
Generating RTLIL representation for module `\_90_simplemap_registers'.
Generating RTLIL representation for module `\_90_shift_ops_shr_shl_sshl_sshr'.
Generating RTLIL representation for module `\_90_shift_shiftx'.
Generating RTLIL representation for module `\_90_fa'.
Generating RTLIL representation for module `\_90_lcu'.
Generating RTLIL representation for module `\_90_alu'.
Generating RTLIL representation for module `\_90_macc'.
Generating RTLIL representation for module `\_90_alumacc'.
Generating RTLIL representation for module `\$__div_mod_u'.
Generating RTLIL representation for module `\$__div_mod_trunc'.
Generating RTLIL representation for module `\_90_div'.
Generating RTLIL representation for module `\_90_mod'.
Generating RTLIL representation for module `\$__div_mod_floor'.
Generating RTLIL representation for module `\_90_divfloor'.
Generating RTLIL representation for module `\_90_modfloor'.
Generating RTLIL representation for module `\_90_pow'.
Generating RTLIL representation for module `\_90_pmux'.
Generating RTLIL representation for module `\_90_demux'.
Generating RTLIL representation for module `\_90_lut'.
Successfully finished Verilog frontend.

3.132.2. Executing Verilog-2005 frontend: /nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v
Parsing Verilog input from `/nfs_scratch/scratch/Vorak/aram/Workspace/Raptor/yosys_verific_rs/yosys/install/bin/../share/yosys/rapidsilicon/genesis/ffs_map.v' to AST representation.
Generating RTLIL representation for module `\$_DFF_P_'.
Generating RTLIL representation for module `\$_DFF_PP0_'.
Generating RTLIL representation for module `\$_DFF_PN0_'.
Generating RTLIL representation for module `\$_DFF_PP1_'.
Generating RTLIL representation for module `\$_DFF_PN1_'.
Generating RTLIL representation for module `\$_DFFE_PP_'.
Generating RTLIL representation for module `\$_DFFE_PN_'.
Generating RTLIL representation for module `\$_DFFE_PP0P_'.
Generating RTLIL representation for module `\$_DFFE_PP0N_'.
Generating RTLIL representation for module `\$_DFFE_PN0P_'.
Generating RTLIL representation for module `\$_DFFE_PN0N_'.
Generating RTLIL representation for module `\$_DFFE_PP1P_'.
Generating RTLIL representation for module `\$_DFFE_PP1N_'.
Generating RTLIL representation for module `\$_DFFE_PN1P_'.
Generating RTLIL representation for module `\$_DFFE_PN1N_'.
Generating RTLIL representation for module `\$_DFFSR_PPP_'.
Generating RTLIL representation for module `\$_DFFSR_PNP_'.
Generating RTLIL representation for module `\$_DFFSR_PNN_'.
Generating RTLIL representation for module `\$_DFFSR_PPN_'.
Generating RTLIL representation for module `\$_DFFSR_NPP_'.
Generating RTLIL representation for module `\$_DFFSR_NNP_'.
Generating RTLIL representation for module `\$_DFFSR_NNN_'.
Generating RTLIL representation for module `\$_DFFSR_NPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_PPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_PPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_PNNN_'.
Generating RTLIL representation for module `\$_DLATCHSR_PPP_'.
Generating RTLIL representation for module `\$_DLATCHSR_NPP_'.
Generating RTLIL representation for module `\$_DFF_N_'.
Generating RTLIL representation for module `\$_DFF_NP0_'.
Generating RTLIL representation for module `\$_DFF_NN0_'.
Generating RTLIL representation for module `\$_DFF_NP1_'.
Generating RTLIL representation for module `\$_DFF_NN1_'.
Generating RTLIL representation for module `\$_DFFE_NP_'.
Generating RTLIL representation for module `\$_DFFE_NN_'.
Generating RTLIL representation for module `\$_DFFE_NP0P_'.
Generating RTLIL representation for module `\$_DFFE_NP0N_'.
Generating RTLIL representation for module `\$_DFFE_NN0P_'.
Generating RTLIL representation for module `\$_DFFE_NN0N_'.
Generating RTLIL representation for module `\$_DFFE_NP1P_'.
Generating RTLIL representation for module `\$_DFFE_NP1N_'.
Generating RTLIL representation for module `\$_DFFE_NN1P_'.
Generating RTLIL representation for module `\$_DFFE_NN1N_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNP_'.
Generating RTLIL representation for module `\$_DFFSRE_NPPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNPN_'.
Generating RTLIL representation for module `\$_DFFSRE_NPNN_'.
Generating RTLIL representation for module `\$_DFFSRE_NNNN_'.
Generating RTLIL representation for module `\$__SHREG_DFF_P_'.
Generating RTLIL representation for module `\$_SDFF_PP0_'.
Generating RTLIL representation for module `\$_SDFF_PN0_'.
Generating RTLIL representation for module `\$_SDFF_NP0_'.
Generating RTLIL representation for module `\$_SDFF_NN0_'.
Generating RTLIL representation for module `\$_SDFF_PP1_'.
Generating RTLIL representation for module `\$_SDFF_PN1_'.
Generating RTLIL representation for module `\$_SDFF_NP1_'.
Generating RTLIL representation for module `\$_SDFF_NN1_'.
Successfully finished Verilog frontend.

3.132.3. Continuing TECHMAP pass.
Using template \$_DFF_PN0_ for cells of type $_DFF_PN0_.
Using template \$_DFFE_PN0P_ for cells of type $_DFFE_PN0P_.
Using template \$_DFFE_PP0P_ for cells of type $_DFFE_PP0P_.
Using extmapper simplemap for cells of type $lut.
Using template \$_DFFE_PP0N_ for cells of type $_DFFE_PP0N_.
Using extmapper simplemap for cells of type $logic_not.
No more expansions possible.
<suppressed ~5073 debug messages>

yosys> opt_expr -mux_undef

3.133. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~57324 debug messages>

yosys> simplemap

3.134. Executing SIMPLEMAP pass (map simple cells to gate primitives).

yosys> opt_expr

3.135. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_merge

3.136. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
<suppressed ~3468 debug messages>
Removed a total of 1156 cells.

yosys> opt_dff -nodffe -nosdff

3.137. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.138. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 4 unused cells and 15048 unused wires.
<suppressed ~5 debug messages>

yosys> opt_expr

3.139. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
<suppressed ~578 debug messages>

yosys> opt_merge -nomux

3.140. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.141. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.142. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.143. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_share

3.144. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.145. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.146. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 12 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.147. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
MAX OPT ITERATION = 1

yosys> abc -script /tmp/yosys_MZTKty/abc_tmp_2.scr

3.148. Executing ABC pass (technology mapping using ABC).

3.148.1. Extracting gate netlist of module `\tlul_socket_1n' to `<abc-temp-dir>/input.blif'..
Extracted 3602 gates and 5761 wires to a netlist network with 2157 inputs and 898 outputs.

3.148.1.1. Executing ABC.
DE:   #PIs = 2157  #Luts =  1316  Max Lvl =   5  Avg Lvl =   3.60  [   0.19 sec. at Pass 0]{firstMap}
DE:   #PIs = 2157  #Luts =  1219  Max Lvl =   8  Avg Lvl =   4.53  [   9.21 sec. at Pass 1]{initMapFlow}
DE:   #PIs = 2157  #Luts =  1201  Max Lvl =   8  Avg Lvl =   4.54  [   2.68 sec. at Pass 2]{map}
DE:   #PIs = 2157  #Luts =  1200  Max Lvl =   8  Avg Lvl =   4.50  [   2.90 sec. at Pass 3]{postMap}
DE:   #PIs = 2157  #Luts =  1200  Max Lvl =   8  Avg Lvl =   4.50  [   3.83 sec. at Pass 4]{map}
DE:   #PIs = 2157  #Luts =  1200  Max Lvl =   8  Avg Lvl =   4.50  [   5.12 sec. at Pass 5]{postMap}
DE:   #PIs = 2157  #Luts =  1200  Max Lvl =   8  Avg Lvl =   4.50  [   3.67 sec. at Pass 6]{map}
DE:   #PIs = 2157  #Luts =  1200  Max Lvl =   8  Avg Lvl =   4.50  [   1.56 sec. at Pass 7]{finalMap}

yosys> opt_expr

3.149. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.

yosys> opt_merge -nomux

3.150. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_muxtree

3.151. Executing OPT_MUXTREE pass (detect dead branches in mux trees).
Running muxtree optimizer on module \tlul_socket_1n..
  Creating internal representation of mux trees.
  No muxes found in this module.
Removed 0 multiplexer ports.

yosys> opt_reduce

3.152. Executing OPT_REDUCE pass (consolidate $*mux and $reduce_* inputs).
  Optimizing cells in module \tlul_socket_1n.
Performed a total of 0 changes.

yosys> opt_merge

3.153. Executing OPT_MERGE pass (detect identical cells).
Finding identical cells in module `\tlul_socket_1n'.
Removed a total of 0 cells.

yosys> opt_share

3.154. Executing OPT_SHARE pass.

yosys> opt_dff -nosdff -nodffe

3.155. Executing OPT_DFF pass (perform DFF optimizations).

yosys> opt_clean

3.156. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 5588 unused wires.
<suppressed ~1 debug messages>

yosys> opt_expr

3.157. Executing OPT_EXPR pass (perform const folding).
Optimizing module tlul_socket_1n.
MAX OPT ITERATION = 1

yosys> hierarchy -check

3.158. Executing HIERARCHY pass (managing design hierarchy).

3.158.1. Analyzing design hierarchy..
Top module:  \tlul_socket_1n

3.158.2. Analyzing design hierarchy..
Top module:  \tlul_socket_1n
Removed 0 unused modules.

yosys> stat

3.159. Printing statistics.

=== tlul_socket_1n ===

   Number of wires:               3071
   Number of wire bits:           9765
   Number of public wires:         668
   Number of public wire bits:    7352
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:               2981
     $lut                         1200
     dffsre                       1781


yosys> opt_clean -purge

3.160. Executing OPT_CLEAN pass (remove unused cells and wires).
Finding unused cells or wires in module \tlul_socket_1n..
Removed 0 unused cells and 514 unused wires.
<suppressed ~514 debug messages>

yosys> write_verilog -noattr -nohex synthesized.v

3.161. Executing Verilog backend.
Dumping module `\tlul_socket_1n'.

Warnings: 227 unique messages, 227 total
End of script. Logfile hash: 0e0215e4f2, CPU: user 19.47s system 0.21s, MEM: 176.21 MB peak
Yosys 0.18+10 (git sha1 7361c89db, gcc 9.4.0-1ubuntu1~20.04.1 -fPIC -Os)
Time spent: 95% 6x abc (294 sec), 1% 32x opt_expr (5 sec), ...
real 151.22
user 284.26
sys 25.85
