(edif shijinzhijishuqi
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2021 12 11 22 36 27)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure shijinzhijishuqi.ngc shijinzhijishuqi.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell LDCE
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port G
              (direction INPUT)
            )
            (port GE
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LDC
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port CLR
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port G
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port O
              (direction OUTPUT)
            )
            (port I
              (direction INPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library shijinzhijishuqi_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell shijinzhijishuqi
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port mr
              (direction INPUT)
            )
            (port en
              (direction INPUT)
            )
            (port clk
              (direction INPUT)
            )
            (port co
              (direction OUTPUT)
            )
            (port (array (rename q "q<3:0>") 4)
              (direction OUTPUT))
            (designator "xc7a100t-2L-fgg484")
            (property TYPE (string "shijinzhijishuqi") (owner "Xilinx"))
            (property BUS_INFO (string "4:OUTPUT:q<3:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "shijinzhijishuqi_shijinzhijishuqi") (owner "Xilinx"))
          )
          (contents
            (instance (rename q_1_renamed_0 "q_1")
              (viewRef view_1 (cellRef LDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename q_0_renamed_1 "q_0")
              (viewRef view_1 (cellRef LDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename co_renamed_2 "co")
              (viewRef view_1 (cellRef LDC (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
            )
            (instance (rename q_3_renamed_3 "q_3")
              (viewRef view_1 (cellRef LDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename q_2_renamed_4 "q_2")
              (viewRef view_1 (cellRef LDCE (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance en_clk_AND_6_o1
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "00000008") (owner "Xilinx"))
            )
            (instance (rename Mmux_q_3__PWR_1_o_mux_3_OUT21 "Mmux_q[3]_PWR_1_o_mux_3_OUT21")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "9998") (owner "Xilinx"))
            )
            (instance (rename q_3__PWR_1_o_mux_3_OUT_3_1 "q[3]_PWR_1_o_mux_3_OUT<3>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "AAA9") (owner "Xilinx"))
            )
            (instance co_GND_1_o_MUX_20_o11
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "FFFE") (owner "Xilinx"))
            )
            (instance (rename q_3__PWR_1_o_mux_3_OUT_2_1 "q[3]_PWR_1_o_mux_3_OUT<2>1")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "A9A8") (owner "Xilinx"))
            )
            (instance (rename en_IBUF_renamed_5 "en_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename mr_IBUF_renamed_6 "mr_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clk_IBUF_renamed_7 "clk_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance q_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance q_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance q_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance q_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename co_OBUF_renamed_8 "co_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename en_IBUF_BUFG_renamed_9 "en_IBUF_BUFG")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename Mmux_q_3__PWR_1_o_mux_3_OUT11_INV_0 "Mmux_q[3]_PWR_1_o_mux_3_OUT11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net mr_IBUF
              (joined
                (portRef CLR (instanceRef q_1_renamed_0))
                (portRef CLR (instanceRef q_0_renamed_1))
                (portRef CLR (instanceRef co_renamed_2))
                (portRef CLR (instanceRef q_3_renamed_3))
                (portRef CLR (instanceRef q_2_renamed_4))
                (portRef O (instanceRef mr_IBUF_renamed_6))
              )
            )
            (net en_IBUF_BUFG
              (joined
                (portRef G (instanceRef q_1_renamed_0))
                (portRef G (instanceRef q_0_renamed_1))
                (portRef G (instanceRef q_3_renamed_3))
                (portRef G (instanceRef q_2_renamed_4))
                (portRef O (instanceRef en_IBUF_BUFG_renamed_9))
              )
            )
            (net clk_IBUF
              (joined
                (portRef GE (instanceRef q_1_renamed_0))
                (portRef GE (instanceRef q_0_renamed_1))
                (portRef GE (instanceRef q_3_renamed_3))
                (portRef GE (instanceRef q_2_renamed_4))
                (portRef I0 (instanceRef en_clk_AND_6_o1))
                (portRef O (instanceRef clk_IBUF_renamed_7))
              )
            )
            (net q_2
              (joined
                (portRef Q (instanceRef q_2_renamed_4))
                (portRef I3 (instanceRef en_clk_AND_6_o1))
                (portRef I2 (instanceRef Mmux_q_3__PWR_1_o_mux_3_OUT21))
                (portRef I1 (instanceRef q_3__PWR_1_o_mux_3_OUT_3_1))
                (portRef I1 (instanceRef co_GND_1_o_MUX_20_o11))
                (portRef I0 (instanceRef q_3__PWR_1_o_mux_3_OUT_2_1))
                (portRef I (instanceRef q_2_OBUF))
              )
            )
            (net q_1
              (joined
                (portRef Q (instanceRef q_1_renamed_0))
                (portRef I4 (instanceRef en_clk_AND_6_o1))
                (portRef I1 (instanceRef Mmux_q_3__PWR_1_o_mux_3_OUT21))
                (portRef I3 (instanceRef q_3__PWR_1_o_mux_3_OUT_3_1))
                (portRef I3 (instanceRef co_GND_1_o_MUX_20_o11))
                (portRef I2 (instanceRef q_3__PWR_1_o_mux_3_OUT_2_1))
                (portRef I (instanceRef q_1_OBUF))
              )
            )
            (net co_OBUF
              (joined
                (portRef Q (instanceRef co_renamed_2))
                (portRef I (instanceRef co_OBUF_renamed_8))
              )
            )
            (net q_3
              (joined
                (portRef Q (instanceRef q_3_renamed_3))
                (portRef I2 (instanceRef en_clk_AND_6_o1))
                (portRef I3 (instanceRef Mmux_q_3__PWR_1_o_mux_3_OUT21))
                (portRef I0 (instanceRef q_3__PWR_1_o_mux_3_OUT_3_1))
                (portRef I0 (instanceRef co_GND_1_o_MUX_20_o11))
                (portRef I3 (instanceRef q_3__PWR_1_o_mux_3_OUT_2_1))
                (portRef I (instanceRef q_3_OBUF))
              )
            )
            (net en_clk_AND_6_o
              (joined
                (portRef G (instanceRef co_renamed_2))
                (portRef O (instanceRef en_clk_AND_6_o1))
              )
            )
            (net (rename q_3__PWR_1_o_mux_3_OUT_2_ "q[3]_PWR_1_o_mux_3_OUT<2>")
              (joined
                (portRef D (instanceRef q_2_renamed_4))
                (portRef O (instanceRef q_3__PWR_1_o_mux_3_OUT_2_1))
              )
            )
            (net (rename q_3__PWR_1_o_mux_3_OUT_1_ "q[3]_PWR_1_o_mux_3_OUT<1>")
              (joined
                (portRef D (instanceRef q_1_renamed_0))
                (portRef O (instanceRef Mmux_q_3__PWR_1_o_mux_3_OUT21))
              )
            )
            (net (rename q_3__PWR_1_o_mux_3_OUT_0_ "q[3]_PWR_1_o_mux_3_OUT<0>")
              (joined
                (portRef D (instanceRef q_0_renamed_1))
                (portRef O (instanceRef Mmux_q_3__PWR_1_o_mux_3_OUT11_INV_0))
              )
            )
            (net (rename q_3__PWR_1_o_mux_3_OUT_3_ "q[3]_PWR_1_o_mux_3_OUT<3>")
              (joined
                (portRef D (instanceRef q_3_renamed_3))
                (portRef O (instanceRef q_3__PWR_1_o_mux_3_OUT_3_1))
              )
            )
            (net co_GND_1_o_MUX_20_o
              (joined
                (portRef D (instanceRef co_renamed_2))
                (portRef O (instanceRef co_GND_1_o_MUX_20_o11))
              )
            )
            (net q_0
              (joined
                (portRef Q (instanceRef q_0_renamed_1))
                (portRef I0 (instanceRef Mmux_q_3__PWR_1_o_mux_3_OUT21))
                (portRef I2 (instanceRef q_3__PWR_1_o_mux_3_OUT_3_1))
                (portRef I2 (instanceRef co_GND_1_o_MUX_20_o11))
                (portRef I1 (instanceRef q_3__PWR_1_o_mux_3_OUT_2_1))
                (portRef I (instanceRef q_0_OBUF))
                (portRef I (instanceRef Mmux_q_3__PWR_1_o_mux_3_OUT11_INV_0))
              )
            )
            (net en
              (joined
                (portRef en)
                (portRef I (instanceRef en_IBUF_renamed_5))
              )
            )
            (net mr
              (joined
                (portRef mr)
                (portRef I (instanceRef mr_IBUF_renamed_6))
              )
            )
            (net clk
              (joined
                (portRef clk)
                (portRef I (instanceRef clk_IBUF_renamed_7))
              )
            )
            (net (rename q_3_ "q<3>")
              (joined
                (portRef (member q 0))
                (portRef O (instanceRef q_3_OBUF))
              )
            )
            (net (rename q_2_ "q<2>")
              (joined
                (portRef (member q 1))
                (portRef O (instanceRef q_2_OBUF))
              )
            )
            (net (rename q_1_ "q<1>")
              (joined
                (portRef (member q 2))
                (portRef O (instanceRef q_1_OBUF))
              )
            )
            (net (rename q_0_ "q<0>")
              (joined
                (portRef (member q 3))
                (portRef O (instanceRef q_0_OBUF))
              )
            )
            (net co
              (joined
                (portRef co)
                (portRef O (instanceRef co_OBUF_renamed_8))
              )
            )
            (net en_IBUF
              (joined
                (portRef O (instanceRef en_IBUF_renamed_5))
                (portRef I (instanceRef en_IBUF_BUFG_renamed_9))
                (portRef I1 (instanceRef en_clk_AND_6_o1))
              )
            )
          )
      )
    )
  )

  (design shijinzhijishuqi
    (cellRef shijinzhijishuqi
      (libraryRef shijinzhijishuqi_lib)
    )
    (property PART (string "xc7a100t-2L-fgg484") (owner "Xilinx"))
  )
)

