<module name="STM0_CXSTM" acronym="" XML_version="1.0" HW_revision="n/a" description="">
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMDMASTARTR" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMDMASTARTR" offset="0xC04" width="32" description="This write-only register is used to start a DMA transfer.&#60;p/>A write of one when the DMA peripheral request interface is idle starts a DMA transfer. A write of zero has no effect. A write of one when the DMA peripheral request interface is active has no effect.">
		<bitfield id="START" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMDMASTOPR" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMDMASTOPR" offset="0xC08" width="32" description="This write-only register is used to stop a DMA transfer.&#60;p/>A write of one stops an active DMA transfer. A write of zero has no effect. A write of one when the DMA peripheral request interface is idle has no effect.">
		<bitfield id="STOP" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMDMASTATR" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMDMASTATR" offset="0xC0C" width="32" description="This read-only register is used to determine the status of the DMA peripheral request interface.">
		<bitfield id="STATUS" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMDMACTLR" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMDMACTLR" offset="0xC10" width="32" description="Controls the DMA transfer request mechanism.">
		<bitfield id="SENS" width="2" begin="3" end="2" resetval="0x0" description="" range="3 - 2" rwaccess="R/W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMDMAIDR" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMDMAIDR" offset="0xCFC" width="32" description="This read-only register indicates the DMA features of the STM">
		<bitfield id="VENDSPEC" width="4" begin="11" end="8" resetval="0x0" description="" range="11 - 8" rwaccess="R"/> 
		<bitfield id="CLASSREV" width="4" begin="7" end="4" resetval="0x0" description="" range="7 - 4" rwaccess="R"/> 
		<bitfield id="CLASS" width="4" begin="3" end="0" resetval="0x2" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMHEER" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMHEER" offset="0xD00" width="32" description="This read/write register is used to enable hardware events to generate trace.&#60;p/>The register defined one bit per hardware event. Writing 1 enables the appropriate hardware event, writing 0 disables the appropriate hardware event.">
		<bitfield id="HEE" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMHETER" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMHETER" offset="0xD20" width="32" description="This register is used to enable trigger generation on hardware events.">
		<bitfield id="HETE" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMHEBSR" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMHEBSR" offset="0xD60" width="32" description="This register is used to select the Hardware Event bank">
		<bitfield id="HEBS" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMHEMCR" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMHEMCR" offset="0xD64" width="32" description="This register is used to control the primary functions of Hardware Event tracing.">
		<bitfield id="ATBTRIGEN" width="1" begin="7" end="7" resetval="0x0" description="" range="7" rwaccess="R/W"/> 
		<bitfield id="TRIGCLEAR" width="1" begin="6" end="6" resetval="0x0" description="" range="6" rwaccess="W"/> 
		<bitfield id="TRIGSTATUS" width="1" begin="5" end="5" resetval="0x0" description="" range="5" rwaccess="R"/> 
		<bitfield id="TRIGCTL" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="R/W"/> 
		<bitfield id="ERRDETECT" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R"/> 
		<bitfield id="COMPEN" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMHEEXTMUXR" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMHEEXTMUXR" offset="0xD68" width="32" description="This register is used to control hardware event multiplexors external to the STM">
		<bitfield id="EXTMUX" width="8" begin="7" end="0" resetval="0x0" description="" range="7 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMHEMASTR" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMHEMASTR" offset="0xDF4" width="32" description="Indicates the STPv2 master number of hardware event trace. This number is the master number presented in STPv2.">
		<bitfield id="MASTER" width="16" begin="15" end="0" resetval="0x128" description="" range="15 - 0" rwaccess="R"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMHEFEAT1R" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMHEFEAT1R" offset="0xDF8" width="32" description="Indicates the features of the STM.">
		<bitfield id="HEEXTMUXSIZE" width="3" begin="30" end="28" resetval="0x0" description="" range="30 - 28" rwaccess="R"/> 
		<bitfield id="NUMHE" width="9" begin="23" end="15" resetval="0x64" description="" range="23 - 15" rwaccess="R"/> 
		<bitfield id="HECOMP" width="2" begin="5" end="4" resetval="0x3" description="" range="5 - 4" rwaccess="R"/> 
		<bitfield id="HEMASTR" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="R"/> 
		<bitfield id="HEERR" width="1" begin="2" end="2" resetval="0x1" description="" range="2" rwaccess="R"/> 
		<bitfield id="HETER" width="1" begin="0" end="0" resetval="0x1" description="" range="0" rwaccess="R"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMHEIDR" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMHEIDR" offset="0xDFC" width="32" description="Indicates the features of hardware event tracing in the STM.">
		<bitfield id="VENDSPEC" width="4" begin="11" end="8" resetval="0x0" description="" range="11 - 8" rwaccess="R"/> 
		<bitfield id="CLASSREV" width="4" begin="7" end="4" resetval="0x1" description="" range="7 - 4" rwaccess="R"/> 
		<bitfield id="CLASS" width="4" begin="3" end="0" resetval="0x1" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMSPER" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMSPER" offset="0xE00" width="32" description="This read/write only register is used to enable the stimulus registers to generate trace.&#60;p/>The register defines one bit per stimulus register. Writing 1 enables the appropriate stimulus port, writing 0 disables the appropriate stimulus port. This register is used in conjunction with the Software Enable Bank Select Register.">
		<bitfield id="SPE" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMSPTER" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMSPTER" offset="0xE20" width="32" description="This register is used to enable trigger generation on writes to enabled stimulus port registers.">
		<bitfield id="SPTE" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMSPSCR" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMSPSCR" offset="0xE60" width="32" description="This register allows a debugger to program which stimulus ports the STMSPER and STMSPTER apply to.">
		<bitfield id="PORTSEL" width="12" begin="31" end="20" resetval="0x0" description="" range="31 - 20" rwaccess="R/W"/> 
		<bitfield id="PORTCTL" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMSPMSCR" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMSPMSCR" offset="0xE64" width="32" description="This register allows a debugger to program which masters the STMSPSCR applies to.">
		<bitfield id="MASTSEL" width="8" begin="22" end="15" resetval="0x0" description="" range="22 - 15" rwaccess="R/W"/> 
		<bitfield id="MASTCTL" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMSPOVERRIDER" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMSPOVERRIDER" offset="0xE68" width="32" description="This register allows a debugger to override various features of the STM.">
		<bitfield id="PORTSEL" width="17" begin="31" end="15" resetval="0x0" description="" range="31 - 15" rwaccess="R/W"/> 
		<bitfield id="OVERTS" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="OVERCTL" width="2" begin="1" end="0" resetval="0x0" description="" range="1 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMSPMOVERRIDER" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMSPMOVERRIDER" offset="0xE6C" width="32" description="This register allows a debugger to choose which masters the STMSPOVERRIDERR applies to.">
		<bitfield id="MASTSEL" width="8" begin="22" end="15" resetval="0x0" description="" range="22 - 15" rwaccess="R/W"/> 
		<bitfield id="MASTCTL" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMSPTRIGCSR" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMSPTRIGCSR" offset="0xE70" width="32" description="This register is used to control the STM triggers caused by STMSPTER.">
		<bitfield id="ATBTRIGEN_DIR" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="R/W"/> 
		<bitfield id="ATBTRIGEN_TE" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="R/W"/> 
		<bitfield id="TRIGCLEAR" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="W"/> 
		<bitfield id="TRIGSTATUS" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R"/> 
		<bitfield id="TRIGCTL" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMTCSR" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMTCSR" offset="0xE80" width="32" description="Controls the STM settings.">
		<bitfield id="BUSY" width="1" begin="23" end="23" resetval="0x0" description="" range="23" rwaccess="R"/> 
		<bitfield id="TRACEID" width="7" begin="22" end="16" resetval="0x0" description="" range="22 - 16" rwaccess="R/W"/> 
		<bitfield id="COMPEN" width="1" begin="5" end="5" resetval="0x0" description="" range="5" rwaccess="R/W"/> 
		<bitfield id="SYNCEN" width="1" begin="2" end="2" resetval="0x1" description="" range="2" rwaccess="R"/> 
		<bitfield id="TSEN" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="EN" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMTSSTIMR" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMTSSTIMR" offset="0xE84" width="32" description="This write-only register is used to force the next packet caused by a stimulus port write to have a timestamp output.">
		<bitfield id="FORCETS" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMTSFREQR" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMTSFREQR" offset="0xE8C" width="32" description="This read-write register is used to indicate the frequency of the timestamp counter. The unit of measurement is increments per second. When the STPv2 protocol is used, this register contains the value output in the FREQ and FREQ_TS packets. The timestamp frequency is output in the STPv2 protocol at every synchronization point when STMTCSR.TSEN is b1.">
		<bitfield id="FREQ" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="R/W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMSYNCR" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMSYNCR" offset="0xE90" width="32" description="This register controls the interval between synchronization packets, in terms of the number of bytes of trace generated.&#60;p/>This register only provides a hint of the desired synchronization frequency, implementations are permitted to be inaccurate.&#60;p/>Writing a value of 0x00000000 to this register disables the synchronization counter however any other IMPLEMENTATION DEFINED synchronizations mechanism continue to operate independently.">
		<bitfield id="MODE" width="1" begin="12" end="12" resetval="0x0" description="" range="12" rwaccess="R/W"/> 
		<bitfield id="COUNT" width="9" begin="11" end="3" resetval="0x0" description="" range="11 - 3" rwaccess="R/W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMAUXCR" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMAUXCR" offset="0xE94" width="32" description="Used for IMPLEMENTATION DEFINED STM controls.">
		<bitfield id="QHWEVOVERRIDE" width="1" begin="7" end="7" resetval="0x0" description="" range="7" rwaccess="R/W"/> 
		<bitfield id="PRIORINVDIS" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R/W"/> 
		<bitfield id="ASYNCPE" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R/W"/> 
		<bitfield id="FIFOAF" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMFEAT1R" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMFEAT1R" offset="0xEA0" width="32" description="Indicates the features of the STM.">
		<bitfield id="SWOEN" width="2" begin="23" end="22" resetval="0x1" description="" range="23 - 22" rwaccess="R"/> 
		<bitfield id="SYNCEN" width="2" begin="21" end="20" resetval="0x2" description="" range="21 - 20" rwaccess="R"/> 
		<bitfield id="HWTEN" width="2" begin="19" end="18" resetval="0x1" description="" range="19 - 18" rwaccess="R"/> 
		<bitfield id="TSPRESCALE" width="2" begin="17" end="16" resetval="0x1" description="" range="17 - 16" rwaccess="R"/> 
		<bitfield id="TRIGCTL" width="2" begin="15" end="14" resetval="0x2" description="" range="15 - 14" rwaccess="R"/> 
		<bitfield id="TRACEBUS" width="4" begin="13" end="10" resetval="0x1" description="" range="13 - 10" rwaccess="R"/> 
		<bitfield id="SYNC" width="2" begin="9" end="8" resetval="0x3" description="" range="9 - 8" rwaccess="R"/> 
		<bitfield id="FORCETS" width="1" begin="7" end="7" resetval="0x1" description="" range="7" rwaccess="R"/> 
		<bitfield id="TSFREQ" width="1" begin="6" end="6" resetval="0x1" description="" range="6" rwaccess="R"/> 
		<bitfield id="TS" width="2" begin="5" end="4" resetval="0x1" description="" range="5 - 4" rwaccess="R"/> 
		<bitfield id="PROT" width="4" begin="3" end="0" resetval="0x1" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMFEAT2R" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMFEAT2R" offset="0xEA4" width="32" description="Indicates the features of the STM.">
		<bitfield id="SPTYPE" width="2" begin="17" end="16" resetval="0x1" description="" range="17 - 16" rwaccess="R"/> 
		<bitfield id="DSIZE" width="4" begin="15" end="12" resetval="0x1" description="" range="15 - 12" rwaccess="R"/> 
		<bitfield id="SPTRTYPE" width="2" begin="10" end="9" resetval="0x2" description="" range="10 - 9" rwaccess="R"/> 
		<bitfield id="PRIVMASK" width="2" begin="8" end="7" resetval="0x1" description="" range="8 - 7" rwaccess="R"/> 
		<bitfield id="SPOVERRIDE" width="1" begin="6" end="6" resetval="0x1" description="" range="6" rwaccess="R"/> 
		<bitfield id="SPCOMP" width="2" begin="5" end="4" resetval="0x3" description="" range="5 - 4" rwaccess="R"/> 
		<bitfield id="SPER" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R"/> 
		<bitfield id="SPTER" width="2" begin="1" end="0" resetval="0x2" description="" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMFEAT3R" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMFEAT3R" offset="0xEA8" width="32" description="Indicates the features of the STM.">
		<bitfield id="NUMMAST" width="7" begin="6" end="0" resetval="0x127" description="" range="6 - 0" rwaccess="R"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMITTRIGGER" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMITTRIGGER" offset="0xEE8" width="32" description="Integration Test for Cross-Trigger Outputs Register">
		<bitfield id="ASYNCOUT_W" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="W"/> 
		<bitfield id="TRIGOUTHETE_W" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="W"/> 
		<bitfield id="TRIGOUTSW_W" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="W"/> 
		<bitfield id="TRIGOUTSPTE_W" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMITATBDATA0" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMITATBDATA0" offset="0xEEC" width="32" description="Controls the value of the ATDATAM output in integration mode:">
		<bitfield id="ATDATAM63_W" width="1" begin="8" end="8" resetval="0x0" description="" range="8" rwaccess="W"/> 
		<bitfield id="ATDATAM55_W" width="1" begin="7" end="7" resetval="0x0" description="" range="7" rwaccess="W"/> 
		<bitfield id="ATDATAM47_W" width="1" begin="6" end="6" resetval="0x0" description="" range="6" rwaccess="W"/> 
		<bitfield id="ATDATAM39_W" width="1" begin="5" end="5" resetval="0x0" description="" range="5" rwaccess="W"/> 
		<bitfield id="ATDATAM31_W" width="1" begin="4" end="4" resetval="0x0" description="" range="4" rwaccess="W"/> 
		<bitfield id="ATDATAM23_W" width="1" begin="3" end="3" resetval="0x0" description="" range="3" rwaccess="W"/> 
		<bitfield id="ATDATAM15_W" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="W"/> 
		<bitfield id="ATDATAM7_W" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="W"/> 
		<bitfield id="ATDATAM0_W" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMITATBCTR2" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMITATBCTR2" offset="0xEF0" width="32" description="Returns the value of the ATREADYM and AFVALIDM inputs in integration mode.">
		<bitfield id="AFVALIDM_R" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="R"/> 
		<bitfield id="ATREADYM_R" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMITATBID" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMITATBID" offset="0xEF4" width="32" description="Controls the value of the ATIDM output in integration mode.">
		<bitfield id="ATIDM_W" width="7" begin="6" end="0" resetval="0x0" description="" range="6 - 0" rwaccess="W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMITATBCTR0" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMITATBCTR0" offset="0xEF8" width="32" description="Controls the value of the ATVALIDM, AFREADYM, and ATBYTESM outputs in integration mode.">
		<bitfield id="ATBYTESM_W" width="3" begin="10" end="8" resetval="0x0" description="" range="10 - 8" rwaccess="W"/> 
		<bitfield id="AFREADYM_W" width="1" begin="1" end="1" resetval="0x0" description="" range="1" rwaccess="W"/> 
		<bitfield id="ATVALIDM_W" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMITCTRL" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMITCTRL" offset="0xF00" width="32" description="Used to enable topology detection. See the CoreSight Architecture Specification for more information. This register enables the component to switch between functional mode and integration mode. The default behavior is functional mode. In integration mode the inputs and outputs of the STM can be directly controlled for integration testing and topology solving. &#60;p/>Note: When a device has been in integration mode, it might not function with the original behavior. After performing integration or topology detection, you must reset the system to ensure correct behavior of CoreSight and other connected system components that are affected by the integration or topology detection.">
		<bitfield id="IME" width="1" begin="0" end="0" resetval="0x0" description="" range="0" rwaccess="R/W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMCLAIMSET" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMCLAIMSET" offset="0xFA0" width="32" description="This is used in conjunction with Claim Tag Clear Register, STMCLAIMCLR. This register forms one half of the Claim Tag value. This location allows individual bits to be set, write, and returns the number of bits that can be set, read.">
		<bitfield id="SET" width="4" begin="3" end="0" resetval="0x15" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMCLAIMCLR" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMCLAIMCLR" offset="0xFA4" width="32" description="This register is used in conjunction with Claim Tag Set Register, STMCLAIMSET. This register forms one half of the Claim Tag value. This location enables individual bits to be cleared, write, and returns the current Claim Tag value, read.">
		<bitfield id="CLR" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMLAR" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMLAR" offset="0xFB0" width="32" description="Enables write access to device registers.">
		<bitfield id="KEY" width="32" begin="31" end="0" resetval="0x0" description="" range="31 - 0" rwaccess="W"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMLSR" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMLSR" offset="0xFB4" width="32" description="Indicates the status of the lock control mechanism. This lock prevents accidental writes by code under debug. The lock mechanism does not impact accesses to the extended stimulus port registers. This register must always be present although there might not be any lock access control mechanism. The lock mechanism, where present and locked, blocks write accesses to any register, except the STMLAR. The lock mechanism is only present for accesses with the PADDRDBG31 signal LOW.">
		<bitfield id="NTT" width="1" begin="2" end="2" resetval="0x0" description="" range="2" rwaccess="R"/> 
		<bitfield id="SLK" width="1" begin="1" end="1" resetval="0x1" description="" range="1" rwaccess="R"/> 
		<bitfield id="SLI" width="1" begin="0" end="0" resetval="0x1" description="" range="0" rwaccess="R"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMAUTHSTATUS" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMAUTHSTATUS" offset="0xFB8" width="32" description="Reports the required security level and current status of the authentication interface.">
		<bitfield id="SNID" width="2" begin="7" end="6" resetval="0x2" description="" range="7 - 6" rwaccess="R"/> 
		<bitfield id="SID" width="2" begin="5" end="4" resetval="0x2" description="" range="5 - 4" rwaccess="R"/> 
		<bitfield id="NSNID" width="2" begin="3" end="2" resetval="0x2" description="" range="3 - 2" rwaccess="R"/> 
		<bitfield id="NSID" width="2" begin="1" end="0" resetval="0x2" description="" range="1 - 0" rwaccess="R"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMDEVARCH" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMDEVARCH" offset="0xFBC" width="32" description="Indicates the architect and architecture of the STM. For the STM-500, the architect is ARM, and the architecture is STMv1.1">
		<bitfield id="ARCHITECT" width="11" begin="31" end="21" resetval="0x571" description="" range="31 - 21" rwaccess="R"/> 
		<bitfield id="PRESENT" width="1" begin="20" end="20" resetval="0x1" description="" range="20" rwaccess="R"/> 
		<bitfield id="REVISION" width="4" begin="19" end="16" resetval="0x1" description="" range="19 - 16" rwaccess="R"/> 
		<bitfield id="ARCHID" width="15" begin="14" end="0" resetval="0x2659" description="" range="14 - 0" rwaccess="R"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMDEVID" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMDEVID" offset="0xFC8" width="32" description="Indicates the capabilities of the CoreSight STM.">
		<bitfield id="NUMSP" width="17" begin="16" end="0" resetval="0x65536" description="" range="16 - 0" rwaccess="R"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMDEVTYPE" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMDEVTYPE" offset="0xFCC" width="32" description="Provides a debugger with information about the component when the part number is not recognized. The debugger can then report this information.">
		<bitfield id="SUB" width="4" begin="7" end="4" resetval="0x6" description="" range="7 - 4" rwaccess="R"/> 
		<bitfield id="MAJOR" width="4" begin="3" end="0" resetval="0x3" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMPIDR4" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMPIDR4" offset="0xFD0" width="32" description="Part of the set of Peripheral Identification registers. Contains part of the designer identity and the memory footprint indicator.">
		<bitfield id="SIZE" width="4" begin="7" end="4" resetval="0x0" description="" range="7 - 4" rwaccess="R"/> 
		<bitfield id="DES_2" width="4" begin="3" end="0" resetval="0x4" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMPIDR5" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMPIDR5" offset="0xFD4" width="32" description="Reserved">
		
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMPIDR6" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMPIDR6" offset="0xFD8" width="32" description="Reserved">
		
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMPIDR7" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMPIDR7" offset="0xFDC" width="32" description="Reserved">
		
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMPIDR0" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMPIDR0" offset="0xFE0" width="32" description="Part of the set of Peripheral Identification registers. Contains part of the designer specific part number.">
		<bitfield id="PART_0" width="8" begin="7" end="0" resetval="0x99" description="" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMPIDR1" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMPIDR1" offset="0xFE4" width="32" description="Part of the set of Peripheral Identification registers. Contains part of the designer specific part number and part of the designer identity.">
		<bitfield id="DES_0" width="4" begin="7" end="4" resetval="0x11" description="" range="7 - 4" rwaccess="R"/> 
		<bitfield id="PART_1" width="4" begin="3" end="0" resetval="0x9" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMPIDR2" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMPIDR2" offset="0xFE8" width="32" description="Part of the set of Peripheral Identification registers. Contains part of the designer identity and the product revision.">
		<bitfield id="REVISION" width="4" begin="7" end="4" resetval="0x1" description="" range="7 - 4" rwaccess="R"/> 
		<bitfield id="JEDEC" width="1" begin="3" end="3" resetval="0x1" description="" range="3" rwaccess="R"/> 
		<bitfield id="DES_1" width="3" begin="2" end="0" resetval="0x3" description="" range="2 - 0" rwaccess="R"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMPIDR3" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMPIDR3" offset="0xFEC" width="32" description="Part of the set of Peripheral Identification registers. Contains the RevAnd and Customer_Modified bit fields.">
		<bitfield id="REVAND" width="4" begin="7" end="4" resetval="0x0" description="" range="7 - 4" rwaccess="R"/> 
		<bitfield id="CMOD" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMCIDR0" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMCIDR0" offset="0xFF0" width="32" description="A component identification register, that indicates that the identification registers are present.">
		<bitfield id="PRMBL_0" width="8" begin="7" end="0" resetval="0x13" description="" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMCIDR1" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMCIDR1" offset="0xFF4" width="32" description="A component identification register, that indicates that the identification registers are present. This register also indicates the component class.">
		<bitfield id="CLASS" width="4" begin="7" end="4" resetval="0x9" description="" range="7 - 4" rwaccess="R"/> 
		<bitfield id="PRMBL_1" width="4" begin="3" end="0" resetval="0x0" description="" range="3 - 0" rwaccess="R"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMCIDR2" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMCIDR2" offset="0xFF8" width="32" description="A component identification register, that indicates that the identification registers are present.">
		<bitfield id="PRMBL_2" width="8" begin="7" end="0" resetval="0x5" description="" range="7 - 0" rwaccess="R"/>
	</register>
	<register id="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMCIDR3" acronym="VBUSP2APB_WRAP__CXSTM_CFG__STM_REGS_STMCIDR3" offset="0xFFC" width="32" description="A component identification register, that indicates that the identification registers are present.">
		<bitfield id="PRMBL_3" width="8" begin="7" end="0" resetval="0x177" description="" range="7 - 0" rwaccess="R"/>
	</register>
</module>