####################################################
# PARSE DESIGN CONFIGURATION
####################################################
set top_design sift_top
set include_path {"." "ip_core/ddr_v1/src" "src" "src/sift" "src/distributed_rom"}
set verilog_design_files {"ip_core/ddr_v1/src/ccb_ddr_cfg_top.v" "src/led_ctrl.v" "src/sift/block2_27extreme.v" "src/sift/block3x3.v" "src/sift/block3x3_2.v" "src/sift/block11x11.v" "src/sift/block11x11_2.v" "src/sift/CONV.v" "src/sift/cov.v" "src/sift/DoG.v" "src/sift/local_desc.v" "src/sift/local_extreme.v" "src/sift/mag_calc.v" "src/sift/mag_dir_calc.v" "src/sift/main_ori.v" "src/sift/my_fifo2.v" "src/sift/my_fifo256.v" "src/sift/shift_register_3.v" "src/sift/shift_register_15.v" "src/sift/sift_desc.v" "src/sift/sift_feat.v" "src/sift/window_rotate.v" "src/mul_new2.v" "src/ram_image.v" "src/ram_dir1.v" "src/ram_dir2.v" "src/ram_mag1.v" "src/MAIN_ORI_RAM.v" "src/pll_sift.v" "src/mul_desc.v" "src/distributed_rom/local_gau_rom.v" "src/distributed_rom/main_ori_rom_distr.v" "src/distributed_rom/dir0_1.v" "src/distributed_rom/dir0_2.v" "src/distributed_rom/dir1_1.v" "src/DESC1_RAM.v" "src/DESC2_RAM.v" "src/KP1_RAM.v" "src/KP2_RAM.v" "src/distributed_rom/dir1_2.v" "src/distributed_rom/dir2_1.v" "src/distributed_rom/dir2_2.v" "src/distributed_rom/dir3_1.v" "src/distributed_rom/dir3_2.v" "src/distributed_rom/dir4_1.v" "src/distributed_rom/dir4_2.v" "src/distributed_rom/dir5_1.v" "src/distributed_rom/dir5_2.v" "src/distributed_rom/dir6_1.v" "src/distributed_rom/dir6_2.v" "src/distributed_rom/dir7_1.v" "src/distributed_rom/dir7_2.v" "src/distributed_rom/dir8_1.v" "src/distributed_rom/dir8_2.v" "src/distributed_rom/dir9_1.v" "src/distributed_rom/dir9_2.v" "src/distributed_rom/dir10_1.v" "src/distributed_rom/dir10_2.v" "src/distributed_rom/dir11_1.v" "src/distributed_rom/dir11_2.v" "src/distributed_rom/dir12_1.v" "src/distributed_rom/dir12_2.v" "src/distributed_rom/dir13_1.v" "src/distributed_rom/dir13_2.v" "src/distributed_rom/dir14_1.v" "src/distributed_rom/dir14_2.v" "src/distributed_rom/dir15_1.v" "src/distributed_rom/dir15_2.v" "src/distributed_rom/dir16_1.v" "src/distributed_rom/dir16_2.v" "src/distributed_rom/dir17_1.v" "src/distributed_rom/dir17_2.v" "src/distributed_rom/dir18_1.v" "src/distributed_rom/dir18_2.v" "src/distributed_rom/dir19_1.v" "src/distributed_rom/dir19_2.v" "src/distributed_rom/dir20_1.v" "src/distributed_rom/dir20_2.v" "src/distributed_rom/dir21_1.v" "src/distributed_rom/dir21_2.v" "src/distributed_rom/dir22_1.v" "src/distributed_rom/dir22_2.v" "src/distributed_rom/dir23_1.v" "src/distributed_rom/dir23_2.v" "src/distributed_rom/dir24_1.v" "src/sift/sift_top.v" "src/distributed_rom/dir24_2.v" "src/distributed_rom/dir25_1.v" "src/distributed_rom/dir25_2.v" "src/distributed_rom/dir26_1.v" "src/distributed_rom/dir26_2.v" "src/distributed_rom/dir27_1.v" "src/distributed_rom/dir27_2.v" "src/distributed_rom/dir28_1.v" "src/distributed_rom/dir28_2.v" "src/distributed_rom/dir29_1.v" "src/distributed_rom/dir29_2.v" "src/distributed_rom/dir30_1.v" "src/distributed_rom/dir30_2.v" "src/distributed_rom/dir31_1.v" "src/distributed_rom/dir31_2.v" "src/distributed_rom/dir32_1.v" "src/distributed_rom/dir32_2.v" "src/distributed_rom/dir33_1.v" "src/distributed_rom/dir33_2.v" "src/distributed_rom/dir34_1.v" "src/distributed_rom/dir34_2.v" "src/distributed_rom/dir35_1.v" "src/distributed_rom/dir35_2.v" "src/ram_mag2.v" "src/sift/dir36to8.v" "src/CANNY_EDGE.v" "src/sift/canny.v" "src/sift/EPP.v" "src/NMS.v"}
set bbox_lib "$env(AGATE_ROOT)/data/lib/cst_lib_p1.v"
setmsgtype -ignore {VERI-1012}
setmsgtype -error {VERI-1466}
setmsgtype -error {VERI-1084}
if {[info exists vhdl_design_files]} {
    source "$env(AGATE_ROOT)/data/syn/cfe/init_vhdl_lib.tcl"
    parse_design -work work -format vhdl -vhdl_2008 -vhdl_sort ${vhdl_design_files} -incdir ${include_path} -v ${bbox_lib}
}
if {[info exists verilog_design_files]} {
    parse_design -work work -format verilog ${verilog_design_files} -incdir ${include_path} -v ${bbox_lib} 
}
dump_design_info -work work -format "verilog" -dump "D:/CreateIC/Final/Fuxi_sift_hw_sim/outputs/sift_top_design_info.xml" -top "sift_top"
exit 0