{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1714666304328 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition " "Version 22.1std.2 Build 922 07/20/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1714666304328 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu May  2 18:11:44 2024 " "Processing started: Thu May  2 18:11:44 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1714666304328 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714666304328 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tbregister_file -c tbregister_file " "Command: quartus_map --read_settings_files=on --write_settings_files=off tbregister_file -c tbregister_file" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714666304328 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1714666304807 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1714666304807 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "tbregister_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file tbregister_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tbregister_file-behavior " "Found design unit 1: tbregister_file-behavior" {  } { { "tbregister_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE (PER TB)/tbregister_file.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714666313526 ""} { "Info" "ISGN_ENTITY_NAME" "1 tbregister_file " "Found entity 1: tbregister_file" {  } { { "tbregister_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE (PER TB)/tbregister_file.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714666313526 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714666313526 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register_file.vhd 2 1 " "Found 2 design units, including 1 entities, in source file register_file.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 register_file-behavior " "Found design unit 1: register_file-behavior" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE (PER TB)/register_file.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714666313528 ""} { "Info" "ISGN_ENTITY_NAME" "1 register_file " "Found entity 1: register_file" {  } { { "register_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE (PER TB)/register_file.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1714666313528 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1714666313528 ""}
{ "Error" "EVRFX_VHDL_FORMAL_NOT_DECLARED" "add tbregister_file.vhd(66) " "VHDL Association List error at tbregister_file.vhd(66): formal \"add\" does not exist" {  } { { "tbregister_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE (PER TB)/tbregister_file.vhd" 66 0 0 } }  } 0 10349 "VHDL Association List error at %2!s!: formal \"%1!s!\" does not exist" 0 0 "Analysis & Synthesis" 0 -1 1714666313528 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "address tbregister_file.vhd(66) " "VHDL error at tbregister_file.vhd(66): formal port or parameter \"address\" must have actual or default value" {  } { { "tbregister_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE (PER TB)/tbregister_file.vhd" 66 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1714666313529 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "address tbregister_file.vhd(14) " "HDL error at tbregister_file.vhd(14): see declaration for object \"address\"" {  } { { "tbregister_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE (PER TB)/tbregister_file.vhd" 14 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714666313529 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "cs tbregister_file.vhd(66) " "VHDL error at tbregister_file.vhd(66): formal port or parameter \"cs\" must have actual or default value" {  } { { "tbregister_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE (PER TB)/tbregister_file.vhd" 66 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1714666313529 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "cs tbregister_file.vhd(15) " "HDL error at tbregister_file.vhd(15): see declaration for object \"cs\"" {  } { { "tbregister_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE (PER TB)/tbregister_file.vhd" 15 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714666313529 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "wr_n tbregister_file.vhd(66) " "VHDL error at tbregister_file.vhd(66): formal port or parameter \"wr_n\" must have actual or default value" {  } { { "tbregister_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE (PER TB)/tbregister_file.vhd" 66 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1714666313529 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "wr_n tbregister_file.vhd(15) " "HDL error at tbregister_file.vhd(15): see declaration for object \"wr_n\"" {  } { { "tbregister_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE (PER TB)/tbregister_file.vhd" 15 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714666313529 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "rd tbregister_file.vhd(66) " "VHDL error at tbregister_file.vhd(66): formal port or parameter \"rd\" must have actual or default value" {  } { { "tbregister_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE (PER TB)/tbregister_file.vhd" 66 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1714666313529 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "rd tbregister_file.vhd(15) " "HDL error at tbregister_file.vhd(15): see declaration for object \"rd\"" {  } { { "tbregister_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE (PER TB)/tbregister_file.vhd" 15 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714666313529 ""}
{ "Error" "EVRFX_VHDL_FORMAL_HAS_NO_VALUE" "clock tbregister_file.vhd(66) " "VHDL error at tbregister_file.vhd(66): formal port or parameter \"clock\" must have actual or default value" {  } { { "tbregister_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE (PER TB)/tbregister_file.vhd" 66 0 0 } }  } 0 10346 "VHDL error at %2!s!: formal port or parameter \"%1!s!\" must have actual or default value" 0 0 "Analysis & Synthesis" 0 -1 1714666313529 ""}
{ "Error" "EVRFX_HDL_SEE_DECLARATION" "clock tbregister_file.vhd(15) " "HDL error at tbregister_file.vhd(15): see declaration for object \"clock\"" {  } { { "tbregister_file.vhd" "" { Text "C:/Users/fabio/Politecnico di Torino/HELOU MARC - Laboratorio/LAB6/VHDL_ASM/REG_FILE (PER TB)/tbregister_file.vhd" 15 0 0 } }  } 0 10784 "HDL error at %2!s!: see declaration for object \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1714666313529 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 11 s 1  Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 11 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4849 " "Peak virtual memory: 4849 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1714666313703 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu May  2 18:11:53 2024 " "Processing ended: Thu May  2 18:11:53 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1714666313703 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1714666313703 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:11 " "Total CPU time (on all processors): 00:00:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1714666313703 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714666313703 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 13 s 1  " "Quartus Prime Full Compilation was unsuccessful. 13 errors, 1 warning" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1714666314328 ""}
