                                      1 ;--------------------------------------------------------
                                      2 ; File Created by SDCC : free open source ISO C Compiler
                                      3 ; Version 4.5.10 #15691 (Linux)
                                      4 ;--------------------------------------------------------
                                      5 	.module __stdc_bit_ceilull
                                      6 	
      000000                          7 	.r65c02
                                      8 	.optsdcc -mmos65c02
                                      9 
                                     10 ;--------------------------------------------------------
                                     11 ;  Ordering of segments for the linker.
                                     12 ;--------------------------------------------------------
                                     13 	.area ZP      (PAG)
                                     14 	.area OSEG    (PAG, OVR)
                                     15 	.area _CODE
                                     16 	.area GSINIT
                                     17 	.area GSFINAL
                                     18 	.area CODE
                                     19 	.area RODATA
                                     20 	.area XINIT
                                     21 	.area _DATA
                                     22 	.area DATA
                                     23 	.area BSS
                                     24 ;--------------------------------------------------------
                                     25 ; Public variables in this module
                                     26 ;--------------------------------------------------------
                                     27 	.globl ___stdc_bit_ceilull_PARM_1
                                     28 	.globl ___stdc_bit_ceilull
                                     29 ;--------------------------------------------------------
                                     30 ; ZP ram data
                                     31 ;--------------------------------------------------------
                                     32 	.area ZP      (PAG)
      000000                         33 ___stdc_bit_ceilull_sloc0_1_0:
      000000                         34 	.ds 8
                                     35 ;--------------------------------------------------------
                                     36 ; overlayable items in ram
                                     37 ;--------------------------------------------------------
                                     38 ;--------------------------------------------------------
                                     39 ; uninitialized external ram data
                                     40 ;--------------------------------------------------------
                                     41 	.area BSS
      000000                         42 ___stdc_bit_ceilull_PARM_1:
      000000                         43 	.ds 8
                                     44 ;--------------------------------------------------------
                                     45 ; absolute external ram data
                                     46 ;--------------------------------------------------------
                                     47 	.area DABS    (ABS)
                                     48 ;--------------------------------------------------------
                                     49 ; initialized external ram data
                                     50 ;--------------------------------------------------------
                                     51 	.area DATA
                                     52 ;--------------------------------------------------------
                                     53 ; global & static initialisations
                                     54 ;--------------------------------------------------------
                                     55 	.area _CODE
                                     56 	.area GSINIT
                                     57 	.area GSFINAL
                                     58 	.area GSINIT
                                     59 ;--------------------------------------------------------
                                     60 ; Home
                                     61 ;--------------------------------------------------------
                                     62 	.area _CODE
                                     63 	.area _CODE
                                     64 ;--------------------------------------------------------
                                     65 ; code
                                     66 ;--------------------------------------------------------
                                     67 	.area CODE
                                     68 ;------------------------------------------------------------
                                     69 ;Allocation info for local variables in function '__stdc_bit_ceilull'
                                     70 ;------------------------------------------------------------
                                     71 ;sloc0         Allocated with name '___stdc_bit_ceilull_sloc0_1_0'
                                     72 ;value         Allocated with name '___stdc_bit_ceilull_PARM_1'
                                     73 ;i             Allocated to registers 
                                     74 ;------------------------------------------------------------
                                     75 ;	../__stdc_bit_ceilull.c: 37: unsigned long long __stdc_bit_ceilull(unsigned long long value)
                                     76 ;	genLabel
                                     77 ;	Raw cost for generated ic 0 : (0, 0.000000) count=1.000000
                                     78 ;	-----------------------------------------
                                     79 ;	 function __stdc_bit_ceilull
                                     80 ;	-----------------------------------------
                                     81 ;	Register assignment is optimal.
                                     82 ;	Stack space usage: 0 bytes.
      000000                         83 ___stdc_bit_ceilull:
                                     84 ;	Raw cost for generated ic 1 : (0, 0.000000) count=1.000000
                                     85 ;	../__stdc_bit_ceilull.c: 40: for(i = 0; i < ULLONG_WIDTH; i++)
                                     86 ;	genAssign
                                     87 ;	genCopy
      000000 A2 00            [ 2]   88 	ldx	#0x00
                                     89 ;	Raw cost for generated ic 24 : (2, 2.000000) count=1.000000
                                     90 ;	genLabel
      000002                         91 00104$:
                                     92 ;	Raw cost for generated ic 3 : (0, 0.000000) count=2.285713
                                     93 ;	../__stdc_bit_ceilull.c: 41: if(value <= (1ull << i))
                                     94 ;	genCast
                                     95 ;	genCopy
      000002 8Er00r00         [ 4]   96 	stx	__slulonglong_PARM_2
                                     97 ;	Raw cost for generated ic 30 : (3, 4.000000) count=2.285713
                                     98 ;	genAssign
                                     99 ;	genAssignLit
      000005 A0 01            [ 2]  100 	ldy	#0x01
      000007 8Cr00r00         [ 4]  101 	sty	__slulonglong_PARM_1
      00000A 9Cr01r00         [ 4]  102 	stz	(__slulonglong_PARM_1 + 1)
      00000D 9Cr02r00         [ 4]  103 	stz	(__slulonglong_PARM_1 + 2)
      000010 9Cr03r00         [ 4]  104 	stz	(__slulonglong_PARM_1 + 3)
      000013 9Cr04r00         [ 4]  105 	stz	(__slulonglong_PARM_1 + 4)
      000016 9Cr05r00         [ 4]  106 	stz	(__slulonglong_PARM_1 + 5)
      000019 9Cr06r00         [ 4]  107 	stz	(__slulonglong_PARM_1 + 6)
      00001C 9Cr07r00         [ 4]  108 	stz	(__slulonglong_PARM_1 + 7)
                                    109 ;	Raw cost for generated ic 31 : (26, 34.000000) count=2.285713
                                    110 ;	genCall
      00001F DA               [ 3]  111 	phx
      000020 20r00r00         [ 6]  112 	jsr	__slulonglong
                                    113 ;	assignResultValue
      000023 85*00            [ 3]  114 	sta	*___stdc_bit_ceilull_sloc0_1_0
      000025 86*01            [ 3]  115 	stx	*(___stdc_bit_ceilull_sloc0_1_0 + 1)
      000027 A5*00            [ 3]  116 	lda	*___SDCC_m6502_ret2
      000029 85*02            [ 3]  117 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 2)
      00002B A5*00            [ 3]  118 	lda	*___SDCC_m6502_ret3
      00002D 85*03            [ 3]  119 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 3)
      00002F A5*00            [ 3]  120 	lda	*___SDCC_m6502_ret4
      000031 85*04            [ 3]  121 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 4)
      000033 A5*00            [ 3]  122 	lda	*___SDCC_m6502_ret5
      000035 85*05            [ 3]  123 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 5)
      000037 A5*00            [ 3]  124 	lda	*___SDCC_m6502_ret6
      000039 85*06            [ 3]  125 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 6)
      00003B A5*00            [ 3]  126 	lda	*___SDCC_m6502_ret7
      00003D 85*07            [ 3]  127 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 7)
      00003F FA               [ 4]  128 	plx
                                    129 ;	Raw cost for generated ic 33 : (33, 55.000000) count=2.285713
                                    130 ;	genCmp
      000040 A5*00            [ 3]  131 	lda	*___stdc_bit_ceilull_sloc0_1_0
      000042 38               [ 2]  132 	sec
      000043 EDr00r00         [ 5]  133 	sbc	___stdc_bit_ceilull_PARM_1
      000046 A5*01            [ 3]  134 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 1)
      000048 EDr01r00         [ 5]  135 	sbc	(___stdc_bit_ceilull_PARM_1 + 1)
      00004B A5*02            [ 3]  136 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 2)
      00004D EDr02r00         [ 5]  137 	sbc	(___stdc_bit_ceilull_PARM_1 + 2)
      000050 A5*03            [ 3]  138 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 3)
      000052 EDr03r00         [ 5]  139 	sbc	(___stdc_bit_ceilull_PARM_1 + 3)
      000055 A5*04            [ 3]  140 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 4)
      000057 EDr04r00         [ 5]  141 	sbc	(___stdc_bit_ceilull_PARM_1 + 4)
      00005A A5*05            [ 3]  142 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 5)
      00005C EDr05r00         [ 5]  143 	sbc	(___stdc_bit_ceilull_PARM_1 + 5)
      00005F A5*06            [ 3]  144 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 6)
      000061 EDr06r00         [ 5]  145 	sbc	(___stdc_bit_ceilull_PARM_1 + 6)
      000064 A5*07            [ 3]  146 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 7)
      000066 EDr07r00         [ 5]  147 	sbc	(___stdc_bit_ceilull_PARM_1 + 7)
      000069 B0 05            [ 4]  148 	bcs	00103$
                                    149 ;	Raw cost for generated ic 5 : (46, 63.599998) count=2.285713
                                    150 ;	skipping generated iCode
                                    151 ;	Raw cost for generated ic 6 : (0, 0.000000) count=2.285713
                                    152 ;	../__stdc_bit_ceilull.c: 40: for(i = 0; i < ULLONG_WIDTH; i++)
                                    153 ;	genPlus
                                    154 ;	  genPlusInc
      00006B E8               [ 2]  155 	inx
                                    156 ;	Raw cost for generated ic 13 : (1, 2.000000) count=1.714284
                                    157 ;	genCmp
      00006C E0 40            [ 2]  158 	cpx	#0x40
      00006E 90 92            [ 4]  159 	bcc	00104$
                                    160 ;	Raw cost for generated ic 15 : (7, 7.600000) count=1.714284
                                    161 ;	skipping generated iCode
                                    162 ;	Raw cost for generated ic 16 : (0, 0.000000) count=1.714284
                                    163 ;	genLabel
      000070                        164 00103$:
                                    165 ;	Raw cost for generated ic 18 : (0, 0.000000) count=0.999999
                                    166 ;	../__stdc_bit_ceilull.c: 43: return (1ull << i);
                                    167 ;	genCast
                                    168 ;	genCopy
      000070 8Er00r00         [ 4]  169 	stx	__slulonglong_PARM_2
                                    170 ;	Raw cost for generated ic 34 : (3, 4.000000) count=0.999999
                                    171 ;	genAssign
                                    172 ;	genAssignLit
      000073 A2 01            [ 2]  173 	ldx	#0x01
      000075 8Er00r00         [ 4]  174 	stx	__slulonglong_PARM_1
      000078 9Cr01r00         [ 4]  175 	stz	(__slulonglong_PARM_1 + 1)
      00007B 9Cr02r00         [ 4]  176 	stz	(__slulonglong_PARM_1 + 2)
      00007E 9Cr03r00         [ 4]  177 	stz	(__slulonglong_PARM_1 + 3)
      000081 9Cr04r00         [ 4]  178 	stz	(__slulonglong_PARM_1 + 4)
      000084 9Cr05r00         [ 4]  179 	stz	(__slulonglong_PARM_1 + 5)
      000087 9Cr06r00         [ 4]  180 	stz	(__slulonglong_PARM_1 + 6)
      00008A 9Cr07r00         [ 4]  181 	stz	(__slulonglong_PARM_1 + 7)
                                    182 ;	Raw cost for generated ic 35 : (26, 34.000000) count=0.999999
                                    183 ;	genCall
      00008D 20r00r00         [ 6]  184 	jsr	__slulonglong
                                    185 ;	assignResultValue
      000090 85*00            [ 3]  186 	sta	*___stdc_bit_ceilull_sloc0_1_0
      000092 86*01            [ 3]  187 	stx	*(___stdc_bit_ceilull_sloc0_1_0 + 1)
      000094 A5*00            [ 3]  188 	lda	*___SDCC_m6502_ret2
      000096 85*02            [ 3]  189 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 2)
      000098 A5*00            [ 3]  190 	lda	*___SDCC_m6502_ret3
      00009A 85*03            [ 3]  191 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 3)
      00009C A5*00            [ 3]  192 	lda	*___SDCC_m6502_ret4
      00009E 85*04            [ 3]  193 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 4)
      0000A0 A5*00            [ 3]  194 	lda	*___SDCC_m6502_ret5
      0000A2 85*05            [ 3]  195 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 5)
      0000A4 A5*00            [ 3]  196 	lda	*___SDCC_m6502_ret6
      0000A6 85*06            [ 3]  197 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 6)
      0000A8 A5*00            [ 3]  198 	lda	*___SDCC_m6502_ret7
      0000AA 85*07            [ 3]  199 	sta	*(___stdc_bit_ceilull_sloc0_1_0 + 7)
                                    200 ;	Raw cost for generated ic 37 : (31, 48.000000) count=0.999999
                                    201 ;	genRet
      0000AC 85*00            [ 3]  202 	sta	*___SDCC_m6502_ret7
      0000AE A5*06            [ 3]  203 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 6)
      0000B0 85*00            [ 3]  204 	sta	*___SDCC_m6502_ret6
      0000B2 A5*05            [ 3]  205 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 5)
      0000B4 85*00            [ 3]  206 	sta	*___SDCC_m6502_ret5
      0000B6 A5*04            [ 3]  207 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 4)
      0000B8 85*00            [ 3]  208 	sta	*___SDCC_m6502_ret4
      0000BA A5*03            [ 3]  209 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 3)
      0000BC 85*00            [ 3]  210 	sta	*___SDCC_m6502_ret3
      0000BE A5*02            [ 3]  211 	lda	*(___stdc_bit_ceilull_sloc0_1_0 + 2)
      0000C0 85*00            [ 3]  212 	sta	*___SDCC_m6502_ret2
      0000C2 A5*00            [ 3]  213 	lda	*___stdc_bit_ceilull_sloc0_1_0
                                    214 ;	Raw cost for generated ic 20 : (24, 36.000000) count=0.999999
                                    215 ;	genLabel
                                    216 ;	Raw cost for generated ic 21 : (0, 0.000000) count=0.999999
                                    217 ;	../__stdc_bit_ceilull.c: 44: }
                                    218 ;	genEndFunction
      0000C4 60               [ 6]  219 	rts
                                    220 ;	Raw cost for generated ic 22 : (1, 6.000000) count=0.999999
                                    221 	.area CODE
                                    222 	.area RODATA
                                    223 	.area XINIT
                                    224 	.area CABS    (ABS)
