#include "../cmucal.h"
#include "cmucal-sfr.h"

/*=================CMUCAL version: S5E9110================================*/

/*====================The section of SFR Block instance===================*/
struct sfr_block cmucal_sfr_block_list[] __initdata = {
	SFR_BLOCK(APM, 0x11800000, 0x8000),
	SFR_BLOCK(CHUB, 0x10c00000, 0x8000),
	SFR_BLOCK(CMGP, 0x11c00000, 0x8000),
	SFR_BLOCK(TOP, 0x10500000, 0x8000),
	SFR_BLOCK(CORE, 0x10400000, 0x8000),
	SFR_BLOCK(CPUCL0, 0x10900000, 0x8000),
	SFR_BLOCK(DISPAUD, 0x14980000, 0x8000),
	SFR_BLOCK(FSYS, 0x13400000, 0x8000),
	SFR_BLOCK(G3D, 0x11420000, 0x8000),
	SFR_BLOCK(IS, 0x14500000, 0x8000),
	SFR_BLOCK(MFCMSCL, 0x12c00000, 0x8000),
	SFR_BLOCK(MIF, 0x12800000, 0x8000),
	SFR_BLOCK(MODEM, 0x00000000, 0x7000),
	SFR_BLOCK(PERI, 0x10030000, 0x8000),
	SFR_BLOCK(VTS, 0x11100000, 0x8000),
};

unsigned int cmucal_sfr_block_size = 15;

/*====================The section of SFR instance===================*/
struct sfr cmucal_sfr_list[] __initdata = {
	SFR(PLL_CON0_MUX_CLKCMU_APM_BUS_USER, 0x0100, APM),
	SFR(PLL_CON2_MUX_CLKCMU_APM_BUS_USER, 0x0108, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK, 0x2058, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK, 0x205c, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK, 0x2068, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK, 0x2070, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK, 0x2074, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK, 0x207c, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK, 0x20c0, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK, 0x20b4, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK, 0x2024, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK, 0x201c, APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK, 0x2004, APM),
	SFR(CLK_CON_DIV_DIV_CLK_APM_BUS, 0x1808, APM),
	SFR(CLK_CON_MUX_MUX_CLK_APM_BUS, 0x1008, APM),
	SFR(PLL_CON0_MUX_DLL_USER, 0x0140, APM),
	SFR(PLL_CON2_MUX_DLL_USER, 0x0148, APM),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS, 0x1000, APM),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS, 0x2010, APM),
	SFR(CLK_CON_GAT_CLKCMU_CMGP_BUS, 0x2000, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK, 0x20b0, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK, 0x202c, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK, 0x2030, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK, 0x203c, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK, 0x2040, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK, 0x204c, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_GNSS_IPCLKPORT_I_CLK, 0x2048, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK, 0x2084, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK, 0x2088, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK, 0x208c, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_WLBT_IPCLKPORT_PCLK, 0x2090, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK, 0x20ac, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK, 0x20a8, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_INTR_GEN_IPCLKPORT_PCLK, 0x2028, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_WLBT_IPCLKPORT_I_CLK, 0x2054, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK, 0x20c8, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK, 0x2098, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_WLBT_IPCLKPORT_PCLK, 0x209c, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK, 0x20bc, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK, 0x20b8, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK, 0x2038, APM),
	SFR(CLK_CON_MUX_MUX_CLKCMU_VTS_BUS, 0x1004, APM),
	SFR(CLK_CON_GAT_GATE_CLKCMU_VTS_BUS, 0x2014, APM),
	SFR(CLK_CON_DIV_CLKCMU_VTS_BUS, 0x1804, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_CHUB_IPCLKPORT_I_CLK, 0x2044, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK, 0x2050, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_CHUB_IPCLKPORT_I_CLK, 0x2060, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK, 0x2064, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK, 0x2094, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK, 0x20a0, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK, 0x20a4, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK, 0x206c, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK, 0x2080, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK, 0x2034, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK, 0x20c4, APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK, 0x2008, APM),
	SFR(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK, 0x200c, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK, 0x2078, APM),
	SFR(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_CMGPALV_IPCLKPORT_PCLK, 0x2020, APM),
	SFR(CLK_CON_DIV_CLKCMU_CHUB_BUS, 0x1800, APM),
	SFR(PLL_CON0_MUX_CLK_RCO_APM_USER, 0x0120, APM),
	SFR(PLL_CON2_MUX_CLK_RCO_APM_USER, 0x0128, APM),
	SFR(QCH_CON_APBIF_GPIO_ALIVE_QCH, 0x3028, APM),
	SFR(QCH_CON_APBIF_GPIO_CMGPALV_QCH, 0x302c, APM),
	SFR(QCH_CON_APBIF_PMU_ALIVE_QCH, 0x3030, APM),
	SFR(QCH_CON_APBIF_PMU_INTR_GEN_QCH, 0x3034, APM),
	SFR(QCH_CON_APBIF_RTC_QCH, 0x3038, APM),
	SFR(QCH_CON_APBIF_TOP_RTC_QCH, 0x303c, APM),
	SFR(QCH_CON_APM_CMU_APM_QCH, 0x3040, APM),
	SFR(QCH_CON_DTZPC_APM_QCH, 0x3044, APM),
	SFR(QCH_CON_GREBEINTEGRATION_QCH_GREBE, 0x304c, APM),
	SFR(QCH_CON_GREBEINTEGRATION_QCH_DBG, 0x3048, APM),
	SFR(QCH_CON_INTMEM_QCH, 0x3050, APM),
	SFR(QCH_CON_LHM_AXI_C_CHUB_QCH, 0x3054, APM),
	SFR(QCH_CON_LHM_AXI_C_GNSS_QCH, 0x3058, APM),
	SFR(QCH_CON_LHM_AXI_C_MODEM_QCH, 0x305c, APM),
	SFR(QCH_CON_LHM_AXI_C_VTS_QCH, 0x3060, APM),
	SFR(QCH_CON_LHM_AXI_C_WLBT_QCH, 0x3064, APM),
	SFR(QCH_CON_LHM_AXI_P_APM_QCH, 0x3068, APM),
	SFR(QCH_CON_LHS_AXI_D_APM_QCH, 0x306c, APM),
	SFR(QCH_CON_LHS_AXI_LP_CHUB_QCH, 0x3070, APM),
	SFR(QCH_CON_LHS_AXI_LP_VTS_QCH, 0x3074, APM),
	SFR(QCH_CON_MAILBOX_APM_AP_QCH, 0x3078, APM),
	SFR(QCH_CON_MAILBOX_APM_CHUB_QCH, 0x307c, APM),
	SFR(QCH_CON_MAILBOX_APM_CP_QCH, 0x3080, APM),
	SFR(QCH_CON_MAILBOX_APM_GNSS_QCH, 0x3084, APM),
	SFR(QCH_CON_MAILBOX_APM_VTS_QCH, 0x3088, APM),
	SFR(QCH_CON_MAILBOX_APM_WLBT_QCH, 0x308c, APM),
	SFR(QCH_CON_MAILBOX_AP_CHUB_QCH, 0x3090, APM),
	SFR(QCH_CON_MAILBOX_AP_CP_QCH, 0x3094, APM),
	SFR(QCH_CON_MAILBOX_AP_CP_S_QCH, 0x3098, APM),
	SFR(QCH_CON_MAILBOX_AP_GNSS_QCH, 0x309c, APM),
	SFR(QCH_CON_MAILBOX_AP_WLBT_QCH, 0x30a0, APM),
	SFR(QCH_CON_MAILBOX_CP_CHUB_QCH, 0x30a4, APM),
	SFR(QCH_CON_MAILBOX_CP_GNSS_QCH, 0x30a8, APM),
	SFR(QCH_CON_MAILBOX_CP_WLBT_QCH, 0x30ac, APM),
	SFR(QCH_CON_MAILBOX_GNSS_CHUB_QCH, 0x30b0, APM),
	SFR(QCH_CON_MAILBOX_GNSS_WLBT_QCH, 0x30b4, APM),
	SFR(QCH_CON_MAILBOX_WLBT_ABOX_QCH, 0x30b8, APM),
	SFR(QCH_CON_MAILBOX_WLBT_CHUB_QCH, 0x30bc, APM),
	SFR(QCH_CON_PEM_QCH, 0x30c0, APM),
	SFR(QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH, 0x30c4, APM),
	SFR(QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH, 0x30c8, APM),
	SFR(QCH_CON_SPEEDY_APM_QCH, 0x30cc, APM),
	SFR(QCH_CON_SYSREG_APM_QCH, 0x30d0, APM),
	SFR(QCH_CON_WDT_APM_QCH, 0x30d4, APM),
	SFR(PLL_CON0_MUX_CLKCMU_CHUB_BUS_USER, 0x0100, CHUB),
	SFR(PLL_CON2_MUX_CLKCMU_CHUB_BUS_USER, 0x0108, CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK, 0x2000, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK, 0x2010, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_P_APM_CHUB_IPCLKPORT_I_PCLK, 0x2014, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK, 0x2024, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_LP_CHUB_IPCLKPORT_I_CLK, 0x2040, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_P_CHUB_IPCLKPORT_I_CLK, 0x2044, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_D_CHUB_IPCLKPORT_I_CLK, 0x204c, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_C_CHUB_IPCLKPORT_I_CLK, 0x2048, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK, 0x2050, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0, 0x2054, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK, 0x2058, CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK, 0x2004, CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK, 0x2008, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK, 0x206c, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_P_APM_CHUB_IPCLKPORT_ACLK, 0x2070, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK, 0x2074, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK, 0x2078, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK, 0x2084, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK, 0x200c, CHUB),
	SFR(CLK_CON_DIV_DIV_CLK_CHUB_BUS, 0x1800, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK, 0x2028, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK, 0x2018, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK, 0x201c, CHUB),
	SFR(CLK_CON_MUX_MUX_CLK_CHUB_BUS, 0x1004, CHUB),
	SFR(PLL_CON0_MUX_CLK_RCO_CHUB_USER, 0x0120, CHUB),
	SFR(PLL_CON2_MUX_CLK_RCO_CHUB_USER, 0x0128, CHUB),
	SFR(CLK_CON_MUX_CLK_CHUB_TIMER_FCLK, 0x1000, CHUB),
	SFR(CLK_CON_MUX_MUX_CLK_CHUB_USI0, 0x1010, CHUB),
	SFR(CLK_CON_DIV_DIV_CLK_CHUB_USI0, 0x180c, CHUB),
	SFR(CLK_CON_MUX_MUX_CLK_CHUB_I2C0, 0x1008, CHUB),
	SFR(CLK_CON_DIV_DIV_CLK_CHUB_I2C0, 0x1804, CHUB),
	SFR(CLK_CON_MUX_MUX_CLK_CHUB_I2C1, 0x100c, CHUB),
	SFR(CLK_CON_DIV_DIV_CLK_CHUB_I2C1, 0x1808, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_USI_CHUB00_IPCLKPORT_IPCLK, 0x207c, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_USI_CHUB00_IPCLKPORT_PCLK, 0x2080, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB00_IPCLKPORT_IPCLK, 0x2030, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB00_IPCLKPORT_PCLK, 0x2034, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB01_IPCLKPORT_IPCLK, 0x2038, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB01_IPCLKPORT_PCLK, 0x203c, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_CHUB_RTC_APBIF_IPCLKPORT_PCLK, 0x2020, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_GPIO_CMGPALV_CHUB_APBIF_IPCLKPORT_PCLK, 0x202c, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK, 0x2068, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C0_IPCLKPORT_CLK, 0x205c, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C1_IPCLKPORT_CLK, 0x2060, CHUB),
	SFR(CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK, 0x2064, CHUB),
	SFR(QCH_CON_BAAW_D_CHUB_QCH, 0x3010, CHUB),
	SFR(QCH_CON_BAAW_P_APM_CHUB_QCH, 0x3014, CHUB),
	SFR(QCH_CON_CHUB_CMU_CHUB_QCH, 0x3018, CHUB),
	SFR(QCH_CON_CHUB_RTC_APBIF_QCH, 0x301c, CHUB),
	SFR(QCH_CON_CM4_CHUB_QCH, 0x3020, CHUB),
	SFR(QCH_CON_D_TZPC_CHUB_QCH, 0x3024, CHUB),
	SFR(QCH_CON_GPIO_CMGPALV_CHUB_APBIF_QCH, 0x3028, CHUB),
	SFR(QCH_CON_I2C_CHUB00_QCH, 0x302c, CHUB),
	SFR(QCH_CON_I2C_CHUB01_QCH, 0x3030, CHUB),
	SFR(QCH_CON_LHM_AXI_LP_CHUB_QCH, 0x3034, CHUB),
	SFR(QCH_CON_LHM_AXI_P_CHUB_QCH, 0x3038, CHUB),
	SFR(QCH_CON_LHS_AXI_C_CHUB_QCH, 0x303c, CHUB),
	SFR(QCH_CON_LHS_AXI_D_CHUB_QCH, 0x3040, CHUB),
	SFR(QCH_CON_PDMA_CHUB_QCH, 0x3044, CHUB),
	SFR(QCH_CON_PWM_CHUB_QCH, 0x3048, CHUB),
	SFR(QCH_CON_SWEEPER_D_CHUB_QCH, 0x304c, CHUB),
	SFR(QCH_CON_SWEEPER_P_APM_CHUB_QCH, 0x3050, CHUB),
	SFR(QCH_CON_SYSREG_CHUB_QCH, 0x3054, CHUB),
	SFR(QCH_CON_TIMER_CHUB_QCH, 0x3058, CHUB),
	SFR(QCH_CON_USI_CHUB00_QCH, 0x305c, CHUB),
	SFR(QCH_CON_WDT_CHUB_QCH, 0x3060, CHUB),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK, 0x2004, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK, 0x2088, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK, 0x208c, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK, 0x2098, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK, 0x2018, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0, 0x200c, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK, 0x209c, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK, 0x2084, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK, 0x2094, CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_CMGP_ADC, 0x1000, CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_ADC, 0x1800, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK, 0x2054, CMGP),
	SFR(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK, 0x2008, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK, 0x2090, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_DTZPC_CMGP_IPCLKPORT_PCLK, 0x2014, CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_CMGP_I2C0, 0x1004, CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_I2C0, 0x1804, CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_CMGP_USI0, 0x1020, CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_USI0, 0x1820, CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_CMGP_USI1, 0x1024, CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_USI1, 0x1824, CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_CMGP_USI2, 0x1028, CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_USI2, 0x1828, CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_CMGP_USI3, 0x102c, CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_USI3, 0x182c, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK, 0x201c, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK, 0x2020, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK, 0x2028, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK, 0x2030, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK, 0x2038, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK, 0x20a0, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK, 0x20a4, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK, 0x20a8, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK, 0x20ac, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK, 0x20b0, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK, 0x20b4, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK, 0x20b8, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK, 0x20bc, CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_CMGP_I2C1, 0x1008, CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_I2C1, 0x1808, CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_CMGP_I2C2, 0x100c, CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_I2C2, 0x180c, CMGP),
	SFR(CLK_CON_MUX_MUX_CLK_CMGP_I2C3, 0x1010, CMGP),
	SFR(CLK_CON_DIV_DIV_CLK_CMGP_I2C3, 0x1810, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK, 0x2058, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK, 0x205c, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK, 0x2060, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK, 0x2064, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK, 0x2074, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK, 0x2078, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK, 0x207c, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK, 0x2080, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK, 0x2024, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK, 0x202c, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK, 0x2034, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1, 0x2010, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK, 0x2040, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK, 0x2048, CMGP),
	SFR(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK, 0x2050, CMGP),
	SFR(QCH_CON_ADC_CMGP_QCH_S0, 0x3004, CMGP),
	SFR(QCH_CON_ADC_CMGP_QCH_S1, 0x3008, CMGP),
	SFR(DMYQCH_CON_ADC_CMGP_QCH_ADC, 0x3000, CMGP),
	SFR(QCH_CON_CMGP_CMU_CMGP_QCH, 0x300c, CMGP),
	SFR(QCH_CON_DTZPC_CMGP_QCH, 0x3010, CMGP),
	SFR(QCH_CON_GPIO_CMGP_QCH, 0x3014, CMGP),
	SFR(QCH_CON_I2C_CMGP0_QCH, 0x3018, CMGP),
	SFR(QCH_CON_I2C_CMGP1_QCH, 0x301c, CMGP),
	SFR(QCH_CON_I2C_CMGP2_QCH, 0x3020, CMGP),
	SFR(QCH_CON_I2C_CMGP3_QCH, 0x3024, CMGP),
	SFR(QCH_CON_I2C_CMGP4_QCH, 0x3028, CMGP),
	SFR(QCH_CON_I2C_CMGP5_QCH, 0x302c, CMGP),
	SFR(QCH_CON_I2C_CMGP6_QCH, 0x3030, CMGP),
	SFR(QCH_CON_SYSREG_CMGP_QCH, 0x304c, CMGP),
	SFR(QCH_CON_SYSREG_CMGP2CHUB_QCH, 0x3034, CMGP),
	SFR(QCH_CON_SYSREG_CMGP2CP_QCH, 0x3038, CMGP),
	SFR(QCH_CON_SYSREG_CMGP2GNSS_QCH, 0x303c, CMGP),
	SFR(QCH_CON_SYSREG_CMGP2PMU_AP_QCH, 0x3040, CMGP),
	SFR(QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH, 0x3044, CMGP),
	SFR(QCH_CON_SYSREG_CMGP2WLBT_QCH, 0x3048, CMGP),
	SFR(QCH_CON_USI_CMGP0_QCH, 0x3050, CMGP),
	SFR(QCH_CON_USI_CMGP1_QCH, 0x3054, CMGP),
	SFR(QCH_CON_USI_CMGP2_QCH, 0x3058, CMGP),
	SFR(QCH_CON_USI_CMGP3_QCH, 0x305c, CMGP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DISPAUD_DISP, 0x1024, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DISPAUD_DISP, 0x202c, TOP),
	SFR(CLK_CON_DIV_CLKCMU_DISPAUD_DISP, 0x1830, TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS, 0x1028, TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD, 0x1030, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD, 0x2038, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS, 0x2030, TOP),
	SFR(CLK_CON_DIV_CLKCMU_FSYS_BUS, 0x1834, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0, 0x205c, TOP),
	SFR(CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK, 0x1800, TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERI_BUS, 0x1058, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERI_BUS, 0x2068, TOP),
	SFR(CLK_CON_DIV_CLKCMU_PERI_BUS, 0x1864, TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERI_IP, 0x105c, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERI_IP, 0x206c, TOP),
	SFR(CLK_CON_DIV_CLKCMU_PERI_IP, 0x1868, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_APM_BUS, 0x2008, TOP),
	SFR(CLK_CON_DIV_CLKCMU_APM_BUS, 0x180c, TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD, 0x102c, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD, 0x2034, TOP),
	SFR(CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD, 0x1838, TOP),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK0, 0x1810, TOP),
	SFR(CLK_CON_DIV_CLKCMU_CIS_CLK1, 0x1814, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0, 0x200c, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1, 0x2010, TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0, 0x1004, TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1, 0x1008, TOP),
	SFR(CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD, 0x183c, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1, 0x2060, TOP),
	SFR(CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK, 0x1804, TOP),
	SFR(CLK_CON_MUX_MUX_CMU_CMUREF, 0x1068, TOP),
	SFR(CLK_CON_MUX_MUX_CLK_CMU_CMUREF, 0x1064, TOP),
	SFR(CLK_CON_DIV_DIV_CLK_CMU_CMUREF, 0x1870, TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_APM_BUS, 0x1000, TOP),
	SFR(PLL_CON0_PLL_SHARED0, 0x0160, TOP),
	SFR(PLL_LOCKTIME_PLL_SHARED0, 0x0008, TOP),
	SFR(PLL_CON0_PLL_SHARED1, 0x0180, TOP),
	SFR(PLL_LOCKTIME_PLL_SHARED1, 0x000c, TOP),
	SFR(CLK_CON_DIV_PLL_SHARED0_DIV3, 0x187c, TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL0_DBG, 0x1820, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG, 0x201c, TOP),
	SFR(CLK_CON_DIV_PLL_SHARED0_DIV2, 0x1878, TOP),
	SFR(CLK_CON_DIV_PLL_SHARED0_DIV4, 0x1880, TOP),
	SFR(CLK_CON_DIV_PLL_SHARED1_DIV2, 0x1884, TOP),
	SFR(CLK_CON_DIV_PLL_SHARED1_DIV4, 0x188c, TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP, 0x1050, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP, 0x2058, TOP),
	SFR(CLK_CON_DIV_CLKCMU_MIF_BUSP, 0x185c, TOP),
	SFR(CLK_CON_DIV_PLL_SHARED1_DIV3, 0x1888, TOP),
	SFR(PLL_CON0_PLL_MMC, 0x0120, TOP),
	SFR(PLL_CON3_PLL_MMC, 0x012c, TOP),
	SFR(PLL_LOCKTIME_PLL_MMC, 0x0004, TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_FSYS_USB20DRD, 0x1034, TOP),
	SFR(CLK_CON_DIV_CLKCMU_FSYS_USB20DRD, 0x1840, TOP),
	SFR(CLK_CON_DIV_CLKCMU_IS_BUS, 0x184c, TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_IS_BUS, 0x1040, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_IS_BUS, 0x2048, TOP),
	SFR(CLK_CON_DIV_CLKCMU_IS_VRA, 0x1850, TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_IS_VRA, 0x1044, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_IS_VRA, 0x204c, TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH, 0x1018, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH, 0x2020, TOP),
	SFR(CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH, 0x1824, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_G3D_BUS, 0x2040, TOP),
	SFR(CLK_CON_DIV_CLKCMU_G3D_BUS, 0x1844, TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_G3D_BUS, 0x1038, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_DISPAUD_CPU, 0x2028, TOP),
	SFR(CLK_CON_DIV_CLKCMU_DISPAUD_CPU, 0x182c, TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_DISPAUD_CPU, 0x1020, TOP),
	SFR(CLK_CON_GAT_CLKCMU_MIF_SWITCH, 0x2000, TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH, 0x1054, TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG, 0x1014, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MFC, 0x2050, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MSCL, 0x2054, TOP),
	SFR(CLK_CON_DIV_CLKCMU_MFCMSCL_MFC, 0x1854, TOP),
	SFR(CLK_CON_DIV_CLKCMU_MFCMSCL_MSCL, 0x1858, TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MFC, 0x1048, TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MSCL, 0x104c, TOP),
	SFR(CLK_CON_DIV_CLKCMU_PERI_UART, 0x186c, TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_PERI_UART, 0x1060, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_PERI_UART, 0x2070, TOP),
	SFR(CLK_CON_DIV_CLKCMU_OTP, 0x1860, TOP),
	SFR(CLK_CON_GAT_CLK_BLK_CMU_UID_OTP_IPCLKPORT_CLK, 0x2004, TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CORE_BUS, 0x100c, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CORE_BUS, 0x2014, TOP),
	SFR(CLK_CON_DIV_CLKCMU_CORE_BUS, 0x1818, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_FSYS_USB20DRD, 0x203c, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2, 0x2064, TOP),
	SFR(CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK, 0x1808, TOP),
	SFR(CLK_CON_MUX_MUX_CLKCMU_CORE_SSS, 0x1010, TOP),
	SFR(CLK_CON_GAT_GATE_CLKCMU_CORE_SSS, 0x2018, TOP),
	SFR(CLK_CON_DIV_CLKCMU_CORE_SSS, 0x181c, TOP),
	SFR(DMYQCH_CON_CMU_TOP_CMUREF_QCH, 0x3000, TOP),
	SFR(DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS0, 0x3004, TOP),
	SFR(DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS1, 0x3008, TOP),
	SFR(DMYQCH_CON_OTP_QCH, 0x3014, TOP),
	SFR(PLL_CON0_MUX_CLKCMU_CORE_BUS_USER, 0x0100, CORE),
	SFR(PLL_CON2_MUX_CLKCMU_CORE_BUS_USER, 0x0108, CORE),
	SFR(CLK_CON_DIV_DIV_CLK_CORE_BUSP, 0x1800, CORE),
	SFR(CLK_CON_MUX_MUX_CLK_CORE_GIC, 0x1000, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_DIT_IPCLKPORT_PCLKM, 0x2018, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM, 0x201c, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM, 0x2020, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKM, 0x2024, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK, 0x2038, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK, 0x2034, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK, 0x203c, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK, 0x2044, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_DIT_IPCLKPORT_ICLKL2A, 0x2048, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK, 0x2050, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_IS_IPCLKPORT_I_CLK, 0x2080, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_MFCMSCL_IPCLKPORT_I_CLK, 0x2084, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK, 0x2088, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_DPU_IPCLKPORT_I_CLK, 0x2070, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_FSYS_IPCLKPORT_I_CLK, 0x2074, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_MODEM_IPCLKPORT_I_CLK, 0x2054, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_MODEM_IPCLKPORT_I_CLK, 0x2058, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_ABOX_IPCLKPORT_I_CLK, 0x205c, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK, 0x2060, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CHUB_IPCLKPORT_I_CLK, 0x2064, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CSSYS_IPCLKPORT_I_CLK, 0x206c, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_GNSS_IPCLKPORT_I_CLK, 0x207c, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_WLBT_IPCLKPORT_I_CLK, 0x208c, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK, 0x2090, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CHUB_IPCLKPORT_I_CLK, 0x2094, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK, 0x2098, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_DISPAUD_IPCLKPORT_I_CLK, 0x209c, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_FSYS_IPCLKPORT_I_CLK, 0x20a0, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GNSS_IPCLKPORT_I_CLK, 0x20a8, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_IS_IPCLKPORT_I_CLK, 0x20ac, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MFCMSCL_IPCLKPORT_I_CLK, 0x20b0, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK, 0x20bc, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MODEM_IPCLKPORT_I_CLK, 0x20b4, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERI_IPCLKPORT_I_CLK, 0x20b8, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_WLBT_IPCLKPORT_I_CLK, 0x20c0, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_PDMA0, 0x20c4, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK, 0x20c8, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK, 0x20cc, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_OCC_IPCLKPORT_CLK, 0x20d0, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK, 0x20d4, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK, 0x20e4, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_ACLK, 0x20e8, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_PCLK, 0x20ec, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1, 0x20f0, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK, 0x20fc, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK, 0x2100, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK, 0x2104, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_ACLK, 0x2108, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_PCLK, 0x210c, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_P_CORE, 0x2118, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK, 0x2114, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK, 0x211c, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CPUCL0_IPCLKPORT_I_CLK, 0x2068, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK, 0x20dc, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK, 0x20e0, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK, 0x20f8, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK, 0x2040, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK, 0x204c, CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK, 0x2004, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_G3D_IPCLKPORT_I_CLK, 0x2078, CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK, 0x2000, CORE),
	SFR(PLL_CON0_MUX_CLKCMU_CORE_SSS_USER, 0x0120, CORE),
	SFR(PLL_CON2_MUX_CLKCMU_CORE_SSS_USER, 0x0128, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_SSS_IPCLKPORT_ACLKM, 0x2028, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK, 0x20d8, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK, 0x20a4, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE, 0x2110, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM, 0x2014, CORE),
	SFR(CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK, 0x20f4, CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_MCLK, 0x2008, CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_MCLK_P_CORE, 0x2010, CORE),
	SFR(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_MCLK, 0x200c, CORE),
	SFR(QCH_CON_ADM_AHB_SSS_QCH, 0x3074, CORE),
	SFR(QCH_CON_BAAW_P_CHUB_QCH, 0x3078, CORE),
	SFR(QCH_CON_BAAW_P_GNSS_QCH, 0x307c, CORE),
	SFR(QCH_CON_BAAW_P_MODEM_QCH, 0x3080, CORE),
	SFR(QCH_CON_BAAW_P_VTS_QCH, 0x3084, CORE),
	SFR(QCH_CON_BAAW_P_WLBT_QCH, 0x3088, CORE),
	SFR(QCH_CON_CORE_CMU_CORE_QCH, 0x308c, CORE),
	SFR(QCH_CON_DIT_QCH, 0x3090, CORE),
	SFR(QCH_CON_D_TZPC_CORE_QCH, 0x3094, CORE),
	SFR(QCH_CON_GIC400_AIHWACG_QCH, 0x3098, CORE),
	SFR(QCH_CON_LHM_AXI_D0_MODEM_QCH, 0x309c, CORE),
	SFR(QCH_CON_LHM_AXI_D1_MODEM_QCH, 0x30a0, CORE),
	SFR(QCH_CON_LHM_AXI_D_ABOX_QCH, 0x30a4, CORE),
	SFR(QCH_CON_LHM_AXI_D_APM_QCH, 0x30a8, CORE),
	SFR(QCH_CON_LHM_AXI_D_CHUB_QCH, 0x30ac, CORE),
	SFR(QCH_CON_LHM_AXI_D_CPUCL0_QCH, 0x30b0, CORE),
	SFR(QCH_CON_LHM_AXI_D_CSSYS_QCH, 0x30b4, CORE),
	SFR(QCH_CON_LHM_AXI_D_DPU_QCH, 0x30b8, CORE),
	SFR(QCH_CON_LHM_AXI_D_FSYS_QCH, 0x30bc, CORE),
	SFR(QCH_CON_LHM_AXI_D_G3D_QCH, 0x30c0, CORE),
	SFR(QCH_CON_LHM_AXI_D_GNSS_QCH, 0x30c4, CORE),
	SFR(QCH_CON_LHM_AXI_D_IS_QCH, 0x30c8, CORE),
	SFR(QCH_CON_LHM_AXI_D_MFCMSCL_QCH, 0x30cc, CORE),
	SFR(QCH_CON_LHM_AXI_D_VTS_QCH, 0x30d0, CORE),
	SFR(QCH_CON_LHM_AXI_D_WLBT_QCH, 0x30d4, CORE),
	SFR(QCH_CON_LHS_AXI_P_APM_QCH, 0x30d8, CORE),
	SFR(QCH_CON_LHS_AXI_P_CHUB_QCH, 0x30dc, CORE),
	SFR(QCH_CON_LHS_AXI_P_CPUCL0_QCH, 0x30e0, CORE),
	SFR(QCH_CON_LHS_AXI_P_DISPAUD_QCH, 0x30e4, CORE),
	SFR(QCH_CON_LHS_AXI_P_FSYS_QCH, 0x30e8, CORE),
	SFR(QCH_CON_LHS_AXI_P_G3D_QCH, 0x30ec, CORE),
	SFR(QCH_CON_LHS_AXI_P_GNSS_QCH, 0x30f0, CORE),
	SFR(QCH_CON_LHS_AXI_P_IS_QCH, 0x30f4, CORE),
	SFR(QCH_CON_LHS_AXI_P_MFCMSCL_QCH, 0x30f8, CORE),
	SFR(QCH_CON_LHS_AXI_P_MODEM_QCH, 0x30fc, CORE),
	SFR(QCH_CON_LHS_AXI_P_PERI_QCH, 0x3100, CORE),
	SFR(QCH_CON_LHS_AXI_P_VTS_QCH, 0x3104, CORE),
	SFR(QCH_CON_LHS_AXI_P_WLBT_QCH, 0x3108, CORE),
	SFR(QCH_CON_PDMA_CORE_QCH, 0x310c, CORE),
	SFR(DMYQCH_CON_RSTNSYNC_CLK_CORE_BUSP_OCC_QCH, 0x3000, CORE),
	SFR(QCH_CON_RTIC_QCH, 0x3110, CORE),
	SFR(QCH_CON_SFR_APBIF_CMU_TOPC_QCH, 0x3114, CORE),
	SFR(QCH_CON_SIREX_QCH, 0x3118, CORE),
	SFR(QCH_CON_SPDMA_CORE_QCH, 0x311c, CORE),
	SFR(QCH_CON_SSS_QCH, 0x3120, CORE),
	SFR(QCH_CON_SYSREG_CORE_QCH, 0x3124, CORE),
	SFR(QCH_CON_TREX_D_CORE_QCH, 0x3128, CORE),
	SFR(QCH_CON_TREX_D_NRT_QCH, 0x312c, CORE),
	SFR(QCH_CON_TREX_P_CORE_QCH, 0x3130, CORE),
	SFR(PLL_CON0_PLL_CPUCL0, 0x0140, CPUCL0),
	SFR(PLL_LOCKTIME_PLL_CPUCL0, 0x0000, CPUCL0),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER, 0x0120, CPUCL0),
	SFR(PLL_CON2_MUX_CLKCMU_CPUCL0_SWITCH_USER, 0x0128, CPUCL0),
	SFR(CLK_CON_MUX_MUX_CLK_CPUCL0_PLL, 0x1008, CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK, 0x1810, CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF, 0x1808, CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK, 0x2054, CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK, 0x204c, CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK, 0x2004, CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK, 0x1800, CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_CPU, 0x180c, CPUCL0),
	SFR(PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER, 0x0100, CPUCL0),
	SFR(PLL_CON2_MUX_CLKCMU_CPUCL0_DBG_USER, 0x0108, CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_IPCLKPORT_CLK, 0x2044, CPUCL0),
	SFR(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK, 0x2000, CPUCL0),
	SFR(CLK_CON_GAT_GATE_CLK_CLUSTER0_CPU, 0x200c, CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CSSYS_MIF_IPCLKPORT_PCLKM, 0x2010, CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_AHB_G_CSSYS_SSS_IPCLKPORT_HCLKS, 0x2018, CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS, 0x201c, CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM, 0x2020, CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLK, 0x202c, CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_D_CSSYS_IPCLKPORT_I_CLK, 0x203c, CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG, 0x2028, CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK, 0x2050, CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK, 0x2034, CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK, 0x2030, CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_ACLK_IPCLKPORT_CLK, 0x2040, CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_D_CPUCL0_IPCLKPORT_I_CLK, 0x2038, CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CLUSTER0_CNTCLK, 0x1804, CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLKDBG, 0x1814, CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLKDBG_IPCLKPORT_CLK, 0x2048, CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM, 0x2014, CPUCL0),
	SFR(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS, 0x2024, CPUCL0),
	SFR(DMYQCH_CON_CLUSTER0_QCH_CPU, 0x3000, CPUCL0),
	SFR(DMYQCH_CON_CLUSTER0_QCH_DBG, 0x3004, CPUCL0),
	SFR(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH, 0x3018, CPUCL0),
	SFR(QCH_CON_CPUCL0_CMU_CPUCL0_QCH, 0x301c, CPUCL0),
	SFR(DMYQCH_CON_CSSYS_DBG_QCH, 0x3008, CPUCL0),
	SFR(QCH_CON_DUMP_PC_CPUCL0_QCH, 0x3020, CPUCL0),
	SFR(QCH_CON_D_TZPC_CPUCL0_QCH, 0x3024, CPUCL0),
	SFR(QCH_CON_LHM_AXI_P_CPUCL0_QCH, 0x3028, CPUCL0),
	SFR(QCH_CON_LHS_AXI_D_CPUCL0_QCH, 0x302c, CPUCL0),
	SFR(QCH_CON_LHS_AXI_D_CSSYS_QCH, 0x3030, CPUCL0),
	SFR(QCH_CON_SECJTAG_QCH, 0x3034, CPUCL0),
	SFR(QCH_CON_SYSREG_CPUCL0_QCH, 0x3038, CPUCL0),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_CPU, 0x1808, DISPAUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_CPU, 0x1004, DISPAUD),
	SFR(PLL_CON0_MUX_CLKCMU_DISPAUD_CPU_USER, 0x0100, DISPAUD),
	SFR(PLL_CON2_MUX_CLKCMU_DISPAUD_CPU_USER, 0x0108, DISPAUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG, 0x1810, DISPAUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK, 0x180c, DISPAUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_UAIF0, 0x1824, DISPAUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_AUDIF, 0x1800, DISPAUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_UAIF1, 0x1828, DISPAUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_UAIF0, 0x1010, DISPAUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_UAIF1, 0x1014, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_ASB, 0x202c, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK, 0x2044, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK, 0x2090, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK, 0x2094, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_AUD_IPCLKPORT_CLK, 0x2098, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM, 0x2070, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK, 0x2078, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_WDT_AUD_IPCLKPORT_PCLK, 0x20b0, DISPAUD),
	SFR(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_OSCCLK_IPCLKPORT_CLK, 0x201c, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DFTMUX_DISPAUD_IPCLKPORT_AUD_CODEC_MCLK, 0x2048, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_ACLK, 0x207c, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_PCLK, 0x2080, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_ABOX_IPCLKPORT_CLK, 0x20a4, DISPAUD),
	SFR(PLL_CON0_MUX_CLKCMU_DISPAUD_DISP_USER, 0x0120, DISPAUD),
	SFR(PLL_CON2_MUX_CLKCMU_DISPAUD_DISP_USER, 0x0128, DISPAUD),
	SFR(CLK_CON_DIV_DIV_CLK_DISPAUD_BUSP, 0x1830, DISPAUD),
	SFR(PLL_CON0_PLL_AUD, 0x0160, DISPAUD),
	SFR(PLL_CON3_PLL_AUD, 0x016c, DISPAUD),
	SFR(PLL_LOCKTIME_PLL_AUD, 0x0000, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_DPU_IPCLKPORT_I_CLK, 0x206c, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_DISP_IPCLKPORT_CLK, 0x20a0, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_BUSP_IPCLKPORT_CLK, 0x209c, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_ACLK, 0x2084, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_PCLK, 0x2088, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SYSREG_DISPAUD_IPCLKPORT_PCLK, 0x20ac, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHM_AXI_P_DISPAUD_IPCLKPORT_I_CLK, 0x2064, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK, 0x208c, DISPAUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH, 0x1008, DISPAUD),
	SFR(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_DISPAUD_CMU_DISPAUD_IPCLKPORT_PCLK, 0x200c, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_ABOX_IPCLKPORT_I_CLK, 0x2068, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_DPU_IPCLKPORT_CLK, 0x20a8, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_DBG, 0x2034, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DECON, 0x2050, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DPP, 0x2058, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DMA, 0x2054, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK, 0x2020, DISPAUD),
	SFR(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0, 0x2000, DISPAUD),
	SFR(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1, 0x2004, DISPAUD),
	SFR(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK, 0x2010, DISPAUD),
	SFR(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK, 0x2014, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_CA7, 0x2030, DISPAUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_BUS, 0x1804, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_GPIO_DISPAUD_IPCLKPORT_PCLK, 0x2060, DISPAUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_UAIF2, 0x182c, DISPAUD),
	SFR(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK, 0x2018, DISPAUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_FM_SPDY, 0x181c, DISPAUD),
	SFR(CLK_CON_MUX_MUX_CLK_AUD_FM, 0x100c, DISPAUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_FM, 0x1818, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_D_TZPC_DISPAUD_IPCLKPORT_PCLK, 0x205c, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_SPDY, 0x2028, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_IPCLKPORT_PCLKM, 0x203c, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_ABOX_IPCLKPORT_PCLKM, 0x2040, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKS, 0x2074, DISPAUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_DMIC, 0x1814, DISPAUD),
	SFR(CLK_CON_DIV_DIV_CLK_AUD_MCLK, 0x1820, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DMIC_IPCLKPORT_CLK, 0x204c, DISPAUD),
	SFR(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2, 0x2008, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK_IRQ, 0x2024, DISPAUD),
	SFR(PLL_CON0_MUX_TICK_USB_USER, 0x0140, DISPAUD),
	SFR(PLL_CON2_MUX_TICK_USB_USER, 0x0148, DISPAUD),
	SFR(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_OSC_SPDY, 0x2038, DISPAUD),
	SFR(DMYQCH_CON_ABOX_QCH_CPU, 0x3000, DISPAUD),
	SFR(QCH_CON_ABOX_QCH_S_ACLK, 0x301c, DISPAUD),
	SFR(QCH_CON_ABOX_QCH_S_BCLK0, 0x3020, DISPAUD),
	SFR(QCH_CON_ABOX_QCH_S_BCLK1, 0x3024, DISPAUD),
	SFR(QCH_CON_ABOX_QCH_S_BCLK2, 0x3028, DISPAUD),
	SFR(DMYQCH_CON_ABOX_QCH_FM, 0x3004, DISPAUD),
	SFR(DMYQCH_CON_ABOX_QCH_S_IRQ, 0x3008, DISPAUD),
	SFR(QCH_CON_DISPAUD_CMU_DISPAUD_QCH, 0x302c, DISPAUD),
	SFR(DMYQCH_CON_DMIC_QCH, 0x300c, DISPAUD),
	SFR(QCH_CON_DPU_QCH_S_DPP, 0x3038, DISPAUD),
	SFR(QCH_CON_DPU_QCH_S_DMA, 0x3034, DISPAUD),
	SFR(QCH_CON_DPU_QCH_S_DECON, 0x3030, DISPAUD),
	SFR(QCH_CON_D_TZPC_DISPAUD_QCH, 0x303c, DISPAUD),
	SFR(QCH_CON_GPIO_DISPAUD_QCH, 0x3040, DISPAUD),
	SFR(QCH_CON_LHM_AXI_P_DISPAUD_QCH, 0x3044, DISPAUD),
	SFR(QCH_CON_LHS_AXI_D_ABOX_QCH, 0x3048, DISPAUD),
	SFR(QCH_CON_LHS_AXI_D_DPU_QCH, 0x304c, DISPAUD),
	SFR(QCH_CON_PPMU_ABOX_QCH, 0x3050, DISPAUD),
	SFR(QCH_CON_PPMU_DPU_QCH, 0x3054, DISPAUD),
	SFR(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CLKIN_QCH, 0x3058, DISPAUD),
	SFR(QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH, 0x305c, DISPAUD),
	SFR(QCH_CON_SMMU_ABOX_QCH, 0x3060, DISPAUD),
	SFR(QCH_CON_SMMU_DPU_QCH, 0x3064, DISPAUD),
	SFR(QCH_CON_SYSREG_DISPAUD_QCH, 0x3068, DISPAUD),
	SFR(QCH_CON_WDT_AUD_QCH, 0x306c, DISPAUD),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER, 0x0100, FSYS),
	SFR(PLL_CON2_MUX_CLKCMU_FSYS_BUS_USER, 0x0108, FSYS),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER, 0x0120, FSYS),
	SFR(PLL_CON2_MUX_CLKCMU_FSYS_MMC_CARD_USER, 0x0128, FSYS),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER, 0x0140, FSYS),
	SFR(PLL_CON2_MUX_CLKCMU_FSYS_MMC_EMBD_USER, 0x0148, FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK, 0x203c, FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK, 0x2014, FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHM_AXI_P_FSYS_IPCLKPORT_I_CLK, 0x2018, FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHS_AXI_D_FSYS_IPCLKPORT_I_CLK, 0x201c, FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK, 0x2034, FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK, 0x2038, FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK, 0x2040, FSYS),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_OSCCLK_IPCLKPORT_CLK, 0x2004, FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK, 0x2050, FSYS),
	SFR(PLL_CON0_MUX_CLKCMU_FSYS_USB20DRD_USER, 0x0160, FSYS),
	SFR(PLL_CON2_MUX_CLKCMU_FSYS_USB20DRD_USER, 0x0168, FSYS),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK, 0x2000, FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK, 0x2020, FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK, 0x2028, FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN, 0x2024, FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN, 0x2030, FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_D_TZPC_FSYS_IPCLKPORT_PCLK, 0x2010, FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20, 0x2044, FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY, 0x2048, FSYS),
	SFR(CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK, 0x204c, FSYS),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50, 0x2008, FSYS),
	SFR(CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26, 0x200c, FSYS),
	SFR(QCH_CON_D_TZPC_FSYS_QCH, 0x300c, FSYS),
	SFR(QCH_CON_FSYS_CMU_FSYS_QCH, 0x3010, FSYS),
	SFR(QCH_CON_GPIO_FSYS_QCH, 0x3014, FSYS),
	SFR(QCH_CON_LHM_AXI_P_FSYS_QCH, 0x3018, FSYS),
	SFR(QCH_CON_LHS_AXI_D_FSYS_QCH, 0x301c, FSYS),
	SFR(QCH_CON_MMC_CARD_QCH, 0x3020, FSYS),
	SFR(QCH_CON_MMC_EMBD_QCH, 0x3024, FSYS),
	SFR(QCH_CON_PPMU_FSYS_QCH, 0x3028, FSYS),
	SFR(QCH_CON_SYSREG_FSYS_QCH, 0x302c, FSYS),
	SFR(QCH_CON_USB20DRD_TOP_QCH_LINK, 0x3034, FSYS),
	SFR(QCH_CON_USB20DRD_TOP_QCH_20CTRL, 0x3030, FSYS),
	SFR(DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK, 0x3000, FSYS),
	SFR(CLK_CON_DIV_DIV_CLK_G3D_BUSP, 0x1804, G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK, 0x2014, G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK, 0x2024, G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK, 0x2020, G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK, 0x201c, G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK, 0x2000, G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK, 0x2010, G3D),
	SFR(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_IPCLKPORT_CLK, 0x2004, G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_D_G3D_IPCLKPORT_I_CLK, 0x2018, G3D),
	SFR(PLL_CON0_MUX_CLKCMU_G3D_BUS_USER, 0x0100, G3D),
	SFR(PLL_CON2_MUX_CLKCMU_G3D_BUS_USER, 0x0108, G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK, 0x200c, G3D),
	SFR(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASYNC_G3D_P_IPCLKPORT_PCLKM, 0x2008, G3D),
	SFR(QCH_CON_D_TZPC_G3D_QCH, 0x300c, G3D),
	SFR(DMYQCH_CON_G3D_QCH, 0x3000, G3D),
	SFR(QCH_CON_G3D_CMU_G3D_QCH, 0x3010, G3D),
	SFR(QCH_CON_LHM_AXI_P_G3D_QCH, 0x3014, G3D),
	SFR(QCH_CON_LHS_AXI_D_G3D_QCH, 0x3018, G3D),
	SFR(QCH_CON_SYSREG_G3D_QCH, 0x301c, G3D),
	SFR(PLL_CON0_MUX_CLKCMU_IS_BUS_USER, 0x0100, IS),
	SFR(PLL_CON2_MUX_CLKCMU_IS_BUS_USER, 0x0108, IS),
	SFR(CLK_CON_DIV_DIV_CLK_IS_BUSP, 0x1800, IS),
	SFR(PLL_CON0_MUX_CLKCMU_IS_VRA_USER, 0x0140, IS),
	SFR(PLL_CON2_MUX_CLKCMU_IS_VRA_USER, 0x0148, IS),
	SFR(CLK_CON_GAT_CLK_BLK_IS_UID_IS_CMU_IS_IPCLKPORT_PCLK, 0x2004, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSP_IPCLKPORT_CLK, 0x208c, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSD_IPCLKPORT_CLK, 0x2088, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_VRA_IPCLKPORT_CLK, 0x2090, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_SYSREG_IS_IPCLKPORT_PCLK, 0x2094, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_LHM_AXI_P_IS_IPCLKPORT_I_CLK, 0x2080, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_LHS_AXI_D_IS_IPCLKPORT_I_CLK, 0x2084, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_ASYNCM_VRA, 0x2030, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_ASYNCS_VRA, 0x2034, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_PPMU_IS, 0x2024, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_PCLK_PPMU_IS, 0x207c, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_SMMU_IS, 0x2028, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_ISP, 0x201c, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_VRA, 0x202c, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_D_IS, 0x2038, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_MCSC, 0x2020, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_PCLKM, 0x2048, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_D_TZPC_IS_IPCLKPORT_PCLK, 0x2008, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_PCLKS, 0x204c, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_ISP_PCLKM, 0x2050, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_ISP_PCLKS, 0x2054, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_MCSC_PCLKM, 0x2058, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_MCSC_PCLKS, 0x205c, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_VRA_PCLKS, 0x2074, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_NS_PCLKM, 0x2060, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_NS_PCLKS, 0x2064, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_S_PCLKM, 0x2068, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_S_PCLKS, 0x206c, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_P_IS, 0x203c, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_AXI2APB_IS0, 0x200c, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_AXI2APB_IS1, 0x2010, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_CSIS, 0x2014, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_CLK_CSIS0, 0x2078, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKM, 0x2040, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKS, 0x2044, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_CSIS_DMA, 0x2018, IS),
	SFR(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_VRA_PCLKM, 0x2070, IS),
	SFR(QCH_CON_D_TZPC_IS_QCH, 0x3008, IS),
	SFR(QCH_CON_IS_CMU_IS_QCH, 0x3028, IS),
	SFR(QCH_CON_LHM_AXI_P_IS_QCH, 0x302c, IS),
	SFR(QCH_CON_LHS_AXI_D_IS_QCH, 0x3030, IS),
	SFR(QCH_CON_SYSREG_IS_QCH, 0x3034, IS),
	SFR(QCH_CON_IS3P21P0_IS_QCH_S_ISP_ISP, 0x3014, IS),
	SFR(QCH_CON_IS3P21P0_IS_QCH_S_ISP_VRA, 0x3024, IS),
	SFR(QCH_CON_IS3P21P0_IS_QCH_S_ISP_SMMU_IS, 0x3020, IS),
	SFR(QCH_CON_IS3P21P0_IS_QCH_S_ISP_MCSC, 0x3018, IS),
	SFR(QCH_CON_IS3P21P0_IS_QCH_S_ISP_PPMU_IS, 0x301c, IS),
	SFR(QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS, 0x300c, IS),
	SFR(QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_DMA, 0x3010, IS),
	SFR(CLK_CON_DIV_DIV_CLK_MFCMSCL_BUSP, 0x1800, MFCMSCL),
	SFR(PLL_CON0_MUX_CLKCMU_MFCMSCL_MSCL_USER, 0x0120, MFCMSCL),
	SFR(PLL_CON2_MUX_CLKCMU_MFCMSCL_MSCL_USER, 0x0128, MFCMSCL),
	SFR(PLL_CON0_MUX_CLKCMU_MFCMSCL_MFC_USER, 0x0100, MFCMSCL),
	SFR(PLL_CON2_MUX_CLKCMU_MFCMSCL_MFC_USER, 0x0108, MFCMSCL),
	SFR(CLK_CON_GAT_CLK_BLK_MFCMSCL_UID_MFCMSCL_CMU_MFCMSCL_IPCLKPORT_PCLK, 0x2000, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MFC_IPCLKPORT_ACLK, 0x2058, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_PCLK, 0x2060, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSREG_MFCMSCL_IPCLKPORT_PCLK, 0x2078, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_M2M_IPCLKPORT_ACLK, 0x2050, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_IPCLKPORT_CLK, 0x2068, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MSCL_IPCLKPORT_CLK, 0x2070, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_BUSP_IPCLKPORT_CLK, 0x2064, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHM_AXI_P_MFCMSCL_IPCLKPORT_I_CLK, 0x2048, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_IPCLKPORT_CLK, 0x206c, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_JPEG_IPCLKPORT_ACLK, 0x2044, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_D_TZPC_MFCMSCL_IPCLKPORT_PCLK, 0x2040, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHS_AXI_D_MFCMSCL_IPCLKPORT_I_CLK, 0x204c, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AXI2APB_MFCMSCL_IPCLKPORT_ACLK, 0x203c, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_JPEG_IPCLKPORT_PCLKM, 0x2004, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MFC_IPCLKPORT_PCLKM, 0x201c, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_NS_MFCMSCL_IPCLKPORT_PCLKM, 0x2024, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_S_MFCMSCL_IPCLKPORT_PCLKM, 0x202c, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_XIU_D_MFCMSCL_IPCLKPORT_ACLK, 0x207c, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_ACLK, 0x205c, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSMMU_MFCMSCL_IPCLKPORT_CLK, 0x2074, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MCSC_IPCLKPORT_PCLKM, 0x2014, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_M2M_IPCLKPORT_PCLKM, 0x200c, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MCSC_IPCLKPORT_I_CLK, 0x2054, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKM, 0x2034, MFCMSCL),
	SFR(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKS, 0x2038, MFCMSCL),
	SFR(QCH_CON_D_TZPC_MFCMSCL_QCH, 0x3008, MFCMSCL),
	SFR(QCH_CON_JPEG_QCH, 0x300c, MFCMSCL),
	SFR(QCH_CON_LHM_AXI_P_MFCMSCL_QCH, 0x3010, MFCMSCL),
	SFR(QCH_CON_LHS_AXI_D_MFCMSCL_QCH, 0x3014, MFCMSCL),
	SFR(QCH_CON_M2M_QCH, 0x3018, MFCMSCL),
	SFR(QCH_CON_MCSC_QCH, 0x301c, MFCMSCL),
	SFR(QCH_CON_MFC_QCH, 0x3024, MFCMSCL),
	SFR(QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH, 0x3020, MFCMSCL),
	SFR(QCH_CON_PPMU_MFCMSCL_QCH, 0x3028, MFCMSCL),
	SFR(QCH_CON_SYSMMU_MFCMSCL_QCH, 0x302c, MFCMSCL),
	SFR(QCH_CON_SYSREG_MFCMSCL_QCH, 0x3030, MFCMSCL),
	SFR(CLK_CON_MUX_MUX_CLK_MIF_DDRPHY_CLK2X, 0x1004, MIF),
	SFR(CLK_CON_MUX_MUX_MIF_CMUREF, 0x1008, MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK, 0x2010, MIF),
	SFR(CLK_CON_DIV_CLK_MIF_BUSD, 0x1800, MIF),
	SFR(PLL_CON0_PLL_MIF, 0x0180, MIF),
	SFR(PLL_LOCKTIME_PLL_MIF, 0x0004, MIF),
	SFR(PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER, 0x0100, MIF),
	SFR(PLL_CON2_MUX_CLKCMU_MIF_BUSP_USER, 0x0108, MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_PCLK, 0x2024, MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_PCLK, 0x2028, MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK, 0x202c, MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK, 0x2030, MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK, 0x2004, MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF, 0x2018, MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE, 0x201c, MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK, 0x2014, MIF),
	SFR(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK, 0x2020, MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_ACLK, 0x2008, MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK, 0x200c, MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK, 0x2000, MIF),
	SFR(DMYQCH_CON_CMU_MIF_CMUREF_QCH, 0x3000, MIF),
	SFR(QCH_CON_DMC_QCH, 0x3004, MIF),
	SFR(QCH_CON_D_TZPC_MIF_QCH, 0x3008, MIF),
	SFR(QCH_CON_MIF_CMU_MIF_QCH, 0x300c, MIF),
	SFR(QCH_CON_PPMU_DMC_CPU_QCH, 0x3010, MIF),
	SFR(QCH_CON_QE_DMC_CPU_QCH, 0x3014, MIF),
	SFR(QCH_CON_SYSREG_MIF_QCH, 0x3018, MIF),
	SFR(CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK, 0x200c, MODEM),
	SFR(QCH_CON_MODEM_CMU_MODEM_QCH, 0x3000, MODEM),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK, 0x2008, PERI),
	SFR(PLL_CON0_MUX_CLKCMU_PERI_BUS_USER, 0x0100, PERI),
	SFR(PLL_CON2_MUX_CLKCMU_PERI_BUS_USER, 0x0108, PERI),
	SFR(PLL_CON0_MUX_CLKCMU_PERI_IP_USER, 0x0120, PERI),
	SFR(PLL_CON2_MUX_CLKCMU_PERI_IP_USER, 0x0128, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK, 0x2014, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_LHM_AXI_P_PERI_IPCLKPORT_I_CLK, 0x202c, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK, 0x2034, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK, 0x203c, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK, 0x2054, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_CLUSTER0_IPCLKPORT_PCLK, 0x2080, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_MCT_IPCLKPORT_PCLK, 0x2030, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0, 0x2038, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK, 0x201c, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_SPI_IPCLKPORT_PCLK, 0x2074, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_UART_IPCLKPORT_PCLK, 0x207c, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_I2C_0_IPCLKPORT_PCLK, 0x206c, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK, 0x205c, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK, 0x2064, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK, 0x2048, PERI),
	SFR(CLK_CON_GAT_GATE_CLK_PERI_HSI2C, 0x200c, PERI),
	SFR(CLK_CON_GAT_GATE_CLK_PERI_USI00_I2C, 0x2010, PERI),
	SFR(CLK_CON_DIV_DIV_CLK_PERI_HSI2C, 0x1800, PERI),
	SFR(CLK_CON_DIV_DIV_CLK_PERI_SPI, 0x1804, PERI),
	SFR(CLK_CON_DIV_DIV_CLK_PERI_USI00_I2C, 0x1808, PERI),
	SFR(CLK_CON_DIV_DIV_CLK_PERI_USI00_USI, 0x180c, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_IPCLKPORT_CLK, 0x2040, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_IPCLKPORT_CLK, 0x2044, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_I2C_IPCLKPORT_CLK, 0x204c, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK, 0x2050, PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK, 0x2004, PERI),
	SFR(PLL_CON0_MUX_CLKCMU_PERI_UART_USER, 0x0140, PERI),
	SFR(PLL_CON2_MUX_CLKCMU_PERI_UART_USER, 0x0148, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_UART_IPCLKPORT_IPCLK, 0x2078, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_I2C_0_IPCLKPORT_IPCLK, 0x2068, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK, 0x2020, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK, 0x2024, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK, 0x2028, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_SPI_IPCLKPORT_IPCLK, 0x2070, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK, 0x2058, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK, 0x2060, PERI),
	SFR(CLK_CON_GAT_GOUT_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK, 0x2018, PERI),
	SFR(CLK_CON_MUX_MUX_CLK_PERI_USI00_USI, 0x1004, PERI),
	SFR(CLK_CON_MUX_MUX_CLK_PERI_SPI, 0x1000, PERI),
	SFR(CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK, 0x2000, PERI),
	SFR(QCH_CON_BUSIF_TMU_QCH, 0x3004, PERI),
	SFR(QCH_CON_D_TZPC_PERI_QCH, 0x3008, PERI),
	SFR(QCH_CON_GPIO_PERI_QCH, 0x300c, PERI),
	SFR(QCH_CON_I2C_0_QCH, 0x3010, PERI),
	SFR(QCH_CON_I2C_1_QCH, 0x3014, PERI),
	SFR(QCH_CON_I2C_2_QCH, 0x3018, PERI),
	SFR(QCH_CON_LHM_AXI_P_PERI_QCH, 0x301c, PERI),
	SFR(QCH_CON_MCT_QCH, 0x3020, PERI),
	SFR(QCH_CON_OTP_CON_TOP_QCH, 0x3024, PERI),
	SFR(QCH_CON_PERI_CMU_PERI_QCH, 0x3028, PERI),
	SFR(QCH_CON_PWM_MOTOR_QCH, 0x302c, PERI),
	SFR(QCH_CON_SYSREG_PERI_QCH, 0x3030, PERI),
	SFR(QCH_CON_USI00_I2C_QCH, 0x3034, PERI),
	SFR(QCH_CON_USI00_USI_QCH, 0x3038, PERI),
	SFR(QCH_CON_USI_I2C_0_QCH, 0x303c, PERI),
	SFR(QCH_CON_USI_SPI_QCH, 0x3040, PERI),
	SFR(QCH_CON_USI_UART_QCH, 0x3044, PERI),
	SFR(QCH_CON_WDT_CLUSTER0_QCH, 0x3048, PERI),
	SFR(PLL_CON0_MUX_CLKCMU_VTS_BUS_USER, 0x0100, VTS),
	SFR(PLL_CON2_MUX_CLKCMU_VTS_BUS_USER, 0x0108, VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK, 0x2008, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK, 0x200c, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK, 0x2020, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK, 0x2024, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK, 0x2028, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK, 0x202c, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK, 0x2030, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK, 0x2038, VTS),
	SFR(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF, 0x1808, VTS),
	SFR(CLK_CON_DIV_DIV_CLK_VTS_DMIC, 0x1804, VTS),
	SFR(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2, 0x180c, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK, 0x2034, VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_DIV2, 0x2000, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK, 0x2040, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK, 0x2044, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS, 0x2048, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK, 0x204c, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS, 0x2050, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK, 0x206c, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK, 0x2070, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK, 0x207c, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK, 0x2084, VTS),
	SFR(CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0, 0x2004, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK, 0x2058, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK, 0x2054, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_P_VTS_IPCLKPORT_CLK, 0x208c, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_LP_VTS_IPCLKPORT_CLK, 0x2088, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK, 0x2014, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK, 0x2010, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK, 0x203c, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK, 0x2074, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK, 0x2078, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK, 0x205c, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK, 0x2060, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK, 0x201c, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK, 0x2018, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK, 0x2064, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK, 0x2068, VTS),
	SFR(CLK_CON_MUX_MUX_CLK_VTS_BUS, 0x1000, VTS),
	SFR(CLK_CON_DIV_DIV_CLK_VTS_BUS, 0x1800, VTS),
	SFR(PLL_CON0_MUX_CLK_RCO_VTS_USER, 0x0120, VTS),
	SFR(PLL_CON2_MUX_CLK_RCO_VTS_USER, 0x0128, VTS),
	SFR(CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK, 0x2080, VTS),
	SFR(QCH_CON_BAAW_C_VTS_QCH, 0x3018, VTS),
	SFR(QCH_CON_BAAW_D_VTS_QCH, 0x301c, VTS),
	SFR(QCH_CON_CORTEXM4INTEGRATION_QCH, 0x3020, VTS),
	SFR(QCH_CON_DMIC_AHB0_QCH, 0x3024, VTS),
	SFR(QCH_CON_DMIC_AHB1_QCH, 0x3028, VTS),
	SFR(QCH_CON_DMIC_IF_QCH_PCLK, 0x302c, VTS),
	SFR(DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK, 0x3000, VTS),
	SFR(QCH_CON_D_TZPC_VTS_QCH, 0x3030, VTS),
	SFR(QCH_CON_GPIO_VTS_QCH, 0x3034, VTS),
	SFR(QCH_CON_HWACG_SYS_DMIC0_QCH, 0x3038, VTS),
	SFR(QCH_CON_HWACG_SYS_DMIC1_QCH, 0x303c, VTS),
	SFR(QCH_CON_LHM_AXI_LP_VTS_QCH, 0x3040, VTS),
	SFR(QCH_CON_LHM_AXI_P_VTS_QCH, 0x3044, VTS),
	SFR(QCH_CON_LHS_AXI_C_VTS_QCH, 0x3048, VTS),
	SFR(QCH_CON_LHS_AXI_D_VTS_QCH, 0x304c, VTS),
	SFR(QCH_CON_MAILBOX_ABOX_VTS_QCH, 0x3050, VTS),
	SFR(QCH_CON_MAILBOX_AP_VTS_QCH, 0x3054, VTS),
	SFR(QCH_CON_SWEEPER_C_VTS_QCH, 0x3058, VTS),
	SFR(QCH_CON_SWEEPER_D_VTS_QCH, 0x305c, VTS),
	SFR(QCH_CON_SYSREG_VTS_QCH, 0x3060, VTS),
	SFR(QCH_CON_TIMER_QCH, 0x3064, VTS),
	SFR(QCH_CON_VTS_CMU_VTS_QCH, 0x3068, VTS),
	SFR(QCH_CON_WDT_VTS_QCH, 0x306c, VTS),
	SFR(DMYQCH_CON_U_DMIC_CLK_MUX_QCH, 0x3004, VTS),
/*====================The section of controller option SFR instance===================*/
	SFR(APM_CMU_APM_CONTROLLER_OPTION, 0x0800, APM),
	SFR(CHUB_CMU_CHUB_CONTROLLER_OPTION, 0x0800, CHUB),
	SFR(CMGP_CMU_CMGP_CONTROLLER_OPTION, 0x0800, CMGP),
	SFR(CMU_CMU_TOP_CONTROLLER_OPTION, 0x0800, TOP),
	SFR(CORE_CMU_CORE_CONTROLLER_OPTION, 0x0800, CORE),
	SFR(CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION, 0x0800, CPUCL0),
	SFR(CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION, 0x0804, CPUCL0),
	SFR(DISPAUD_CMU_DISPAUD_CONTROLLER_OPTION, 0x0800, DISPAUD),
	SFR(FSYS_CMU_FSYS_CONTROLLER_OPTION, 0x0800, FSYS),
	SFR(G3D_CMU_G3D_CONTROLLER_OPTION, 0x0800, G3D),
	SFR(IS_CMU_IS_CONTROLLER_OPTION, 0x0800, IS),
	SFR(MFCMSCL_CMU_MFCMSCL_CONTROLLER_OPTION, 0x0800, MFCMSCL),
	SFR(MIF_CMU_MIF_CONTROLLER_OPTION, 0x0800, MIF),
	SFR(MODEM_CMU_MODEM_CONTROLLER_OPTION, 0x0800, MODEM),
	SFR(PERI_CMU_PERI_CONTROLLER_OPTION, 0x0800, PERI),
	SFR(VTS_CMU_VTS_CONTROLLER_OPTION, 0x0800, VTS),
};

unsigned int cmucal_sfr_size = 953;
unsigned int dbg_offset = 0x4000;

/*====================The section of SFR Access instance===================*/
struct sfr_access cmucal_sfr_access_list[] __initdata = {
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_APM_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_APM_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_APM_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_APM_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_APM_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_APM_BUS_USER),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_GNSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_WLBT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SYSREG_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_ALIVE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_APM_CMU_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_APM_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_APM_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLK_APM_BUS),
	SFR_ACCESS(PLL_CON0_MUX_DLL_USER_BUSY, 7, 1, PLL_CON0_MUX_DLL_USER),
	SFR_ACCESS(PLL_CON0_MUX_DLL_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_DLL_USER),
	SFR_ACCESS(PLL_CON2_MUX_DLL_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_DLL_USER),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_CHUB_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CHUB_BUS),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CMGP_BUS_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_CMGP_BUS),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CMGP_BUS_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_CMGP_BUS),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_CMGP_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_CMGP_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_PEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_TOP_RTC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_INTMEM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_GNSS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_GNSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_GNSS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_GNSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_GNSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_GNSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CP_S_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_GNSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_WLBT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_WLBT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_WLBT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_WLBT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_WLBT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_WLBT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_WLBT_ABOX_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_INTR_GEN_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_INTR_GEN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_INTR_GEN_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_INTR_GEN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_INTR_GEN_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_PMU_INTR_GEN_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_WLBT_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_WLBT_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_WLBT_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_WLBT_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_WLBT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_WLBT_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_XIU_DP_APM_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_GNSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_WLBT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_WLBT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_WLBT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_WLBT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_WLBT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_WLBT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_SPEEDY_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_RSTNSYNC_CLK_APM_GREBE_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_GREBEINTEGRATION_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_VTS_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_VTS_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_VTS_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_VTS_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_VTS_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_VTS_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_VTS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_CHUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_CHUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHM_AXI_C_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_CHUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_CHUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_LHS_AXI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_CP_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_GNSS_WLBT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_AP_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_DTZPC_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_WDT_APM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_APM_UID_RSTNSYNC_CLK_APM_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_MAILBOX_APM_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_CMGPALV_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_CMGPALV_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_CMGPALV_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_CMGPALV_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_CMGPALV_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_APM_UID_APBIF_GPIO_CMGPALV_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CHUB_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CHUB_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CHUB_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CHUB_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CHUB_BUS),
	SFR_ACCESS(PLL_CON0_MUX_CLK_RCO_APM_USER_BUSY, 7, 1, PLL_CON0_MUX_CLK_RCO_APM_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLK_RCO_APM_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLK_RCO_APM_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLK_RCO_APM_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLK_RCO_APM_USER),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_GPIO_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_CMGPALV_QCH_ENABLE, 0, 1, QCH_CON_APBIF_GPIO_CMGPALV_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_CMGPALV_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_GPIO_CMGPALV_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_CMGPALV_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_GPIO_CMGPALV_QCH),
	SFR_ACCESS(QCH_CON_APBIF_GPIO_CMGPALV_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_GPIO_CMGPALV_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_ENABLE, 0, 1, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_ALIVE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_PMU_ALIVE_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_INTR_GEN_QCH_ENABLE, 0, 1, QCH_CON_APBIF_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_INTR_GEN_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_INTR_GEN_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_APBIF_PMU_INTR_GEN_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_PMU_INTR_GEN_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_QCH_ENABLE, 0, 1, QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_RTC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_TOP_RTC_QCH_ENABLE, 0, 1, QCH_CON_APBIF_TOP_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_TOP_RTC_QCH_CLOCK_REQ, 1, 1, QCH_CON_APBIF_TOP_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_TOP_RTC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APBIF_TOP_RTC_QCH),
	SFR_ACCESS(QCH_CON_APBIF_TOP_RTC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APBIF_TOP_RTC_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_ENABLE, 0, 1, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_APM_CMU_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_APM_CMU_APM_QCH),
	SFR_ACCESS(QCH_CON_DTZPC_APM_QCH_ENABLE, 0, 1, QCH_CON_DTZPC_APM_QCH),
	SFR_ACCESS(QCH_CON_DTZPC_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_DTZPC_APM_QCH),
	SFR_ACCESS(QCH_CON_DTZPC_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DTZPC_APM_QCH),
	SFR_ACCESS(QCH_CON_DTZPC_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DTZPC_APM_QCH),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_GREBE_ENABLE, 0, 1, QCH_CON_GREBEINTEGRATION_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_GREBE_CLOCK_REQ, 1, 1, QCH_CON_GREBEINTEGRATION_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_GREBE_EXPIRE_VAL, 16, 10, QCH_CON_GREBEINTEGRATION_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_GREBE_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GREBEINTEGRATION_QCH_GREBE),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_DBG_ENABLE, 0, 1, QCH_CON_GREBEINTEGRATION_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_DBG_CLOCK_REQ, 1, 1, QCH_CON_GREBEINTEGRATION_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_DBG_EXPIRE_VAL, 16, 10, QCH_CON_GREBEINTEGRATION_QCH_DBG),
	SFR_ACCESS(QCH_CON_GREBEINTEGRATION_QCH_DBG_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GREBEINTEGRATION_QCH_DBG),
	SFR_ACCESS(QCH_CON_INTMEM_QCH_ENABLE, 0, 1, QCH_CON_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_QCH_CLOCK_REQ, 1, 1, QCH_CON_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_INTMEM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_INTMEM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_CHUB_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_C_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_C_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_C_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_C_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_GNSS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_C_GNSS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_GNSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_C_GNSS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_GNSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_C_GNSS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_GNSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_C_GNSS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_MODEM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_C_MODEM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_MODEM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_C_MODEM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_MODEM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_C_MODEM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_MODEM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_C_MODEM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_VTS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_WLBT_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_C_WLBT_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_WLBT_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_C_WLBT_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_WLBT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_C_WLBT_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_C_WLBT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_C_WLBT_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_APM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_APM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_LP_CHUB_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_LP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_LP_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_LP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_LP_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_LP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_LP_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_LP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_LP_VTS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_LP_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_LP_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_LP_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_AP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_AP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_CHUB_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_CP_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_CP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_CP_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_CP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_CP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_CP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_CP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_CP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_GNSS_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_GNSS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_GNSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_GNSS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_GNSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_GNSS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_GNSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_GNSS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_VTS_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_WLBT_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_APM_WLBT_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_WLBT_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_APM_WLBT_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_WLBT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_APM_WLBT_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_APM_WLBT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_APM_WLBT_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CHUB_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CP_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_CP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CP_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_CP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_CP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_CP_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CP_S_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_CP_S_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CP_S_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_CP_S_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CP_S_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_CP_S_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_CP_S_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_CP_S_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_GNSS_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_GNSS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_GNSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_GNSS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_GNSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_GNSS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_GNSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_GNSS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_WLBT_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_WLBT_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_WLBT_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_WLBT_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_WLBT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_WLBT_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_WLBT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_WLBT_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_CHUB_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_CP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_CP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_CP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_CP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_GNSS_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_CP_GNSS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_GNSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_CP_GNSS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_GNSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_CP_GNSS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_GNSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_CP_GNSS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_WLBT_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_CP_WLBT_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_WLBT_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_CP_WLBT_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_WLBT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_CP_WLBT_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_CP_WLBT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_CP_WLBT_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GNSS_CHUB_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_GNSS_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GNSS_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_GNSS_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GNSS_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_GNSS_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GNSS_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_GNSS_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GNSS_WLBT_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_GNSS_WLBT_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GNSS_WLBT_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_GNSS_WLBT_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GNSS_WLBT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_GNSS_WLBT_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_GNSS_WLBT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_GNSS_WLBT_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_WLBT_ABOX_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_WLBT_ABOX_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_WLBT_ABOX_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_WLBT_ABOX_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_WLBT_ABOX_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_WLBT_ABOX_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_WLBT_ABOX_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_WLBT_ABOX_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_WLBT_CHUB_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_WLBT_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_WLBT_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_WLBT_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_WLBT_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_WLBT_CHUB_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_WLBT_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_WLBT_CHUB_QCH),
	SFR_ACCESS(QCH_CON_PEM_QCH_ENABLE, 0, 1, QCH_CON_PEM_QCH),
	SFR_ACCESS(QCH_CON_PEM_QCH_CLOCK_REQ, 1, 1, QCH_CON_PEM_QCH),
	SFR_ACCESS(QCH_CON_PEM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PEM_QCH),
	SFR_ACCESS(QCH_CON_PEM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PEM_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_APM_GREBE_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_APM_OSCCLK_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_APM_QCH_ENABLE, 0, 1, QCH_CON_SPEEDY_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SPEEDY_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SPEEDY_APM_QCH),
	SFR_ACCESS(QCH_CON_SPEEDY_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SPEEDY_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_ENABLE, 0, 1, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(QCH_CON_WDT_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_APM_QCH),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CHUB_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_CHUB_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CHUB_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CHUB_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_CHUB_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_CHUB_BUS_USER),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_CHUB_CMU_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_D_CHUB_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_P_APM_CHUB_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_P_APM_CHUB_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_P_APM_CHUB_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_P_APM_CHUB_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_P_APM_CHUB_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_BAAW_P_APM_CHUB_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_CM4_CHUB_IPCLKPORT_FCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_LP_CHUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_LP_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_LP_CHUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_LP_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_LP_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_LP_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_P_CHUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_P_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_P_CHUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_P_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_P_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHM_AXI_P_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_D_CHUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_D_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_D_CHUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_D_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_D_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_D_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_C_CHUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_C_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_C_CHUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_C_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_C_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_LHS_AXI_C_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_PDMA_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_PWM_CHUB_IPCLKPORT_I_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_RTCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_D_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_P_APM_CHUB_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_P_APM_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_P_APM_CHUB_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_P_APM_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_P_APM_CHUB_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_SWEEPER_P_APM_CHUB_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_SYSREG_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_TIMER_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_WDT_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_AHB_BUSMATRIX_CHUB_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CHUB_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CHUB_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CHUB_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CHUB_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CHUB_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_D_TZPC_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_LP_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_BPS_AXI_P_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CHUB_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CHUB_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CHUB_BUS),
	SFR_ACCESS(PLL_CON0_MUX_CLK_RCO_CHUB_USER_BUSY, 7, 1, PLL_CON0_MUX_CLK_RCO_CHUB_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLK_RCO_CHUB_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLK_RCO_CHUB_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLK_RCO_CHUB_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLK_RCO_CHUB_USER),
	SFR_ACCESS(CLK_CON_MUX_CLK_CHUB_TIMER_FCLK_BUSY, 16, 1, CLK_CON_MUX_CLK_CHUB_TIMER_FCLK),
	SFR_ACCESS(CLK_CON_MUX_CLK_CHUB_TIMER_FCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_CLK_CHUB_TIMER_FCLK),
	SFR_ACCESS(CLK_CON_MUX_CLK_CHUB_TIMER_FCLK_SELECT, 0, 1, CLK_CON_MUX_CLK_CHUB_TIMER_FCLK),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_USI0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CHUB_USI0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_USI0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CHUB_USI0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_USI0_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CHUB_USI0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CHUB_USI0_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CHUB_USI0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CHUB_USI0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CHUB_USI0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CHUB_USI0_DIVRATIO, 0, 5, CLK_CON_DIV_DIV_CLK_CHUB_USI0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_I2C0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CHUB_I2C0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_I2C0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CHUB_I2C0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_I2C0_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CHUB_I2C0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CHUB_I2C0_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CHUB_I2C0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CHUB_I2C0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CHUB_I2C0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CHUB_I2C0_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CHUB_I2C0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_I2C1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CHUB_I2C1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_I2C1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CHUB_I2C1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CHUB_I2C1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CHUB_I2C1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CHUB_I2C1_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CHUB_I2C1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CHUB_I2C1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CHUB_I2C1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CHUB_I2C1_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CHUB_I2C1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_USI_CHUB00_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_USI_CHUB00_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_USI_CHUB00_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_USI_CHUB00_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_USI_CHUB00_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_USI_CHUB00_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_USI_CHUB00_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_USI_CHUB00_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_USI_CHUB00_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_USI_CHUB00_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_USI_CHUB00_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_USI_CHUB00_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB00_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB00_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB00_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB00_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB00_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB00_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB00_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB00_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB00_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB00_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB00_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB00_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB01_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB01_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB01_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB01_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB01_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB01_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB01_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB01_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB01_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB01_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB01_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_I2C_CHUB01_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_CHUB_RTC_APBIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_CHUB_RTC_APBIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_CHUB_RTC_APBIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_CHUB_RTC_APBIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_CHUB_RTC_APBIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_CHUB_RTC_APBIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_GPIO_CMGPALV_CHUB_APBIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_GPIO_CMGPALV_CHUB_APBIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_GPIO_CMGPALV_CHUB_APBIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_GPIO_CMGPALV_CHUB_APBIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_GPIO_CMGPALV_CHUB_APBIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_GPIO_CMGPALV_CHUB_APBIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_USI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_I2C1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CHUB_UID_RSTNSYNC_CLK_CHUB_TIMER_IPCLKPORT_CLK),
	SFR_ACCESS(QCH_CON_BAAW_D_CHUB_QCH_ENABLE, 0, 1, QCH_CON_BAAW_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_APM_CHUB_QCH_ENABLE, 0, 1, QCH_CON_BAAW_P_APM_CHUB_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_APM_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_P_APM_CHUB_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_APM_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_P_APM_CHUB_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_APM_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_P_APM_CHUB_QCH),
	SFR_ACCESS(QCH_CON_CHUB_CMU_CHUB_QCH_ENABLE, 0, 1, QCH_CON_CHUB_CMU_CHUB_QCH),
	SFR_ACCESS(QCH_CON_CHUB_CMU_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_CHUB_CMU_CHUB_QCH),
	SFR_ACCESS(QCH_CON_CHUB_CMU_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CHUB_CMU_CHUB_QCH),
	SFR_ACCESS(QCH_CON_CHUB_CMU_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CHUB_CMU_CHUB_QCH),
	SFR_ACCESS(QCH_CON_CHUB_RTC_APBIF_QCH_ENABLE, 0, 1, QCH_CON_CHUB_RTC_APBIF_QCH),
	SFR_ACCESS(QCH_CON_CHUB_RTC_APBIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_CHUB_RTC_APBIF_QCH),
	SFR_ACCESS(QCH_CON_CHUB_RTC_APBIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CHUB_RTC_APBIF_QCH),
	SFR_ACCESS(QCH_CON_CHUB_RTC_APBIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CHUB_RTC_APBIF_QCH),
	SFR_ACCESS(QCH_CON_CM4_CHUB_QCH_ENABLE, 0, 1, QCH_CON_CM4_CHUB_QCH),
	SFR_ACCESS(QCH_CON_CM4_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_CM4_CHUB_QCH),
	SFR_ACCESS(QCH_CON_CM4_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CM4_CHUB_QCH),
	SFR_ACCESS(QCH_CON_CM4_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CM4_CHUB_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CHUB_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_CHUB_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_CHUB_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_CHUB_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_CHUB_QCH),
	SFR_ACCESS(QCH_CON_GPIO_CMGPALV_CHUB_APBIF_QCH_ENABLE, 0, 1, QCH_CON_GPIO_CMGPALV_CHUB_APBIF_QCH),
	SFR_ACCESS(QCH_CON_GPIO_CMGPALV_CHUB_APBIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_CMGPALV_CHUB_APBIF_QCH),
	SFR_ACCESS(QCH_CON_GPIO_CMGPALV_CHUB_APBIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_CMGPALV_CHUB_APBIF_QCH),
	SFR_ACCESS(QCH_CON_GPIO_CMGPALV_CHUB_APBIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_CMGPALV_CHUB_APBIF_QCH),
	SFR_ACCESS(QCH_CON_I2C_CHUB00_QCH_ENABLE, 0, 1, QCH_CON_I2C_CHUB00_QCH),
	SFR_ACCESS(QCH_CON_I2C_CHUB00_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CHUB00_QCH),
	SFR_ACCESS(QCH_CON_I2C_CHUB00_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CHUB00_QCH),
	SFR_ACCESS(QCH_CON_I2C_CHUB00_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CHUB00_QCH),
	SFR_ACCESS(QCH_CON_I2C_CHUB01_QCH_ENABLE, 0, 1, QCH_CON_I2C_CHUB01_QCH),
	SFR_ACCESS(QCH_CON_I2C_CHUB01_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CHUB01_QCH),
	SFR_ACCESS(QCH_CON_I2C_CHUB01_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CHUB01_QCH),
	SFR_ACCESS(QCH_CON_I2C_CHUB01_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CHUB01_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_LP_CHUB_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_LP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_LP_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_LP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_LP_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_LP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_LP_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_LP_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CHUB_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_C_CHUB_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_C_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_C_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_C_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_C_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_C_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_C_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_C_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_CHUB_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_PDMA_CHUB_QCH_ENABLE, 0, 1, QCH_CON_PDMA_CHUB_QCH),
	SFR_ACCESS(QCH_CON_PDMA_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_PDMA_CHUB_QCH),
	SFR_ACCESS(QCH_CON_PDMA_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PDMA_CHUB_QCH),
	SFR_ACCESS(QCH_CON_PDMA_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PDMA_CHUB_QCH),
	SFR_ACCESS(QCH_CON_PWM_CHUB_QCH_ENABLE, 0, 1, QCH_CON_PWM_CHUB_QCH),
	SFR_ACCESS(QCH_CON_PWM_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_PWM_CHUB_QCH),
	SFR_ACCESS(QCH_CON_PWM_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PWM_CHUB_QCH),
	SFR_ACCESS(QCH_CON_PWM_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PWM_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_D_CHUB_QCH_ENABLE, 0, 1, QCH_CON_SWEEPER_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_D_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SWEEPER_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_D_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SWEEPER_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_D_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SWEEPER_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_P_APM_CHUB_QCH_ENABLE, 0, 1, QCH_CON_SWEEPER_P_APM_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_P_APM_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SWEEPER_P_APM_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_P_APM_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SWEEPER_P_APM_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_P_APM_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SWEEPER_P_APM_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CHUB_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CHUB_QCH),
	SFR_ACCESS(QCH_CON_TIMER_CHUB_QCH_ENABLE, 0, 1, QCH_CON_TIMER_CHUB_QCH),
	SFR_ACCESS(QCH_CON_TIMER_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_TIMER_CHUB_QCH),
	SFR_ACCESS(QCH_CON_TIMER_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TIMER_CHUB_QCH),
	SFR_ACCESS(QCH_CON_TIMER_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TIMER_CHUB_QCH),
	SFR_ACCESS(QCH_CON_USI_CHUB00_QCH_ENABLE, 0, 1, QCH_CON_USI_CHUB00_QCH),
	SFR_ACCESS(QCH_CON_USI_CHUB00_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI_CHUB00_QCH),
	SFR_ACCESS(QCH_CON_USI_CHUB00_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI_CHUB00_QCH),
	SFR_ACCESS(QCH_CON_USI_CHUB00_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI_CHUB00_QCH),
	SFR_ACCESS(QCH_CON_WDT_CHUB_QCH_ENABLE, 0, 1, QCH_CON_WDT_CHUB_QCH),
	SFR_ACCESS(QCH_CON_WDT_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_CHUB_QCH),
	SFR_ACCESS(QCH_CON_WDT_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_CHUB_QCH),
	SFR_ACCESS(QCH_CON_WDT_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_CHUB_QCH),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_CMGP_CMU_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2GNSS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2WLBT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_GPIO_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_CHUB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_ADC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMGP_ADC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_ADC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMGP_ADC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_ADC_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CMGP_ADC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_ADC_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_ADC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_ADC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_ADC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_ADC_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CMGP_ADC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_OSCCLK_RCO_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_SYSREG_CMGP2PMU_AP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_DTZPC_CMGP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_DTZPC_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_DTZPC_CMGP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_DTZPC_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_DTZPC_CMGP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_DTZPC_CMGP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C0_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C0_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_I2C0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_I2C0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C0_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CMGP_I2C0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_USI0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMGP_USI0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_USI0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMGP_USI0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_USI0_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CMGP_USI0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_USI0_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_USI0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_USI0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_USI0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_USI0_DIVRATIO, 0, 5, CLK_CON_DIV_DIV_CLK_CMGP_USI0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_USI1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMGP_USI1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_USI1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMGP_USI1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_USI1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CMGP_USI1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_USI1_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_USI1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_USI1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_USI1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_USI1_DIVRATIO, 0, 5, CLK_CON_DIV_DIV_CLK_CMGP_USI1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_USI2_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMGP_USI2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_USI2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMGP_USI2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_USI2_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CMGP_USI2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_USI2_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_USI2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_USI2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_USI2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_USI2_DIVRATIO, 0, 5, CLK_CON_DIV_DIV_CLK_CMGP_USI2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_USI3_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMGP_USI3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_USI3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMGP_USI3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_USI3_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CMGP_USI3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_USI3_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_USI3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_USI3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_USI3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_USI3_DIVRATIO, 0, 5, CLK_CON_DIV_DIV_CLK_CMGP_USI3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_USI_CMGP3_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C1_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_I2C1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_I2C1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C1_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CMGP_I2C1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C2_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C2_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C2_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_I2C2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_I2C2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C2_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CMGP_I2C2),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C3_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C3),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMGP_I2C3_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CMGP_I2C3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C3_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMGP_I2C3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMGP_I2C3),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMGP_I2C3_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CMGP_I2C3),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_I2C3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_RSTNSYNC_CLK_CMGP_USI3_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP1_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP2_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP3_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_ADC_CMGP_IPCLKPORT_PCLK_S1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP4_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP5_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CMGP_UID_I2C_CMGP6_IPCLKPORT_PCLK),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S0_ENABLE, 0, 1, QCH_CON_ADC_CMGP_QCH_S0),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S0_CLOCK_REQ, 1, 1, QCH_CON_ADC_CMGP_QCH_S0),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S0_EXPIRE_VAL, 16, 10, QCH_CON_ADC_CMGP_QCH_S0),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ADC_CMGP_QCH_S0),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S1_ENABLE, 0, 1, QCH_CON_ADC_CMGP_QCH_S1),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S1_CLOCK_REQ, 1, 1, QCH_CON_ADC_CMGP_QCH_S1),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S1_EXPIRE_VAL, 16, 10, QCH_CON_ADC_CMGP_QCH_S1),
	SFR_ACCESS(QCH_CON_ADC_CMGP_QCH_S1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ADC_CMGP_QCH_S1),
	SFR_ACCESS(DMYQCH_CON_ADC_CMGP_QCH_ADC_ENABLE, 0, 1, DMYQCH_CON_ADC_CMGP_QCH_ADC),
	SFR_ACCESS(DMYQCH_CON_ADC_CMGP_QCH_ADC_CLOCK_REQ, 1, 1, DMYQCH_CON_ADC_CMGP_QCH_ADC),
	SFR_ACCESS(DMYQCH_CON_ADC_CMGP_QCH_ADC_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ADC_CMGP_QCH_ADC),
	SFR_ACCESS(QCH_CON_CMGP_CMU_CMGP_QCH_ENABLE, 0, 1, QCH_CON_CMGP_CMU_CMGP_QCH),
	SFR_ACCESS(QCH_CON_CMGP_CMU_CMGP_QCH_CLOCK_REQ, 1, 1, QCH_CON_CMGP_CMU_CMGP_QCH),
	SFR_ACCESS(QCH_CON_CMGP_CMU_CMGP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CMGP_CMU_CMGP_QCH),
	SFR_ACCESS(QCH_CON_CMGP_CMU_CMGP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CMGP_CMU_CMGP_QCH),
	SFR_ACCESS(QCH_CON_DTZPC_CMGP_QCH_ENABLE, 0, 1, QCH_CON_DTZPC_CMGP_QCH),
	SFR_ACCESS(QCH_CON_DTZPC_CMGP_QCH_CLOCK_REQ, 1, 1, QCH_CON_DTZPC_CMGP_QCH),
	SFR_ACCESS(QCH_CON_DTZPC_CMGP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DTZPC_CMGP_QCH),
	SFR_ACCESS(QCH_CON_DTZPC_CMGP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DTZPC_CMGP_QCH),
	SFR_ACCESS(QCH_CON_GPIO_CMGP_QCH_ENABLE, 0, 1, QCH_CON_GPIO_CMGP_QCH),
	SFR_ACCESS(QCH_CON_GPIO_CMGP_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_CMGP_QCH),
	SFR_ACCESS(QCH_CON_GPIO_CMGP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_CMGP_QCH),
	SFR_ACCESS(QCH_CON_GPIO_CMGP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_CMGP_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP0_QCH_ENABLE, 0, 1, QCH_CON_I2C_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP0_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP1_QCH_ENABLE, 0, 1, QCH_CON_I2C_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP1_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP2_QCH_ENABLE, 0, 1, QCH_CON_I2C_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP2_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP3_QCH_ENABLE, 0, 1, QCH_CON_I2C_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP3_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP4_QCH_ENABLE, 0, 1, QCH_CON_I2C_CMGP4_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP4_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CMGP4_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP4_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CMGP4_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP4_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CMGP4_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP5_QCH_ENABLE, 0, 1, QCH_CON_I2C_CMGP5_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP5_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CMGP5_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP5_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CMGP5_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP5_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CMGP5_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP6_QCH_ENABLE, 0, 1, QCH_CON_I2C_CMGP6_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP6_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_CMGP6_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP6_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_CMGP6_QCH),
	SFR_ACCESS(QCH_CON_I2C_CMGP6_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_CMGP6_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CMGP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CMGP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CMGP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CMGP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2CHUB_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CMGP2CHUB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CMGP2CHUB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CMGP2CHUB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CMGP2CHUB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2CP_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CMGP2CP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2CP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CMGP2CP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2CP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CMGP2CP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2CP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CMGP2CP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2GNSS_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CMGP2GNSS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2GNSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CMGP2GNSS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2GNSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CMGP2GNSS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2GNSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CMGP2GNSS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2PMU_AP_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CMGP2PMU_AP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2PMU_AP_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CMGP2PMU_AP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2PMU_AP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CMGP2PMU_AP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2PMU_AP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CMGP2PMU_AP_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CMGP2PMU_CHUB_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2WLBT_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CMGP2WLBT_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2WLBT_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CMGP2WLBT_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2WLBT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CMGP2WLBT_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CMGP2WLBT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CMGP2WLBT_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP0_QCH_ENABLE, 0, 1, QCH_CON_USI_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP0_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI_CMGP0_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP1_QCH_ENABLE, 0, 1, QCH_CON_USI_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP1_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI_CMGP1_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP2_QCH_ENABLE, 0, 1, QCH_CON_USI_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP2_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI_CMGP2_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP3_QCH_ENABLE, 0, 1, QCH_CON_USI_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP3_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP3_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI_CMGP3_QCH),
	SFR_ACCESS(QCH_CON_USI_CMGP3_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI_CMGP3_QCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DISPAUD_DISP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DISPAUD_DISP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DISPAUD_DISP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DISPAUD_DISP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DISPAUD_DISP_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_DISPAUD_DISP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DISPAUD_DISP_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DISPAUD_DISP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DISPAUD_DISP_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DISPAUD_DISP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DISPAUD_DISP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DISPAUD_DISP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DISPAUD_DISP_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DISPAUD_DISP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DISPAUD_DISP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DISPAUD_DISP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DISPAUD_DISP_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_DISPAUD_DISP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_FSYS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_FSYS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_FSYS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED0),
	SFR_ACCESS(CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK_BUSY, 16, 1, CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK),
	SFR_ACCESS(CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK),
	SFR_ACCESS(CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK_DIVRATIO, 0, 4, CLK_CON_DIV_AP2CP_SHARED0_PLL_CLK),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERI_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERI_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERI_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERI_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERI_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_PERI_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERI_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERI_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERI_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERI_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERI_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERI_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERI_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERI_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERI_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERI_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERI_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERI_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERI_IP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERI_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERI_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERI_IP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERI_IP_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_PERI_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERI_IP_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERI_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERI_IP_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERI_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERI_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERI_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERI_IP_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERI_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERI_IP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERI_IP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERI_IP_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERI_IP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_APM_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_APM_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_APM_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_APM_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_FSYS_MMC_CARD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS_MMC_CARD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD_DIVRATIO, 0, 9, CLK_CON_DIV_CLKCMU_FSYS_MMC_CARD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK0_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK0_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK1_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CIS_CLK1_DIVRATIO, 0, 5, CLK_CON_DIV_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_CIS_CLK1),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD_DIVRATIO, 0, 9, CLK_CON_DIV_CLKCMU_FSYS_MMC_EMBD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED1),
	SFR_ACCESS(CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK_BUSY, 16, 1, CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK),
	SFR_ACCESS(CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK),
	SFR_ACCESS(CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK_DIVRATIO, 0, 4, CLK_CON_DIV_AP2CP_SHARED1_PLL_CLK),
	SFR_ACCESS(CLK_CON_MUX_MUX_CMU_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CMU_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMU_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CMU_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMU_CMUREF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMU_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CMU_CMUREF_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLK_CMU_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_APM_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_APM_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_APM_BUS),
	SFR_ACCESS(PLL_CON0_PLL_SHARED0_DIV_P, 8, 6, PLL_CON0_PLL_SHARED0),
	SFR_ACCESS(PLL_CON0_PLL_SHARED0_DIV_M, 16, 10, PLL_CON0_PLL_SHARED0),
	SFR_ACCESS(PLL_CON0_PLL_SHARED0_DIV_S, 0, 3, PLL_CON0_PLL_SHARED0),
	SFR_ACCESS(PLL_CON0_PLL_SHARED0_ENABLE, 31, 1, PLL_CON0_PLL_SHARED0),
	SFR_ACCESS(PLL_CON0_PLL_SHARED0_STABLE, 29, 1, PLL_CON0_PLL_SHARED0),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED0_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED0),
	SFR_ACCESS(PLL_CON0_PLL_SHARED1_DIV_P, 8, 6, PLL_CON0_PLL_SHARED1),
	SFR_ACCESS(PLL_CON0_PLL_SHARED1_DIV_M, 16, 10, PLL_CON0_PLL_SHARED1),
	SFR_ACCESS(PLL_CON0_PLL_SHARED1_DIV_S, 0, 3, PLL_CON0_PLL_SHARED1),
	SFR_ACCESS(PLL_CON0_PLL_SHARED1_ENABLE, 31, 1, PLL_CON0_PLL_SHARED1),
	SFR_ACCESS(PLL_CON0_PLL_SHARED1_STABLE, 29, 1, PLL_CON0_PLL_SHARED1),
	SFR_ACCESS(PLL_LOCKTIME_PLL_SHARED1_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_SHARED1),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV3_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED0_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED0_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV3_DIVRATIO, 0, 2, CLK_CON_DIV_PLL_SHARED0_DIV3),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_DBG_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_DBG_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV2_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED0_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED0_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV2_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED0_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV4_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED0_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED0_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED0_DIV4_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED0_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV2_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED1_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED1_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV2_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED1_DIV2),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV4_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED1_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV4_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED1_DIV4),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV4_DIVRATIO, 0, 1, CLK_CON_DIV_PLL_SHARED1_DIV4),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MIF_BUSP_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MIF_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MIF_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_MIF_BUSP),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV3_BUSY, 16, 1, CLK_CON_DIV_PLL_SHARED1_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV3_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_PLL_SHARED1_DIV3),
	SFR_ACCESS(CLK_CON_DIV_PLL_SHARED1_DIV3_DIVRATIO, 0, 2, CLK_CON_DIV_PLL_SHARED1_DIV3),
	SFR_ACCESS(PLL_CON0_PLL_MMC_DIV_P, 8, 6, PLL_CON0_PLL_MMC),
	SFR_ACCESS(PLL_CON0_PLL_MMC_DIV_M, 16, 10, PLL_CON0_PLL_MMC),
	SFR_ACCESS(PLL_CON0_PLL_MMC_DIV_S, 0, 3, PLL_CON0_PLL_MMC),
	SFR_ACCESS(PLL_CON0_PLL_MMC_ENABLE, 31, 1, PLL_CON0_PLL_MMC),
	SFR_ACCESS(PLL_CON0_PLL_MMC_STABLE, 29, 1, PLL_CON0_PLL_MMC),
	SFR_ACCESS(PLL_CON3_PLL_MMC_DIV_K, 0, 16, PLL_CON3_PLL_MMC),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MMC_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MMC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS_USB20DRD_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS_USB20DRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS_USB20DRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_FSYS_USB20DRD),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_FSYS_USB20DRD_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_FSYS_USB20DRD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS_USB20DRD_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_FSYS_USB20DRD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS_USB20DRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_FSYS_USB20DRD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_FSYS_USB20DRD_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_FSYS_USB20DRD),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_IS_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_IS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_IS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_IS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_IS_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_IS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_IS_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_IS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_IS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_IS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_IS_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_IS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_IS_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_IS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_IS_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_IS_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_IS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_IS_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_IS_VRA_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_IS_VRA),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_IS_VRA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_IS_VRA),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_IS_VRA_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_IS_VRA),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_IS_VRA_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_IS_VRA),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_IS_VRA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_IS_VRA),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_IS_VRA_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_IS_VRA),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_IS_VRA_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_IS_VRA),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_IS_VRA_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_IS_VRA),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_IS_VRA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_IS_VRA),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_CPUCL0_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_G3D_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_G3D_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_G3D_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_G3D_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_G3D_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_CLKCMU_G3D_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_G3D_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_G3D_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_G3D_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_G3D_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DISPAUD_CPU_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_DISPAUD_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DISPAUD_CPU_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_DISPAUD_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_DISPAUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_DISPAUD_CPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DISPAUD_CPU_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_DISPAUD_CPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DISPAUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_DISPAUD_CPU),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_DISPAUD_CPU_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_DISPAUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DISPAUD_CPU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_DISPAUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DISPAUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_DISPAUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_DISPAUD_CPU_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_DISPAUD_CPU),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_SWITCH_CG_VAL, 21, 1, CLK_CON_GAT_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_SWITCH_MANUAL, 20, 1, CLK_CON_GAT_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_GAT_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH_SELECT, 0, 3, CLK_CON_MUX_MUX_CLKCMU_MIF_SWITCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG_SELECT, 0, 1, CLK_CON_MUX_MUX_CLKCMU_CPUCL0_DBG),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MFC_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MFC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MFC_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MFC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MFC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MFC),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MSCL_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MSCL),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MSCL_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MSCL),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MSCL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MFCMSCL_MSCL),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFCMSCL_MFC_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MFCMSCL_MFC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFCMSCL_MFC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MFCMSCL_MFC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFCMSCL_MFC_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MFCMSCL_MFC),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFCMSCL_MSCL_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_MFCMSCL_MSCL),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFCMSCL_MSCL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_MFCMSCL_MSCL),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_MFCMSCL_MSCL_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_MFCMSCL_MSCL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MFC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MFC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MFC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MFC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MFC_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MFC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MSCL_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MSCL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MSCL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MSCL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MSCL_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_MFCMSCL_MSCL),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERI_UART_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_PERI_UART),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERI_UART_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_PERI_UART),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_PERI_UART_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_PERI_UART),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERI_UART_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_PERI_UART),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERI_UART_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_PERI_UART),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_PERI_UART_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_PERI_UART),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERI_UART_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_PERI_UART),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERI_UART_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_PERI_UART),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_PERI_UART_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_PERI_UART),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_OTP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_OTP),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMU_UID_OTP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CMU_UID_OTP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMU_UID_OTP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CMU_UID_OTP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CMU_UID_OTP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CMU_UID_OTP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CORE_BUS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CORE_BUS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CORE_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CORE_BUS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_CORE_BUS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS_USB20DRD_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS_USB20DRD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS_USB20DRD_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS_USB20DRD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_FSYS_USB20DRD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_FSYS_USB20DRD),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_MODEM_SHARED2),
	SFR_ACCESS(CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK_BUSY, 16, 1, CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK),
	SFR_ACCESS(CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK),
	SFR_ACCESS(CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK_DIVRATIO, 0, 4, CLK_CON_DIV_AP2CP_SHARED2_PLL_CLK),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CORE_SSS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLKCMU_CORE_SSS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CORE_SSS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLKCMU_CORE_SSS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLKCMU_CORE_SSS_SELECT, 0, 2, CLK_CON_MUX_MUX_CLKCMU_CORE_SSS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CORE_SSS_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLKCMU_CORE_SSS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CORE_SSS_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLKCMU_CORE_SSS),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLKCMU_CORE_SSS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLKCMU_CORE_SSS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CORE_SSS_BUSY, 16, 1, CLK_CON_DIV_CLKCMU_CORE_SSS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CORE_SSS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLKCMU_CORE_SSS),
	SFR_ACCESS(CLK_CON_DIV_CLKCMU_CORE_SSS_DIVRATIO, 0, 4, CLK_CON_DIV_CLKCMU_CORE_SSS),
	SFR_ACCESS(DMYQCH_CON_CMU_TOP_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_TOP_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_TOP_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_TOP_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_TOP_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_TOP_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS0_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS0),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS0_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS0),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS0_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS0),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS1_ENABLE, 0, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS1),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS1_CLOCK_REQ, 1, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS1),
	SFR_ACCESS(DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS1_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DFTMUX_TOP_QCH_CLK_CSIS1),
	SFR_ACCESS(DMYQCH_CON_OTP_QCH_ENABLE, 0, 1, DMYQCH_CON_OTP_QCH),
	SFR_ACCESS(DMYQCH_CON_OTP_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_OTP_QCH),
	SFR_ACCESS(DMYQCH_CON_OTP_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_OTP_QCH),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_CORE_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CORE_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CORE_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_CORE_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_CORE_BUS_USER),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CORE_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CORE_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CORE_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CORE_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CORE_BUSP_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLK_CORE_BUSP),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CORE_GIC_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CORE_GIC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CORE_GIC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CORE_GIC),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CORE_GIC_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CORE_GIC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_DIT_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_DIT_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_DIT_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_DIT_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_DIT_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_DIT_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_PDMA0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_APB_SPDMA_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_GIC_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_GNSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_CHUB_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_MODEM_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_WLBT_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_DIT_IPCLKPORT_ICLKL2A_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_DIT_IPCLKPORT_ICLKL2A),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_DIT_IPCLKPORT_ICLKL2A_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_DIT_IPCLKPORT_ICLKL2A),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_DIT_IPCLKPORT_ICLKL2A_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_DIT_IPCLKPORT_ICLKL2A),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_GIC400_AIHWACG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_IS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_IS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_IS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_IS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_IS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_IS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_MFCMSCL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_MFCMSCL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_MFCMSCL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_MFCMSCL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_MFCMSCL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_MFCMSCL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_FSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_FSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_FSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_FSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_FSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_FSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_MODEM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_MODEM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_MODEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D0_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_MODEM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_MODEM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_MODEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D1_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_ABOX_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_ABOX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_ABOX_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_ABOX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_ABOX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_ABOX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CHUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CHUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_GNSS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_GNSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_GNSS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_GNSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_GNSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_GNSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_WLBT_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_WLBT_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_WLBT_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_WLBT_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_WLBT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_WLBT_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_APM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CHUB_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CHUB_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CHUB_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CHUB_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_DISPAUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_DISPAUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_DISPAUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_DISPAUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_DISPAUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_DISPAUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_FSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_FSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_FSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_FSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_FSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_FSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GNSS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GNSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GNSS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GNSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GNSS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_GNSS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_IS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_IS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_IS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_IS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_IS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_IS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MFCMSCL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MFCMSCL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MFCMSCL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MFCMSCL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MFCMSCL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MFCMSCL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MODEM_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MODEM_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MODEM_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_MODEM_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERI_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_PERI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_WLBT_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_WLBT_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_WLBT_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_WLBT_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_WLBT_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_WLBT_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_PDMA0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_PDMA0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_PDMA0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_PDMA0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_PDMA0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_PDMA_CORE_IPCLKPORT_ACLK_PDMA0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_OCC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_OCC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_OCC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_OCC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_OCC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_BUSP_OCC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_GIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SFR_APBIF_CMU_TOPC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SIREX_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SPDMA_CORE_IPCLKPORT_ACLK_PDMA1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SYSREG_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_P_CORE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_P_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_P_CORE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_P_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_P_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_P_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_XIU_D_CORE_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RTIC_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_BAAW_P_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_D_TZPC_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_RSTNSYNC_CLK_CORE_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHM_AXI_D_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_CORE_CMU_CORE_IPCLKPORT_PCLK),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CORE_SSS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_CORE_SSS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CORE_SSS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CORE_SSS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_CORE_SSS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_CORE_SSS_USER),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_SSS_IPCLKPORT_ACLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_SSS_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_SSS_IPCLKPORT_ACLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_SSS_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_SSS_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_AD_AXI_SSS_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_RSTNSYNC_CLK_CORE_SSS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_LHS_AXI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_ACLK_P_CORE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_ADM_AHB_SSS_IPCLKPORT_HCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CORE_UID_SSS_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_MCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_MCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_MCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_MCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_MCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_CORE_IPCLKPORT_MCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_MCLK_P_CORE_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_MCLK_P_CORE),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_MCLK_P_CORE_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_MCLK_P_CORE),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_MCLK_P_CORE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_P_CORE_IPCLKPORT_MCLK_P_CORE),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_MCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_MCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_MCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_MCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_MCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CORE_UID_TREX_D_NRT_IPCLKPORT_MCLK),
	SFR_ACCESS(QCH_CON_ADM_AHB_SSS_QCH_ENABLE, 0, 1, QCH_CON_ADM_AHB_SSS_QCH),
	SFR_ACCESS(QCH_CON_ADM_AHB_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_ADM_AHB_SSS_QCH),
	SFR_ACCESS(QCH_CON_ADM_AHB_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_ADM_AHB_SSS_QCH),
	SFR_ACCESS(QCH_CON_ADM_AHB_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ADM_AHB_SSS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_CHUB_QCH_ENABLE, 0, 1, QCH_CON_BAAW_P_CHUB_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_P_CHUB_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_P_CHUB_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_P_CHUB_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_GNSS_QCH_ENABLE, 0, 1, QCH_CON_BAAW_P_GNSS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_GNSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_P_GNSS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_GNSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_P_GNSS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_GNSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_P_GNSS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_MODEM_QCH_ENABLE, 0, 1, QCH_CON_BAAW_P_MODEM_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_MODEM_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_P_MODEM_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_MODEM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_P_MODEM_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_MODEM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_P_MODEM_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_VTS_QCH_ENABLE, 0, 1, QCH_CON_BAAW_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_WLBT_QCH_ENABLE, 0, 1, QCH_CON_BAAW_P_WLBT_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_WLBT_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_P_WLBT_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_WLBT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_P_WLBT_QCH),
	SFR_ACCESS(QCH_CON_BAAW_P_WLBT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_P_WLBT_QCH),
	SFR_ACCESS(QCH_CON_CORE_CMU_CORE_QCH_ENABLE, 0, 1, QCH_CON_CORE_CMU_CORE_QCH),
	SFR_ACCESS(QCH_CON_CORE_CMU_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_CORE_CMU_CORE_QCH),
	SFR_ACCESS(QCH_CON_CORE_CMU_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CORE_CMU_CORE_QCH),
	SFR_ACCESS(QCH_CON_CORE_CMU_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CORE_CMU_CORE_QCH),
	SFR_ACCESS(QCH_CON_DIT_QCH_ENABLE, 0, 1, QCH_CON_DIT_QCH),
	SFR_ACCESS(QCH_CON_DIT_QCH_CLOCK_REQ, 1, 1, QCH_CON_DIT_QCH),
	SFR_ACCESS(QCH_CON_DIT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DIT_QCH),
	SFR_ACCESS(QCH_CON_DIT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DIT_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CORE_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_CORE_QCH),
	SFR_ACCESS(QCH_CON_GIC400_AIHWACG_QCH_ENABLE, 0, 1, QCH_CON_GIC400_AIHWACG_QCH),
	SFR_ACCESS(QCH_CON_GIC400_AIHWACG_QCH_CLOCK_REQ, 1, 1, QCH_CON_GIC400_AIHWACG_QCH),
	SFR_ACCESS(QCH_CON_GIC400_AIHWACG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GIC400_AIHWACG_QCH),
	SFR_ACCESS(QCH_CON_GIC400_AIHWACG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GIC400_AIHWACG_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MODEM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D0_MODEM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MODEM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D0_MODEM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MODEM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D0_MODEM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D0_MODEM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D0_MODEM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MODEM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D1_MODEM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MODEM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D1_MODEM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MODEM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D1_MODEM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D1_MODEM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D1_MODEM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_ABOX_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_ABOX_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_ABOX_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_ABOX_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_ABOX_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_ABOX_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_ABOX_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_ABOX_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_APM_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_APM_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_CHUB_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_FSYS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_FSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_FSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_FSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_FSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_FSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_FSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_FSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_GNSS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_GNSS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_GNSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_GNSS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_GNSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_GNSS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_GNSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_GNSS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_IS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_IS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_IS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_IS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_IS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_MFCMSCL_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_MFCMSCL_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_MFCMSCL_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_MFCMSCL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_VTS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_WLBT_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_D_WLBT_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_WLBT_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_D_WLBT_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_WLBT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_D_WLBT_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_D_WLBT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_D_WLBT_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_APM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_APM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_APM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_APM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_APM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CHUB_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CHUB_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CHUB_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CHUB_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_CHUB_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DISPAUD_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_DISPAUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DISPAUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_DISPAUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DISPAUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_DISPAUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_DISPAUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_DISPAUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_FSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_FSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_FSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_FSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_FSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_GNSS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_GNSS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_GNSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_GNSS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_GNSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_GNSS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_GNSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_GNSS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_IS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_IS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_IS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_IS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_IS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_IS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_IS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_IS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MFCMSCL_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MFCMSCL_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MFCMSCL_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MFCMSCL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MODEM_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_MODEM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MODEM_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_MODEM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MODEM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_MODEM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_MODEM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_MODEM_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERI_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_PERI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERI_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_PERI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_PERI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_PERI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_PERI_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_VTS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_WLBT_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_P_WLBT_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_WLBT_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_P_WLBT_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_WLBT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_P_WLBT_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_P_WLBT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_P_WLBT_QCH),
	SFR_ACCESS(QCH_CON_PDMA_CORE_QCH_ENABLE, 0, 1, QCH_CON_PDMA_CORE_QCH),
	SFR_ACCESS(QCH_CON_PDMA_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_PDMA_CORE_QCH),
	SFR_ACCESS(QCH_CON_PDMA_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PDMA_CORE_QCH),
	SFR_ACCESS(QCH_CON_PDMA_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PDMA_CORE_QCH),
	SFR_ACCESS(DMYQCH_CON_RSTNSYNC_CLK_CORE_BUSP_OCC_QCH_ENABLE, 0, 1, DMYQCH_CON_RSTNSYNC_CLK_CORE_BUSP_OCC_QCH),
	SFR_ACCESS(DMYQCH_CON_RSTNSYNC_CLK_CORE_BUSP_OCC_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_RSTNSYNC_CLK_CORE_BUSP_OCC_QCH),
	SFR_ACCESS(DMYQCH_CON_RSTNSYNC_CLK_CORE_BUSP_OCC_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_RSTNSYNC_CLK_CORE_BUSP_OCC_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_ENABLE, 0, 1, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_CLOCK_REQ, 1, 1, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_RTIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RTIC_QCH),
	SFR_ACCESS(QCH_CON_SFR_APBIF_CMU_TOPC_QCH_ENABLE, 0, 1, QCH_CON_SFR_APBIF_CMU_TOPC_QCH),
	SFR_ACCESS(QCH_CON_SFR_APBIF_CMU_TOPC_QCH_CLOCK_REQ, 1, 1, QCH_CON_SFR_APBIF_CMU_TOPC_QCH),
	SFR_ACCESS(QCH_CON_SFR_APBIF_CMU_TOPC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SFR_APBIF_CMU_TOPC_QCH),
	SFR_ACCESS(QCH_CON_SFR_APBIF_CMU_TOPC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SFR_APBIF_CMU_TOPC_QCH),
	SFR_ACCESS(QCH_CON_SIREX_QCH_ENABLE, 0, 1, QCH_CON_SIREX_QCH),
	SFR_ACCESS(QCH_CON_SIREX_QCH_CLOCK_REQ, 1, 1, QCH_CON_SIREX_QCH),
	SFR_ACCESS(QCH_CON_SIREX_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SIREX_QCH),
	SFR_ACCESS(QCH_CON_SIREX_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SIREX_QCH),
	SFR_ACCESS(QCH_CON_SPDMA_CORE_QCH_ENABLE, 0, 1, QCH_CON_SPDMA_CORE_QCH),
	SFR_ACCESS(QCH_CON_SPDMA_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SPDMA_CORE_QCH),
	SFR_ACCESS(QCH_CON_SPDMA_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SPDMA_CORE_QCH),
	SFR_ACCESS(QCH_CON_SPDMA_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SPDMA_CORE_QCH),
	SFR_ACCESS(QCH_CON_SSS_QCH_ENABLE, 0, 1, QCH_CON_SSS_QCH),
	SFR_ACCESS(QCH_CON_SSS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SSS_QCH),
	SFR_ACCESS(QCH_CON_SSS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SSS_QCH),
	SFR_ACCESS(QCH_CON_SSS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SSS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CORE_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CORE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CORE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CORE_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_CORE_QCH_ENABLE, 0, 1, QCH_CON_TREX_D_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_D_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_NRT_QCH_ENABLE, 0, 1, QCH_CON_TREX_D_NRT_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_NRT_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_D_NRT_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_NRT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_D_NRT_QCH),
	SFR_ACCESS(QCH_CON_TREX_D_NRT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_D_NRT_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_CORE_QCH_ENABLE, 0, 1, QCH_CON_TREX_P_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_CORE_QCH_CLOCK_REQ, 1, 1, QCH_CON_TREX_P_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_CORE_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TREX_P_CORE_QCH),
	SFR_ACCESS(QCH_CON_TREX_P_CORE_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TREX_P_CORE_QCH),
	SFR_ACCESS(PLL_CON0_PLL_CPUCL0_DIV_P, 8, 6, PLL_CON0_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON0_PLL_CPUCL0_DIV_M, 16, 10, PLL_CON0_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON0_PLL_CPUCL0_DIV_S, 0, 3, PLL_CON0_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON0_PLL_CPUCL0_ENABLE, 31, 1, PLL_CON0_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON0_PLL_CPUCL0_STABLE, 29, 1, PLL_CON0_PLL_CPUCL0),
	SFR_ACCESS(PLL_LOCKTIME_PLL_CPUCL0_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_CPUCL0),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_SWITCH_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_CPUCL0_SWITCH_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_CPUCL0_SWITCH_USER),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_CPUCL0_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_CPUCL0_PLL),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_CPUCL0_PLL_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_CPUCL0_PLL),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_CPUCL0_CMUREF),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SYSREG_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER0_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_CPU),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_CPUCL0_DBG_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_CPUCL0_DBG_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_CPUCL0_DBG_USER),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_DBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_CPUCL0_UID_CPUCL0_CMU_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER0_CPU_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_CLUSTER0_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER0_CPU_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_CLUSTER0_CPU),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_CLUSTER0_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_CLUSTER0_CPU),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CSSYS_MIF_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CSSYS_MIF_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CSSYS_MIF_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CSSYS_MIF_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CSSYS_MIF_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_CSSYS_MIF_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_AHB_G_CSSYS_SSS_IPCLKPORT_HCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_AHB_G_CSSYS_SSS_IPCLKPORT_HCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_AHB_G_CSSYS_SSS_IPCLKPORT_HCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_AHB_G_CSSYS_SSS_IPCLKPORT_HCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_AHB_G_CSSYS_SSS_IPCLKPORT_HCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_AHB_G_CSSYS_SSS_IPCLKPORT_HCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADS_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_DUMP_PC_CPUCL0_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_D_CSSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_D_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_D_CSSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_D_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_D_CSSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_D_CSSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_CSSYS_DBG_IPCLKPORT_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_SECJTAG_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHM_AXI_P_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_D_TZPC_CPUCL0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_ACLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_ACLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_D_CPUCL0_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_D_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_D_CPUCL0_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_D_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_D_CPUCL0_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_LHS_AXI_D_CPUCL0_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_CNTCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_CNTCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_CNTCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CLUSTER0_CNTCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CLUSTER0_CNTCLK_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CLUSTER0_CNTCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLKDBG_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_CPUCL0_PCLKDBG_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_CPUCL0_PCLKDBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLKDBG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLKDBG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_RSTNSYNC_CLK_CPUCL0_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_ADM_APB_G_DUMP_PC_CPUCL0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_CPUCL0_UID_AD_APB_P_DUMP_PC_CPUCL0_IPCLKPORT_PCLKS),
	SFR_ACCESS(DMYQCH_CON_CLUSTER0_QCH_CPU_ENABLE, 0, 1, DMYQCH_CON_CLUSTER0_QCH_CPU),
	SFR_ACCESS(DMYQCH_CON_CLUSTER0_QCH_CPU_CLOCK_REQ, 1, 1, DMYQCH_CON_CLUSTER0_QCH_CPU),
	SFR_ACCESS(DMYQCH_CON_CLUSTER0_QCH_CPU_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CLUSTER0_QCH_CPU),
	SFR_ACCESS(DMYQCH_CON_CLUSTER0_QCH_DBG_ENABLE, 0, 1, DMYQCH_CON_CLUSTER0_QCH_DBG),
	SFR_ACCESS(DMYQCH_CON_CLUSTER0_QCH_DBG_CLOCK_REQ, 1, 1, DMYQCH_CON_CLUSTER0_QCH_DBG),
	SFR_ACCESS(DMYQCH_CON_CLUSTER0_QCH_DBG_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CLUSTER0_QCH_DBG),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_ENABLE, 0, 1, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CMU_CPUCL0_SHORTSTOP_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_CPUCL0_CMU_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CPUCL0_CMU_CPUCL0_QCH),
	SFR_ACCESS(DMYQCH_CON_CSSYS_DBG_QCH_ENABLE, 0, 1, DMYQCH_CON_CSSYS_DBG_QCH),
	SFR_ACCESS(DMYQCH_CON_CSSYS_DBG_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CSSYS_DBG_QCH),
	SFR_ACCESS(DMYQCH_CON_CSSYS_DBG_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CSSYS_DBG_QCH),
	SFR_ACCESS(QCH_CON_DUMP_PC_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_DUMP_PC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_DUMP_PC_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_DUMP_PC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_DUMP_PC_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DUMP_PC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_DUMP_PC_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DUMP_PC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_CSSYS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_CSSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_CSSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_CSSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_CSSYS_QCH),
	SFR_ACCESS(QCH_CON_SECJTAG_QCH_ENABLE, 0, 1, QCH_CON_SECJTAG_QCH),
	SFR_ACCESS(QCH_CON_SECJTAG_QCH_CLOCK_REQ, 1, 1, QCH_CON_SECJTAG_QCH),
	SFR_ACCESS(QCH_CON_SECJTAG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SECJTAG_QCH),
	SFR_ACCESS(QCH_CON_SECJTAG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SECJTAG_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_CPUCL0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_CPUCL0_QCH),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_CPU_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_CPU_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_CPU),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_CPU_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_CPU),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DISPAUD_CPU_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_DISPAUD_CPU_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DISPAUD_CPU_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DISPAUD_CPU_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_DISPAUD_CPU_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_DISPAUD_CPU_USER),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_AUD_CPU_PCLKDBG),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_AUD_CPU_ACLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF0_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF0_DIVRATIO, 0, 10, CLK_CON_DIV_DIV_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_AUDIF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_AUDIF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_AUDIF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_AUDIF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_AUDIF_DIVRATIO, 0, 9, CLK_CON_DIV_DIV_CLK_AUD_AUDIF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF1_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF1_DIVRATIO, 0, 10, CLK_CON_DIV_DIV_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF0_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF0_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF0),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF1_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_UAIF1_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_UAIF1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_ASB_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_ASB),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_ASB_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_ASB),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_ASB_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_ASB),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AXI_US_32TO128_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_CLKIN_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_AUD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_AUD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_AUD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_AUD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_WDT_AUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_WDT_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_WDT_AUD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_WDT_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_WDT_AUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_WDT_AUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DFTMUX_DISPAUD_IPCLKPORT_AUD_CODEC_MCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DFTMUX_DISPAUD_IPCLKPORT_AUD_CODEC_MCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DFTMUX_DISPAUD_IPCLKPORT_AUD_CODEC_MCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DFTMUX_DISPAUD_IPCLKPORT_AUD_CODEC_MCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DFTMUX_DISPAUD_IPCLKPORT_AUD_CODEC_MCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DFTMUX_DISPAUD_IPCLKPORT_AUD_CODEC_MCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_ABOX_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_ABOX_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_ABOX_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_ABOX_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_ABOX_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_ABOX_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_ABOX_IPCLKPORT_CLK),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DISPAUD_DISP_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_DISPAUD_DISP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_DISPAUD_DISP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_DISPAUD_DISP_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_DISPAUD_DISP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_DISPAUD_DISP_USER),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DISPAUD_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_DISPAUD_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DISPAUD_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_DISPAUD_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_DISPAUD_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_DISPAUD_BUSP),
	SFR_ACCESS(PLL_CON0_PLL_AUD_DIV_P, 8, 6, PLL_CON0_PLL_AUD),
	SFR_ACCESS(PLL_CON0_PLL_AUD_DIV_M, 16, 10, PLL_CON0_PLL_AUD),
	SFR_ACCESS(PLL_CON0_PLL_AUD_DIV_S, 0, 3, PLL_CON0_PLL_AUD),
	SFR_ACCESS(PLL_CON0_PLL_AUD_ENABLE, 31, 1, PLL_CON0_PLL_AUD),
	SFR_ACCESS(PLL_CON0_PLL_AUD_STABLE, 29, 1, PLL_CON0_PLL_AUD),
	SFR_ACCESS(PLL_CON3_PLL_AUD_DIV_K, 0, 16, PLL_CON3_PLL_AUD),
	SFR_ACCESS(PLL_LOCKTIME_PLL_AUD_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_AUD),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_DPU_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_DPU_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_DPU_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_DPU_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_DISP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_DISP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_DISP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_DISP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_DISP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_DISP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_DISPAUD_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PPMU_DPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SYSREG_DISPAUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SYSREG_DISPAUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SYSREG_DISPAUD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SYSREG_DISPAUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SYSREG_DISPAUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SYSREG_DISPAUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHM_AXI_P_DISPAUD_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHM_AXI_P_DISPAUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHM_AXI_P_DISPAUD_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHM_AXI_P_DISPAUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHM_AXI_P_DISPAUD_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHM_AXI_P_DISPAUD_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_CPU_ACLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_CPU_HCH),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_DISPAUD_CMU_DISPAUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DISPAUD_UID_DISPAUD_CMU_DISPAUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_DISPAUD_CMU_DISPAUD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DISPAUD_UID_DISPAUD_CMU_DISPAUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_DISPAUD_CMU_DISPAUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DISPAUD_UID_DISPAUD_CMU_DISPAUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_ABOX_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_ABOX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_ABOX_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_ABOX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_ABOX_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_LHS_AXI_D_ABOX_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_DPU_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_DPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_DPU_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_DPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_DPU_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_SMMU_DPU_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_DBG_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_DBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_DBG_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_DBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_DBG_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_DBG),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DECON_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DECON_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DECON_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DECON),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DPP_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DPP_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DPP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DPP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DMA_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DMA_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DMA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DPU_IPCLKPORT_ACLK_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF1),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF0_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF1_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_CA7_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_CA7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_CA7_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_CA7),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_CA7_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_CCLK_CA7),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_AUD_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_GPIO_DISPAUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_GPIO_DISPAUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_GPIO_DISPAUD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_GPIO_DISPAUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_GPIO_DISPAUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_GPIO_DISPAUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF2_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_UAIF2_DIVRATIO, 0, 10, CLK_CON_DIV_DIV_CLK_AUD_UAIF2),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DISPAUD_UID_RSTNSYNC_CLK_AUD_UAIF2_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_FM_SPDY_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_FM_SPDY),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_FM_SPDY_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_FM_SPDY),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_FM_SPDY_DIVRATIO, 0, 1, CLK_CON_DIV_DIV_CLK_AUD_FM_SPDY),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_FM_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_AUD_FM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_FM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_AUD_FM),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_AUD_FM_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_AUD_FM),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_FM_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_FM),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_FM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_FM),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_FM_DIVRATIO, 0, 10, CLK_CON_DIV_DIV_CLK_AUD_FM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_D_TZPC_DISPAUD_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_D_TZPC_DISPAUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_D_TZPC_DISPAUD_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_D_TZPC_DISPAUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_D_TZPC_DISPAUD_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_D_TZPC_DISPAUD_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_SPDY_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_SPDY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_SPDY_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_SPDY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_SPDY_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_SPDY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_DECON0_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_ABOX_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_ABOX_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_ABOX_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_ABOX_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_ABOX_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_AD_APB_SMMU_ABOX_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_PERI_AXI_ASB_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_DMIC_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_DMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_DMIC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_DMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_DMIC_DIVRATIO, 0, 7, CLK_CON_DIV_DIV_CLK_AUD_DMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_MCLK_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_AUD_MCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_MCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_AUD_MCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_AUD_MCLK_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLK_AUD_MCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DMIC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DMIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DMIC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DMIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DMIC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_DMIC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_DISPAUD_UID_ABOX_IPCLKPORT_BCLK_UAIF2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK_IRQ),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK_IRQ),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK_IRQ_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_ACLK_IRQ),
	SFR_ACCESS(PLL_CON0_MUX_TICK_USB_USER_BUSY, 7, 1, PLL_CON0_MUX_TICK_USB_USER),
	SFR_ACCESS(PLL_CON0_MUX_TICK_USB_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_TICK_USB_USER),
	SFR_ACCESS(PLL_CON2_MUX_TICK_USB_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_TICK_USB_USER),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_OSC_SPDY_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_OSC_SPDY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_OSC_SPDY_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_OSC_SPDY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_OSC_SPDY_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_DISPAUD_UID_ABOX_IPCLKPORT_OSC_SPDY),
	SFR_ACCESS(DMYQCH_CON_ABOX_QCH_CPU_ENABLE, 0, 1, DMYQCH_CON_ABOX_QCH_CPU),
	SFR_ACCESS(DMYQCH_CON_ABOX_QCH_CPU_CLOCK_REQ, 1, 1, DMYQCH_CON_ABOX_QCH_CPU),
	SFR_ACCESS(DMYQCH_CON_ABOX_QCH_CPU_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ABOX_QCH_CPU),
	SFR_ACCESS(QCH_CON_ABOX_QCH_S_ACLK_ENABLE, 0, 1, QCH_CON_ABOX_QCH_S_ACLK),
	SFR_ACCESS(QCH_CON_ABOX_QCH_S_ACLK_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_S_ACLK),
	SFR_ACCESS(QCH_CON_ABOX_QCH_S_ACLK_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_S_ACLK),
	SFR_ACCESS(QCH_CON_ABOX_QCH_S_ACLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_S_ACLK),
	SFR_ACCESS(QCH_CON_ABOX_QCH_S_BCLK0_ENABLE, 0, 1, QCH_CON_ABOX_QCH_S_BCLK0),
	SFR_ACCESS(QCH_CON_ABOX_QCH_S_BCLK0_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_S_BCLK0),
	SFR_ACCESS(QCH_CON_ABOX_QCH_S_BCLK0_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_S_BCLK0),
	SFR_ACCESS(QCH_CON_ABOX_QCH_S_BCLK0_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_S_BCLK0),
	SFR_ACCESS(QCH_CON_ABOX_QCH_S_BCLK1_ENABLE, 0, 1, QCH_CON_ABOX_QCH_S_BCLK1),
	SFR_ACCESS(QCH_CON_ABOX_QCH_S_BCLK1_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_S_BCLK1),
	SFR_ACCESS(QCH_CON_ABOX_QCH_S_BCLK1_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_S_BCLK1),
	SFR_ACCESS(QCH_CON_ABOX_QCH_S_BCLK1_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_S_BCLK1),
	SFR_ACCESS(QCH_CON_ABOX_QCH_S_BCLK2_ENABLE, 0, 1, QCH_CON_ABOX_QCH_S_BCLK2),
	SFR_ACCESS(QCH_CON_ABOX_QCH_S_BCLK2_CLOCK_REQ, 1, 1, QCH_CON_ABOX_QCH_S_BCLK2),
	SFR_ACCESS(QCH_CON_ABOX_QCH_S_BCLK2_EXPIRE_VAL, 16, 10, QCH_CON_ABOX_QCH_S_BCLK2),
	SFR_ACCESS(QCH_CON_ABOX_QCH_S_BCLK2_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_ABOX_QCH_S_BCLK2),
	SFR_ACCESS(DMYQCH_CON_ABOX_QCH_FM_ENABLE, 0, 1, DMYQCH_CON_ABOX_QCH_FM),
	SFR_ACCESS(DMYQCH_CON_ABOX_QCH_FM_CLOCK_REQ, 1, 1, DMYQCH_CON_ABOX_QCH_FM),
	SFR_ACCESS(DMYQCH_CON_ABOX_QCH_FM_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ABOX_QCH_FM),
	SFR_ACCESS(DMYQCH_CON_ABOX_QCH_S_IRQ_ENABLE, 0, 1, DMYQCH_CON_ABOX_QCH_S_IRQ),
	SFR_ACCESS(DMYQCH_CON_ABOX_QCH_S_IRQ_CLOCK_REQ, 1, 1, DMYQCH_CON_ABOX_QCH_S_IRQ),
	SFR_ACCESS(DMYQCH_CON_ABOX_QCH_S_IRQ_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_ABOX_QCH_S_IRQ),
	SFR_ACCESS(QCH_CON_DISPAUD_CMU_DISPAUD_QCH_ENABLE, 0, 1, QCH_CON_DISPAUD_CMU_DISPAUD_QCH),
	SFR_ACCESS(QCH_CON_DISPAUD_CMU_DISPAUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_DISPAUD_CMU_DISPAUD_QCH),
	SFR_ACCESS(QCH_CON_DISPAUD_CMU_DISPAUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DISPAUD_CMU_DISPAUD_QCH),
	SFR_ACCESS(QCH_CON_DISPAUD_CMU_DISPAUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DISPAUD_CMU_DISPAUD_QCH),
	SFR_ACCESS(DMYQCH_CON_DMIC_QCH_ENABLE, 0, 1, DMYQCH_CON_DMIC_QCH),
	SFR_ACCESS(DMYQCH_CON_DMIC_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_DMIC_QCH),
	SFR_ACCESS(DMYQCH_CON_DMIC_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DMIC_QCH),
	SFR_ACCESS(QCH_CON_DPU_QCH_S_DPP_ENABLE, 0, 1, QCH_CON_DPU_QCH_S_DPP),
	SFR_ACCESS(QCH_CON_DPU_QCH_S_DPP_CLOCK_REQ, 1, 1, QCH_CON_DPU_QCH_S_DPP),
	SFR_ACCESS(QCH_CON_DPU_QCH_S_DPP_EXPIRE_VAL, 16, 10, QCH_CON_DPU_QCH_S_DPP),
	SFR_ACCESS(QCH_CON_DPU_QCH_S_DPP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPU_QCH_S_DPP),
	SFR_ACCESS(QCH_CON_DPU_QCH_S_DMA_ENABLE, 0, 1, QCH_CON_DPU_QCH_S_DMA),
	SFR_ACCESS(QCH_CON_DPU_QCH_S_DMA_CLOCK_REQ, 1, 1, QCH_CON_DPU_QCH_S_DMA),
	SFR_ACCESS(QCH_CON_DPU_QCH_S_DMA_EXPIRE_VAL, 16, 10, QCH_CON_DPU_QCH_S_DMA),
	SFR_ACCESS(QCH_CON_DPU_QCH_S_DMA_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPU_QCH_S_DMA),
	SFR_ACCESS(QCH_CON_DPU_QCH_S_DECON_ENABLE, 0, 1, QCH_CON_DPU_QCH_S_DECON),
	SFR_ACCESS(QCH_CON_DPU_QCH_S_DECON_CLOCK_REQ, 1, 1, QCH_CON_DPU_QCH_S_DECON),
	SFR_ACCESS(QCH_CON_DPU_QCH_S_DECON_EXPIRE_VAL, 16, 10, QCH_CON_DPU_QCH_S_DECON),
	SFR_ACCESS(QCH_CON_DPU_QCH_S_DECON_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DPU_QCH_S_DECON),
	SFR_ACCESS(QCH_CON_D_TZPC_DISPAUD_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_DISPAUD_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DISPAUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_DISPAUD_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DISPAUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_DISPAUD_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_DISPAUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_DISPAUD_QCH),
	SFR_ACCESS(QCH_CON_GPIO_DISPAUD_QCH_ENABLE, 0, 1, QCH_CON_GPIO_DISPAUD_QCH),
	SFR_ACCESS(QCH_CON_GPIO_DISPAUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_DISPAUD_QCH),
	SFR_ACCESS(QCH_CON_GPIO_DISPAUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_DISPAUD_QCH),
	SFR_ACCESS(QCH_CON_GPIO_DISPAUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_DISPAUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DISPAUD_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_DISPAUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DISPAUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_DISPAUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DISPAUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_DISPAUD_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_DISPAUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_DISPAUD_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_ABOX_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_ABOX_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_ABOX_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_ABOX_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_ABOX_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_ABOX_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_ABOX_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_ABOX_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DPU_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_DPU_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_DPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ABOX_QCH_ENABLE, 0, 1, QCH_CON_PPMU_ABOX_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ABOX_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_ABOX_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ABOX_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_ABOX_QCH),
	SFR_ACCESS(QCH_CON_PPMU_ABOX_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_ABOX_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPU_QCH_ENABLE, 0, 1, QCH_CON_PPMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CLKIN_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CLKIN_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CLKIN_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CLKIN_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CLKIN_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CLKIN_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_CLKIN_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_CLKIN_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_ENABLE, 0, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_CLOCK_REQ, 1, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH),
	SFR_ACCESS(QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_RSTNSYNC_CLK_AUD_CPU_PCLKDBG_QCH),
	SFR_ACCESS(QCH_CON_SMMU_ABOX_QCH_ENABLE, 0, 1, QCH_CON_SMMU_ABOX_QCH),
	SFR_ACCESS(QCH_CON_SMMU_ABOX_QCH_CLOCK_REQ, 1, 1, QCH_CON_SMMU_ABOX_QCH),
	SFR_ACCESS(QCH_CON_SMMU_ABOX_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SMMU_ABOX_QCH),
	SFR_ACCESS(QCH_CON_SMMU_ABOX_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SMMU_ABOX_QCH),
	SFR_ACCESS(QCH_CON_SMMU_DPU_QCH_ENABLE, 0, 1, QCH_CON_SMMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_SMMU_DPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_SMMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_SMMU_DPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SMMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_SMMU_DPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SMMU_DPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DISPAUD_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_DISPAUD_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DISPAUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_DISPAUD_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DISPAUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_DISPAUD_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_DISPAUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_DISPAUD_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD_QCH_ENABLE, 0, 1, QCH_CON_WDT_AUD_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_AUD_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_AUD_QCH),
	SFR_ACCESS(QCH_CON_WDT_AUD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_AUD_QCH),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_FSYS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_FSYS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS_MMC_CARD_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_FSYS_MMC_CARD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_FSYS_MMC_CARD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS_MMC_EMBD_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_FSYS_MMC_EMBD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_FSYS_MMC_EMBD_USER),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_GPIO_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHM_AXI_P_FSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHM_AXI_P_FSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHM_AXI_P_FSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHM_AXI_P_FSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHM_AXI_P_FSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHM_AXI_P_FSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHS_AXI_D_FSYS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHS_AXI_D_FSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHS_AXI_D_FSYS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHS_AXI_D_FSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHS_AXI_D_FSYS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_LHS_AXI_D_FSYS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_PPMU_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_SYSREG_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_RSTNSYNC_CLK_FSYS_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_XIU_D_FSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS_USB20DRD_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_FSYS_USB20DRD_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_FSYS_USB20DRD_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_FSYS_USB20DRD_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_FSYS_USB20DRD_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_FSYS_USB20DRD_USER),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_FSYS_CMU_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_I_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_CARD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_MMC_EMBD_IPCLKPORT_SDCLKIN),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_D_TZPC_FSYS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_D_TZPC_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_D_TZPC_FSYS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_D_TZPC_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_D_TZPC_FSYS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_D_TZPC_FSYS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_ACLK_PHYCTRL_20),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_BUS_CLK_EARLY),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_FSYS_UID_US_64TO128_FSYS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20DRD_REF_CLK_50),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_FSYS_UID_USB20DRD_TOP_IPCLKPORT_I_USB20_PHY_REFCLK_26),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_FSYS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_FSYS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_FSYS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_FSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_FSYS_QCH),
	SFR_ACCESS(QCH_CON_FSYS_CMU_FSYS_QCH_ENABLE, 0, 1, QCH_CON_FSYS_CMU_FSYS_QCH),
	SFR_ACCESS(QCH_CON_FSYS_CMU_FSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_FSYS_CMU_FSYS_QCH),
	SFR_ACCESS(QCH_CON_FSYS_CMU_FSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_FSYS_CMU_FSYS_QCH),
	SFR_ACCESS(QCH_CON_FSYS_CMU_FSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_FSYS_CMU_FSYS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS_QCH_ENABLE, 0, 1, QCH_CON_GPIO_FSYS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_FSYS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_FSYS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_FSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_FSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_FSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_FSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_FSYS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_FSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_FSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_FSYS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_FSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_FSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_FSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_FSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_FSYS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_FSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_FSYS_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_ENABLE, 0, 1, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_CLOCK_REQ, 1, 1, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_MMC_CARD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MMC_CARD_QCH),
	SFR_ACCESS(QCH_CON_MMC_EMBD_QCH_ENABLE, 0, 1, QCH_CON_MMC_EMBD_QCH),
	SFR_ACCESS(QCH_CON_MMC_EMBD_QCH_CLOCK_REQ, 1, 1, QCH_CON_MMC_EMBD_QCH),
	SFR_ACCESS(QCH_CON_MMC_EMBD_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MMC_EMBD_QCH),
	SFR_ACCESS(QCH_CON_MMC_EMBD_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MMC_EMBD_QCH),
	SFR_ACCESS(QCH_CON_PPMU_FSYS_QCH_ENABLE, 0, 1, QCH_CON_PPMU_FSYS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_FSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_FSYS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_FSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_FSYS_QCH),
	SFR_ACCESS(QCH_CON_PPMU_FSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_FSYS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_FSYS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_FSYS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_FSYS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_FSYS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_FSYS_QCH),
	SFR_ACCESS(QCH_CON_USB20DRD_TOP_QCH_LINK_ENABLE, 0, 1, QCH_CON_USB20DRD_TOP_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB20DRD_TOP_QCH_LINK_CLOCK_REQ, 1, 1, QCH_CON_USB20DRD_TOP_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB20DRD_TOP_QCH_LINK_EXPIRE_VAL, 16, 10, QCH_CON_USB20DRD_TOP_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB20DRD_TOP_QCH_LINK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB20DRD_TOP_QCH_LINK),
	SFR_ACCESS(QCH_CON_USB20DRD_TOP_QCH_20CTRL_ENABLE, 0, 1, QCH_CON_USB20DRD_TOP_QCH_20CTRL),
	SFR_ACCESS(QCH_CON_USB20DRD_TOP_QCH_20CTRL_CLOCK_REQ, 1, 1, QCH_CON_USB20DRD_TOP_QCH_20CTRL),
	SFR_ACCESS(QCH_CON_USB20DRD_TOP_QCH_20CTRL_EXPIRE_VAL, 16, 10, QCH_CON_USB20DRD_TOP_QCH_20CTRL),
	SFR_ACCESS(QCH_CON_USB20DRD_TOP_QCH_20CTRL_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USB20DRD_TOP_QCH_20CTRL),
	SFR_ACCESS(DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK_ENABLE, 0, 1, DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK),
	SFR_ACCESS(DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK_CLOCK_REQ, 1, 1, DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK),
	SFR_ACCESS(DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_USB20DRD_TOP_QCH_REFCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_G3D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_G3D_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_G3D_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_G3D_BUSP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHM_AXI_P_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_SYSREG_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_RSTNSYNC_CLK_G3D_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_CMU_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_GRAY2BIN_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_G3D_UID_G3D_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_D_G3D_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_D_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_D_G3D_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_D_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_D_G3D_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_LHS_AXI_D_G3D_IPCLKPORT_I_CLK),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_G3D_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_G3D_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_G3D_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_G3D_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_G3D_BUS_USER),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_D_TZPC_G3D_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASYNC_G3D_P_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASYNC_G3D_P_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASYNC_G3D_P_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASYNC_G3D_P_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_G3D_UID_ASYNC_G3D_P_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_G3D_UID_ASYNC_G3D_P_IPCLKPORT_PCLKM),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_G3D_QCH),
	SFR_ACCESS(DMYQCH_CON_G3D_QCH_ENABLE, 0, 1, DMYQCH_CON_G3D_QCH),
	SFR_ACCESS(DMYQCH_CON_G3D_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_G3D_QCH),
	SFR_ACCESS(DMYQCH_CON_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_CMU_G3D_QCH_ENABLE, 0, 1, QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_CMU_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_CMU_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_G3D_CMU_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_G3D_CMU_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_G3D_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_G3D_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_G3D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_G3D_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_G3D_QCH),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_IS_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_IS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_IS_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_IS_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_IS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_IS_BUS_USER),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_IS_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_IS_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_IS_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_IS_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_IS_BUSP_DIVRATIO, 0, 2, CLK_CON_DIV_DIV_CLK_IS_BUSP),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_IS_VRA_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_IS_VRA_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_IS_VRA_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_IS_VRA_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_IS_VRA_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_IS_VRA_USER),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_IS_UID_IS_CMU_IS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_IS_UID_IS_CMU_IS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_IS_UID_IS_CMU_IS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_IS_UID_IS_CMU_IS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_IS_UID_IS_CMU_IS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_IS_UID_IS_CMU_IS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_VRA_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_VRA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_VRA_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_VRA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_VRA_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_RSTNSYNC_CLK_IS_VRA_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_SYSREG_IS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_SYSREG_IS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_SYSREG_IS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_SYSREG_IS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_SYSREG_IS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_SYSREG_IS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_LHM_AXI_P_IS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_LHM_AXI_P_IS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_LHM_AXI_P_IS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_LHM_AXI_P_IS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_LHM_AXI_P_IS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_LHM_AXI_P_IS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_LHS_AXI_D_IS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_LHS_AXI_D_IS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_LHS_AXI_D_IS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_LHS_AXI_D_IS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_LHS_AXI_D_IS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_LHS_AXI_D_IS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_ASYNCM_VRA_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_ASYNCM_VRA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_ASYNCM_VRA_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_ASYNCM_VRA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_ASYNCM_VRA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_ASYNCM_VRA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_ASYNCS_VRA_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_ASYNCS_VRA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_ASYNCS_VRA_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_ASYNCS_VRA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_ASYNCS_VRA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_ASYNCS_VRA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_PPMU_IS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_PPMU_IS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_PPMU_IS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_PPMU_IS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_PPMU_IS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_PPMU_IS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_PCLK_PPMU_IS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_PCLK_PPMU_IS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_PCLK_PPMU_IS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_PCLK_PPMU_IS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_PCLK_PPMU_IS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_PCLK_PPMU_IS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_SMMU_IS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_SMMU_IS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_SMMU_IS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_SMMU_IS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_SMMU_IS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_SMMU_IS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_ISP_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_ISP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_ISP_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_ISP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_ISP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_ISP),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_VRA_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_VRA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_VRA_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_VRA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_VRA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_VRA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_D_IS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_D_IS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_D_IS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_D_IS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_D_IS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_D_IS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_MCSC_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_MCSC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_MCSC_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_MCSC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_MCSC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_MCSC),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_D_TZPC_IS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_D_TZPC_IS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_D_TZPC_IS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_D_TZPC_IS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_D_TZPC_IS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_D_TZPC_IS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_ISP_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_ISP_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_ISP_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_ISP_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_ISP_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_ISP_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_ISP_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_ISP_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_ISP_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_ISP_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_ISP_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_ISP_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_MCSC_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_MCSC_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_MCSC_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_MCSC_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_MCSC_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_MCSC_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_MCSC_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_MCSC_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_MCSC_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_MCSC_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_MCSC_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_MCSC_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_VRA_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_VRA_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_VRA_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_VRA_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_VRA_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_VRA_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_NS_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_NS_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_NS_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_NS_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_NS_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_NS_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_NS_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_NS_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_NS_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_NS_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_NS_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_NS_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_S_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_S_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_S_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_S_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_S_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_S_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_S_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_S_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_S_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_S_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_S_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_SMMU_IS_S_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_P_IS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_P_IS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_P_IS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_P_IS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_P_IS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_XIU_P_IS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_AXI2APB_IS0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_AXI2APB_IS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_AXI2APB_IS0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_AXI2APB_IS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_AXI2APB_IS0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_AXI2APB_IS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_AXI2APB_IS1_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_AXI2APB_IS1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_AXI2APB_IS1_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_AXI2APB_IS1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_AXI2APB_IS1_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_AXI2APB_IS1),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_CSIS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_CSIS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_CSIS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_CSIS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_CSIS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_CSIS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_CLK_CSIS0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_CLK_CSIS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_CLK_CSIS0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_CLK_CSIS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_CLK_CSIS0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_CLK_CSIS0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_CSIS_DMA_PCLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_CSIS_DMA_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_CSIS_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_CSIS_DMA_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_CSIS_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_CSIS_DMA_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_ACLK_CSIS_DMA),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_VRA_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_VRA_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_VRA_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_VRA_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_VRA_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_IS_UID_IS3P21P0_IS_IPCLKPORT_APB_ASYNC_VRA_PCLKM),
	SFR_ACCESS(QCH_CON_D_TZPC_IS_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_IS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_IS_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_IS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_IS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_IS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_IS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_IS_QCH),
	SFR_ACCESS(QCH_CON_IS_CMU_IS_QCH_ENABLE, 0, 1, QCH_CON_IS_CMU_IS_QCH),
	SFR_ACCESS(QCH_CON_IS_CMU_IS_QCH_CLOCK_REQ, 1, 1, QCH_CON_IS_CMU_IS_QCH),
	SFR_ACCESS(QCH_CON_IS_CMU_IS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_IS_CMU_IS_QCH),
	SFR_ACCESS(QCH_CON_IS_CMU_IS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS_CMU_IS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_IS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_IS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_IS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_IS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_IS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_IS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_IS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_IS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_IS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_IS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_IS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_IS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_IS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_IS_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_IS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_IS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_IS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_IS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_IS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_IS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_IS_QCH),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_ISP_ENABLE, 0, 1, QCH_CON_IS3P21P0_IS_QCH_S_ISP_ISP),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_ISP_CLOCK_REQ, 1, 1, QCH_CON_IS3P21P0_IS_QCH_S_ISP_ISP),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_ISP_EXPIRE_VAL, 16, 10, QCH_CON_IS3P21P0_IS_QCH_S_ISP_ISP),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_ISP_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS3P21P0_IS_QCH_S_ISP_ISP),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_VRA_ENABLE, 0, 1, QCH_CON_IS3P21P0_IS_QCH_S_ISP_VRA),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_VRA_CLOCK_REQ, 1, 1, QCH_CON_IS3P21P0_IS_QCH_S_ISP_VRA),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_VRA_EXPIRE_VAL, 16, 10, QCH_CON_IS3P21P0_IS_QCH_S_ISP_VRA),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_VRA_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS3P21P0_IS_QCH_S_ISP_VRA),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_SMMU_IS_ENABLE, 0, 1, QCH_CON_IS3P21P0_IS_QCH_S_ISP_SMMU_IS),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_SMMU_IS_CLOCK_REQ, 1, 1, QCH_CON_IS3P21P0_IS_QCH_S_ISP_SMMU_IS),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_SMMU_IS_EXPIRE_VAL, 16, 10, QCH_CON_IS3P21P0_IS_QCH_S_ISP_SMMU_IS),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_SMMU_IS_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS3P21P0_IS_QCH_S_ISP_SMMU_IS),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_MCSC_ENABLE, 0, 1, QCH_CON_IS3P21P0_IS_QCH_S_ISP_MCSC),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_MCSC_CLOCK_REQ, 1, 1, QCH_CON_IS3P21P0_IS_QCH_S_ISP_MCSC),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_MCSC_EXPIRE_VAL, 16, 10, QCH_CON_IS3P21P0_IS_QCH_S_ISP_MCSC),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_MCSC_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS3P21P0_IS_QCH_S_ISP_MCSC),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_PPMU_IS_ENABLE, 0, 1, QCH_CON_IS3P21P0_IS_QCH_S_ISP_PPMU_IS),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_PPMU_IS_CLOCK_REQ, 1, 1, QCH_CON_IS3P21P0_IS_QCH_S_ISP_PPMU_IS),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_PPMU_IS_EXPIRE_VAL, 16, 10, QCH_CON_IS3P21P0_IS_QCH_S_ISP_PPMU_IS),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_PPMU_IS_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS3P21P0_IS_QCH_S_ISP_PPMU_IS),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_ENABLE, 0, 1, QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_CLOCK_REQ, 1, 1, QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_EXPIRE_VAL, 16, 10, QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_DMA_ENABLE, 0, 1, QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_DMA),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_DMA_CLOCK_REQ, 1, 1, QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_DMA),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_DMA_EXPIRE_VAL, 16, 10, QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_DMA),
	SFR_ACCESS(QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_DMA_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_IS3P21P0_IS_QCH_S_ISP_CSIS_DMA),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MFCMSCL_BUSP_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_MFCMSCL_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MFCMSCL_BUSP_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_MFCMSCL_BUSP),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_MFCMSCL_BUSP_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_MFCMSCL_BUSP),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MFCMSCL_MSCL_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_MFCMSCL_MSCL_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MFCMSCL_MSCL_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MFCMSCL_MSCL_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_MFCMSCL_MSCL_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_MFCMSCL_MSCL_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MFCMSCL_MFC_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_MFCMSCL_MFC_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MFCMSCL_MFC_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MFCMSCL_MFC_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_MFCMSCL_MFC_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_MFCMSCL_MFC_USER),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFCMSCL_UID_MFCMSCL_CMU_MFCMSCL_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MFCMSCL_UID_MFCMSCL_CMU_MFCMSCL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFCMSCL_UID_MFCMSCL_CMU_MFCMSCL_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MFCMSCL_UID_MFCMSCL_CMU_MFCMSCL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MFCMSCL_UID_MFCMSCL_CMU_MFCMSCL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MFCMSCL_UID_MFCMSCL_CMU_MFCMSCL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MFC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MFC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MFC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MFC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSREG_MFCMSCL_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSREG_MFCMSCL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSREG_MFCMSCL_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSREG_MFCMSCL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSREG_MFCMSCL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSREG_MFCMSCL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_M2M_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_M2M_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_M2M_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_M2M_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_M2M_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_M2M_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MSCL_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MSCL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MSCL_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MSCL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MSCL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MSCL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHM_AXI_P_MFCMSCL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHM_AXI_P_MFCMSCL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHM_AXI_P_MFCMSCL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHM_AXI_P_MFCMSCL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHM_AXI_P_MFCMSCL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHM_AXI_P_MFCMSCL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_RSTNSYNC_CLK_MFCMSCL_MFC_SW_RESET_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_JPEG_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_JPEG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_JPEG_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_JPEG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_JPEG_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_JPEG_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_D_TZPC_MFCMSCL_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_D_TZPC_MFCMSCL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_D_TZPC_MFCMSCL_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_D_TZPC_MFCMSCL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_D_TZPC_MFCMSCL_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_D_TZPC_MFCMSCL_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHS_AXI_D_MFCMSCL_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHS_AXI_D_MFCMSCL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHS_AXI_D_MFCMSCL_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHS_AXI_D_MFCMSCL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHS_AXI_D_MFCMSCL_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_LHS_AXI_D_MFCMSCL_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AXI2APB_MFCMSCL_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AXI2APB_MFCMSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AXI2APB_MFCMSCL_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AXI2APB_MFCMSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AXI2APB_MFCMSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AXI2APB_MFCMSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_JPEG_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_JPEG_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_JPEG_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_JPEG_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MFC_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MFC_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MFC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MFC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_NS_MFCMSCL_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_NS_MFCMSCL_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_NS_MFCMSCL_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_NS_MFCMSCL_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_NS_MFCMSCL_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_NS_MFCMSCL_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_S_MFCMSCL_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_S_MFCMSCL_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_S_MFCMSCL_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_S_MFCMSCL_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_S_MFCMSCL_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_SYSMMU_S_MFCMSCL_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_XIU_D_MFCMSCL_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_XIU_D_MFCMSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_XIU_D_MFCMSCL_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_XIU_D_MFCMSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_XIU_D_MFCMSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_XIU_D_MFCMSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_PPMU_MFCMSCL_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSMMU_MFCMSCL_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSMMU_MFCMSCL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSMMU_MFCMSCL_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSMMU_MFCMSCL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSMMU_MFCMSCL_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_SYSMMU_MFCMSCL_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MCSC_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MCSC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MCSC_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MCSC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MCSC_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_MCSC_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_M2M_IPCLKPORT_PCLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_M2M_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_M2M_IPCLKPORT_PCLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_M2M_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_M2M_IPCLKPORT_PCLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_APB_M2M_IPCLKPORT_PCLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MCSC_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MCSC_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MCSC_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_MCSC_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKM_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKM_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKM_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKM),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MFCMSCL_UID_AS_AXI_M2M_IPCLKPORT_ACLKS),
	SFR_ACCESS(QCH_CON_D_TZPC_MFCMSCL_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFCMSCL_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFCMSCL_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MFCMSCL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_JPEG_QCH_ENABLE, 0, 1, QCH_CON_JPEG_QCH),
	SFR_ACCESS(QCH_CON_JPEG_QCH_CLOCK_REQ, 1, 1, QCH_CON_JPEG_QCH),
	SFR_ACCESS(QCH_CON_JPEG_QCH_EXPIRE_VAL, 16, 10, QCH_CON_JPEG_QCH),
	SFR_ACCESS(QCH_CON_JPEG_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_JPEG_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MFCMSCL_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MFCMSCL_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MFCMSCL_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_MFCMSCL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_MFCMSCL_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_MFCMSCL_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_MFCMSCL_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_MFCMSCL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_M2M_QCH_ENABLE, 0, 1, QCH_CON_M2M_QCH),
	SFR_ACCESS(QCH_CON_M2M_QCH_CLOCK_REQ, 1, 1, QCH_CON_M2M_QCH),
	SFR_ACCESS(QCH_CON_M2M_QCH_EXPIRE_VAL, 16, 10, QCH_CON_M2M_QCH),
	SFR_ACCESS(QCH_CON_M2M_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_M2M_QCH),
	SFR_ACCESS(QCH_CON_MCSC_QCH_ENABLE, 0, 1, QCH_CON_MCSC_QCH),
	SFR_ACCESS(QCH_CON_MCSC_QCH_CLOCK_REQ, 1, 1, QCH_CON_MCSC_QCH),
	SFR_ACCESS(QCH_CON_MCSC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MCSC_QCH),
	SFR_ACCESS(QCH_CON_MCSC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MCSC_QCH),
	SFR_ACCESS(QCH_CON_MFC_QCH_ENABLE, 0, 1, QCH_CON_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_QCH_CLOCK_REQ, 1, 1, QCH_CON_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MFC_QCH),
	SFR_ACCESS(QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH_ENABLE, 0, 1, QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH_CLOCK_REQ, 1, 1, QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MFCMSCL_CMU_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFCMSCL_QCH_ENABLE, 0, 1, QCH_CON_PPMU_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFCMSCL_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFCMSCL_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_PPMU_MFCMSCL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_MFCMSCL_QCH_ENABLE, 0, 1, QCH_CON_SYSMMU_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_MFCMSCL_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSMMU_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_MFCMSCL_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSMMU_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_SYSMMU_MFCMSCL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSMMU_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MFCMSCL_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MFCMSCL_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MFCMSCL_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_MFCMSCL_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MFCMSCL_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MFCMSCL_QCH),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_MIF_DDRPHY_CLK2X_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_MIF_DDRPHY_CLK2X),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_MIF_DDRPHY_CLK2X_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_MIF_DDRPHY_CLK2X),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_MIF_DDRPHY_CLK2X_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_MIF_DDRPHY_CLK2X),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF_CMUREF_BUSY, 16, 1, CLK_CON_MUX_MUX_MIF_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF_CMUREF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_MIF_CMUREF),
	SFR_ACCESS(CLK_CON_MUX_MUX_MIF_CMUREF_SELECT, 0, 1, CLK_CON_MUX_MUX_MIF_CMUREF),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_DIV_CLK_MIF_BUSD_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_CLK_MIF_BUSD),
	SFR_ACCESS(PLL_CON0_PLL_MIF_DIV_P, 8, 6, PLL_CON0_PLL_MIF),
	SFR_ACCESS(PLL_CON0_PLL_MIF_DIV_M, 16, 10, PLL_CON0_PLL_MIF),
	SFR_ACCESS(PLL_CON0_PLL_MIF_DIV_S, 0, 3, PLL_CON0_PLL_MIF),
	SFR_ACCESS(PLL_CON0_PLL_MIF_ENABLE, 31, 1, PLL_CON0_PLL_MIF),
	SFR_ACCESS(PLL_CON0_PLL_MIF_STABLE, 29, 1, PLL_CON0_PLL_MIF),
	SFR_ACCESS(PLL_LOCKTIME_PLL_MIF_PLL_LOCK_TIME, 0, 20, PLL_LOCKTIME_PLL_MIF),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_MIF_BUSP_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_MIF_BUSP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_MIF_BUSP_USER),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_PPMU_DMC_CPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSP_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_SYSREG_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_MIF_CMU_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_PF),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_SECURE),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_DMC_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_MIF_UID_D_TZPC_MIF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_QE_DMC_CPU_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_RSTNSYNC_CLK_MIF_BUSD_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MIF_UID_DMC_IPCLKPORT_ACLK),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF_CMUREF_QCH_ENABLE, 0, 1, DMYQCH_CON_CMU_MIF_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF_CMUREF_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_CMU_MIF_CMUREF_QCH),
	SFR_ACCESS(DMYQCH_CON_CMU_MIF_CMUREF_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_CMU_MIF_CMUREF_QCH),
	SFR_ACCESS(QCH_CON_DMC_QCH_ENABLE, 0, 1, QCH_CON_DMC_QCH),
	SFR_ACCESS(QCH_CON_DMC_QCH_CLOCK_REQ, 1, 1, QCH_CON_DMC_QCH),
	SFR_ACCESS(QCH_CON_DMC_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DMC_QCH),
	SFR_ACCESS(QCH_CON_DMC_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMC_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_ENABLE, 0, 1, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_MIF_CMU_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MIF_CMU_MIF_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DMC_CPU_QCH_ENABLE, 0, 1, QCH_CON_PPMU_DMC_CPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DMC_CPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_PPMU_DMC_CPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DMC_CPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PPMU_DMC_CPU_QCH),
	SFR_ACCESS(QCH_CON_PPMU_DMC_CPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PPMU_DMC_CPU_QCH),
	SFR_ACCESS(QCH_CON_QE_DMC_CPU_QCH_ENABLE, 0, 1, QCH_CON_QE_DMC_CPU_QCH),
	SFR_ACCESS(QCH_CON_QE_DMC_CPU_QCH_CLOCK_REQ, 1, 1, QCH_CON_QE_DMC_CPU_QCH),
	SFR_ACCESS(QCH_CON_QE_DMC_CPU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_QE_DMC_CPU_QCH),
	SFR_ACCESS(QCH_CON_QE_DMC_CPU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_QE_DMC_CPU_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_MIF_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_MIF_QCH),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_MODEM_UID_MODEM_CMU_MODEM_IPCLKPORT_PCLK),
	SFR_ACCESS(QCH_CON_MODEM_CMU_MODEM_QCH_ENABLE, 0, 1, QCH_CON_MODEM_CMU_MODEM_QCH),
	SFR_ACCESS(QCH_CON_MODEM_CMU_MODEM_QCH_CLOCK_REQ, 1, 1, QCH_CON_MODEM_CMU_MODEM_QCH),
	SFR_ACCESS(QCH_CON_MODEM_CMU_MODEM_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MODEM_CMU_MODEM_QCH),
	SFR_ACCESS(QCH_CON_MODEM_CMU_MODEM_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MODEM_CMU_MODEM_QCH),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_RSTNSYNC_CLK_PERI_OSCCLK_IPCLKPORT_CLK),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERI_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERI_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERI_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERI_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERI_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERI_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERI_IP_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERI_IP_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERI_IP_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERI_IP_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERI_IP_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERI_IP_USER),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_BUSIF_TMU_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_LHM_AXI_P_PERI_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_LHM_AXI_P_PERI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_LHM_AXI_P_PERI_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_LHM_AXI_P_PERI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_LHM_AXI_P_PERI_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_LHM_AXI_P_PERI_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_SYSREG_PERI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_CLUSTER0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_WDT_CLUSTER0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_MCT_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_MCT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_MCT_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_MCT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_MCT_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_MCT_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_PWM_MOTOR_IPCLKPORT_I_PCLK_S0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_GPIO_PERI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_SPI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_SPI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_SPI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_SPI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_SPI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_SPI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_UART_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_UART_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_UART_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_UART_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_UART_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_UART_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_I2C_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_I2C_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_I2C_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_I2C_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_I2C_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_I2C_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_UART_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_PERI_HSI2C_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_PERI_HSI2C),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_PERI_HSI2C_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_PERI_HSI2C),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_PERI_HSI2C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_PERI_HSI2C),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_PERI_USI00_I2C_CG_VAL, 21, 1, CLK_CON_GAT_GATE_CLK_PERI_USI00_I2C),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_PERI_USI00_I2C_MANUAL, 20, 1, CLK_CON_GAT_GATE_CLK_PERI_USI00_I2C),
	SFR_ACCESS(CLK_CON_GAT_GATE_CLK_PERI_USI00_I2C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GATE_CLK_PERI_USI00_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_HSI2C_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERI_HSI2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_HSI2C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERI_HSI2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_HSI2C_DIVRATIO, 0, 4, CLK_CON_DIV_DIV_CLK_PERI_HSI2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_SPI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERI_SPI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_SPI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERI_SPI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_SPI_DIVRATIO, 0, 5, CLK_CON_DIV_DIV_CLK_PERI_SPI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_USI00_I2C_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERI_USI00_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_USI00_I2C_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERI_USI00_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_USI00_I2C_DIVRATIO, 0, 5, CLK_CON_DIV_DIV_CLK_PERI_USI00_I2C),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_USI00_USI_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_PERI_USI00_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_USI00_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_PERI_USI00_USI),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_PERI_USI00_USI_DIVRATIO, 0, 5, CLK_CON_DIV_DIV_CLK_PERI_USI00_USI),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_HSI2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_SPI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_I2C_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_I2C_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_I2C_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_I2C_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_RSTNSYNC_CLK_PERI_USI00_USI_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_PERI_CMU_PERI_IPCLKPORT_PCLK),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERI_UART_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_PERI_UART_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_PERI_UART_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_PERI_UART_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_PERI_UART_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_PERI_UART_USER),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_UART_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_UART_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_UART_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_UART_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_UART_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_UART_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_I2C_0_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_I2C_0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_I2C_0_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_I2C_0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_I2C_0_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_I2C_0_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_I2C_2_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_SPI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_SPI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_SPI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_SPI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_SPI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI_SPI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_I2C_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_USI00_USI_IPCLKPORT_IPCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_PERI_UID_D_TZPC_PERI_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERI_USI00_USI_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_PERI_USI00_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERI_USI00_USI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_PERI_USI00_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERI_USI00_USI_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_PERI_USI00_USI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERI_SPI_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_PERI_SPI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERI_SPI_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_PERI_SPI),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_PERI_SPI_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_PERI_SPI),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_PERI_UID_OTP_CON_TOP_IPCLKPORT_I_OSCCLK),
	SFR_ACCESS(QCH_CON_BUSIF_TMU_QCH_ENABLE, 0, 1, QCH_CON_BUSIF_TMU_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_TMU_QCH_CLOCK_REQ, 1, 1, QCH_CON_BUSIF_TMU_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_TMU_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BUSIF_TMU_QCH),
	SFR_ACCESS(QCH_CON_BUSIF_TMU_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BUSIF_TMU_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERI_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_PERI_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERI_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_PERI_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_PERI_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_PERI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_PERI_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERI_QCH_ENABLE, 0, 1, QCH_CON_GPIO_PERI_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERI_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_PERI_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_PERI_QCH),
	SFR_ACCESS(QCH_CON_GPIO_PERI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_PERI_QCH),
	SFR_ACCESS(QCH_CON_I2C_0_QCH_ENABLE, 0, 1, QCH_CON_I2C_0_QCH),
	SFR_ACCESS(QCH_CON_I2C_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_0_QCH),
	SFR_ACCESS(QCH_CON_I2C_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_0_QCH),
	SFR_ACCESS(QCH_CON_I2C_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_0_QCH),
	SFR_ACCESS(QCH_CON_I2C_1_QCH_ENABLE, 0, 1, QCH_CON_I2C_1_QCH),
	SFR_ACCESS(QCH_CON_I2C_1_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_1_QCH),
	SFR_ACCESS(QCH_CON_I2C_1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_1_QCH),
	SFR_ACCESS(QCH_CON_I2C_1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_1_QCH),
	SFR_ACCESS(QCH_CON_I2C_2_QCH_ENABLE, 0, 1, QCH_CON_I2C_2_QCH),
	SFR_ACCESS(QCH_CON_I2C_2_QCH_CLOCK_REQ, 1, 1, QCH_CON_I2C_2_QCH),
	SFR_ACCESS(QCH_CON_I2C_2_QCH_EXPIRE_VAL, 16, 10, QCH_CON_I2C_2_QCH),
	SFR_ACCESS(QCH_CON_I2C_2_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_I2C_2_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERI_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_PERI_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERI_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_PERI_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_PERI_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_PERI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_PERI_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_ENABLE, 0, 1, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_CLOCK_REQ, 1, 1, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_MCT_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MCT_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_ENABLE, 0, 1, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_CLOCK_REQ, 1, 1, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_EXPIRE_VAL, 16, 10, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_OTP_CON_TOP_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_OTP_CON_TOP_QCH),
	SFR_ACCESS(QCH_CON_PERI_CMU_PERI_QCH_ENABLE, 0, 1, QCH_CON_PERI_CMU_PERI_QCH),
	SFR_ACCESS(QCH_CON_PERI_CMU_PERI_QCH_CLOCK_REQ, 1, 1, QCH_CON_PERI_CMU_PERI_QCH),
	SFR_ACCESS(QCH_CON_PERI_CMU_PERI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PERI_CMU_PERI_QCH),
	SFR_ACCESS(QCH_CON_PERI_CMU_PERI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PERI_CMU_PERI_QCH),
	SFR_ACCESS(QCH_CON_PWM_MOTOR_QCH_ENABLE, 0, 1, QCH_CON_PWM_MOTOR_QCH),
	SFR_ACCESS(QCH_CON_PWM_MOTOR_QCH_CLOCK_REQ, 1, 1, QCH_CON_PWM_MOTOR_QCH),
	SFR_ACCESS(QCH_CON_PWM_MOTOR_QCH_EXPIRE_VAL, 16, 10, QCH_CON_PWM_MOTOR_QCH),
	SFR_ACCESS(QCH_CON_PWM_MOTOR_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_PWM_MOTOR_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERI_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_PERI_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERI_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_PERI_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_PERI_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_PERI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_PERI_QCH),
	SFR_ACCESS(QCH_CON_USI00_I2C_QCH_ENABLE, 0, 1, QCH_CON_USI00_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI00_I2C_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI00_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI00_I2C_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI00_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI00_I2C_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI00_I2C_QCH),
	SFR_ACCESS(QCH_CON_USI00_USI_QCH_ENABLE, 0, 1, QCH_CON_USI00_USI_QCH),
	SFR_ACCESS(QCH_CON_USI00_USI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI00_USI_QCH),
	SFR_ACCESS(QCH_CON_USI00_USI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI00_USI_QCH),
	SFR_ACCESS(QCH_CON_USI00_USI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI00_USI_QCH),
	SFR_ACCESS(QCH_CON_USI_I2C_0_QCH_ENABLE, 0, 1, QCH_CON_USI_I2C_0_QCH),
	SFR_ACCESS(QCH_CON_USI_I2C_0_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI_I2C_0_QCH),
	SFR_ACCESS(QCH_CON_USI_I2C_0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI_I2C_0_QCH),
	SFR_ACCESS(QCH_CON_USI_I2C_0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI_I2C_0_QCH),
	SFR_ACCESS(QCH_CON_USI_SPI_QCH_ENABLE, 0, 1, QCH_CON_USI_SPI_QCH),
	SFR_ACCESS(QCH_CON_USI_SPI_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI_SPI_QCH),
	SFR_ACCESS(QCH_CON_USI_SPI_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI_SPI_QCH),
	SFR_ACCESS(QCH_CON_USI_SPI_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI_SPI_QCH),
	SFR_ACCESS(QCH_CON_USI_UART_QCH_ENABLE, 0, 1, QCH_CON_USI_UART_QCH),
	SFR_ACCESS(QCH_CON_USI_UART_QCH_CLOCK_REQ, 1, 1, QCH_CON_USI_UART_QCH),
	SFR_ACCESS(QCH_CON_USI_UART_QCH_EXPIRE_VAL, 16, 10, QCH_CON_USI_UART_QCH),
	SFR_ACCESS(QCH_CON_USI_UART_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_USI_UART_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER0_QCH_ENABLE, 0, 1, QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER0_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(QCH_CON_WDT_CLUSTER0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_CLUSTER0_QCH),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_VTS_BUS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLKCMU_VTS_BUS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLKCMU_VTS_BUS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLKCMU_VTS_BUS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLKCMU_VTS_BUS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLKCMU_VTS_BUS_USER),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_VTS_CMU_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_AHB_BUSMATRIX_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_CORTEXM4INTEGRATION_IPCLKPORT_FCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB0_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_AHB1_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIVRATIO, 0, 6, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_DIVRATIO, 0, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2_DIVRATIO, 0, 1, CLK_CON_DIV_DIV_CLK_VTS_DMIC_IF_DIV2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_DIV2_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_DIV2),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_DIV2_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_DIV2),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_DIV2_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_DMIC_IF_IPCLKPORT_DMIC_IF_CLK_DIV2),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_GPIO_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC0_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_HWACG_SYS_DMIC1_IPCLKPORT_HCLK_BUS),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_BUS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_RSTNSYNC_CLK_VTS_DMIC_IF_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SYSREG_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_WDT_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0_CG_VAL, 21, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0_MANUAL, 20, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0),
	SFR_ACCESS(CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_CLK_BLK_VTS_UID_U_DMIC_CLK_MUX_IPCLKPORT_D0),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHM_AXI_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_P_VTS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_P_VTS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_P_VTS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_P_VTS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_P_VTS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_P_VTS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_LP_VTS_IPCLKPORT_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_LP_VTS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_LP_VTS_IPCLKPORT_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_LP_VTS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_LP_VTS_IPCLKPORT_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_XHB_LP_VTS_IPCLKPORT_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_D_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BAAW_C_VTS_IPCLKPORT_I_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_D_TZPC_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_C_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_SWEEPER_D_VTS_IPCLKPORT_ACLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_C_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_LHS_AXI_D_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_P_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_BPS_LP_VTS_IPCLKPORT_I_CLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_ABOX_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_MAILBOX_AP_VTS_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_VTS_BUS_BUSY, 16, 1, CLK_CON_MUX_MUX_CLK_VTS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_MUX_MUX_CLK_VTS_BUS),
	SFR_ACCESS(CLK_CON_MUX_MUX_CLK_VTS_BUS_SELECT, 0, 1, CLK_CON_MUX_MUX_CLK_VTS_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_BUS_BUSY, 16, 1, CLK_CON_DIV_DIV_CLK_VTS_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_BUS_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_DIV_DIV_CLK_VTS_BUS),
	SFR_ACCESS(CLK_CON_DIV_DIV_CLK_VTS_BUS_DIVRATIO, 0, 3, CLK_CON_DIV_DIV_CLK_VTS_BUS),
	SFR_ACCESS(PLL_CON0_MUX_CLK_RCO_VTS_USER_BUSY, 7, 1, PLL_CON0_MUX_CLK_RCO_VTS_USER),
	SFR_ACCESS(PLL_CON0_MUX_CLK_RCO_VTS_USER_MUX_SEL, 4, 1, PLL_CON0_MUX_CLK_RCO_VTS_USER),
	SFR_ACCESS(PLL_CON2_MUX_CLK_RCO_VTS_USER_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PLL_CON2_MUX_CLK_RCO_VTS_USER),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK_CG_VAL, 21, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK_MANUAL, 20, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK),
	SFR_ACCESS(CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CLK_CON_GAT_GOUT_BLK_VTS_UID_TIMER_IPCLKPORT_PCLK),
	SFR_ACCESS(QCH_CON_BAAW_C_VTS_QCH_ENABLE, 0, 1, QCH_CON_BAAW_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_C_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_C_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_C_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_VTS_QCH_ENABLE, 0, 1, QCH_CON_BAAW_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_BAAW_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_BAAW_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_BAAW_D_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_BAAW_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_CORTEXM4INTEGRATION_QCH_ENABLE, 0, 1, QCH_CON_CORTEXM4INTEGRATION_QCH),
	SFR_ACCESS(QCH_CON_CORTEXM4INTEGRATION_QCH_CLOCK_REQ, 1, 1, QCH_CON_CORTEXM4INTEGRATION_QCH),
	SFR_ACCESS(QCH_CON_CORTEXM4INTEGRATION_QCH_EXPIRE_VAL, 16, 10, QCH_CON_CORTEXM4INTEGRATION_QCH),
	SFR_ACCESS(QCH_CON_CORTEXM4INTEGRATION_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_CORTEXM4INTEGRATION_QCH),
	SFR_ACCESS(QCH_CON_DMIC_AHB0_QCH_ENABLE, 0, 1, QCH_CON_DMIC_AHB0_QCH),
	SFR_ACCESS(QCH_CON_DMIC_AHB0_QCH_CLOCK_REQ, 1, 1, QCH_CON_DMIC_AHB0_QCH),
	SFR_ACCESS(QCH_CON_DMIC_AHB0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DMIC_AHB0_QCH),
	SFR_ACCESS(QCH_CON_DMIC_AHB0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMIC_AHB0_QCH),
	SFR_ACCESS(QCH_CON_DMIC_AHB1_QCH_ENABLE, 0, 1, QCH_CON_DMIC_AHB1_QCH),
	SFR_ACCESS(QCH_CON_DMIC_AHB1_QCH_CLOCK_REQ, 1, 1, QCH_CON_DMIC_AHB1_QCH),
	SFR_ACCESS(QCH_CON_DMIC_AHB1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_DMIC_AHB1_QCH),
	SFR_ACCESS(QCH_CON_DMIC_AHB1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMIC_AHB1_QCH),
	SFR_ACCESS(QCH_CON_DMIC_IF_QCH_PCLK_ENABLE, 0, 1, QCH_CON_DMIC_IF_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_IF_QCH_PCLK_CLOCK_REQ, 1, 1, QCH_CON_DMIC_IF_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_IF_QCH_PCLK_EXPIRE_VAL, 16, 10, QCH_CON_DMIC_IF_QCH_PCLK),
	SFR_ACCESS(QCH_CON_DMIC_IF_QCH_PCLK_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_DMIC_IF_QCH_PCLK),
	SFR_ACCESS(DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK_ENABLE, 0, 1, DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK),
	SFR_ACCESS(DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK_CLOCK_REQ, 1, 1, DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK),
	SFR_ACCESS(DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_DMIC_IF_QCH_DMIC_CLK),
	SFR_ACCESS(QCH_CON_D_TZPC_VTS_QCH_ENABLE, 0, 1, QCH_CON_D_TZPC_VTS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_D_TZPC_VTS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_D_TZPC_VTS_QCH),
	SFR_ACCESS(QCH_CON_D_TZPC_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_D_TZPC_VTS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_VTS_QCH_ENABLE, 0, 1, QCH_CON_GPIO_VTS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_GPIO_VTS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_GPIO_VTS_QCH),
	SFR_ACCESS(QCH_CON_GPIO_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_GPIO_VTS_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC0_QCH_ENABLE, 0, 1, QCH_CON_HWACG_SYS_DMIC0_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC0_QCH_CLOCK_REQ, 1, 1, QCH_CON_HWACG_SYS_DMIC0_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC0_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HWACG_SYS_DMIC0_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC0_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HWACG_SYS_DMIC0_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC1_QCH_ENABLE, 0, 1, QCH_CON_HWACG_SYS_DMIC1_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC1_QCH_CLOCK_REQ, 1, 1, QCH_CON_HWACG_SYS_DMIC1_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC1_QCH_EXPIRE_VAL, 16, 10, QCH_CON_HWACG_SYS_DMIC1_QCH),
	SFR_ACCESS(QCH_CON_HWACG_SYS_DMIC1_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_HWACG_SYS_DMIC1_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_LP_VTS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_LP_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_LP_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_LP_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_LP_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_VTS_QCH_ENABLE, 0, 1, QCH_CON_LHM_AXI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHM_AXI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHM_AXI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHM_AXI_P_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHM_AXI_P_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_C_VTS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_C_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_C_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_C_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_VTS_QCH_ENABLE, 0, 1, QCH_CON_LHS_AXI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_LHS_AXI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_LHS_AXI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_LHS_AXI_D_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_LHS_AXI_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_ABOX_VTS_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_ABOX_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_ABOX_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_ABOX_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_ABOX_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_ABOX_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_ABOX_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_ABOX_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_VTS_QCH_ENABLE, 0, 1, QCH_CON_MAILBOX_AP_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_MAILBOX_AP_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_MAILBOX_AP_VTS_QCH),
	SFR_ACCESS(QCH_CON_MAILBOX_AP_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_MAILBOX_AP_VTS_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_C_VTS_QCH_ENABLE, 0, 1, QCH_CON_SWEEPER_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_C_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SWEEPER_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_C_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SWEEPER_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_C_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SWEEPER_C_VTS_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_D_VTS_QCH_ENABLE, 0, 1, QCH_CON_SWEEPER_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_D_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SWEEPER_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_D_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SWEEPER_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_SWEEPER_D_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SWEEPER_D_VTS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_VTS_QCH_ENABLE, 0, 1, QCH_CON_SYSREG_VTS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_SYSREG_VTS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_SYSREG_VTS_QCH),
	SFR_ACCESS(QCH_CON_SYSREG_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_SYSREG_VTS_QCH),
	SFR_ACCESS(QCH_CON_TIMER_QCH_ENABLE, 0, 1, QCH_CON_TIMER_QCH),
	SFR_ACCESS(QCH_CON_TIMER_QCH_CLOCK_REQ, 1, 1, QCH_CON_TIMER_QCH),
	SFR_ACCESS(QCH_CON_TIMER_QCH_EXPIRE_VAL, 16, 10, QCH_CON_TIMER_QCH),
	SFR_ACCESS(QCH_CON_TIMER_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_TIMER_QCH),
	SFR_ACCESS(QCH_CON_VTS_CMU_VTS_QCH_ENABLE, 0, 1, QCH_CON_VTS_CMU_VTS_QCH),
	SFR_ACCESS(QCH_CON_VTS_CMU_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_VTS_CMU_VTS_QCH),
	SFR_ACCESS(QCH_CON_VTS_CMU_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_VTS_CMU_VTS_QCH),
	SFR_ACCESS(QCH_CON_VTS_CMU_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_VTS_CMU_VTS_QCH),
	SFR_ACCESS(QCH_CON_WDT_VTS_QCH_ENABLE, 0, 1, QCH_CON_WDT_VTS_QCH),
	SFR_ACCESS(QCH_CON_WDT_VTS_QCH_CLOCK_REQ, 1, 1, QCH_CON_WDT_VTS_QCH),
	SFR_ACCESS(QCH_CON_WDT_VTS_QCH_EXPIRE_VAL, 16, 10, QCH_CON_WDT_VTS_QCH),
	SFR_ACCESS(QCH_CON_WDT_VTS_QCH_IGNORE_FORCE_PM_EN, 2, 1, QCH_CON_WDT_VTS_QCH),
	SFR_ACCESS(DMYQCH_CON_U_DMIC_CLK_MUX_QCH_ENABLE, 0, 1, DMYQCH_CON_U_DMIC_CLK_MUX_QCH),
	SFR_ACCESS(DMYQCH_CON_U_DMIC_CLK_MUX_QCH_CLOCK_REQ, 1, 1, DMYQCH_CON_U_DMIC_CLK_MUX_QCH),
	SFR_ACCESS(DMYQCH_CON_U_DMIC_CLK_MUX_QCH_IGNORE_FORCE_PM_EN, 2, 1, DMYQCH_CON_U_DMIC_CLK_MUX_QCH),
/*====================The section of controller option SFR ACCESS instance===================*/
	SFR_ACCESS(APM_CMU_APM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, APM_CMU_APM_CONTROLLER_OPTION),
	SFR_ACCESS(APM_CMU_APM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, APM_CMU_APM_CONTROLLER_OPTION),
	SFR_ACCESS(CHUB_CMU_CHUB_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CHUB_CMU_CHUB_CONTROLLER_OPTION),
	SFR_ACCESS(CHUB_CMU_CHUB_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CHUB_CMU_CHUB_CONTROLLER_OPTION),
	SFR_ACCESS(CMGP_CMU_CMGP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CMGP_CMU_CMGP_CONTROLLER_OPTION),
	SFR_ACCESS(CMGP_CMU_CMGP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMGP_CMU_CMGP_CONTROLLER_OPTION),
	SFR_ACCESS(CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CMU_CMU_TOP_CONTROLLER_OPTION),
	SFR_ACCESS(CMU_CMU_TOP_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CMU_CMU_TOP_CONTROLLER_OPTION),
	SFR_ACCESS(CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CORE_CMU_CORE_CONTROLLER_OPTION),
	SFR_ACCESS(CORE_CMU_CORE_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CORE_CMU_CORE_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL0_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, CPUCL0_EMBEDDED_CMU_CPUCL0_CONTROLLER_OPTION),
	SFR_ACCESS(DISPAUD_CMU_DISPAUD_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, DISPAUD_CMU_DISPAUD_CONTROLLER_OPTION),
	SFR_ACCESS(DISPAUD_CMU_DISPAUD_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, DISPAUD_CMU_DISPAUD_CONTROLLER_OPTION),
	SFR_ACCESS(FSYS_CMU_FSYS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, FSYS_CMU_FSYS_CONTROLLER_OPTION),
	SFR_ACCESS(FSYS_CMU_FSYS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, FSYS_CMU_FSYS_CONTROLLER_OPTION),
	SFR_ACCESS(G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, G3D_CMU_G3D_CONTROLLER_OPTION),
	SFR_ACCESS(G3D_CMU_G3D_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, G3D_CMU_G3D_CONTROLLER_OPTION),
	SFR_ACCESS(IS_CMU_IS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, IS_CMU_IS_CONTROLLER_OPTION),
	SFR_ACCESS(IS_CMU_IS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, IS_CMU_IS_CONTROLLER_OPTION),
	SFR_ACCESS(MFCMSCL_CMU_MFCMSCL_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MFCMSCL_CMU_MFCMSCL_CONTROLLER_OPTION),
	SFR_ACCESS(MFCMSCL_CMU_MFCMSCL_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MFCMSCL_CMU_MFCMSCL_CONTROLLER_OPTION),
	SFR_ACCESS(MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MIF_CMU_MIF_CONTROLLER_OPTION),
	SFR_ACCESS(MIF_CMU_MIF_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MIF_CMU_MIF_CONTROLLER_OPTION),
	SFR_ACCESS(MODEM_CMU_MODEM_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, MODEM_CMU_MODEM_CONTROLLER_OPTION),
	SFR_ACCESS(MODEM_CMU_MODEM_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, MODEM_CMU_MODEM_CONTROLLER_OPTION),
	SFR_ACCESS(PERI_CMU_PERI_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, PERI_CMU_PERI_CONTROLLER_OPTION),
	SFR_ACCESS(PERI_CMU_PERI_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, PERI_CMU_PERI_CONTROLLER_OPTION),
	SFR_ACCESS(VTS_CMU_VTS_CONTROLLER_OPTION_ENABLE_POWER_MANAGEMENT, 29, 1, VTS_CMU_VTS_CONTROLLER_OPTION),
	SFR_ACCESS(VTS_CMU_VTS_CONTROLLER_OPTION_ENABLE_AUTOMATIC_CLKGATING, 28, 1, VTS_CMU_VTS_CONTROLLER_OPTION),
};

unsigned int cmucal_sfr_access_size = 3005;

