/* This file is generated by UEM Translator */

#ifndef SRC_KERNEL_GENERATED_MANUAL_H_
#define SRC_KERNEL_GENERATED_MANUAL_H_

/*!
 \mainpage UEM-generated Software Manual (Mapped Device: test_sdf_matrix)
  
  ## Application Task Graph

  @dot
digraph application_task_graph  {
  node [shape=box, style=filled, fillcolor="#ffffcc"];
  MatA [label="MatA* (0)",peripheries=2,penwidth=2];
  MatB [label="MatB* (1)",peripheries=2,penwidth=2];
  VecMul [label="VecMul* (2)",peripheries=2,penwidth=2];
  Display [label="Display* (3)",peripheries=2,penwidth=2];
  
  MatA -> VecMul [label=" 0"];
  MatB -> VecMul [label=" 1"];
  VecMul -> Display [label=" 2"];

}
  @enddot

### Task List  

| ID | Task  | Type | Run condition | Language | Source file | Mapped |
| -- | ----- | ---- | ------------- | -------- | ----------- | ------ |
| 0 | \ref doxygenpageTask_MatA | COMPUTATIONAL | TIME_DRIVEN (10 microsec) | C | \ref MatA.cic | O |
| 1 | \ref doxygenpageTask_MatB | COMPUTATIONAL | TIME_DRIVEN (10 microsec) | C | \ref MatB.cic | O |
| 2 | \ref doxygenpageTask_VecMul | COMPUTATIONAL | DATA_DRIVEN | C | \ref VecMul.cic | O |
| 3 | \ref doxygenpageTask_Display | COMPUTATIONAL | DATA_DRIVEN | C | \ref Display.cic | O |


### Channel List

| ID | Communication | Channel Size | Initial data size |
| -- | ------------- | ------------ | ----------------- |
| 0 | Local | 12 | 0 |
| 1 | Local | 12 | 0 |
| 2 | Local | 36 | 0 |


### Device List

| Name | Platform | Architecture | Mapped |
| ---- | -------- | ------------ | ------ |
| test_sdf_matrix | linux | x86 | O |



*/


/*!
 \page doxygenpageTask_MatA MatA
 
  @dot
digraph MatA_task_graph {
  MatA [
   shape=plaintext
   label=<
     <table border="0" cellborder="1" cellspacing="0">
       <tr><td bgcolor="#ffffcc" colspan="1">MatA</td></tr>
       <tr>
         <td bgcolor="#ff8282" colspan="1">output port</td></tr>
       <tr>
         <td bgcolor="#ff8282" port='out_1'>out</td>
       </tr>
     </table>
  >];
  out_sample [shape=point,width=0.01,height=0.01];
  
  MatA:out_1 -> out_sample [label=" Fixed: 1"];
}
  @enddot

  
  
### Task Basic Information
  - ID: 0
  - Type: COMPUTATIONAL
  - Run Condition: TIME_DRIVEN  (10 microsec)
  - Language: C
  - Source file: MatA.cic

### Output Port List

| Name | Type | Sample size | Sample rate | Description |
| ---- | ---- | ----------- | ----------- | ----------- |
| out | QUEUE | 4 | Fixed: 1 |  |

*/

/*!
 \page doxygenpageTask_MatB MatB
 
  @dot
digraph MatB_task_graph {
  MatB [
   shape=plaintext
   label=<
     <table border="0" cellborder="1" cellspacing="0">
       <tr><td bgcolor="#ffffcc" colspan="1">MatB</td></tr>
       <tr>
         <td bgcolor="#ff8282" colspan="1">output port</td></tr>
       <tr>
         <td bgcolor="#ff8282" port='out_3'>out</td>
       </tr>
     </table>
  >];
  out_sample [shape=point,width=0.01,height=0.01];
  
  MatB:out_3 -> out_sample [label=" Fixed: 1"];
}
  @enddot

  
  
### Task Basic Information
  - ID: 1
  - Type: COMPUTATIONAL
  - Run Condition: TIME_DRIVEN  (10 microsec)
  - Language: C
  - Source file: MatB.cic

### Output Port List

| Name | Type | Sample size | Sample rate | Description |
| ---- | ---- | ----------- | ----------- | ----------- |
| out | QUEUE | 4 | Fixed: 1 |  |

*/

/*!
 \page doxygenpageTask_VecMul VecMul
 
  @dot
digraph VecMul_task_graph {
  VecMul [
   shape=plaintext
   label=<
     <table border="0" cellborder="1" cellspacing="0">
       <tr><td bgcolor="#ffffcc" colspan="3">VecMul</td></tr>
       <tr>
         <td bgcolor="#cbff2f" colspan="2">input port</td><td bgcolor="#ff8282" colspan="1">output port</td></tr>
       <tr>
         <td bgcolor="#cbff2f" port='in1_0'>in1</td>
         <td bgcolor="#cbff2f" port='in2_2'>in2</td>
         <td bgcolor="#ff8282" port='out_5'>out</td>
       </tr>
     </table>
  >];
  in1_sample [shape=point,width=0.01,height=0.01];
  in2_sample [shape=point,width=0.01,height=0.01];
  out_sample [shape=point,width=0.01,height=0.01];
  
  VecMul:in1_0 -> in1_sample [dir=back,label=" Fixed: 1"];
  VecMul:in2_2 -> in2_sample [dir=back,label=" Fixed: 1"];
  VecMul:out_5 -> out_sample [label=" Fixed: 1"];
}
  @enddot

  
  
### Task Basic Information
  - ID: 2
  - Type: COMPUTATIONAL
  - Run Condition: DATA_DRIVEN 
  - Language: C
  - Source file: VecMul.cic

### Input Port List

| Name | Type | Sample size | Sample rate | Description |
| ---- | ---- | ----------- | ----------- | ----------- |
| in1 | QUEUE | 12 | Fixed: 1 |  |
| in2 | QUEUE | 12 | Fixed: 1 |  |

### Output Port List

| Name | Type | Sample size | Sample rate | Description |
| ---- | ---- | ----------- | ----------- | ----------- |
| out | QUEUE | 4 | Fixed: 1 |  |

*/

/*!
 \page doxygenpageTask_Display Display
 
  @dot
digraph Display_task_graph {
  Display [
   shape=plaintext
   label=<
     <table border="0" cellborder="1" cellspacing="0">
       <tr><td bgcolor="#ffffcc" colspan="1">Display</td></tr>
       <tr>
         <td bgcolor="#cbff2f" colspan="1">input port</td></tr>
       <tr>
         <td bgcolor="#cbff2f" port='in_4'>in</td>
       </tr>
     </table>
  >];
  in_sample [shape=point,width=0.01,height=0.01];
  
  Display:in_4 -> in_sample [dir=back,label=" Fixed: 9"];
}
  @enddot

  
  
### Task Basic Information
  - ID: 3
  - Type: COMPUTATIONAL
  - Run Condition: DATA_DRIVEN 
  - Language: C
  - Source file: Display.cic

### Input Port List

| Name | Type | Sample size | Sample rate | Description |
| ---- | ---- | ----------- | ----------- | ----------- |
| in | QUEUE | 4 | Fixed: 9 |  |

*/



#endif /* SRC_KERNEL_GENERATED_UEM_MANUAL_H_ */

