Netlists:
e1: (r27, reg)	(I0, f2io_16)
e2: (r28, reg)	(i1, f2io_1)
e3: (I2, io2f_16)	(r3, reg)	(m10, data_in_0)	(p13, data0)
e5: (r3, reg)	(r4, reg)	(p12, data0)
e6: (m10, data_out_1)	(r5, reg)	(p16, data0)
e10: (m10, data_out_0)	(r7, reg)	(p20, data0)
e14: (r5, reg)	(r6, reg)
e15: (r7, reg)	(r8, reg)
e17: (i9, io2f_1)	(m10, flush)	(m11, flush)
e18: (p12, alu_res)	(p14, data0)
e20: (p13, alu_res)	(p14, data1)
e22: (p14, alu_res)	(p18, data0)
e24: (r4, reg)	(p15, data0)
e25: (p15, alu_res)	(p17, data0)
e27: (p16, alu_res)	(p17, data1)
e29: (p17, alu_res)	(p18, data1)
e31: (p18, alu_res)	(p26, data0)
e33: (r6, reg)	(p19, data0)
e34: (p19, alu_res)	(p21, data0)
e36: (p20, alu_res)	(p21, data1)
e38: (p21, alu_res)	(p25, data0)
e40: (p22, alu_res)	(p24, data0)
e42: (r8, reg)	(p23, data0)
e43: (p23, alu_res)	(p24, data1)
e45: (p24, alu_res)	(p25, data1)
e47: (p25, alu_res)	(p26, data1)
e49: (p26, alu_res)	(r27, reg)
e53: (m11, stencil_valid)	(r28, reg)

ID to Names:
I0: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0
i1: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid
I2: io16in_hw_input_stencil_op_hcompute_hw_input_global_wrapper_stencil_read_0
r3: hw_input_global_wrapper_stencil$d_reg__U1$reg0
r4: hw_input_global_wrapper_stencil$d_reg__U2$reg0
r5: hw_input_global_wrapper_stencil$d_reg__U3$reg0
r6: hw_input_global_wrapper_stencil$d_reg__U4$reg0
r7: hw_input_global_wrapper_stencil$d_reg__U5$reg0
r8: hw_input_global_wrapper_stencil$d_reg__U6$reg0
i9: io1in_reset
m10: hw_input_global_wrapper_stencil$ub_hw_input_global_wrapper_stencil_BANK_0_garnet
m11: op_hcompute_hw_output_stencil_port_controller_garnet
p12: op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_7_293_294_i139787328342144_i139787328894384
p13: op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_6_291_292_i139787328340848_i139787328894384
p14: op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_1$opN_1$_join_i139787328342720_i139787439549792
p15: op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_5_289_290_i139787328269856_i139787328894384
p16: op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_4_287_288_i139787328268656_i139787328894384
p17: op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_1$opN_0$_join_i139787328270096_i139787439549792
p18: op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_1$_join_i139787328342960_i139787439549792
p19: op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_3_285_286_i139787328598464_i139787328894384
p20: op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_2_283_284_i139787328187456_i139787328894384
p21: op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_0$opN_1$_join_i139787328598704_i139787439549792
p22: op_hcompute_conv_stencil$inner_compute$i139787328365664_i139787328365280_i139787328575424
p23: op_hcompute_conv_stencil_1$inner_compute$mul_hw_input_global_wrapper_stencil_1_281_282_i139787328185296_i139787328894384
p24: op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_0$opN_0$_join_i139787328186112_i139787439549792
p25: op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$opN_0$_join_i139787328186784_i139787439549792
p26: op_hcompute_conv_stencil_1$inner_compute$add_282_300_301_tree$_join_i139787328343104_i139787439549792
r27: io16_hw_output_stencil_op_hcompute_hw_output_stencil_write_0$reg0
r28: io1_hw_output_stencil_op_hcompute_hw_output_stencil_write_valid$reg1

Netlist Bus:
e1: 16
e2: 1
e3: 16
e5: 16
e6: 16
e10: 16
e14: 16
e15: 16
e17: 1
e18: 16
e20: 16
e22: 16
e24: 16
e25: 16
e27: 16
e29: 16
e31: 16
e33: 16
e34: 16
e36: 16
e38: 16
e40: 16
e42: 16
e43: 16
e45: 16
e47: 16
e49: 16
e53: 1
