

================================================================
== Vivado HLS Report for 'polyveck_decompose'
================================================================
* Date:           Tue Mar 19 14:03:46 2019

* Version:        2018.2 (Build 2258646 on Thu Jun 14 20:25:20 MDT 2018)
* Project:        Dilithium.prj
* Solution:       encryption_unroll
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.738|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+------+------+------+---------+
    |   Latency   |   Interval  | Pipeline|
    |  min |  max |  min |  max |   Type  |
    +------+------+------+------+---------+
    |  5131|  5131|  5131|  5131|   none  |
    +------+------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |             |   Latency   | Iteration|  Initiation Interval  | Trip |          |
        |  Loop Name  |  min |  max |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------+------+------+----------+-----------+-----------+------+----------+
        |- Loop 1     |  5130|  5130|      1026|          -|          -|     5|    no    |
        | + Loop 1.1  |  1024|  1024|         4|          -|          -|   256|    no    |
        +-------------+------+------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+--------+
|       Name      | BRAM_18K| DSP48E|   FF   |   LUT  |
+-----------------+---------+-------+--------+--------+
|DSP              |        -|      -|       -|       -|
|Expression       |        -|      -|       0|     383|
|FIFO             |        -|      -|       -|       -|
|Instance         |        -|      -|       -|       -|
|Memory           |        -|      -|       -|       -|
|Multiplexer      |        -|      -|       -|      56|
|Register         |        -|      -|     115|       -|
+-----------------+---------+-------+--------+--------+
|Total            |        0|      0|     115|     439|
+-----------------+---------+-------+--------+--------+
|Available        |      730|    740|  269200|  129000|
+-----------------+---------+-------+--------+--------+
|Utilization (%)  |        0|      0|   ~0   |   ~0   |
+-----------------+---------+-------+--------+--------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------------+----------+-------+---+----+------------+------------+
    |         Variable Name         | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |a_assign_2_fu_313_p2           |     +    |      0|  0|  21|          14|          14|
    |a_assign_3_fu_319_p2           |     +    |      0|  0|  13|           4|           4|
    |i_25_fu_135_p2                 |     +    |      0|  0|  12|           3|           1|
    |j_2_fu_159_p2                  |     +    |      0|  0|  16|           9|           1|
    |t_14_fu_219_p2                 |     +    |      0|  0|  31|          24|          24|
    |t_15_fu_241_p2                 |     +    |      0|  0|  31|          24|          24|
    |t_1_i_fu_250_p2                |     +    |      0|  0|  32|          18|          32|
    |tmp1_fu_209_p2                 |     +    |      0|  0|  30|          19|          23|
    |tmp_288_i_fu_338_p2            |     +    |      0|  0|  32|          23|          24|
    |tmp_581_fu_169_p2              |     +    |      0|  0|  19|          12|          12|
    |u_fu_261_p2                    |     +    |      0|  0|  39|           2|          32|
    |a0_write_assign_fu_343_p2      |     -    |      0|  0|  32|          24|          24|
    |a_assign_s_fu_255_p2           |     -    |      0|  0|  32|          32|          32|
    |tmp_29_fu_153_p2               |   icmp   |      0|  0|  13|           9|          10|
    |tmp_fu_129_p2                  |   icmp   |      0|  0|   9|           3|           3|
    |tmp_285_i_cast_cast_fu_233_p3  |  select  |      0|  0|  19|           1|          19|
    |tmp2_fu_289_p2                 |    xor   |      0|  0|   2|           1|           2|
    +-------------------------------+----------+-------+---+----+------------+------------+
    |Total                          |          |      0|  0| 383|         222|         281|
    +-------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  38|          7|    1|          7|
    |i_reg_107  |   9|          2|    3|          6|
    |j_reg_118  |   9|          2|    9|         18|
    +-----------+----+-----------+-----+-----------+
    |Total      |  56|         11|   13|         31|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |a_assign_3_reg_401         |   4|   0|    4|          0|
    |ap_CS_fsm                  |   6|   0|    6|          0|
    |i_25_reg_361               |   3|   0|    3|          0|
    |i_reg_107                  |   3|   0|    3|          0|
    |j_2_reg_374                |   9|   0|    9|          0|
    |j_reg_118                  |   9|   0|    9|          0|
    |t_15_reg_395               |  24|   0|   24|          0|
    |tmp_287_i_reg_406          |  10|   0|   10|          0|
    |tmp_584_cast_reg_366       |   3|   0|   12|          9|
    |tmp_585_cast_reg_379       |  12|   0|   64|         52|
    |v_vec_coeffs_load_reg_390  |  32|   0|   32|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 115|   0|  176|         61|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------+-----+-----+------------+--------------------+--------------+
|        RTL Ports       | Dir | Bits|  Protocol  |    Source Object   |    C Type    |
+------------------------+-----+-----+------------+--------------------+--------------+
|ap_clk                  |  in |    1| ap_ctrl_hs | polyveck_decompose | return value |
|ap_rst                  |  in |    1| ap_ctrl_hs | polyveck_decompose | return value |
|ap_start                |  in |    1| ap_ctrl_hs | polyveck_decompose | return value |
|ap_done                 | out |    1| ap_ctrl_hs | polyveck_decompose | return value |
|ap_idle                 | out |    1| ap_ctrl_hs | polyveck_decompose | return value |
|ap_ready                | out |    1| ap_ctrl_hs | polyveck_decompose | return value |
|v1_vec_coeffs_address0  | out |   11|  ap_memory |    v1_vec_coeffs   |     array    |
|v1_vec_coeffs_ce0       | out |    1|  ap_memory |    v1_vec_coeffs   |     array    |
|v1_vec_coeffs_we0       | out |    1|  ap_memory |    v1_vec_coeffs   |     array    |
|v1_vec_coeffs_d0        | out |   32|  ap_memory |    v1_vec_coeffs   |     array    |
|v0_vec_coeffs_address0  | out |   11|  ap_memory |    v0_vec_coeffs   |     array    |
|v0_vec_coeffs_ce0       | out |    1|  ap_memory |    v0_vec_coeffs   |     array    |
|v0_vec_coeffs_we0       | out |    1|  ap_memory |    v0_vec_coeffs   |     array    |
|v0_vec_coeffs_d0        | out |   32|  ap_memory |    v0_vec_coeffs   |     array    |
|v_vec_coeffs_address0   | out |   11|  ap_memory |    v_vec_coeffs    |     array    |
|v_vec_coeffs_ce0        | out |    1|  ap_memory |    v_vec_coeffs    |     array    |
|v_vec_coeffs_q0         |  in |   32|  ap_memory |    v_vec_coeffs    |     array    |
+------------------------+-----+-----+------------+--------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!tmp)
3 --> 
	4  / (!tmp_29)
	2  / (tmp_29)
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	3  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 7 [1/1] (1.35ns)   --->   "br label %.loopexit" [polyvec.c:283]   --->   Operation 7 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 1.35>
ST_2 : Operation 8 [1/1] (0.00ns)   --->   "%i = phi i3 [ 0, %0 ], [ %i_25, %.loopexit.loopexit ]"   --->   Operation 8 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 9 [1/1] (1.00ns)   --->   "%tmp = icmp eq i3 %i, -3" [polyvec.c:283]   --->   Operation 9 'icmp' 'tmp' <Predicate = true> <Delay = 1.00> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 10 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5)"   --->   Operation 10 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 11 [1/1] (1.34ns)   --->   "%i_25 = add i3 %i, 1" [polyvec.c:283]   --->   Operation 11 'add' 'i_25' <Predicate = true> <Delay = 1.34> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "br i1 %tmp, label %2, label %.preheader.preheader" [polyvec.c:283]   --->   Operation 12 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%tmp_s = call i11 @_ssdm_op_BitConcatenate.i11.i3.i8(i3 %i, i8 0)" [polyvec.c:283]   --->   Operation 13 'bitconcatenate' 'tmp_s' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp_584_cast = zext i11 %tmp_s to i12" [polyvec.c:284]   --->   Operation 14 'zext' 'tmp_584_cast' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.35ns)   --->   "br label %.preheader" [polyvec.c:284]   --->   Operation 15 'br' <Predicate = (!tmp)> <Delay = 1.35>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "ret void" [polyvec.c:287]   --->   Operation 16 'ret' <Predicate = (tmp)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 4.53>
ST_3 : Operation 17 [1/1] (0.00ns)   --->   "%j = phi i9 [ %j_2, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 17 'phi' 'j' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 18 [1/1] (1.34ns)   --->   "%tmp_29 = icmp eq i9 %j, -256" [polyvec.c:284]   --->   Operation 18 'icmp' 'tmp_29' <Predicate = true> <Delay = 1.34> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.00> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 19 [1/1] (0.00ns)   --->   "%empty_44 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 256, i64 256, i64 256)"   --->   Operation 19 'speclooptripcount' 'empty_44' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 20 [1/1] (1.73ns)   --->   "%j_2 = add i9 %j, 1" [polyvec.c:284]   --->   Operation 20 'add' 'j_2' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 21 [1/1] (0.00ns)   --->   "br i1 %tmp_29, label %.loopexit.loopexit, label %1" [polyvec.c:284]   --->   Operation 21 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_30_cast = zext i9 %j to i12" [polyvec.c:285]   --->   Operation 22 'zext' 'tmp_30_cast' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_3 : Operation 23 [1/1] (1.76ns)   --->   "%tmp_581 = add i12 %tmp_30_cast, %tmp_584_cast" [polyvec.c:285]   --->   Operation 23 'add' 'tmp_581' <Predicate = (!tmp_29)> <Delay = 1.76> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_585_cast = zext i12 %tmp_581 to i64" [polyvec.c:285]   --->   Operation 24 'zext' 'tmp_585_cast' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_3 : Operation 25 [1/1] (0.00ns)   --->   "%v_vec_coeffs_addr = getelementptr [1280 x i32]* %v_vec_coeffs, i64 0, i64 %tmp_585_cast" [polyvec.c:285]   --->   Operation 25 'getelementptr' 'v_vec_coeffs_addr' <Predicate = (!tmp_29)> <Delay = 0.00>
ST_3 : Operation 26 [2/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [polyvec.c:285]   --->   Operation 26 'load' 'v_vec_coeffs_load' <Predicate = (!tmp_29)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_3 : Operation 27 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 27 'br' <Predicate = (tmp_29)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 8.73>
ST_4 : Operation 28 [1/2] (2.77ns)   --->   "%v_vec_coeffs_load = load i32* %v_vec_coeffs_addr, align 4" [polyvec.c:285]   --->   Operation 28 'load' 'v_vec_coeffs_load' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%t = trunc i32 %v_vec_coeffs_load to i19" [polyvec.c:285]   --->   Operation 29 'trunc' 't' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%t_cast = zext i19 %t to i24" [rounding.c:47->polyvec.c:285]   --->   Operation 30 'zext' 't_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_582 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %v_vec_coeffs_load, i32 19, i32 31)" [polyvec.c:285]   --->   Operation 31 'partselect' 'tmp_582' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_i = call i22 @_ssdm_op_BitConcatenate.i22.i13.i9(i13 %tmp_582, i9 0)" [rounding.c:48->polyvec.c:285]   --->   Operation 32 'bitconcatenate' 'tmp_i' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_i_cast = zext i22 %tmp_i to i23" [rounding.c:48->polyvec.c:285]   --->   Operation 33 'zext' 'tmp_i_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (1.96ns)   --->   "%tmp1 = add i23 -261889, %tmp_i_cast" [rounding.c:49->polyvec.c:285]   --->   Operation 34 'add' 'tmp1' <Predicate = true> <Delay = 1.96> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%tmp1_cast = sext i23 %tmp1 to i24" [rounding.c:49->polyvec.c:285]   --->   Operation 35 'sext' 'tmp1_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (1.98ns)   --->   "%t_14 = add i24 %tmp1_cast, %t_cast" [rounding.c:49->polyvec.c:285]   --->   Operation 36 'add' 't_14' <Predicate = true> <Delay = 1.98> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns) (grouped into LUT with out node t_15)   --->   "%tmp_583 = call i1 @_ssdm_op_BitSelect.i1.i24.i32(i24 %t_14, i32 23)" [rounding.c:50->polyvec.c:285]   --->   Operation 37 'bitselect' 'tmp_583' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns) (grouped into LUT with out node t_15)   --->   "%tmp_285_i_cast_cast = select i1 %tmp_583, i24 523776, i24 0" [rounding.c:50->polyvec.c:285]   --->   Operation 38 'select' 'tmp_285_i_cast_cast' <Predicate = true> <Delay = 0.00> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (2.01ns) (out node of the LUT)   --->   "%t_15 = add i24 %tmp_285_i_cast_cast, %t_14" [rounding.c:50->polyvec.c:285]   --->   Operation 39 'add' 't_15' <Predicate = true> <Delay = 2.01> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 8.49>
ST_5 : Operation 40 [1/1] (0.00ns)   --->   "%t_22_cast = sext i24 %t_15 to i32" [rounding.c:50->polyvec.c:285]   --->   Operation 40 'sext' 't_22_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 41 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%t_1_i = add i32 261887, %v_vec_coeffs_load" [rounding.c:51->polyvec.c:285]   --->   Operation 41 'add' 't_1_i' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 42 [1/1] (3.71ns) (root node of TernaryAdder)   --->   "%a_assign_s = sub i32 %t_1_i, %t_22_cast" [rounding.c:52->polyvec.c:285]   --->   Operation 42 'sub' 'a_assign_s' <Predicate = true> <Delay = 3.71> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 43 [1/1] (2.18ns)   --->   "%u = add i32 -1, %a_assign_s" [rounding.c:55->polyvec.c:285]   --->   Operation 43 'add' 'u' <Predicate = true> <Delay = 2.18> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_584 = call i13 @_ssdm_op_PartSelect.i13.i32.i32.i32(i32 %a_assign_s, i32 19, i32 31)" [rounding.c:52->polyvec.c:285]   --->   Operation 44 'partselect' 'tmp_584' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_286_i_cast = zext i13 %tmp_584 to i14" [rounding.c:52->polyvec.c:285]   --->   Operation 45 'zext' 'tmp_286_i_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_585 = call i1 @_ssdm_op_BitSelect.i1.i32.i32(i32 %u, i32 31)" [rounding.c:55->polyvec.c:285]   --->   Operation 46 'bitselect' 'tmp_585' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.80ns)   --->   "%tmp2 = xor i1 %tmp_585, true" [rounding.c:58->polyvec.c:285]   --->   Operation 47 'xor' 'tmp2' <Predicate = true> <Delay = 0.80> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 48 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i1 %tmp2 to i14" [rounding.c:58->polyvec.c:285]   --->   Operation 48 'zext' 'tmp2_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_34 = call i4 @_ssdm_op_PartSelect.i4.i32.i32.i32(i32 %a_assign_s, i32 19, i32 22)" [rounding.c:52->polyvec.c:285]   --->   Operation 49 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_35 = zext i1 %tmp2 to i4" [rounding.c:58->polyvec.c:285]   --->   Operation 50 'zext' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 51 [1/1] (1.79ns)   --->   "%a_assign_2 = add i14 %tmp2_cast, %tmp_286_i_cast" [rounding.c:58->polyvec.c:285]   --->   Operation 51 'add' 'a_assign_2' <Predicate = true> <Delay = 1.79> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/1] (1.49ns)   --->   "%a_assign_3 = add i4 %tmp_34, %tmp_35" [rounding.c:58->polyvec.c:285]   --->   Operation 52 'add' 'a_assign_3' <Predicate = true> <Delay = 1.49> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 2.18> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_287_i = call i10 @_ssdm_op_PartSelect.i10.i14.i32.i32(i14 %a_assign_2, i32 4, i32 13)" [rounding.c:61->polyvec.c:285]   --->   Operation 53 'partselect' 'tmp_287_i' <Predicate = true> <Delay = 0.00>

State 6 <SV = 5> <Delay = 6.28>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%v1_vec_coeffs_addr = getelementptr [1280 x i32]* %v1_vec_coeffs, i64 0, i64 %tmp_585_cast" [polyvec.c:285]   --->   Operation 54 'getelementptr' 'v1_vec_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%v0_vec_coeffs_addr = getelementptr [1280 x i32]* %v0_vec_coeffs, i64 0, i64 %tmp_585_cast" [polyvec.c:285]   --->   Operation 55 'getelementptr' 'v0_vec_coeffs_addr' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_287_i_cast = zext i10 %tmp_287_i to i24" [rounding.c:61->polyvec.c:285]   --->   Operation 56 'zext' 'tmp_287_i_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp_288_i = add i24 8118530, %t_15" [rounding.c:61->polyvec.c:285]   --->   Operation 57 'add' 'tmp_288_i' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 58 [1/1] (3.51ns) (root node of TernaryAdder)   --->   "%a0_write_assign = sub i24 %tmp_288_i, %tmp_287_i_cast" [rounding.c:61->polyvec.c:285]   --->   Operation 58 'sub' 'a0_write_assign' <Predicate = true> <Delay = 3.51> <Core = "TAddSub">   --->   Core 80 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.85> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%a0_write_assign_cast = zext i24 %a0_write_assign to i32" [rounding.c:61->polyvec.c:285]   --->   Operation 59 'zext' 'a0_write_assign_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (0.00ns)   --->   "%a_assign_17_cast = zext i4 %a_assign_3 to i32" [rounding.c:62->polyvec.c:285]   --->   Operation 60 'zext' 'a_assign_17_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 61 [1/1] (2.77ns)   --->   "store i32 %a0_write_assign_cast, i32* %v0_vec_coeffs_addr, align 4" [polyvec.c:285]   --->   Operation 61 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 62 [1/1] (2.77ns)   --->   "store i32 %a_assign_17_cast, i32* %v1_vec_coeffs_addr, align 4" [polyvec.c:285]   --->   Operation 62 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 256> <RAM>
ST_6 : Operation 63 [1/1] (0.00ns)   --->   "br label %.preheader" [polyvec.c:284]   --->   Operation 63 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ v1_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v0_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
Port [ v_vec_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
StgValue_7           (br               ) [ 0111111]
i                    (phi              ) [ 0010000]
tmp                  (icmp             ) [ 0011111]
empty                (speclooptripcount) [ 0000000]
i_25                 (add              ) [ 0111111]
StgValue_12          (br               ) [ 0000000]
tmp_s                (bitconcatenate   ) [ 0000000]
tmp_584_cast         (zext             ) [ 0001111]
StgValue_15          (br               ) [ 0011111]
StgValue_16          (ret              ) [ 0000000]
j                    (phi              ) [ 0001000]
tmp_29               (icmp             ) [ 0011111]
empty_44             (speclooptripcount) [ 0000000]
j_2                  (add              ) [ 0011111]
StgValue_21          (br               ) [ 0000000]
tmp_30_cast          (zext             ) [ 0000000]
tmp_581              (add              ) [ 0000000]
tmp_585_cast         (zext             ) [ 0000111]
v_vec_coeffs_addr    (getelementptr    ) [ 0000100]
StgValue_27          (br               ) [ 0111111]
v_vec_coeffs_load    (load             ) [ 0000010]
t                    (trunc            ) [ 0000000]
t_cast               (zext             ) [ 0000000]
tmp_582              (partselect       ) [ 0000000]
tmp_i                (bitconcatenate   ) [ 0000000]
tmp_i_cast           (zext             ) [ 0000000]
tmp1                 (add              ) [ 0000000]
tmp1_cast            (sext             ) [ 0000000]
t_14                 (add              ) [ 0000000]
tmp_583              (bitselect        ) [ 0000000]
tmp_285_i_cast_cast  (select           ) [ 0000000]
t_15                 (add              ) [ 0000011]
t_22_cast            (sext             ) [ 0000000]
t_1_i                (add              ) [ 0000000]
a_assign_s           (sub              ) [ 0000000]
u                    (add              ) [ 0000000]
tmp_584              (partselect       ) [ 0000000]
tmp_286_i_cast       (zext             ) [ 0000000]
tmp_585              (bitselect        ) [ 0000000]
tmp2                 (xor              ) [ 0000000]
tmp2_cast            (zext             ) [ 0000000]
tmp_34               (partselect       ) [ 0000000]
tmp_35               (zext             ) [ 0000000]
a_assign_2           (add              ) [ 0000000]
a_assign_3           (add              ) [ 0000001]
tmp_287_i            (partselect       ) [ 0000001]
v1_vec_coeffs_addr   (getelementptr    ) [ 0000000]
v0_vec_coeffs_addr   (getelementptr    ) [ 0000000]
tmp_287_i_cast       (zext             ) [ 0000000]
tmp_288_i            (add              ) [ 0000000]
a0_write_assign      (sub              ) [ 0000000]
a0_write_assign_cast (zext             ) [ 0000000]
a_assign_17_cast     (zext             ) [ 0000000]
StgValue_61          (store            ) [ 0000000]
StgValue_62          (store            ) [ 0000000]
StgValue_63          (br               ) [ 0011111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="v1_vec_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v1_vec_coeffs"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="v0_vec_coeffs">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v0_vec_coeffs"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="v_vec_coeffs">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="v_vec_coeffs"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i3.i8"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i13.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i22.i13.i9"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i24.i32"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i10.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1004" name="v_vec_coeffs_addr_gep_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="1" slack="0"/>
<pin id="71" dir="0" index="2" bw="12" slack="0"/>
<pin id="72" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v_vec_coeffs_addr/3 "/>
</bind>
</comp>

<comp id="75" class="1004" name="grp_access_fu_75">
<pin_list>
<pin id="76" dir="0" index="0" bw="11" slack="0"/>
<pin id="77" dir="0" index="1" bw="32" slack="2147483647"/>
<pin id="78" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="79" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="v_vec_coeffs_load/3 "/>
</bind>
</comp>

<comp id="81" class="1004" name="v1_vec_coeffs_addr_gep_fu_81">
<pin_list>
<pin id="82" dir="0" index="0" bw="32" slack="0"/>
<pin id="83" dir="0" index="1" bw="1" slack="0"/>
<pin id="84" dir="0" index="2" bw="12" slack="3"/>
<pin id="85" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v1_vec_coeffs_addr/6 "/>
</bind>
</comp>

<comp id="88" class="1004" name="v0_vec_coeffs_addr_gep_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="1" slack="0"/>
<pin id="91" dir="0" index="2" bw="12" slack="3"/>
<pin id="92" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="v0_vec_coeffs_addr/6 "/>
</bind>
</comp>

<comp id="95" class="1004" name="StgValue_61_access_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="11" slack="0"/>
<pin id="97" dir="0" index="1" bw="32" slack="0"/>
<pin id="98" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="99" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_61/6 "/>
</bind>
</comp>

<comp id="101" class="1004" name="StgValue_62_access_fu_101">
<pin_list>
<pin id="102" dir="0" index="0" bw="11" slack="0"/>
<pin id="103" dir="0" index="1" bw="32" slack="0"/>
<pin id="104" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="105" dir="1" index="3" bw="32" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_62/6 "/>
</bind>
</comp>

<comp id="107" class="1005" name="i_reg_107">
<pin_list>
<pin id="108" dir="0" index="0" bw="3" slack="1"/>
<pin id="109" dir="1" index="1" bw="3" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="111" class="1004" name="i_phi_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="1" slack="1"/>
<pin id="113" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="114" dir="0" index="2" bw="3" slack="0"/>
<pin id="115" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="116" dir="1" index="4" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="118" class="1005" name="j_reg_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="9" slack="1"/>
<pin id="120" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="j (phireg) "/>
</bind>
</comp>

<comp id="122" class="1004" name="j_phi_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="9" slack="0"/>
<pin id="124" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="125" dir="0" index="2" bw="1" slack="1"/>
<pin id="126" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="127" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="j/3 "/>
</bind>
</comp>

<comp id="129" class="1004" name="tmp_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="3" slack="0"/>
<pin id="131" dir="0" index="1" bw="3" slack="0"/>
<pin id="132" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="135" class="1004" name="i_25_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="3" slack="0"/>
<pin id="137" dir="0" index="1" bw="1" slack="0"/>
<pin id="138" dir="1" index="2" bw="3" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_25/2 "/>
</bind>
</comp>

<comp id="141" class="1004" name="tmp_s_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="11" slack="0"/>
<pin id="143" dir="0" index="1" bw="3" slack="0"/>
<pin id="144" dir="0" index="2" bw="1" slack="0"/>
<pin id="145" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="tmp_584_cast_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="11" slack="0"/>
<pin id="151" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_584_cast/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="tmp_29_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="9" slack="0"/>
<pin id="155" dir="0" index="1" bw="9" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_29/3 "/>
</bind>
</comp>

<comp id="159" class="1004" name="j_2_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="9" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="j_2/3 "/>
</bind>
</comp>

<comp id="165" class="1004" name="tmp_30_cast_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="9" slack="0"/>
<pin id="167" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_30_cast/3 "/>
</bind>
</comp>

<comp id="169" class="1004" name="tmp_581_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="9" slack="0"/>
<pin id="171" dir="0" index="1" bw="11" slack="1"/>
<pin id="172" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_581/3 "/>
</bind>
</comp>

<comp id="174" class="1004" name="tmp_585_cast_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="12" slack="0"/>
<pin id="176" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_585_cast/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="t_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="32" slack="0"/>
<pin id="181" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="t/4 "/>
</bind>
</comp>

<comp id="183" class="1004" name="t_cast_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="19" slack="0"/>
<pin id="185" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="t_cast/4 "/>
</bind>
</comp>

<comp id="187" class="1004" name="tmp_582_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="13" slack="0"/>
<pin id="189" dir="0" index="1" bw="32" slack="0"/>
<pin id="190" dir="0" index="2" bw="6" slack="0"/>
<pin id="191" dir="0" index="3" bw="6" slack="0"/>
<pin id="192" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_582/4 "/>
</bind>
</comp>

<comp id="197" class="1004" name="tmp_i_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="22" slack="0"/>
<pin id="199" dir="0" index="1" bw="13" slack="0"/>
<pin id="200" dir="0" index="2" bw="1" slack="0"/>
<pin id="201" dir="1" index="3" bw="22" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_i/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="tmp_i_cast_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="22" slack="0"/>
<pin id="207" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_i_cast/4 "/>
</bind>
</comp>

<comp id="209" class="1004" name="tmp1_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="19" slack="0"/>
<pin id="211" dir="0" index="1" bw="22" slack="0"/>
<pin id="212" dir="1" index="2" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/4 "/>
</bind>
</comp>

<comp id="215" class="1004" name="tmp1_cast_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="23" slack="0"/>
<pin id="217" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="tmp1_cast/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="t_14_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="23" slack="0"/>
<pin id="221" dir="0" index="1" bw="19" slack="0"/>
<pin id="222" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_14/4 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_583_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="1" slack="0"/>
<pin id="227" dir="0" index="1" bw="24" slack="0"/>
<pin id="228" dir="0" index="2" bw="6" slack="0"/>
<pin id="229" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_583/4 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_285_i_cast_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="1" slack="0"/>
<pin id="235" dir="0" index="1" bw="24" slack="0"/>
<pin id="236" dir="0" index="2" bw="24" slack="0"/>
<pin id="237" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_285_i_cast_cast/4 "/>
</bind>
</comp>

<comp id="241" class="1004" name="t_15_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="20" slack="0"/>
<pin id="243" dir="0" index="1" bw="24" slack="0"/>
<pin id="244" dir="1" index="2" bw="24" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_15/4 "/>
</bind>
</comp>

<comp id="247" class="1004" name="t_22_cast_fu_247">
<pin_list>
<pin id="248" dir="0" index="0" bw="24" slack="1"/>
<pin id="249" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="t_22_cast/5 "/>
</bind>
</comp>

<comp id="250" class="1004" name="t_1_i_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="19" slack="0"/>
<pin id="252" dir="0" index="1" bw="32" slack="1"/>
<pin id="253" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="t_1_i/5 "/>
</bind>
</comp>

<comp id="255" class="1004" name="a_assign_s_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="32" slack="0"/>
<pin id="257" dir="0" index="1" bw="24" slack="0"/>
<pin id="258" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="a_assign_s/5 "/>
</bind>
</comp>

<comp id="261" class="1004" name="u_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="1" slack="0"/>
<pin id="263" dir="0" index="1" bw="32" slack="0"/>
<pin id="264" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="u/5 "/>
</bind>
</comp>

<comp id="267" class="1004" name="tmp_584_fu_267">
<pin_list>
<pin id="268" dir="0" index="0" bw="13" slack="0"/>
<pin id="269" dir="0" index="1" bw="32" slack="0"/>
<pin id="270" dir="0" index="2" bw="6" slack="0"/>
<pin id="271" dir="0" index="3" bw="6" slack="0"/>
<pin id="272" dir="1" index="4" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_584/5 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_286_i_cast_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="13" slack="0"/>
<pin id="279" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_286_i_cast/5 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_585_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="1" slack="0"/>
<pin id="283" dir="0" index="1" bw="32" slack="0"/>
<pin id="284" dir="0" index="2" bw="6" slack="0"/>
<pin id="285" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_585/5 "/>
</bind>
</comp>

<comp id="289" class="1004" name="tmp2_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="1" slack="0"/>
<pin id="291" dir="0" index="1" bw="1" slack="0"/>
<pin id="292" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp2/5 "/>
</bind>
</comp>

<comp id="295" class="1004" name="tmp2_cast_fu_295">
<pin_list>
<pin id="296" dir="0" index="0" bw="1" slack="0"/>
<pin id="297" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/5 "/>
</bind>
</comp>

<comp id="299" class="1004" name="tmp_34_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="4" slack="0"/>
<pin id="301" dir="0" index="1" bw="32" slack="0"/>
<pin id="302" dir="0" index="2" bw="6" slack="0"/>
<pin id="303" dir="0" index="3" bw="6" slack="0"/>
<pin id="304" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_34/5 "/>
</bind>
</comp>

<comp id="309" class="1004" name="tmp_35_fu_309">
<pin_list>
<pin id="310" dir="0" index="0" bw="1" slack="0"/>
<pin id="311" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_35/5 "/>
</bind>
</comp>

<comp id="313" class="1004" name="a_assign_2_fu_313">
<pin_list>
<pin id="314" dir="0" index="0" bw="1" slack="0"/>
<pin id="315" dir="0" index="1" bw="13" slack="0"/>
<pin id="316" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_assign_2/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="a_assign_3_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="0"/>
<pin id="321" dir="0" index="1" bw="1" slack="0"/>
<pin id="322" dir="1" index="2" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="a_assign_3/5 "/>
</bind>
</comp>

<comp id="325" class="1004" name="tmp_287_i_fu_325">
<pin_list>
<pin id="326" dir="0" index="0" bw="10" slack="0"/>
<pin id="327" dir="0" index="1" bw="14" slack="0"/>
<pin id="328" dir="0" index="2" bw="4" slack="0"/>
<pin id="329" dir="0" index="3" bw="5" slack="0"/>
<pin id="330" dir="1" index="4" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_287_i/5 "/>
</bind>
</comp>

<comp id="335" class="1004" name="tmp_287_i_cast_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="10" slack="1"/>
<pin id="337" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_287_i_cast/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_288_i_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="24" slack="0"/>
<pin id="340" dir="0" index="1" bw="24" slack="2"/>
<pin id="341" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_288_i/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="a0_write_assign_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="24" slack="0"/>
<pin id="345" dir="0" index="1" bw="10" slack="0"/>
<pin id="346" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="a0_write_assign/6 "/>
</bind>
</comp>

<comp id="349" class="1004" name="a0_write_assign_cast_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="24" slack="0"/>
<pin id="351" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a0_write_assign_cast/6 "/>
</bind>
</comp>

<comp id="354" class="1004" name="a_assign_17_cast_fu_354">
<pin_list>
<pin id="355" dir="0" index="0" bw="4" slack="1"/>
<pin id="356" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="a_assign_17_cast/6 "/>
</bind>
</comp>

<comp id="361" class="1005" name="i_25_reg_361">
<pin_list>
<pin id="362" dir="0" index="0" bw="3" slack="0"/>
<pin id="363" dir="1" index="1" bw="3" slack="0"/>
</pin_list>
<bind>
<opset="i_25 "/>
</bind>
</comp>

<comp id="366" class="1005" name="tmp_584_cast_reg_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="12" slack="1"/>
<pin id="368" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_584_cast "/>
</bind>
</comp>

<comp id="374" class="1005" name="j_2_reg_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="9" slack="0"/>
<pin id="376" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="j_2 "/>
</bind>
</comp>

<comp id="379" class="1005" name="tmp_585_cast_reg_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="64" slack="3"/>
<pin id="381" dir="1" index="1" bw="64" slack="3"/>
</pin_list>
<bind>
<opset="tmp_585_cast "/>
</bind>
</comp>

<comp id="385" class="1005" name="v_vec_coeffs_addr_reg_385">
<pin_list>
<pin id="386" dir="0" index="0" bw="11" slack="1"/>
<pin id="387" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="v_vec_coeffs_addr "/>
</bind>
</comp>

<comp id="390" class="1005" name="v_vec_coeffs_load_reg_390">
<pin_list>
<pin id="391" dir="0" index="0" bw="32" slack="1"/>
<pin id="392" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="v_vec_coeffs_load "/>
</bind>
</comp>

<comp id="395" class="1005" name="t_15_reg_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="24" slack="1"/>
<pin id="397" dir="1" index="1" bw="24" slack="1"/>
</pin_list>
<bind>
<opset="t_15 "/>
</bind>
</comp>

<comp id="401" class="1005" name="a_assign_3_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="4" slack="1"/>
<pin id="403" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="a_assign_3 "/>
</bind>
</comp>

<comp id="406" class="1005" name="tmp_287_i_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="10" slack="1"/>
<pin id="408" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp_287_i "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="74"><net_src comp="28" pin="0"/><net_sink comp="68" pin=1"/></net>

<net id="80"><net_src comp="68" pin="3"/><net_sink comp="75" pin=0"/></net>

<net id="86"><net_src comp="0" pin="0"/><net_sink comp="81" pin=0"/></net>

<net id="87"><net_src comp="28" pin="0"/><net_sink comp="81" pin=1"/></net>

<net id="93"><net_src comp="2" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="100"><net_src comp="88" pin="3"/><net_sink comp="95" pin=0"/></net>

<net id="106"><net_src comp="81" pin="3"/><net_sink comp="101" pin=0"/></net>

<net id="110"><net_src comp="6" pin="0"/><net_sink comp="107" pin=0"/></net>

<net id="117"><net_src comp="107" pin="1"/><net_sink comp="111" pin=0"/></net>

<net id="121"><net_src comp="20" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="128"><net_src comp="118" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="133"><net_src comp="111" pin="4"/><net_sink comp="129" pin=0"/></net>

<net id="134"><net_src comp="8" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="139"><net_src comp="111" pin="4"/><net_sink comp="135" pin=0"/></net>

<net id="140"><net_src comp="14" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="146"><net_src comp="16" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="147"><net_src comp="111" pin="4"/><net_sink comp="141" pin=1"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="141" pin=2"/></net>

<net id="152"><net_src comp="141" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="157"><net_src comp="122" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="22" pin="0"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="122" pin="4"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="26" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="168"><net_src comp="122" pin="4"/><net_sink comp="165" pin=0"/></net>

<net id="173"><net_src comp="165" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="177"><net_src comp="169" pin="2"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="68" pin=2"/></net>

<net id="182"><net_src comp="75" pin="3"/><net_sink comp="179" pin=0"/></net>

<net id="186"><net_src comp="179" pin="1"/><net_sink comp="183" pin=0"/></net>

<net id="193"><net_src comp="30" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="194"><net_src comp="75" pin="3"/><net_sink comp="187" pin=1"/></net>

<net id="195"><net_src comp="32" pin="0"/><net_sink comp="187" pin=2"/></net>

<net id="196"><net_src comp="34" pin="0"/><net_sink comp="187" pin=3"/></net>

<net id="202"><net_src comp="36" pin="0"/><net_sink comp="197" pin=0"/></net>

<net id="203"><net_src comp="187" pin="4"/><net_sink comp="197" pin=1"/></net>

<net id="204"><net_src comp="20" pin="0"/><net_sink comp="197" pin=2"/></net>

<net id="208"><net_src comp="197" pin="3"/><net_sink comp="205" pin=0"/></net>

<net id="213"><net_src comp="38" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="205" pin="1"/><net_sink comp="209" pin=1"/></net>

<net id="218"><net_src comp="209" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="223"><net_src comp="215" pin="1"/><net_sink comp="219" pin=0"/></net>

<net id="224"><net_src comp="183" pin="1"/><net_sink comp="219" pin=1"/></net>

<net id="230"><net_src comp="40" pin="0"/><net_sink comp="225" pin=0"/></net>

<net id="231"><net_src comp="219" pin="2"/><net_sink comp="225" pin=1"/></net>

<net id="232"><net_src comp="42" pin="0"/><net_sink comp="225" pin=2"/></net>

<net id="238"><net_src comp="225" pin="3"/><net_sink comp="233" pin=0"/></net>

<net id="239"><net_src comp="44" pin="0"/><net_sink comp="233" pin=1"/></net>

<net id="240"><net_src comp="46" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="245"><net_src comp="233" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="246"><net_src comp="219" pin="2"/><net_sink comp="241" pin=1"/></net>

<net id="254"><net_src comp="48" pin="0"/><net_sink comp="250" pin=0"/></net>

<net id="259"><net_src comp="250" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="247" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="265"><net_src comp="50" pin="0"/><net_sink comp="261" pin=0"/></net>

<net id="266"><net_src comp="255" pin="2"/><net_sink comp="261" pin=1"/></net>

<net id="273"><net_src comp="30" pin="0"/><net_sink comp="267" pin=0"/></net>

<net id="274"><net_src comp="255" pin="2"/><net_sink comp="267" pin=1"/></net>

<net id="275"><net_src comp="32" pin="0"/><net_sink comp="267" pin=2"/></net>

<net id="276"><net_src comp="34" pin="0"/><net_sink comp="267" pin=3"/></net>

<net id="280"><net_src comp="267" pin="4"/><net_sink comp="277" pin=0"/></net>

<net id="286"><net_src comp="52" pin="0"/><net_sink comp="281" pin=0"/></net>

<net id="287"><net_src comp="261" pin="2"/><net_sink comp="281" pin=1"/></net>

<net id="288"><net_src comp="34" pin="0"/><net_sink comp="281" pin=2"/></net>

<net id="293"><net_src comp="281" pin="3"/><net_sink comp="289" pin=0"/></net>

<net id="294"><net_src comp="54" pin="0"/><net_sink comp="289" pin=1"/></net>

<net id="298"><net_src comp="289" pin="2"/><net_sink comp="295" pin=0"/></net>

<net id="305"><net_src comp="56" pin="0"/><net_sink comp="299" pin=0"/></net>

<net id="306"><net_src comp="255" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="307"><net_src comp="32" pin="0"/><net_sink comp="299" pin=2"/></net>

<net id="308"><net_src comp="58" pin="0"/><net_sink comp="299" pin=3"/></net>

<net id="312"><net_src comp="289" pin="2"/><net_sink comp="309" pin=0"/></net>

<net id="317"><net_src comp="295" pin="1"/><net_sink comp="313" pin=0"/></net>

<net id="318"><net_src comp="277" pin="1"/><net_sink comp="313" pin=1"/></net>

<net id="323"><net_src comp="299" pin="4"/><net_sink comp="319" pin=0"/></net>

<net id="324"><net_src comp="309" pin="1"/><net_sink comp="319" pin=1"/></net>

<net id="331"><net_src comp="60" pin="0"/><net_sink comp="325" pin=0"/></net>

<net id="332"><net_src comp="313" pin="2"/><net_sink comp="325" pin=1"/></net>

<net id="333"><net_src comp="62" pin="0"/><net_sink comp="325" pin=2"/></net>

<net id="334"><net_src comp="64" pin="0"/><net_sink comp="325" pin=3"/></net>

<net id="342"><net_src comp="66" pin="0"/><net_sink comp="338" pin=0"/></net>

<net id="347"><net_src comp="338" pin="2"/><net_sink comp="343" pin=0"/></net>

<net id="348"><net_src comp="335" pin="1"/><net_sink comp="343" pin=1"/></net>

<net id="352"><net_src comp="343" pin="2"/><net_sink comp="349" pin=0"/></net>

<net id="353"><net_src comp="349" pin="1"/><net_sink comp="95" pin=1"/></net>

<net id="357"><net_src comp="354" pin="1"/><net_sink comp="101" pin=1"/></net>

<net id="364"><net_src comp="135" pin="2"/><net_sink comp="361" pin=0"/></net>

<net id="365"><net_src comp="361" pin="1"/><net_sink comp="111" pin=2"/></net>

<net id="369"><net_src comp="149" pin="1"/><net_sink comp="366" pin=0"/></net>

<net id="370"><net_src comp="366" pin="1"/><net_sink comp="169" pin=1"/></net>

<net id="377"><net_src comp="159" pin="2"/><net_sink comp="374" pin=0"/></net>

<net id="378"><net_src comp="374" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="382"><net_src comp="174" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="383"><net_src comp="379" pin="1"/><net_sink comp="81" pin=2"/></net>

<net id="384"><net_src comp="379" pin="1"/><net_sink comp="88" pin=2"/></net>

<net id="388"><net_src comp="68" pin="3"/><net_sink comp="385" pin=0"/></net>

<net id="389"><net_src comp="385" pin="1"/><net_sink comp="75" pin=0"/></net>

<net id="393"><net_src comp="75" pin="3"/><net_sink comp="390" pin=0"/></net>

<net id="394"><net_src comp="390" pin="1"/><net_sink comp="250" pin=1"/></net>

<net id="398"><net_src comp="241" pin="2"/><net_sink comp="395" pin=0"/></net>

<net id="399"><net_src comp="395" pin="1"/><net_sink comp="247" pin=0"/></net>

<net id="400"><net_src comp="395" pin="1"/><net_sink comp="338" pin=1"/></net>

<net id="404"><net_src comp="319" pin="2"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="354" pin=0"/></net>

<net id="409"><net_src comp="325" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="335" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: v1_vec_coeffs | {6 }
	Port: v0_vec_coeffs | {6 }
 - Input state : 
	Port: polyveck_decompose : v_vec_coeffs | {3 4 }
  - Chain level:
	State 1
	State 2
		tmp : 1
		i_25 : 1
		StgValue_12 : 2
		tmp_s : 1
		tmp_584_cast : 2
	State 3
		tmp_29 : 1
		j_2 : 1
		StgValue_21 : 2
		tmp_30_cast : 1
		tmp_581 : 2
		tmp_585_cast : 3
		v_vec_coeffs_addr : 4
		v_vec_coeffs_load : 5
	State 4
		t : 1
		t_cast : 2
		tmp_582 : 1
		tmp_i : 2
		tmp_i_cast : 3
		tmp1 : 4
		tmp1_cast : 5
		t_14 : 6
		tmp_583 : 7
		tmp_285_i_cast_cast : 8
		t_15 : 9
	State 5
		a_assign_s : 1
		u : 2
		tmp_584 : 2
		tmp_286_i_cast : 3
		tmp_585 : 3
		tmp2 : 4
		tmp2_cast : 4
		tmp_34 : 2
		tmp_35 : 4
		a_assign_2 : 5
		a_assign_3 : 5
		tmp_287_i : 6
	State 6
		a0_write_assign : 1
		a0_write_assign_cast : 2
		StgValue_61 : 3
		StgValue_62 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------------|---------|---------|
| Operation|       Functional Unit       |    FF   |   LUT   |
|----------|-----------------------------|---------|---------|
|          |         i_25_fu_135         |    0    |    12   |
|          |          j_2_fu_159         |    0    |    16   |
|          |        tmp_581_fu_169       |    0    |    18   |
|          |         tmp1_fu_209         |    0    |    29   |
|          |         t_14_fu_219         |    0    |    30   |
|    add   |         t_15_fu_241         |    0    |    31   |
|          |         t_1_i_fu_250        |    0    |    32   |
|          |           u_fu_261          |    0    |    39   |
|          |      a_assign_2_fu_313      |    0    |    20   |
|          |      a_assign_3_fu_319      |    0    |    13   |
|          |       tmp_288_i_fu_338      |    0    |    32   |
|----------|-----------------------------|---------|---------|
|    sub   |      a_assign_s_fu_255      |    0    |    32   |
|          |    a0_write_assign_fu_343   |    0    |    32   |
|----------|-----------------------------|---------|---------|
|  select  |  tmp_285_i_cast_cast_fu_233 |    0    |    24   |
|----------|-----------------------------|---------|---------|
|   icmp   |          tmp_fu_129         |    0    |    9    |
|          |        tmp_29_fu_153        |    0    |    13   |
|----------|-----------------------------|---------|---------|
|    xor   |         tmp2_fu_289         |    0    |    2    |
|----------|-----------------------------|---------|---------|
|bitconcatenate|         tmp_s_fu_141        |    0    |    0    |
|          |         tmp_i_fu_197        |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |     tmp_584_cast_fu_149     |    0    |    0    |
|          |      tmp_30_cast_fu_165     |    0    |    0    |
|          |     tmp_585_cast_fu_174     |    0    |    0    |
|          |        t_cast_fu_183        |    0    |    0    |
|          |      tmp_i_cast_fu_205      |    0    |    0    |
|   zext   |    tmp_286_i_cast_fu_277    |    0    |    0    |
|          |       tmp2_cast_fu_295      |    0    |    0    |
|          |        tmp_35_fu_309        |    0    |    0    |
|          |    tmp_287_i_cast_fu_335    |    0    |    0    |
|          | a0_write_assign_cast_fu_349 |    0    |    0    |
|          |   a_assign_17_cast_fu_354   |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   trunc  |           t_fu_179          |    0    |    0    |
|----------|-----------------------------|---------|---------|
|          |        tmp_582_fu_187       |    0    |    0    |
|partselect|        tmp_584_fu_267       |    0    |    0    |
|          |        tmp_34_fu_299        |    0    |    0    |
|          |       tmp_287_i_fu_325      |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   sext   |       tmp1_cast_fu_215      |    0    |    0    |
|          |       t_22_cast_fu_247      |    0    |    0    |
|----------|-----------------------------|---------|---------|
| bitselect|        tmp_583_fu_225       |    0    |    0    |
|          |        tmp_585_fu_281       |    0    |    0    |
|----------|-----------------------------|---------|---------|
|   Total  |                             |    0    |   384   |
|----------|-----------------------------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|    a_assign_3_reg_401   |    4   |
|       i_25_reg_361      |    3   |
|        i_reg_107        |    3   |
|       j_2_reg_374       |    9   |
|        j_reg_118        |    9   |
|       t_15_reg_395      |   24   |
|    tmp_287_i_reg_406    |   10   |
|   tmp_584_cast_reg_366  |   12   |
|   tmp_585_cast_reg_379  |   64   |
|v_vec_coeffs_addr_reg_385|   11   |
|v_vec_coeffs_load_reg_390|   32   |
+-------------------------+--------+
|          Total          |   181  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_75 |  p0  |   2  |  11  |   22   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   22   ||   1.35  ||    9    |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   384  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |    9   |
|  Register |    -   |   181  |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   181  |   393  |
+-----------+--------+--------+--------+
