# system info subsys_periph on 2025.10.16.14:51:33
system_info:
name,value
DEVICE,AGFB027R24C2E2VR2
DEVICE_FAMILY,Agilex 7
GENERATION_ID,0
#
#
# Files generated for subsys_periph on 2025.10.16.14:51:33
files:
filepath,kind,attributes,module,is_top
sim/subsys_periph.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,subsys_periph,true
altera_mm_interconnect_1920/sim/subsys_periph_altera_mm_interconnect_1920_x32uury.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,subsys_periph_altera_mm_interconnect_1920_x32uury,false
altera_merlin_master_translator_192/sim/subsys_periph_altera_merlin_master_translator_192_lykd4la.sv,SYSTEM_VERILOG,,subsys_periph_altera_merlin_master_translator_192_lykd4la,false
altera_merlin_slave_translator_191/sim/subsys_periph_altera_merlin_slave_translator_191_x56fcki.sv,SYSTEM_VERILOG,,subsys_periph_altera_merlin_slave_translator_191_x56fcki,false
altera_merlin_master_agent_1922/sim/subsys_periph_altera_merlin_master_agent_1922_fy3n5ti.sv,SYSTEM_VERILOG,,subsys_periph_altera_merlin_master_agent_1922_fy3n5ti,false
altera_merlin_slave_agent_1921/sim/subsys_periph_altera_merlin_slave_agent_1921_b6r3djy.sv,SYSTEM_VERILOG,,subsys_periph_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_slave_agent_1921/sim/altera_merlin_burst_uncompressor.sv,SYSTEM_VERILOG,,subsys_periph_altera_merlin_slave_agent_1921_b6r3djy,false
altera_merlin_router_1921/sim/subsys_periph_altera_merlin_router_1921_i2inxcy.sv,SYSTEM_VERILOG,,subsys_periph_altera_merlin_router_1921_i2inxcy,false
altera_merlin_router_1921/sim/subsys_periph_altera_merlin_router_1921_6sy5wty.sv,SYSTEM_VERILOG,,subsys_periph_altera_merlin_router_1921_6sy5wty,false
altera_merlin_traffic_limiter_1921/sim/altera_merlin_reorder_memory.sv,SYSTEM_VERILOG,,subsys_periph_altera_merlin_traffic_limiter_1921_js7yfey,false
altera_merlin_traffic_limiter_1921/sim/altera_avalon_st_pipeline_base.v,SYSTEM_VERILOG,,subsys_periph_altera_merlin_traffic_limiter_1921_js7yfey,false
altera_merlin_traffic_limiter_1921/sim/subsys_periph_altera_merlin_traffic_limiter_1921_js7yfey.sv,SYSTEM_VERILOG,,subsys_periph_altera_merlin_traffic_limiter_1921_js7yfey,false
altera_merlin_demultiplexer_1921/sim/subsys_periph_altera_merlin_demultiplexer_1921_x3kx46i.sv,SYSTEM_VERILOG,,subsys_periph_altera_merlin_demultiplexer_1921_x3kx46i,false
altera_merlin_multiplexer_1922/sim/subsys_periph_altera_merlin_multiplexer_1922_yo4blri.sv,SYSTEM_VERILOG,,subsys_periph_altera_merlin_multiplexer_1922_yo4blri,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,subsys_periph_altera_merlin_multiplexer_1922_yo4blri,false
altera_merlin_demultiplexer_1921/sim/subsys_periph_altera_merlin_demultiplexer_1921_2tajrsa.sv,SYSTEM_VERILOG,,subsys_periph_altera_merlin_demultiplexer_1921_2tajrsa,false
altera_merlin_multiplexer_1922/sim/subsys_periph_altera_merlin_multiplexer_1922_yfmp5ya.sv,SYSTEM_VERILOG,,subsys_periph_altera_merlin_multiplexer_1922_yfmp5ya,false
altera_merlin_multiplexer_1922/sim/altera_merlin_arbitrator.sv,SYSTEM_VERILOG,,subsys_periph_altera_merlin_multiplexer_1922_yfmp5ya,false
altera_merlin_traffic_limiter_1921/sim/subsys_periph_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_wq7ojcq.v,VERILOG,CONTAINS_INLINE_CONFIGURATION,subsys_periph_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_wq7ojcq,false
altera_avalon_sc_fifo_1932/sim/subsys_periph_altera_avalon_sc_fifo_1932_w27kryi.v,VERILOG,,subsys_periph_altera_avalon_sc_fifo_1932_w27kryi,false
#
# Map from instance-path to kind of module
instances:
instancePath,module
subsys_periph.ILC,ILC
subsys_periph.button_pio,button_pio
subsys_periph.dipsw_pio,dipsw_pio
subsys_periph.led_pio,led_pio
subsys_periph.pb_cpu_0,pb_cpu_0
subsys_periph.periph_clk,periph_clk
subsys_periph.periph_rst_in,periph_rst_in
subsys_periph.mm_interconnect_0,subsys_periph_altera_mm_interconnect_1920_x32uury
subsys_periph.mm_interconnect_0.pb_cpu_0_m0_translator,subsys_periph_altera_merlin_master_translator_192_lykd4la
subsys_periph.mm_interconnect_0.ILC_avalon_slave_translator,subsys_periph_altera_merlin_slave_translator_191_x56fcki
subsys_periph.mm_interconnect_0.button_pio_s1_translator,subsys_periph_altera_merlin_slave_translator_191_x56fcki
subsys_periph.mm_interconnect_0.dipsw_pio_s1_translator,subsys_periph_altera_merlin_slave_translator_191_x56fcki
subsys_periph.mm_interconnect_0.led_pio_s1_translator,subsys_periph_altera_merlin_slave_translator_191_x56fcki
subsys_periph.mm_interconnect_0.pb_cpu_0_m0_agent,subsys_periph_altera_merlin_master_agent_1922_fy3n5ti
subsys_periph.mm_interconnect_0.ILC_avalon_slave_agent,subsys_periph_altera_merlin_slave_agent_1921_b6r3djy
subsys_periph.mm_interconnect_0.button_pio_s1_agent,subsys_periph_altera_merlin_slave_agent_1921_b6r3djy
subsys_periph.mm_interconnect_0.dipsw_pio_s1_agent,subsys_periph_altera_merlin_slave_agent_1921_b6r3djy
subsys_periph.mm_interconnect_0.led_pio_s1_agent,subsys_periph_altera_merlin_slave_agent_1921_b6r3djy
subsys_periph.mm_interconnect_0.ILC_avalon_slave_agent_rsp_fifo,subsys_periph_altera_avalon_sc_fifo_1932_w27kryi
subsys_periph.mm_interconnect_0.button_pio_s1_agent_rsp_fifo,subsys_periph_altera_avalon_sc_fifo_1932_w27kryi
subsys_periph.mm_interconnect_0.dipsw_pio_s1_agent_rsp_fifo,subsys_periph_altera_avalon_sc_fifo_1932_w27kryi
subsys_periph.mm_interconnect_0.led_pio_s1_agent_rsp_fifo,subsys_periph_altera_avalon_sc_fifo_1932_w27kryi
subsys_periph.mm_interconnect_0.router,subsys_periph_altera_merlin_router_1921_i2inxcy
subsys_periph.mm_interconnect_0.router_001,subsys_periph_altera_merlin_router_1921_6sy5wty
subsys_periph.mm_interconnect_0.router_002,subsys_periph_altera_merlin_router_1921_6sy5wty
subsys_periph.mm_interconnect_0.router_003,subsys_periph_altera_merlin_router_1921_6sy5wty
subsys_periph.mm_interconnect_0.router_004,subsys_periph_altera_merlin_router_1921_6sy5wty
subsys_periph.mm_interconnect_0.pb_cpu_0_m0_limiter,subsys_periph_altera_merlin_traffic_limiter_1921_js7yfey
subsys_periph.mm_interconnect_0.pb_cpu_0_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo,subsys_periph_altera_merlin_traffic_limiter_altera_avalon_sc_fifo_1921_wq7ojcq
subsys_periph.mm_interconnect_0.pb_cpu_0_m0_limiter.my_altera_avalon_sc_fifo_dest_id_fifo.my_altera_avalon_sc_fifo_dest_id_fifo,subsys_periph_altera_avalon_sc_fifo_1932_w27kryi
subsys_periph.mm_interconnect_0.cmd_demux,subsys_periph_altera_merlin_demultiplexer_1921_x3kx46i
subsys_periph.mm_interconnect_0.cmd_mux,subsys_periph_altera_merlin_multiplexer_1922_yo4blri
subsys_periph.mm_interconnect_0.cmd_mux_001,subsys_periph_altera_merlin_multiplexer_1922_yo4blri
subsys_periph.mm_interconnect_0.cmd_mux_002,subsys_periph_altera_merlin_multiplexer_1922_yo4blri
subsys_periph.mm_interconnect_0.cmd_mux_003,subsys_periph_altera_merlin_multiplexer_1922_yo4blri
subsys_periph.mm_interconnect_0.rsp_demux,subsys_periph_altera_merlin_demultiplexer_1921_2tajrsa
subsys_periph.mm_interconnect_0.rsp_demux_001,subsys_periph_altera_merlin_demultiplexer_1921_2tajrsa
subsys_periph.mm_interconnect_0.rsp_demux_002,subsys_periph_altera_merlin_demultiplexer_1921_2tajrsa
subsys_periph.mm_interconnect_0.rsp_demux_003,subsys_periph_altera_merlin_demultiplexer_1921_2tajrsa
subsys_periph.mm_interconnect_0.rsp_mux,subsys_periph_altera_merlin_multiplexer_1922_yfmp5ya
