Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Fri Apr 15 16:13:13 2022
| Host         : DESKTOP-F3P71CO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (13)
6. checking no_output_delay (44)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (13)
-------------------------------
 There are 13 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (44)
--------------------------------
 There are 44 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.063        0.000                      0                 1521       -0.500      -48.028                    100                 1521        4.500        0.000                       0                   571  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               1.063        0.000                      0                 1521       -0.500      -48.028                    100                 1521        4.500        0.000                       0                   571  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        1.063ns,  Total Violation        0.000ns
Hold  :          100  Failing Endpoints,  Worst Slack       -0.500ns,  Total Violation      -48.028ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.063ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_state_store_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.828ns  (logic 2.762ns (31.286%)  route 6.066ns (68.714%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         1.558     5.142    beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]/Q
                         net (fo=77, routed)          1.344     7.004    beta/game_controlunit/Q[1]
    SLICE_X2Y52          LUT6 (Prop_lut6_I2_O)        0.124     7.128 f  beta/game_controlunit/M_score_store_q[12]_i_4/O
                         net (fo=16, routed)          0.804     7.932    beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_3
    SLICE_X4Y52          LUT4 (Prop_lut4_I0_O)        0.124     8.056 r  beta/game_controlunit/out0_carry_i_21/O
                         net (fo=1, routed)           0.488     8.544    beta/game_controlunit/out0_carry_i_21_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I4_O)        0.124     8.668 r  beta/game_controlunit/out0_carry_i_19/O
                         net (fo=2, routed)           0.624     9.292    beta_n_50
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.929 r  game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.929    game_alu/out0_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.046 r  game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.046    game_alu/out0_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.163 r  game_alu/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.163    beta/game_alu/CO[0]
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.486 f  beta/game_alu/out0_carry__2/O[1]
                         net (fo=2, routed)           0.660    11.146    beta/game_alu/O[1]
    SLICE_X7Y56          LUT4 (Prop_lut4_I1_O)        0.306    11.452 f  beta/game_alu/M_z_q_i_4/O
                         net (fo=1, routed)           0.433    11.885    beta/game_alu/M_z_q_i_4_n_0
    SLICE_X7Y56          LUT5 (Prop_lut5_I4_O)        0.124    12.009 f  beta/game_alu/M_z_q_i_3/O
                         net (fo=1, routed)           0.577    12.585    beta/game_alu/M_z_q_i_3_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.709 r  beta/game_alu/M_z_q_i_1/O
                         net (fo=2, routed)           0.401    13.110    beta/game_controlunit/M_z_d
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    13.234 r  beta/game_controlunit/M_score_store_q[0]_i_1/O
                         net (fo=4, routed)           0.736    13.970    beta/regfile/D[0]
    SLICE_X3Y52          FDRE                                         r  beta/regfile/M_state_store_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         1.510    14.914    beta/regfile/clk_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  beta/regfile/M_state_store_q_reg[0]/C
                         clock pessimism              0.258    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X3Y52          FDRE (Setup_fdre_C_D)       -0.103    15.034    beta/regfile/M_state_store_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.034    
                         arrival time                         -13.970    
  -------------------------------------------------------------------
                         slack                                  1.063    

Slack (MET) :             1.336ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_level_store_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.589ns  (logic 2.762ns (32.157%)  route 5.827ns (67.843%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         1.558     5.142    beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]/Q
                         net (fo=77, routed)          1.344     7.004    beta/game_controlunit/Q[1]
    SLICE_X2Y52          LUT6 (Prop_lut6_I2_O)        0.124     7.128 f  beta/game_controlunit/M_score_store_q[12]_i_4/O
                         net (fo=16, routed)          0.804     7.932    beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_3
    SLICE_X4Y52          LUT4 (Prop_lut4_I0_O)        0.124     8.056 r  beta/game_controlunit/out0_carry_i_21/O
                         net (fo=1, routed)           0.488     8.544    beta/game_controlunit/out0_carry_i_21_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I4_O)        0.124     8.668 r  beta/game_controlunit/out0_carry_i_19/O
                         net (fo=2, routed)           0.624     9.292    beta_n_50
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.929 r  game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.929    game_alu/out0_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.046 r  game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.046    game_alu/out0_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.163 r  game_alu/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.163    beta/game_alu/CO[0]
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.486 f  beta/game_alu/out0_carry__2/O[1]
                         net (fo=2, routed)           0.660    11.146    beta/game_alu/O[1]
    SLICE_X7Y56          LUT4 (Prop_lut4_I1_O)        0.306    11.452 f  beta/game_alu/M_z_q_i_4/O
                         net (fo=1, routed)           0.433    11.885    beta/game_alu/M_z_q_i_4_n_0
    SLICE_X7Y56          LUT5 (Prop_lut5_I4_O)        0.124    12.009 f  beta/game_alu/M_z_q_i_3/O
                         net (fo=1, routed)           0.577    12.585    beta/game_alu/M_z_q_i_3_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.709 r  beta/game_alu/M_z_q_i_1/O
                         net (fo=2, routed)           0.401    13.110    beta/game_controlunit/M_z_d
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    13.234 r  beta/game_controlunit/M_score_store_q[0]_i_1/O
                         net (fo=4, routed)           0.497    13.731    beta/regfile/D[0]
    SLICE_X5Y53          FDRE                                         r  beta/regfile/M_level_store_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         1.507    14.911    beta/regfile/clk_IBUF_BUFG
    SLICE_X5Y53          FDRE                                         r  beta/regfile/M_level_store_q_reg[0]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X5Y53          FDRE (Setup_fdre_C_D)       -0.067    15.067    beta/regfile/M_level_store_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.067    
                         arrival time                         -13.731    
  -------------------------------------------------------------------
                         slack                                  1.336    

Slack (MET) :             1.470ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_score_store_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.456ns  (logic 2.762ns (32.663%)  route 5.694ns (67.337%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.912ns = ( 14.912 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         1.558     5.142    beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]/Q
                         net (fo=77, routed)          1.344     7.004    beta/game_controlunit/Q[1]
    SLICE_X2Y52          LUT6 (Prop_lut6_I2_O)        0.124     7.128 f  beta/game_controlunit/M_score_store_q[12]_i_4/O
                         net (fo=16, routed)          0.804     7.932    beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_3
    SLICE_X4Y52          LUT4 (Prop_lut4_I0_O)        0.124     8.056 r  beta/game_controlunit/out0_carry_i_21/O
                         net (fo=1, routed)           0.488     8.544    beta/game_controlunit/out0_carry_i_21_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I4_O)        0.124     8.668 r  beta/game_controlunit/out0_carry_i_19/O
                         net (fo=2, routed)           0.624     9.292    beta_n_50
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.929 r  game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.929    game_alu/out0_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.046 r  game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.046    game_alu/out0_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.163 r  game_alu/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.163    beta/game_alu/CO[0]
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.486 f  beta/game_alu/out0_carry__2/O[1]
                         net (fo=2, routed)           0.660    11.146    beta/game_alu/O[1]
    SLICE_X7Y56          LUT4 (Prop_lut4_I1_O)        0.306    11.452 f  beta/game_alu/M_z_q_i_4/O
                         net (fo=1, routed)           0.433    11.885    beta/game_alu/M_z_q_i_4_n_0
    SLICE_X7Y56          LUT5 (Prop_lut5_I4_O)        0.124    12.009 f  beta/game_alu/M_z_q_i_3/O
                         net (fo=1, routed)           0.577    12.585    beta/game_alu/M_z_q_i_3_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.709 r  beta/game_alu/M_z_q_i_1/O
                         net (fo=2, routed)           0.401    13.110    beta/game_controlunit/M_z_d
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    13.234 r  beta/game_controlunit/M_score_store_q[0]_i_1/O
                         net (fo=4, routed)           0.364    13.598    beta/regfile/D[0]
    SLICE_X4Y52          FDRE                                         r  beta/regfile/M_score_store_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         1.508    14.912    beta/regfile/clk_IBUF_BUFG
    SLICE_X4Y52          FDRE                                         r  beta/regfile/M_score_store_q_reg[0]/C
                         clock pessimism              0.258    15.170    
                         clock uncertainty           -0.035    15.135    
    SLICE_X4Y52          FDRE (Setup_fdre_C_D)       -0.067    15.068    beta/regfile/M_score_store_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.068    
                         arrival time                         -13.598    
  -------------------------------------------------------------------
                         slack                                  1.470    

Slack (MET) :             1.928ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_pattern_store_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.092ns  (logic 2.762ns (34.131%)  route 5.330ns (65.869%))
  Logic Levels:           11  (CARRY4=4 LUT4=2 LUT5=2 LUT6=3)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         1.558     5.142    beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]/Q
                         net (fo=77, routed)          1.344     7.004    beta/game_controlunit/Q[1]
    SLICE_X2Y52          LUT6 (Prop_lut6_I2_O)        0.124     7.128 f  beta/game_controlunit/M_score_store_q[12]_i_4/O
                         net (fo=16, routed)          0.804     7.932    beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_3
    SLICE_X4Y52          LUT4 (Prop_lut4_I0_O)        0.124     8.056 r  beta/game_controlunit/out0_carry_i_21/O
                         net (fo=1, routed)           0.488     8.544    beta/game_controlunit/out0_carry_i_21_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I4_O)        0.124     8.668 r  beta/game_controlunit/out0_carry_i_19/O
                         net (fo=2, routed)           0.624     9.292    beta_n_50
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.929 r  game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.929    game_alu/out0_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.046 r  game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.046    game_alu/out0_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.163 r  game_alu/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.163    beta/game_alu/CO[0]
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.486 f  beta/game_alu/out0_carry__2/O[1]
                         net (fo=2, routed)           0.660    11.146    beta/game_alu/O[1]
    SLICE_X7Y56          LUT4 (Prop_lut4_I1_O)        0.306    11.452 f  beta/game_alu/M_z_q_i_4/O
                         net (fo=1, routed)           0.433    11.885    beta/game_alu/M_z_q_i_4_n_0
    SLICE_X7Y56          LUT5 (Prop_lut5_I4_O)        0.124    12.009 f  beta/game_alu/M_z_q_i_3/O
                         net (fo=1, routed)           0.577    12.585    beta/game_alu/M_z_q_i_3_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.709 r  beta/game_alu/M_z_q_i_1/O
                         net (fo=2, routed)           0.401    13.110    beta/game_controlunit/M_z_d
    SLICE_X7Y53          LUT6 (Prop_lut6_I1_O)        0.124    13.234 r  beta/game_controlunit/M_score_store_q[0]_i_1/O
                         net (fo=4, routed)           0.000    13.234    beta/regfile/D[0]
    SLICE_X7Y53          FDRE                                         r  beta/regfile/M_pattern_store_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         1.507    14.911    beta/regfile/clk_IBUF_BUFG
    SLICE_X7Y53          FDRE                                         r  beta/regfile/M_pattern_store_q_reg[0]/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X7Y53          FDRE (Setup_fdre_C_D)        0.029    15.163    beta/regfile/M_pattern_store_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -13.234    
  -------------------------------------------------------------------
                         slack                                  1.928    

Slack (MET) :             2.339ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_state_store_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.548ns  (logic 1.811ns (23.993%)  route 5.737ns (76.007%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        0.030ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.914ns = ( 14.914 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         1.558     5.142    beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/Q
                         net (fo=66, routed)          1.318     6.978    beta/game_controlunit/M_game_fsm_q[4]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.152     7.130 f  beta/game_controlunit/out0_carry_i_14/O
                         net (fo=8, routed)           0.838     7.968    beta/game_controlunit/out0_carry_i_14_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I2_O)        0.326     8.294 f  beta/game_controlunit/out0_carry__0_i_9/O
                         net (fo=12, routed)          1.063     9.357    beta/game_controlunit/DI[0]
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.146     9.503 r  beta/game_controlunit/M_score_store_q[2]_i_6/O
                         net (fo=3, routed)           0.722    10.225    beta/game_controlunit/M_score_store_q[2]_i_6_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.321    10.546 r  beta/game_controlunit/M_score_store_q[2]_i_3/O
                         net (fo=1, routed)           0.880    11.425    beta/game_controlunit/M_score_store_q[2]_i_3_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I2_O)        0.348    11.773 r  beta/game_controlunit/M_score_store_q[2]_i_1/O
                         net (fo=4, routed)           0.917    12.690    beta/regfile/D[2]
    SLICE_X3Y52          FDRE                                         r  beta/regfile/M_state_store_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         1.510    14.914    beta/regfile/clk_IBUF_BUFG
    SLICE_X3Y52          FDRE                                         r  beta/regfile/M_state_store_q_reg[2]/C
                         clock pessimism              0.258    15.172    
                         clock uncertainty           -0.035    15.137    
    SLICE_X3Y52          FDRE (Setup_fdre_C_D)       -0.108    15.029    beta/regfile/M_state_store_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                         -12.690    
  -------------------------------------------------------------------
                         slack                                  2.339    

Slack (MET) :             2.454ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/M_z_q_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.567ns  (logic 2.638ns (34.861%)  route 4.929ns (65.139%))
  Logic Levels:           10  (CARRY4=4 LUT4=2 LUT5=2 LUT6=2)
  Clock Path Skew:        0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.911ns = ( 14.911 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         1.558     5.142    beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X10Y50         FDRE                                         r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y50         FDRE (Prop_fdre_C_Q)         0.518     5.660 r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[2]/Q
                         net (fo=77, routed)          1.344     7.004    beta/game_controlunit/Q[1]
    SLICE_X2Y52          LUT6 (Prop_lut6_I2_O)        0.124     7.128 f  beta/game_controlunit/M_score_store_q[12]_i_4/O
                         net (fo=16, routed)          0.804     7.932    beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[3]_3
    SLICE_X4Y52          LUT4 (Prop_lut4_I0_O)        0.124     8.056 r  beta/game_controlunit/out0_carry_i_21/O
                         net (fo=1, routed)           0.488     8.544    beta/game_controlunit/out0_carry_i_21_n_0
    SLICE_X4Y52          LUT5 (Prop_lut5_I4_O)        0.124     8.668 r  beta/game_controlunit/out0_carry_i_19/O
                         net (fo=2, routed)           0.624     9.292    beta_n_50
    SLICE_X6Y54          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.637     9.929 r  game_alu/out0_carry/CO[3]
                         net (fo=1, routed)           0.000     9.929    game_alu/out0_carry_n_0
    SLICE_X6Y55          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.046 r  game_alu/out0_carry__0/CO[3]
                         net (fo=1, routed)           0.000    10.046    game_alu/out0_carry__0_n_0
    SLICE_X6Y56          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117    10.163 r  game_alu/out0_carry__1/CO[3]
                         net (fo=1, routed)           0.000    10.163    beta/game_alu/CO[0]
    SLICE_X6Y57          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    10.486 f  beta/game_alu/out0_carry__2/O[1]
                         net (fo=2, routed)           0.660    11.146    beta/game_alu/O[1]
    SLICE_X7Y56          LUT4 (Prop_lut4_I1_O)        0.306    11.452 f  beta/game_alu/M_z_q_i_4/O
                         net (fo=1, routed)           0.433    11.885    beta/game_alu/M_z_q_i_4_n_0
    SLICE_X7Y56          LUT5 (Prop_lut5_I4_O)        0.124    12.009 f  beta/game_alu/M_z_q_i_3/O
                         net (fo=1, routed)           0.577    12.585    beta/game_alu/M_z_q_i_3_n_0
    SLICE_X7Y54          LUT6 (Prop_lut6_I5_O)        0.124    12.709 r  beta/game_alu/M_z_q_i_1/O
                         net (fo=2, routed)           0.000    12.709    beta/M_z_d
    SLICE_X7Y54          FDRE                                         r  beta/M_z_q_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         1.507    14.911    beta/clk_IBUF_BUFG
    SLICE_X7Y54          FDRE                                         r  beta/M_z_q_reg/C
                         clock pessimism              0.258    15.169    
                         clock uncertainty           -0.035    15.134    
    SLICE_X7Y54          FDRE (Setup_fdre_C_D)        0.029    15.163    beta/M_z_q_reg
  -------------------------------------------------------------------
                         required time                         15.163    
                         arrival time                         -12.709    
  -------------------------------------------------------------------
                         slack                                  2.454    

Slack (MET) :             2.511ns  (required time - arrival time)
  Source:                 beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/regfile/M_pattern_store_q_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        7.360ns  (logic 1.811ns (24.604%)  route 5.549ns (75.396%))
  Logic Levels:           5  (LUT3=1 LUT5=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.844ns = ( 14.844 - 10.000 ) 
    Source Clock Delay      (SCD):    5.142ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         1.558     5.142    beta/game_controlunit/clk_IBUF_BUFG
    SLICE_X8Y51          FDRE                                         r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y51          FDRE (Prop_fdre_C_Q)         0.518     5.660 r  beta/game_controlunit/FSM_sequential_M_game_fsm_q_reg[4]/Q
                         net (fo=66, routed)          1.318     6.978    beta/game_controlunit/M_game_fsm_q[4]
    SLICE_X5Y49          LUT3 (Prop_lut3_I2_O)        0.152     7.130 f  beta/game_controlunit/out0_carry_i_14/O
                         net (fo=8, routed)           0.838     7.968    beta/game_controlunit/out0_carry_i_14_n_0
    SLICE_X8Y56          LUT6 (Prop_lut6_I2_O)        0.326     8.294 f  beta/game_controlunit/out0_carry__0_i_9/O
                         net (fo=12, routed)          1.063     9.357    beta/game_controlunit/DI[0]
    SLICE_X8Y55          LUT5 (Prop_lut5_I0_O)        0.146     9.503 r  beta/game_controlunit/M_score_store_q[2]_i_6/O
                         net (fo=3, routed)           0.722    10.225    beta/game_controlunit/M_score_store_q[2]_i_6_n_0
    SLICE_X8Y55          LUT5 (Prop_lut5_I4_O)        0.321    10.546 r  beta/game_controlunit/M_score_store_q[2]_i_3/O
                         net (fo=1, routed)           0.880    11.425    beta/game_controlunit/M_score_store_q[2]_i_3_n_0
    SLICE_X5Y55          LUT6 (Prop_lut6_I2_O)        0.348    11.773 r  beta/game_controlunit/M_score_store_q[2]_i_1/O
                         net (fo=4, routed)           0.729    12.502    beta/regfile/D[2]
    SLICE_X9Y55          FDRE                                         r  beta/regfile/M_pattern_store_q_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         1.440    14.844    beta/regfile/clk_IBUF_BUFG
    SLICE_X9Y55          FDRE                                         r  beta/regfile/M_pattern_store_q_reg[2]/C
                         clock pessimism              0.272    15.116    
                         clock uncertainty           -0.035    15.081    
    SLICE_X9Y55          FDRE (Setup_fdre_C_D)       -0.067    15.014    beta/regfile/M_pattern_store_q_reg[2]
  -------------------------------------------------------------------
                         required time                         15.014    
                         arrival time                         -12.502    
  -------------------------------------------------------------------
                         slack                                  2.511    

Slack (MET) :             2.723ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/increasor/M_digit1_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_0 rise@10.000ns - clk_0 fall@5.000ns)
  Data Path Delay:        6.722ns  (logic 1.641ns (24.405%)  route 5.081ns (75.595%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 fall edge)      5.000     5.000 f  
    N14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     6.517 f  clk_IBUF_inst/O
                         net (fo=2, routed)           3.347     9.864    beta/game_controlunit/clk_IBUF
    SLICE_X3Y48          LUT3 (Prop_lut3_I0_O)        0.124     9.988 f  beta/game_controlunit/M_digit1_q[3]_i_1/O
                         net (fo=4, routed)           1.734    11.722    beta/increasor/SR[0]
    SLICE_X4Y59          FDRE                                         f  beta/increasor/M_digit1_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         1.505    14.909    beta/increasor/clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  beta/increasor/M_digit1_q_reg[0]/C
                         clock pessimism              0.000    14.909    
                         clock uncertainty           -0.035    14.874    
    SLICE_X4Y59          FDRE (Setup_fdre_C_R)       -0.429    14.445    beta/increasor/M_digit1_q_reg[0]
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                         -11.722    
  -------------------------------------------------------------------
                         slack                                  2.723    

Slack (MET) :             2.723ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/increasor/M_digit1_q_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_0 rise@10.000ns - clk_0 fall@5.000ns)
  Data Path Delay:        6.722ns  (logic 1.641ns (24.405%)  route 5.081ns (75.595%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 fall edge)      5.000     5.000 f  
    N14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     6.517 f  clk_IBUF_inst/O
                         net (fo=2, routed)           3.347     9.864    beta/game_controlunit/clk_IBUF
    SLICE_X3Y48          LUT3 (Prop_lut3_I0_O)        0.124     9.988 f  beta/game_controlunit/M_digit1_q[3]_i_1/O
                         net (fo=4, routed)           1.734    11.722    beta/increasor/SR[0]
    SLICE_X4Y59          FDRE                                         f  beta/increasor/M_digit1_q_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         1.505    14.909    beta/increasor/clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  beta/increasor/M_digit1_q_reg[1]/C
                         clock pessimism              0.000    14.909    
                         clock uncertainty           -0.035    14.874    
    SLICE_X4Y59          FDRE (Setup_fdre_C_R)       -0.429    14.445    beta/increasor/M_digit1_q_reg[1]
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                         -11.722    
  -------------------------------------------------------------------
                         slack                                  2.723    

Slack (MET) :             2.723ns  (required time - arrival time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/increasor/M_digit1_q_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_0 rise@10.000ns - clk_0 fall@5.000ns)
  Data Path Delay:        6.722ns  (logic 1.641ns (24.405%)  route 5.081ns (75.595%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.909ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.909ns = ( 14.909 - 10.000 ) 
    Source Clock Delay      (SCD):    0.000ns = ( 5.000 - 5.000 ) 
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 fall edge)      5.000     5.000 f  
    N14                                               0.000     5.000 f  clk (IN)
                         net (fo=0)                   0.000     5.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     6.517 f  clk_IBUF_inst/O
                         net (fo=2, routed)           3.347     9.864    beta/game_controlunit/clk_IBUF
    SLICE_X3Y48          LUT3 (Prop_lut3_I0_O)        0.124     9.988 f  beta/game_controlunit/M_digit1_q[3]_i_1/O
                         net (fo=4, routed)           1.734    11.722    beta/increasor/SR[0]
    SLICE_X4Y59          FDRE                                         f  beta/increasor/M_digit1_q_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=2, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         1.505    14.909    beta/increasor/clk_IBUF_BUFG
    SLICE_X4Y59          FDRE                                         r  beta/increasor/M_digit1_q_reg[2]/C
                         clock pessimism              0.000    14.909    
                         clock uncertainty           -0.035    14.874    
    SLICE_X4Y59          FDRE (Setup_fdre_C_R)       -0.429    14.445    beta/increasor/M_digit1_q_reg[2]
  -------------------------------------------------------------------
                         required time                         14.445    
                         arrival time                         -11.722    
  -------------------------------------------------------------------
                         slack                                  2.723    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -0.500ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/counter1/M_ctr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.598ns  (logic 0.310ns (19.396%)  route 1.288ns (80.604%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.054ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.054ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         0.654     1.598    beta/counter1/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  beta/counter1/M_ctr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         0.864     2.054    beta/counter1/clk_IBUF_BUFG
    SLICE_X6Y45          FDRE                                         r  beta/counter1/M_ctr_q_reg[0]/C
                         clock pessimism              0.000     2.054    
                         clock uncertainty            0.035     2.089    
    SLICE_X6Y45          FDRE (Hold_fdre_C_R)         0.009     2.098    beta/counter1/M_ctr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         -2.098    
                         arrival time                           1.598    
  -------------------------------------------------------------------
                         slack                                 -0.500    

Slack (VIOLATED) :        -0.500ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/counter1/M_ctr_q_reg[10]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.310ns (19.384%)  route 1.289ns (80.616%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         0.655     1.599    beta/counter1/clk_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  beta/counter1/M_ctr_q_reg[10]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         0.865     2.055    beta/counter1/clk_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  beta/counter1/M_ctr_q_reg[10]/C
                         clock pessimism              0.000     2.055    
                         clock uncertainty            0.035     2.090    
    SLICE_X6Y47          FDRE (Hold_fdre_C_R)         0.009     2.099    beta/counter1/M_ctr_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                 -0.500    

Slack (VIOLATED) :        -0.500ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/counter1/M_ctr_q_reg[11]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.310ns (19.384%)  route 1.289ns (80.616%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         0.655     1.599    beta/counter1/clk_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  beta/counter1/M_ctr_q_reg[11]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         0.865     2.055    beta/counter1/clk_IBUF_BUFG
    SLICE_X6Y47          FDRE                                         r  beta/counter1/M_ctr_q_reg[11]/C
                         clock pessimism              0.000     2.055    
                         clock uncertainty            0.035     2.090    
    SLICE_X6Y47          FDRE (Hold_fdre_C_R)         0.009     2.099    beta/counter1/M_ctr_q_reg[11]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                 -0.500    

Slack (VIOLATED) :        -0.500ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/counter1/M_ctr_q_reg[12]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.310ns (19.384%)  route 1.289ns (80.616%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         0.655     1.599    beta/counter1/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  beta/counter1/M_ctr_q_reg[12]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         0.865     2.055    beta/counter1/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  beta/counter1/M_ctr_q_reg[12]/C
                         clock pessimism              0.000     2.055    
                         clock uncertainty            0.035     2.090    
    SLICE_X6Y48          FDRE (Hold_fdre_C_R)         0.009     2.099    beta/counter1/M_ctr_q_reg[12]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                 -0.500    

Slack (VIOLATED) :        -0.500ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/counter1/M_ctr_q_reg[13]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.310ns (19.384%)  route 1.289ns (80.616%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         0.655     1.599    beta/counter1/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  beta/counter1/M_ctr_q_reg[13]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         0.865     2.055    beta/counter1/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  beta/counter1/M_ctr_q_reg[13]/C
                         clock pessimism              0.000     2.055    
                         clock uncertainty            0.035     2.090    
    SLICE_X6Y48          FDRE (Hold_fdre_C_R)         0.009     2.099    beta/counter1/M_ctr_q_reg[13]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                 -0.500    

Slack (VIOLATED) :        -0.500ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/counter1/M_ctr_q_reg[14]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.310ns (19.384%)  route 1.289ns (80.616%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         0.655     1.599    beta/counter1/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  beta/counter1/M_ctr_q_reg[14]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         0.865     2.055    beta/counter1/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  beta/counter1/M_ctr_q_reg[14]/C
                         clock pessimism              0.000     2.055    
                         clock uncertainty            0.035     2.090    
    SLICE_X6Y48          FDRE (Hold_fdre_C_R)         0.009     2.099    beta/counter1/M_ctr_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                 -0.500    

Slack (VIOLATED) :        -0.500ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/counter1/M_ctr_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.310ns (19.384%)  route 1.289ns (80.616%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         0.655     1.599    beta/counter1/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  beta/counter1/M_ctr_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         0.865     2.055    beta/counter1/clk_IBUF_BUFG
    SLICE_X6Y48          FDRE                                         r  beta/counter1/M_ctr_q_reg[15]/C
                         clock pessimism              0.000     2.055    
                         clock uncertainty            0.035     2.090    
    SLICE_X6Y48          FDRE (Hold_fdre_C_R)         0.009     2.099    beta/counter1/M_ctr_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                 -0.500    

Slack (VIOLATED) :        -0.500ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/counter1/M_ctr_q_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.310ns (19.384%)  route 1.289ns (80.616%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         0.655     1.599    beta/counter1/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  beta/counter1/M_ctr_q_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         0.865     2.055    beta/counter1/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  beta/counter1/M_ctr_q_reg[16]/C
                         clock pessimism              0.000     2.055    
                         clock uncertainty            0.035     2.090    
    SLICE_X6Y49          FDRE (Hold_fdre_C_R)         0.009     2.099    beta/counter1/M_ctr_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                 -0.500    

Slack (VIOLATED) :        -0.500ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/counter1/M_ctr_q_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.310ns (19.384%)  route 1.289ns (80.616%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         0.655     1.599    beta/counter1/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  beta/counter1/M_ctr_q_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         0.865     2.055    beta/counter1/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  beta/counter1/M_ctr_q_reg[17]/C
                         clock pessimism              0.000     2.055    
                         clock uncertainty            0.035     2.090    
    SLICE_X6Y49          FDRE (Hold_fdre_C_R)         0.009     2.099    beta/counter1/M_ctr_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                 -0.500    

Slack (VIOLATED) :        -0.500ns  (arrival time - required time)
  Source:                 clk
                            (clock source 'clk_0'  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            beta/counter1/M_ctr_q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        1.599ns  (logic 0.310ns (19.384%)  route 1.289ns (80.616%))
  Logic Levels:           2  (BUFG=1 IBUF=1)
  Clock Path Skew:        2.055ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.055ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         0.655     1.599    beta/counter1/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  beta/counter1/M_ctr_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=2, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=670, routed)         0.865     2.055    beta/counter1/clk_IBUF_BUFG
    SLICE_X6Y49          FDRE                                         r  beta/counter1/M_ctr_q_reg[18]/C
                         clock pessimism              0.000     2.055    
                         clock uncertainty            0.035     2.090    
    SLICE_X6Y49          FDRE (Hold_fdre_C_R)         0.009     2.099    beta/counter1/M_ctr_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -2.099    
                         arrival time                           1.599    
  -------------------------------------------------------------------
                         slack                                 -0.500    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y54    beta/M_z_q_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y50   beta/clearbuttoncond/M_ctr_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y52   beta/clearbuttoncond/M_ctr_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y52   beta/clearbuttoncond/M_ctr_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y53   beta/clearbuttoncond/M_ctr_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y53   beta/clearbuttoncond/M_ctr_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y53   beta/clearbuttoncond/M_ctr_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y53   beta/clearbuttoncond/M_ctr_q_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X14Y54   beta/clearbuttoncond/M_ctr_q_reg[16]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y45    beta/passbuttoncond/sync/M_pipe_q_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X9Y45    beta/passbuttoncond/sync/M_pipe_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y46   beta/playerbuttoncond_gen_0[4].playerbuttoncond/M_ctr_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y46   beta/playerbuttoncond_gen_0[4].playerbuttoncond/M_ctr_q_reg[14]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y46   beta/playerbuttoncond_gen_0[4].playerbuttoncond/M_ctr_q_reg[15]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y43   beta/playerbuttoncond_gen_0[4].playerbuttoncond/M_ctr_q_reg[1]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y43   beta/playerbuttoncond_gen_0[4].playerbuttoncond/M_ctr_q_reg[2]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y43   beta/playerbuttoncond_gen_0[4].playerbuttoncond/M_ctr_q_reg[3]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X15Y44   beta/playerbuttoncond_gen_0[4].playerbuttoncond/M_ctr_q_reg[4]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X10Y46   beta/playerbuttoncond_gen_0[7].playerbuttoncond/M_ctr_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y53   beta/clearbuttoncond/M_ctr_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y53   beta/clearbuttoncond/M_ctr_q_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y53   beta/clearbuttoncond/M_ctr_q_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y53   beta/clearbuttoncond/M_ctr_q_reg[15]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X14Y54   beta/clearbuttoncond/M_ctr_q_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y50    beta/counter1/M_ctr_q_reg[20]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y50    beta/counter1/M_ctr_q_reg[21]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y50    beta/counter1/M_ctr_q_reg[22]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y50    beta/counter1/M_ctr_q_reg[23]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X6Y51    beta/counter1/M_ctr_q_reg[24]/C



