Copyright 1986-2021 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2021.2.1 (win64) Build 3414424 Sun Dec 19 10:57:22 MST 2021
| Date         : Fri Apr 15 13:32:08 2022
| Host         : KC-LAPTOP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file au_top_0_timing_summary_routed.rpt -pb au_top_0_timing_summary_routed.pb -rpx au_top_0_timing_summary_routed.rpx -warn_on_violation
| Design       : au_top_0
| Device       : 7a35t-ftg256
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  37          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (5)
6. checking no_output_delay (25)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (5)
------------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (25)
--------------------------------
 There are 25 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.525        0.000                      0                  700        0.175        0.000                      0                  700        4.500        0.000                       0                   330  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
clk_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
clk_0               0.525        0.000                      0                  700        0.175        0.000                      0                  700        4.500        0.000                       0                   330  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        clk_0                       
(none)                      clk_0         


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  clk_0
  To Clock:  clk_0

Setup :            0  Failing Endpoints,  Worst Slack        0.525ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.175ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.525ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2acc_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.328ns  (logic 3.112ns (33.362%)  route 6.216ns (66.638%))
  Logic Levels:           12  (CARRY4=3 LUT2=3 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.616     5.200    game/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  game/FSM_onehot_M_game_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 f  game/FSM_onehot_M_game_q_reg[7]/Q
                         net (fo=6, routed)           1.289     6.945    game/alu/adder/Q[7]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.069 f  game/alu/adder/M_st_p1curr_q[7]_i_1/O
                         net (fo=16, routed)          0.354     7.423    game/alu/adder/FSM_onehot_M_game_q_reg[7]
    SLICE_X60Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.547 f  game/alu/adder/s0__51_carry_i_13/O
                         net (fo=1, routed)           0.303     7.850    game/alu/adder/s0__51_carry_i_13_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.974 f  game/alu/adder/s0__51_carry_i_4/O
                         net (fo=14, routed)          0.527     8.501    game/alu/adder/M_alu_a[1]
    SLICE_X62Y70         LUT2 (Prop_lut2_I1_O)        0.124     8.625 r  game/alu/adder/s0__0_carry_i_9/O
                         net (fo=2, routed)           0.679     9.304    game/alu/adder/s0__0_carry_i_9_n_0
    SLICE_X62Y70         LUT5 (Prop_lut5_I2_O)        0.124     9.428 r  game/alu/adder/s0__0_carry_i_1/O
                         net (fo=1, routed)           0.330     9.758    game/alu/adder/s0__0_carry_i_1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.143 r  game/alu/adder/s0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.143    game/alu/adder/s0__0_carry_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.365 r  game/alu/adder/s0__0_carry__0/O[0]
                         net (fo=2, routed)           0.868    11.232    game/alu/adder/s0__0_carry__0_n_7
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.299    11.531 r  game/alu/adder/s0__37_carry_i_4/O
                         net (fo=1, routed)           0.000    11.531    game/alu/adder/s0__37_carry_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.111 f  game/alu/adder/s0__37_carry/O[2]
                         net (fo=2, routed)           0.307    12.419    game/alu/adder/s0[5]
    SLICE_X65Y68         LUT2 (Prop_lut2_I1_O)        0.302    12.721 f  game/alu/adder/M_st_p2curr_q[0]_i_5/O
                         net (fo=1, routed)           0.810    13.531    game/alu/adder/M_st_p2curr_q[0]_i_5_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I2_O)        0.124    13.655 f  game/alu/adder/M_st_p2curr_q[0]_i_3/O
                         net (fo=2, routed)           0.177    13.831    game/alu/adder/M_st_p2curr_q[0]_i_3_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.955 r  game/alu/adder/M_st_p2curr_q[0]_i_1/O
                         net (fo=4, routed)           0.572    14.528    game/alu_n_8
    SLICE_X63Y69         FDRE                                         r  game/M_st_p2acc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.498    14.902    game/clk_IBUF_BUFG
    SLICE_X63Y69         FDRE                                         r  game/M_st_p2acc_q_reg[0]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X63Y69         FDRE (Setup_fdre_C_D)       -0.072    15.053    game/M_st_p2acc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.053    
                         arrival time                         -14.528    
  -------------------------------------------------------------------
                         slack                                  0.525    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2curr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.279ns  (logic 3.112ns (33.539%)  route 6.167ns (66.461%))
  Logic Levels:           12  (CARRY4=3 LUT2=3 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.616     5.200    game/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  game/FSM_onehot_M_game_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 f  game/FSM_onehot_M_game_q_reg[7]/Q
                         net (fo=6, routed)           1.289     6.945    game/alu/adder/Q[7]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.069 f  game/alu/adder/M_st_p1curr_q[7]_i_1/O
                         net (fo=16, routed)          0.354     7.423    game/alu/adder/FSM_onehot_M_game_q_reg[7]
    SLICE_X60Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.547 f  game/alu/adder/s0__51_carry_i_13/O
                         net (fo=1, routed)           0.303     7.850    game/alu/adder/s0__51_carry_i_13_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.974 f  game/alu/adder/s0__51_carry_i_4/O
                         net (fo=14, routed)          0.527     8.501    game/alu/adder/M_alu_a[1]
    SLICE_X62Y70         LUT2 (Prop_lut2_I1_O)        0.124     8.625 r  game/alu/adder/s0__0_carry_i_9/O
                         net (fo=2, routed)           0.679     9.304    game/alu/adder/s0__0_carry_i_9_n_0
    SLICE_X62Y70         LUT5 (Prop_lut5_I2_O)        0.124     9.428 r  game/alu/adder/s0__0_carry_i_1/O
                         net (fo=1, routed)           0.330     9.758    game/alu/adder/s0__0_carry_i_1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.143 r  game/alu/adder/s0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.143    game/alu/adder/s0__0_carry_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.365 r  game/alu/adder/s0__0_carry__0/O[0]
                         net (fo=2, routed)           0.868    11.232    game/alu/adder/s0__0_carry__0_n_7
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.299    11.531 r  game/alu/adder/s0__37_carry_i_4/O
                         net (fo=1, routed)           0.000    11.531    game/alu/adder/s0__37_carry_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.111 f  game/alu/adder/s0__37_carry/O[2]
                         net (fo=2, routed)           0.307    12.419    game/alu/adder/s0[5]
    SLICE_X65Y68         LUT2 (Prop_lut2_I1_O)        0.302    12.721 f  game/alu/adder/M_st_p2curr_q[0]_i_5/O
                         net (fo=1, routed)           0.810    13.531    game/alu/adder/M_st_p2curr_q[0]_i_5_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I2_O)        0.124    13.655 f  game/alu/adder/M_st_p2curr_q[0]_i_3/O
                         net (fo=2, routed)           0.177    13.831    game/alu/adder/M_st_p2curr_q[0]_i_3_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.955 r  game/alu/adder/M_st_p2curr_q[0]_i_1/O
                         net (fo=4, routed)           0.523    14.479    game/alu_n_8
    SLICE_X61Y69         FDRE                                         r  game/M_st_p2curr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.497    14.901    game/clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  game/M_st_p2curr_q_reg[0]/C
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X61Y69         FDRE (Setup_fdre_C_D)       -0.105    15.033    game/M_st_p2curr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -14.479    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.761ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p1acc_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        9.111ns  (logic 3.112ns (34.158%)  route 5.999ns (65.842%))
  Logic Levels:           12  (CARRY4=3 LUT2=3 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.616     5.200    game/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  game/FSM_onehot_M_game_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 f  game/FSM_onehot_M_game_q_reg[7]/Q
                         net (fo=6, routed)           1.289     6.945    game/alu/adder/Q[7]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.069 f  game/alu/adder/M_st_p1curr_q[7]_i_1/O
                         net (fo=16, routed)          0.354     7.423    game/alu/adder/FSM_onehot_M_game_q_reg[7]
    SLICE_X60Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.547 f  game/alu/adder/s0__51_carry_i_13/O
                         net (fo=1, routed)           0.303     7.850    game/alu/adder/s0__51_carry_i_13_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.974 f  game/alu/adder/s0__51_carry_i_4/O
                         net (fo=14, routed)          0.527     8.501    game/alu/adder/M_alu_a[1]
    SLICE_X62Y70         LUT2 (Prop_lut2_I1_O)        0.124     8.625 r  game/alu/adder/s0__0_carry_i_9/O
                         net (fo=2, routed)           0.679     9.304    game/alu/adder/s0__0_carry_i_9_n_0
    SLICE_X62Y70         LUT5 (Prop_lut5_I2_O)        0.124     9.428 r  game/alu/adder/s0__0_carry_i_1/O
                         net (fo=1, routed)           0.330     9.758    game/alu/adder/s0__0_carry_i_1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.143 r  game/alu/adder/s0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.143    game/alu/adder/s0__0_carry_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.365 r  game/alu/adder/s0__0_carry__0/O[0]
                         net (fo=2, routed)           0.868    11.232    game/alu/adder/s0__0_carry__0_n_7
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.299    11.531 r  game/alu/adder/s0__37_carry_i_4/O
                         net (fo=1, routed)           0.000    11.531    game/alu/adder/s0__37_carry_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.111 f  game/alu/adder/s0__37_carry/O[2]
                         net (fo=2, routed)           0.307    12.419    game/alu/adder/s0[5]
    SLICE_X65Y68         LUT2 (Prop_lut2_I1_O)        0.302    12.721 f  game/alu/adder/M_st_p2curr_q[0]_i_5/O
                         net (fo=1, routed)           0.810    13.531    game/alu/adder/M_st_p2curr_q[0]_i_5_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I2_O)        0.124    13.655 f  game/alu/adder/M_st_p2curr_q[0]_i_3/O
                         net (fo=2, routed)           0.177    13.831    game/alu/adder/M_st_p2curr_q[0]_i_3_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.955 r  game/alu/adder/M_st_p2curr_q[0]_i_1/O
                         net (fo=4, routed)           0.355    14.311    game/alu_n_8
    SLICE_X61Y68         FDRE                                         r  game/M_st_p1acc_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.498    14.902    game/clk_IBUF_BUFG
    SLICE_X61Y68         FDRE                                         r  game/M_st_p1acc_q_reg[0]/C
                         clock pessimism              0.272    15.174    
                         clock uncertainty           -0.035    15.139    
    SLICE_X61Y68         FDRE (Setup_fdre_C_D)       -0.067    15.072    game/M_st_p1acc_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.072    
                         arrival time                         -14.311    
  -------------------------------------------------------------------
                         slack                                  0.761    

Slack (MET) :             0.994ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p1acc_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.611ns  (logic 2.890ns (33.561%)  route 5.721ns (66.439%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.616     5.200    game/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  game/FSM_onehot_M_game_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 f  game/FSM_onehot_M_game_q_reg[7]/Q
                         net (fo=6, routed)           1.289     6.945    game/alu/adder/Q[7]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.069 f  game/alu/adder/M_st_p1curr_q[7]_i_1/O
                         net (fo=16, routed)          0.354     7.423    game/alu/adder/FSM_onehot_M_game_q_reg[7]
    SLICE_X60Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.547 f  game/alu/adder/s0__51_carry_i_13/O
                         net (fo=1, routed)           0.303     7.850    game/alu/adder/s0__51_carry_i_13_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.974 f  game/alu/adder/s0__51_carry_i_4/O
                         net (fo=14, routed)          0.527     8.501    game/alu/adder/M_alu_a[1]
    SLICE_X62Y70         LUT2 (Prop_lut2_I1_O)        0.124     8.625 r  game/alu/adder/s0__0_carry_i_9/O
                         net (fo=2, routed)           0.679     9.304    game/alu/adder/s0__0_carry_i_9_n_0
    SLICE_X62Y70         LUT5 (Prop_lut5_I2_O)        0.124     9.428 r  game/alu/adder/s0__0_carry_i_1/O
                         net (fo=1, routed)           0.330     9.758    game/alu/adder/s0__0_carry_i_1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.143 r  game/alu/adder/s0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.143    game/alu/adder/s0__0_carry_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.365 r  game/alu/adder/s0__0_carry__0/O[0]
                         net (fo=2, routed)           0.868    11.232    game/alu/adder/s0__0_carry__0_n_7
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.299    11.531 r  game/alu/adder/s0__37_carry_i_4/O
                         net (fo=1, routed)           0.000    11.531    game/alu/adder/s0__37_carry_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.111 r  game/alu/adder/s0__37_carry/O[2]
                         net (fo=2, routed)           0.620    12.732    game/alu/adder/s0[5]
    SLICE_X60Y68         LUT4 (Prop_lut4_I1_O)        0.328    13.060 r  game/alu/adder/M_st_p2curr_q[5]_i_1/O
                         net (fo=4, routed)           0.751    13.811    game/alu_n_3
    SLICE_X63Y70         FDRE                                         r  game/M_st_p1acc_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.498    14.902    game/clk_IBUF_BUFG
    SLICE_X63Y70         FDRE                                         r  game/M_st_p1acc_q_reg[5]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X63Y70         FDRE (Setup_fdre_C_D)       -0.319    14.806    game/M_st_p1acc_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.806    
                         arrival time                         -13.811    
  -------------------------------------------------------------------
                         slack                                  0.994    

Slack (MET) :             1.001ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2curr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.612ns  (logic 2.890ns (33.557%)  route 5.722ns (66.443%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.616     5.200    game/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  game/FSM_onehot_M_game_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 f  game/FSM_onehot_M_game_q_reg[7]/Q
                         net (fo=6, routed)           1.289     6.945    game/alu/adder/Q[7]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.069 f  game/alu/adder/M_st_p1curr_q[7]_i_1/O
                         net (fo=16, routed)          0.354     7.423    game/alu/adder/FSM_onehot_M_game_q_reg[7]
    SLICE_X60Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.547 f  game/alu/adder/s0__51_carry_i_13/O
                         net (fo=1, routed)           0.303     7.850    game/alu/adder/s0__51_carry_i_13_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.974 f  game/alu/adder/s0__51_carry_i_4/O
                         net (fo=14, routed)          0.527     8.501    game/alu/adder/M_alu_a[1]
    SLICE_X62Y70         LUT2 (Prop_lut2_I1_O)        0.124     8.625 r  game/alu/adder/s0__0_carry_i_9/O
                         net (fo=2, routed)           0.679     9.304    game/alu/adder/s0__0_carry_i_9_n_0
    SLICE_X62Y70         LUT5 (Prop_lut5_I2_O)        0.124     9.428 r  game/alu/adder/s0__0_carry_i_1/O
                         net (fo=1, routed)           0.330     9.758    game/alu/adder/s0__0_carry_i_1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.143 r  game/alu/adder/s0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.143    game/alu/adder/s0__0_carry_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.365 r  game/alu/adder/s0__0_carry__0/O[0]
                         net (fo=2, routed)           0.868    11.232    game/alu/adder/s0__0_carry__0_n_7
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.299    11.531 r  game/alu/adder/s0__37_carry_i_4/O
                         net (fo=1, routed)           0.000    11.531    game/alu/adder/s0__37_carry_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.111 r  game/alu/adder/s0__37_carry/O[2]
                         net (fo=2, routed)           0.620    12.732    game/alu/adder/s0[5]
    SLICE_X60Y68         LUT4 (Prop_lut4_I1_O)        0.328    13.060 r  game/alu/adder/M_st_p2curr_q[5]_i_1/O
                         net (fo=4, routed)           0.752    13.812    game/alu_n_3
    SLICE_X61Y69         FDRE                                         r  game/M_st_p2curr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.497    14.901    game/clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  game/M_st_p2curr_q_reg[5]/C
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X61Y69         FDRE (Setup_fdre_C_D)       -0.324    14.814    game/M_st_p2curr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.814    
                         arrival time                         -13.812    
  -------------------------------------------------------------------
                         slack                                  1.001    

Slack (MET) :             1.119ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_win_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.895ns  (logic 3.112ns (34.984%)  route 5.783ns (65.016%))
  Logic Levels:           12  (CARRY4=3 LUT2=3 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.616     5.200    game/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  game/FSM_onehot_M_game_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 f  game/FSM_onehot_M_game_q_reg[7]/Q
                         net (fo=6, routed)           1.289     6.945    game/alu/adder/Q[7]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.069 f  game/alu/adder/M_st_p1curr_q[7]_i_1/O
                         net (fo=16, routed)          0.354     7.423    game/alu/adder/FSM_onehot_M_game_q_reg[7]
    SLICE_X60Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.547 f  game/alu/adder/s0__51_carry_i_13/O
                         net (fo=1, routed)           0.303     7.850    game/alu/adder/s0__51_carry_i_13_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.974 f  game/alu/adder/s0__51_carry_i_4/O
                         net (fo=14, routed)          0.527     8.501    game/alu/adder/M_alu_a[1]
    SLICE_X62Y70         LUT2 (Prop_lut2_I1_O)        0.124     8.625 r  game/alu/adder/s0__0_carry_i_9/O
                         net (fo=2, routed)           0.679     9.304    game/alu/adder/s0__0_carry_i_9_n_0
    SLICE_X62Y70         LUT5 (Prop_lut5_I2_O)        0.124     9.428 r  game/alu/adder/s0__0_carry_i_1/O
                         net (fo=1, routed)           0.330     9.758    game/alu/adder/s0__0_carry_i_1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.143 r  game/alu/adder/s0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.143    game/alu/adder/s0__0_carry_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.365 r  game/alu/adder/s0__0_carry__0/O[0]
                         net (fo=2, routed)           0.868    11.232    game/alu/adder/s0__0_carry__0_n_7
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.299    11.531 r  game/alu/adder/s0__37_carry_i_4/O
                         net (fo=1, routed)           0.000    11.531    game/alu/adder/s0__37_carry_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.111 f  game/alu/adder/s0__37_carry/O[2]
                         net (fo=2, routed)           0.307    12.419    game/alu/adder/s0[5]
    SLICE_X65Y68         LUT2 (Prop_lut2_I1_O)        0.302    12.721 f  game/alu/adder/M_st_p2curr_q[0]_i_5/O
                         net (fo=1, routed)           0.810    13.531    game/alu/adder/M_st_p2curr_q[0]_i_5_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I2_O)        0.124    13.655 f  game/alu/adder/M_st_p2curr_q[0]_i_3/O
                         net (fo=2, routed)           0.317    13.971    game/alu/adder/M_st_p2curr_q[0]_i_3_n_0
    SLICE_X60Y70         LUT6 (Prop_lut6_I1_O)        0.124    14.095 r  game/alu/adder/M_st_win_q[0]_i_1/O
                         net (fo=1, routed)           0.000    14.095    game/alu_n_0
    SLICE_X60Y70         FDRE                                         r  game/M_st_win_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.497    14.901    game/clk_IBUF_BUFG
    SLICE_X60Y70         FDRE                                         r  game/M_st_win_q_reg[0]/C
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X60Y70         FDRE (Setup_fdre_C_D)        0.077    15.215    game/M_st_win_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -14.095    
  -------------------------------------------------------------------
                         slack                                  1.119    

Slack (MET) :             1.187ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p1curr_q_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.446ns  (logic 2.890ns (34.215%)  route 5.556ns (65.785%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.902ns = ( 14.902 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.616     5.200    game/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  game/FSM_onehot_M_game_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 f  game/FSM_onehot_M_game_q_reg[7]/Q
                         net (fo=6, routed)           1.289     6.945    game/alu/adder/Q[7]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.069 f  game/alu/adder/M_st_p1curr_q[7]_i_1/O
                         net (fo=16, routed)          0.354     7.423    game/alu/adder/FSM_onehot_M_game_q_reg[7]
    SLICE_X60Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.547 f  game/alu/adder/s0__51_carry_i_13/O
                         net (fo=1, routed)           0.303     7.850    game/alu/adder/s0__51_carry_i_13_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.974 f  game/alu/adder/s0__51_carry_i_4/O
                         net (fo=14, routed)          0.527     8.501    game/alu/adder/M_alu_a[1]
    SLICE_X62Y70         LUT2 (Prop_lut2_I1_O)        0.124     8.625 r  game/alu/adder/s0__0_carry_i_9/O
                         net (fo=2, routed)           0.679     9.304    game/alu/adder/s0__0_carry_i_9_n_0
    SLICE_X62Y70         LUT5 (Prop_lut5_I2_O)        0.124     9.428 r  game/alu/adder/s0__0_carry_i_1/O
                         net (fo=1, routed)           0.330     9.758    game/alu/adder/s0__0_carry_i_1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.143 r  game/alu/adder/s0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.143    game/alu/adder/s0__0_carry_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.365 r  game/alu/adder/s0__0_carry__0/O[0]
                         net (fo=2, routed)           0.868    11.232    game/alu/adder/s0__0_carry__0_n_7
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.299    11.531 r  game/alu/adder/s0__37_carry_i_4/O
                         net (fo=1, routed)           0.000    11.531    game/alu/adder/s0__37_carry_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.111 r  game/alu/adder/s0__37_carry/O[2]
                         net (fo=2, routed)           0.620    12.732    game/alu/adder/s0[5]
    SLICE_X60Y68         LUT4 (Prop_lut4_I1_O)        0.328    13.060 r  game/alu/adder/M_st_p2curr_q[5]_i_1/O
                         net (fo=4, routed)           0.587    13.646    game/alu_n_3
    SLICE_X62Y69         FDRE                                         r  game/M_st_p1curr_q_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.498    14.902    game/clk_IBUF_BUFG
    SLICE_X62Y69         FDRE                                         r  game/M_st_p1curr_q_reg[5]/C
                         clock pessimism              0.258    15.160    
                         clock uncertainty           -0.035    15.125    
    SLICE_X62Y69         FDRE (Setup_fdre_C_D)       -0.291    14.834    game/M_st_p1curr_q_reg[5]
  -------------------------------------------------------------------
                         required time                         14.834    
                         arrival time                         -13.646    
  -------------------------------------------------------------------
                         slack                                  1.187    

Slack (MET) :             1.245ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2curr_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.587ns  (logic 2.692ns (31.348%)  route 5.895ns (68.652%))
  Logic Levels:           10  (CARRY4=2 LUT3=1 LUT4=2 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.616     5.200    game/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  game/FSM_onehot_M_game_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  game/FSM_onehot_M_game_q_reg[7]/Q
                         net (fo=6, routed)           1.289     6.945    game/alu/adder/Q[7]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.069 r  game/alu/adder/M_st_p1curr_q[7]_i_1/O
                         net (fo=16, routed)          0.684     7.753    game/alu/adder/FSM_onehot_M_game_q_reg[7]
    SLICE_X65Y70         LUT6 (Prop_lut6_I1_O)        0.124     7.877 r  game/alu/adder/s0__51_carry__0_i_13/O
                         net (fo=1, routed)           0.149     8.026    game/alu/adder/s0__51_carry__0_i_13_n_0
    SLICE_X65Y70         LUT6 (Prop_lut6_I1_O)        0.124     8.150 r  game/alu/adder/s0__51_carry__0_i_4/O
                         net (fo=8, routed)           1.151     9.301    game/alu/adder/M_alu_a[4]
    SLICE_X62Y71         LUT6 (Prop_lut6_I3_O)        0.124     9.425 r  game/alu/adder/s0__0_carry__0_i_2/O
                         net (fo=2, routed)           0.509     9.934    game/alu/adder/s0__0_carry__0_i_2_n_0
    SLICE_X63Y71         LUT6 (Prop_lut6_I0_O)        0.124    10.058 r  game/alu/adder/s0__0_carry__0_i_6/O
                         net (fo=1, routed)           0.000    10.058    game/alu/adder/s0__0_carry__0_i_6_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    10.698 r  game/alu/adder/s0__0_carry__0/O[3]
                         net (fo=1, routed)           0.464    11.162    game/alu/adder/s0__0_carry__0_n_4
    SLICE_X64Y69         LUT4 (Prop_lut4_I3_O)        0.306    11.468 r  game/alu/adder/s0__37_carry__0_i_2/O
                         net (fo=1, routed)           0.485    11.952    game/alu/adder/s0__37_carry__0_i_2_n_0
    SLICE_X62Y69         LUT5 (Prop_lut5_I0_O)        0.124    12.076 r  game/alu/adder/s0__37_carry__0_i_1/O
                         net (fo=1, routed)           0.000    12.076    game/alu/adder/s0__37_carry__0_i_1_n_0
    SLICE_X62Y69         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247    12.323 r  game/alu/adder/s0__37_carry__0/O[0]
                         net (fo=2, routed)           0.333    12.656    game/alu/adder/s0[7]
    SLICE_X60Y69         LUT4 (Prop_lut4_I1_O)        0.299    12.955 r  game/alu/adder/M_st_p2curr_q[7]_i_1/O
                         net (fo=4, routed)           0.832    13.787    game/alu_n_1
    SLICE_X61Y70         FDRE                                         r  game/M_st_p2curr_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.497    14.901    game/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  game/M_st_p2curr_q_reg[7]/C
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X61Y70         FDRE (Setup_fdre_C_D)       -0.105    15.033    game/M_st_p2curr_q_reg[7]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -13.787    
  -------------------------------------------------------------------
                         slack                                  1.245    

Slack (MET) :             1.259ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p1curr_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.755ns  (logic 3.112ns (35.544%)  route 5.643ns (64.456%))
  Logic Levels:           12  (CARRY4=3 LUT2=3 LUT3=1 LUT5=1 LUT6=4)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.616     5.200    game/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  game/FSM_onehot_M_game_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 f  game/FSM_onehot_M_game_q_reg[7]/Q
                         net (fo=6, routed)           1.289     6.945    game/alu/adder/Q[7]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.069 f  game/alu/adder/M_st_p1curr_q[7]_i_1/O
                         net (fo=16, routed)          0.354     7.423    game/alu/adder/FSM_onehot_M_game_q_reg[7]
    SLICE_X60Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.547 f  game/alu/adder/s0__51_carry_i_13/O
                         net (fo=1, routed)           0.303     7.850    game/alu/adder/s0__51_carry_i_13_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.974 f  game/alu/adder/s0__51_carry_i_4/O
                         net (fo=14, routed)          0.527     8.501    game/alu/adder/M_alu_a[1]
    SLICE_X62Y70         LUT2 (Prop_lut2_I1_O)        0.124     8.625 r  game/alu/adder/s0__0_carry_i_9/O
                         net (fo=2, routed)           0.679     9.304    game/alu/adder/s0__0_carry_i_9_n_0
    SLICE_X62Y70         LUT5 (Prop_lut5_I2_O)        0.124     9.428 r  game/alu/adder/s0__0_carry_i_1/O
                         net (fo=1, routed)           0.330     9.758    game/alu/adder/s0__0_carry_i_1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.143 r  game/alu/adder/s0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.143    game/alu/adder/s0__0_carry_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.365 r  game/alu/adder/s0__0_carry__0/O[0]
                         net (fo=2, routed)           0.868    11.232    game/alu/adder/s0__0_carry__0_n_7
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.299    11.531 r  game/alu/adder/s0__37_carry_i_4/O
                         net (fo=1, routed)           0.000    11.531    game/alu/adder/s0__37_carry_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    12.111 f  game/alu/adder/s0__37_carry/O[2]
                         net (fo=2, routed)           0.307    12.419    game/alu/adder/s0[5]
    SLICE_X65Y68         LUT2 (Prop_lut2_I1_O)        0.302    12.721 f  game/alu/adder/M_st_p2curr_q[0]_i_5/O
                         net (fo=1, routed)           0.810    13.531    game/alu/adder/M_st_p2curr_q[0]_i_5_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I2_O)        0.124    13.655 f  game/alu/adder/M_st_p2curr_q[0]_i_3/O
                         net (fo=2, routed)           0.177    13.831    game/alu/adder/M_st_p2curr_q[0]_i_3_n_0
    SLICE_X60Y69         LUT6 (Prop_lut6_I1_O)        0.124    13.955 r  game/alu/adder/M_st_p2curr_q[0]_i_1/O
                         net (fo=4, routed)           0.000    13.955    game/alu_n_8
    SLICE_X60Y69         FDRE                                         r  game/M_st_p1curr_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.497    14.901    game/clk_IBUF_BUFG
    SLICE_X60Y69         FDRE                                         r  game/M_st_p1curr_q_reg[0]/C
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X60Y69         FDRE (Setup_fdre_C_D)        0.077    15.215    game/M_st_p1curr_q_reg[0]
  -------------------------------------------------------------------
                         required time                         15.215    
                         arrival time                         -13.955    
  -------------------------------------------------------------------
                         slack                                  1.259    

Slack (MET) :             1.372ns  (required time - arrival time)
  Source:                 game/FSM_onehot_M_game_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/M_st_p2curr_q_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (clk_0 rise@10.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        8.461ns  (logic 2.928ns (34.605%)  route 5.533ns (65.395%))
  Logic Levels:           10  (CARRY4=3 LUT2=2 LUT3=1 LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns = ( 14.901 - 10.000 ) 
    Source Clock Delay      (SCD):    5.200ns
    Clock Pessimism Removal (CPR):    0.272ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.616     5.200    game/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  game/FSM_onehot_M_game_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 f  game/FSM_onehot_M_game_q_reg[7]/Q
                         net (fo=6, routed)           1.289     6.945    game/alu/adder/Q[7]
    SLICE_X59Y67         LUT3 (Prop_lut3_I0_O)        0.124     7.069 f  game/alu/adder/M_st_p1curr_q[7]_i_1/O
                         net (fo=16, routed)          0.354     7.423    game/alu/adder/FSM_onehot_M_game_q_reg[7]
    SLICE_X60Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.547 f  game/alu/adder/s0__51_carry_i_13/O
                         net (fo=1, routed)           0.303     7.850    game/alu/adder/s0__51_carry_i_13_n_0
    SLICE_X62Y67         LUT6 (Prop_lut6_I1_O)        0.124     7.974 f  game/alu/adder/s0__51_carry_i_4/O
                         net (fo=14, routed)          0.527     8.501    game/alu/adder/M_alu_a[1]
    SLICE_X62Y70         LUT2 (Prop_lut2_I1_O)        0.124     8.625 r  game/alu/adder/s0__0_carry_i_9/O
                         net (fo=2, routed)           0.679     9.304    game/alu/adder/s0__0_carry_i_9_n_0
    SLICE_X62Y70         LUT5 (Prop_lut5_I2_O)        0.124     9.428 r  game/alu/adder/s0__0_carry_i_1/O
                         net (fo=1, routed)           0.330     9.758    game/alu/adder/s0__0_carry_i_1_n_0
    SLICE_X63Y70         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.385    10.143 r  game/alu/adder/s0__0_carry/CO[3]
                         net (fo=1, routed)           0.000    10.143    game/alu/adder/s0__0_carry_n_0
    SLICE_X63Y71         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222    10.365 r  game/alu/adder/s0__0_carry__0/O[0]
                         net (fo=2, routed)           0.868    11.232    game/alu/adder/s0__0_carry__0_n_7
    SLICE_X62Y68         LUT2 (Prop_lut2_I0_O)        0.299    11.531 r  game/alu/adder/s0__37_carry_i_4/O
                         net (fo=1, routed)           0.000    11.531    game/alu/adder/s0__37_carry_i_4_n_0
    SLICE_X62Y68         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.171 r  game/alu/adder/s0__37_carry/O[3]
                         net (fo=2, routed)           0.341    12.513    game/alu/adder/s0[6]
    SLICE_X60Y68         LUT4 (Prop_lut4_I1_O)        0.306    12.819 r  game/alu/adder/M_st_p2curr_q[6]_i_1/O
                         net (fo=4, routed)           0.843    13.661    game/alu_n_2
    SLICE_X61Y70         FDRE                                         r  game/M_st_p2curr_q_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)     10.000    10.000 r  
    N14                                               0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446    11.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868    13.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.497    14.901    game/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  game/M_st_p2curr_q_reg[6]/C
                         clock pessimism              0.272    15.173    
                         clock uncertainty           -0.035    15.138    
    SLICE_X61Y70         FDRE (Setup_fdre_C_D)       -0.105    15.033    game/M_st_p2curr_q_reg[6]
  -------------------------------------------------------------------
                         required time                         15.033    
                         arrival time                         -13.661    
  -------------------------------------------------------------------
                         slack                                  1.372    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.265ns  (logic 0.141ns (53.167%)  route 0.124ns (46.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.554     1.498    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X55Y72         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y72         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  game/diceroll/random_number/M_w_q_reg[14]/Q
                         net (fo=2, routed)           0.124     1.763    game/diceroll/random_number/M_w_q_reg_n_0_[14]
    SLICE_X55Y71         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.822     2.012    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X55Y71         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[14]/C
                         clock pessimism             -0.501     1.512    
    SLICE_X55Y71         FDRE (Hold_fdre_C_D)         0.076     1.588    game/diceroll/random_number/M_z_q_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.763    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.310ns  (logic 0.186ns (59.952%)  route 0.124ns (40.048%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.579     1.523    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  game/diceroll/random_number/M_x_q_reg[7]/Q
                         net (fo=3, routed)           0.124     1.788    game/diceroll/random_number/M_x_q[7]
    SLICE_X60Y73         LUT6 (Prop_lut6_I4_O)        0.045     1.833 r  game/diceroll/random_number/M_w_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.833    game/diceroll/random_number/M_w_d[7]
    SLICE_X60Y73         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.846     2.036    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[7]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y73         FDRE (Hold_fdre_C_D)         0.121     1.658    game/diceroll/random_number/M_w_q_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.312ns  (logic 0.186ns (59.568%)  route 0.126ns (40.432%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.579     1.523    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y74         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  game/diceroll/random_number/M_x_q_reg[7]/Q
                         net (fo=3, routed)           0.126     1.790    game/diceroll/random_number/M_x_q[7]
    SLICE_X60Y73         LUT6 (Prop_lut6_I4_O)        0.045     1.835 r  game/diceroll/random_number/M_w_q[18]_i_1/O
                         net (fo=1, routed)           0.000     1.835    game/diceroll/random_number/M_w_d[18]
    SLICE_X60Y73         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.846     2.036    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[18]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y73         FDRE (Hold_fdre_C_D)         0.121     1.658    game/diceroll/random_number/M_w_q_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.721%)  route 0.125ns (40.279%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.580     1.524    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y73         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  game/diceroll/random_number/M_x_q_reg[15]/Q
                         net (fo=4, routed)           0.125     1.790    game/diceroll/random_number/M_x_q[15]
    SLICE_X60Y73         LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  game/diceroll/random_number/M_w_q[15]_i_1/O
                         net (fo=1, routed)           0.000     1.835    game/diceroll/random_number/M_w_d[15]
    SLICE_X60Y73         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.846     2.036    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[15]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y73         FDRE (Hold_fdre_C_D)         0.121     1.658    game/diceroll/random_number/M_w_q_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[29]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.311ns  (logic 0.186ns (59.728%)  route 0.125ns (40.272%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.580     1.524    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X59Y73         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[29]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y73         FDRE (Prop_fdre_C_Q)         0.141     1.665 r  game/diceroll/random_number/M_w_q_reg[29]/Q
                         net (fo=3, routed)           0.125     1.790    game/diceroll/random_number/M_w_q_reg_n_0_[29]
    SLICE_X60Y73         LUT6 (Prop_lut6_I3_O)        0.045     1.835 r  game/diceroll/random_number/M_w_q[10]_i_1/O
                         net (fo=1, routed)           0.000     1.835    game/diceroll/random_number/M_w_d[10]
    SLICE_X60Y73         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.846     2.036    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[10]/C
                         clock pessimism             -0.500     1.537    
    SLICE_X60Y73         FDRE (Hold_fdre_C_D)         0.120     1.657    game/diceroll/random_number/M_w_q_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.657    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_x_q_reg[25]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_w_q_reg[17]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.306ns  (logic 0.186ns (60.731%)  route 0.120ns (39.269%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.480ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.554     1.498    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X55Y71         FDSE                                         r  game/diceroll/random_number/M_x_q_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y71         FDSE (Prop_fdse_C_Q)         0.141     1.639 r  game/diceroll/random_number/M_x_q_reg[25]/Q
                         net (fo=2, routed)           0.120     1.759    game/diceroll/random_number/M_x_q[25]
    SLICE_X57Y71         LUT5 (Prop_lut5_I1_O)        0.045     1.804 r  game/diceroll/random_number/M_w_q[17]_i_1/O
                         net (fo=1, routed)           0.000     1.804    game/diceroll/random_number/M_w_q[17]_i_1_n_0
    SLICE_X57Y71         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.822     2.012    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X57Y71         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[17]/C
                         clock pessimism             -0.480     1.533    
    SLICE_X57Y71         FDSE (Hold_fdse_C_D)         0.091     1.624    game/diceroll/random_number/M_w_q_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_y_q_reg[9]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_x_q_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.012ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.556     1.500    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X56Y71         FDSE                                         r  game/diceroll/random_number/M_y_q_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y71         FDSE (Prop_fdse_C_Q)         0.148     1.648 r  game/diceroll/random_number/M_y_q_reg[9]/Q
                         net (fo=1, routed)           0.057     1.705    game/diceroll/random_number/M_y_q[9]
    SLICE_X56Y71         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.822     2.012    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X56Y71         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[9]/C
                         clock pessimism             -0.513     1.500    
    SLICE_X56Y71         FDRE (Hold_fdre_C_D)         0.023     1.523    game/diceroll/random_number/M_x_q_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.182ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_z_q_reg[19]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_y_q_reg[19]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.205ns  (logic 0.148ns (72.105%)  route 0.057ns (27.895%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.500ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.556     1.500    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X56Y72         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y72         FDRE (Prop_fdre_C_Q)         0.148     1.648 r  game/diceroll/random_number/M_z_q_reg[19]/Q
                         net (fo=1, routed)           0.057     1.705    game/diceroll/random_number/M_z_q[19]
    SLICE_X56Y72         FDSE                                         r  game/diceroll/random_number/M_y_q_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.821     2.011    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X56Y72         FDSE                                         r  game/diceroll/random_number/M_y_q_reg[19]/C
                         clock pessimism             -0.512     1.500    
    SLICE_X56Y72         FDSE (Hold_fdse_C_D)         0.023     1.523    game/diceroll/random_number/M_y_q_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.523    
                         arrival time                           1.705    
  -------------------------------------------------------------------
                         slack                                  0.182    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_z_q_reg[16]/C
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_y_q_reg[16]/D
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.511%)  route 0.113ns (44.489%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.008ns
    Source Clock Delay      (SCD):    1.497ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.553     1.497    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X57Y74         FDSE                                         r  game/diceroll/random_number/M_z_q_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y74         FDSE (Prop_fdse_C_Q)         0.141     1.638 r  game/diceroll/random_number/M_z_q_reg[16]/Q
                         net (fo=1, routed)           0.113     1.751    game/diceroll/random_number/M_z_q[16]
    SLICE_X57Y74         FDSE                                         r  game/diceroll/random_number/M_y_q_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.818     2.008    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X57Y74         FDSE                                         r  game/diceroll/random_number/M_y_q_reg[16]/C
                         clock pessimism             -0.512     1.497    
    SLICE_X57Y74         FDSE (Hold_fdse_C_D)         0.070     1.567    game/diceroll/random_number/M_y_q_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.567    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.186ns  (arrival time - required time)
  Source:                 game/diceroll/random_number/M_w_q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            game/diceroll/random_number/M_z_q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             clk_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_0 rise@0.000ns - clk_0 rise@0.000ns)
  Data Path Delay:        0.273ns  (logic 0.141ns (51.608%)  route 0.132ns (48.392%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.011ns
    Source Clock Delay      (SCD):    1.498ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.554     1.498    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X57Y73         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X57Y73         FDRE (Prop_fdre_C_Q)         0.141     1.639 r  game/diceroll/random_number/M_w_q_reg[24]/Q
                         net (fo=3, routed)           0.132     1.771    game/diceroll/random_number/M_w_q_reg_n_0_[24]
    SLICE_X57Y72         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.821     2.011    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X57Y72         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[24]/C
                         clock pessimism             -0.499     1.513    
    SLICE_X57Y72         FDRE (Hold_fdre_C_D)         0.072     1.585    game/diceroll/random_number/M_z_q_reg[24]
  -------------------------------------------------------------------
                         required time                         -1.585    
                         arrival time                           1.771    
  -------------------------------------------------------------------
                         slack                                  0.186    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDSE/C   n/a            1.000         10.000      9.000      SLICE_X58Y68   game/FSM_onehot_M_game_q_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y67   game/FSM_onehot_M_game_q_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y67   game/FSM_onehot_M_game_q_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y67   game/FSM_onehot_M_game_q_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X60Y67   game/FSM_onehot_M_game_q_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y70   game/FSM_onehot_M_game_q_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X58Y68   game/FSM_onehot_M_game_q_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y68   game/FSM_onehot_M_game_q_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X62Y68   game/FSM_onehot_M_game_q_reg[3]/C
Low Pulse Width   Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   game/FSM_onehot_M_game_q_reg[0]/C
Low Pulse Width   Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   game/FSM_onehot_M_game_q_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   game/FSM_onehot_M_game_q_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   game/FSM_onehot_M_game_q_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   game/FSM_onehot_M_game_q_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   game/FSM_onehot_M_game_q_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   game/FSM_onehot_M_game_q_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   game/FSM_onehot_M_game_q_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   game/FSM_onehot_M_game_q_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   game/FSM_onehot_M_game_q_reg[13]/C
High Pulse Width  Slow    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   game/FSM_onehot_M_game_q_reg[0]/C
High Pulse Width  Fast    FDSE/C   n/a            0.500         5.000       4.500      SLICE_X58Y68   game/FSM_onehot_M_game_q_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   game/FSM_onehot_M_game_q_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   game/FSM_onehot_M_game_q_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   game/FSM_onehot_M_game_q_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   game/FSM_onehot_M_game_q_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   game/FSM_onehot_M_game_q_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   game/FSM_onehot_M_game_q_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   game/FSM_onehot_M_game_q_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X60Y67   game/FSM_onehot_M_game_q_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.972ns  (logic 5.041ns (72.308%)  route 1.931ns (27.692%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         1.495     1.495 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           1.931     3.426    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         3.546     6.972 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     6.972    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 usb_rx
                            (input port)
  Destination:            usb_tx
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.872ns  (logic 1.510ns (80.671%)  route 0.362ns (19.329%))
  Logic Levels:           2  (IBUF=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    P15                                               0.000     0.000 r  usb_rx (IN)
                         net (fo=0)                   0.000     0.000    usb_rx
    P15                  IBUF (Prop_ibuf_I_O)         0.263     0.263 r  usb_rx_IBUF_inst/O
                         net (fo=1, routed)           0.362     0.625    usb_tx_OBUF
    P16                  OBUF (Prop_obuf_I_O)         1.247     1.872 r  usb_tx_OBUF_inst/O
                         net (fo=0)                   0.000     1.872    usb_tx
    P16                                                               r  usb_tx (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_0
  To Clock:  

Max Delay            25 Endpoints
Min Delay            25 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.521ns  (logic 4.893ns (36.185%)  route 8.628ns (63.815%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.616     5.200    game/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  game/FSM_onehot_M_game_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  game/FSM_onehot_M_game_q_reg[7]/Q
                         net (fo=6, routed)           1.289     6.945    game/FSM_onehot_M_game_q_reg_n_0_[7]
    SLICE_X59Y67         LUT4 (Prop_lut4_I2_O)        0.150     7.095 r  game/FSM_onehot_M_game_q[14]_i_3/O
                         net (fo=2, routed)           0.846     7.941    game/FSM_onehot_M_game_q[14]_i_3_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I1_O)        0.332     8.273 r  game/io_led_OBUF[1]_inst_i_2/O
                         net (fo=8, routed)           1.322     9.595    game/io_led_OBUF[1]_inst_i_2_n_0
    SLICE_X54Y65         LUT4 (Prop_lut4_I2_O)        0.152     9.747 r  game/io_seg_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           5.171    14.918    io_seg_OBUF[4]
    R7                   OBUF (Prop_obuf_I_O)         3.803    18.721 r  io_seg_OBUF[4]_inst/O
                         net (fo=0)                   0.000    18.721    io_seg[4]
    R7                                                                r  io_seg[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.284ns  (logic 4.862ns (36.602%)  route 8.422ns (63.398%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.616     5.200    game/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  game/FSM_onehot_M_game_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  game/FSM_onehot_M_game_q_reg[7]/Q
                         net (fo=6, routed)           1.289     6.945    game/FSM_onehot_M_game_q_reg_n_0_[7]
    SLICE_X59Y67         LUT4 (Prop_lut4_I2_O)        0.150     7.095 r  game/FSM_onehot_M_game_q[14]_i_3/O
                         net (fo=2, routed)           0.846     7.941    game/FSM_onehot_M_game_q[14]_i_3_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I1_O)        0.332     8.273 r  game/io_led_OBUF[1]_inst_i_2/O
                         net (fo=8, routed)           1.339     9.612    game/io_led_OBUF[1]_inst_i_2_n_0
    SLICE_X54Y65         LUT4 (Prop_lut4_I2_O)        0.153     9.765 r  game/io_seg_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           4.947    14.713    io_seg_OBUF[1]
    R5                   OBUF (Prop_obuf_I_O)         3.771    18.484 r  io_seg_OBUF[1]_inst/O
                         net (fo=0)                   0.000    18.484    io_seg[1]
    R5                                                                r  io_seg[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.164ns  (logic 4.857ns (36.893%)  route 8.307ns (63.107%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.616     5.200    game/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  game/FSM_onehot_M_game_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 f  game/FSM_onehot_M_game_q_reg[7]/Q
                         net (fo=6, routed)           1.289     6.945    game/FSM_onehot_M_game_q_reg_n_0_[7]
    SLICE_X59Y67         LUT4 (Prop_lut4_I2_O)        0.150     7.095 f  game/FSM_onehot_M_game_q[14]_i_3/O
                         net (fo=2, routed)           0.846     7.941    game/FSM_onehot_M_game_q[14]_i_3_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I1_O)        0.332     8.273 f  game/io_led_OBUF[1]_inst_i_2/O
                         net (fo=8, routed)           1.330     9.603    game/io_led_OBUF[1]_inst_i_2_n_0
    SLICE_X54Y65         LUT4 (Prop_lut4_I1_O)        0.146     9.749 r  game/io_seg_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           4.842    14.591    io_seg_OBUF[6]
    T8                   OBUF (Prop_obuf_I_O)         3.773    18.364 r  io_seg_OBUF[6]_inst/O
                         net (fo=0)                   0.000    18.364    io_seg[6]
    T8                                                                r  io_seg[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.108ns  (logic 4.641ns (35.403%)  route 8.468ns (64.597%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.616     5.200    game/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  game/FSM_onehot_M_game_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  game/FSM_onehot_M_game_q_reg[7]/Q
                         net (fo=6, routed)           1.289     6.945    game/FSM_onehot_M_game_q_reg_n_0_[7]
    SLICE_X59Y67         LUT4 (Prop_lut4_I2_O)        0.150     7.095 r  game/FSM_onehot_M_game_q[14]_i_3/O
                         net (fo=2, routed)           0.846     7.941    game/FSM_onehot_M_game_q[14]_i_3_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I1_O)        0.332     8.273 r  game/io_led_OBUF[1]_inst_i_2/O
                         net (fo=8, routed)           1.322     9.595    game/io_led_OBUF[1]_inst_i_2_n_0
    SLICE_X54Y65         LUT4 (Prop_lut4_I3_O)        0.124     9.719 r  game/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           5.010    14.730    io_seg_OBUF[0]
    R6                   OBUF (Prop_obuf_I_O)         3.579    18.308 r  io_seg_OBUF[3]_inst/O
                         net (fo=0)                   0.000    18.308    io_seg[3]
    R6                                                                r  io_seg[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.071ns  (logic 4.633ns (35.444%)  route 8.438ns (64.556%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.616     5.200    game/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  game/FSM_onehot_M_game_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  game/FSM_onehot_M_game_q_reg[7]/Q
                         net (fo=6, routed)           1.289     6.945    game/FSM_onehot_M_game_q_reg_n_0_[7]
    SLICE_X59Y67         LUT4 (Prop_lut4_I2_O)        0.150     7.095 r  game/FSM_onehot_M_game_q[14]_i_3/O
                         net (fo=2, routed)           0.846     7.941    game/FSM_onehot_M_game_q[14]_i_3_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I1_O)        0.332     8.273 r  game/io_led_OBUF[1]_inst_i_2/O
                         net (fo=8, routed)           1.339     9.612    game/io_led_OBUF[1]_inst_i_2_n_0
    SLICE_X54Y65         LUT4 (Prop_lut4_I1_O)        0.124     9.736 r  game/io_seg_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           4.964    14.700    io_seg_OBUF[5]
    T7                   OBUF (Prop_obuf_I_O)         3.571    18.271 r  io_seg_OBUF[5]_inst/O
                         net (fo=0)                   0.000    18.271    io_seg[5]
    T7                                                                r  io_seg[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.957ns  (logic 4.630ns (35.731%)  route 8.328ns (64.269%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.616     5.200    game/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  game/FSM_onehot_M_game_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  game/FSM_onehot_M_game_q_reg[7]/Q
                         net (fo=6, routed)           1.289     6.945    game/FSM_onehot_M_game_q_reg_n_0_[7]
    SLICE_X59Y67         LUT4 (Prop_lut4_I2_O)        0.150     7.095 r  game/FSM_onehot_M_game_q[14]_i_3/O
                         net (fo=2, routed)           0.846     7.941    game/FSM_onehot_M_game_q[14]_i_3_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I1_O)        0.332     8.273 r  game/io_led_OBUF[1]_inst_i_2/O
                         net (fo=8, routed)           1.322     9.595    game/io_led_OBUF[1]_inst_i_2_n_0
    SLICE_X54Y65         LUT4 (Prop_lut4_I3_O)        0.124     9.719 r  game/io_seg_OBUF[3]_inst_i_1/O
                         net (fo=2, routed)           4.870    14.590    io_seg_OBUF[0]
    T5                   OBUF (Prop_obuf_I_O)         3.568    18.157 r  io_seg_OBUF[0]_inst/O
                         net (fo=0)                   0.000    18.157    io_seg[0]
    T5                                                                r  io_seg[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_seg[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.899ns  (logic 4.630ns (35.893%)  route 8.270ns (64.107%))
  Logic Levels:           4  (LUT4=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.616     5.200    game/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  game/FSM_onehot_M_game_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  game/FSM_onehot_M_game_q_reg[7]/Q
                         net (fo=6, routed)           1.289     6.945    game/FSM_onehot_M_game_q_reg_n_0_[7]
    SLICE_X59Y67         LUT4 (Prop_lut4_I2_O)        0.150     7.095 r  game/FSM_onehot_M_game_q[14]_i_3/O
                         net (fo=2, routed)           0.846     7.941    game/FSM_onehot_M_game_q[14]_i_3_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I1_O)        0.332     8.273 r  game/io_led_OBUF[1]_inst_i_2/O
                         net (fo=8, routed)           1.330     9.603    game/io_led_OBUF[1]_inst_i_2_n_0
    SLICE_X54Y65         LUT4 (Prop_lut4_I1_O)        0.124     9.727 r  game/io_seg_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           4.804    14.532    io_seg_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.568    18.099 r  io_seg_OBUF[2]_inst/O
                         net (fo=0)                   0.000    18.099    io_seg[2]
    T9                                                                r  io_seg[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.920ns  (logic 4.844ns (44.355%)  route 6.077ns (55.645%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.616     5.200    game/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  game/FSM_onehot_M_game_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  game/FSM_onehot_M_game_q_reg[7]/Q
                         net (fo=6, routed)           1.289     6.945    game/FSM_onehot_M_game_q_reg_n_0_[7]
    SLICE_X59Y67         LUT4 (Prop_lut4_I2_O)        0.150     7.095 r  game/FSM_onehot_M_game_q[14]_i_3/O
                         net (fo=2, routed)           0.846     7.941    game/FSM_onehot_M_game_q[14]_i_3_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I1_O)        0.332     8.273 r  game/io_led_OBUF[1]_inst_i_2/O
                         net (fo=8, routed)           1.284     9.557    game/io_led_OBUF[1]_inst_i_2_n_0
    SLICE_X59Y71         LUT2 (Prop_lut2_I0_O)        0.152     9.709 r  game/io_led_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.657    12.367    io_led_OBUF[0]
    B6                   OBUF (Prop_obuf_I_O)         3.754    16.120 r  io_led_OBUF[0]_inst/O
                         net (fo=0)                   0.000    16.120    io_led[0]
    B6                                                                r  io_led[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.529ns  (logic 4.608ns (43.764%)  route 5.921ns (56.236%))
  Logic Levels:           4  (LUT2=1 LUT4=1 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.616     5.200    game/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  game/FSM_onehot_M_game_q_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 f  game/FSM_onehot_M_game_q_reg[7]/Q
                         net (fo=6, routed)           1.289     6.945    game/FSM_onehot_M_game_q_reg_n_0_[7]
    SLICE_X59Y67         LUT4 (Prop_lut4_I2_O)        0.150     7.095 f  game/FSM_onehot_M_game_q[14]_i_3/O
                         net (fo=2, routed)           0.846     7.941    game/FSM_onehot_M_game_q[14]_i_3_n_0
    SLICE_X58Y69         LUT6 (Prop_lut6_I1_O)        0.332     8.273 f  game/io_led_OBUF[1]_inst_i_2/O
                         net (fo=8, routed)           1.284     9.557    game/io_led_OBUF[1]_inst_i_2_n_0
    SLICE_X59Y71         LUT2 (Prop_lut2_I1_O)        0.124     9.681 r  game/io_led_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.502    12.183    io_led_OBUF[1]
    B5                   OBUF (Prop_obuf_I_O)         3.546    15.729 r  io_led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.729    io_led[1]
    B5                                                                r  io_led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/FSM_onehot_M_game_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.216ns  (logic 4.617ns (45.190%)  route 5.599ns (54.810%))
  Logic Levels:           4  (LUT2=2 LUT6=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.517     1.517 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.972     3.488    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.584 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.616     5.200    game/clk_IBUF_BUFG
    SLICE_X59Y67         FDRE                                         r  game/FSM_onehot_M_game_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y67         FDRE (Prop_fdre_C_Q)         0.456     5.656 r  game/FSM_onehot_M_game_q_reg[5]/Q
                         net (fo=9, routed)           1.147     6.803    game/FSM_onehot_M_game_q_reg_n_0_[5]
    SLICE_X58Y70         LUT2 (Prop_lut2_I0_O)        0.124     6.927 r  game/io_led_OBUF[23]_inst_i_3/O
                         net (fo=2, routed)           0.841     7.768    game/io_led_OBUF[23]_inst_i_3_n_0
    SLICE_X59Y69         LUT6 (Prop_lut6_I5_O)        0.124     7.892 r  game/io_led_OBUF[23]_inst_i_2/O
                         net (fo=16, routed)          1.463     9.356    game/io_led_OBUF[23]_inst_i_2_n_0
    SLICE_X65Y67         LUT2 (Prop_lut2_I1_O)        0.152     9.508 r  game/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           2.148    11.655    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         3.761    15.416 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000    15.416    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 game/M_st_p2acc_q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[17]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.062ns  (logic 1.484ns (71.945%)  route 0.579ns (28.055%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.586     1.530    game/clk_IBUF_BUFG
    SLICE_X61Y67         FDRE                                         r  game/M_st_p2acc_q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y67         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  game/M_st_p2acc_q_reg[1]/Q
                         net (fo=4, routed)           0.179     1.850    game/M_st_p2acc_q[1]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.049     1.899 r  game/io_led_OBUF[17]_inst_i_1/O
                         net (fo=1, routed)           0.400     2.298    io_led_OBUF[17]
    G1                   OBUF (Prop_obuf_I_O)         1.294     3.592 r  io_led_OBUF[17]_inst/O
                         net (fo=0)                   0.000     3.592    io_led[17]
    G1                                                                r  io_led[17] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2acc_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[18]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.104ns  (logic 1.408ns (66.948%)  route 0.695ns (33.052%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.587     1.531    game/clk_IBUF_BUFG
    SLICE_X63Y67         FDRE                                         r  game/M_st_p2acc_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  game/M_st_p2acc_q_reg[2]/Q
                         net (fo=3, routed)           0.278     1.950    game/M_st_p2acc_q[2]
    SLICE_X65Y66         LUT2 (Prop_lut2_I0_O)        0.045     1.995 r  game/io_led_OBUF[18]_inst_i_1/O
                         net (fo=1, routed)           0.417     2.412    io_led_OBUF[18]
    H2                   OBUF (Prop_obuf_I_O)         1.222     3.634 r  io_led_OBUF[18]_inst/O
                         net (fo=0)                   0.000     3.634    io_led[18]
    H2                                                                r  io_led[18] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2acc_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[19]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.148ns  (logic 1.472ns (68.541%)  route 0.676ns (31.459%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.586     1.530    game/clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  game/M_st_p2acc_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  game/M_st_p2acc_q_reg[3]/Q
                         net (fo=3, routed)           0.265     1.936    game/M_st_p2acc_q[3]
    SLICE_X65Y66         LUT2 (Prop_lut2_I0_O)        0.046     1.982 r  game/io_led_OBUF[19]_inst_i_1/O
                         net (fo=1, routed)           0.411     2.393    io_led_OBUF[19]
    H1                   OBUF (Prop_obuf_I_O)         1.285     3.678 r  io_led_OBUF[19]_inst/O
                         net (fo=0)                   0.000     3.678    io_led[19]
    H1                                                                r  io_led[19] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2acc_q_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[20]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.155ns  (logic 1.421ns (65.925%)  route 0.734ns (34.074%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.586     1.530    game/clk_IBUF_BUFG
    SLICE_X65Y68         FDRE                                         r  game/M_st_p2acc_q_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y68         FDRE (Prop_fdre_C_Q)         0.141     1.671 r  game/M_st_p2acc_q_reg[4]/Q
                         net (fo=4, routed)           0.231     1.902    game/M_st_p2acc_q[4]
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.045     1.947 r  game/io_led_OBUF[20]_inst_i_1/O
                         net (fo=1, routed)           0.503     2.450    io_led_OBUF[20]
    K1                   OBUF (Prop_obuf_I_O)         1.235     3.685 r  io_led_OBUF[20]_inst/O
                         net (fo=0)                   0.000     3.685    io_led[20]
    K1                                                                r  io_led[20] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2curr_q_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.202ns  (logic 1.436ns (65.240%)  route 0.765ns (34.760%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.587     1.531    game/clk_IBUF_BUFG
    SLICE_X62Y67         FDRE                                         r  game/M_st_p2curr_q_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X62Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  game/M_st_p2curr_q_reg[2]/Q
                         net (fo=3, routed)           0.153     1.825    game/M_st_p2curr_q[2]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.045     1.870 r  game/io_led_OBUF[10]_inst_i_1/O
                         net (fo=1, routed)           0.612     2.482    io_led_OBUF[10]
    B2                   OBUF (Prop_obuf_I_O)         1.250     3.733 r  io_led_OBUF[10]_inst/O
                         net (fo=0)                   0.000     3.733    io_led[10]
    B2                                                                r  io_led[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2curr_q_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.213ns  (logic 1.390ns (62.815%)  route 0.823ns (37.185%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.583     1.527    game/clk_IBUF_BUFG
    SLICE_X61Y70         FDRE                                         r  game/M_st_p2curr_q_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y70         FDRE (Prop_fdre_C_Q)         0.141     1.668 r  game/M_st_p2curr_q_reg[6]/Q
                         net (fo=3, routed)           0.172     1.840    game/M_st_p2curr_q[6]
    SLICE_X64Y70         LUT2 (Prop_lut2_I0_O)        0.045     1.885 r  game/io_led_OBUF[14]_inst_i_1/O
                         net (fo=1, routed)           0.651     2.536    io_led_OBUF[14]
    E6                   OBUF (Prop_obuf_I_O)         1.204     3.740 r  io_led_OBUF[14]_inst/O
                         net (fo=0)                   0.000     3.740    io_led[14]
    E6                                                                r  io_led[14] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2curr_q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.216ns  (logic 1.434ns (64.734%)  route 0.781ns (35.266%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.584     1.528    game/clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  game/M_st_p2curr_q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  game/M_st_p2curr_q_reg[0]/Q
                         net (fo=3, routed)           0.454     2.123    game/M_st_p2curr_q[0]
    SLICE_X65Y69         LUT2 (Prop_lut2_I0_O)        0.045     2.168 r  game/io_led_OBUF[8]_inst_i_1/O
                         net (fo=1, routed)           0.327     2.495    io_led_OBUF[8]
    F2                   OBUF (Prop_obuf_I_O)         1.248     3.743 r  io_led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     3.743    io_led[8]
    F2                                                                r  io_led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2acc_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[21]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.232ns  (logic 1.497ns (67.098%)  route 0.734ns (32.902%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.585     1.529    game/clk_IBUF_BUFG
    SLICE_X60Y68         FDRE                                         r  game/M_st_p2acc_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X60Y68         FDRE (Prop_fdre_C_Q)         0.164     1.693 r  game/M_st_p2acc_q_reg[5]/Q
                         net (fo=4, routed)           0.237     1.929    game/M_st_p2acc_q[5]
    SLICE_X65Y68         LUT2 (Prop_lut2_I0_O)        0.042     1.971 r  game/io_led_OBUF[21]_inst_i_1/O
                         net (fo=1, routed)           0.498     2.469    io_led_OBUF[21]
    J1                   OBUF (Prop_obuf_I_O)         1.291     3.761 r  io_led_OBUF[21]_inst/O
                         net (fo=0)                   0.000     3.761    io_led[21]
    J1                                                                r  io_led[21] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2curr_q_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.230ns  (logic 1.504ns (67.446%)  route 0.726ns (32.554%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.587     1.531    game/clk_IBUF_BUFG
    SLICE_X65Y67         FDRE                                         r  game/M_st_p2curr_q_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y67         FDRE (Prop_fdre_C_Q)         0.141     1.672 r  game/M_st_p2curr_q_reg[3]/Q
                         net (fo=3, routed)           0.168     1.840    game/M_st_p2curr_q[3]
    SLICE_X65Y67         LUT2 (Prop_lut2_I0_O)        0.042     1.882 r  game/io_led_OBUF[11]_inst_i_1/O
                         net (fo=1, routed)           0.558     2.440    io_led_OBUF[11]
    A2                   OBUF (Prop_obuf_I_O)         1.321     3.761 r  io_led_OBUF[11]_inst/O
                         net (fo=0)                   0.000     3.761    io_led[11]
    A2                                                                r  io_led[11] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 game/M_st_p2curr_q_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            io_led[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.235ns  (logic 1.505ns (67.324%)  route 0.730ns (32.676%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.284     0.284 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.634     0.918    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.944 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.584     1.528    game/clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  game/M_st_p2curr_q_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X61Y69         FDRE (Prop_fdre_C_Q)         0.141     1.669 r  game/M_st_p2curr_q_reg[5]/Q
                         net (fo=4, routed)           0.210     1.879    game/M_st_p2curr_q[5]
    SLICE_X65Y70         LUT2 (Prop_lut2_I0_O)        0.048     1.927 r  game/io_led_OBUF[13]_inst_i_1/O
                         net (fo=1, routed)           0.520     2.447    io_led_OBUF[13]
    D1                   OBUF (Prop_obuf_I_O)         1.316     3.763 r  io_led_OBUF[13]_inst/O
                         net (fo=0)                   0.000     3.763    io_led[13]
    D1                                                                r  io_led[13] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_0

Max Delay           244 Endpoints
Min Delay           244 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.659ns  (logic 1.613ns (28.502%)  route 4.046ns (71.498%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=209, routed)         1.995     3.484    game/diceroll/edge_rng/io_button_IBUF[0]
    SLICE_X58Y72         LUT3 (Prop_lut3_I2_O)        0.124     3.608 r  game/diceroll/edge_rng/M_w_q[30]_i_1/O
                         net (fo=32, routed)          2.051     5.659    game/diceroll/random_number/M_w_q_reg[30]_0
    SLICE_X60Y73         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.493     4.897    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[10]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.659ns  (logic 1.613ns (28.502%)  route 4.046ns (71.498%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=209, routed)         1.995     3.484    game/diceroll/edge_rng/io_button_IBUF[0]
    SLICE_X58Y72         LUT3 (Prop_lut3_I2_O)        0.124     3.608 r  game/diceroll/edge_rng/M_w_q[30]_i_1/O
                         net (fo=32, routed)          2.051     5.659    game/diceroll/random_number/M_w_q_reg[30]_0
    SLICE_X60Y73         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.493     4.897    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[15]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.659ns  (logic 1.613ns (28.502%)  route 4.046ns (71.498%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=209, routed)         1.995     3.484    game/diceroll/edge_rng/io_button_IBUF[0]
    SLICE_X58Y72         LUT3 (Prop_lut3_I2_O)        0.124     3.608 r  game/diceroll/edge_rng/M_w_q[30]_i_1/O
                         net (fo=32, routed)          2.051     5.659    game/diceroll/random_number/M_w_q_reg[30]_0
    SLICE_X60Y73         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.493     4.897    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[18]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.659ns  (logic 1.613ns (28.502%)  route 4.046ns (71.498%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.897ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.897ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=209, routed)         1.995     3.484    game/diceroll/edge_rng/io_button_IBUF[0]
    SLICE_X58Y72         LUT3 (Prop_lut3_I2_O)        0.124     3.608 r  game/diceroll/edge_rng/M_w_q[30]_i_1/O
                         net (fo=32, routed)          2.051     5.659    game/diceroll/random_number/M_w_q_reg[30]_0
    SLICE_X60Y73         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.493     4.897    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[7]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[9]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.624ns  (logic 1.613ns (28.677%)  route 4.011ns (71.323%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=209, routed)         1.995     3.484    game/diceroll/edge_rng/io_button_IBUF[0]
    SLICE_X58Y72         LUT3 (Prop_lut3_I2_O)        0.124     3.608 r  game/diceroll/edge_rng/M_w_q[30]_i_1/O
                         net (fo=32, routed)          2.016     5.624    game/diceroll/random_number/M_w_q_reg[30]_0
    SLICE_X56Y70         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.432     4.836    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X56Y70         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[9]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/M_st_p1curr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.614ns  (logic 1.489ns (26.522%)  route 4.125ns (73.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=209, routed)         4.125     5.614    game/io_button_IBUF[1]
    SLICE_X60Y69         FDRE                                         r  game/M_st_p1curr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.497     4.901    game/clk_IBUF_BUFG
    SLICE_X60Y69         FDRE                                         r  game/M_st_p1curr_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/M_st_p2curr_q_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.614ns  (logic 1.489ns (26.522%)  route 4.125ns (73.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=209, routed)         4.125     5.614    game/io_button_IBUF[1]
    SLICE_X61Y69         FDRE                                         r  game/M_st_p2curr_q_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.497     4.901    game/clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  game/M_st_p2curr_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/M_st_p2curr_q_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.614ns  (logic 1.489ns (26.522%)  route 4.125ns (73.478%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        4.901ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.901ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=209, routed)         4.125     5.614    game/io_button_IBUF[1]
    SLICE_X61Y69         FDRE                                         r  game/M_st_p2curr_q_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.497     4.901    game/clk_IBUF_BUFG
    SLICE_X61Y69         FDRE                                         r  game/M_st_p2curr_q_reg[5]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[12]/CE
                            (rising edge-triggered cell FDSE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.516ns  (logic 1.613ns (29.240%)  route 3.903ns (70.760%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.900ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.900ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=209, routed)         1.995     3.484    game/diceroll/edge_rng/io_button_IBUF[0]
    SLICE_X58Y72         LUT3 (Prop_lut3_I2_O)        0.124     3.608 r  game/diceroll/edge_rng/M_w_q[30]_i_1/O
                         net (fo=32, routed)          1.908     5.516    game/diceroll/random_number/M_w_q_reg[30]_0
    SLICE_X59Y71         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.496     4.900    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X59Y71         FDSE                                         r  game/diceroll/random_number/M_w_q_reg[12]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[28]/CE
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        5.301ns  (logic 1.613ns (30.426%)  route 3.688ns (69.574%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.836ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.836ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         1.489     1.489 r  io_button_IBUF[1]_inst/O
                         net (fo=209, routed)         1.995     3.484    game/diceroll/edge_rng/io_button_IBUF[0]
    SLICE_X58Y72         LUT3 (Prop_lut3_I2_O)        0.124     3.608 r  game/diceroll/edge_rng/M_w_q[30]_i_1/O
                         net (fo=32, routed)          1.693     5.301    game/diceroll/random_number/M_w_q_reg[30]_0
    SLICE_X57Y69         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[28]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         1.446     1.446 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.868     3.314    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.405 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         1.432     4.836    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X57Y69         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[28]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 io_button[0]
                            (input port)
  Destination:            game/p1hold/sync/M_pipe_q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.847ns  (logic 0.260ns (30.696%)  route 0.587ns (69.304%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.047ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.047ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C6                                                0.000     0.000 r  io_button[0] (IN)
                         net (fo=0)                   0.000     0.000    io_button[0]
    C6                   IBUF (Prop_ibuf_I_O)         0.260     0.260 r  io_button_IBUF[0]_inst/O
                         net (fo=1, routed)           0.587     0.847    game/p1hold/sync/io_button_IBUF[0]
    SLICE_X58Y62         FDRE                                         r  game/p1hold/sync/M_pipe_q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.858     2.047    game/p1hold/sync/clk_IBUF_BUFG
    SLICE_X58Y62         FDRE                                         r  game/p1hold/sync/M_pipe_q_reg[0]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_x_q_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.257ns (27.077%)  route 0.691ns (72.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=209, routed)         0.691     0.948    game/diceroll/random_number/io_button_IBUF[0]
    SLICE_X61Y74         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.845     2.035    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[26]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_x_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.257ns (27.077%)  route 0.691ns (72.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=209, routed)         0.691     0.948    game/diceroll/random_number/io_button_IBUF[0]
    SLICE_X61Y74         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.845     2.035    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X61Y74         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[7]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_y_q_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.257ns (27.077%)  route 0.691ns (72.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=209, routed)         0.691     0.948    game/diceroll/random_number/io_button_IBUF[0]
    SLICE_X60Y74         FDRE                                         r  game/diceroll/random_number/M_y_q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.845     2.035    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  game/diceroll/random_number/M_y_q_reg[26]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_y_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.257ns (27.077%)  route 0.691ns (72.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=209, routed)         0.691     0.948    game/diceroll/random_number/io_button_IBUF[0]
    SLICE_X60Y74         FDRE                                         r  game/diceroll/random_number/M_y_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.845     2.035    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  game/diceroll/random_number/M_y_q_reg[7]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_z_q_reg[26]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.257ns (27.077%)  route 0.691ns (72.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=209, routed)         0.691     0.948    game/diceroll/random_number/io_button_IBUF[0]
    SLICE_X60Y74         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[26]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.845     2.035    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[26]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_z_q_reg[7]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.257ns (27.077%)  route 0.691ns (72.923%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.035ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=209, routed)         0.691     0.948    game/diceroll/random_number/io_button_IBUF[0]
    SLICE_X60Y74         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[7]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.845     2.035    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X60Y74         FDRE                                         r  game/diceroll/random_number/M_z_q_reg[7]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_w_q_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.012ns  (logic 0.302ns (29.796%)  route 0.711ns (70.204%))
  Logic Levels:           2  (IBUF=1 LUT6=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 f  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 f  io_button_IBUF[1]_inst/O
                         net (fo=209, routed)         0.711     0.967    game/diceroll/random_number/io_button_IBUF[0]
    SLICE_X60Y73         LUT6 (Prop_lut6_I5_O)        0.045     1.012 r  game/diceroll/random_number/M_w_q[7]_i_1/O
                         net (fo=1, routed)           0.000     1.012    game/diceroll/random_number/M_w_d[7]
    SLICE_X60Y73         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.846     2.036    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X60Y73         FDRE                                         r  game/diceroll/random_number/M_w_q_reg[7]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_x_q_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.257ns (24.892%)  route 0.774ns (75.108%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=209, routed)         0.774     1.031    game/diceroll/random_number/io_button_IBUF[0]
    SLICE_X61Y73         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.846     2.036    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[15]/C

Slack:                    inf
  Source:                 io_button[1]
                            (input port)
  Destination:            game/diceroll/random_number/M_x_q_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by clk_0  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.031ns  (logic 0.257ns (24.892%)  route 0.774ns (75.108%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        2.036ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.036ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    C7                                                0.000     0.000 r  io_button[1] (IN)
                         net (fo=0)                   0.000     0.000    io_button[1]
    C7                   IBUF (Prop_ibuf_I_O)         0.257     0.257 r  io_button_IBUF[1]_inst/O
                         net (fo=209, routed)         0.774     1.031    game/diceroll/random_number/io_button_IBUF[0]
    SLICE_X61Y73         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk_0 rise edge)      0.000     0.000 r  
    N14                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    N14                  IBUF (Prop_ibuf_I_O)         0.472     0.472 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.689     1.161    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.190 r  clk_IBUF_BUFG_inst/O
                         net (fo=329, routed)         0.846     2.036    game/diceroll/random_number/clk_IBUF_BUFG
    SLICE_X61Y73         FDRE                                         r  game/diceroll/random_number/M_x_q_reg[18]/C





